TimeQuest Timing Analyzer report for VGA_controller
Tue Nov 30 19:05:26 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 0C Model Hold: 'lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Fast 1200mV 0C Model Hold: 'lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; VGA_controller                                      ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.9%      ;
;     Processors 3-4         ;   4.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Clock Name                                                             ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                                   ; Targets                                                                    ;
+------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------------------------+----------------------------------------------------------------------------+
; CLK                                                                    ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                                          ; { CLK }                                                                    ;
; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLK    ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|inclk[0] ; { lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------------------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                          ;
+-----------+-----------------+------------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                             ; Note ;
+-----------+-----------------+------------------------------------------------------------------------+------+
; 93.55 MHz ; 93.55 MHz       ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                             ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.310 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                             ;
+------------------------------------------------------------------------+-------+---------------+
; Clock                                                                  ; Slack ; End Point TNS ;
+------------------------------------------------------------------------+-------+---------------+
; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.447 ; 0.000         ;
+------------------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                               ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; CLK                                                                    ; 9.891  ; 0.000         ;
; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.709 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                                   ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 29.310 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a87~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.260      ; 10.988     ;
; 29.347 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a327~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.263      ; 10.954     ;
; 29.351 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a5~porta_address_reg0   ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.267      ; 10.954     ;
; 29.385 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a303~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.251      ; 10.904     ;
; 29.514 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a87~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.260      ; 10.784     ;
; 29.551 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a327~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.263      ; 10.750     ;
; 29.555 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a5~porta_address_reg0   ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.267      ; 10.750     ;
; 29.575 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a87~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.260      ; 10.723     ;
; 29.589 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a303~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.251      ; 10.700     ;
; 29.612 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a327~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.263      ; 10.689     ;
; 29.616 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a5~porta_address_reg0   ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.267      ; 10.689     ;
; 29.639 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a63~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.244      ; 10.643     ;
; 29.650 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a303~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.251      ; 10.639     ;
; 29.655 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a87~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.260      ; 10.643     ;
; 29.668 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a158~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.237      ; 10.607     ;
; 29.687 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a74~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.258      ; 10.609     ;
; 29.692 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a327~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.263      ; 10.609     ;
; 29.696 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a5~porta_address_reg0   ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.267      ; 10.609     ;
; 29.710 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a87~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.260      ; 10.588     ;
; 29.715 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a26~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.232      ; 10.555     ;
; 29.730 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a303~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.251      ; 10.559     ;
; 29.741 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a242~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.263      ; 10.560     ;
; 29.747 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a327~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.263      ; 10.554     ;
; 29.751 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a5~porta_address_reg0   ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.267      ; 10.554     ;
; 29.771 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a87~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.260      ; 10.527     ;
; 29.785 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a240~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.241      ; 10.494     ;
; 29.785 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a303~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.251      ; 10.504     ;
; 29.787 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a242~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.263      ; 10.514     ;
; 29.802 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a225~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.241      ; 10.477     ;
; 29.808 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a327~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.263      ; 10.493     ;
; 29.812 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a5~porta_address_reg0   ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.267      ; 10.493     ;
; 29.827 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a350~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.242      ; 10.453     ;
; 29.831 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a240~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.241      ; 10.448     ;
; 29.835 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a341~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.248      ; 10.451     ;
; 29.836 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a97~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.252      ; 10.454     ;
; 29.836 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a242~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.263      ; 10.465     ;
; 29.839 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a149~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.253      ; 10.452     ;
; 29.843 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a63~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.244      ; 10.439     ;
; 29.844 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a193~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.229      ; 10.423     ;
; 29.846 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a303~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.251      ; 10.443     ;
; 29.857 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a223~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.259      ; 10.440     ;
; 29.869 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a87~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.260      ; 10.429     ;
; 29.871 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a73~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.239      ; 10.406     ;
; 29.872 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a158~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.237      ; 10.403     ;
; 29.872 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a242~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.263      ; 10.429     ;
; 29.880 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a240~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.241      ; 10.399     ;
; 29.886 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a100~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.246      ; 10.398     ;
; 29.890 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a105~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.234      ; 10.382     ;
; 29.890 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a81~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.250      ; 10.398     ;
; 29.891 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a74~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.258      ; 10.405     ;
; 29.903 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a87~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.260      ; 10.395     ;
; 29.904 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a63~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.244      ; 10.378     ;
; 29.906 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a327~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.263      ; 10.395     ;
; 29.910 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a77~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.243      ; 10.371     ;
; 29.910 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a5~porta_address_reg0   ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.267      ; 10.395     ;
; 29.916 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a240~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.241      ; 10.363     ;
; 29.919 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a26~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.232      ; 10.351     ;
; 29.933 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a158~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.237      ; 10.342     ;
; 29.940 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a327~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.263      ; 10.361     ;
; 29.944 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a5~porta_address_reg0   ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.267      ; 10.361     ;
; 29.944 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a303~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.251      ; 10.345     ;
; 29.945 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a242~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.263      ; 10.356     ;
; 29.952 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a74~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.258      ; 10.344     ;
; 29.970 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a153~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.215      ; 10.283     ;
; 29.972 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a231~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.219      ; 10.285     ;
; 29.978 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a303~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.251      ; 10.311     ;
; 29.980 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a26~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.232      ; 10.290     ;
; 29.984 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a63~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.244      ; 10.298     ;
; 29.989 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a240~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.241      ; 10.290     ;
; 30.001 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a123~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.212      ; 10.249     ;
; 30.006 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a225~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.241      ; 10.273     ;
; 30.013 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a155~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.226      ; 10.251     ;
; 30.013 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a158~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.237      ; 10.262     ;
; 30.024 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a242~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.263      ; 10.277     ;
; 30.031 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a350~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.242      ; 10.249     ;
; 30.032 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a74~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.258      ; 10.264     ;
; 30.039 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a63~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.244      ; 10.243     ;
; 30.039 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a341~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.248      ; 10.247     ;
; 30.040 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a97~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.252      ; 10.250     ;
; 30.043 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a149~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.253      ; 10.248     ;
; 30.045 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a50~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.204      ; 10.197     ;
; 30.048 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a193~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.229      ; 10.219     ;
; 30.060 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a26~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.232      ; 10.210     ;
; 30.061 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a223~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.259      ; 10.236     ;
; 30.065 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a242~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.263      ; 10.236     ;
; 30.067 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a225~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.241      ; 10.212     ;
; 30.068 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a240~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.241      ; 10.211     ;
; 30.068 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a158~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.237      ; 10.207     ;
; 30.075 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a73~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.239      ; 10.202     ;
; 30.087 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a74~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.258      ; 10.209     ;
; 30.090 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a100~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.246      ; 10.194     ;
; 30.092 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a350~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.242      ; 10.188     ;
; 30.093 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a110~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.252      ; 10.197     ;
; 30.094 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a105~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.234      ; 10.178     ;
; 30.094 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a81~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.250      ; 10.194     ;
; 30.095 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a159~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.254      ; 10.197     ;
; 30.100 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a83~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.249      ; 10.187     ;
; 30.100 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a63~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.244      ; 10.182     ;
; 30.100 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a341~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.248      ; 10.186     ;
; 30.101 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a97~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.252      ; 10.189     ;
+--------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                                                                                                   ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 0.447 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10]                                                                         ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.714      ;
; 0.455 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.722      ;
; 0.628 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[3]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.896      ;
; 0.655 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.922      ;
; 0.661 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.928      ;
; 0.663 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.930      ;
; 0.663 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.930      ;
; 0.666 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.933      ;
; 0.666 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.933      ;
; 0.666 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.933      ;
; 0.671 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.938      ;
; 0.673 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.940      ;
; 0.674 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.941      ;
; 0.677 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.944      ;
; 0.691 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.958      ;
; 0.692 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.959      ;
; 0.697 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.964      ;
; 0.815 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.082      ;
; 0.816 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.083      ;
; 0.823 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[2]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.091      ;
; 0.826 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.093      ;
; 0.833 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.100      ;
; 0.845 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[0]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.113      ;
; 0.863 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[1]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.131      ;
; 0.973 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10]                                                                         ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.240      ;
; 0.981 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.248      ;
; 0.981 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.248      ;
; 0.983 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.250      ;
; 0.983 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.250      ;
; 0.988 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.255      ;
; 0.989 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.256      ;
; 0.991 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.258      ;
; 0.993 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.260      ;
; 0.993 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10]                                                                         ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.260      ;
; 0.993 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.260      ;
; 0.996 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.263      ;
; 0.998 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.265      ;
; 0.999 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.266      ;
; 1.000 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.267      ;
; 1.001 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.268      ;
; 1.004 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.271      ;
; 1.004 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.271      ;
; 1.009 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.276      ;
; 1.014 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.281      ;
; 1.078 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a267~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 1.747      ;
; 1.099 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a267~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.766      ;
; 1.102 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.369      ;
; 1.102 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.369      ;
; 1.104 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.371      ;
; 1.104 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.371      ;
; 1.107 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10]                                                                         ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.374      ;
; 1.107 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.374      ;
; 1.109 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.376      ;
; 1.110 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.377      ;
; 1.112 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.379      ;
; 1.114 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.381      ;
; 1.115 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.382      ;
; 1.117 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.119 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.386      ;
; 1.119 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.386      ;
; 1.122 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.389      ;
; 1.124 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.391      ;
; 1.125 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.127 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.394      ;
; 1.130 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.397      ;
; 1.130 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.397      ;
; 1.133 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.400      ;
; 1.135 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.139 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a267~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.806      ;
; 1.140 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.407      ;
; 1.143 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.148 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.415      ;
; 1.152 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[3]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.420      ;
; 1.153 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.420      ;
; 1.158 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.425      ;
; 1.160 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.161 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[0]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.429      ;
; 1.165 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.432      ;
; 1.172 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[1]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.440      ;
; 1.177 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[2]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.445      ;
; 1.177 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[2]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.445      ;
; 1.196 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[0]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.464      ;
; 1.228 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.495      ;
; 1.230 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.497      ;
; 1.233 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.500      ;
; 1.235 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10]                                                                         ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.502      ;
; 1.236 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.503      ;
; 1.238 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.505      ;
; 1.240 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.507      ;
; 1.241 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.508      ;
; 1.243 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.510      ;
; 1.245 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.512      ;
; 1.245 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10]                                                                         ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.512      ;
; 1.246 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.513      ;
; 1.248 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.515      ;
; 1.250 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.517      ;
; 1.251 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[0]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.519      ;
; 1.251 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.518      ;
+-------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                           ;
+-----------+-----------------+------------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                             ; Note ;
+-----------+-----------------+------------------------------------------------------------------------+------+
; 103.2 MHz ; 103.2 MHz       ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                              ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.310 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                              ;
+------------------------------------------------------------------------+-------+---------------+
; Clock                                                                  ; Slack ; End Point TNS ;
+------------------------------------------------------------------------+-------+---------------+
; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.404 ; 0.000         ;
+------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; CLK                                                                    ; 9.887  ; 0.000         ;
; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.710 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                                   ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 30.310 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a87~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.222      ; 9.942      ;
; 30.344 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a327~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.225      ; 9.911      ;
; 30.349 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a5~porta_address_reg0   ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.229      ; 9.910      ;
; 30.380 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a303~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.216      ; 9.866      ;
; 30.512 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a87~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.222      ; 9.740      ;
; 30.546 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a327~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.225      ; 9.709      ;
; 30.551 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a5~porta_address_reg0   ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.229      ; 9.708      ;
; 30.557 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a242~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.230      ; 9.703      ;
; 30.567 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a240~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.208      ; 9.671      ;
; 30.582 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a303~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.216      ; 9.664      ;
; 30.602 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a242~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.230      ; 9.658      ;
; 30.603 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a87~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.222      ; 9.649      ;
; 30.606 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a63~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.206      ; 9.630      ;
; 30.612 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a240~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.208      ; 9.626      ;
; 30.633 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a158~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.200      ; 9.597      ;
; 30.637 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a87~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.222      ; 9.615      ;
; 30.637 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a327~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.225      ; 9.618      ;
; 30.642 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a5~porta_address_reg0   ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.229      ; 9.617      ;
; 30.647 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a350~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.208      ; 9.591      ;
; 30.651 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a74~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.220      ; 9.599      ;
; 30.656 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a97~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.218      ; 9.592      ;
; 30.660 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a193~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.194      ; 9.564      ;
; 30.671 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a327~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.225      ; 9.584      ;
; 30.672 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a242~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.230      ; 9.588      ;
; 30.673 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a303~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.216      ; 9.573      ;
; 30.674 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a26~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.194      ; 9.550      ;
; 30.676 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a5~porta_address_reg0   ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.229      ; 9.583      ;
; 30.682 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a240~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.208      ; 9.556      ;
; 30.686 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a73~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.205      ; 9.549      ;
; 30.707 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a303~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.216      ; 9.539      ;
; 30.722 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a87~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.222      ; 9.530      ;
; 30.725 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a242~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.230      ; 9.535      ;
; 30.735 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a240~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.208      ; 9.503      ;
; 30.737 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a87~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.222      ; 9.515      ;
; 30.751 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a225~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.204      ; 9.483      ;
; 30.756 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a327~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.225      ; 9.499      ;
; 30.761 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a5~porta_address_reg0   ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.229      ; 9.498      ;
; 30.771 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a327~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.225      ; 9.484      ;
; 30.776 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a5~porta_address_reg0   ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.229      ; 9.483      ;
; 30.785 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a341~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.211      ; 9.456      ;
; 30.790 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a149~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.217      ; 9.457      ;
; 30.792 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a303~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.216      ; 9.454      ;
; 30.794 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a100~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.213      ; 9.449      ;
; 30.797 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a105~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.202      ; 9.435      ;
; 30.797 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a81~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.216      ; 9.449      ;
; 30.804 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a223~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.223      ; 9.449      ;
; 30.807 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a303~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.216      ; 9.439      ;
; 30.808 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a63~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.206      ; 9.428      ;
; 30.811 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a242~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.230      ; 9.449      ;
; 30.815 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a77~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.209      ; 9.424      ;
; 30.821 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a240~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.208      ; 9.417      ;
; 30.823 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a242~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.230      ; 9.437      ;
; 30.833 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a240~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.208      ; 9.405      ;
; 30.835 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a158~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.200      ; 9.395      ;
; 30.849 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a350~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.208      ; 9.389      ;
; 30.853 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a74~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.220      ; 9.397      ;
; 30.854 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a87~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.222      ; 9.398      ;
; 30.858 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a245~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.142      ; 9.314      ;
; 30.858 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a97~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.218      ; 9.390      ;
; 30.862 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a193~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.194      ; 9.362      ;
; 30.865 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a87~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.222      ; 9.387      ;
; 30.866 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a153~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.181      ; 9.345      ;
; 30.876 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a26~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.194      ; 9.348      ;
; 30.884 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a253~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.196      ; 9.342      ;
; 30.888 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a327~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.225      ; 9.367      ;
; 30.888 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a73~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.205      ; 9.347      ;
; 30.893 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a5~porta_address_reg0   ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.229      ; 9.366      ;
; 30.899 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a327~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.225      ; 9.356      ;
; 30.899 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a63~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.206      ; 9.337      ;
; 30.903 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a245~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.142      ; 9.269      ;
; 30.904 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a5~porta_address_reg0   ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.229      ; 9.355      ;
; 30.906 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a231~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.181      ; 9.305      ;
; 30.924 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a303~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.216      ; 9.322      ;
; 30.926 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a242~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.230      ; 9.334      ;
; 30.926 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a158~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.200      ; 9.304      ;
; 30.929 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a253~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.196      ; 9.297      ;
; 30.931 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a123~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.173      ; 9.272      ;
; 30.933 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a63~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.206      ; 9.303      ;
; 30.935 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a303~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.216      ; 9.311      ;
; 30.936 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a240~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.208      ; 9.302      ;
; 30.944 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a155~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.188      ; 9.274      ;
; 30.944 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a74~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.220      ; 9.306      ;
; 30.946 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a242~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.230      ; 9.314      ;
; 30.953 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a225~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.204      ; 9.281      ;
; 30.954 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a255~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.186      ; 9.262      ;
; 30.956 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a240~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.208      ; 9.282      ;
; 30.960 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a158~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.200      ; 9.270      ;
; 30.967 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a110~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.218      ; 9.281      ;
; 30.967 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a26~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.194      ; 9.257      ;
; 30.968 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a159~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.220      ; 9.282      ;
; 30.970 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a50~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.165      ; 9.225      ;
; 30.972 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a83~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.216      ; 9.274      ;
; 30.973 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a245~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.142      ; 9.199      ;
; 30.974 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a25~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.193      ; 9.249      ;
; 30.974 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a350~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.208      ; 9.264      ;
; 30.978 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a74~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.220      ; 9.272      ;
; 30.980 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a243~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.209      ; 9.259      ;
; 30.983 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a97~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.218      ; 9.265      ;
; 30.985 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a217~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.205      ; 9.250      ;
; 30.986 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a350~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.208      ; 9.252      ;
+--------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                                                                                                   ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 0.404 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10]                                                                         ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.410 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.654      ;
; 0.581 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[3]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.826      ;
; 0.600 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.605 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.849      ;
; 0.606 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.849      ;
; 0.608 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.851      ;
; 0.609 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.853      ;
; 0.610 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.853      ;
; 0.613 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.857      ;
; 0.614 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.858      ;
; 0.615 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.859      ;
; 0.617 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.861      ;
; 0.631 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.875      ;
; 0.633 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.876      ;
; 0.635 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.879      ;
; 0.756 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.999      ;
; 0.757 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.000      ;
; 0.762 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[2]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.007      ;
; 0.766 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.010      ;
; 0.771 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.015      ;
; 0.781 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[0]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.026      ;
; 0.793 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[1]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.038      ;
; 0.886 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10]                                                                         ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.129      ;
; 0.892 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.135      ;
; 0.892 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.135      ;
; 0.893 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.136      ;
; 0.896 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.140      ;
; 0.896 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.139      ;
; 0.897 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.140      ;
; 0.900 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.143      ;
; 0.900 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.144      ;
; 0.900 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.144      ;
; 0.901 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.145      ;
; 0.902 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.146      ;
; 0.904 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10]                                                                         ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.147      ;
; 0.904 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.147      ;
; 0.905 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.149      ;
; 0.907 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.150      ;
; 0.911 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.154      ;
; 0.911 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.155      ;
; 0.916 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.160      ;
; 0.922 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.166      ;
; 0.991 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.234      ;
; 0.991 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.234      ;
; 0.995 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.239      ;
; 0.996 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.239      ;
; 0.997 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a267~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.597      ;
; 0.999 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.243      ;
; 1.001 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.245      ;
; 1.002 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10]                                                                         ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.245      ;
; 1.002 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.245      ;
; 1.003 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.246      ;
; 1.006 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.249      ;
; 1.007 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.250      ;
; 1.010 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.254      ;
; 1.010 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.253      ;
; 1.010 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.254      ;
; 1.012 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.256      ;
; 1.014 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.257      ;
; 1.015 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.259      ;
; 1.017 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.260      ;
; 1.021 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.265      ;
; 1.021 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.264      ;
; 1.021 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.265      ;
; 1.024 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a267~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.623      ;
; 1.032 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.276      ;
; 1.042 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.285      ;
; 1.042 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a267~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 1.641      ;
; 1.043 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.287      ;
; 1.044 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.287      ;
; 1.051 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[3]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.296      ;
; 1.053 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[1]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.298      ;
; 1.054 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.298      ;
; 1.056 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.299      ;
; 1.065 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.309      ;
; 1.070 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.314      ;
; 1.073 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[0]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.318      ;
; 1.080 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[2]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.325      ;
; 1.087 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[2]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.332      ;
; 1.101 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.344      ;
; 1.102 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[0]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.347      ;
; 1.106 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.349      ;
; 1.109 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.353      ;
; 1.109 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.352      ;
; 1.111 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.355      ;
; 1.112 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.355      ;
; 1.113 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.356      ;
; 1.116 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.359      ;
; 1.117 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10]                                                                         ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.360      ;
; 1.120 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.364      ;
; 1.120 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.363      ;
; 1.120 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.364      ;
; 1.122 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.366      ;
; 1.124 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10]                                                                         ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.367      ;
; 1.127 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.370      ;
; 1.131 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.375      ;
+-------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                              ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 34.041 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                              ;
+------------------------------------------------------------------------+-------+---------------+
; Clock                                                                  ; Slack ; End Point TNS ;
+------------------------------------------------------------------------+-------+---------------+
; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.202 ; 0.000         ;
+------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                ;
+------------------------------------------------------------------------+--------+---------------+
; Clock                                                                  ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------+--------+---------------+
; CLK                                                                    ; 9.574  ; 0.000         ;
; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.749 ; 0.000         ;
+------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                                                   ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 34.041 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a87~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.107      ; 6.075      ;
; 34.064 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a327~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.112      ; 6.057      ;
; 34.066 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a5~porta_address_reg0   ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.111      ; 6.054      ;
; 34.087 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a303~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.101      ; 6.023      ;
; 34.114 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a87~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.107      ; 6.002      ;
; 34.136 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a87~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.107      ; 5.980      ;
; 34.137 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a327~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.112      ; 5.984      ;
; 34.139 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a5~porta_address_reg0   ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.111      ; 5.981      ;
; 34.159 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a327~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.112      ; 5.962      ;
; 34.160 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a303~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.101      ; 5.950      ;
; 34.161 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a5~porta_address_reg0   ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.111      ; 5.959      ;
; 34.182 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a87~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.107      ; 5.934      ;
; 34.182 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a303~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.101      ; 5.928      ;
; 34.205 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a327~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.112      ; 5.916      ;
; 34.206 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a87~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.107      ; 5.910      ;
; 34.207 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a5~porta_address_reg0   ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.111      ; 5.913      ;
; 34.226 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a63~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.091      ; 5.874      ;
; 34.228 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a303~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.101      ; 5.882      ;
; 34.229 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a327~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.112      ; 5.892      ;
; 34.231 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a5~porta_address_reg0   ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.111      ; 5.889      ;
; 34.243 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a158~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.086      ; 5.852      ;
; 34.252 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a303~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.101      ; 5.858      ;
; 34.254 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a74~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.101      ; 5.856      ;
; 34.265 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a87~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.107      ; 5.851      ;
; 34.267 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a87~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.107      ; 5.849      ;
; 34.272 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a26~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.080      ; 5.817      ;
; 34.288 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a327~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.112      ; 5.833      ;
; 34.290 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a327~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.112      ; 5.831      ;
; 34.290 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a5~porta_address_reg0   ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.111      ; 5.830      ;
; 34.292 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a5~porta_address_reg0   ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.111      ; 5.828      ;
; 34.299 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a63~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.091      ; 5.801      ;
; 34.311 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a303~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.101      ; 5.799      ;
; 34.313 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a303~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.101      ; 5.797      ;
; 34.316 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a158~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.086      ; 5.779      ;
; 34.321 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a63~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.091      ; 5.779      ;
; 34.327 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a74~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.101      ; 5.783      ;
; 34.328 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a225~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.092      ; 5.773      ;
; 34.335 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a87~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.107      ; 5.781      ;
; 34.338 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a158~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.086      ; 5.757      ;
; 34.345 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a341~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.098      ; 5.762      ;
; 34.345 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a26~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.080      ; 5.744      ;
; 34.349 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a74~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.101      ; 5.761      ;
; 34.351 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a149~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.104      ; 5.762      ;
; 34.354 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a350~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.102      ; 5.757      ;
; 34.358 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a327~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.112      ; 5.763      ;
; 34.359 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a97~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.108      ; 5.758      ;
; 34.360 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a5~porta_address_reg0   ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.111      ; 5.760      ;
; 34.361 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a223~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.109      ; 5.757      ;
; 34.367 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a63~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.091      ; 5.733      ;
; 34.367 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a26~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.080      ; 5.722      ;
; 34.373 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a193~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.093      ; 5.729      ;
; 34.381 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a303~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.101      ; 5.729      ;
; 34.383 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a73~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.100      ; 5.726      ;
; 34.384 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a158~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.086      ; 5.711      ;
; 34.391 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a63~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.091      ; 5.709      ;
; 34.395 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a74~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.101      ; 5.715      ;
; 34.396 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a100~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.109      ; 5.722      ;
; 34.397 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a81~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.108      ; 5.720      ;
; 34.401 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a105~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.098      ; 5.706      ;
; 34.401 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a225~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.092      ; 5.700      ;
; 34.406 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a77~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.105      ; 5.708      ;
; 34.408 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a158~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.086      ; 5.687      ;
; 34.412 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a231~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.067      ; 5.664      ;
; 34.413 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a26~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.080      ; 5.676      ;
; 34.418 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a341~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.098      ; 5.689      ;
; 34.419 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a74~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.101      ; 5.691      ;
; 34.423 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a225~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.092      ; 5.678      ;
; 34.424 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a149~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.104      ; 5.689      ;
; 34.426 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a123~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.059      ; 5.642      ;
; 34.427 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a350~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.102      ; 5.684      ;
; 34.432 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a97~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.108      ; 5.685      ;
; 34.434 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a223~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.109      ; 5.684      ;
; 34.437 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a155~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.074      ; 5.646      ;
; 34.437 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a26~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.080      ; 5.652      ;
; 34.438 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a153~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.078      ; 5.649      ;
; 34.440 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a341~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.098      ; 5.667      ;
; 34.446 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a149~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.104      ; 5.667      ;
; 34.446 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a193~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.093      ; 5.656      ;
; 34.449 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a350~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.102      ; 5.662      ;
; 34.450 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a63~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.091      ; 5.650      ;
; 34.452 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a63~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.091      ; 5.648      ;
; 34.454 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a50~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.052      ; 5.607      ;
; 34.454 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a97~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.108      ; 5.663      ;
; 34.456 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a223~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.109      ; 5.662      ;
; 34.456 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a73~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.100      ; 5.653      ;
; 34.466 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a110~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.113      ; 5.656      ;
; 34.467 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a159~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.115      ; 5.657      ;
; 34.467 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a158~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.086      ; 5.628      ;
; 34.468 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a193~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.093      ; 5.634      ;
; 34.469 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a158~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.086      ; 5.626      ;
; 34.469 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a225~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.092      ; 5.632      ;
; 34.469 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a100~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.109      ; 5.649      ;
; 34.470 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a81~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.108      ; 5.647      ;
; 34.473 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a83~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.111      ; 5.647      ;
; 34.474 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a105~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.098      ; 5.633      ;
; 34.478 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a74~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.101      ; 5.632      ;
; 34.478 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a73~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.100      ; 5.631      ;
; 34.479 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a77~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.105      ; 5.635      ;
; 34.480 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a74~porta_address_reg0  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.101      ; 5.630      ;
; 34.485 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2] ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a231~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; 0.067      ; 5.591      ;
+--------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                                                                                                   ; Launch Clock                                                           ; Latch Clock                                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+
; 0.202 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10] ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10]                                                                         ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.328      ;
; 0.206 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.332      ;
; 0.275 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[3]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.402      ;
; 0.299 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.301 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.428      ;
; 0.303 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.429      ;
; 0.304 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.430      ;
; 0.305 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.431      ;
; 0.309 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.435      ;
; 0.309 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.435      ;
; 0.310 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.436      ;
; 0.310 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.436      ;
; 0.317 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.443      ;
; 0.317 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.443      ;
; 0.320 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.446      ;
; 0.364 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.490      ;
; 0.366 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.492      ;
; 0.368 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[2]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.495      ;
; 0.371 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.497      ;
; 0.374 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.500      ;
; 0.379 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[0]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.506      ;
; 0.381 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[1]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.508      ;
; 0.448 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10]                                                                         ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.574      ;
; 0.452 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.578      ;
; 0.453 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.579      ;
; 0.454 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.580      ;
; 0.454 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.580      ;
; 0.458 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.586      ;
; 0.461 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a267~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.797      ;
; 0.462 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.588      ;
; 0.463 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.589      ;
; 0.463 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10]                                                                         ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.589      ;
; 0.464 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.590      ;
; 0.466 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.592      ;
; 0.466 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.592      ;
; 0.467 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.593      ;
; 0.467 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.593      ;
; 0.468 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.594      ;
; 0.469 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.595      ;
; 0.469 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.595      ;
; 0.470 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.596      ;
; 0.481 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a267~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.815      ;
; 0.495 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a267~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.829      ;
; 0.513 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.639      ;
; 0.515 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.641      ;
; 0.516 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.642      ;
; 0.517 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.643      ;
; 0.517 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.643      ;
; 0.518 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.644      ;
; 0.519 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10]                                                                         ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.645      ;
; 0.520 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.646      ;
; 0.521 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.647      ;
; 0.521 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[0]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.648      ;
; 0.522 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.648      ;
; 0.524 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.650      ;
; 0.524 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.650      ;
; 0.525 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.651      ;
; 0.525 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[7]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.651      ;
; 0.527 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[3]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.654      ;
; 0.527 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.653      ;
; 0.528 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.654      ;
; 0.529 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[2]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.656      ;
; 0.529 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.655      ;
; 0.529 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.655      ;
; 0.530 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.656      ;
; 0.532 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.658      ;
; 0.532 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.658      ;
; 0.532 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.658      ;
; 0.532 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.658      ;
; 0.532 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.658      ;
; 0.533 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[9]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.659      ;
; 0.533 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[4]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.659      ;
; 0.535 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.661      ;
; 0.535 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.661      ;
; 0.535 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[0]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.661      ;
; 0.537 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[1]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.664      ;
; 0.540 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[2]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.667      ;
; 0.542 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[0]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.669      ;
; 0.566 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a267~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.900      ;
; 0.571 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|ram_block1a267~porta_address_reg0 ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.907      ;
; 0.576 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.702      ;
; 0.576 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[2]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[0]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.703      ;
; 0.579 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.705      ;
; 0.581 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.707      ;
; 0.583 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.709      ;
; 0.584 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.710      ;
; 0.584 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[1]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.711      ;
; 0.586 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[5]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[10]                                                                         ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.712      ;
; 0.587 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[7]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.713      ;
; 0.587 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[4]  ; ROM_image:ROM_image_inst|altsyncram:altsyncram_component|altsyncram_96b1:auto_generated|address_reg_a[2]                  ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.714      ;
; 0.588 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[5]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.714      ;
; 0.590 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[3]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[8]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.716      ;
; 0.590 ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[6]  ; lcd_sync:lcd_sync_inst|n_counter:hcount|count[9]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.716      ;
; 0.591 ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[1]  ; lcd_sync:lcd_sync_inst|n_counter:vcount|count[6]                                                                          ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.717      ;
+-------+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                 ;
+-------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                   ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                        ; 29.310 ; 0.202 ; N/A      ; N/A     ; 9.574               ;
;  CLK                                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 9.574               ;
;  lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.310 ; 0.202 ; N/A      ; N/A     ; 19.709              ;
; Design-wide TNS                                                         ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; NCLK          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GREST         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HD            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VD            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEN           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RST                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; NCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; GREST         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DEN           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; R[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; R[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; R[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; R[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; R[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; R[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; R[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; R[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; G[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; G[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; G[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; G[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; G[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; G[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; G[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; G[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; B[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; B[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; B[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; B[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; B[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; B[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; B[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; B[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; NCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; GREST         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DEN           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; R[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; R[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; R[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; R[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; R[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; R[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; R[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; R[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; G[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; G[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; G[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; G[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; G[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; G[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; G[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; G[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; B[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; B[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; B[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; B[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; B[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; B[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; B[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; B[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; NCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GREST         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DEN           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; G[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; G[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; G[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; G[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; G[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; G[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; G[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; G[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                             ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                             ; To Clock                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 24002    ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                              ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                             ; To Clock                                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; 24002    ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 22    ; 22   ;
; Unconstrained Output Ports      ; 29    ; 29   ;
; Unconstrained Output Port Paths ; 497   ; 497  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                      ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+-----------+-------------+
; Target                                                                 ; Clock                                                                  ; Type      ; Status      ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+-----------+-------------+
; CLK                                                                    ; CLK                                                                    ; Base      ; Constrained ;
; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------------------------+------------------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; B[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEN         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREST       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HD          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VD          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; B[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DEN         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GREST       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HD          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NCLK        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; R[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VD          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Nov 30 19:05:23 2021
Info: Command: quartus_sta VGA_controller -c VGA_controller
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGA_controller.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK CLK
    Info (332110): create_generated_clock -source {lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0]} {lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 29.310
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    29.310               0.000 lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.447
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.447               0.000 lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.891
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.891               0.000 CLK 
    Info (332119):    19.709               0.000 lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 30.310
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    30.310               0.000 lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.404
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.404               0.000 lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.887
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.887               0.000 CLK 
    Info (332119):    19.710               0.000 lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 34.041
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    34.041               0.000 lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.202
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.202               0.000 lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.574
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.574               0.000 CLK 
    Info (332119):    19.749               0.000 lcd_sync_inst|pll_ltm_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4859 megabytes
    Info: Processing ended: Tue Nov 30 19:05:26 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


