## ðŸŒŸ About Me

I'm a passionate VLSI Engineer with expertise in RTL Design, SystemVerilog, and Digital Logic Design. With hands-on experience in PCB manufacturing and Finite State Machine (FSM) modeling, I am driven by the challenges of creating efficient digital circuits and systems.

ðŸ”§ What I do:

 Design and verification of digital systems using Verilog/SystemVerilog
 
 RTL design and gate-level modeling for advanced circuit implementations
 
 Hardware prototyping 
