Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date             : Thu May 25 00:05:11 2017
| Host             : mothership running 64-bit Ubuntu 16.10
| Command          : report_power -file rgb2ycbcr_power_routed.rpt -pb rgb2ycbcr_power_summary_routed.pb -rpx rgb2ycbcr_power_routed.rpx
| Design           : rgb2ycbcr
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 33.213 (Junction temp exceeded!) |
| Dynamic (W)              | 32.466                           |
| Device Static (W)        | 0.748                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     0.778 |      309 |       --- |             --- |
|   LUT as Logic          |     0.517 |       71 |     17600 |            0.40 |
|   CARRY4                |     0.160 |       33 |      4400 |            0.75 |
|   Register              |     0.089 |      102 |     35200 |            0.29 |
|   LUT as Shift Register |     0.006 |        3 |      6000 |            0.05 |
|   BUFG                  |     0.006 |        1 |        32 |            3.13 |
|   Others                |     0.000 |       99 |       --- |             --- |
| Signals                 |     1.749 |      245 |       --- |             --- |
| DSPs                    |     6.316 |        9 |        80 |           11.25 |
| I/O                     |    23.622 |       55 |       100 |           55.00 |
| Static Power            |     0.748 |          |           |                 |
| Total                   |    33.213 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     9.085 |       8.956 |      0.129 |
| Vccaux    |       1.800 |     1.965 |       1.925 |      0.040 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |    11.138 |      11.137 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.011 |       0.000 |      0.011 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------+-----------+
| Name                                   | Power (W) |
+----------------------------------------+-----------+
| rgb2ycbcr                              |    32.466 |
|   cb_row                               |     2.997 |
|     cb_1_cb_2_sum                      |     0.294 |
|       U0                               |     0.294 |
|         xst_addsub                     |     0.294 |
|           i_baseblox.i_baseblox_addsub |     0.294 |
|             no_pipelining.the_addsub   |     0.294 |
|               i_lut6.i_lut6_addsub     |     0.294 |
|                 i_q.i_simple.qreg      |     0.145 |
|     cb_3_sum_128                       |     0.031 |
|       U0                               |     0.031 |
|         xst_addsub                     |     0.031 |
|           i_baseblox.i_baseblox_addsub |     0.031 |
|             no_pipelining.the_addsub   |     0.031 |
|               i_lut6.i_lut6_addsub     |     0.031 |
|                 i_q.i_simple.qreg      |     0.018 |
|     cb_sum                             |     0.293 |
|       U0                               |     0.293 |
|         xst_addsub                     |     0.293 |
|           i_baseblox.i_baseblox_addsub |     0.293 |
|             no_pipelining.the_addsub   |     0.293 |
|               i_lut6.i_lut6_addsub     |     0.293 |
|                 i_q.i_simple.qreg      |     0.192 |
|     delay                              |     0.000 |
|       inst                             |     0.000 |
|     mul1                               |     1.089 |
|       U0                               |     1.089 |
|         i_mult                         |     1.089 |
|           gDSP.gDSP_only.iDSP          |     1.089 |
|     mul2                               |     1.073 |
|       U0                               |     1.073 |
|         i_mult                         |     1.073 |
|           gDSP.gDSP_only.iDSP          |     1.073 |
|     mul3                               |     0.217 |
|       U0                               |     0.217 |
|         i_mult                         |     0.217 |
|           gDSP.gDSP_only.iDSP          |     0.217 |
|   cr_row                               |     3.008 |
|     cb_1_cb_2_sum                      |     0.224 |
|       U0                               |     0.224 |
|         xst_addsub                     |     0.224 |
|           i_baseblox.i_baseblox_addsub |     0.224 |
|             no_pipelining.the_addsub   |     0.224 |
|               i_lut6.i_lut6_addsub     |     0.224 |
|                 i_q.i_simple.qreg      |     0.135 |
|     cb_3_sum_128                       |     0.074 |
|       U0                               |     0.074 |
|         xst_addsub                     |     0.074 |
|           i_baseblox.i_baseblox_addsub |     0.074 |
|             no_pipelining.the_addsub   |     0.074 |
|               i_lut6.i_lut6_addsub     |     0.074 |
|                 i_q.i_simple.qreg      |     0.042 |
|     cb_sum                             |     0.337 |
|       U0                               |     0.337 |
|         xst_addsub                     |     0.337 |
|           i_baseblox.i_baseblox_addsub |     0.337 |
|             no_pipelining.the_addsub   |     0.337 |
|               i_lut6.i_lut6_addsub     |     0.337 |
|                 i_q.i_simple.qreg      |     0.210 |
|     delay                              |     0.000 |
|       inst                             |     0.000 |
|     mul1                               |     0.214 |
|       U0                               |     0.214 |
|         i_mult                         |     0.214 |
|           gDSP.gDSP_only.iDSP          |     0.214 |
|     mul2                               |     1.079 |
|       U0                               |     1.079 |
|         i_mult                         |     1.079 |
|           gDSP.gDSP_only.iDSP          |     1.079 |
|     mul3                               |     1.080 |
|       U0                               |     1.080 |
|         i_mult                         |     1.080 |
|           gDSP.gDSP_only.iDSP          |     1.080 |
|   m18                                  |     0.026 |
|     inst                               |     0.026 |
|   y_row                                |     2.588 |
|     cb_1_cb_2_sum                      |     0.165 |
|       U0                               |     0.165 |
|         xst_addsub                     |     0.165 |
|           i_baseblox.i_baseblox_addsub |     0.165 |
|             no_pipelining.the_addsub   |     0.165 |
|               i_lut6.i_lut6_addsub     |     0.165 |
|                 i_q.i_simple.qreg      |     0.082 |
|     cb_3_sum_128                       |     0.050 |
|       U0                               |     0.050 |
|         xst_addsub                     |     0.050 |
|           i_baseblox.i_baseblox_addsub |     0.050 |
|             no_pipelining.the_addsub   |     0.050 |
|               i_lut6.i_lut6_addsub     |     0.050 |
|                 i_q.i_simple.qreg      |     0.037 |
|     cb_sum                             |     0.270 |
|       U0                               |     0.270 |
|         xst_addsub                     |     0.270 |
|           i_baseblox.i_baseblox_addsub |     0.270 |
|             no_pipelining.the_addsub   |     0.270 |
|               i_lut6.i_lut6_addsub     |     0.270 |
|                 i_q.i_simple.qreg      |     0.182 |
|     mul1                               |     0.701 |
|       U0                               |     0.701 |
|         i_mult                         |     0.701 |
|           gDSP.gDSP_only.iDSP          |     0.701 |
|     mul2                               |     0.809 |
|       U0                               |     0.809 |
|         i_mult                         |     0.809 |
|           gDSP.gDSP_only.iDSP          |     0.809 |
|     mul3                               |     0.593 |
|       U0                               |     0.593 |
|         i_mult                         |     0.593 |
|           gDSP.gDSP_only.iDSP          |     0.593 |
+----------------------------------------+-----------+


