$date
   Mon Apr 25 11:54:45 2022
$end
$version
  2019.1
$end
$timescale
  1ps
$end
$scope module sh_l_tb $end
$var reg 3 ! portA [2:0] $end
$var reg 1 " init_sh_l $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$var wire 4 % sal_sh_l [3:0] $end
$scope module uut $end
$var wire 3 & portA [2:0] $end
$var wire 1 ' init_sh_l $end
$var wire 1 ( clk $end
$var wire 1 ) rst $end
$var wire 4 % sal_sh_l [3:0] $end
$var reg 4 * A [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 !
0"
0#
1$
bx %
b101 &
0'
0(
1)
bx *
$end
#1000
1#
b101 %
1(
b101 *
#2000
0#
0(
#3000
1#
1(
b101 *
#4000
0#
0(
#5000
1#
0$
1(
0)
#6000
0#
0(
#7000
1"
1#
b1010 %
1'
1(
b1010 *
#8000
0#
0(
#9000
1#
b100 %
1(
b100 *
#10000
0#
0(
#11000
1#
b1000 %
1(
b1000 *
#12000
0#
0(
#13000
1#
b0 %
1(
b0 *
#14000
0#
0(
#15000
1#
1(
b0 *
#16000
0#
0(
#17000
1#
1(
b0 *
#18000
0#
0(
#19000
1#
1(
b0 *
#20000
0#
0(
#21000
1#
1(
b0 *
#22000
0#
1$
0(
1)
#23000
1#
b101 %
1(
b101 *
#24000
0#
0$
0(
0)
#25000
1#
b1010 %
1(
b1010 *
#26000
0#
0(
#27000
1#
b100 %
1(
b100 *
#28000
0"
0#
0'
0(
#29000
1#
1(
#30000
0#
0(
#31000
1#
1(
#32000
0#
0(
#33000
1#
1(
#34000
0#
0(
#35000
1#
1(
#36000
0#
0(
#37000
1#
1(
#38000
0#
0(
#39000
1#
1(
