<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta http-equiv="X-UA-Compatible" content="ie=edge">
    <title>Vidhaya Datta Reddy Metta - Internships</title>
    <link rel="stylesheet" href="pstyles.css">
</head>
<body>
    <!-- Header -->
    <header>
        <h1>Vidhaya Datta Reddy Metta</h1>
        <nav>
            <ul>
                <li><a href="index.html">About Me</a></li>
                <li><a href="projects.html">Projects</a></li>
                <li><a href="experience.html">Experience</a></li>
                <li><a href="research.html">Research</a></li>
                <li><a href="certifications.html">Certifications</a>
            </ul>
        </nav>
    </header>

    <!-- Main Content -->
    <main>
        <h2>Internship Experience</h2>

        <!-- CDAC Internship -->
        <section>
            <h3>Centre for Development of Advanced Computing (CDAC)</h3>
            <p><strong>Location:</strong> Hyderabad, India</p>
            <p><strong>Duration:</strong> January 2024 – June 2024</p>
            <p><strong>Role:</strong> Intern</p>
            <ul>
                <li>Designed a Single Precision Floating Point Systolic Array for deep learning accelerators.</li>
                <li>Implemented floating-point adders, multipliers, and processing elements using Verilog.</li>
                <li>Simulated and validated design using Xilinx Vivado and Vitis HLS tools.</li>
                <li>Contributed to AI accelerators by enhancing hardware performance for deep learning.</li>
            </ul>
            <p><strong>Skills:</strong> Verilog, Xilinx Vivado, Vitis HLS, RTL Design, FPGA Design</p>
        </section>

        <!-- OROM Corp Internship -->
        <section>
            <h3>OROM Corp</h3>
            <p><strong>Location:</strong> Hyderabad, India</p>
            <p><strong>Duration:</strong> March 2023 – October 2023</p>
            <p><strong>Role:</strong> Intern</p>
            <ul>
                <li>Developed a GPS Tracking System for campus transport monitoring.</li>
                <li>Created a custom MQTT broker using a Virtual Private Server (VPS).</li>
                <li>Integrated MQTT with WebSocket protocols and implemented port forwarding.</li>
                <li>Enhanced skills in networking protocols and embedded systems.</li>
            </ul>
            <p><strong>Skills:</strong> TTGO ESP32, MQTT, WebSocket, Python, VPS Management, Network Protocols</p>
        </section>

        <!-- DRDO Internship -->
        <section>
            <h3>Defence Research and Development Organisation (DRDO)</h3>
            <p><strong>Location:</strong> Hyderabad, India</p>
            <p><strong>Duration:</strong> May 2023 – June 2023</p>
            <p><strong>Role:</strong> Summer Research Intern</p>
            <ul>
                <li>Worked on designing an 8-Bit Wallace Tree Multiplier with 7-stage pipelining.</li>
                <li>Applied the cutset method to reduce delays in digital circuit designs.</li>
                <li>Used Quartus Prime and VHDL for FPGA design on an Altera DE2-115 board.</li>
                <li>Strengthened VLSI design techniques through real-world project applications.</li>
            </ul>
            <p><strong>Skills:</strong> Quartus Prime, VHDL, FPGA, Pipelining, Digital System Design</p>
        </section>
    </main>

    <!-- Footer -->
    <footer>
        <p>Contact: <a href="mailto:vmetta@uw.edu" target="_blank">vmetta@uw.edu</a></p>
        <p>Connect with me: 
            <a href="https://linkedin.com/in/vidhaya-datta-reddy-metta-05b23b221" target="_blank">LinkedIn</a> |
            <a href="https://github.com/VidhuDatta" target="_blank">GitHub</a>
        </p>
    </footer>
</body>
</html>
