<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Parameters</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part180.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part182.htm">Next &gt;</a></p><h3 style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark219">&zwnj;</a>Parameters</h3><p class="s18" style="padding-top: 4pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">Table 127: <span class="h4">LRAM Parameters</span></p><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:6.375pt" cellspacing="0"><tr style="height:29pt"><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s55" style="text-indent: 0pt;text-align: center;">Parameter</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s55" style="padding-top: 5pt;padding-left: 18pt;padding-right: 10pt;text-indent: -7pt;line-height: 106%;text-align: left;">Supported Values</p></td><td style="width:36pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s55" style="padding-top: 5pt;padding-left: 8pt;padding-right: 5pt;text-indent: -3pt;line-height: 106%;text-align: left;">Default Value</p></td><td style="width:271pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s55" style="text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:21pt"><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">lram_wrclk_polarity</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">&quot;rise&quot;, &quot;fall&quot;</p></td><td style="width:36pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">&quot;rise&quot;</p></td><td style="width:271pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Specifies whether registers are clocked by the rising or falling edge of the clock.</p></td></tr><tr style="height:21pt"><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">lram_rdclk_polarity</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">&quot;rise&quot;, &quot;fall&quot;</p></td><td style="width:36pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">&quot;rise&quot;</p></td><td style="width:271pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Specifies whether registers are clocked by the rising or falling edge of the clock.</p></td></tr><tr style="height:40pt"><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">lram_sync_mode</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">1&#39;b0<span class="s57">–</span>1&#39;b1</p></td><td style="width:36pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">1&#39;b0</p></td><td style="width:271pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Set LRAM synchronous mode:</p><p class="s56" style="padding-top: 2pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">1&#39;b0 <span class="s57">– write clock and read clock are asynchronous.</span></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">1&#39;b1 <span class="s57">– write clock and read clock are the same clock (synchronous).</span></p></td></tr><tr style="height:41pt"><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">lram_reg_dout</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">1&#39;b0<span class="s57">–</span>1&#39;b1</p></td><td style="width:36pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">1&#39;b0</p></td><td style="width:271pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Enable optional <span class="s56">LRAM_DOUT[143:0] </span>register:</p><p class="s56" style="padding-top: 2pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">1&#39;b0 <span class="s57">– LRAM read data is asynchronous read, no register.</span></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">1&#39;b1 <span class="s57">– LRAM read data is synchronous read, register enabled.</span></p></td></tr><tr style="height:51pt"><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">lram_sr_assertion</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">1&#39;b0<span class="s57">–</span>1&#39;b1</p></td><td style="width:36pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">1&#39;b0</p></td><td style="width:271pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Set reset mode for the output register:</p><p class="s56" style="padding-top: 2pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">1&#39;b0 <span class="s57">– synchronous reset mode.</span></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">1&#39;b1 <span class="s57">– asynchronous reset mode.</span></p><p class="s57" style="padding-top: 2pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">If <span class="s56">lram_reg_dout </span>= 1&#39;b0, then this parameter has no effect.</p></td></tr><tr style="height:18pt"><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:36pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:271pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Enable LRAM FIFO mode:</p></td></tr></table><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:6.375pt" cellspacing="0"><tr style="height:29pt"><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s55" style="text-indent: 0pt;text-align: center;">Parameter</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s55" style="padding-top: 5pt;padding-left: 18pt;padding-right: 10pt;text-indent: -7pt;line-height: 106%;text-align: left;">Supported Values</p></td><td style="width:36pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s55" style="padding-top: 5pt;padding-left: 8pt;padding-right: 5pt;text-indent: -3pt;line-height: 106%;text-align: left;">Default Value</p></td><td style="width:271pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s55" style="text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:28pt"><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">lram_fifo_enable</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">1&#39;b0<span class="s57">–</span>1&#39;b1</p></td><td style="width:36pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 6pt;padding-right: 9pt;text-indent: 0pt;text-align: center;">1&#39;b0</p></td><td style="width:271pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">1&#39;b0 <span class="s57">– LRAM is not in FIFO mode.</span></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">1&#39;b1 <span class="s57">– LRAM is in FIFO mode.</span></p></td></tr><tr style="height:49pt"><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">lram_clear_enable<span class="s63">(1)</span></p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">1&#39;b0<span class="s57">–</span>1&#39;b1</p></td><td style="width:36pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-right: 9pt;text-indent: 0pt;text-align: center;">1&#39;b0</p></td><td style="width:271pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Enable LRAM block memory clear:</p><p class="s56" style="padding-top: 2pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">1&#39;b0 <span class="s57">– LRAM block memory clear is disabled.</span></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">1&#39;b1 <span class="s57">– when the virtual port </span>lram_regrstn <span class="s57">is asserted (1&#39;b0), the contents of the LRAM memory are reset to 0.</span></p></td></tr><tr style="height:49pt"><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">lram_write_width[1:0]</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">2&#39;b00<span class="s57">–</span>2&#39;b10</p></td><td style="width:36pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-right: 5pt;text-indent: 0pt;text-align: center;">2&#39;b00</p></td><td style="width:271pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: justify;">Select LRAM write data width and depth value:</p><p class="s56" style="padding-top: 2pt;padding-left: 4pt;padding-right: 134pt;text-indent: 0pt;text-align: justify;">2&#39;b00 <span class="s57">– data is 72-bit wide and 32 deep. </span>2&#39;b01 <span class="s57">– data is 36-bit wide and 64 deep. </span>2&#39;b10 <span class="s57">– data is 144-bit wide and 16 deep.</span></p></td></tr><tr style="height:49pt"><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">lram_read_width[1:0]</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">2&#39;b00<span class="s57">–</span>2&#39;b10</p></td><td style="width:36pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-right: 5pt;text-indent: 0pt;text-align: center;">2&#39;b00</p></td><td style="width:271pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: justify;">Select LRAM read data width and depth value:</p><p class="s56" style="padding-top: 2pt;padding-left: 4pt;padding-right: 134pt;text-indent: 0pt;text-align: justify;">2&#39;b00 <span class="s57">– data is 72-bit wide and 32 deep. </span>2&#39;b01 <span class="s57">– data is 36-bit wide and 64 deep. </span>2&#39;b10 <span class="s57">– data is 144-bit wide and 16 deep.</span></p></td></tr><tr style="height:69pt"><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">lram_input_control_mode[1:0]</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">2&#39;b00<span class="s57">–</span>2&#39;b11</p></td><td style="width:36pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-right: 5pt;text-indent: 0pt;text-align: center;">2&#39;b00</p></td><td style="width:271pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Select LRAM Input control mode:</p><p class="s56" style="padding-top: 2pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">2&#39;b00 <span class="s57">– BRAM controls LRAM write control.</span></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">2&#39;b01 <span class="s57">– LRAM uses MLP inputs.</span></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">2&#39;b10 <span class="s57">– LRAM uses MLP inputs with additional FIFO controller FSM inputs.</span></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">2&#39;b11 <span class="s57">– LRAM is off/disabled.</span></p><p class="s57" style="padding-top: 2pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">This controls the source of wraddr and wren.</p></td></tr><tr style="height:69pt"><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">lram_output_control_mode[1:0]</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">2&#39;b00<span class="s57">–</span>2&#39;b11</p></td><td style="width:36pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-right: 5pt;text-indent: 0pt;text-align: center;">2&#39;b00</p></td><td style="width:271pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Select LRAM output control mode:</p><p class="s56" style="padding-top: 2pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">2&#39;b00 <span class="s57">– BRAM controls LRAM read control.</span></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">2&#39;b01 <span class="s57">– LRAM uses MLP inputs.</span></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">2&#39;b10 <span class="s57">– LRAM uses MLP inputs with additional FIFO controller FSM inputs.</span></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">2&#39;b11 <span class="s57">– LRAM is off/disabled.</span></p><p class="s57" style="padding-top: 2pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">This controls the source of <span class="s56">rdaddr</span>, <span class="s56">rden </span>and <span class="s56">regrstn</span>:</p></td></tr><tr style="height:76pt"><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">lram_write_data_mode[1:0]</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">2&#39;b00<span class="s57">–</span>2&#39;b11</p></td><td style="width:36pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-right: 5pt;text-indent: 0pt;text-align: center;">2&#39;b00</p></td><td style="width:271pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">LRAM_DIN[143:0] <span class="s57">source:</span></p><p class="s56" style="padding-top: 2pt;padding-left: 4pt;padding-right: 11pt;text-indent: 0pt;text-align: left;">2&#39;b00 <span class="s57">– </span>mlpram_din2mlpdout[143:0]<span class="s57">. BRAM internal ×144-bit write data. </span>2&#39;b01 <span class="s57">– aggregation of {</span>mlpram_din2mlpdout[71:0]<span class="s57">, </span>MLP_DIN[71:0]<span class="s57">}. BRAM internal ×72-bit input and MLP ×72-bit data in.</span></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">2&#39;b10 <span class="s57">– input selected by </span>lram_accum_data_input_sel<span class="s57">.</span></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">2&#39;b11 <span class="s57">– aggregation of mutliplier &quot;b&quot; input buses, {</span>multb_h[71:0]<span class="s57">, </span>multb_l [71:0]<span class="s57">}.</span></p></td></tr><tr style="height:59pt"><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">lram_accum_data_input_sel</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">1&#39;b0<span class="s57">–</span>1&#39;b1</p></td><td style="width:36pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-right: 9pt;text-indent: 0pt;text-align: center;">1&#39;b0</p></td><td style="width:271pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Select Accumulated data for <span class="s56">LRAM_DIN[143:0]</span>:</p><p class="s56" style="padding-top: 2pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">1&#39;b0 <span class="s57">– aggregation of {</span>24&#39;h0<span class="s57">, </span>ADD_ACCUM_AB[47:0]<span class="s57">, </span>24&#39;h0<span class="s57">, </span>ADD_ACCUM_CD [47:0]<span class="s57">}. ×144-bit mode.</span></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">1&#39;b1 <span class="s57">– aggregation of {</span>72&#39;h0<span class="s57">, </span>12&#39;h0<span class="s57">, </span>ADD_ACCUM_AB[23:0]<span class="s57">, </span>12&#39;h0<span class="s57">, </span>ADD_ACCU M_CD[23:0]<span class="s57">}. ×72-bit mode.</span></p></td></tr><tr style="height:29pt"><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">lram_fifo_wrptr_maxval[6:0]</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">7&#39;h00<span class="s57">–</span>7&#39;h7F</p></td><td style="width:36pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-right: 5pt;text-indent: 0pt;text-align: center;">7&#39;h7F</p></td><td style="width:271pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;padding-right: 11pt;text-indent: 0pt;text-align: left;">LRAM FIFO write pointer maximum value (must be <span class="s56">&#39;h7F </span>for normal FIFO operation)</p></td></tr><tr style="height:21pt"><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">lram_fifo_rdptr_maxval[6:0]</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">7&#39;h00<span class="s57">–</span>7&#39;h7F</p></td><td style="width:36pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 6pt;padding-right: 5pt;text-indent: 0pt;text-align: center;">7&#39;h7F</p></td><td style="width:271pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">LRAM FIFO read pointer maximum value (must be <span class="s56">&#39;h7F </span>for normal FIFO operation)</p></td></tr><tr style="height:40pt"><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">lram_fifo_sync_mode</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">1&#39;b0<span class="s57">–</span>1&#39;b1</p></td><td style="width:36pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-right: 9pt;text-indent: 0pt;text-align: center;">1&#39;b0</p></td><td style="width:271pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Enable LRAM FIFO synchronous mode:</p><p class="s56" style="padding-top: 2pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">1&#39;b0 <span class="s57">– LRAM FIFO is in asynchronous mode.</span></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">1&#39;b1 <span class="s57">– LRAM FIFO is in synchronous mode.</span></p></td></tr><tr style="height:29pt"><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">lram_fifo_afull_threshold[6:0]</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">7&#39;h00<span class="s57">–</span>7&#39;h3F</p></td><td style="width:36pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-right: 5pt;text-indent: 0pt;text-align: center;">7&#39;h3F</p></td><td style="width:271pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;line-height: 106%;text-align: left;">Set LRAM FIFO almost full threshold. User-defined configuration bit. Recommended values are less than <span class="s56">7&#39;h3F</span>.</p></td></tr><tr style="height:29pt"><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">lram_fifo_aempty_threshold</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">7&#39;h00<span class="s57">–</span>7&#39;h0F</p></td><td style="width:36pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 2pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-right: 5pt;text-indent: 0pt;text-align: center;">7&#39;h00</p></td><td style="width:271pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;padding-right: 11pt;text-indent: 0pt;line-height: 106%;text-align: left;">Set LRAM FIFO almost empty threshold. User-defined configuration bit. Recommended values are not less than <span class="s56">7&#39;h01</span>.</p></td></tr><tr style="height:18pt"><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:36pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:271pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Enable LRAM FIFO address pointers to ignore empty/full status</p></td></tr></table><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:6.375pt" cellspacing="0"><tr style="height:29pt"><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s55" style="text-indent: 0pt;text-align: center;">Parameter</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s55" style="padding-top: 5pt;padding-left: 18pt;padding-right: 10pt;text-indent: -7pt;line-height: 106%;text-align: left;">Supported Values</p></td><td style="width:36pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p class="s55" style="padding-top: 5pt;padding-left: 8pt;padding-right: 5pt;text-indent: -3pt;line-height: 106%;text-align: left;">Default Value</p></td><td style="width:271pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" bgcolor="#A5E5BA"><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s55" style="text-indent: 0pt;text-align: center;">Description</p></td></tr><tr style="height:81pt"><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">lram_fifo_ignore_flags</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">1&#39;b0<span class="s57">–</span>1&#39;b1</p></td><td style="width:36pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 6pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">1&#39;b0</p></td><td style="width:271pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s56" style="padding-top: 3pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">1&#39;b0 <span class="s57">– LRAM FIFO does not write when the FIFO is full (asserting </span>write_error<span class="s57">) and does not read when the FIFO is empty (asserting </span>read_error<span class="s57">). This is normal FIFO behavior.</span></p><p class="s56" style="padding-left: 4pt;padding-right: 4pt;text-indent: 0pt;text-align: left;">1&#39;b1 <span class="s57">– a write always writes to memory and increments the write pointer, regardless of </span>full <span class="s57">status. A read always reads from memory and increments the read pointer, regardless of </span>empty <span class="s57">status. In this mode, the read and write pointers act as regular address counters without operating as a FIFO. Ignore the </span>full<span class="s57">, </span>empt y<span class="s57">, </span>almost_full<span class="s57">, </span>almost_empty<span class="s57">, </span>write_error<span class="s57">, and </span>read_error <span class="s57">flags.</span></p></td></tr><tr style="height:40pt"><td style="width:136pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">lram_fifo_fwft_mode</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="padding-top: 7pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">1&#39;b0<span class="s57">–</span>1&#39;b1</p></td><td style="width:36pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">1&#39;b0</p></td><td style="width:271pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666"><p class="s57" style="padding-top: 5pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">Enable LRAM FIFO in first-word-fall-through (FWFT) mode:</p><p class="s56" style="padding-top: 2pt;padding-left: 4pt;text-indent: 0pt;text-align: left;">1&#39;b1 <span class="s57">– FWFT support is enabled.</span></p><p class="s56" style="padding-left: 4pt;text-indent: 0pt;text-align: left;">1&#39;b0 <span class="s57">– FWFT is not enabled.</span></p></td></tr><tr style="height:50pt"><td style="width:503pt;border-top-style:solid;border-top-width:1pt;border-top-color:#666666;border-left-style:solid;border-left-width:1pt;border-left-color:#666666;border-bottom-style:solid;border-bottom-width:1pt;border-bottom-color:#666666;border-right-style:solid;border-right-width:1pt;border-right-color:#666666" colspan="4"><p style="padding-top: 6pt;text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="657" height="37" alt="image" src="Image_247.png"/></span></p><p class="s59" style="padding-left: 11pt;text-indent: 0pt;text-align: left;">Table Notes</p><p class="s57" style="padding-top: 2pt;padding-left: 23pt;text-indent: 0pt;text-align: left;"><span class="s60">1. </span>The LRAM output register is always reset when <span class="s56">lram_regrstn </span>is asserted low, independent of the state of <span class="s56">lram_clear_enable</span>.</p></td></tr></table><p style="padding-top: 8pt;text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part180.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part182.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
