#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f315eb4610 .scope module, "testbench" "testbench" 2 5;
 .timescale -9 -12;
v0x55f315f1b7b0_0 .var "clk", 0 0;
v0x55f315f1b850_0 .var/i "count", 31 0;
v0x55f315f1b8f0_0 .var/i "fp_w", 31 0;
v0x55f315f1b990_0 .var "rst_n", 0 0;
S_0x55f315e9de00 .scope module, "CPU" "Pipeline_CPU" 2 10, 3 2 0, S_0x55f315eb4610;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
L_0x55f315f1bb40 .functor NOT 1, v0x55f315f0a770_0, C4<0>, C4<0>, C4<0>;
v0x55f315f17980_0 .net "ALUOp", 1 0, v0x55f315f0a550_0;  1 drivers
v0x55f315f17ab0_0 .net "ALUResult", 31 0, v0x55f315f17490_0;  1 drivers
v0x55f315f17bc0_0 .net "ALUSrc", 0 0, v0x55f315f0a630_0;  1 drivers
v0x55f315f17cb0_0 .net "ALUSrc1_o", 31 0, v0x55f315f12b20_0;  1 drivers
v0x55f315f17da0_0 .net "ALUSrc2_o", 31 0, v0x55f315f13360_0;  1 drivers
v0x55f315f17eb0_0 .net "ALU_Ctrl_o", 3 0, v0x55f315e9b0c0_0;  1 drivers
v0x55f315f17fc0_0 .net "ALU_zero", 0 0, v0x55f315f17800_0;  1 drivers
v0x55f315f180b0_0 .net "Branch", 0 0, v0x55f315f0a6d0_0;  1 drivers
v0x55f315f18150_0 .net "Branch_zero", 0 0, v0x55f315f16670_0;  1 drivers
v0x55f315f181f0_0 .net "DM_o", 31 0, L_0x55f315f32d00;  1 drivers
v0x55f315f18290_0 .net "EXEMEM_ALUResult_o", 31 0, v0x55f315f0ba70_0;  1 drivers
v0x55f315f18330_0 .net "EXEMEM_Instr_11_7_o", 4 0, v0x55f315f0b8b0_0;  1 drivers
v0x55f315f18440_0 .net "EXEMEM_Instr_o", 31 0, v0x55f315f0bca0_0;  1 drivers
v0x55f315f18500_0 .net "EXEMEM_Mem_o", 1 0, v0x55f315f0b500_0;  1 drivers
v0x55f315f185a0_0 .net "EXEMEM_PC_Add4_o", 31 0, v0x55f315f0be60_0;  1 drivers
v0x55f315f18690_0 .net "EXEMEM_RTdata_o", 31 0, v0x55f315f0c0e0_0;  1 drivers
v0x55f315f18750_0 .net "EXEMEM_WB_o", 2 0, v0x55f315f0b6a0_0;  1 drivers
v0x55f315f18970_0 .net "EXEMEM_Zero_o", 0 0, v0x55f315f0c380_0;  1 drivers
v0x55f315f18a10_0 .net "ForwardA", 1 0, v0x55f315f0cb90_0;  1 drivers
v0x55f315f18b00_0 .net "ForwardB", 1 0, v0x55f315f0cc80_0;  1 drivers
v0x55f315f18c10_0 .net "IDEXE_Exe_o", 2 0, v0x55f315f0e1b0_0;  1 drivers
v0x55f315f18cd0_0 .net "IDEXE_ImmGen_o", 31 0, v0x55f315f0ee10_0;  1 drivers
v0x55f315f18d70_0 .net "IDEXE_Instr_11_7_o", 4 0, v0x55f315f0e6a0_0;  1 drivers
v0x55f315f18e10_0 .net "IDEXE_Instr_30_14_12_o", 3 0, v0x55f315f0e760_0;  1 drivers
v0x55f315f18ed0_0 .net "IDEXE_Instr_o", 31 0, v0x55f315f0f0c0_0;  1 drivers
v0x55f315f18fe0_0 .net "IDEXE_Mem_o", 1 0, v0x55f315f0e350_0;  1 drivers
v0x55f315f190f0_0 .net "IDEXE_PC_add4_o", 31 0, v0x55f315f0f250_0;  1 drivers
v0x55f315f191b0_0 .net "IDEXE_RSdata_o", 31 0, v0x55f315f0ea90_0;  1 drivers
v0x55f315f192a0_0 .net "IDEXE_RTdata_o", 31 0, v0x55f315f0ec50_0;  1 drivers
v0x55f315f19360_0 .net "IDEXE_WB_o", 2 0, v0x55f315f0e520_0;  1 drivers
v0x55f315f19450_0 .net "IFID_Flush", 0 0, v0x55f315f0a770_0;  1 drivers
v0x55f315f19540_0 .net "IFID_Instr_i", 31 0, L_0x55f315f2bda0;  1 drivers
v0x55f315f19650_0 .net "IFID_Instr_o", 31 0, v0x55f315f0fe00_0;  1 drivers
v0x55f315f197a0_0 .net "IFID_PC_Add4_o", 31 0, v0x55f315f0ffd0_0;  1 drivers
v0x55f315f19860_0 .net "IFID_PC_o", 31 0, v0x55f315f0fb30_0;  1 drivers
v0x55f315f19920_0 .net "IFID_Write", 0 0, v0x55f315f0d910_0;  1 drivers
v0x55f315f19a10_0 .net "Imm_Gen_o", 31 0, v0x55f315f10e10_0;  1 drivers
v0x55f315f19b40_0 .net "Jump", 0 0, v0x55f315f0a830_0;  1 drivers
v0x55f315f19be0_0 .net "MEMWB_ALUresult_o", 31 0, v0x55f315f119e0_0;  1 drivers
v0x55f315f19c80_0 .net "MEMWB_DM_o", 31 0, v0x55f315f114a0_0;  1 drivers
v0x55f315f19d90_0 .net "MEMWB_Instr_11_7_o", 4 0, v0x55f315f11820_0;  1 drivers
v0x55f315f19e50_0 .net "MEMWB_PC_Add4_o", 31 0, v0x55f315f11d40_0;  1 drivers
v0x55f315f19f10_0 .net "MEMWB_WB_o", 2 0, v0x55f315f11650_0;  1 drivers
v0x55f315f19fb0_0 .net "MUXALUSrc_o", 31 0, v0x55f315f12400_0;  1 drivers
v0x55f315f1a0a0_0 .net "MUXControl", 0 0, v0x55f315f0dae0_0;  1 drivers
v0x55f315f1a190_0 .net "MUXMemtoReg_o", 31 0, v0x55f315f139b0_0;  1 drivers
v0x55f315f1a2e0_0 .net "MUX_control_o", 7 0, L_0x55f315f2c2c0;  1 drivers
v0x55f315f1a3c0_0 .net "MemRead", 0 0, v0x55f315f0a940_0;  1 drivers
v0x55f315f1a460_0 .net "MemWrite", 0 0, v0x55f315f0a9e0_0;  1 drivers
v0x55f315f1a550_0 .net "MemtoReg", 0 0, v0x55f315f0aab0_0;  1 drivers
v0x55f315f1a640_0 .net "PC_Add4", 31 0, v0x55f315f155a0_0;  1 drivers
v0x55f315f1a790_0 .net "PC_Add_Immediate", 31 0, v0x55f315ef4660_0;  1 drivers
v0x55f315f1a850_0 .net "PC_i", 31 0, v0x55f315f14140_0;  1 drivers
v0x55f315f1a960_0 .net "PC_o", 31 0, v0x55f315f14ed0_0;  1 drivers
v0x55f315f1aa20_0 .net "PC_write", 0 0, v0x55f315f0da20_0;  1 drivers
v0x55f315f1ab10_0 .net "RSdata_o", 31 0, L_0x55f315f2c650;  1 drivers
v0x55f315f1ac20_0 .net "RTdata_o", 31 0, L_0x55f315f2c9a0;  1 drivers
v0x55f315f1ace0_0 .net "RegWrite", 0 0, v0x55f315f0ab50_0;  1 drivers
v0x55f315f1add0_0 .net "SL1_o", 31 0, v0x55f315f16dc0_0;  1 drivers
v0x55f315f1aee0_0 .net *"_s10", 7 0, L_0x55f315f2c040;  1 drivers
L_0x7f86811230a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f315f1afc0_0 .net *"_s15", 23 0, L_0x7f86811230a8;  1 drivers
v0x55f315f1b0a0_0 .net *"_s37", 0 0, L_0x55f315f2d120;  1 drivers
v0x55f315f1b180_0 .net *"_s39", 2 0, L_0x55f315f2d230;  1 drivers
v0x55f315f1b260_0 .net "clk_i", 0 0, v0x55f315f1b7b0_0;  1 drivers
v0x55f315f1b300_0 .net "rst_i", 0 0, v0x55f315f1b990_0;  1 drivers
L_0x55f315f2be60 .part v0x55f315f0fe00_0, 15, 5;
L_0x55f315f2bf00 .part v0x55f315f0fe00_0, 20, 5;
L_0x55f315f2bfa0 .part v0x55f315f0e350_0, 1, 1;
LS_0x55f315f2c040_0_0 .concat [ 1 2 1 1], v0x55f315f0a630_0, v0x55f315f0a550_0, v0x55f315f0a9e0_0, v0x55f315f0a940_0;
LS_0x55f315f2c040_0_4 .concat [ 1 1 1 0], v0x55f315f0a830_0, v0x55f315f0ab50_0, v0x55f315f0aab0_0;
L_0x55f315f2c040 .concat [ 5 3 0 0], LS_0x55f315f2c040_0_0, LS_0x55f315f2c040_0_4;
L_0x55f315f2c180 .concat [ 8 24 0 0], L_0x55f315f2c040, L_0x7f86811230a8;
L_0x55f315f2c2c0 .part v0x55f315f147a0_0, 0, 8;
L_0x55f315f2ca10 .part v0x55f315f0fe00_0, 15, 5;
L_0x55f315f2cc10 .part v0x55f315f0fe00_0, 20, 5;
L_0x55f315f2ce90 .part L_0x55f315f2c2c0, 5, 3;
L_0x55f315f2cf80 .part L_0x55f315f2c2c0, 3, 2;
L_0x55f315f2d080 .part L_0x55f315f2c2c0, 0, 3;
L_0x55f315f2d120 .part v0x55f315f0fe00_0, 30, 1;
L_0x55f315f2d230 .part v0x55f315f0fe00_0, 12, 3;
L_0x55f315f2d300 .concat [ 3 1 0 0], L_0x55f315f2d230, L_0x55f315f2d120;
L_0x55f315f2d450 .part v0x55f315f0fe00_0, 7, 5;
L_0x55f315f2d4f0 .part v0x55f315f0f0c0_0, 15, 5;
L_0x55f315f2d620 .part v0x55f315f0f0c0_0, 20, 5;
L_0x55f315f2d6f0 .part v0x55f315f0b6a0_0, 0, 2;
L_0x55f315f2d860 .part v0x55f315f11650_0, 0, 2;
S_0x55f315df3400 .scope module, "ALU_Ctrl" "ALU_Ctrl" 3 248, 4 3 0, S_0x55f315e9de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "instr"
    .port_info 1 /INPUT 2 "ALUOp"
    .port_info 2 /OUTPUT 4 "ALU_Ctrl_o"
v0x55f315eec640_0 .net "ALUOp", 1 0, v0x55f315f0a550_0;  alias, 1 drivers
v0x55f315e9b0c0_0 .var "ALU_Ctrl_o", 3 0;
v0x55f315eafb90_0 .net "func3", 2 0, L_0x55f315f2d930;  1 drivers
v0x55f315eba890_0 .net "instr", 3 0, v0x55f315f0e760_0;  alias, 1 drivers
E_0x55f315f03890 .event edge, v0x55f315eec640_0, v0x55f315eba890_0;
L_0x55f315f2d930 .part v0x55f315f0e760_0, 0, 3;
S_0x55f315f06b30 .scope module, "Branch_Adder" "Adder" 3 182, 5 3 0, S_0x55f315e9de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i"
    .port_info 1 /INPUT 32 "src2_i"
    .port_info 2 /OUTPUT 32 "sum_o"
v0x55f315e9e5d0_0 .net "src1_i", 31 0, v0x55f315f16dc0_0;  alias, 1 drivers
v0x55f315e9e1f0_0 .net "src2_i", 31 0, v0x55f315f14ed0_0;  alias, 1 drivers
v0x55f315ef4660_0 .var "sum_o", 31 0;
E_0x55f315f039d0 .event edge, v0x55f315e9e5d0_0, v0x55f315e9e1f0_0;
S_0x55f315f06ed0 .scope module, "Data_Memory" "Data_Memory" 3 286, 6 3 0, S_0x55f315e9de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 32 "data_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /INPUT 1 "MemWrite_i"
    .port_info 5 /OUTPUT 32 "data_o"
v0x55f315f07160 .array "Mem", 127 0, 7 0;
v0x55f315f08630_0 .net "MemRead_i", 0 0, v0x55f315f0a940_0;  alias, 1 drivers
v0x55f315f086f0_0 .net "MemWrite_i", 0 0, v0x55f315f0a9e0_0;  alias, 1 drivers
v0x55f315f08790_0 .net *"_s224", 7 0, L_0x55f315f31b80;  1 drivers
v0x55f315f08870_0 .net *"_s226", 32 0, L_0x55f315f31c80;  1 drivers
L_0x7f8681123180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f315f089a0_0 .net *"_s229", 0 0, L_0x7f8681123180;  1 drivers
L_0x7f86811231c8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55f315f08a80_0 .net/2u *"_s230", 32 0, L_0x7f86811231c8;  1 drivers
v0x55f315f08b60_0 .net *"_s232", 32 0, L_0x55f315f31ea0;  1 drivers
v0x55f315f08c40_0 .net *"_s234", 7 0, L_0x55f315f32030;  1 drivers
v0x55f315f08d20_0 .net *"_s236", 32 0, L_0x55f315f31d80;  1 drivers
L_0x7f8681123210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f315f08e00_0 .net *"_s239", 0 0, L_0x7f8681123210;  1 drivers
L_0x7f8681123258 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55f315f08ee0_0 .net/2u *"_s240", 32 0, L_0x7f8681123258;  1 drivers
v0x55f315f08fc0_0 .net *"_s242", 32 0, L_0x55f315f32200;  1 drivers
v0x55f315f090a0_0 .net *"_s244", 7 0, L_0x55f315f32480;  1 drivers
v0x55f315f09180_0 .net *"_s246", 32 0, L_0x55f315f32520;  1 drivers
L_0x7f86811232a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f315f09260_0 .net *"_s249", 0 0, L_0x7f86811232a0;  1 drivers
L_0x7f86811232e8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55f315f09340_0 .net/2u *"_s250", 32 0, L_0x7f86811232e8;  1 drivers
v0x55f315f09420_0 .net *"_s252", 32 0, L_0x55f315f32790;  1 drivers
v0x55f315f09500_0 .net *"_s254", 7 0, L_0x55f315f32920;  1 drivers
v0x55f315f095e0_0 .net *"_s256", 31 0, L_0x55f315f32b20;  1 drivers
L_0x7f8681123330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f315f096c0_0 .net/2u *"_s258", 31 0, L_0x7f8681123330;  1 drivers
v0x55f315f097a0_0 .net "addr_i", 31 0, v0x55f315f0ba70_0;  alias, 1 drivers
v0x55f315f09880_0 .net "clk_i", 0 0, v0x55f315f1b7b0_0;  alias, 1 drivers
v0x55f315f09940_0 .net "data_i", 31 0, v0x55f315f0c0e0_0;  alias, 1 drivers
v0x55f315f09a20_0 .net "data_o", 31 0, L_0x55f315f32d00;  alias, 1 drivers
v0x55f315f09b00_0 .var/i "i", 31 0;
v0x55f315f09be0 .array "memory", 31 0;
v0x55f315f09be0_0 .net v0x55f315f09be0 0, 31 0, L_0x55f315f2db20; 1 drivers
v0x55f315f09be0_1 .net v0x55f315f09be0 1, 31 0, L_0x55f315f2dcb0; 1 drivers
v0x55f315f09be0_2 .net v0x55f315f09be0 2, 31 0, L_0x55f315f2de70; 1 drivers
v0x55f315f09be0_3 .net v0x55f315f09be0 3, 31 0, L_0x55f315f2e030; 1 drivers
v0x55f315f09be0_4 .net v0x55f315f09be0 4, 31 0, L_0x55f315f2e220; 1 drivers
v0x55f315f09be0_5 .net v0x55f315f09be0 5, 31 0, L_0x55f315f2e3e0; 1 drivers
v0x55f315f09be0_6 .net v0x55f315f09be0 6, 31 0, L_0x55f315f2e5e0; 1 drivers
v0x55f315f09be0_7 .net v0x55f315f09be0 7, 31 0, L_0x55f315f2e770; 1 drivers
v0x55f315f09be0_8 .net v0x55f315f09be0 8, 31 0, L_0x55f315f2e980; 1 drivers
v0x55f315f09be0_9 .net v0x55f315f09be0 9, 31 0, L_0x55f315f2eb40; 1 drivers
v0x55f315f09be0_10 .net v0x55f315f09be0 10, 31 0, L_0x55f315f2ed60; 1 drivers
v0x55f315f09be0_11 .net v0x55f315f09be0 11, 31 0, L_0x55f315f2ef20; 1 drivers
v0x55f315f09be0_12 .net v0x55f315f09be0 12, 31 0, L_0x55f315f2f150; 1 drivers
v0x55f315f09be0_13 .net v0x55f315f09be0 13, 31 0, L_0x55f315f2f310; 1 drivers
v0x55f315f09be0_14 .net v0x55f315f09be0 14, 31 0, L_0x55f315f2f550; 1 drivers
v0x55f315f09be0_15 .net v0x55f315f09be0 15, 31 0, L_0x55f315f2f710; 1 drivers
v0x55f315f09be0_16 .net v0x55f315f09be0 16, 31 0, L_0x55f315f2f960; 1 drivers
v0x55f315f09be0_17 .net v0x55f315f09be0 17, 31 0, L_0x55f315f2fb20; 1 drivers
v0x55f315f09be0_18 .net v0x55f315f09be0 18, 31 0, L_0x55f315f2fd80; 1 drivers
v0x55f315f09be0_19 .net v0x55f315f09be0 19, 31 0, L_0x55f315f2ff40; 1 drivers
v0x55f315f09be0_20 .net v0x55f315f09be0 20, 31 0, L_0x55f315f2fce0; 1 drivers
v0x55f315f09be0_21 .net v0x55f315f09be0 21, 31 0, L_0x55f315f302d0; 1 drivers
v0x55f315f09be0_22 .net v0x55f315f09be0 22, 31 0, L_0x55f315f30550; 1 drivers
v0x55f315f09be0_23 .net v0x55f315f09be0 23, 31 0, L_0x55f315f30710; 1 drivers
v0x55f315f09be0_24 .net v0x55f315f09be0 24, 31 0, L_0x55f315f309a0; 1 drivers
v0x55f315f09be0_25 .net v0x55f315f09be0 25, 31 0, L_0x55f315f30b60; 1 drivers
v0x55f315f09be0_26 .net v0x55f315f09be0 26, 31 0, L_0x55f315f30e00; 1 drivers
v0x55f315f09be0_27 .net v0x55f315f09be0 27, 31 0, L_0x55f315f30fc0; 1 drivers
v0x55f315f09be0_28 .net v0x55f315f09be0 28, 31 0, L_0x55f315f31270; 1 drivers
v0x55f315f09be0_29 .net v0x55f315f09be0 29, 31 0, L_0x55f315f31430; 1 drivers
v0x55f315f09be0_30 .net v0x55f315f09be0 30, 31 0, L_0x55f315f316f0; 1 drivers
v0x55f315f09be0_31 .net v0x55f315f09be0 31, 31 0, L_0x55f315f318b0; 1 drivers
E_0x55f315f03a70 .event posedge, v0x55f315f09880_0;
v0x55f315f07160_0 .array/port v0x55f315f07160, 0;
v0x55f315f07160_1 .array/port v0x55f315f07160, 1;
v0x55f315f07160_2 .array/port v0x55f315f07160, 2;
v0x55f315f07160_3 .array/port v0x55f315f07160, 3;
L_0x55f315f2db20 .concat [ 8 8 8 8], v0x55f315f07160_0, v0x55f315f07160_1, v0x55f315f07160_2, v0x55f315f07160_3;
v0x55f315f07160_4 .array/port v0x55f315f07160, 4;
v0x55f315f07160_5 .array/port v0x55f315f07160, 5;
v0x55f315f07160_6 .array/port v0x55f315f07160, 6;
v0x55f315f07160_7 .array/port v0x55f315f07160, 7;
L_0x55f315f2dcb0 .concat [ 8 8 8 8], v0x55f315f07160_4, v0x55f315f07160_5, v0x55f315f07160_6, v0x55f315f07160_7;
v0x55f315f07160_8 .array/port v0x55f315f07160, 8;
v0x55f315f07160_9 .array/port v0x55f315f07160, 9;
v0x55f315f07160_10 .array/port v0x55f315f07160, 10;
v0x55f315f07160_11 .array/port v0x55f315f07160, 11;
L_0x55f315f2de70 .concat [ 8 8 8 8], v0x55f315f07160_8, v0x55f315f07160_9, v0x55f315f07160_10, v0x55f315f07160_11;
v0x55f315f07160_12 .array/port v0x55f315f07160, 12;
v0x55f315f07160_13 .array/port v0x55f315f07160, 13;
v0x55f315f07160_14 .array/port v0x55f315f07160, 14;
v0x55f315f07160_15 .array/port v0x55f315f07160, 15;
L_0x55f315f2e030 .concat [ 8 8 8 8], v0x55f315f07160_12, v0x55f315f07160_13, v0x55f315f07160_14, v0x55f315f07160_15;
v0x55f315f07160_16 .array/port v0x55f315f07160, 16;
v0x55f315f07160_17 .array/port v0x55f315f07160, 17;
v0x55f315f07160_18 .array/port v0x55f315f07160, 18;
v0x55f315f07160_19 .array/port v0x55f315f07160, 19;
L_0x55f315f2e220 .concat [ 8 8 8 8], v0x55f315f07160_16, v0x55f315f07160_17, v0x55f315f07160_18, v0x55f315f07160_19;
v0x55f315f07160_20 .array/port v0x55f315f07160, 20;
v0x55f315f07160_21 .array/port v0x55f315f07160, 21;
v0x55f315f07160_22 .array/port v0x55f315f07160, 22;
v0x55f315f07160_23 .array/port v0x55f315f07160, 23;
L_0x55f315f2e3e0 .concat [ 8 8 8 8], v0x55f315f07160_20, v0x55f315f07160_21, v0x55f315f07160_22, v0x55f315f07160_23;
v0x55f315f07160_24 .array/port v0x55f315f07160, 24;
v0x55f315f07160_25 .array/port v0x55f315f07160, 25;
v0x55f315f07160_26 .array/port v0x55f315f07160, 26;
v0x55f315f07160_27 .array/port v0x55f315f07160, 27;
L_0x55f315f2e5e0 .concat [ 8 8 8 8], v0x55f315f07160_24, v0x55f315f07160_25, v0x55f315f07160_26, v0x55f315f07160_27;
v0x55f315f07160_28 .array/port v0x55f315f07160, 28;
v0x55f315f07160_29 .array/port v0x55f315f07160, 29;
v0x55f315f07160_30 .array/port v0x55f315f07160, 30;
v0x55f315f07160_31 .array/port v0x55f315f07160, 31;
L_0x55f315f2e770 .concat [ 8 8 8 8], v0x55f315f07160_28, v0x55f315f07160_29, v0x55f315f07160_30, v0x55f315f07160_31;
v0x55f315f07160_32 .array/port v0x55f315f07160, 32;
v0x55f315f07160_33 .array/port v0x55f315f07160, 33;
v0x55f315f07160_34 .array/port v0x55f315f07160, 34;
v0x55f315f07160_35 .array/port v0x55f315f07160, 35;
L_0x55f315f2e980 .concat [ 8 8 8 8], v0x55f315f07160_32, v0x55f315f07160_33, v0x55f315f07160_34, v0x55f315f07160_35;
v0x55f315f07160_36 .array/port v0x55f315f07160, 36;
v0x55f315f07160_37 .array/port v0x55f315f07160, 37;
v0x55f315f07160_38 .array/port v0x55f315f07160, 38;
v0x55f315f07160_39 .array/port v0x55f315f07160, 39;
L_0x55f315f2eb40 .concat [ 8 8 8 8], v0x55f315f07160_36, v0x55f315f07160_37, v0x55f315f07160_38, v0x55f315f07160_39;
v0x55f315f07160_40 .array/port v0x55f315f07160, 40;
v0x55f315f07160_41 .array/port v0x55f315f07160, 41;
v0x55f315f07160_42 .array/port v0x55f315f07160, 42;
v0x55f315f07160_43 .array/port v0x55f315f07160, 43;
L_0x55f315f2ed60 .concat [ 8 8 8 8], v0x55f315f07160_40, v0x55f315f07160_41, v0x55f315f07160_42, v0x55f315f07160_43;
v0x55f315f07160_44 .array/port v0x55f315f07160, 44;
v0x55f315f07160_45 .array/port v0x55f315f07160, 45;
v0x55f315f07160_46 .array/port v0x55f315f07160, 46;
v0x55f315f07160_47 .array/port v0x55f315f07160, 47;
L_0x55f315f2ef20 .concat [ 8 8 8 8], v0x55f315f07160_44, v0x55f315f07160_45, v0x55f315f07160_46, v0x55f315f07160_47;
v0x55f315f07160_48 .array/port v0x55f315f07160, 48;
v0x55f315f07160_49 .array/port v0x55f315f07160, 49;
v0x55f315f07160_50 .array/port v0x55f315f07160, 50;
v0x55f315f07160_51 .array/port v0x55f315f07160, 51;
L_0x55f315f2f150 .concat [ 8 8 8 8], v0x55f315f07160_48, v0x55f315f07160_49, v0x55f315f07160_50, v0x55f315f07160_51;
v0x55f315f07160_52 .array/port v0x55f315f07160, 52;
v0x55f315f07160_53 .array/port v0x55f315f07160, 53;
v0x55f315f07160_54 .array/port v0x55f315f07160, 54;
v0x55f315f07160_55 .array/port v0x55f315f07160, 55;
L_0x55f315f2f310 .concat [ 8 8 8 8], v0x55f315f07160_52, v0x55f315f07160_53, v0x55f315f07160_54, v0x55f315f07160_55;
v0x55f315f07160_56 .array/port v0x55f315f07160, 56;
v0x55f315f07160_57 .array/port v0x55f315f07160, 57;
v0x55f315f07160_58 .array/port v0x55f315f07160, 58;
v0x55f315f07160_59 .array/port v0x55f315f07160, 59;
L_0x55f315f2f550 .concat [ 8 8 8 8], v0x55f315f07160_56, v0x55f315f07160_57, v0x55f315f07160_58, v0x55f315f07160_59;
v0x55f315f07160_60 .array/port v0x55f315f07160, 60;
v0x55f315f07160_61 .array/port v0x55f315f07160, 61;
v0x55f315f07160_62 .array/port v0x55f315f07160, 62;
v0x55f315f07160_63 .array/port v0x55f315f07160, 63;
L_0x55f315f2f710 .concat [ 8 8 8 8], v0x55f315f07160_60, v0x55f315f07160_61, v0x55f315f07160_62, v0x55f315f07160_63;
v0x55f315f07160_64 .array/port v0x55f315f07160, 64;
v0x55f315f07160_65 .array/port v0x55f315f07160, 65;
v0x55f315f07160_66 .array/port v0x55f315f07160, 66;
v0x55f315f07160_67 .array/port v0x55f315f07160, 67;
L_0x55f315f2f960 .concat [ 8 8 8 8], v0x55f315f07160_64, v0x55f315f07160_65, v0x55f315f07160_66, v0x55f315f07160_67;
v0x55f315f07160_68 .array/port v0x55f315f07160, 68;
v0x55f315f07160_69 .array/port v0x55f315f07160, 69;
v0x55f315f07160_70 .array/port v0x55f315f07160, 70;
v0x55f315f07160_71 .array/port v0x55f315f07160, 71;
L_0x55f315f2fb20 .concat [ 8 8 8 8], v0x55f315f07160_68, v0x55f315f07160_69, v0x55f315f07160_70, v0x55f315f07160_71;
v0x55f315f07160_72 .array/port v0x55f315f07160, 72;
v0x55f315f07160_73 .array/port v0x55f315f07160, 73;
v0x55f315f07160_74 .array/port v0x55f315f07160, 74;
v0x55f315f07160_75 .array/port v0x55f315f07160, 75;
L_0x55f315f2fd80 .concat [ 8 8 8 8], v0x55f315f07160_72, v0x55f315f07160_73, v0x55f315f07160_74, v0x55f315f07160_75;
v0x55f315f07160_76 .array/port v0x55f315f07160, 76;
v0x55f315f07160_77 .array/port v0x55f315f07160, 77;
v0x55f315f07160_78 .array/port v0x55f315f07160, 78;
v0x55f315f07160_79 .array/port v0x55f315f07160, 79;
L_0x55f315f2ff40 .concat [ 8 8 8 8], v0x55f315f07160_76, v0x55f315f07160_77, v0x55f315f07160_78, v0x55f315f07160_79;
v0x55f315f07160_80 .array/port v0x55f315f07160, 80;
v0x55f315f07160_81 .array/port v0x55f315f07160, 81;
v0x55f315f07160_82 .array/port v0x55f315f07160, 82;
v0x55f315f07160_83 .array/port v0x55f315f07160, 83;
L_0x55f315f2fce0 .concat [ 8 8 8 8], v0x55f315f07160_80, v0x55f315f07160_81, v0x55f315f07160_82, v0x55f315f07160_83;
v0x55f315f07160_84 .array/port v0x55f315f07160, 84;
v0x55f315f07160_85 .array/port v0x55f315f07160, 85;
v0x55f315f07160_86 .array/port v0x55f315f07160, 86;
v0x55f315f07160_87 .array/port v0x55f315f07160, 87;
L_0x55f315f302d0 .concat [ 8 8 8 8], v0x55f315f07160_84, v0x55f315f07160_85, v0x55f315f07160_86, v0x55f315f07160_87;
v0x55f315f07160_88 .array/port v0x55f315f07160, 88;
v0x55f315f07160_89 .array/port v0x55f315f07160, 89;
v0x55f315f07160_90 .array/port v0x55f315f07160, 90;
v0x55f315f07160_91 .array/port v0x55f315f07160, 91;
L_0x55f315f30550 .concat [ 8 8 8 8], v0x55f315f07160_88, v0x55f315f07160_89, v0x55f315f07160_90, v0x55f315f07160_91;
v0x55f315f07160_92 .array/port v0x55f315f07160, 92;
v0x55f315f07160_93 .array/port v0x55f315f07160, 93;
v0x55f315f07160_94 .array/port v0x55f315f07160, 94;
v0x55f315f07160_95 .array/port v0x55f315f07160, 95;
L_0x55f315f30710 .concat [ 8 8 8 8], v0x55f315f07160_92, v0x55f315f07160_93, v0x55f315f07160_94, v0x55f315f07160_95;
v0x55f315f07160_96 .array/port v0x55f315f07160, 96;
v0x55f315f07160_97 .array/port v0x55f315f07160, 97;
v0x55f315f07160_98 .array/port v0x55f315f07160, 98;
v0x55f315f07160_99 .array/port v0x55f315f07160, 99;
L_0x55f315f309a0 .concat [ 8 8 8 8], v0x55f315f07160_96, v0x55f315f07160_97, v0x55f315f07160_98, v0x55f315f07160_99;
v0x55f315f07160_100 .array/port v0x55f315f07160, 100;
v0x55f315f07160_101 .array/port v0x55f315f07160, 101;
v0x55f315f07160_102 .array/port v0x55f315f07160, 102;
v0x55f315f07160_103 .array/port v0x55f315f07160, 103;
L_0x55f315f30b60 .concat [ 8 8 8 8], v0x55f315f07160_100, v0x55f315f07160_101, v0x55f315f07160_102, v0x55f315f07160_103;
v0x55f315f07160_104 .array/port v0x55f315f07160, 104;
v0x55f315f07160_105 .array/port v0x55f315f07160, 105;
v0x55f315f07160_106 .array/port v0x55f315f07160, 106;
v0x55f315f07160_107 .array/port v0x55f315f07160, 107;
L_0x55f315f30e00 .concat [ 8 8 8 8], v0x55f315f07160_104, v0x55f315f07160_105, v0x55f315f07160_106, v0x55f315f07160_107;
v0x55f315f07160_108 .array/port v0x55f315f07160, 108;
v0x55f315f07160_109 .array/port v0x55f315f07160, 109;
v0x55f315f07160_110 .array/port v0x55f315f07160, 110;
v0x55f315f07160_111 .array/port v0x55f315f07160, 111;
L_0x55f315f30fc0 .concat [ 8 8 8 8], v0x55f315f07160_108, v0x55f315f07160_109, v0x55f315f07160_110, v0x55f315f07160_111;
v0x55f315f07160_112 .array/port v0x55f315f07160, 112;
v0x55f315f07160_113 .array/port v0x55f315f07160, 113;
v0x55f315f07160_114 .array/port v0x55f315f07160, 114;
v0x55f315f07160_115 .array/port v0x55f315f07160, 115;
L_0x55f315f31270 .concat [ 8 8 8 8], v0x55f315f07160_112, v0x55f315f07160_113, v0x55f315f07160_114, v0x55f315f07160_115;
v0x55f315f07160_116 .array/port v0x55f315f07160, 116;
v0x55f315f07160_117 .array/port v0x55f315f07160, 117;
v0x55f315f07160_118 .array/port v0x55f315f07160, 118;
v0x55f315f07160_119 .array/port v0x55f315f07160, 119;
L_0x55f315f31430 .concat [ 8 8 8 8], v0x55f315f07160_116, v0x55f315f07160_117, v0x55f315f07160_118, v0x55f315f07160_119;
v0x55f315f07160_120 .array/port v0x55f315f07160, 120;
v0x55f315f07160_121 .array/port v0x55f315f07160, 121;
v0x55f315f07160_122 .array/port v0x55f315f07160, 122;
v0x55f315f07160_123 .array/port v0x55f315f07160, 123;
L_0x55f315f316f0 .concat [ 8 8 8 8], v0x55f315f07160_120, v0x55f315f07160_121, v0x55f315f07160_122, v0x55f315f07160_123;
v0x55f315f07160_124 .array/port v0x55f315f07160, 124;
v0x55f315f07160_125 .array/port v0x55f315f07160, 125;
v0x55f315f07160_126 .array/port v0x55f315f07160, 126;
v0x55f315f07160_127 .array/port v0x55f315f07160, 127;
L_0x55f315f318b0 .concat [ 8 8 8 8], v0x55f315f07160_124, v0x55f315f07160_125, v0x55f315f07160_126, v0x55f315f07160_127;
L_0x55f315f31b80 .array/port v0x55f315f07160, L_0x55f315f31ea0;
L_0x55f315f31c80 .concat [ 32 1 0 0], v0x55f315f0ba70_0, L_0x7f8681123180;
L_0x55f315f31ea0 .arith/sum 33, L_0x55f315f31c80, L_0x7f86811231c8;
L_0x55f315f32030 .array/port v0x55f315f07160, L_0x55f315f32200;
L_0x55f315f31d80 .concat [ 32 1 0 0], v0x55f315f0ba70_0, L_0x7f8681123210;
L_0x55f315f32200 .arith/sum 33, L_0x55f315f31d80, L_0x7f8681123258;
L_0x55f315f32480 .array/port v0x55f315f07160, L_0x55f315f32790;
L_0x55f315f32520 .concat [ 32 1 0 0], v0x55f315f0ba70_0, L_0x7f86811232a0;
L_0x55f315f32790 .arith/sum 33, L_0x55f315f32520, L_0x7f86811232e8;
L_0x55f315f32920 .array/port v0x55f315f07160, v0x55f315f0ba70_0;
L_0x55f315f32b20 .concat [ 8 8 8 8], L_0x55f315f32920, L_0x55f315f32480, L_0x55f315f32030, L_0x55f315f31b80;
L_0x55f315f32d00 .functor MUXZ 32, L_0x7f8681123330, L_0x55f315f32b20, v0x55f315f0a940_0, C4<>;
S_0x55f315f0a270 .scope module, "Decoder" "Decoder" 3 145, 7 3 0, S_0x55f315e9de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i"
    .port_info 1 /INPUT 1 "branch_i"
    .port_info 2 /OUTPUT 1 "Branch"
    .port_info 3 /OUTPUT 1 "ALUSrc"
    .port_info 4 /OUTPUT 1 "RegWrite"
    .port_info 5 /OUTPUT 2 "ALUOp"
    .port_info 6 /OUTPUT 1 "MemRead"
    .port_info 7 /OUTPUT 1 "MemWrite"
    .port_info 8 /OUTPUT 1 "MemtoReg"
    .port_info 9 /OUTPUT 1 "Jump"
    .port_info 10 /OUTPUT 1 "Flush"
v0x55f315f0a550_0 .var "ALUOp", 1 0;
v0x55f315f0a630_0 .var "ALUSrc", 0 0;
v0x55f315f0a6d0_0 .var "Branch", 0 0;
v0x55f315f0a770_0 .var "Flush", 0 0;
v0x55f315f0a830_0 .var "Jump", 0 0;
v0x55f315f0a940_0 .var "MemRead", 0 0;
v0x55f315f0a9e0_0 .var "MemWrite", 0 0;
v0x55f315f0aab0_0 .var "MemtoReg", 0 0;
v0x55f315f0ab50_0 .var "RegWrite", 0 0;
v0x55f315f0abf0_0 .net "branch_i", 0 0, v0x55f315f16670_0;  alias, 1 drivers
v0x55f315f0acb0_0 .net "instr_i", 31 0, v0x55f315f0fe00_0;  alias, 1 drivers
v0x55f315f0ad90_0 .net "opcode", 6 0, L_0x55f315f2c3a0;  1 drivers
E_0x55f315f03a10 .event edge, v0x55f315f0ad90_0, v0x55f315f0abf0_0, v0x55f315f0a6d0_0, v0x55f315f0a830_0;
L_0x55f315f2c3a0 .part v0x55f315f0fe00_0, 0, 7;
S_0x55f315f0afd0 .scope module, "EXEtoMEM" "EXEMEM_register" 3 263, 8 2 0, S_0x55f315e9de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "instr_i"
    .port_info 3 /INPUT 3 "WB_i"
    .port_info 4 /INPUT 2 "Mem_i"
    .port_info 5 /INPUT 1 "zero_i"
    .port_info 6 /INPUT 32 "alu_ans_i"
    .port_info 7 /INPUT 32 "rtdata_i"
    .port_info 8 /INPUT 5 "WBreg_i"
    .port_info 9 /INPUT 32 "pc_add4_i"
    .port_info 10 /OUTPUT 32 "instr_o"
    .port_info 11 /OUTPUT 3 "WB_o"
    .port_info 12 /OUTPUT 2 "Mem_o"
    .port_info 13 /OUTPUT 1 "zero_o"
    .port_info 14 /OUTPUT 32 "alu_ans_o"
    .port_info 15 /OUTPUT 32 "rtdata_o"
    .port_info 16 /OUTPUT 5 "WBreg_o"
    .port_info 17 /OUTPUT 32 "pc_add4_o"
v0x55f315f0b400_0 .net "Mem_i", 1 0, v0x55f315f0e350_0;  alias, 1 drivers
v0x55f315f0b500_0 .var "Mem_o", 1 0;
v0x55f315f0b5e0_0 .net "WB_i", 2 0, v0x55f315f0e520_0;  alias, 1 drivers
v0x55f315f0b6a0_0 .var "WB_o", 2 0;
v0x55f315f0b780_0 .net "WBreg_i", 4 0, v0x55f315f0e6a0_0;  alias, 1 drivers
v0x55f315f0b8b0_0 .var "WBreg_o", 4 0;
v0x55f315f0b990_0 .net "alu_ans_i", 31 0, v0x55f315f17490_0;  alias, 1 drivers
v0x55f315f0ba70_0 .var "alu_ans_o", 31 0;
v0x55f315f0bb30_0 .net "clk_i", 0 0, v0x55f315f1b7b0_0;  alias, 1 drivers
v0x55f315f0bc00_0 .net "instr_i", 31 0, v0x55f315f0f0c0_0;  alias, 1 drivers
v0x55f315f0bca0_0 .var "instr_o", 31 0;
v0x55f315f0bd80_0 .net "pc_add4_i", 31 0, v0x55f315f155a0_0;  alias, 1 drivers
v0x55f315f0be60_0 .var "pc_add4_o", 31 0;
v0x55f315f0bf40_0 .net "rst_i", 0 0, v0x55f315f1b990_0;  alias, 1 drivers
v0x55f315f0c000_0 .net "rtdata_i", 31 0, v0x55f315f13360_0;  alias, 1 drivers
v0x55f315f0c0e0_0 .var "rtdata_o", 31 0;
v0x55f315f0c1d0_0 .net "zero_i", 0 0, v0x55f315f17800_0;  alias, 1 drivers
v0x55f315f0c380_0 .var "zero_o", 0 0;
S_0x55f315f0c720 .scope module, "FWUnit" "ForwardingUnit" 3 221, 9 2 0, S_0x55f315e9de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IDEXE_RS1"
    .port_info 1 /INPUT 5 "IDEXE_RS2"
    .port_info 2 /INPUT 5 "EXEMEM_RD"
    .port_info 3 /INPUT 5 "MEMWB_RD"
    .port_info 4 /INPUT 2 "EXEMEM_RegWrite"
    .port_info 5 /INPUT 2 "MEMWB_RegWrite"
    .port_info 6 /OUTPUT 2 "ForwardA"
    .port_info 7 /OUTPUT 2 "ForwardB"
v0x55f315f0b1a0_0 .net "EXEMEM_RD", 4 0, v0x55f315f0e6a0_0;  alias, 1 drivers
v0x55f315f0cad0_0 .net "EXEMEM_RegWrite", 1 0, L_0x55f315f2d6f0;  1 drivers
v0x55f315f0cb90_0 .var "ForwardA", 1 0;
v0x55f315f0cc80_0 .var "ForwardB", 1 0;
v0x55f315f0cd60_0 .net "IDEXE_RS1", 4 0, L_0x55f315f2d4f0;  1 drivers
v0x55f315f0ce90_0 .net "IDEXE_RS2", 4 0, L_0x55f315f2d620;  1 drivers
v0x55f315f0cf70_0 .net "MEMWB_RD", 4 0, v0x55f315f11820_0;  alias, 1 drivers
v0x55f315f0d050_0 .net "MEMWB_RegWrite", 1 0, L_0x55f315f2d860;  1 drivers
E_0x55f315f0c9c0/0 .event edge, v0x55f315f0cad0_0, v0x55f315f0b780_0, v0x55f315f0cd60_0, v0x55f315f0d050_0;
E_0x55f315f0c9c0/1 .event edge, v0x55f315f0cf70_0, v0x55f315f0ce90_0;
E_0x55f315f0c9c0 .event/or E_0x55f315f0c9c0/0, E_0x55f315f0c9c0/1;
S_0x55f315f0d280 .scope module, "Hazard_detection_obj" "Hazard_detection" 3 128, 10 2 0, S_0x55f315e9de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IFID_regRs"
    .port_info 1 /INPUT 5 "IFID_regRt"
    .port_info 2 /INPUT 5 "IDEXE_regRd"
    .port_info 3 /INPUT 1 "IDEXE_memRead"
    .port_info 4 /OUTPUT 1 "PC_write"
    .port_info 5 /OUTPUT 1 "IFID_write"
    .port_info 6 /OUTPUT 1 "control_output_select"
v0x55f315f0d580_0 .net "IDEXE_memRead", 0 0, L_0x55f315f2bfa0;  1 drivers
v0x55f315f0d660_0 .net "IDEXE_regRd", 4 0, v0x55f315f0e6a0_0;  alias, 1 drivers
v0x55f315f0d770_0 .net "IFID_regRs", 4 0, L_0x55f315f2be60;  1 drivers
v0x55f315f0d830_0 .net "IFID_regRt", 4 0, L_0x55f315f2bf00;  1 drivers
v0x55f315f0d910_0 .var "IFID_write", 0 0;
v0x55f315f0da20_0 .var "PC_write", 0 0;
v0x55f315f0dae0_0 .var "control_output_select", 0 0;
E_0x55f315f0d4f0 .event edge, v0x55f315f0d580_0, v0x55f315f0b780_0, v0x55f315f0d770_0, v0x55f315f0d830_0;
S_0x55f315f0dcc0 .scope module, "IDtoEXE" "IDEXE_register" 3 188, 11 2 0, S_0x55f315e9de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "instr_i"
    .port_info 3 /INPUT 3 "WB_i"
    .port_info 4 /INPUT 2 "Mem_i"
    .port_info 5 /INPUT 3 "Exe_i"
    .port_info 6 /INPUT 32 "data1_i"
    .port_info 7 /INPUT 32 "data2_i"
    .port_info 8 /INPUT 32 "immgen_i"
    .port_info 9 /INPUT 4 "alu_ctrl_instr"
    .port_info 10 /INPUT 5 "WBreg_i"
    .port_info 11 /INPUT 32 "pc_add4_i"
    .port_info 12 /OUTPUT 32 "instr_o"
    .port_info 13 /OUTPUT 3 "WB_o"
    .port_info 14 /OUTPUT 2 "Mem_o"
    .port_info 15 /OUTPUT 3 "Exe_o"
    .port_info 16 /OUTPUT 32 "data1_o"
    .port_info 17 /OUTPUT 32 "data2_o"
    .port_info 18 /OUTPUT 32 "immgen_o"
    .port_info 19 /OUTPUT 4 "alu_ctrl_input"
    .port_info 20 /OUTPUT 5 "WBreg_o"
    .port_info 21 /OUTPUT 32 "pc_add4_o"
v0x55f315f0e0b0_0 .net "Exe_i", 2 0, L_0x55f315f2d080;  1 drivers
v0x55f315f0e1b0_0 .var "Exe_o", 2 0;
v0x55f315f0e290_0 .net "Mem_i", 1 0, L_0x55f315f2cf80;  1 drivers
v0x55f315f0e350_0 .var "Mem_o", 1 0;
v0x55f315f0e410_0 .net "WB_i", 2 0, L_0x55f315f2ce90;  1 drivers
v0x55f315f0e520_0 .var "WB_o", 2 0;
v0x55f315f0e5e0_0 .net "WBreg_i", 4 0, L_0x55f315f2d450;  1 drivers
v0x55f315f0e6a0_0 .var "WBreg_o", 4 0;
v0x55f315f0e760_0 .var "alu_ctrl_input", 3 0;
v0x55f315f0e850_0 .net "alu_ctrl_instr", 3 0, L_0x55f315f2d300;  1 drivers
v0x55f315f0e910_0 .net "clk_i", 0 0, v0x55f315f1b7b0_0;  alias, 1 drivers
v0x55f315f0e9b0_0 .net "data1_i", 31 0, L_0x55f315f2c650;  alias, 1 drivers
v0x55f315f0ea90_0 .var "data1_o", 31 0;
v0x55f315f0eb70_0 .net "data2_i", 31 0, L_0x55f315f2c9a0;  alias, 1 drivers
v0x55f315f0ec50_0 .var "data2_o", 31 0;
v0x55f315f0ed30_0 .net "immgen_i", 31 0, v0x55f315f10e10_0;  alias, 1 drivers
v0x55f315f0ee10_0 .var "immgen_o", 31 0;
v0x55f315f0f000_0 .net "instr_i", 31 0, v0x55f315f0fe00_0;  alias, 1 drivers
v0x55f315f0f0c0_0 .var "instr_o", 31 0;
v0x55f315f0f190_0 .net "pc_add4_i", 31 0, v0x55f315f0ffd0_0;  alias, 1 drivers
v0x55f315f0f250_0 .var "pc_add4_o", 31 0;
v0x55f315f0f330_0 .net "rst_i", 0 0, v0x55f315f1b990_0;  alias, 1 drivers
S_0x55f315f0f6a0 .scope module, "IFtoID" "IFID_register" 3 113, 12 2 0, S_0x55f315e9de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "flush"
    .port_info 3 /INPUT 1 "IFID_write"
    .port_info 4 /INPUT 32 "address_i"
    .port_info 5 /INPUT 32 "instr_i"
    .port_info 6 /INPUT 32 "pc_add4_i"
    .port_info 7 /OUTPUT 32 "address_o"
    .port_info 8 /OUTPUT 32 "instr_o"
    .port_info 9 /OUTPUT 32 "pc_add4_o"
v0x55f315f0f970_0 .net "IFID_write", 0 0, v0x55f315f0d910_0;  alias, 1 drivers
v0x55f315f0fa60_0 .net "address_i", 31 0, v0x55f315f14ed0_0;  alias, 1 drivers
v0x55f315f0fb30_0 .var "address_o", 31 0;
v0x55f315f0fc00_0 .net "clk_i", 0 0, v0x55f315f1b7b0_0;  alias, 1 drivers
v0x55f315f0fca0_0 .net "flush", 0 0, v0x55f315f0a770_0;  alias, 1 drivers
v0x55f315f0fd40_0 .net "instr_i", 31 0, L_0x55f315f2bda0;  alias, 1 drivers
v0x55f315f0fe00_0 .var "instr_o", 31 0;
v0x55f315f0ff10_0 .net "pc_add4_i", 31 0, v0x55f315f155a0_0;  alias, 1 drivers
v0x55f315f0ffd0_0 .var "pc_add4_o", 31 0;
v0x55f315f10130_0 .net "rst_i", 0 0, v0x55f315f1b990_0;  alias, 1 drivers
S_0x55f315f102f0 .scope module, "IM" "Instr_Memory" 3 108, 13 3 0, S_0x55f315e9de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x55f315f2bda0 .functor BUFZ 32, L_0x55f315f2bbc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f315f104e0_0 .net *"_s0", 31 0, L_0x55f315f2bbc0;  1 drivers
L_0x7f8681123060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f315f105e0_0 .net/2u *"_s2", 31 0, L_0x7f8681123060;  1 drivers
v0x55f315f106c0_0 .net *"_s4", 31 0, L_0x55f315f2bc60;  1 drivers
v0x55f315f10780_0 .net "addr_i", 31 0, v0x55f315f14ed0_0;  alias, 1 drivers
v0x55f315f10890_0 .var/i "i", 31 0;
v0x55f315f109c0_0 .net "instr_o", 31 0, L_0x55f315f2bda0;  alias, 1 drivers
v0x55f315f10a80 .array "instruction_file", 31 0, 31 0;
L_0x55f315f2bbc0 .array/port v0x55f315f10a80, L_0x55f315f2bc60;
L_0x55f315f2bc60 .arith/div 32, v0x55f315f14ed0_0, L_0x7f8681123060;
S_0x55f315f10b80 .scope module, "ImmGen" "Imm_Gen" 3 172, 14 3 0, S_0x55f315e9de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i"
    .port_info 1 /OUTPUT 32 "Imm_Gen_o"
v0x55f315f10e10_0 .var "Imm_Gen_o", 31 0;
v0x55f315f10ef0_0 .net "func3", 2 0, L_0x55f315f2cdf0;  1 drivers
v0x55f315f10fb0_0 .net "instr_i", 31 0, v0x55f315f0fe00_0;  alias, 1 drivers
v0x55f315f11080_0 .net "opcode", 6 0, L_0x55f315f2cd50;  1 drivers
E_0x55f315f10d90 .event edge, v0x55f315f11080_0, v0x55f315f0acb0_0;
L_0x55f315f2cd50 .part v0x55f315f0fe00_0, 0, 7;
L_0x55f315f2cdf0 .part v0x55f315f0fe00_0, 12, 3;
S_0x55f315f111c0 .scope module, "MEMtoWB" "MEMWB_register" 3 295, 15 2 0, S_0x55f315e9de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 3 "WB_i"
    .port_info 3 /INPUT 32 "DM_i"
    .port_info 4 /INPUT 32 "alu_ans_i"
    .port_info 5 /INPUT 5 "WBreg_i"
    .port_info 6 /INPUT 32 "pc_add4_i"
    .port_info 7 /OUTPUT 3 "WB_o"
    .port_info 8 /OUTPUT 32 "DM_o"
    .port_info 9 /OUTPUT 32 "alu_ans_o"
    .port_info 10 /OUTPUT 5 "WBreg_o"
    .port_info 11 /OUTPUT 32 "pc_add4_o"
v0x55f315f11390_0 .net "DM_i", 31 0, v0x55f315f0c0e0_0;  alias, 1 drivers
v0x55f315f114a0_0 .var "DM_o", 31 0;
v0x55f315f11580_0 .net "WB_i", 2 0, v0x55f315f0b6a0_0;  alias, 1 drivers
v0x55f315f11650_0 .var "WB_o", 2 0;
v0x55f315f11710_0 .net "WBreg_i", 4 0, v0x55f315f0b8b0_0;  alias, 1 drivers
v0x55f315f11820_0 .var "WBreg_o", 4 0;
v0x55f315f118f0_0 .net "alu_ans_i", 31 0, v0x55f315f0ba70_0;  alias, 1 drivers
v0x55f315f119e0_0 .var "alu_ans_o", 31 0;
v0x55f315f11ac0_0 .net "clk_i", 0 0, v0x55f315f1b7b0_0;  alias, 1 drivers
v0x55f315f11c80_0 .net "pc_add4_i", 31 0, v0x55f315f0be60_0;  alias, 1 drivers
v0x55f315f11d40_0 .var "pc_add4_o", 31 0;
v0x55f315f11e00_0 .net "rst_i", 0 0, v0x55f315f1b990_0;  alias, 1 drivers
S_0x55f315f12020 .scope module, "MUX_ALUSrc" "MUX_2to1" 3 214, 16 3 0, S_0x55f315e9de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55f315f12250_0 .net "data0_i", 31 0, L_0x55f315f2c9a0;  alias, 1 drivers
v0x55f315f12360_0 .net "data1_i", 31 0, v0x55f315f10e10_0;  alias, 1 drivers
v0x55f315f12400_0 .var "data_o", 31 0;
v0x55f315f124c0_0 .net "select_i", 0 0, v0x55f315f0a630_0;  alias, 1 drivers
E_0x55f315f121d0 .event edge, v0x55f315f0a630_0, v0x55f315f0eb70_0, v0x55f315f0ed30_0;
S_0x55f315f12620 .scope module, "MUX_ALU_src1" "MUX_3to1" 3 232, 17 3 0, S_0x55f315e9de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x55f315f12880_0 .net "data0_i", 31 0, v0x55f315f0ea90_0;  alias, 1 drivers
v0x55f315f12990_0 .net "data1_i", 31 0, v0x55f315f139b0_0;  alias, 1 drivers
v0x55f315f12a50_0 .net "data2_i", 31 0, v0x55f315f0ba70_0;  alias, 1 drivers
v0x55f315f12b20_0 .var "data_o", 31 0;
v0x55f315f12c00_0 .net "select_i", 1 0, v0x55f315f0cb90_0;  alias, 1 drivers
E_0x55f315f127f0 .event edge, v0x55f315f0cb90_0, v0x55f315f0ea90_0, v0x55f315f12990_0, v0x55f315f097a0_0;
S_0x55f315f12dc0 .scope module, "MUX_ALU_src2" "MUX_3to1" 3 240, 17 3 0, S_0x55f315e9de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x55f315f13020_0 .net "data0_i", 31 0, v0x55f315f12400_0;  alias, 1 drivers
v0x55f315f13130_0 .net "data1_i", 31 0, v0x55f315f139b0_0;  alias, 1 drivers
v0x55f315f13200_0 .net "data2_i", 31 0, v0x55f315f0ba70_0;  alias, 1 drivers
v0x55f315f13360_0 .var "data_o", 31 0;
v0x55f315f13430_0 .net "select_i", 1 0, v0x55f315f0cc80_0;  alias, 1 drivers
E_0x55f315f12f90 .event edge, v0x55f315f0cc80_0, v0x55f315f12400_0, v0x55f315f12990_0, v0x55f315f097a0_0;
S_0x55f315f13580 .scope module, "MUX_MemtoReg" "MUX_2to1" 3 312, 16 3 0, S_0x55f315e9de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55f315f137d0_0 .net "data0_i", 31 0, v0x55f315f119e0_0;  alias, 1 drivers
v0x55f315f138e0_0 .net "data1_i", 31 0, v0x55f315f114a0_0;  alias, 1 drivers
v0x55f315f139b0_0 .var "data_o", 31 0;
v0x55f315f13ad0_0 .net "select_i", 0 0, v0x55f315f0aab0_0;  alias, 1 drivers
E_0x55f315f13750 .event edge, v0x55f315f0aab0_0, v0x55f315f119e0_0, v0x55f315f114a0_0;
S_0x55f315f13be0 .scope module, "MUX_PCSrc" "MUX_2to1" 3 87, 16 3 0, S_0x55f315e9de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55f315f13f40_0 .net "data0_i", 31 0, v0x55f315ef4660_0;  alias, 1 drivers
v0x55f315f14050_0 .net "data1_i", 31 0, v0x55f315f155a0_0;  alias, 1 drivers
v0x55f315f14140_0 .var "data_o", 31 0;
v0x55f315f14200_0 .net "select_i", 0 0, L_0x55f315f1bb40;  1 drivers
E_0x55f315f13ec0 .event edge, v0x55f315f14200_0, v0x55f315ef4660_0, v0x55f315f0bd80_0;
S_0x55f315f14370 .scope module, "MUX_control" "MUX_2to1" 3 138, 16 3 0, S_0x55f315e9de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i"
    .port_info 1 /INPUT 32 "data1_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x55f315f145c0_0 .net "data0_i", 31 0, L_0x55f315f2c180;  1 drivers
L_0x7f8681123378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f315f146c0_0 .net "data1_i", 31 0, L_0x7f8681123378;  1 drivers
v0x55f315f147a0_0 .var "data_o", 31 0;
v0x55f315f14890_0 .net "select_i", 0 0, v0x55f315f0dae0_0;  alias, 1 drivers
E_0x55f315f14540 .event edge, v0x55f315f0dae0_0, v0x55f315f145c0_0, v0x55f315f146c0_0;
S_0x55f315f149f0 .scope module, "PC" "ProgramCounter" 3 94, 18 3 0, S_0x55f315e9de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "PCWrite"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x55f315f14c40_0 .net "PCWrite", 0 0, v0x55f315f0da20_0;  alias, 1 drivers
v0x55f315f14d30_0 .net "clk_i", 0 0, v0x55f315f1b7b0_0;  alias, 1 drivers
v0x55f315f14dd0_0 .net "pc_i", 31 0, v0x55f315f14140_0;  alias, 1 drivers
v0x55f315f14ed0_0 .var "pc_o", 31 0;
v0x55f315f14f70_0 .net "rst_i", 0 0, v0x55f315f1b990_0;  alias, 1 drivers
S_0x55f315f150e0 .scope module, "PC_plus_4_Adder" "Adder" 3 102, 5 3 0, S_0x55f315e9de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i"
    .port_info 1 /INPUT 32 "src2_i"
    .port_info 2 /OUTPUT 32 "sum_o"
v0x55f315f15350_0 .net "src1_i", 31 0, v0x55f315f14ed0_0;  alias, 1 drivers
L_0x7f8681123018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f315f154c0_0 .net "src2_i", 31 0, L_0x7f8681123018;  1 drivers
v0x55f315f155a0_0 .var "sum_o", 31 0;
E_0x55f315f152d0 .event edge, v0x55f315e9e1f0_0, v0x55f315f154c0_0;
S_0x55f315f156c0 .scope module, "RF" "Reg_File" 3 159, 19 3 0, S_0x55f315e9de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 5 "RSaddr_i"
    .port_info 3 /INPUT 5 "RTaddr_i"
    .port_info 4 /INPUT 5 "RDaddr_i"
    .port_info 5 /INPUT 32 "RDdata_i"
    .port_info 6 /INPUT 1 "RegWrite_i"
    .port_info 7 /OUTPUT 32 "RSdata_o"
    .port_info 8 /OUTPUT 32 "RTdata_o"
    .port_info 9 /OUTPUT 1 "branch_o"
L_0x55f315f2c650 .functor BUFZ 32, L_0x55f315f2c440, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f315f2c9a0 .functor BUFZ 32, L_0x55f315f2c710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f315f159a0_0 .net "RDaddr_i", 4 0, v0x55f315f11820_0;  alias, 1 drivers
v0x55f315f15ad0_0 .net "RDdata_i", 31 0, v0x55f315f139b0_0;  alias, 1 drivers
v0x55f315f15b90_0 .net "RSaddr_i", 4 0, L_0x55f315f2ca10;  1 drivers
v0x55f315f15c50_0 .net "RSdata_o", 31 0, L_0x55f315f2c650;  alias, 1 drivers
v0x55f315f15d40_0 .net "RTaddr_i", 4 0, L_0x55f315f2cc10;  1 drivers
v0x55f315f15e50_0 .net "RTdata_o", 31 0, L_0x55f315f2c9a0;  alias, 1 drivers
v0x55f315f15f60_0 .net "RegWrite_i", 0 0, v0x55f315f0ab50_0;  alias, 1 drivers
v0x55f315f16000 .array/s "Reg_File", 31 0, 31 0;
v0x55f315f160a0_0 .net *"_s0", 31 0, L_0x55f315f2c440;  1 drivers
v0x55f315f16210_0 .net *"_s10", 6 0, L_0x55f315f2c7b0;  1 drivers
L_0x7f8681123138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f315f162f0_0 .net *"_s13", 1 0, L_0x7f8681123138;  1 drivers
v0x55f315f163d0_0 .net *"_s2", 6 0, L_0x55f315f2c4e0;  1 drivers
L_0x7f86811230f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f315f164b0_0 .net *"_s5", 1 0, L_0x7f86811230f0;  1 drivers
v0x55f315f16590_0 .net *"_s8", 31 0, L_0x55f315f2c710;  1 drivers
v0x55f315f16670_0 .var "branch_o", 0 0;
v0x55f315f16710_0 .net "clk_i", 0 0, v0x55f315f1b7b0_0;  alias, 1 drivers
v0x55f315f167b0_0 .net "rst_i", 0 0, v0x55f315f1b990_0;  alias, 1 drivers
E_0x55f315f15940 .event negedge, v0x55f315f09880_0;
L_0x55f315f2c440 .array/port v0x55f315f16000, L_0x55f315f2c4e0;
L_0x55f315f2c4e0 .concat [ 5 2 0 0], L_0x55f315f2ca10, L_0x7f86811230f0;
L_0x55f315f2c710 .array/port v0x55f315f16000, L_0x55f315f2c7b0;
L_0x55f315f2c7b0 .concat [ 5 2 0 0], L_0x55f315f2cc10, L_0x7f8681123138;
S_0x55f315f16a80 .scope module, "SL1" "Shift_Left_1" 3 177, 20 3 0, S_0x55f315e9de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x55f315f16ce0_0 .net "data_i", 31 0, v0x55f315f10e10_0;  alias, 1 drivers
v0x55f315f16dc0_0 .var "data_o", 31 0;
E_0x55f315f16c60 .event edge, v0x55f315f0ed30_0;
S_0x55f315f16ef0 .scope module, "alu" "alu" 3 254, 21 3 0, S_0x55f315e9de00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_n"
    .port_info 1 /INPUT 32 "src1"
    .port_info 2 /INPUT 32 "src2"
    .port_info 3 /INPUT 4 "ALU_control"
    .port_info 4 /OUTPUT 32 "result"
    .port_info 5 /OUTPUT 1 "zero"
L_0x55f315f2d1c0 .functor NOT 1, L_0x55f315f2d9d0, C4<0>, C4<0>, C4<0>;
v0x55f315f17210_0 .net "ALU_control", 3 0, v0x55f315e9b0c0_0;  alias, 1 drivers
v0x55f315f17320_0 .net "Zero", 0 0, L_0x55f315f2d1c0;  1 drivers
v0x55f315f173c0_0 .net *"_s1", 0 0, L_0x55f315f2d9d0;  1 drivers
v0x55f315f17490_0 .var "result", 31 0;
v0x55f315f17580_0 .net "rst_n", 0 0, v0x55f315f1b990_0;  alias, 1 drivers
v0x55f315f17670_0 .net "src1", 31 0, v0x55f315f12b20_0;  alias, 1 drivers
v0x55f315f17710_0 .net "src2", 31 0, v0x55f315f13360_0;  alias, 1 drivers
v0x55f315f17800_0 .var "zero", 0 0;
E_0x55f315f171a0 .event edge, v0x55f315f0bf40_0, v0x55f315e9b0c0_0, v0x55f315f12b20_0, v0x55f315f0c000_0;
L_0x55f315f2d9d0 .reduce/or v0x55f315f17490_0;
    .scope S_0x55f315f13be0;
T_0 ;
    %wait E_0x55f315f13ec0;
    %load/vec4 v0x55f315f14200_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x55f315f13f40_0;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x55f315f14050_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %assign/vec4 v0x55f315f14140_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55f315f149f0;
T_1 ;
    %wait E_0x55f315f03a70;
    %load/vec4 v0x55f315f14f70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f315f14ed0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55f315f14c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55f315f14dd0_0;
    %assign/vec4 v0x55f315f14ed0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f315f150e0;
T_2 ;
    %wait E_0x55f315f152d0;
    %load/vec4 v0x55f315f15350_0;
    %load/vec4 v0x55f315f154c0_0;
    %add;
    %assign/vec4 v0x55f315f155a0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55f315f102f0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f315f10890_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x55f315f10890_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x55f315f10890_0;
    %store/vec4a v0x55f315f10a80, 4, 0;
    %load/vec4 v0x55f315f10890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f315f10890_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 13 14 "$readmemb", "test_data/CO_test_data13.txt", v0x55f315f10a80 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55f315f0f6a0;
T_4 ;
    %wait E_0x55f315f03a70;
    %load/vec4 v0x55f315f10130_0;
    %inv;
    %flag_set/vec4 8;
    %load/vec4 v0x55f315f0f970_0;
    %inv;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55f315f0fca0_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f315f0fb30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f315f0fe00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f315f0ffd0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55f315f0fa60_0;
    %assign/vec4 v0x55f315f0fb30_0, 0;
    %load/vec4 v0x55f315f0fd40_0;
    %assign/vec4 v0x55f315f0fe00_0, 0;
    %load/vec4 v0x55f315f0ff10_0;
    %assign/vec4 v0x55f315f0ffd0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55f315f0d280;
T_5 ;
    %wait E_0x55f315f0d4f0;
    %load/vec4 v0x55f315f0d580_0;
    %load/vec4 v0x55f315f0d660_0;
    %load/vec4 v0x55f315f0d770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f315f0d660_0;
    %load/vec4 v0x55f315f0d830_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f315f0da20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f315f0d910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f315f0dae0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55f315f14370;
T_6 ;
    %wait E_0x55f315f14540;
    %load/vec4 v0x55f315f14890_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0x55f315f145c0_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x55f315f146c0_0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %assign/vec4 v0x55f315f147a0_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55f315f0a270;
T_7 ;
    %wait E_0x55f315f03a10;
    %load/vec4 v0x55f315f0ad90_0;
    %parti/s 4, 2, 3;
    %cmpi/e 8, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %pad/s 1;
    %assign/vec4 v0x55f315f0ab50_0, 0;
    %load/vec4 v0x55f315f0ad90_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f315f0abf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %pad/s 1;
    %assign/vec4 v0x55f315f0a6d0_0, 0;
    %load/vec4 v0x55f315f0ad90_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x55f315f0a830_0, 0;
    %load/vec4 v0x55f315f0ad90_0;
    %cmpi/e 3, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %pad/s 1;
    %assign/vec4 v0x55f315f0aab0_0, 0;
    %load/vec4 v0x55f315f0ad90_0;
    %cmpi/e 3, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %pad/s 1;
    %assign/vec4 v0x55f315f0a940_0, 0;
    %load/vec4 v0x55f315f0ad90_0;
    %cmpi/e 35, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %pad/s 1;
    %assign/vec4 v0x55f315f0a9e0_0, 0;
    %load/vec4 v0x55f315f0ad90_0;
    %parti/s 2, 5, 4;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %load/vec4 v0x55f315f0ad90_0;
    %parti/s 3, 4, 4;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %pad/s 1;
    %assign/vec4 v0x55f315f0a630_0, 0;
    %load/vec4 v0x55f315f0ad90_0;
    %parti/s 2, 5, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %load/vec4 v0x55f315f0ad90_0;
    %parti/s 2, 4, 4;
    %cmpi/e 3, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_7.14, 9;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_7.15, 9;
T_7.14 ; End of true expr.
    %load/vec4 v0x55f315f0ad90_0;
    %parti/s 1, 4, 4;
    %cmpi/e 1, 0, 1;
    %flag_mov 10, 4;
    %jmp/0 T_7.16, 10;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_7.17, 10;
T_7.16 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.17, 10;
 ; End of false expr.
    %blend;
T_7.17;
    %jmp/0 T_7.15, 9;
 ; End of false expr.
    %blend;
T_7.15;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %assign/vec4 v0x55f315f0a550_0, 0;
    %load/vec4 v0x55f315f0a6d0_0;
    %load/vec4 v0x55f315f0a830_0;
    %or;
    %assign/vec4 v0x55f315f0a770_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55f315f156c0;
T_8 ;
    %wait E_0x55f315f15940;
    %load/vec4 v0x55f315f167b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55f315f15f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55f315f15ad0_0;
    %load/vec4 v0x55f315f159a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55f315f159a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55f315f16000, 4;
    %load/vec4 v0x55f315f159a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f16000, 0, 4;
T_8.3 ;
    %load/vec4 v0x55f315f15b90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55f315f16000, 4;
    %load/vec4 v0x55f315f15d40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55f315f16000, 4;
    %cmp/e;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f315f16670_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f315f16670_0, 0;
T_8.5 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55f315f10b80;
T_9 ;
    %wait E_0x55f315f10d90;
    %load/vec4 v0x55f315f11080_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.7;
T_9.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f315f10e10_0, 0;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v0x55f315f10fb0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x55f315f10fb0_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f315f10e10_0, 0;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0x55f315f10fb0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x55f315f10fb0_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f315f10e10_0, 0;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0x55f315f10fb0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x55f315f10fb0_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f315f10e10_0, 0;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0x55f315f10fb0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x55f315f10fb0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f315f10fb0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f315f10e10_0, 0;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x55f315f10fb0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55f315f10fb0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f315f10fb0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f315f10fb0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55f315f10e10_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x55f315f10fb0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x55f315f10fb0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f315f10fb0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55f315f10fb0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55f315f10e10_0, 0;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55f315f16a80;
T_10 ;
    %wait E_0x55f315f16c60;
    %load/vec4 v0x55f315f16ce0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x55f315f16dc0_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55f315f06b30;
T_11 ;
    %wait E_0x55f315f039d0;
    %load/vec4 v0x55f315e9e5d0_0;
    %load/vec4 v0x55f315e9e1f0_0;
    %add;
    %assign/vec4 v0x55f315ef4660_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55f315f0dcc0;
T_12 ;
    %wait E_0x55f315f03a70;
    %load/vec4 v0x55f315f0f330_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f315f0f0c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f315f0e520_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f315f0e350_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f315f0e1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f315f0ea90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f315f0ec50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f315f0ee10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f315f0e760_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f315f0e6a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f315f0f250_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55f315f0f000_0;
    %assign/vec4 v0x55f315f0f0c0_0, 0;
    %load/vec4 v0x55f315f0e410_0;
    %assign/vec4 v0x55f315f0e520_0, 0;
    %load/vec4 v0x55f315f0e290_0;
    %assign/vec4 v0x55f315f0e350_0, 0;
    %load/vec4 v0x55f315f0e0b0_0;
    %assign/vec4 v0x55f315f0e1b0_0, 0;
    %load/vec4 v0x55f315f0e9b0_0;
    %assign/vec4 v0x55f315f0ea90_0, 0;
    %load/vec4 v0x55f315f0eb70_0;
    %assign/vec4 v0x55f315f0ec50_0, 0;
    %load/vec4 v0x55f315f0ed30_0;
    %assign/vec4 v0x55f315f0ee10_0, 0;
    %load/vec4 v0x55f315f0e850_0;
    %assign/vec4 v0x55f315f0e760_0, 0;
    %load/vec4 v0x55f315f0e5e0_0;
    %assign/vec4 v0x55f315f0e6a0_0, 0;
    %load/vec4 v0x55f315f0f190_0;
    %assign/vec4 v0x55f315f0f250_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55f315f12020;
T_13 ;
    %wait E_0x55f315f121d0;
    %load/vec4 v0x55f315f124c0_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_13.0, 8;
    %load/vec4 v0x55f315f12250_0;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v0x55f315f12360_0;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %assign/vec4 v0x55f315f12400_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55f315f0c720;
T_14 ;
    %wait E_0x55f315f0c9c0;
    %load/vec4 v0x55f315f0cad0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55f315f0b1a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55f315f0cd60_0;
    %load/vec4 v0x55f315f0b1a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f315f0cb90_0, 0, 2;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55f315f0d050_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55f315f0b1a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55f315f0cd60_0;
    %load/vec4 v0x55f315f0cf70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f315f0cb90_0, 0, 2;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f315f0cb90_0, 0, 2;
T_14.3 ;
T_14.1 ;
    %load/vec4 v0x55f315f0cad0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55f315f0b1a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55f315f0ce90_0;
    %load/vec4 v0x55f315f0b1a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f315f0cc80_0, 0, 2;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x55f315f0d050_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x55f315f0b1a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x55f315f0ce90_0;
    %load/vec4 v0x55f315f0cf70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f315f0cc80_0, 0, 2;
    %jmp T_14.7;
T_14.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f315f0cc80_0, 0, 2;
T_14.7 ;
T_14.5 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55f315f12620;
T_15 ;
    %wait E_0x55f315f127f0;
    %load/vec4 v0x55f315f12c00_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_15.0, 8;
    %load/vec4 v0x55f315f12880_0;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0x55f315f12c00_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x55f315f12990_0;
    %jmp/1 T_15.3, 9;
T_15.2 ; End of true expr.
    %load/vec4 v0x55f315f12a50_0;
    %jmp/0 T_15.3, 9;
 ; End of false expr.
    %blend;
T_15.3;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %assign/vec4 v0x55f315f12b20_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55f315f12dc0;
T_16 ;
    %wait E_0x55f315f12f90;
    %load/vec4 v0x55f315f13430_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_16.0, 8;
    %load/vec4 v0x55f315f13020_0;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %load/vec4 v0x55f315f13430_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_16.2, 9;
    %load/vec4 v0x55f315f13130_0;
    %jmp/1 T_16.3, 9;
T_16.2 ; End of true expr.
    %load/vec4 v0x55f315f13200_0;
    %jmp/0 T_16.3, 9;
 ; End of false expr.
    %blend;
T_16.3;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %assign/vec4 v0x55f315f13360_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55f315df3400;
T_17 ;
    %wait E_0x55f315f03890;
    %load/vec4 v0x55f315eec640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f315e9b0c0_0, 0;
    %jmp T_17.4;
T_17.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f315e9b0c0_0, 0;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x55f315eba890_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %jmp T_17.10;
T_17.5 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f315e9b0c0_0, 0;
    %jmp T_17.10;
T_17.6 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55f315e9b0c0_0, 0;
    %jmp T_17.10;
T_17.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f315e9b0c0_0, 0;
    %jmp T_17.10;
T_17.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55f315e9b0c0_0, 0;
    %jmp T_17.10;
T_17.9 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55f315e9b0c0_0, 0;
    %jmp T_17.10;
T_17.10 ;
    %pop/vec4 1;
    %jmp T_17.4;
T_17.3 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55f315e9b0c0_0, 0;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55f315f16ef0;
T_18 ;
    %wait E_0x55f315f171a0;
    %load/vec4 v0x55f315f17580_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f315f17490_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55f315f17210_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %jmp T_18.7;
T_18.2 ;
    %load/vec4 v0x55f315f17670_0;
    %load/vec4 v0x55f315f17710_0;
    %add;
    %assign/vec4 v0x55f315f17490_0, 0;
    %jmp T_18.7;
T_18.3 ;
    %load/vec4 v0x55f315f17670_0;
    %load/vec4 v0x55f315f17710_0;
    %sub;
    %assign/vec4 v0x55f315f17490_0, 0;
    %jmp T_18.7;
T_18.4 ;
    %load/vec4 v0x55f315f17670_0;
    %load/vec4 v0x55f315f17710_0;
    %and;
    %assign/vec4 v0x55f315f17490_0, 0;
    %jmp T_18.7;
T_18.5 ;
    %load/vec4 v0x55f315f17670_0;
    %load/vec4 v0x55f315f17710_0;
    %or;
    %assign/vec4 v0x55f315f17490_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %pushi/vec4 0, 0, 31;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f315f17490_0, 4, 5;
    %load/vec4 v0x55f315f17670_0;
    %load/vec4 v0x55f315f17710_0;
    %cmp/u;
    %flag_get/vec4 5;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f315f17490_0, 4, 5;
    %jmp T_18.7;
T_18.7 ;
    %pop/vec4 1;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55f315f0afd0;
T_19 ;
    %wait E_0x55f315f03a70;
    %load/vec4 v0x55f315f0bf40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f315f0bca0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f315f0b6a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55f315f0b500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f315f0c380_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f315f0ba70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f315f0c0e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f315f0b8b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f315f0be60_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55f315f0bc00_0;
    %assign/vec4 v0x55f315f0bca0_0, 0;
    %load/vec4 v0x55f315f0b5e0_0;
    %assign/vec4 v0x55f315f0b6a0_0, 0;
    %load/vec4 v0x55f315f0b400_0;
    %assign/vec4 v0x55f315f0b500_0, 0;
    %load/vec4 v0x55f315f0c1d0_0;
    %assign/vec4 v0x55f315f0c380_0, 0;
    %load/vec4 v0x55f315f0b990_0;
    %assign/vec4 v0x55f315f0ba70_0, 0;
    %load/vec4 v0x55f315f0c000_0;
    %assign/vec4 v0x55f315f0c0e0_0, 0;
    %load/vec4 v0x55f315f0b780_0;
    %assign/vec4 v0x55f315f0b8b0_0, 0;
    %load/vec4 v0x55f315f0bd80_0;
    %assign/vec4 v0x55f315f0be60_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55f315f06ed0;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f315f09b00_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x55f315f09b00_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55f315f09b00_0;
    %store/vec4a v0x55f315f07160, 4, 0;
    %load/vec4 v0x55f315f09b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f315f09b00_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f315f07160, 4, 0;
    %end;
    .thread T_20;
    .scope S_0x55f315f06ed0;
T_21 ;
    %wait E_0x55f315f03a70;
    %load/vec4 v0x55f315f086f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x55f315f09940_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55f315f097a0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f07160, 0, 4;
    %load/vec4 v0x55f315f09940_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55f315f097a0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f07160, 0, 4;
    %load/vec4 v0x55f315f09940_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55f315f097a0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f07160, 0, 4;
    %load/vec4 v0x55f315f09940_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x55f315f097a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f315f07160, 0, 4;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55f315f111c0;
T_22 ;
    %wait E_0x55f315f03a70;
    %load/vec4 v0x55f315f11e00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f315f11650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f315f114a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f315f119e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f315f11820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f315f11d40_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x55f315f11580_0;
    %assign/vec4 v0x55f315f11650_0, 0;
    %load/vec4 v0x55f315f114a0_0;
    %assign/vec4 v0x55f315f114a0_0, 0;
    %load/vec4 v0x55f315f118f0_0;
    %assign/vec4 v0x55f315f119e0_0, 0;
    %load/vec4 v0x55f315f11710_0;
    %assign/vec4 v0x55f315f11820_0, 0;
    %load/vec4 v0x55f315f11c80_0;
    %assign/vec4 v0x55f315f11d40_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55f315f13580;
T_23 ;
    %wait E_0x55f315f13750;
    %load/vec4 v0x55f315f13ad0_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_23.0, 8;
    %load/vec4 v0x55f315f137d0_0;
    %jmp/1 T_23.1, 8;
T_23.0 ; End of true expr.
    %load/vec4 v0x55f315f138e0_0;
    %jmp/0 T_23.1, 8;
 ; End of false expr.
    %blend;
T_23.1;
    %assign/vec4 v0x55f315f139b0_0, 0;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x55f315eb4610;
T_24 ;
    %delay 25000, 0;
    %load/vec4 v0x55f315f1b7b0_0;
    %inv;
    %store/vec4 v0x55f315f1b7b0_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55f315eb4610;
T_25 ;
    %vpi_call 2 18 "$dumpfile", "lab5.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55f315eb4610 {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x55f315eb4610;
T_26 ;
    %vpi_func 2 24 "$fopen" 32, "result.txt", "w" {0 0 0};
    %store/vec4 v0x55f315f1b8f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f315f1b7b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f315f1b850_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f315f1b990_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f315f1b990_0, 0, 1;
    %delay 1750000, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %vpi_call 2 31 "$fclose", v0x55f315f1b8f0_0 {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x55f315eb4610;
T_27 ;
    %wait E_0x55f315f03a70;
    %load/vec4 v0x55f315f1b850_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f315f1b850_0, 0, 32;
    %load/vec4 v0x55f315f1b850_0;
    %cmpi/e 35, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %vpi_call 2 37 "$display", "PC = %d", v0x55f315f14ed0_0 {0 0 0};
    %vpi_call 2 38 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x55f315f09be0_0, v0x55f315f09be0_1, v0x55f315f09be0_2, v0x55f315f09be0_3, v0x55f315f09be0_4, v0x55f315f09be0_5, v0x55f315f09be0_6, v0x55f315f09be0_7 {0 0 0};
    %vpi_call 2 39 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x55f315f09be0_8, v0x55f315f09be0_9, v0x55f315f09be0_10, v0x55f315f09be0_11, v0x55f315f09be0_12, v0x55f315f09be0_13, v0x55f315f09be0_14, v0x55f315f09be0_15 {0 0 0};
    %vpi_call 2 40 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x55f315f09be0_16, v0x55f315f09be0_17, v0x55f315f09be0_18, v0x55f315f09be0_19, v0x55f315f09be0_20, v0x55f315f09be0_21, v0x55f315f09be0_22, v0x55f315f09be0_23 {0 0 0};
    %vpi_call 2 41 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x55f315f09be0_24, v0x55f315f09be0_25, v0x55f315f09be0_26, v0x55f315f09be0_27, v0x55f315f09be0_28, v0x55f315f09be0_29, v0x55f315f09be0_30, v0x55f315f09be0_31 {0 0 0};
    %vpi_call 2 42 "$display", "Registers" {0 0 0};
    %vpi_call 2 43 "$display", "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d", &A<v0x55f315f16000, 0>, &A<v0x55f315f16000, 1>, &A<v0x55f315f16000, 2>, &A<v0x55f315f16000, 3>, &A<v0x55f315f16000, 4>, &A<v0x55f315f16000, 5>, &A<v0x55f315f16000, 6>, &A<v0x55f315f16000, 7> {0 0 0};
    %vpi_call 2 44 "$display", "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d", &A<v0x55f315f16000, 8>, &A<v0x55f315f16000, 9>, &A<v0x55f315f16000, 10>, &A<v0x55f315f16000, 11>, &A<v0x55f315f16000, 12>, &A<v0x55f315f16000, 13>, &A<v0x55f315f16000, 14>, &A<v0x55f315f16000, 15> {0 0 0};
    %vpi_call 2 45 "$display", "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d", &A<v0x55f315f16000, 16>, &A<v0x55f315f16000, 17>, &A<v0x55f315f16000, 18>, &A<v0x55f315f16000, 19>, &A<v0x55f315f16000, 20>, &A<v0x55f315f16000, 21>, &A<v0x55f315f16000, 22>, &A<v0x55f315f16000, 23> {0 0 0};
    %vpi_call 2 46 "$display", "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d\012", &A<v0x55f315f16000, 24>, &A<v0x55f315f16000, 25>, &A<v0x55f315f16000, 26>, &A<v0x55f315f16000, 27>, &A<v0x55f315f16000, 28>, &A<v0x55f315f16000, 29>, &A<v0x55f315f16000, 30>, &A<v0x55f315f16000, 31> {0 0 0};
    %vpi_call 2 47 "$fwrite", v0x55f315f1b8f0_0, "PC = %d\012", v0x55f315f14ed0_0 {0 0 0};
    %vpi_call 2 48 "$fwrite", v0x55f315f1b8f0_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x55f315f09be0_0, v0x55f315f09be0_1, v0x55f315f09be0_2, v0x55f315f09be0_3, v0x55f315f09be0_4, v0x55f315f09be0_5, v0x55f315f09be0_6, v0x55f315f09be0_7 {0 0 0};
    %vpi_call 2 49 "$fwrite", v0x55f315f1b8f0_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x55f315f09be0_8, v0x55f315f09be0_9, v0x55f315f09be0_10, v0x55f315f09be0_11, v0x55f315f09be0_12, v0x55f315f09be0_13, v0x55f315f09be0_14, v0x55f315f09be0_15 {0 0 0};
    %vpi_call 2 50 "$fwrite", v0x55f315f1b8f0_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x55f315f09be0_16, v0x55f315f09be0_17, v0x55f315f09be0_18, v0x55f315f09be0_19, v0x55f315f09be0_20, v0x55f315f09be0_21, v0x55f315f09be0_22, v0x55f315f09be0_23 {0 0 0};
    %vpi_call 2 51 "$fwrite", v0x55f315f1b8f0_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x55f315f09be0_24, v0x55f315f09be0_25, v0x55f315f09be0_26, v0x55f315f09be0_27, v0x55f315f09be0_28, v0x55f315f09be0_29, v0x55f315f09be0_30, v0x55f315f09be0_31 {0 0 0};
    %vpi_call 2 52 "$fwrite", v0x55f315f1b8f0_0, "Registers\012" {0 0 0};
    %vpi_call 2 53 "$fwrite", v0x55f315f1b8f0_0, "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d\012", &A<v0x55f315f16000, 0>, &A<v0x55f315f16000, 1>, &A<v0x55f315f16000, 2>, &A<v0x55f315f16000, 3>, &A<v0x55f315f16000, 4>, &A<v0x55f315f16000, 5>, &A<v0x55f315f16000, 6>, &A<v0x55f315f16000, 7> {0 0 0};
    %vpi_call 2 54 "$fwrite", v0x55f315f1b8f0_0, "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d\012", &A<v0x55f315f16000, 8>, &A<v0x55f315f16000, 9>, &A<v0x55f315f16000, 10>, &A<v0x55f315f16000, 11>, &A<v0x55f315f16000, 12>, &A<v0x55f315f16000, 13>, &A<v0x55f315f16000, 14>, &A<v0x55f315f16000, 15> {0 0 0};
    %vpi_call 2 55 "$fwrite", v0x55f315f1b8f0_0, "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d\012", &A<v0x55f315f16000, 16>, &A<v0x55f315f16000, 17>, &A<v0x55f315f16000, 18>, &A<v0x55f315f16000, 19>, &A<v0x55f315f16000, 20>, &A<v0x55f315f16000, 21>, &A<v0x55f315f16000, 22>, &A<v0x55f315f16000, 23> {0 0 0};
    %vpi_call 2 56 "$fwrite", v0x55f315f1b8f0_0, "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d\012", &A<v0x55f315f16000, 24>, &A<v0x55f315f16000, 25>, &A<v0x55f315f16000, 26>, &A<v0x55f315f16000, 27>, &A<v0x55f315f16000, 28>, &A<v0x55f315f16000, 29>, &A<v0x55f315f16000, 30>, &A<v0x55f315f16000, 31> {0 0 0};
T_27.0 ;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Pipeline_CPU.v";
    "ALU_Ctrl.v";
    "Adder.v";
    "Data_Memory.v";
    "Decoder.v";
    "EXEMEM_register.v";
    "ForwardingUnit.v";
    "Hazard_detection.v";
    "IDEXE_register.v";
    "IFID_register.v";
    "Instr_Memory.v";
    "Imm_Gen.v";
    "MEMWB_register.v";
    "MUX_2to1.v";
    "MUX_3to1.v";
    "ProgramCounter.v";
    "Reg_File.v";
    "Shift_Left_1.v";
    "alu.v";
