$date
	Tue Oct 17 21:21:34 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fifo_tb $end
$var wire 32 ! ans_sequence [31:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 32 $ sequence [31:0] $end
$scope module pipo1 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 32 % sequence [31:0] $end
$var reg 32 & ans_sequence [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
bx %
bx $
0#
0"
b0 !
$end
#10
bx !
bx &
1"
#20
0"
1#
#30
b11111111111111111111111111111010 !
b11111111111111111111111111111010 &
1"
b11111111111111111111111111111010 $
b11111111111111111111111111111010 %
#40
0"
#50
b10111011101011111111111111111111 !
b10111011101011111111111111111111 &
1"
b10111011101011111111111111111111 $
b10111011101011111111111111111111 %
#60
0"
#70
1"
#80
0"
#90
1"
#100
0"
