// TCES 330, Spring 2016
// Andrew Gates
// Lab 5, Part 1
//
// TO DO

module AddressGen(Clk, Reset, Address);
   input Clk;                    // Our system clock
   input Reset;                  // Resets the entire system
   output reg [7:0] Address = 8'b0; // Address into memory
   
   wire Enable;
   
   Timer T0(Clk, Reset, Enable);
   
   always @(posedge Clk)begin
      if(Reset == 1)
         Address <= 8'b0;
      else if(Enable == 1)
         Address <= Address + 8'b1;
      else
         Address <= Address;
   end

endmodule
