# 1 "arch/arm/dts/.rk3328-evb.dtb.pre.tmp"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "././include/linux/kconfig.h" 1



# 1 "include/generated/autoconf.h" 1
# 5 "././include/linux/kconfig.h" 2
# 1 "<command-line>" 2
# 1 "arch/arm/dts/.rk3328-evb.dtb.pre.tmp"






/dts-v1/;
# 1 "arch/arm/dts/rk3328.dtsi" 1






# 1 "./arch/arm/dts/include/dt-bindings/clock/rk3328-cru.h" 1
# 8 "arch/arm/dts/rk3328.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/gpio/gpio.h" 1
# 9 "arch/arm/dts/rk3328.dtsi" 2
# 1 "./arch/arm/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "./arch/arm/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "./arch/arm/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 10 "arch/arm/dts/rk3328.dtsi" 2

# 1 "./arch/arm/dts/include/dt-bindings/pinctrl/rockchip.h" 1
# 12 "arch/arm/dts/rk3328.dtsi" 2

/ {
 compatible = "rockchip,rk3328";

 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  serial0 = &uart0;
  serial1 = &uart1;
  serial2 = &uart2;
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  i2c3 = &i2c3;
  mmc0 = &emmc;
  mmc1 = &sdmmc;
  mmc2 = &sdmmc_ext;
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   reg = <0x0 0x0>;
   enable-method = "psci";

   operating-points-v2 = <&cpu0_opp_table>;
  };
  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   reg = <0x0 0x1>;
   enable-method = "psci";
  };
  cpu2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   reg = <0x0 0x2>;
   enable-method = "psci";
  };
  cpu3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   reg = <0x0 0x3>;
   enable-method = "psci";
  };
 };

 cpu0_opp_table: opp_table0 {
  compatible = "operating-points-v2";
  opp-shared;

  opp@408000000 {
   opp-hz = /bits/ 64 <408000000>;
   opp-microvolt = <950000>;
   clock-latency-ns = <40000>;
   opp-suspend;
  };
  opp@600000000 {
   opp-hz = /bits/ 64 <600000000>;
   opp-microvolt = <950000>;
   clock-latency-ns = <40000>;
  };
  opp@816000000 {
   opp-hz = /bits/ 64 <816000000>;
   opp-microvolt = <1000000>;
   clock-latency-ns = <40000>;
  };
  opp@1008000000 {
   opp-hz = /bits/ 64 <1008000000>;
   opp-microvolt = <1100000>;
   clock-latency-ns = <40000>;
  };
  opp@1200000000 {
   opp-hz = /bits/ 64 <1200000000>;
   opp-microvolt = <1225000>;
   clock-latency-ns = <40000>;
  };
  opp@1296000000 {
   opp-hz = /bits/ 64 <1296000000>;
   opp-microvolt = <1300000>;
   clock-latency-ns = <40000>;
  };
 };

 arm-pmu {
  compatible = "arm,cortex-a53-pmu";
  interrupts = <0 100 4>,
        <0 101 4>,
        <0 102 4>,
        <0 103 4>;
  interrupt-affinity = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>;
 };

 psci: psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (4)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (4)) - 1) << 8) | 8)>;
 };

 xin24m: xin24m {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <24000000>;
  clock-output-names = "xin24m";
 };

 i2s0: i2s@ff000000 {
  compatible = "rockchip,rk3328-i2s", "rockchip,rk3066-i2s";
  reg = <0x0 0xff000000 0x0 0x1000>;
  interrupts = <0 26 4>;
  clocks = <&cru 41>, <&cru 311>;
  clock-names = "i2s_clk", "i2s_hclk";
  dmas = <&dmac 11>, <&dmac 12>;
  #dma-cells = <2>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 i2s1: i2s@ff010000 {
  compatible = "rockchip,rk3328-i2s", "rockchip,rk3066-i2s";
  reg = <0x0 0xff010000 0x0 0x1000>;
  interrupts = <0 27 4>;
  clocks = <&cru 42>, <&cru 312>;
  clock-names = "i2s_clk", "i2s_hclk";
  dmas = <&dmac 14>, <&dmac 15>;
  #dma-cells = <2>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 i2s2: i2s@ff020000 {
  compatible = "rockchip,rk3328-i2s", "rockchip,rk3066-i2s";
  reg = <0x0 0xff020000 0x0 0x1000>;
  interrupts = <0 28 4>;
  clocks = <&cru 43>, <&cru 313>;
  clock-names = "i2s_clk", "i2s_hclk";
  dmas = <&dmac 0>, <&dmac 1>;
  #dma-cells = <2>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&i2s2m0_mclk
        &i2s2m0_sclk
        &i2s2m0_lrcktx
        &i2s2m0_lrckrx
        &i2s2m0_sdo
        &i2s2m0_sdi>;
  pinctrl-1 = <&i2s2m0_sleep>;
  status = "disabled";
 };

 spdif: spdif@ff030000 {
  compatible = "rockchip,rk3328-spdif";
  reg = <0x0 0xff030000 0x0 0x1000>;
  interrupts = <0 29 4>;
  clocks = <&cru 46>, <&cru 314>;
  clock-names = "mclk", "hclk";
  dmas = <&dmac 10>;
  #dma-cells = <1>;
  dma-names = "tx";
  pinctrl-names = "default";
  pinctrl-0 = <&spdifm2_tx>;
  status = "disabled";
 };

 crypto: crypto@ff060000 {
  compatible = "rockchip,rk322x-crypto";
  reg = <0x0 0xff060000 0x0 0x10000>;
  clock-names = "sclk_crypto";
  clocks = <&cru 59>;
  status = "disabled";
 };

 grf: syscon@ff100000 {
  compatible = "rockchip,rk3328-grf", "syscon", "simple-mfd";
  reg = <0x0 0xff100000 0x0 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  io_domains: io-domains {
   compatible = "rockchip,rk3328-io-voltage-domain";
   status = "disabled";
  };
 };

 uart0: serial@ff110000 {
  compatible = "rockchip,rk3328-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff110000 0x0 0x100>;
  interrupts = <0 55 4>;
  clocks = <&cru 38>, <&cru 210>;
  clock-names = "baudclk", "apb_pclk";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac 2>, <&dmac 3>;
  #dma-cells = <2>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart0_xfer &uart0_cts &uart0_rts>;
  status = "disabled";
 };

 uart1: serial@ff120000 {
  compatible = "rockchip,rk3328-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff120000 0x0 0x100>;
  interrupts = <0 56 4>;
  clocks = <&cru 39>, <&cru 211>;
  clock-names = "sclk_uart", "pclk_uart";
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac 4>, <&dmac 5>;
  #dma-cells = <2>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart1_xfer &uart1_cts &uart1_rts>;
  status = "disabled";
 };

 uart2: serial@ff130000 {
  compatible = "rockchip,rk3328-uart", "snps,dw-apb-uart";
  reg = <0x0 0xff130000 0x0 0x100>;
  interrupts = <0 57 4>;
  clocks = <&cru 40>, <&cru 212>;
  clock-names = "baudclk", "apb_pclk";
  clock-frequency = <24000000>;
  reg-shift = <2>;
  reg-io-width = <4>;
  dmas = <&dmac 6>, <&dmac 7>;
  #dma-cells = <2>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart2m1_xfer>;
  status = "disabled";
 };

 pmu: power-management@ff140000 {
  compatible = "rockchip,rk3328-pmu", "syscon", "simple-mfd";
  reg = <0x0 0xff140000 0x0 0x1000>;
 };

 i2c0: i2c@ff150000 {
  compatible = "rockchip,rk3328-i2c";
  reg = <0x0 0xff150000 0x0 0x1000>;
  interrupts = <0 36 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&cru 55>, <&cru 205>;
  clock-names = "i2c", "pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&i2c0_xfer>;
  status = "disabled";
 };

 i2c1: i2c@ff160000 {
  compatible = "rockchip,rk3328-i2c";
  reg = <0x0 0xff160000 0x0 0x1000>;
  interrupts = <0 37 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&cru 56>, <&cru 206>;
  clock-names = "i2c", "pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&i2c1_xfer>;
  status = "disabled";
 };

 i2c2: i2c@ff170000 {
  compatible = "rockchip,rk3328-i2c";
  reg = <0x0 0xff170000 0x0 0x1000>;
  interrupts = <0 38 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&cru 57>, <&cru 207>;
  clock-names = "i2c", "pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&i2c2_xfer>;
  status = "disabled";
 };

 i2c3: i2c@ff180000 {
  compatible = "rockchip,rk3328-i2c";
  reg = <0x0 0xff180000 0x0 0x1000>;
  interrupts = <0 39 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&cru 58>, <&cru 208>;
  clock-names = "i2c", "pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&i2c3_xfer>;
  status = "disabled";
 };

 spi0: spi@ff190000 {
  compatible = "rockchip,rk3328-spi", "rockchip,rk3066-spi";
  reg = <0x0 0xff190000 0x0 0x1000>;
  interrupts = <0 49 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&cru 32>, <&cru 209>;
  clock-names = "spiclk", "apb_pclk";
  dmas = <&dmac 8>, <&dmac 9>;
  #dma-cells = <2>;
  dma-names = "tx", "rx";
  pinctrl-names = "default";
  pinctrl-0 = <&spi0m2_clk &spi0m2_tx &spi0m2_rx &spi0m2_cs0>;
  status = "disabled";
 };

 wdt: watchdog@ff1a0000 {
  compatible = "snps,dw-wdt";
  reg = <0x0 0xff1a0000 0x0 0x100>;
  interrupts = <0 40 4>;
  status = "disabled";
 };

 amba {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  dmac: dmac@ff1f0000 {
   compatible = "arm,pl330", "arm,primecell";
   reg = <0x0 0xff1f0000 0x0 0x4000>;
   interrupts = <0 0 4>,
         <0 1 4>;
   clocks = <&cru 134>;
   clock-names = "apb_pclk";
   #dma-cells = <1>;
  };
 };

 saradc: saradc@ff280000 {
  compatible = "rockchip,rk3328-saradc", "rockchip,saradc";
  reg = <0x0 0xff280000 0x0 0x100>;
  interrupts = <0 80 4>;
  #io-channel-cells = <1>;
  clocks = <&cru 37>, <&cru 234>;
  clock-names = "saradc", "apb_pclk";
  resets = <&cru 86>;
  reset-names = "saradc-apb";
  status = "disabled";
 };

 dmc: dmc {
  compatible = "rockchip,rk3328-dmc";
  reg = <0x0 0xff400000 0x0 0x1000
         0x0 0xff780000 0x0 0x3000
         0x0 0xff100000 0x0 0x1000
         0x0 0xff440000 0x0 0x1000
         0x0 0xff720000 0x0 0x1000
         0x0 0xff798000 0x0 0x1000>;
 };

 cru: clock-controller@ff440000 {
  compatible = "rockchip,rk3328-cru", "rockchip,cru", "syscon";
  reg = <0x0 0xff440000 0x0 0x1000>;
  rockchip,grf = <&grf>;
  #clock-cells = <1>;
  #reset-cells = <1>;
  assigned-clocks =
   <&cru 120>, <&cru 61>,
   <&cru 30>, <&cru 38>,
   <&cru 39>, <&cru 40>,
   <&cru 136>, <&cru 137>,
   <&cru 142>, <&cru 133>,
   <&cru 131>, <&cru 138>,
   <&cru 140>, <&cru 141>,
   <&cru 65>, <&cru 66>,
   <&cru 68>, <&cru 67>,
   <&cru 34>, <&cru 92>,
   <&cru 53>, <&cru 6>,
   <&cru 4>, <&cru 3>,
   <&cru 136>, <&cru 328>,
   <&cru 216>, <&cru 137>,
   <&cru 308>, <&cru 230>,
   <&cru 142>, <&cru 325>,
   <&cru 133>, <&cru 69>,
   <&cru 131>, <&cru 138>,
   <&cru 140>, <&cru 141>,
   <&cru 65>, <&cru 66>,
   <&cru 68>, <&cru 67>,
   <&cru 62>, <&cru 229>,
   <&cru 146>, <&cru 220>,
   <&cru 30>, <&cru 97>;
  assigned-clock-parents =
   <&cru 122>, <&cru 1>,
   <&cru 4>, <&xin24m>,
   <&xin24m>, <&xin24m>;
  assigned-clock-rates =
   <0>, <61440000>,
   <0>, <24000000>,
   <24000000>, <24000000>,
   <150000000>, <150000000>,
   <100000000>, <100000000>,
   <100000000>, <100000000>,
   <50000000>, <100000000>,
   <100000000>, <100000000>,
   <50000000>, <50000000>,
   <50000000>, <50000000>,
   <24000000>, <600000000>,
   <491520000>, <1200000000>,
   <150000000>, <75000000>,
   <75000000>, <150000000>,
   <75000000>, <75000000>,
   <300000000>, <100000000>,
   <300000000>, <200000000>,
   <400000000>, <500000000>,
   <200000000>, <300000000>,
   <300000000>, <250000000>,
   <200000000>, <100000000>,
   <24000000>, <100000000>,
   <150000000>, <50000000>,
   <32768>, <32768>;
 };

 usb2phy_grf: syscon@ff450000 {
  compatible = "rockchip,rk3328-usb2phy-grf",
        "simple-mfd", "syscon";
  reg = <0x0 0xff450000 0x0 0x10000>;
  #address-cells = <1>;
  #size-cells = <1>;

  u2phy: usb2-phy@100 {
   compatible = "rockchip,rk3328-usb2phy";
   reg = <0x100 0x10>;
   #phy-cells = <1>;
   status = "disabled";

   u2phy_host: host-port {
    #phy-cells = <0>;
    interrupts = <0 62 4>;
    interrupt-names = "linestate";
    status = "disabled";
   };

   u2phy_otg: otg-port {
    #phy-cells = <0>;
    interrupts = <0 59 4>,
          <0 60 4>,
          <0 61 4>;
    interrupt-names = "otg-bvalid", "otg-id",
        "linestate";
    status = "disabled";
   };
  };
 };

 usb3phy_grf: syscon@ff460000 {
  compatible = "rockchip,usb3phy-grf", "syscon";
  reg = <0x0 0xff460000 0x0 0x1000>;
 };

 u3phy: usb3-phy@ff470000 {
  compatible = "rockchip,rk3328-u3phy";
  reg = <0x0 0xff470000 0x0 0x0>;
  rockchip,u3phygrf = <&usb3phy_grf>;
  rockchip,grf = <&grf>;
  interrupts = <0 77 4>;
  interrupt-names = "linestate";
  clocks = <&cru 224>, <&cru 225>;
  clock-names = "u3phy-otg", "u3phy-pipe";
  resets = <&cru 125>,
    <&cru 126>,
    <&cru 127>,
    <&cru 124>,
    <&cru 158>,
    <&cru 159>;
  reset-names = "u3phy-u2-por", "u3phy-u3-por",
         "u3phy-pipe-mac", "u3phy-utmi-mac",
         "u3phy-utmi-apb", "u3phy-pipe-apb";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  status = "disabled";

  u3phy_utmi: utmi@ff470000 {
   reg = <0x0 0xff470000 0x0 0x8000>;
   #phy-cells = <0>;
   status = "disabled";
  };

  u3phy_pipe: pipe@ff478000 {
   reg = <0x0 0xff478000 0x0 0x8000>;
   #phy-cells = <0>;
   status = "disabled";
  };
 };

 sdmmc: rksdmmc@ff500000 {
  compatible = "rockchip,rk3328-dw-mshc", "rockchip,rk3288-dw-mshc";
  reg = <0x0 0xff500000 0x0 0x4000>;
  max-frequency = <150000000>;
  clocks = <&cru 317>, <&cru 33>,
    <&cru 74>, <&cru 78>;
  clock-names = "biu", "ciu", "ciu-drv", "ciu-sample";
  fifo-depth = <0x100>;
  interrupts = <0 12 4>;
  status = "disabled";
 };

 sdio: dwmmc@ff510000 {
  compatible = "rockchip,rk3328-dw-mshc", "rockchip,rk3288-dw-mshc";
  reg = <0x0 0xff510000 0x0 0x4000>;
  max-frequency = <150000000>;
  clocks = <&cru 318>, <&cru 34>,
    <&cru 75>, <&cru 79>;
  clock-names = "biu", "ciu", "ciu-drv", "ciu-sample";
  fifo-depth = <0x100>;
  interrupts = <0 13 4>;
  status = "disabled";
 };

 emmc: rksdmmc@ff520000 {
  compatible = "rockchip,rk3328-dw-mshc", "rockchip,rk3288-dw-mshc";
  reg = <0x0 0xff520000 0x0 0x4000>;
  max-frequency = <150000000>;
  clocks = <&cru 319>, <&cru 35>,
    <&cru 76>, <&cru 80>;
  clock-names = "biu", "ciu", "ciu-drv", "ciu-sample";
  fifo-depth = <0x100>;
  interrupts = <0 14 4>;
  status = "disabled";
 };

 gmac2io: ethernet@ff540000 {
  compatible = "rockchip,rk3328-gmac";
  reg = <0x0 0xff540000 0x0 0x10000>;
  rockchip,grf = <&grf>;
  interrupts = <0 24 4>;
  interrupt-names = "macirq";
  clocks = <&cru 100>, <&cru 87>,
    <&cru 88>, <&cru 90>,
    <&cru 89>, <&cru 150>,
    <&cru 223>;
  clock-names = "stmmaceth", "mac_clk_rx",
         "mac_clk_tx", "clk_mac_ref",
         "clk_mac_refout", "aclk_mac",
         "pclk_mac";
  resets = <&cru 99>;
  reset-names = "stmmaceth";
  status = "disabled";
 };

 gmac2phy: ethernet@ff550000 {
  compatible = "rockchip,rk3328-gmac";
  reg = <0x0 0xff550000 0x0 0x10000>;
  rockchip,grf = <&grf>;
  interrupts = <0 21 4>;
  interrupt-names = "macirq";
  clocks = <&cru 84>, <&cru 83>,
    <&cru 83>, <&cru 85>,
    <&cru 149>, <&cru 222>,
    <&cru 86>;
  clock-names = "stmmaceth", "mac_clk_rx",
         "mac_clk_tx", "clk_mac_ref",
         "aclk_mac", "pclk_mac",
         "clk_macphy";
  resets = <&cru 98>, <&cru 100>;
  reset-names = "stmmaceth", "mac-phy";
  phy-mode = "rmii";
  phy-handle = <&phy>;
  pinctrl-names = "default";
  pinctrl-0 = <&fephyled_rxm1 &fephyled_linkm1>;
  status = "disabled";

  mdio {
   compatible = "snps,dwmac-mdio";
   #address-cells = <1>;
   #size-cells = <0>;

   phy: phy@0 {
    compatible = "ethernet-phy-id1234.d400", "ethernet-phy-ieee802.3-c22";
    reg = <0>;
    phy-is-integrated;
   };
  };
 };

 usb_host0_ehci: usb@ff5c0000 {
  compatible = "generic-ehci";
  reg = <0x0 0xff5c0000 0x0 0x10000>;
  interrupts = <0 16 4>;
  phys = <&u2phy_host>;
  phy-names = "usb";
  status = "disabled";
 };

 usb_host0_ohci: usb@ff5d0000 {
  compatible = "generic-ohci";
  reg = <0x0 0xff5d0000 0x0 0x10000>;
  interrupts = <0 17 4>;
  phys = <&u2phy_host>;
  phy-names = "usb";
  status = "disabled";
 };

 usb20_otg: usb@ff580000 {
  compatible = "rockchip,rk3328-usb", "rockchip,rk3066-usb",
        "snps,dwc2";
  reg = <0x0 0xff580000 0x0 0x40000>;
  interrupts = <0 23 4>;
  hnp-srp-disable;
  dr_mode = "otg";
  phys = <&u2phy_otg>;
  phy-names = "usb";
  status = "disabled";
 };

 sdmmc_ext: rksdmmc@ff5f0000 {
  compatible = "rockchip,rk3328-dw-mshc", "rockchip,rk3288-dw-mshc";
  reg = <0x0 0xff5f0000 0x0 0x4000>;
  max-frequency = <150000000>;
  clocks = <&cru 317>, <&cru 33>;
  clock-names = "biu", "ciu";
  fifo-depth = <0x100>;
  interrupts = <0 4 4>;
  status = "disabled";
 };

 usbdrd3: usb@ff600000 {
  compatible = "rockchip,rk3328-dwc3";
  clocks = <&cru 96>, <&cru 97>,
    <&cru 132>;
  clock-names = "ref_clk", "suspend_clk",
         "bus_clk";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  status = "disabled";

  usbdrd_dwc3: dwc3@ff600000 {
   compatible = "snps,dwc3";
   reg = <0x0 0xff600000 0x0 0x100000>;
   interrupts = <0 67 4>;
   dr_mode = "host";
   phys = <&u3phy_utmi>, <&u3phy_pipe>;
   phy-names = "usb2-phy", "usb3-phy";
   phy_type = "utmi_wide";
   snps,dis_enblslpm_quirk;
   snps,dis-u2-freeclk-exists-quirk;
   snps,dis_u2_susphy_quirk;
   snps,dis-u3-autosuspend-quirk;
   snps,dis_u3_susphy_quirk;
   snps,dis-del-phy-power-chg-quirk;
   snps,tx-ipgap-linecheck-dis-quirk;
   snps,xhci-trb-ent-quirk;
   status = "disabled";
  };
 };

 gic: interrupt-controller@ffb70000 {
  compatible = "arm,gic-400";
  #interrupt-cells = <3>;
  #address-cells = <0>;
  interrupt-controller;
  reg = <0x0 0xff811000 0 0x1000>,
        <0x0 0xff812000 0 0x2000>,
        <0x0 0xff814000 0 0x2000>,
        <0x0 0xff816000 0 0x2000>;
  interrupts = <1 9
        ((((1 << (4)) - 1) << 8) | 4)>;
 };

 pinctrl: pinctrl {
  compatible = "rockchip,rk3328-pinctrl";
  rockchip,grf = <&grf>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  gpio0: gpio0@ff210000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff210000 0x0 0x100>;
   interrupts = <0 51 4>;
   clocks = <&cru 200>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio1: gpio1@ff220000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff220000 0x0 0x100>;
   interrupts = <0 52 4>;
   clocks = <&cru 201>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio2: gpio2@ff230000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff230000 0x0 0x100>;
   interrupts = <0 53 4>;
   clocks = <&cru 202>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio3: gpio3@ff240000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x0 0xff240000 0x0 0x100>;
   interrupts = <0 54 4>;
   clocks = <&cru 203>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  pcfg_pull_up: pcfg-pull-up {
   bias-pull-up;
  };

  pcfg_pull_down: pcfg-pull-down {
   bias-pull-down;
  };

  pcfg_pull_none: pcfg-pull-none {
   bias-disable;
  };

  pcfg_pull_none_2ma: pcfg-pull-none-2ma {
   bias-disable;
   drive-strength = <2>;
  };

  pcfg_pull_up_2ma: pcfg-pull-up-2ma {
   bias-pull-up;
   drive-strength = <2>;
  };

  pcfg_pull_up_4ma: pcfg-pull-up-4ma {
   bias-pull-up;
   drive-strength = <4>;
  };

  pcfg_pull_none_4ma: pcfg-pull-none-4ma {
   bias-disable;
   drive-strength = <4>;
  };

  pcfg_pull_down_4ma: pcfg-pull-down-4ma {
   bias-pull-down;
   drive-strength = <4>;
  };

  pcfg_pull_none_8ma: pcfg-pull-none-8ma {
   bias-disable;
   drive-strength = <8>;
  };

  pcfg_pull_up_8ma: pcfg-pull-up-8ma {
   bias-pull-up;
   drive-strength = <8>;
  };

  pcfg_pull_none_12ma: pcfg-pull-none-12ma {
   bias-disable;
   drive-strength = <12>;
  };

  pcfg_pull_up_12ma: pcfg-pull-up-12ma {
   bias-pull-up;
   drive-strength = <12>;
  };

  pcfg_output_high: pcfg-output-high {
   output-high;
  };

  pcfg_output_low: pcfg-output-low {
   output-low;
  };

  pcfg_input_high: pcfg-input-high {
   bias-pull-up;
   input-enable;
  };

  pcfg_input: pcfg-input {
   input-enable;
  };

  i2c0 {
   i2c0_xfer: i2c0-xfer {
    rockchip,pins =
     <2 24 1 &pcfg_pull_none>,
     <2 25 1 &pcfg_pull_none>;
   };
  };

  i2c1 {
   i2c1_xfer: i2c1-xfer {
    rockchip,pins =
     <2 4 2 &pcfg_pull_none>,
     <2 5 2 &pcfg_pull_none>;
   };
  };

  i2c2 {
   i2c2_xfer: i2c2-xfer {
    rockchip,pins =
     <2 13 1 &pcfg_pull_none>,
     <2 14 1 &pcfg_pull_none>;
   };
  };

  i2c3 {
   i2c3_xfer: i2c3-xfer {
    rockchip,pins =
     <0 5 2 &pcfg_pull_none>,
     <0 6 2 &pcfg_pull_none>;
   };
   i2c3_gpio: i2c3-gpio {
    rockchip,pins =
     <0 5 0 &pcfg_pull_none>,
     <0 6 0 &pcfg_pull_none>;
   };
  };

  hdmi_i2c {
   hdmii2c_xfer: hdmii2c-xfer {
    rockchip,pins =
     <0 5 1 &pcfg_pull_none>,
     <0 6 1 &pcfg_pull_none>;
   };
  };

  uart0 {
   uart0_xfer: uart0-xfer {
    rockchip,pins =
     <1 9 1 &pcfg_pull_up>,
     <1 8 1 &pcfg_pull_up>;
   };

   uart0_cts: uart0-cts {
    rockchip,pins =
     <1 11 1 &pcfg_pull_none>;
   };

   uart0_rts: uart0-rts {
    rockchip,pins =
     <1 10 1 &pcfg_pull_none>;
   };

   uart0_rts_gpio: uart0-rts-gpio {
    rockchip,pins =
     <1 10 0 &pcfg_pull_none>;
   };
  };

  uart1 {
   uart1_xfer: uart1-xfer {
    rockchip,pins =
     <3 4 4 &pcfg_pull_up>,
     <3 6 4 &pcfg_pull_up>;
   };

   uart1_cts: uart1-cts {
    rockchip,pins =
     <3 7 4 &pcfg_pull_none>;
   };

   uart1_rts: uart1-rts {
    rockchip,pins =
     <3 5 4 &pcfg_pull_none>;
   };

   uart1_rts_gpio: uart1-rts-gpio {
    rockchip,pins =
     <3 5 0 &pcfg_pull_none>;
   };
  };

  uart2-0 {
   uart2m0_xfer: uart2m0-xfer {
    rockchip,pins =
     <1 0 2 &pcfg_pull_up>,
     <1 1 2 &pcfg_pull_up>;
   };
  };

  uart2-1 {
   uart2m1_xfer: uart2m1-xfer {
    rockchip,pins =
     <2 0 1 &pcfg_pull_up>,
     <2 1 1 &pcfg_pull_up>;
   };
  };

  spi0-0 {
   spi0m0_clk: spi0m0-clk {
    rockchip,pins =
     <2 8 1 &pcfg_pull_up>;
   };

   spi0m0_cs0: spi0m0-cs0 {
    rockchip,pins =
     <2 11 1 &pcfg_pull_up>;
   };

   spi0m0_tx: spi0m0-tx {
    rockchip,pins =
     <2 9 1 &pcfg_pull_up>;
   };

   spi0m0_rx: spi0m0-rx {
    rockchip,pins =
     <2 10 1 &pcfg_pull_up>;
   };

   spi0m0_cs1: spi0m0-cs1 {
    rockchip,pins =
     <2 12 1 &pcfg_pull_up>;
   };
  };

  spi0-1 {
   spi0m1_clk: spi0m1-clk {
    rockchip,pins =
     <3 23 2 &pcfg_pull_up>;
   };

   spi0m1_cs0: spi0m1-cs0 {
    rockchip,pins =
     <3 26 2 &pcfg_pull_up>;
   };

   spi0m1_tx: spi0m1-tx {
    rockchip,pins =
     <3 25 2 &pcfg_pull_up>;
   };

   spi0m1_rx: spi0m1-rx {
    rockchip,pins =
     <3 24 2 &pcfg_pull_up>;
   };

   spi0m1_cs1: spi0m1-cs1 {
    rockchip,pins =
     <3 27 2 &pcfg_pull_up>;
   };
  };

  spi0-2 {
   spi0m2_clk: spi0m2-clk {
    rockchip,pins =
     <3 0 4 &pcfg_pull_up>;
   };

   spi0m2_cs0: spi0m2-cs0 {
    rockchip,pins =
     <3 8 3 &pcfg_pull_up>;
   };

   spi0m2_tx: spi0m2-tx {
    rockchip,pins =
     <3 1 4 &pcfg_pull_up>;
   };

   spi0m2_rx: spi0m2-rx {
    rockchip,pins =
     <3 2 4 &pcfg_pull_up>;
   };
  };

  i2s1 {
   i2s1_mclk: i2s1-mclk {
    rockchip,pins =
     <2 15 1 &pcfg_pull_none>;
   };

   i2s1_sclk: i2s1-sclk {
    rockchip,pins =
     <2 18 1 &pcfg_pull_none>;
   };

   i2s1_lrckrx: i2s1-lrckrx {
    rockchip,pins =
     <2 16 1 &pcfg_pull_none>;
   };

   i2s1_lrcktx: i2s1-lrcktx {
    rockchip,pins =
     <2 17 1 &pcfg_pull_none>;
   };

   i2s1_sdi: i2s1-sdi {
    rockchip,pins =
     <2 19 1 &pcfg_pull_none>;
   };

   i2s1_sdo: i2s1-sdo {
    rockchip,pins =
     <2 23 1 &pcfg_pull_none>;
   };

   i2s1_sdio1: i2s1-sdio1 {
    rockchip,pins =
     <2 20 1 &pcfg_pull_none>;
   };

   i2s1_sdio2: i2s1-sdio2 {
    rockchip,pins =
     <2 21 1 &pcfg_pull_none>;
   };

   i2s1_sdio3: i2s1-sdio3 {
    rockchip,pins =
     <2 22 1 &pcfg_pull_none>;
   };

   i2s1_sleep: i2s1-sleep {
    rockchip,pins =
     <2 15 0 &pcfg_input_high>,
     <2 16 0 &pcfg_input_high>,
     <2 17 0 &pcfg_input_high>,
     <2 18 0 &pcfg_input_high>,
     <2 19 0 &pcfg_input_high>,
     <2 20 0 &pcfg_input_high>,
     <2 21 0 &pcfg_input_high>,
     <2 22 0 &pcfg_input_high>,
     <2 23 0 &pcfg_input_high>;
   };
  };

  i2s2-0 {
   i2s2m0_mclk: i2s2m0-mclk {
    rockchip,pins =
     <1 21 1 &pcfg_pull_none>;
   };

   i2s2m0_sclk: i2s2m0-sclk {
    rockchip,pins =
     <1 22 1 &pcfg_pull_none>;
   };

   i2s2m0_lrckrx: i2s2m0-lrckrx {
    rockchip,pins =
     <1 26 1 &pcfg_pull_none>;
   };

   i2s2m0_lrcktx: i2s2m0-lrcktx {
    rockchip,pins =
     <1 23 1 &pcfg_pull_none>;
   };

   i2s2m0_sdi: i2s2m0-sdi {
    rockchip,pins =
     <1 24 1 &pcfg_pull_none>;
   };

   i2s2m0_sdo: i2s2m0-sdo {
    rockchip,pins =
     <1 25 1 &pcfg_pull_none>;
   };

   i2s2m0_sleep: i2s2m0-sleep {
    rockchip,pins =
     <1 21 0 &pcfg_input_high>,
     <1 22 0 &pcfg_input_high>,
     <1 26 0 &pcfg_input_high>,
     <1 23 0 &pcfg_input_high>,
     <1 24 0 &pcfg_input_high>,
     <1 25 0 &pcfg_input_high>;
   };
  };

  i2s2-1 {
   i2s2m1_mclk: i2s2m1-mclk {
    rockchip,pins =
     <1 21 1 &pcfg_pull_none>;
   };

   i2s2m1_sclk: i2s2m1-sclk {
    rockchip,pins =
     <3 0 6 &pcfg_pull_none>;
   };

   i2s2m1_lrckrx: i2sm1-lrckrx {
    rockchip,pins =
     <3 8 6 &pcfg_pull_none>;
   };

   i2s2m1_lrcktx: i2s2m1-lrcktx {
    rockchip,pins =
     <3 8 4 &pcfg_pull_none>;
   };

   i2s2m1_sdi: i2s2m1-sdi {
    rockchip,pins =
     <3 2 6 &pcfg_pull_none>;
   };

   i2s2m1_sdo: i2s2m1-sdo {
    rockchip,pins =
     <3 1 6 &pcfg_pull_none>;
   };

   i2s2m1_sleep: i2s2m1-sleep {
    rockchip,pins =
     <1 21 0 &pcfg_input_high>,
     <3 0 0 &pcfg_input_high>,
     <3 8 0 &pcfg_input_high>,
     <3 2 0 &pcfg_input_high>,
     <3 1 0 &pcfg_input_high>;
   };
  };

  spdif-0 {
   spdifm0_tx: spdifm0-tx {
    rockchip,pins =
     <0 27 1 &pcfg_pull_none>;
   };
  };

  spdif-1 {
   spdifm1_tx: spdifm1-tx {
    rockchip,pins =
     <2 17 2 &pcfg_pull_none>;
   };
  };

  spdif-2 {
   spdifm2_tx: spdifm2-tx {
    rockchip,pins =
     <0 2 2 &pcfg_pull_none>;
   };
  };

  sdmmc0-0 {
   sdmmc0m0_pwren: sdmmc0m0-pwren {
    rockchip,pins =
     <2 7 1 &pcfg_pull_up_4ma>;
   };

   sdmmc0m0_gpio: sdmmc0m0-gpio {
    rockchip,pins =
     <2 7 0 &pcfg_pull_up_4ma>;
   };
  };

  sdmmc0-1 {
   sdmmc0m1_pwren: sdmmc0m1-pwren {
    rockchip,pins =
     <0 30 3 &pcfg_pull_up_4ma>;
   };

   sdmmc0m1_gpio: sdmmc0m1-gpio {
    rockchip,pins =
     <0 30 0 &pcfg_pull_up_4ma>;
   };
  };

  sdmmc0 {
   sdmmc0_clk: sdmmc0-clk {
    rockchip,pins =
     <1 6 1 &pcfg_pull_none_4ma>;
   };

   sdmmc0_cmd: sdmmc0-cmd {
    rockchip,pins =
     <1 4 1 &pcfg_pull_up_4ma>;
   };

   sdmmc0_dectn: sdmmc0-dectn {
    rockchip,pins =
     <1 5 1 &pcfg_pull_up_4ma>;
   };

   sdmmc0_wrprt: sdmmc0-wrprt {
    rockchip,pins =
     <1 7 1 &pcfg_pull_up_4ma>;
   };

   sdmmc0_bus1: sdmmc0-bus1 {
    rockchip,pins =
     <1 0 1 &pcfg_pull_up_4ma>;
   };

   sdmmc0_bus4: sdmmc0-bus4 {
    rockchip,pins =
     <1 0 1 &pcfg_pull_up_4ma>,
     <1 1 1 &pcfg_pull_up_4ma>,
     <1 2 1 &pcfg_pull_up_4ma>,
     <1 3 1 &pcfg_pull_up_4ma>;
   };

   sdmmc0_gpio: sdmmc0-gpio {
    rockchip,pins =
     <1 6 0 &pcfg_pull_up_4ma>,
     <1 4 0 &pcfg_pull_up_4ma>,
     <1 5 0 &pcfg_pull_up_4ma>,
     <1 7 0 &pcfg_pull_up_4ma>,
     <1 3 0 &pcfg_pull_up_4ma>,
     <1 2 0 &pcfg_pull_up_4ma>,
     <1 1 0 &pcfg_pull_up_4ma>,
     <1 0 0 &pcfg_pull_up_4ma>;
   };
  };

  sdmmc0ext {
   sdmmc0ext_clk: sdmmc0ext-clk {
    rockchip,pins =
     <3 2 3 &pcfg_pull_none_4ma>;
   };

   sdmmc0ext_cmd: sdmmc0ext-cmd {
    rockchip,pins =
     <3 0 3 &pcfg_pull_up_4ma>;
   };

   sdmmc0ext_wrprt: sdmmc0ext-wrprt {
    rockchip,pins =
     <3 3 3 &pcfg_pull_up_4ma>;
   };

   sdmmc0ext_dectn: sdmmc0ext-dectn {
    rockchip,pins =
     <3 1 3 &pcfg_pull_up_4ma>;
   };

   sdmmc0ext_bus1: sdmmc0ext-bus1 {
    rockchip,pins =
     <3 4 3 &pcfg_pull_up_4ma>;
   };

   sdmmc0ext_bus4: sdmmc0ext-bus4 {
    rockchip,pins =
     <3 4 3 &pcfg_pull_up_4ma>,
     <3 5 3 &pcfg_pull_up_4ma>,
     <3 6 3 &pcfg_pull_up_4ma>,
     <3 7 3 &pcfg_pull_up_4ma>;
   };

   sdmmc0ext_gpio: sdmmc0ext-gpio {
    rockchip,pins =
     <3 0 0 &pcfg_pull_up_4ma>,
     <3 1 0 &pcfg_pull_up_4ma>,
     <3 2 0 &pcfg_pull_up_4ma>,
     <3 3 0 &pcfg_pull_up_4ma>,
     <3 4 0 &pcfg_pull_up_4ma>,
     <3 5 0 &pcfg_pull_up_4ma>,
     <3 6 0 &pcfg_pull_up_4ma>,
     <3 7 0 &pcfg_pull_up_4ma>;
   };
  };

  sdmmc1 {
   sdmmc1_clk: sdmmc1-clk {
    rockchip,pins =
     <1 12 1 &pcfg_pull_none_8ma>;
   };

   sdmmc1_cmd: sdmmc1-cmd {
    rockchip,pins =
     <1 13 1 &pcfg_pull_up_8ma>;
   };

   sdmmc1_pwren: sdmmc1-pwren {
    rockchip,pins =
     <1 18 1 &pcfg_pull_up_8ma>;
   };

   sdmmc1_wrprt: sdmmc1-wrprt {
    rockchip,pins =
     <1 20 1 &pcfg_pull_up_8ma>;
   };

   sdmmc1_dectn: sdmmc1-dectn {
    rockchip,pins =
     <1 19 1 &pcfg_pull_up_8ma>;
   };

   sdmmc1_bus1: sdmmc1-bus1 {
    rockchip,pins =
     <1 14 1 &pcfg_pull_up_8ma>;
   };

   sdmmc1_bus4: sdmmc1-bus4 {
    rockchip,pins =
     <1 12 1 &pcfg_pull_up_8ma>,
     <1 13 1 &pcfg_pull_up_8ma>,
     <1 16 1 &pcfg_pull_up_8ma>,
     <1 17 1 &pcfg_pull_up_8ma>;
   };

   sdmmc1_gpio: sdmmc1-gpio {
    rockchip,pins =
     <1 12 0 &pcfg_pull_up_4ma>,
     <1 13 0 &pcfg_pull_up_4ma>,
     <1 14 0 &pcfg_pull_up_4ma>,
     <1 15 0 &pcfg_pull_up_4ma>,
     <1 16 0 &pcfg_pull_up_4ma>,
     <1 17 0 &pcfg_pull_up_4ma>,
     <1 18 0 &pcfg_pull_up_4ma>,
     <1 19 0 &pcfg_pull_up_4ma>,
     <1 20 0 &pcfg_pull_up_4ma>;
   };
  };

  emmc {
   emmc_clk: emmc-clk {
    rockchip,pins =
     <3 21 2 &pcfg_pull_none_12ma>;
   };

   emmc_cmd: emmc-cmd {
    rockchip,pins =
     <3 19 2 &pcfg_pull_up_12ma>;
   };

   emmc_pwren: emmc-pwren {
    rockchip,pins =
     <3 22 2 &pcfg_pull_none>;
   };

   emmc_rstnout: emmc-rstnout {
    rockchip,pins =
     <3 20 2 &pcfg_pull_none>;
   };

   emmc_bus1: emmc-bus1 {
    rockchip,pins =
     <0 7 2 &pcfg_pull_up_12ma>;
   };

   emmc_bus4: emmc-bus4 {
    rockchip,pins =
     <0 7 2 &pcfg_pull_up_12ma>,
     <2 28 2 &pcfg_pull_up_12ma>,
     <2 29 2 &pcfg_pull_up_12ma>,
     <2 30 2 &pcfg_pull_up_12ma>;
   };

   emmc_bus8: emmc-bus8 {
    rockchip,pins =
     <0 7 2 &pcfg_pull_up_12ma>,
     <2 28 2 &pcfg_pull_up_12ma>,
     <2 29 2 &pcfg_pull_up_12ma>,
     <2 30 2 &pcfg_pull_up_12ma>,
     <2 31 2 &pcfg_pull_up_12ma>,
     <3 16 2 &pcfg_pull_up_12ma>,
     <3 17 2 &pcfg_pull_up_12ma>,
     <3 18 2 &pcfg_pull_up_12ma>;
   };
  };

  pwm0 {
   pwm0_pin: pwm0-pin {
    rockchip,pins =
     <2 4 1 &pcfg_pull_none>;
   };
  };

  pwm1 {
   pwm1_pin: pwm1-pin {
    rockchip,pins =
     <2 5 1 &pcfg_pull_none>;
   };
  };

  pwm2 {
   pwm2_pin: pwm2-pin {
    rockchip,pins =
     <2 6 1 &pcfg_pull_none>;
   };
  };

  pwmir {
   pwmir_pin: pwmir-pin {
    rockchip,pins =
     <2 2 1 &pcfg_pull_none>;
   };
  };

  gmac-0 {
   rgmiim0_pins: rgmiim0-pins {
    rockchip,pins =

     <0 8 1 &pcfg_pull_none_12ma>,

     <0 10 1 &pcfg_pull_none>,

     <0 11 1 &pcfg_pull_none>,

     <0 12 1 &pcfg_pull_none_12ma>,

     <0 24 1 &pcfg_pull_none>,

     <0 25 1 &pcfg_pull_none>,

     <0 19 1 &pcfg_pull_none>,

     <0 14 1 &pcfg_pull_none>,

     <0 15 1 &pcfg_pull_none>,

     <0 16 1 &pcfg_pull_none_12ma>,

     <0 17 1 &pcfg_pull_none_12ma>,

     <0 20 1 &pcfg_pull_none>,

     <0 21 1 &pcfg_pull_none>,

     <0 23 1 &pcfg_pull_none_12ma>,

     <0 22 1 &pcfg_pull_none_12ma>;
   };

   rmiim0_pins: rmiim0-pins {
    rockchip,pins =

     <0 11 1 &pcfg_pull_none>,

     <0 12 1 &pcfg_pull_none_12ma>,

     <0 24 1 &pcfg_pull_none>,

     <0 13 1 &pcfg_pull_none>,

     <0 25 1 &pcfg_pull_none>,

     <0 19 1 &pcfg_pull_none>,

     <0 14 1 &pcfg_pull_none>,

     <0 15 1 &pcfg_pull_none>,

     <0 16 1 &pcfg_pull_none_12ma>,

     <0 17 1 &pcfg_pull_none_12ma>;
   };
  };

  gmac-1 {
   rgmiim1_pins: rgmiim1-pins {
    rockchip,pins =

     <1 12 2 &pcfg_pull_none_12ma>,

     <1 13 2 &pcfg_pull_none_2ma>,

     <1 19 2 &pcfg_pull_none_2ma>,

     <1 25 2 &pcfg_pull_none_12ma>,

     <1 21 2 &pcfg_pull_none_2ma>,

     <1 22 2 &pcfg_pull_none_2ma>,

     <1 23 2 &pcfg_pull_none_2ma>,

     <1 10 2 &pcfg_pull_none_2ma>,

     <1 11 2 &pcfg_pull_none_2ma>,

     <1 8 2 &pcfg_pull_none_12ma>,

     <1 9 2 &pcfg_pull_none_12ma>,

     <1 14 2 &pcfg_pull_none_2ma>,

     <1 15 2 &pcfg_pull_none_2ma>,

     <1 16 2 &pcfg_pull_none_12ma>,

     <1 17 2 &pcfg_pull_none_12ma>,


     <0 8 1 &pcfg_pull_none>,

     <0 12 1 &pcfg_pull_none>,

     <0 24 1 &pcfg_pull_none>,

     <0 16 1 &pcfg_pull_none>,

     <0 17 1 &pcfg_pull_none>,

     <0 23 1 &pcfg_pull_none>,

     <0 22 1 &pcfg_pull_none>;
   };

   rmiim1_pins: rmiim1-pins {
    rockchip,pins =

     <1 19 2 &pcfg_pull_none_2ma>,

     <1 25 2 &pcfg_pull_none_12ma>,

     <1 21 2 &pcfg_pull_none_2ma>,

     <1 24 2 &pcfg_pull_none_2ma>,

     <1 22 2 &pcfg_pull_none_2ma>,

     <1 23 2 &pcfg_pull_none_2ma>,

     <1 10 2 &pcfg_pull_none_2ma>,

     <1 11 2 &pcfg_pull_none_2ma>,

     <1 8 2 &pcfg_pull_none_12ma>,

     <1 9 2 &pcfg_pull_none_12ma>,


     <0 11 1 &pcfg_pull_none>,

     <0 12 1 &pcfg_pull_none>,

     <0 24 1 &pcfg_pull_none>,

     <0 19 1 &pcfg_pull_none>,

     <0 16 1 &pcfg_pull_none>,

     <0 17 1 &pcfg_pull_none>;
   };
  };

  gmac2phy {
   fephyled_speed100: fephyled-speed100 {
    rockchip,pins =
     <0 31 1 &pcfg_pull_none>;
   };

   fephyled_speed10: fephyled-speed10 {
    rockchip,pins =
     <0 30 1 &pcfg_pull_none>;
   };

   fephyled_duplex: fephyled-duplex {
    rockchip,pins =
     <0 30 2 &pcfg_pull_none>;
   };

   fephyled_rxm0: fephyled-rxm0 {
    rockchip,pins =
     <0 29 1 &pcfg_pull_none>;
   };

   fephyled_txm0: fephyled-txm0 {
    rockchip,pins =
     <0 29 2 &pcfg_pull_none>;
   };

   fephyled_linkm0: fephyled-linkm0 {
    rockchip,pins =
     <0 28 1 &pcfg_pull_none>;
   };

   fephyled_rxm1: fephyled-rxm1 {
    rockchip,pins =
     <2 25 2 &pcfg_pull_none>;
   };

   fephyled_txm1: fephyled-txm1 {
    rockchip,pins =
     <2 25 3 &pcfg_pull_none>;
   };

   fephyled_linkm1: fephyled-linkm1 {
    rockchip,pins =
     <2 24 2 &pcfg_pull_none>;
   };
  };

  tsadc_pin {
   tsadc_int: tsadc-int {
    rockchip,pins =
     <2 13 2 &pcfg_pull_none>;
   };
   tsadc_gpio: tsadc-gpio {
    rockchip,pins =
     <2 13 0 &pcfg_pull_none>;
   };
  };

  hdmi_pin {
   hdmi_cec: hdmi-cec {
    rockchip,pins =
     <0 3 1 &pcfg_pull_none>;
   };

   hdmi_hpd: hdmi-hpd {
    rockchip,pins =
     <0 4 1 &pcfg_pull_down>;
   };
  };

  cif-0 {
   dvp_d2d9_m0:dvp-d2d9-m0 {
    rockchip,pins =

     <3 4 2 &pcfg_pull_none>,

     <3 5 2 &pcfg_pull_none>,

     <3 6 2 &pcfg_pull_none>,

     <3 7 2 &pcfg_pull_none>,

     <3 8 2 &pcfg_pull_none>,

     <3 9 2 &pcfg_pull_none>,

     <3 10 2 &pcfg_pull_none>,

     <3 11 2 &pcfg_pull_none>,

     <3 1 2 &pcfg_pull_none>,

     <3 0 2 &pcfg_pull_none>,

     <3 3 2 &pcfg_pull_none>,

     <3 2 2 &pcfg_pull_none>;
   };
  };

  cif-1 {
   dvp_d2d9_m1:dvp-d2d9-m1 {
    rockchip,pins =

     <3 4 2 &pcfg_pull_none>,

     <3 5 2 &pcfg_pull_none>,

     <3 6 2 &pcfg_pull_none>,

     <3 7 2 &pcfg_pull_none>,

     <3 8 2 &pcfg_pull_none>,

     <2 16 4 &pcfg_pull_none>,

     <2 17 4 &pcfg_pull_none>,

     <2 18 4 &pcfg_pull_none>,

     <3 1 2 &pcfg_pull_none>,

     <3 0 2 &pcfg_pull_none>,

     <2 15 4 &pcfg_pull_none>,

     <3 2 2 &pcfg_pull_none>;
   };
  };
 };
};
# 9 "arch/arm/dts/.rk3328-evb.dtb.pre.tmp" 2
# 1 "arch/arm/dts/rk3328-sdram-ddr3-666.dtsi" 1






&dmc {
 rockchip,sdram-params = <
  0x1
  0xC
  0x3
  0x1
  0x0
  0x0
  0x10
  0x10
  0
  0
  0x10
  0x10
  0x10
  0x10
  0

  0x9028b189
  0x00000000
  0x00000021
  0x00000482
  0x00000015
  0x00000222
  0x000000ff

  333
  3
  1
  0
  0

  0x00000000
  0x43041001
  0x00000064
  0x0028003b
  0x000000d0
  0x00020053
  0x000000d4
  0x00020000
  0x000000d8
  0x00000100
  0x000000dc
  0x03200000
  0x000000e0
  0x00000000
  0x000000e4
  0x00090000
  0x000000f4
  0x000f011f
  0x00000100
  0x07090b06
  0x00000104
  0x00050209
  0x00000108
  0x03030407
  0x0000010c
  0x00202006
  0x00000110
  0x03020204
  0x00000114
  0x03030202
  0x00000120
  0x00000903
  0x00000180
  0x00800020
  0x00000184
  0x00000000
  0x00000190
  0x07010001
  0x00000198
  0x05001100
  0x000001a0
  0xc0400003
  0x00000240
  0x06000604
  0x00000244
  0x00000201
  0x00000250
  0x00000f00
  0x00000490
  0x00000001
  0xffffffff
  0xffffffff
  0xffffffff
  0xffffffff
  0xffffffff
  0xffffffff
  0xffffffff
  0xffffffff
  0xffffffff
  0xffffffff

  0x00000004
  0x0000000a
  0x00000028
  0x00000006
  0x0000002c
  0x00000000
  0x00000030
  0x00000005
  0xffffffff
  0xffffffff

  0x77
  0x88
  0x79
  0x79
  0x87
  0x97
  0x87
  0x78
  0x77
  0x78
  0x87
  0x88
  0x87
  0x87
  0x77

  0x78
  0x78
  0x78
  0x78
  0x78
  0x78
  0x78
  0x78
  0x78
  0x69
  0x9

  0x77
  0x78
  0x77
  0x78
  0x77
  0x78
  0x77
  0x78
  0x77
  0x79
  0x9

  0x78
  0x78
  0x78
  0x78
  0x78
  0x78
  0x78
  0x78
  0x78
  0x69
  0x9

  0x77
  0x78
  0x77
  0x77
  0x77
  0x77
  0x77
  0x77
  0x77
  0x79
  0x9

  0x78
  0x78
  0x78
  0x78
  0x78
  0x78
  0x78
  0x78
  0x78
  0x69
  0x9

  0x77
  0x78
  0x77
  0x78
  0x77
  0x78
  0x77
  0x78
  0x77
  0x79
  0x9

  0x78
  0x78
  0x78
  0x78
  0x78
  0x78
  0x78
  0x78
  0x78
  0x69
  0x9

  0x77
  0x78
  0x77
  0x77
  0x77
  0x77
  0x77
  0x77
  0x77
  0x79
  0x9
 >;
};
# 10 "arch/arm/dts/.rk3328-evb.dtb.pre.tmp" 2
# 1 "./arch/arm/dts/include/dt-bindings/input/input.h" 1
# 12 "./arch/arm/dts/include/dt-bindings/input/input.h"
# 1 "./arch/arm/dts/include/dt-bindings/input/linux-event-codes.h" 1
# 13 "./arch/arm/dts/include/dt-bindings/input/input.h" 2
# 11 "arch/arm/dts/.rk3328-evb.dtb.pre.tmp" 2

/ {
 model = "Rockchip RK3328 EVB";
 compatible = "rockchip,rk3328-evb", "rockchip,rk3328";

 adc-keys {
  status = "okay";

  u-boot,dm-pre-reloc;
  compatible = "adc-keys";
  io-channels = <&saradc 0>;
  io-channel-names = "buttons";
  keyup-threshold-microvolt = <1800000>;

  vol-up-key {
   u-boot,dm-pre-reloc;
   linux,code = <115>;
   label = "volume up";
   press-threshold-microvolt = <10000>;
  };
 };

 gmac_clkin: external-gmac-clock {
  compatible = "fixed-clock";
  clock-frequency = <125000000>;
  clock-output-names = "gmac_clkin";
  #clock-cells = <0>;
 };

 vcc3v3_sdmmc: sdmmc-pwren {
  compatible = "regulator-fixed";
  regulator-name = "vcc3v3";
  gpio = <&gpio0 30 1>;
  regulator-always-on;
  regulator-boot-on;
 };

 vcc5v0_otg: vcc5v0-otg-drv {
  compatible = "regulator-fixed";
  enable-active-high;
  regulator-name = "vcc5v0_otg";
  gpio = <&gpio0 27 0>;
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
 };

 vcc_host_vbus: host-vbus-regulator {
  compatible = "regulator-fixed";
  enable-active-high;
  regulator-name = "vcc_host_vbus";
  gpio = <&gpio0 0 0>;
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
 };

 vcc_phy: vcc-phy-regulator {
  compatible = "regulator-fixed";
  regulator-name = "vcc_phy";
  regulator-always-on;
  regulator-boot-on;
 };
};

&uart2 {
 status = "okay";
};

&sdmmc {
 bus-width = <4>;
 cap-mmc-highspeed;
 cap-sd-highspeed;
 card-detect-delay = <200>;
 disable-wp;
 num-slots = <1>;
 pinctrl-names = "default";
 pinctrl-0 = <&sdmmc0_clk>, <&sdmmc0_cmd>, <&sdmmc0_dectn>, <&sdmmc0_bus4>;
 vmmc-supply = <&vcc3v3_sdmmc>;
 status = "okay";
};

&crypto {
 status = "okay";
};

&emmc {
 bus-width = <8>;
 cap-mmc-highspeed;
 supports-emmc;
 disable-wp;
 non-removable;
 num-slots = <1>;
 pinctrl-names = "default";
 pinctrl-0 = <&emmc_clk &emmc_cmd &emmc_bus8>;
 status = "okay";
};

&gmac2io {
 phy-supply = <&vcc_phy>;
 phy-mode = "rgmii";
 clock_in_out = "input";
 snps,reset-gpio = <&gpio1 18 1>;
 snps,reset-active-low;
 snps,reset-delays-us = <0 10000 50000>;
 assigned-clocks = <&cru 100>, <&cru 102>;
 assigned-clock-parents = <&gmac_clkin>, <&gmac_clkin>;
 pinctrl-names = "default";
 pinctrl-0 = <&rgmiim1_pins>;
 tx_delay = <0x26>;
 rx_delay = <0x11>;
 status = "okay";
};

&gmac2phy {
 phy-supply = <&vcc_phy>;
 clock_in_out = "output";
 assigned-clocks = <&cru 84>;
 assigned-clock-rate = <50000000>;
 assigned-clocks = <&cru 101>;
 assigned-clock-parents = <&cru 84>;
 status = "okay";
};

&u2phy {
 status = "okay";
};

&u2phy_otg {
 status = "okay";
};

&u2phy_host {
 status = "okay";
};

&u3phy {
 vbus-supply = <&vcc_host_vbus>;
 status = "okay";
};

&u3phy_utmi {
 status = "okay";
};

&u3phy_pipe {
 status = "okay";
};

&usb_host0_ehci {
 vbus-supply = <&vcc5v0_otg>;
 status = "okay";
};

&usb_host0_ohci {
 status = "okay";
};

&usb20_otg {
 vbus-supply = <&vcc5v0_otg>;
 status = "okay";
};

&usbdrd3 {
 status = "okay";
};

&usbdrd_dwc3 {
 status = "okay";
};

&i2c1 {
 clock-frequency = <400000>;
 i2c-scl-rising-time-ns = <168>;
 i2c-scl-falling-time-ns = <4>;
 status = "okay";

 rk805: pmic@18 {
  compatible = "rockchip,rk805";
  status = "okay";
  reg = <0x18>;
  interrupt-parent = <&gpio2>;
  interrupts = <6 8>;
  pinctrl-names = "default";
  pinctrl-0 = <&pmic_int_l>;
  rockchip,system-power-controller;
  wakeup-source;
  gpio-controller;
  #gpio-cells = <2>;
  #clock-cells = <1>;
  clock-output-names = "xin32k", "rk805-clkout2";

  pwrkey {
   status = "okay";
  };

  regulators {
   vdd_logic: DCDC_REG1 {
    regulator-name = "vdd_logic";
    regulator-min-microvolt = <712500>;
    regulator-max-microvolt = <1450000>;
    regulator-ramp-delay = <6001>;
    regulator-boot-on;
    regulator-always-on;
    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-microvolt = <1000000>;
    };
   };

   vdd_arm: DCDC_REG2 {
    regulator-name = "vdd_arm";
    regulator-min-microvolt = <712500>;
    regulator-max-microvolt = <1450000>;
    regulator-ramp-delay = <6001>;
    regulator-boot-on;
    regulator-always-on;
    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-microvolt = <1000000>;
    };
   };

   vcc_ddr: DCDC_REG3 {
    regulator-name = "vcc_ddr";
    regulator-boot-on;
    regulator-always-on;
    regulator-state-mem {
     regulator-on-in-suspend;
    };
   };

   vcc_io: DCDC_REG4 {
    regulator-name = "vcc_io";
    regulator-min-microvolt = <3300000>;
    regulator-max-microvolt = <3300000>;
    regulator-boot-on;
    regulator-always-on;
    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-microvolt = <3300000>;
    };
   };

   vdd_18: LDO_REG1 {
    regulator-name = "vdd_18";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
    regulator-boot-on;
    regulator-always-on;
    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-microvolt = <1800000>;
    };
   };

   vcc_18emmc: LDO_REG2 {
    regulator-name = "vcc_18emmc";
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <1800000>;
    regulator-boot-on;
    regulator-always-on;
    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-microvolt = <1800000>;
    };
   };

   vdd_10: LDO_REG3 {
    regulator-name = "vdd_10";
    regulator-min-microvolt = <1000000>;
    regulator-max-microvolt = <1000000>;
    regulator-boot-on;
    regulator-always-on;
    regulator-state-mem {
     regulator-on-in-suspend;
     regulator-suspend-microvolt = <1000000>;
    };
   };
  };
 };
};

&pinctrl {
 pmic {
  pmic_int_l: pmic-int-l {
  rockchip,pins =
   <2 6 0 &pcfg_pull_up>;
  };
 };
};

# 1 "arch/arm/dts/rk3328-evb-u-boot.dtsi" 1






# 1 "arch/arm/dts/rk3328-u-boot.dtsi" 1






/ {
 aliases {
  mmc0 = &emmc;
  mmc1 = &sdmmc;
 };

 chosen {
  u-boot,spl-boot-order = &sdmmc, &emmc;
  stdout-path = &uart2;
 };

};

&psci {
 u-boot,dm-pre-reloc;
 status = "okay";
};

&cru {
 u-boot,dm-pre-reloc;
};

&crypto {
 u-boot,dm-pre-reloc;
};

&grf {
 u-boot,dm-pre-reloc;
};

&dmc {
 u-boot,dm-pre-reloc;
};

&uart2 {
 u-boot,dm-pre-reloc;
};

&emmc {
 u-boot,dm-spl;
};

&sdmmc {
 u-boot,dm-spl;
};

&saradc {
 u-boot,dm-spl;
 status = "okay";
};

&usb20_otg {
 u-boot,dm-spl;
};

&usb2phy_grf {
 u-boot,dm-spl;
};

&u2phy {
 u-boot,dm-spl;
};

&u2phy_otg {
 u-boot,dm-spl;
};

&u2phy_host {
 u-boot,dm-spl;
};

&usb_host0_ehci {
 u-boot,dm-spl;
};

&pinctrl {
 u-boot,dm-spl;
};

&sdmmc0_bus4 {
 u-boot,dm-spl;
};

&sdmmc0_clk {
 u-boot,dm-spl;
};

&sdmmc0_cmd {
 u-boot,dm-spl;
};

&sdmmc0_dectn {
 u-boot,dm-spl;
};
# 8 "arch/arm/dts/rk3328-evb-u-boot.dtsi" 2

&vcc3v3_sdmmc {
 u-boot,dm-spl;
};

&vcc5v0_otg {
 u-boot,dm-spl;
};
# 302 "arch/arm/dts/.rk3328-evb.dtb.pre.tmp" 2
