digraph "CFG for 'mpn_rshift' function" {
	label="CFG for 'mpn_rshift' function";

	Node0x1b0bab0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%4:\l  %5 = alloca i64*, align 8\l  %6 = alloca i64*, align 8\l  %7 = alloca i64, align 8\l  %8 = alloca i32, align 4\l  %9 = alloca i64, align 8\l  %10 = alloca i64, align 8\l  %11 = alloca i32, align 4\l  %12 = alloca i64, align 8\l  store i64* %0, i64** %5, align 8, !tbaa !793\l  call void @llvm.dbg.declare(metadata i64** %5, metadata !785, metadata\l... !DIExpression()), !dbg !797\l  store i64* %1, i64** %6, align 8, !tbaa !793\l  call void @llvm.dbg.declare(metadata i64** %6, metadata !786, metadata\l... !DIExpression()), !dbg !798\l  store i64 %2, i64* %7, align 8, !tbaa !799\l  call void @llvm.dbg.declare(metadata i64* %7, metadata !787, metadata\l... !DIExpression()), !dbg !801\l  store i32 %3, i32* %8, align 4, !tbaa !802\l  call void @llvm.dbg.declare(metadata i32* %8, metadata !788, metadata\l... !DIExpression()), !dbg !804\l  %13 = bitcast i64* %9 to i8*, !dbg !805\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %13) #23, !dbg !805\l  call void @llvm.dbg.declare(metadata i64* %9, metadata !789, metadata\l... !DIExpression()), !dbg !806\l  %14 = bitcast i64* %10 to i8*, !dbg !805\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %14) #23, !dbg !805\l  call void @llvm.dbg.declare(metadata i64* %10, metadata !790, metadata\l... !DIExpression()), !dbg !807\l  %15 = bitcast i32* %11 to i8*, !dbg !808\l  call void @llvm.lifetime.start.p0i8(i64 4, i8* %15) #23, !dbg !808\l  call void @llvm.dbg.declare(metadata i32* %11, metadata !791, metadata\l... !DIExpression()), !dbg !809\l  %16 = bitcast i64* %12 to i8*, !dbg !810\l  call void @llvm.lifetime.start.p0i8(i64 8, i8* %16) #23, !dbg !810\l  call void @llvm.dbg.declare(metadata i64* %12, metadata !792, metadata\l... !DIExpression()), !dbg !811\l  %17 = load i64, i64* %7, align 8, !dbg !812, !tbaa !799\l  %18 = icmp sge i64 %17, 1, !dbg !812\l  br i1 %18, label %19, label %20, !dbg !815\l|{<s0>T|<s1>F}}"];
	Node0x1b0bab0:s0 -> Node0x1b0bb00;
	Node0x1b0bab0:s1 -> Node0x1b0bb50;
	Node0x1b0bb00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%19:\l19:                                               \l  br label %21, !dbg !815\l}"];
	Node0x1b0bb00 -> Node0x1b0bba0;
	Node0x1b0bb50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#5f7fe870",label="{%20:\l20:                                               \l  call void @__assert_fail(i8* noundef getelementptr inbounds ([7 x i8], [7 x\l... i8]* @.str.3.78, i64 0, i64 0), i8* noundef getelementptr inbounds ([18 x\l... i8], [18 x i8]* @.str.1.74, i64 0, i64 0), i32 noundef 698, i8* noundef\l... getelementptr inbounds ([65 x i8], [65 x i8]*\l... @__PRETTY_FUNCTION__.mpn_rshift, i64 0, i64 0)) #24, !dbg !812\l  unreachable, !dbg !812\l}"];
	Node0x1b0bba0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%21:\l21:                                               \l  %22 = load i32, i32* %8, align 4, !dbg !816, !tbaa !802\l  %23 = icmp uge i32 %22, 1, !dbg !816\l  br i1 %23, label %24, label %25, !dbg !819\l|{<s0>T|<s1>F}}"];
	Node0x1b0bba0:s0 -> Node0x1b0bbf0;
	Node0x1b0bba0:s1 -> Node0x1b0bc40;
	Node0x1b0bbf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%24:\l24:                                               \l  br label %26, !dbg !819\l}"];
	Node0x1b0bbf0 -> Node0x1b0bc90;
	Node0x1b0bc40 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#5f7fe870",label="{%25:\l25:                                               \l  call void @__assert_fail(i8* noundef getelementptr inbounds ([9 x i8], [9 x\l... i8]* @.str.8.83, i64 0, i64 0), i8* noundef getelementptr inbounds ([18 x\l... i8], [18 x i8]* @.str.1.74, i64 0, i64 0), i32 noundef 699, i8* noundef\l... getelementptr inbounds ([65 x i8], [65 x i8]*\l... @__PRETTY_FUNCTION__.mpn_rshift, i64 0, i64 0)) #24, !dbg !816\l  unreachable, !dbg !816\l}"];
	Node0x1b0bc90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%26:\l26:                                               \l  %27 = load i32, i32* %8, align 4, !dbg !820, !tbaa !802\l  %28 = zext i32 %27 to i64, !dbg !820\l  %29 = icmp ult i64 %28, 64, !dbg !820\l  br i1 %29, label %30, label %31, !dbg !823\l|{<s0>T|<s1>F}}"];
	Node0x1b0bc90:s0 -> Node0x1b0bce0;
	Node0x1b0bc90:s1 -> Node0x1b0bd30;
	Node0x1b0bce0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%30:\l30:                                               \l  br label %32, !dbg !823\l}"];
	Node0x1b0bce0 -> Node0x1b0bd80;
	Node0x1b0bd30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#5f7fe870",label="{%31:\l31:                                               \l  call void @__assert_fail(i8* noundef getelementptr inbounds ([20 x i8], [20\l... x i8]* @.str.9.84, i64 0, i64 0), i8* noundef getelementptr inbounds ([18 x\l... i8], [18 x i8]* @.str.1.74, i64 0, i64 0), i32 noundef 700, i8* noundef\l... getelementptr inbounds ([65 x i8], [65 x i8]*\l... @__PRETTY_FUNCTION__.mpn_rshift, i64 0, i64 0)) #24, !dbg !820\l  unreachable, !dbg !820\l}"];
	Node0x1b0bd80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%32:\l32:                                               \l  %33 = load i32, i32* %8, align 4, !dbg !824, !tbaa !802\l  %34 = zext i32 %33 to i64, !dbg !824\l  %35 = sub i64 64, %34, !dbg !825\l  %36 = trunc i64 %35 to i32, !dbg !826\l  store i32 %36, i32* %11, align 4, !dbg !827, !tbaa !802\l  %37 = load i64*, i64** %6, align 8, !dbg !828, !tbaa !793\l  %38 = getelementptr inbounds i64, i64* %37, i32 1, !dbg !828\l  store i64* %38, i64** %6, align 8, !dbg !828, !tbaa !793\l  %39 = load i64, i64* %37, align 8, !dbg !829, !tbaa !799\l  store i64 %39, i64* %9, align 8, !dbg !830, !tbaa !799\l  %40 = load i64, i64* %9, align 8, !dbg !831, !tbaa !799\l  %41 = load i32, i32* %11, align 4, !dbg !832, !tbaa !802\l  %42 = zext i32 %41 to i64, !dbg !833\l  %43 = shl i64 %40, %42, !dbg !833\l  store i64 %43, i64* %12, align 8, !dbg !834, !tbaa !799\l  %44 = load i64, i64* %9, align 8, !dbg !835, !tbaa !799\l  %45 = load i32, i32* %8, align 4, !dbg !836, !tbaa !802\l  %46 = zext i32 %45 to i64, !dbg !837\l  %47 = lshr i64 %44, %46, !dbg !837\l  store i64 %47, i64* %10, align 8, !dbg !838, !tbaa !799\l  br label %48, !dbg !839\l}"];
	Node0x1b0bd80 -> Node0x1b0bdd0;
	Node0x1b0bdd0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%48:\l48:                                               \l  %49 = load i64, i64* %7, align 8, !dbg !840, !tbaa !799\l  %50 = add nsw i64 %49, -1, !dbg !840\l  store i64 %50, i64* %7, align 8, !dbg !840, !tbaa !799\l  %51 = icmp ne i64 %50, 0, !dbg !841\l  br i1 %51, label %52, label %68, !dbg !839\l|{<s0>T|<s1>F}}"];
	Node0x1b0bdd0:s0 -> Node0x1b0be20;
	Node0x1b0bdd0:s1 -> Node0x1b0be70;
	Node0x1b0be20 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%52:\l52:                                               \l  %53 = load i64*, i64** %6, align 8, !dbg !842, !tbaa !793\l  %54 = getelementptr inbounds i64, i64* %53, i32 1, !dbg !842\l  store i64* %54, i64** %6, align 8, !dbg !842, !tbaa !793\l  %55 = load i64, i64* %53, align 8, !dbg !844, !tbaa !799\l  store i64 %55, i64* %9, align 8, !dbg !845, !tbaa !799\l  %56 = load i64, i64* %10, align 8, !dbg !846, !tbaa !799\l  %57 = load i64, i64* %9, align 8, !dbg !847, !tbaa !799\l  %58 = load i32, i32* %11, align 4, !dbg !848, !tbaa !802\l  %59 = zext i32 %58 to i64, !dbg !849\l  %60 = shl i64 %57, %59, !dbg !849\l  %61 = or i64 %56, %60, !dbg !850\l  %62 = load i64*, i64** %5, align 8, !dbg !851, !tbaa !793\l  %63 = getelementptr inbounds i64, i64* %62, i32 1, !dbg !851\l  store i64* %63, i64** %5, align 8, !dbg !851, !tbaa !793\l  store i64 %61, i64* %62, align 8, !dbg !852, !tbaa !799\l  %64 = load i64, i64* %9, align 8, !dbg !853, !tbaa !799\l  %65 = load i32, i32* %8, align 4, !dbg !854, !tbaa !802\l  %66 = zext i32 %65 to i64, !dbg !855\l  %67 = lshr i64 %64, %66, !dbg !855\l  store i64 %67, i64* %10, align 8, !dbg !856, !tbaa !799\l  br label %48, !dbg !839, !llvm.loop !857\l}"];
	Node0x1b0be20 -> Node0x1b0bdd0;
	Node0x1b0be70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%68:\l68:                                               \l  %69 = load i64, i64* %10, align 8, !dbg !861, !tbaa !799\l  %70 = load i64*, i64** %5, align 8, !dbg !862, !tbaa !793\l  store i64 %69, i64* %70, align 8, !dbg !863, !tbaa !799\l  %71 = load i64, i64* %12, align 8, !dbg !864, !tbaa !799\l  %72 = bitcast i64* %12 to i8*, !dbg !865\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %72) #23, !dbg !865\l  %73 = bitcast i32* %11 to i8*, !dbg !865\l  call void @llvm.lifetime.end.p0i8(i64 4, i8* %73) #23, !dbg !865\l  %74 = bitcast i64* %10 to i8*, !dbg !865\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %74) #23, !dbg !865\l  %75 = bitcast i64* %9 to i8*, !dbg !865\l  call void @llvm.lifetime.end.p0i8(i64 8, i8* %75) #23, !dbg !865\l  ret i64 %71, !dbg !866\l}"];
}
