Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Mar 12 15:28:19 2023
| Host         : Z2-R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rooth_soc_timing_summary_routed.rpt -pb rooth_soc_timing_summary_routed.pb -rpx rooth_soc_timing_summary_routed.rpx -warn_on_violation
| Design       : rooth_soc
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 234 register/latch pins with no clock driven by root clock pin: jtag_TCK (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: refer_rst_n (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: soc_rst_key_n (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: clk_pll_inst/inst/plle2_adv_inst/LOCKED (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_ctrl_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: gpio_0/gpio_data_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_count_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_ctrl_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: timer_0/timer_value_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_halt_req_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/dm_mem_addr_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/need_resp_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/rx/recv_data_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/rx/recv_data_reg[34]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/rx/recv_data_reg[35]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/rx/recv_data_reg[36]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/rx/recv_data_reg[38]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_jtag_top/u_jtag_dm/rx/recv_rdy_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/csr_wr_data_o_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_alu_res_ctrl_0/inv_access_mem_hold_o_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_clinet_0/csr_state_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_clinet_0/csr_state_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_clinet_0/csr_state_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_clinet_0/csr_state_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_clinet_0/csr_state_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_clinet_0/int_assert_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/cycle_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mcause_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mepc_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mie_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mscratch_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mstatus_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_csr_reg_0/mtvec_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_div_0/ready_o_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/acess_mem_flag_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_o_reg[9]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_op_o_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/alu_res_op_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_rd_data_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_adder_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/csr_wr_en_o_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/inst_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/inst_o_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/inst_o_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/inst_o_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/inst_o_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/inst_o_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/inst_o_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/inst_o_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/inst_o_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/inst_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/reg_wr_adder_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/reg_wr_adder_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/reg_wr_adder_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/reg_wr_adder_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/reg_wr_adder_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_as_0/reg_wr_en_o_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_op_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_op_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_op_o_reg[1]_rep/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_op_o_reg[2]_rep/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_op_o_reg[2]_rep__0/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_op_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_op_o_reg[3]_rep/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_op_o_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_res_op_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_res_op_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/branch_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/branch_o_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/branch_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/imm_o_reg[9]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/inst_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/inst_o_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/inst_o_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/inst_o_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/inst_o_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/inst_o_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/inst_o_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/jump_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/jump_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/pc_adder_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/reg1_rd_adder_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/reg1_rd_adder_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/reg1_rd_adder_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/reg1_rd_adder_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/reg1_rd_adder_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/reg2_rd_adder_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/reg2_rd_adder_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/reg2_rd_adder_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/reg2_rd_adder_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_ex_0/reg2_rd_adder_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/csr_wr_en_o_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[10]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[11]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[12]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[13]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[14]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[15]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[16]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[17]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[18]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[19]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[20]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[21]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[22]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[23]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[24]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[25]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[26]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[27]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[28]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[2]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[30]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[31]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[3]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[4]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[5]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[6]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[7]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[8]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/inst_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_adder_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_adder_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_adder_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_adder_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_adder_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_data_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_if_wb_0/reg_wr_en_o_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_pc_reg_0/curr_pc_o_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[0][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[10][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[11][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[12][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[13][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[14][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[15][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[16][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[17][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[18][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[19][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[1][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[20][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[21][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[22][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[23][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[24][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[25][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[26][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[27][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[28][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[29][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[2][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[30][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[31][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[3][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[4][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[5][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[6][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[7][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[8][9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_rooth_0/u_regs_file_0/register_reg[9][9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/current_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/current_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/current_state_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPADOP[1] (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_ctrl_top/u_sd_init/div_clk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_ctrl_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_data_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_spi_O/spi_status_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_baud_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_ctrl_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_rx_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_rx_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_rx_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_rx_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_rx_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_rx_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_rx_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_rx_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_status_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: uart_0/uart_status_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1060 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.619        0.000                      0                 7146        0.083        0.000                      0                 7146        7.000        0.000                       0                  3296  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
refer_clk           {0.000 10.000}     20.000          50.000          
  clk_out1_clk_pll  {0.000 10.000}     20.000          50.000          
  clk_out2_clk_pll  {10.000 20.000}    20.000          50.000          
  clkfbout_clk_pll  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
refer_clk                                                                                                                                                             7.000        0.000                       0                     1  
  clk_out1_clk_pll        1.619        0.000                      0                 7038        0.083        0.000                      0                 7038        9.500        0.000                       0                  3250  
  clk_out2_clk_pll       17.296        0.000                      0                   75        0.220        0.000                      0                   75        9.500        0.000                       0                    42  
  clkfbout_clk_pll                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_pll  clk_out1_clk_pll        7.244        0.000                      0                   45        9.681        0.000                      0                   45  
clk_out1_clk_pll  clk_out2_clk_pll        7.302        0.000                      0                   17        9.860        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  refer_clk
  To Clock:  refer_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         refer_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { refer_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_pll
  To Clock:  clk_out1_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        1.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        17.984ns  (logic 4.299ns (23.904%)  route 13.685ns (76.096%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT4=2 LUT5=5 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 18.462 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.880ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.511    -1.880    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X96Y20         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y20         FDCE (Prop_fdce_C_Q)         0.433    -1.447 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/Q
                         net (fo=13, routed)          0.971    -0.476    u_jtag_top/u_jtag_dm/rx/rx_data[37]
    SLICE_X95Y22         LUT4 (Prop_lut4_I1_O)        0.105    -0.371 r  u_jtag_top/u_jtag_dm/rx/dmcontrol[31]_i_2/O
                         net (fo=2, routed)           0.348    -0.022    u_jtag_top/u_jtag_dm/rx/dmcontrol[31]_i_2_n_3
    SLICE_X96Y22         LUT6 (Prop_lut6_I4_O)        0.105     0.083 r  u_jtag_top/u_jtag_dm/rx/next_pc_four_o_reg_i_9/O
                         net (fo=24, routed)          1.567     1.650    u_rooth_0/u_if_as_0/m2_req_i
    SLICE_X66Y26         LUT5 (Prop_lut5_I4_O)        0.115     1.765 f  u_rooth_0/u_if_as_0/p_inst_o[31]_i_3/O
                         net (fo=40, routed)          0.775     2.539    u_rooth_0/u_if_as_0/curr_pc_o_reg[31]
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.264     2.803 f  u_rooth_0/u_if_as_0/timer_value[31]_i_11/O
                         net (fo=2, routed)           0.352     3.156    u_jtag_top/u_jtag_dm/rx/timer_value[31]_i_3_1
    SLICE_X63Y22         LUT6 (Prop_lut6_I3_O)        0.105     3.261 r  u_jtag_top/u_jtag_dm/rx/p_inst_o[31]_i_17/O
                         net (fo=64, routed)          0.964     4.224    u_rooth_0/u_if_as_0/u_inst_mem_0_i_122_0
    SLICE_X75Y17         LUT5 (Prop_lut5_I1_O)        0.105     4.329 r  u_rooth_0/u_if_as_0/u_inst_mem_0_i_148/O
                         net (fo=2, routed)           0.664     4.993    u_rooth_0/u_if_as_0/u_inst_mem_0_i_148_n_3
    SLICE_X76Y24         LUT6 (Prop_lut6_I3_O)        0.105     5.098 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_29/O
                         net (fo=2, routed)           0.624     5.722    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_29_n_3
    SLICE_X73Y26         LUT6 (Prop_lut6_I4_O)        0.105     5.827 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_19/O
                         net (fo=19, routed)          0.765     6.592    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_19_n_3
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.105     6.697 f  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_3/O
                         net (fo=1, routed)           0.263     6.960    u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_3_n_3
    SLICE_X76Y33         LUT6 (Prop_lut6_I4_O)        0.105     7.065 r  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_2/O
                         net (fo=2, routed)           0.381     7.446    u_rooth_0/u_if_wb_0/rs2_data_o_reg[28][5]
    SLICE_X77Y33         LUT6 (Prop_lut6_I4_O)        0.105     7.551 r  u_rooth_0/u_if_wb_0/rs2_data_o[7]_i_2/O
                         net (fo=3, routed)           0.664     8.215    u_rooth_0/u_if_ex_0/rs2_data_o_reg[31][3]
    SLICE_X66Y35         LUT5 (Prop_lut5_I0_O)        0.105     8.320 r  u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     8.320    u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_7_n_3
    SLICE_X66Y35         MUXF7 (Prop_muxf7_I1_O)      0.178     8.498 r  u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_4/O
                         net (fo=11, routed)          0.694     9.192    u_rooth_0/u_if_ex_0/ex_alu_src2[7]
    SLICE_X65Y44         LUT2 (Prop_lut2_I0_O)        0.241     9.433 r  u_rooth_0/u_if_ex_0/alu_res_o[7]_i_29/O
                         net (fo=1, routed)           0.000     9.433    u_rooth_0/u_if_ex_0/alu_res_o[7]_i_29_n_3
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.765 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.765    u_rooth_0/u_if_ex_0/alu_res_o_reg[7]_i_23_n_3
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.863 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.863    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25_n_3
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.961 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.961    u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_22_n_3
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.226 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_36/O[1]
                         net (fo=2, routed)           0.671    10.897    u_rooth_0/u_if_de_0/sel0[16]
    SLICE_X66Y47         LUT4 (Prop_lut4_I2_O)        0.250    11.147 f  u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_33/O
                         net (fo=1, routed)           0.232    11.379    u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_33_n_3
    SLICE_X66Y48         LUT5 (Prop_lut5_I4_O)        0.105    11.484 r  u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_22/O
                         net (fo=1, routed)           0.661    12.145    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_1
    SLICE_X66Y50         LUT6 (Prop_lut6_I5_O)        0.105    12.250 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17/O
                         net (fo=1, routed)           0.553    12.803    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17_n_3
    SLICE_X68Y41         LUT5 (Prop_lut5_I3_O)        0.105    12.908 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11/O
                         net (fo=1, routed)           0.372    13.279    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_n_3
    SLICE_X68Y40         LUT6 (Prop_lut6_I0_O)        0.105    13.384 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7/O
                         net (fo=1, routed)           0.000    13.384    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7_n_3
    SLICE_X68Y40         MUXF7 (Prop_muxf7_I0_O)      0.178    13.562 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3/O
                         net (fo=2, routed)           0.552    14.115    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3_n_3
    SLICE_X68Y35         LUT6 (Prop_lut6_I3_O)        0.252    14.367 f  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=145, routed)         1.232    15.599    u_rooth_0/u_if_de_0/flow_ex[0]
    SLICE_X59Y32         LUT2 (Prop_lut2_I1_O)        0.125    15.724 r  u_rooth_0/u_if_de_0/pc_adder_o[10]_i_1__0/O
                         net (fo=1, routed)           0.380    16.104    u_rooth_0/u_if_ex_0/pc_adder_o_reg[31]_0[10]
    SLICE_X59Y32         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.297    18.462    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X59Y32         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]/C
                         clock pessimism             -0.461    18.002    
                         clock uncertainty           -0.062    17.940    
    SLICE_X59Y32         FDRE (Setup_fdre_C_D)       -0.217    17.723    u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]
  -------------------------------------------------------------------
                         required time                         17.723    
                         arrival time                         -16.104    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.712ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/pc_adder_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        17.891ns  (logic 4.279ns (23.918%)  route 13.612ns (76.082%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT4=2 LUT5=5 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 18.462 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.880ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.511    -1.880    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X96Y20         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y20         FDCE (Prop_fdce_C_Q)         0.433    -1.447 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/Q
                         net (fo=13, routed)          0.971    -0.476    u_jtag_top/u_jtag_dm/rx/rx_data[37]
    SLICE_X95Y22         LUT4 (Prop_lut4_I1_O)        0.105    -0.371 r  u_jtag_top/u_jtag_dm/rx/dmcontrol[31]_i_2/O
                         net (fo=2, routed)           0.348    -0.022    u_jtag_top/u_jtag_dm/rx/dmcontrol[31]_i_2_n_3
    SLICE_X96Y22         LUT6 (Prop_lut6_I4_O)        0.105     0.083 r  u_jtag_top/u_jtag_dm/rx/next_pc_four_o_reg_i_9/O
                         net (fo=24, routed)          1.567     1.650    u_rooth_0/u_if_as_0/m2_req_i
    SLICE_X66Y26         LUT5 (Prop_lut5_I4_O)        0.115     1.765 f  u_rooth_0/u_if_as_0/p_inst_o[31]_i_3/O
                         net (fo=40, routed)          0.775     2.539    u_rooth_0/u_if_as_0/curr_pc_o_reg[31]
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.264     2.803 f  u_rooth_0/u_if_as_0/timer_value[31]_i_11/O
                         net (fo=2, routed)           0.352     3.156    u_jtag_top/u_jtag_dm/rx/timer_value[31]_i_3_1
    SLICE_X63Y22         LUT6 (Prop_lut6_I3_O)        0.105     3.261 r  u_jtag_top/u_jtag_dm/rx/p_inst_o[31]_i_17/O
                         net (fo=64, routed)          0.964     4.224    u_rooth_0/u_if_as_0/u_inst_mem_0_i_122_0
    SLICE_X75Y17         LUT5 (Prop_lut5_I1_O)        0.105     4.329 r  u_rooth_0/u_if_as_0/u_inst_mem_0_i_148/O
                         net (fo=2, routed)           0.664     4.993    u_rooth_0/u_if_as_0/u_inst_mem_0_i_148_n_3
    SLICE_X76Y24         LUT6 (Prop_lut6_I3_O)        0.105     5.098 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_29/O
                         net (fo=2, routed)           0.624     5.722    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_29_n_3
    SLICE_X73Y26         LUT6 (Prop_lut6_I4_O)        0.105     5.827 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_19/O
                         net (fo=19, routed)          0.765     6.592    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_19_n_3
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.105     6.697 f  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_3/O
                         net (fo=1, routed)           0.263     6.960    u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_3_n_3
    SLICE_X76Y33         LUT6 (Prop_lut6_I4_O)        0.105     7.065 r  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_2/O
                         net (fo=2, routed)           0.381     7.446    u_rooth_0/u_if_wb_0/rs2_data_o_reg[28][5]
    SLICE_X77Y33         LUT6 (Prop_lut6_I4_O)        0.105     7.551 r  u_rooth_0/u_if_wb_0/rs2_data_o[7]_i_2/O
                         net (fo=3, routed)           0.664     8.215    u_rooth_0/u_if_ex_0/rs2_data_o_reg[31][3]
    SLICE_X66Y35         LUT5 (Prop_lut5_I0_O)        0.105     8.320 r  u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     8.320    u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_7_n_3
    SLICE_X66Y35         MUXF7 (Prop_muxf7_I1_O)      0.178     8.498 r  u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_4/O
                         net (fo=11, routed)          0.694     9.192    u_rooth_0/u_if_ex_0/ex_alu_src2[7]
    SLICE_X65Y44         LUT2 (Prop_lut2_I0_O)        0.241     9.433 r  u_rooth_0/u_if_ex_0/alu_res_o[7]_i_29/O
                         net (fo=1, routed)           0.000     9.433    u_rooth_0/u_if_ex_0/alu_res_o[7]_i_29_n_3
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.765 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.765    u_rooth_0/u_if_ex_0/alu_res_o_reg[7]_i_23_n_3
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.863 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.863    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25_n_3
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.961 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.961    u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_22_n_3
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.226 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_36/O[1]
                         net (fo=2, routed)           0.671    10.897    u_rooth_0/u_if_de_0/sel0[16]
    SLICE_X66Y47         LUT4 (Prop_lut4_I2_O)        0.250    11.147 f  u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_33/O
                         net (fo=1, routed)           0.232    11.379    u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_33_n_3
    SLICE_X66Y48         LUT5 (Prop_lut5_I4_O)        0.105    11.484 r  u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_22/O
                         net (fo=1, routed)           0.661    12.145    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_1
    SLICE_X66Y50         LUT6 (Prop_lut6_I5_O)        0.105    12.250 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17/O
                         net (fo=1, routed)           0.553    12.803    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17_n_3
    SLICE_X68Y41         LUT5 (Prop_lut5_I3_O)        0.105    12.908 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11/O
                         net (fo=1, routed)           0.372    13.279    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_n_3
    SLICE_X68Y40         LUT6 (Prop_lut6_I0_O)        0.105    13.384 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7/O
                         net (fo=1, routed)           0.000    13.384    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7_n_3
    SLICE_X68Y40         MUXF7 (Prop_muxf7_I0_O)      0.178    13.562 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3/O
                         net (fo=2, routed)           0.552    14.115    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3_n_3
    SLICE_X68Y35         LUT6 (Prop_lut6_I3_O)        0.252    14.367 f  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=145, routed)         1.048    15.415    u_rooth_0/u_if_de_0/flow_ex[0]
    SLICE_X58Y32         LUT2 (Prop_lut2_I1_O)        0.105    15.520 r  u_rooth_0/u_if_de_0/pc_adder_o[1]_i_1__0/O
                         net (fo=1, routed)           0.490    16.010    u_rooth_0/u_if_ex_0/pc_adder_o_reg[31]_0[1]
    SLICE_X59Y32         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.297    18.462    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X59Y32         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[1]/C
                         clock pessimism             -0.461    18.002    
                         clock uncertainty           -0.062    17.940    
    SLICE_X59Y32         FDRE (Setup_fdre_C_D)       -0.218    17.722    u_rooth_0/u_if_ex_0/pc_adder_o_reg[1]
  -------------------------------------------------------------------
                         required time                         17.722    
                         arrival time                         -16.010    
  -------------------------------------------------------------------
                         slack                                  1.712    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/pc_adder_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        17.796ns  (logic 4.299ns (24.157%)  route 13.497ns (75.843%))
  Logic Levels:           26  (CARRY4=4 LUT2=2 LUT4=2 LUT5=5 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 18.464 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.880ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.511    -1.880    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X96Y20         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y20         FDCE (Prop_fdce_C_Q)         0.433    -1.447 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/Q
                         net (fo=13, routed)          0.971    -0.476    u_jtag_top/u_jtag_dm/rx/rx_data[37]
    SLICE_X95Y22         LUT4 (Prop_lut4_I1_O)        0.105    -0.371 r  u_jtag_top/u_jtag_dm/rx/dmcontrol[31]_i_2/O
                         net (fo=2, routed)           0.348    -0.022    u_jtag_top/u_jtag_dm/rx/dmcontrol[31]_i_2_n_3
    SLICE_X96Y22         LUT6 (Prop_lut6_I4_O)        0.105     0.083 r  u_jtag_top/u_jtag_dm/rx/next_pc_four_o_reg_i_9/O
                         net (fo=24, routed)          1.567     1.650    u_rooth_0/u_if_as_0/m2_req_i
    SLICE_X66Y26         LUT5 (Prop_lut5_I4_O)        0.115     1.765 f  u_rooth_0/u_if_as_0/p_inst_o[31]_i_3/O
                         net (fo=40, routed)          0.775     2.539    u_rooth_0/u_if_as_0/curr_pc_o_reg[31]
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.264     2.803 f  u_rooth_0/u_if_as_0/timer_value[31]_i_11/O
                         net (fo=2, routed)           0.352     3.156    u_jtag_top/u_jtag_dm/rx/timer_value[31]_i_3_1
    SLICE_X63Y22         LUT6 (Prop_lut6_I3_O)        0.105     3.261 r  u_jtag_top/u_jtag_dm/rx/p_inst_o[31]_i_17/O
                         net (fo=64, routed)          0.964     4.224    u_rooth_0/u_if_as_0/u_inst_mem_0_i_122_0
    SLICE_X75Y17         LUT5 (Prop_lut5_I1_O)        0.105     4.329 r  u_rooth_0/u_if_as_0/u_inst_mem_0_i_148/O
                         net (fo=2, routed)           0.664     4.993    u_rooth_0/u_if_as_0/u_inst_mem_0_i_148_n_3
    SLICE_X76Y24         LUT6 (Prop_lut6_I3_O)        0.105     5.098 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_29/O
                         net (fo=2, routed)           0.624     5.722    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_29_n_3
    SLICE_X73Y26         LUT6 (Prop_lut6_I4_O)        0.105     5.827 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_19/O
                         net (fo=19, routed)          0.765     6.592    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_19_n_3
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.105     6.697 f  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_3/O
                         net (fo=1, routed)           0.263     6.960    u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_3_n_3
    SLICE_X76Y33         LUT6 (Prop_lut6_I4_O)        0.105     7.065 r  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_2/O
                         net (fo=2, routed)           0.381     7.446    u_rooth_0/u_if_wb_0/rs2_data_o_reg[28][5]
    SLICE_X77Y33         LUT6 (Prop_lut6_I4_O)        0.105     7.551 r  u_rooth_0/u_if_wb_0/rs2_data_o[7]_i_2/O
                         net (fo=3, routed)           0.664     8.215    u_rooth_0/u_if_ex_0/rs2_data_o_reg[31][3]
    SLICE_X66Y35         LUT5 (Prop_lut5_I0_O)        0.105     8.320 r  u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     8.320    u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_7_n_3
    SLICE_X66Y35         MUXF7 (Prop_muxf7_I1_O)      0.178     8.498 r  u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_4/O
                         net (fo=11, routed)          0.694     9.192    u_rooth_0/u_if_ex_0/ex_alu_src2[7]
    SLICE_X65Y44         LUT2 (Prop_lut2_I0_O)        0.241     9.433 r  u_rooth_0/u_if_ex_0/alu_res_o[7]_i_29/O
                         net (fo=1, routed)           0.000     9.433    u_rooth_0/u_if_ex_0/alu_res_o[7]_i_29_n_3
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.765 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.765    u_rooth_0/u_if_ex_0/alu_res_o_reg[7]_i_23_n_3
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.863 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.863    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25_n_3
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.961 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.961    u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_22_n_3
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.226 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_36/O[1]
                         net (fo=2, routed)           0.671    10.897    u_rooth_0/u_if_de_0/sel0[16]
    SLICE_X66Y47         LUT4 (Prop_lut4_I2_O)        0.250    11.147 f  u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_33/O
                         net (fo=1, routed)           0.232    11.379    u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_33_n_3
    SLICE_X66Y48         LUT5 (Prop_lut5_I4_O)        0.105    11.484 r  u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_22/O
                         net (fo=1, routed)           0.661    12.145    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_1
    SLICE_X66Y50         LUT6 (Prop_lut6_I5_O)        0.105    12.250 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17/O
                         net (fo=1, routed)           0.553    12.803    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17_n_3
    SLICE_X68Y41         LUT5 (Prop_lut5_I3_O)        0.105    12.908 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11/O
                         net (fo=1, routed)           0.372    13.279    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_n_3
    SLICE_X68Y40         LUT6 (Prop_lut6_I0_O)        0.105    13.384 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7/O
                         net (fo=1, routed)           0.000    13.384    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7_n_3
    SLICE_X68Y40         MUXF7 (Prop_muxf7_I0_O)      0.178    13.562 f  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3/O
                         net (fo=2, routed)           0.552    14.115    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3_n_3
    SLICE_X68Y35         LUT6 (Prop_lut6_I3_O)        0.252    14.367 f  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=145, routed)         1.019    15.386    u_rooth_0/u_if_de_0/flow_ex[0]
    SLICE_X58Y35         LUT2 (Prop_lut2_I1_O)        0.125    15.511 r  u_rooth_0/u_if_de_0/pc_adder_o[4]_i_1__0/O
                         net (fo=1, routed)           0.405    15.916    u_rooth_0/u_if_ex_0/pc_adder_o_reg[31]_0[4]
    SLICE_X59Y35         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.299    18.464    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X59Y35         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[4]/C
                         clock pessimism             -0.461    18.004    
                         clock uncertainty           -0.062    17.942    
    SLICE_X59Y35         FDRE (Setup_fdre_C_D)       -0.218    17.724    u_rooth_0/u_if_ex_0/pc_adder_o_reg[4]
  -------------------------------------------------------------------
                         required time                         17.724    
                         arrival time                         -15.916    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.958ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        17.531ns  (logic 4.284ns (24.436%)  route 13.247ns (75.564%))
  Logic Levels:           26  (CARRY4=4 LUT2=1 LUT4=2 LUT5=6 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 18.462 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.880ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.511    -1.880    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X96Y20         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y20         FDCE (Prop_fdce_C_Q)         0.433    -1.447 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/Q
                         net (fo=13, routed)          0.971    -0.476    u_jtag_top/u_jtag_dm/rx/rx_data[37]
    SLICE_X95Y22         LUT4 (Prop_lut4_I1_O)        0.105    -0.371 r  u_jtag_top/u_jtag_dm/rx/dmcontrol[31]_i_2/O
                         net (fo=2, routed)           0.348    -0.022    u_jtag_top/u_jtag_dm/rx/dmcontrol[31]_i_2_n_3
    SLICE_X96Y22         LUT6 (Prop_lut6_I4_O)        0.105     0.083 r  u_jtag_top/u_jtag_dm/rx/next_pc_four_o_reg_i_9/O
                         net (fo=24, routed)          1.567     1.650    u_rooth_0/u_if_as_0/m2_req_i
    SLICE_X66Y26         LUT5 (Prop_lut5_I4_O)        0.115     1.765 f  u_rooth_0/u_if_as_0/p_inst_o[31]_i_3/O
                         net (fo=40, routed)          0.775     2.539    u_rooth_0/u_if_as_0/curr_pc_o_reg[31]
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.264     2.803 f  u_rooth_0/u_if_as_0/timer_value[31]_i_11/O
                         net (fo=2, routed)           0.352     3.156    u_jtag_top/u_jtag_dm/rx/timer_value[31]_i_3_1
    SLICE_X63Y22         LUT6 (Prop_lut6_I3_O)        0.105     3.261 r  u_jtag_top/u_jtag_dm/rx/p_inst_o[31]_i_17/O
                         net (fo=64, routed)          0.964     4.224    u_rooth_0/u_if_as_0/u_inst_mem_0_i_122_0
    SLICE_X75Y17         LUT5 (Prop_lut5_I1_O)        0.105     4.329 r  u_rooth_0/u_if_as_0/u_inst_mem_0_i_148/O
                         net (fo=2, routed)           0.664     4.993    u_rooth_0/u_if_as_0/u_inst_mem_0_i_148_n_3
    SLICE_X76Y24         LUT6 (Prop_lut6_I3_O)        0.105     5.098 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_29/O
                         net (fo=2, routed)           0.624     5.722    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_29_n_3
    SLICE_X73Y26         LUT6 (Prop_lut6_I4_O)        0.105     5.827 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_19/O
                         net (fo=19, routed)          0.765     6.592    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_19_n_3
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.105     6.697 f  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_3/O
                         net (fo=1, routed)           0.263     6.960    u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_3_n_3
    SLICE_X76Y33         LUT6 (Prop_lut6_I4_O)        0.105     7.065 r  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_2/O
                         net (fo=2, routed)           0.381     7.446    u_rooth_0/u_if_wb_0/rs2_data_o_reg[28][5]
    SLICE_X77Y33         LUT6 (Prop_lut6_I4_O)        0.105     7.551 r  u_rooth_0/u_if_wb_0/rs2_data_o[7]_i_2/O
                         net (fo=3, routed)           0.664     8.215    u_rooth_0/u_if_ex_0/rs2_data_o_reg[31][3]
    SLICE_X66Y35         LUT5 (Prop_lut5_I0_O)        0.105     8.320 r  u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     8.320    u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_7_n_3
    SLICE_X66Y35         MUXF7 (Prop_muxf7_I1_O)      0.178     8.498 r  u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_4/O
                         net (fo=11, routed)          0.694     9.192    u_rooth_0/u_if_ex_0/ex_alu_src2[7]
    SLICE_X65Y44         LUT2 (Prop_lut2_I0_O)        0.241     9.433 r  u_rooth_0/u_if_ex_0/alu_res_o[7]_i_29/O
                         net (fo=1, routed)           0.000     9.433    u_rooth_0/u_if_ex_0/alu_res_o[7]_i_29_n_3
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.765 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.765    u_rooth_0/u_if_ex_0/alu_res_o_reg[7]_i_23_n_3
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.863 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.863    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25_n_3
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.961 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.961    u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_22_n_3
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.226 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_36/O[1]
                         net (fo=2, routed)           0.671    10.897    u_rooth_0/u_if_de_0/sel0[16]
    SLICE_X66Y47         LUT4 (Prop_lut4_I2_O)        0.250    11.147 f  u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_33/O
                         net (fo=1, routed)           0.232    11.379    u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_33_n_3
    SLICE_X66Y48         LUT5 (Prop_lut5_I4_O)        0.105    11.484 r  u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_22/O
                         net (fo=1, routed)           0.661    12.145    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_1
    SLICE_X66Y50         LUT6 (Prop_lut6_I5_O)        0.105    12.250 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17/O
                         net (fo=1, routed)           0.553    12.803    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17_n_3
    SLICE_X68Y41         LUT5 (Prop_lut5_I3_O)        0.105    12.908 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11/O
                         net (fo=1, routed)           0.372    13.279    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_n_3
    SLICE_X68Y40         LUT6 (Prop_lut6_I0_O)        0.105    13.384 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7/O
                         net (fo=1, routed)           0.000    13.384    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7_n_3
    SLICE_X68Y40         MUXF7 (Prop_muxf7_I0_O)      0.178    13.562 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3/O
                         net (fo=2, routed)           0.552    14.115    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3_n_3
    SLICE_X68Y35         LUT6 (Prop_lut6_I3_O)        0.252    14.367 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=145, routed)         0.355    14.721    u_rooth_0/u_if_ex_0/flow_ex[0]
    SLICE_X68Y35         LUT5 (Prop_lut5_I0_O)        0.110    14.831 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_1/O
                         net (fo=144, routed)         0.820    15.651    u_rooth_0/u_if_ex_0/inst_o[31]_i_1_n_3
    SLICE_X59Y32         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.297    18.462    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X59Y32         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]/C
                         clock pessimism             -0.461    18.002    
                         clock uncertainty           -0.062    17.940    
    SLICE_X59Y32         FDRE (Setup_fdre_C_CE)      -0.331    17.609    u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]
  -------------------------------------------------------------------
                         required time                         17.609    
                         arrival time                         -15.651    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             1.958ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/pc_adder_o_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        17.531ns  (logic 4.284ns (24.436%)  route 13.247ns (75.564%))
  Logic Levels:           26  (CARRY4=4 LUT2=1 LUT4=2 LUT5=6 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 18.462 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.880ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.511    -1.880    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X96Y20         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y20         FDCE (Prop_fdce_C_Q)         0.433    -1.447 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/Q
                         net (fo=13, routed)          0.971    -0.476    u_jtag_top/u_jtag_dm/rx/rx_data[37]
    SLICE_X95Y22         LUT4 (Prop_lut4_I1_O)        0.105    -0.371 r  u_jtag_top/u_jtag_dm/rx/dmcontrol[31]_i_2/O
                         net (fo=2, routed)           0.348    -0.022    u_jtag_top/u_jtag_dm/rx/dmcontrol[31]_i_2_n_3
    SLICE_X96Y22         LUT6 (Prop_lut6_I4_O)        0.105     0.083 r  u_jtag_top/u_jtag_dm/rx/next_pc_four_o_reg_i_9/O
                         net (fo=24, routed)          1.567     1.650    u_rooth_0/u_if_as_0/m2_req_i
    SLICE_X66Y26         LUT5 (Prop_lut5_I4_O)        0.115     1.765 f  u_rooth_0/u_if_as_0/p_inst_o[31]_i_3/O
                         net (fo=40, routed)          0.775     2.539    u_rooth_0/u_if_as_0/curr_pc_o_reg[31]
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.264     2.803 f  u_rooth_0/u_if_as_0/timer_value[31]_i_11/O
                         net (fo=2, routed)           0.352     3.156    u_jtag_top/u_jtag_dm/rx/timer_value[31]_i_3_1
    SLICE_X63Y22         LUT6 (Prop_lut6_I3_O)        0.105     3.261 r  u_jtag_top/u_jtag_dm/rx/p_inst_o[31]_i_17/O
                         net (fo=64, routed)          0.964     4.224    u_rooth_0/u_if_as_0/u_inst_mem_0_i_122_0
    SLICE_X75Y17         LUT5 (Prop_lut5_I1_O)        0.105     4.329 r  u_rooth_0/u_if_as_0/u_inst_mem_0_i_148/O
                         net (fo=2, routed)           0.664     4.993    u_rooth_0/u_if_as_0/u_inst_mem_0_i_148_n_3
    SLICE_X76Y24         LUT6 (Prop_lut6_I3_O)        0.105     5.098 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_29/O
                         net (fo=2, routed)           0.624     5.722    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_29_n_3
    SLICE_X73Y26         LUT6 (Prop_lut6_I4_O)        0.105     5.827 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_19/O
                         net (fo=19, routed)          0.765     6.592    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_19_n_3
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.105     6.697 f  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_3/O
                         net (fo=1, routed)           0.263     6.960    u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_3_n_3
    SLICE_X76Y33         LUT6 (Prop_lut6_I4_O)        0.105     7.065 r  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_2/O
                         net (fo=2, routed)           0.381     7.446    u_rooth_0/u_if_wb_0/rs2_data_o_reg[28][5]
    SLICE_X77Y33         LUT6 (Prop_lut6_I4_O)        0.105     7.551 r  u_rooth_0/u_if_wb_0/rs2_data_o[7]_i_2/O
                         net (fo=3, routed)           0.664     8.215    u_rooth_0/u_if_ex_0/rs2_data_o_reg[31][3]
    SLICE_X66Y35         LUT5 (Prop_lut5_I0_O)        0.105     8.320 r  u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     8.320    u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_7_n_3
    SLICE_X66Y35         MUXF7 (Prop_muxf7_I1_O)      0.178     8.498 r  u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_4/O
                         net (fo=11, routed)          0.694     9.192    u_rooth_0/u_if_ex_0/ex_alu_src2[7]
    SLICE_X65Y44         LUT2 (Prop_lut2_I0_O)        0.241     9.433 r  u_rooth_0/u_if_ex_0/alu_res_o[7]_i_29/O
                         net (fo=1, routed)           0.000     9.433    u_rooth_0/u_if_ex_0/alu_res_o[7]_i_29_n_3
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.765 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.765    u_rooth_0/u_if_ex_0/alu_res_o_reg[7]_i_23_n_3
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.863 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.863    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25_n_3
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.961 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.961    u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_22_n_3
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.226 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_36/O[1]
                         net (fo=2, routed)           0.671    10.897    u_rooth_0/u_if_de_0/sel0[16]
    SLICE_X66Y47         LUT4 (Prop_lut4_I2_O)        0.250    11.147 f  u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_33/O
                         net (fo=1, routed)           0.232    11.379    u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_33_n_3
    SLICE_X66Y48         LUT5 (Prop_lut5_I4_O)        0.105    11.484 r  u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_22/O
                         net (fo=1, routed)           0.661    12.145    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_1
    SLICE_X66Y50         LUT6 (Prop_lut6_I5_O)        0.105    12.250 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17/O
                         net (fo=1, routed)           0.553    12.803    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17_n_3
    SLICE_X68Y41         LUT5 (Prop_lut5_I3_O)        0.105    12.908 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11/O
                         net (fo=1, routed)           0.372    13.279    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_n_3
    SLICE_X68Y40         LUT6 (Prop_lut6_I0_O)        0.105    13.384 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7/O
                         net (fo=1, routed)           0.000    13.384    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7_n_3
    SLICE_X68Y40         MUXF7 (Prop_muxf7_I0_O)      0.178    13.562 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3/O
                         net (fo=2, routed)           0.552    14.115    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3_n_3
    SLICE_X68Y35         LUT6 (Prop_lut6_I3_O)        0.252    14.367 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=145, routed)         0.355    14.721    u_rooth_0/u_if_ex_0/flow_ex[0]
    SLICE_X68Y35         LUT5 (Prop_lut5_I0_O)        0.110    14.831 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_1/O
                         net (fo=144, routed)         0.820    15.651    u_rooth_0/u_if_ex_0/inst_o[31]_i_1_n_3
    SLICE_X59Y32         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.297    18.462    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X59Y32         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[1]/C
                         clock pessimism             -0.461    18.002    
                         clock uncertainty           -0.062    17.940    
    SLICE_X59Y32         FDRE (Setup_fdre_C_CE)      -0.331    17.609    u_rooth_0/u_if_ex_0/pc_adder_o_reg[1]
  -------------------------------------------------------------------
                         required time                         17.609    
                         arrival time                         -15.651    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             1.959ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/pc_adder_o_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        17.563ns  (logic 4.284ns (24.392%)  route 13.279ns (75.608%))
  Logic Levels:           26  (CARRY4=4 LUT2=1 LUT4=2 LUT5=6 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 18.463 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.880ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.511    -1.880    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X96Y20         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y20         FDCE (Prop_fdce_C_Q)         0.433    -1.447 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/Q
                         net (fo=13, routed)          0.971    -0.476    u_jtag_top/u_jtag_dm/rx/rx_data[37]
    SLICE_X95Y22         LUT4 (Prop_lut4_I1_O)        0.105    -0.371 r  u_jtag_top/u_jtag_dm/rx/dmcontrol[31]_i_2/O
                         net (fo=2, routed)           0.348    -0.022    u_jtag_top/u_jtag_dm/rx/dmcontrol[31]_i_2_n_3
    SLICE_X96Y22         LUT6 (Prop_lut6_I4_O)        0.105     0.083 r  u_jtag_top/u_jtag_dm/rx/next_pc_four_o_reg_i_9/O
                         net (fo=24, routed)          1.567     1.650    u_rooth_0/u_if_as_0/m2_req_i
    SLICE_X66Y26         LUT5 (Prop_lut5_I4_O)        0.115     1.765 f  u_rooth_0/u_if_as_0/p_inst_o[31]_i_3/O
                         net (fo=40, routed)          0.775     2.539    u_rooth_0/u_if_as_0/curr_pc_o_reg[31]
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.264     2.803 f  u_rooth_0/u_if_as_0/timer_value[31]_i_11/O
                         net (fo=2, routed)           0.352     3.156    u_jtag_top/u_jtag_dm/rx/timer_value[31]_i_3_1
    SLICE_X63Y22         LUT6 (Prop_lut6_I3_O)        0.105     3.261 r  u_jtag_top/u_jtag_dm/rx/p_inst_o[31]_i_17/O
                         net (fo=64, routed)          0.964     4.224    u_rooth_0/u_if_as_0/u_inst_mem_0_i_122_0
    SLICE_X75Y17         LUT5 (Prop_lut5_I1_O)        0.105     4.329 r  u_rooth_0/u_if_as_0/u_inst_mem_0_i_148/O
                         net (fo=2, routed)           0.664     4.993    u_rooth_0/u_if_as_0/u_inst_mem_0_i_148_n_3
    SLICE_X76Y24         LUT6 (Prop_lut6_I3_O)        0.105     5.098 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_29/O
                         net (fo=2, routed)           0.624     5.722    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_29_n_3
    SLICE_X73Y26         LUT6 (Prop_lut6_I4_O)        0.105     5.827 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_19/O
                         net (fo=19, routed)          0.765     6.592    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_19_n_3
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.105     6.697 f  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_3/O
                         net (fo=1, routed)           0.263     6.960    u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_3_n_3
    SLICE_X76Y33         LUT6 (Prop_lut6_I4_O)        0.105     7.065 r  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_2/O
                         net (fo=2, routed)           0.381     7.446    u_rooth_0/u_if_wb_0/rs2_data_o_reg[28][5]
    SLICE_X77Y33         LUT6 (Prop_lut6_I4_O)        0.105     7.551 r  u_rooth_0/u_if_wb_0/rs2_data_o[7]_i_2/O
                         net (fo=3, routed)           0.664     8.215    u_rooth_0/u_if_ex_0/rs2_data_o_reg[31][3]
    SLICE_X66Y35         LUT5 (Prop_lut5_I0_O)        0.105     8.320 r  u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     8.320    u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_7_n_3
    SLICE_X66Y35         MUXF7 (Prop_muxf7_I1_O)      0.178     8.498 r  u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_4/O
                         net (fo=11, routed)          0.694     9.192    u_rooth_0/u_if_ex_0/ex_alu_src2[7]
    SLICE_X65Y44         LUT2 (Prop_lut2_I0_O)        0.241     9.433 r  u_rooth_0/u_if_ex_0/alu_res_o[7]_i_29/O
                         net (fo=1, routed)           0.000     9.433    u_rooth_0/u_if_ex_0/alu_res_o[7]_i_29_n_3
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.765 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.765    u_rooth_0/u_if_ex_0/alu_res_o_reg[7]_i_23_n_3
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.863 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.863    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25_n_3
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.961 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.961    u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_22_n_3
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.226 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_36/O[1]
                         net (fo=2, routed)           0.671    10.897    u_rooth_0/u_if_de_0/sel0[16]
    SLICE_X66Y47         LUT4 (Prop_lut4_I2_O)        0.250    11.147 f  u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_33/O
                         net (fo=1, routed)           0.232    11.379    u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_33_n_3
    SLICE_X66Y48         LUT5 (Prop_lut5_I4_O)        0.105    11.484 r  u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_22/O
                         net (fo=1, routed)           0.661    12.145    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_1
    SLICE_X66Y50         LUT6 (Prop_lut6_I5_O)        0.105    12.250 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17/O
                         net (fo=1, routed)           0.553    12.803    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17_n_3
    SLICE_X68Y41         LUT5 (Prop_lut5_I3_O)        0.105    12.908 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11/O
                         net (fo=1, routed)           0.372    13.279    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_n_3
    SLICE_X68Y40         LUT6 (Prop_lut6_I0_O)        0.105    13.384 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7/O
                         net (fo=1, routed)           0.000    13.384    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7_n_3
    SLICE_X68Y40         MUXF7 (Prop_muxf7_I0_O)      0.178    13.562 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3/O
                         net (fo=2, routed)           0.552    14.115    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3_n_3
    SLICE_X68Y35         LUT6 (Prop_lut6_I3_O)        0.252    14.367 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=145, routed)         0.355    14.721    u_rooth_0/u_if_ex_0/flow_ex[0]
    SLICE_X68Y35         LUT5 (Prop_lut5_I0_O)        0.110    14.831 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_1/O
                         net (fo=144, routed)         0.852    15.683    u_rooth_0/u_if_ex_0/inst_o[31]_i_1_n_3
    SLICE_X58Y33         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.298    18.463    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X58Y33         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[6]/C
                         clock pessimism             -0.461    18.003    
                         clock uncertainty           -0.062    17.941    
    SLICE_X58Y33         FDRE (Setup_fdre_C_CE)      -0.299    17.642    u_rooth_0/u_if_ex_0/pc_adder_o_reg[6]
  -------------------------------------------------------------------
                         required time                         17.642    
                         arrival time                         -15.683    
  -------------------------------------------------------------------
                         slack                                  1.959    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        17.515ns  (logic 4.284ns (24.459%)  route 13.231ns (75.542%))
  Logic Levels:           26  (CARRY4=4 LUT2=1 LUT4=2 LUT5=6 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 18.464 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.880ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.511    -1.880    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X96Y20         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y20         FDCE (Prop_fdce_C_Q)         0.433    -1.447 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/Q
                         net (fo=13, routed)          0.971    -0.476    u_jtag_top/u_jtag_dm/rx/rx_data[37]
    SLICE_X95Y22         LUT4 (Prop_lut4_I1_O)        0.105    -0.371 r  u_jtag_top/u_jtag_dm/rx/dmcontrol[31]_i_2/O
                         net (fo=2, routed)           0.348    -0.022    u_jtag_top/u_jtag_dm/rx/dmcontrol[31]_i_2_n_3
    SLICE_X96Y22         LUT6 (Prop_lut6_I4_O)        0.105     0.083 r  u_jtag_top/u_jtag_dm/rx/next_pc_four_o_reg_i_9/O
                         net (fo=24, routed)          1.567     1.650    u_rooth_0/u_if_as_0/m2_req_i
    SLICE_X66Y26         LUT5 (Prop_lut5_I4_O)        0.115     1.765 f  u_rooth_0/u_if_as_0/p_inst_o[31]_i_3/O
                         net (fo=40, routed)          0.775     2.539    u_rooth_0/u_if_as_0/curr_pc_o_reg[31]
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.264     2.803 f  u_rooth_0/u_if_as_0/timer_value[31]_i_11/O
                         net (fo=2, routed)           0.352     3.156    u_jtag_top/u_jtag_dm/rx/timer_value[31]_i_3_1
    SLICE_X63Y22         LUT6 (Prop_lut6_I3_O)        0.105     3.261 r  u_jtag_top/u_jtag_dm/rx/p_inst_o[31]_i_17/O
                         net (fo=64, routed)          0.964     4.224    u_rooth_0/u_if_as_0/u_inst_mem_0_i_122_0
    SLICE_X75Y17         LUT5 (Prop_lut5_I1_O)        0.105     4.329 r  u_rooth_0/u_if_as_0/u_inst_mem_0_i_148/O
                         net (fo=2, routed)           0.664     4.993    u_rooth_0/u_if_as_0/u_inst_mem_0_i_148_n_3
    SLICE_X76Y24         LUT6 (Prop_lut6_I3_O)        0.105     5.098 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_29/O
                         net (fo=2, routed)           0.624     5.722    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_29_n_3
    SLICE_X73Y26         LUT6 (Prop_lut6_I4_O)        0.105     5.827 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_19/O
                         net (fo=19, routed)          0.765     6.592    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_19_n_3
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.105     6.697 f  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_3/O
                         net (fo=1, routed)           0.263     6.960    u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_3_n_3
    SLICE_X76Y33         LUT6 (Prop_lut6_I4_O)        0.105     7.065 r  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_2/O
                         net (fo=2, routed)           0.381     7.446    u_rooth_0/u_if_wb_0/rs2_data_o_reg[28][5]
    SLICE_X77Y33         LUT6 (Prop_lut6_I4_O)        0.105     7.551 r  u_rooth_0/u_if_wb_0/rs2_data_o[7]_i_2/O
                         net (fo=3, routed)           0.664     8.215    u_rooth_0/u_if_ex_0/rs2_data_o_reg[31][3]
    SLICE_X66Y35         LUT5 (Prop_lut5_I0_O)        0.105     8.320 r  u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     8.320    u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_7_n_3
    SLICE_X66Y35         MUXF7 (Prop_muxf7_I1_O)      0.178     8.498 r  u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_4/O
                         net (fo=11, routed)          0.694     9.192    u_rooth_0/u_if_ex_0/ex_alu_src2[7]
    SLICE_X65Y44         LUT2 (Prop_lut2_I0_O)        0.241     9.433 r  u_rooth_0/u_if_ex_0/alu_res_o[7]_i_29/O
                         net (fo=1, routed)           0.000     9.433    u_rooth_0/u_if_ex_0/alu_res_o[7]_i_29_n_3
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.765 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.765    u_rooth_0/u_if_ex_0/alu_res_o_reg[7]_i_23_n_3
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.863 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.863    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25_n_3
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.961 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.961    u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_22_n_3
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.226 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_36/O[1]
                         net (fo=2, routed)           0.671    10.897    u_rooth_0/u_if_de_0/sel0[16]
    SLICE_X66Y47         LUT4 (Prop_lut4_I2_O)        0.250    11.147 f  u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_33/O
                         net (fo=1, routed)           0.232    11.379    u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_33_n_3
    SLICE_X66Y48         LUT5 (Prop_lut5_I4_O)        0.105    11.484 r  u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_22/O
                         net (fo=1, routed)           0.661    12.145    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_1
    SLICE_X66Y50         LUT6 (Prop_lut6_I5_O)        0.105    12.250 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17/O
                         net (fo=1, routed)           0.553    12.803    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17_n_3
    SLICE_X68Y41         LUT5 (Prop_lut5_I3_O)        0.105    12.908 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11/O
                         net (fo=1, routed)           0.372    13.279    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_n_3
    SLICE_X68Y40         LUT6 (Prop_lut6_I0_O)        0.105    13.384 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7/O
                         net (fo=1, routed)           0.000    13.384    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7_n_3
    SLICE_X68Y40         MUXF7 (Prop_muxf7_I0_O)      0.178    13.562 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3/O
                         net (fo=2, routed)           0.552    14.115    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3_n_3
    SLICE_X68Y35         LUT6 (Prop_lut6_I3_O)        0.252    14.367 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=145, routed)         0.355    14.721    u_rooth_0/u_if_ex_0/flow_ex[0]
    SLICE_X68Y35         LUT5 (Prop_lut5_I0_O)        0.110    14.831 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_1/O
                         net (fo=144, routed)         0.804    15.635    u_rooth_0/u_if_ex_0/inst_o[31]_i_1_n_3
    SLICE_X65Y31         FDRE                                         r  u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.299    18.464    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X65Y31         FDRE                                         r  u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[2]/C
                         clock pessimism             -0.461    18.004    
                         clock uncertainty           -0.062    17.942    
    SLICE_X65Y31         FDRE (Setup_fdre_C_CE)      -0.331    17.611    u_rooth_0/u_if_ex_0/alu_src_sel_o_reg[2]
  -------------------------------------------------------------------
                         required time                         17.611    
                         arrival time                         -15.635    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        17.515ns  (logic 4.284ns (24.459%)  route 13.231ns (75.542%))
  Logic Levels:           26  (CARRY4=4 LUT2=1 LUT4=2 LUT5=6 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 18.464 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.880ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.511    -1.880    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X96Y20         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y20         FDCE (Prop_fdce_C_Q)         0.433    -1.447 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/Q
                         net (fo=13, routed)          0.971    -0.476    u_jtag_top/u_jtag_dm/rx/rx_data[37]
    SLICE_X95Y22         LUT4 (Prop_lut4_I1_O)        0.105    -0.371 r  u_jtag_top/u_jtag_dm/rx/dmcontrol[31]_i_2/O
                         net (fo=2, routed)           0.348    -0.022    u_jtag_top/u_jtag_dm/rx/dmcontrol[31]_i_2_n_3
    SLICE_X96Y22         LUT6 (Prop_lut6_I4_O)        0.105     0.083 r  u_jtag_top/u_jtag_dm/rx/next_pc_four_o_reg_i_9/O
                         net (fo=24, routed)          1.567     1.650    u_rooth_0/u_if_as_0/m2_req_i
    SLICE_X66Y26         LUT5 (Prop_lut5_I4_O)        0.115     1.765 f  u_rooth_0/u_if_as_0/p_inst_o[31]_i_3/O
                         net (fo=40, routed)          0.775     2.539    u_rooth_0/u_if_as_0/curr_pc_o_reg[31]
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.264     2.803 f  u_rooth_0/u_if_as_0/timer_value[31]_i_11/O
                         net (fo=2, routed)           0.352     3.156    u_jtag_top/u_jtag_dm/rx/timer_value[31]_i_3_1
    SLICE_X63Y22         LUT6 (Prop_lut6_I3_O)        0.105     3.261 r  u_jtag_top/u_jtag_dm/rx/p_inst_o[31]_i_17/O
                         net (fo=64, routed)          0.964     4.224    u_rooth_0/u_if_as_0/u_inst_mem_0_i_122_0
    SLICE_X75Y17         LUT5 (Prop_lut5_I1_O)        0.105     4.329 r  u_rooth_0/u_if_as_0/u_inst_mem_0_i_148/O
                         net (fo=2, routed)           0.664     4.993    u_rooth_0/u_if_as_0/u_inst_mem_0_i_148_n_3
    SLICE_X76Y24         LUT6 (Prop_lut6_I3_O)        0.105     5.098 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_29/O
                         net (fo=2, routed)           0.624     5.722    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_29_n_3
    SLICE_X73Y26         LUT6 (Prop_lut6_I4_O)        0.105     5.827 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_19/O
                         net (fo=19, routed)          0.765     6.592    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_19_n_3
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.105     6.697 f  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_3/O
                         net (fo=1, routed)           0.263     6.960    u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_3_n_3
    SLICE_X76Y33         LUT6 (Prop_lut6_I4_O)        0.105     7.065 r  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_2/O
                         net (fo=2, routed)           0.381     7.446    u_rooth_0/u_if_wb_0/rs2_data_o_reg[28][5]
    SLICE_X77Y33         LUT6 (Prop_lut6_I4_O)        0.105     7.551 r  u_rooth_0/u_if_wb_0/rs2_data_o[7]_i_2/O
                         net (fo=3, routed)           0.664     8.215    u_rooth_0/u_if_ex_0/rs2_data_o_reg[31][3]
    SLICE_X66Y35         LUT5 (Prop_lut5_I0_O)        0.105     8.320 r  u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     8.320    u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_7_n_3
    SLICE_X66Y35         MUXF7 (Prop_muxf7_I1_O)      0.178     8.498 r  u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_4/O
                         net (fo=11, routed)          0.694     9.192    u_rooth_0/u_if_ex_0/ex_alu_src2[7]
    SLICE_X65Y44         LUT2 (Prop_lut2_I0_O)        0.241     9.433 r  u_rooth_0/u_if_ex_0/alu_res_o[7]_i_29/O
                         net (fo=1, routed)           0.000     9.433    u_rooth_0/u_if_ex_0/alu_res_o[7]_i_29_n_3
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.765 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.765    u_rooth_0/u_if_ex_0/alu_res_o_reg[7]_i_23_n_3
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.863 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.863    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25_n_3
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.961 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.961    u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_22_n_3
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.226 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_36/O[1]
                         net (fo=2, routed)           0.671    10.897    u_rooth_0/u_if_de_0/sel0[16]
    SLICE_X66Y47         LUT4 (Prop_lut4_I2_O)        0.250    11.147 f  u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_33/O
                         net (fo=1, routed)           0.232    11.379    u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_33_n_3
    SLICE_X66Y48         LUT5 (Prop_lut5_I4_O)        0.105    11.484 r  u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_22/O
                         net (fo=1, routed)           0.661    12.145    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_1
    SLICE_X66Y50         LUT6 (Prop_lut6_I5_O)        0.105    12.250 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17/O
                         net (fo=1, routed)           0.553    12.803    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17_n_3
    SLICE_X68Y41         LUT5 (Prop_lut5_I3_O)        0.105    12.908 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11/O
                         net (fo=1, routed)           0.372    13.279    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_n_3
    SLICE_X68Y40         LUT6 (Prop_lut6_I0_O)        0.105    13.384 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7/O
                         net (fo=1, routed)           0.000    13.384    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7_n_3
    SLICE_X68Y40         MUXF7 (Prop_muxf7_I0_O)      0.178    13.562 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3/O
                         net (fo=2, routed)           0.552    14.115    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3_n_3
    SLICE_X68Y35         LUT6 (Prop_lut6_I3_O)        0.252    14.367 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=145, routed)         0.355    14.721    u_rooth_0/u_if_ex_0/flow_ex[0]
    SLICE_X68Y35         LUT5 (Prop_lut5_I0_O)        0.110    14.831 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_1/O
                         net (fo=144, routed)         0.804    15.635    u_rooth_0/u_if_ex_0/inst_o[31]_i_1_n_3
    SLICE_X65Y31         FDRE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.299    18.464    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X65Y31         FDRE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[11]/C
                         clock pessimism             -0.461    18.004    
                         clock uncertainty           -0.062    17.942    
    SLICE_X65Y31         FDRE (Setup_fdre_C_CE)      -0.331    17.611    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[11]
  -------------------------------------------------------------------
                         required time                         17.611    
                         arrival time                         -15.635    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        17.515ns  (logic 4.284ns (24.459%)  route 13.231ns (75.542%))
  Logic Levels:           26  (CARRY4=4 LUT2=1 LUT4=2 LUT5=6 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 18.464 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.880ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.511    -1.880    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X96Y20         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y20         FDCE (Prop_fdce_C_Q)         0.433    -1.447 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/Q
                         net (fo=13, routed)          0.971    -0.476    u_jtag_top/u_jtag_dm/rx/rx_data[37]
    SLICE_X95Y22         LUT4 (Prop_lut4_I1_O)        0.105    -0.371 r  u_jtag_top/u_jtag_dm/rx/dmcontrol[31]_i_2/O
                         net (fo=2, routed)           0.348    -0.022    u_jtag_top/u_jtag_dm/rx/dmcontrol[31]_i_2_n_3
    SLICE_X96Y22         LUT6 (Prop_lut6_I4_O)        0.105     0.083 r  u_jtag_top/u_jtag_dm/rx/next_pc_four_o_reg_i_9/O
                         net (fo=24, routed)          1.567     1.650    u_rooth_0/u_if_as_0/m2_req_i
    SLICE_X66Y26         LUT5 (Prop_lut5_I4_O)        0.115     1.765 f  u_rooth_0/u_if_as_0/p_inst_o[31]_i_3/O
                         net (fo=40, routed)          0.775     2.539    u_rooth_0/u_if_as_0/curr_pc_o_reg[31]
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.264     2.803 f  u_rooth_0/u_if_as_0/timer_value[31]_i_11/O
                         net (fo=2, routed)           0.352     3.156    u_jtag_top/u_jtag_dm/rx/timer_value[31]_i_3_1
    SLICE_X63Y22         LUT6 (Prop_lut6_I3_O)        0.105     3.261 r  u_jtag_top/u_jtag_dm/rx/p_inst_o[31]_i_17/O
                         net (fo=64, routed)          0.964     4.224    u_rooth_0/u_if_as_0/u_inst_mem_0_i_122_0
    SLICE_X75Y17         LUT5 (Prop_lut5_I1_O)        0.105     4.329 r  u_rooth_0/u_if_as_0/u_inst_mem_0_i_148/O
                         net (fo=2, routed)           0.664     4.993    u_rooth_0/u_if_as_0/u_inst_mem_0_i_148_n_3
    SLICE_X76Y24         LUT6 (Prop_lut6_I3_O)        0.105     5.098 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_29/O
                         net (fo=2, routed)           0.624     5.722    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_29_n_3
    SLICE_X73Y26         LUT6 (Prop_lut6_I4_O)        0.105     5.827 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_19/O
                         net (fo=19, routed)          0.765     6.592    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_19_n_3
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.105     6.697 f  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_3/O
                         net (fo=1, routed)           0.263     6.960    u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_3_n_3
    SLICE_X76Y33         LUT6 (Prop_lut6_I4_O)        0.105     7.065 r  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_2/O
                         net (fo=2, routed)           0.381     7.446    u_rooth_0/u_if_wb_0/rs2_data_o_reg[28][5]
    SLICE_X77Y33         LUT6 (Prop_lut6_I4_O)        0.105     7.551 r  u_rooth_0/u_if_wb_0/rs2_data_o[7]_i_2/O
                         net (fo=3, routed)           0.664     8.215    u_rooth_0/u_if_ex_0/rs2_data_o_reg[31][3]
    SLICE_X66Y35         LUT5 (Prop_lut5_I0_O)        0.105     8.320 r  u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     8.320    u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_7_n_3
    SLICE_X66Y35         MUXF7 (Prop_muxf7_I1_O)      0.178     8.498 r  u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_4/O
                         net (fo=11, routed)          0.694     9.192    u_rooth_0/u_if_ex_0/ex_alu_src2[7]
    SLICE_X65Y44         LUT2 (Prop_lut2_I0_O)        0.241     9.433 r  u_rooth_0/u_if_ex_0/alu_res_o[7]_i_29/O
                         net (fo=1, routed)           0.000     9.433    u_rooth_0/u_if_ex_0/alu_res_o[7]_i_29_n_3
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.765 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.765    u_rooth_0/u_if_ex_0/alu_res_o_reg[7]_i_23_n_3
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.863 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.863    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25_n_3
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.961 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.961    u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_22_n_3
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.226 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_36/O[1]
                         net (fo=2, routed)           0.671    10.897    u_rooth_0/u_if_de_0/sel0[16]
    SLICE_X66Y47         LUT4 (Prop_lut4_I2_O)        0.250    11.147 f  u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_33/O
                         net (fo=1, routed)           0.232    11.379    u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_33_n_3
    SLICE_X66Y48         LUT5 (Prop_lut5_I4_O)        0.105    11.484 r  u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_22/O
                         net (fo=1, routed)           0.661    12.145    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_1
    SLICE_X66Y50         LUT6 (Prop_lut6_I5_O)        0.105    12.250 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17/O
                         net (fo=1, routed)           0.553    12.803    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17_n_3
    SLICE_X68Y41         LUT5 (Prop_lut5_I3_O)        0.105    12.908 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11/O
                         net (fo=1, routed)           0.372    13.279    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_n_3
    SLICE_X68Y40         LUT6 (Prop_lut6_I0_O)        0.105    13.384 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7/O
                         net (fo=1, routed)           0.000    13.384    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7_n_3
    SLICE_X68Y40         MUXF7 (Prop_muxf7_I0_O)      0.178    13.562 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3/O
                         net (fo=2, routed)           0.552    14.115    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3_n_3
    SLICE_X68Y35         LUT6 (Prop_lut6_I3_O)        0.252    14.367 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=145, routed)         0.355    14.721    u_rooth_0/u_if_ex_0/flow_ex[0]
    SLICE_X68Y35         LUT5 (Prop_lut5_I0_O)        0.110    14.831 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_1/O
                         net (fo=144, routed)         0.804    15.635    u_rooth_0/u_if_ex_0/inst_o[31]_i_1_n_3
    SLICE_X65Y31         FDRE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.299    18.464    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X65Y31         FDRE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[2]/C
                         clock pessimism             -0.461    18.004    
                         clock uncertainty           -0.062    17.942    
    SLICE_X65Y31         FDRE (Setup_fdre_C_CE)      -0.331    17.611    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[2]
  -------------------------------------------------------------------
                         required time                         17.611    
                         arrival time                         -15.635    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        17.515ns  (logic 4.284ns (24.459%)  route 13.231ns (75.542%))
  Logic Levels:           26  (CARRY4=4 LUT2=1 LUT4=2 LUT5=6 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 18.464 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.880ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.511    -1.880    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X96Y20         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y20         FDCE (Prop_fdce_C_Q)         0.433    -1.447 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[37]/Q
                         net (fo=13, routed)          0.971    -0.476    u_jtag_top/u_jtag_dm/rx/rx_data[37]
    SLICE_X95Y22         LUT4 (Prop_lut4_I1_O)        0.105    -0.371 r  u_jtag_top/u_jtag_dm/rx/dmcontrol[31]_i_2/O
                         net (fo=2, routed)           0.348    -0.022    u_jtag_top/u_jtag_dm/rx/dmcontrol[31]_i_2_n_3
    SLICE_X96Y22         LUT6 (Prop_lut6_I4_O)        0.105     0.083 r  u_jtag_top/u_jtag_dm/rx/next_pc_four_o_reg_i_9/O
                         net (fo=24, routed)          1.567     1.650    u_rooth_0/u_if_as_0/m2_req_i
    SLICE_X66Y26         LUT5 (Prop_lut5_I4_O)        0.115     1.765 f  u_rooth_0/u_if_as_0/p_inst_o[31]_i_3/O
                         net (fo=40, routed)          0.775     2.539    u_rooth_0/u_if_as_0/curr_pc_o_reg[31]
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.264     2.803 f  u_rooth_0/u_if_as_0/timer_value[31]_i_11/O
                         net (fo=2, routed)           0.352     3.156    u_jtag_top/u_jtag_dm/rx/timer_value[31]_i_3_1
    SLICE_X63Y22         LUT6 (Prop_lut6_I3_O)        0.105     3.261 r  u_jtag_top/u_jtag_dm/rx/p_inst_o[31]_i_17/O
                         net (fo=64, routed)          0.964     4.224    u_rooth_0/u_if_as_0/u_inst_mem_0_i_122_0
    SLICE_X75Y17         LUT5 (Prop_lut5_I1_O)        0.105     4.329 r  u_rooth_0/u_if_as_0/u_inst_mem_0_i_148/O
                         net (fo=2, routed)           0.664     4.993    u_rooth_0/u_if_as_0/u_inst_mem_0_i_148_n_3
    SLICE_X76Y24         LUT6 (Prop_lut6_I3_O)        0.105     5.098 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_29/O
                         net (fo=2, routed)           0.624     5.722    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_29_n_3
    SLICE_X73Y26         LUT6 (Prop_lut6_I4_O)        0.105     5.827 f  u_rooth_0/u_if_as_0/rs1_data_o[31]_i_19/O
                         net (fo=19, routed)          0.765     6.592    u_rooth_0/u_if_as_0/rs1_data_o[31]_i_19_n_3
    SLICE_X77Y33         LUT6 (Prop_lut6_I0_O)        0.105     6.697 f  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_3/O
                         net (fo=1, routed)           0.263     6.960    u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_3_n_3
    SLICE_X76Y33         LUT6 (Prop_lut6_I4_O)        0.105     7.065 r  u_rooth_0/u_if_as_0/reg_wr_data_o[7]_i_2/O
                         net (fo=2, routed)           0.381     7.446    u_rooth_0/u_if_wb_0/rs2_data_o_reg[28][5]
    SLICE_X77Y33         LUT6 (Prop_lut6_I4_O)        0.105     7.551 r  u_rooth_0/u_if_wb_0/rs2_data_o[7]_i_2/O
                         net (fo=3, routed)           0.664     8.215    u_rooth_0/u_if_ex_0/rs2_data_o_reg[31][3]
    SLICE_X66Y35         LUT5 (Prop_lut5_I0_O)        0.105     8.320 r  u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_7/O
                         net (fo=1, routed)           0.000     8.320    u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_7_n_3
    SLICE_X66Y35         MUXF7 (Prop_muxf7_I1_O)      0.178     8.498 r  u_rooth_0/u_if_ex_0/extends_reg_reg[7]_i_4/O
                         net (fo=11, routed)          0.694     9.192    u_rooth_0/u_if_ex_0/ex_alu_src2[7]
    SLICE_X65Y44         LUT2 (Prop_lut2_I0_O)        0.241     9.433 r  u_rooth_0/u_if_ex_0/alu_res_o[7]_i_29/O
                         net (fo=1, routed)           0.000     9.433    u_rooth_0/u_if_ex_0/alu_res_o[7]_i_29_n_3
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     9.765 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[7]_i_23/CO[3]
                         net (fo=1, routed)           0.000     9.765    u_rooth_0/u_if_ex_0/alu_res_o_reg[7]_i_23_n_3
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.863 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25/CO[3]
                         net (fo=1, routed)           0.000     9.863    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_25_n_3
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.961 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.961    u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_22_n_3
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.226 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_36/O[1]
                         net (fo=2, routed)           0.671    10.897    u_rooth_0/u_if_de_0/sel0[16]
    SLICE_X66Y47         LUT4 (Prop_lut4_I2_O)        0.250    11.147 f  u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_33/O
                         net (fo=1, routed)           0.232    11.379    u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_33_n_3
    SLICE_X66Y48         LUT5 (Prop_lut5_I4_O)        0.105    11.484 r  u_rooth_0/u_if_de_0/next_pc_four_o_reg_i_22/O
                         net (fo=1, routed)           0.661    12.145    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_1
    SLICE_X66Y50         LUT6 (Prop_lut6_I5_O)        0.105    12.250 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17/O
                         net (fo=1, routed)           0.553    12.803    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_17_n_3
    SLICE_X68Y41         LUT5 (Prop_lut5_I3_O)        0.105    12.908 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11/O
                         net (fo=1, routed)           0.372    13.279    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_11_n_3
    SLICE_X68Y40         LUT6 (Prop_lut6_I0_O)        0.105    13.384 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7/O
                         net (fo=1, routed)           0.000    13.384    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_7_n_3
    SLICE_X68Y40         MUXF7 (Prop_muxf7_I0_O)      0.178    13.562 r  u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3/O
                         net (fo=2, routed)           0.552    14.115    u_rooth_0/u_if_ex_0/next_pc_four_o_reg_i_3_n_3
    SLICE_X68Y35         LUT6 (Prop_lut6_I3_O)        0.252    14.367 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=145, routed)         0.355    14.721    u_rooth_0/u_if_ex_0/flow_ex[0]
    SLICE_X68Y35         LUT5 (Prop_lut5_I0_O)        0.110    14.831 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_1/O
                         net (fo=144, routed)         0.804    15.635    u_rooth_0/u_if_ex_0/inst_o[31]_i_1_n_3
    SLICE_X65Y31         FDRE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.299    18.464    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X65Y31         FDRE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[7]/C
                         clock pessimism             -0.461    18.004    
                         clock uncertainty           -0.062    17.942    
    SLICE_X65Y31         FDRE (Setup_fdre_C_CE)      -0.331    17.611    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[7]
  -------------------------------------------------------------------
                         required time                         17.611    
                         arrival time                         -15.635    
  -------------------------------------------------------------------
                         slack                                  1.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_rooth_0/u_div_0/div_remain_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_div_0/result_o_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.231ns (53.169%)  route 0.203ns (46.831%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.374ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.555    -0.601    u_rooth_0/u_div_0/clk_out1
    SLICE_X48Y55         FDRE                                         r  u_rooth_0/u_div_0/div_remain_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  u_rooth_0/u_div_0/div_remain_reg[23]/Q
                         net (fo=2, routed)           0.154    -0.306    u_rooth_0/u_div_0/div_remain_reg_n_3_[23]
    SLICE_X51Y55         LUT6 (Prop_lut6_I3_O)        0.045    -0.261 r  u_rooth_0/u_div_0/result_o[23]_i_2/O
                         net (fo=1, routed)           0.050    -0.211    u_rooth_0/u_div_0/result_o[23]_i_2_n_3
    SLICE_X51Y55         LUT6 (Prop_lut6_I0_O)        0.045    -0.166 r  u_rooth_0/u_div_0/result_o[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    u_rooth_0/u_div_0/result_o1_in[23]
    SLICE_X51Y55         FDRE                                         r  u_rooth_0/u_div_0/result_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.820    -0.374    u_rooth_0/u_div_0/clk_out1
    SLICE_X51Y55         FDRE                                         r  u_rooth_0/u_div_0/result_o_reg[23]/C
                         clock pessimism              0.034    -0.340    
    SLICE_X51Y55         FDRE (Hold_fdre_C_D)         0.091    -0.249    u_rooth_0/u_div_0/result_o_reg[23]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_rooth_0/u_div_0/div_result_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_div_0/result_o_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.186ns (41.297%)  route 0.264ns (58.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.374ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.555    -0.601    u_rooth_0/u_div_0/clk_out1
    SLICE_X49Y53         FDRE                                         r  u_rooth_0/u_div_0/div_result_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  u_rooth_0/u_div_0/div_result_reg[31]/Q
                         net (fo=2, routed)           0.264    -0.195    u_rooth_0/u_div_0/div_result_reg_n_3_[31]
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.045    -0.150 r  u_rooth_0/u_div_0/result_o[31]_i_2/O
                         net (fo=1, routed)           0.000    -0.150    u_rooth_0/u_div_0/result_o1_in[31]
    SLICE_X51Y55         FDRE                                         r  u_rooth_0/u_div_0/result_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.820    -0.374    u_rooth_0/u_div_0/clk_out1
    SLICE_X51Y55         FDRE                                         r  u_rooth_0/u_div_0/result_o_reg[31]/C
                         clock pessimism              0.034    -0.340    
    SLICE_X51Y55         FDRE (Hold_fdre_C_D)         0.092    -0.248    u_rooth_0/u_div_0/result_o_reg[31]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_rooth_0/u_clinet_0/inst_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_clinet_0/data_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.890%)  route 0.305ns (62.110%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.552    -0.604    u_rooth_0/u_clinet_0/clk_out1
    SLICE_X53Y32         FDCE                                         r  u_rooth_0/u_clinet_0/inst_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.463 r  u_rooth_0/u_clinet_0/inst_addr_reg[2]/Q
                         net (fo=1, routed)           0.305    -0.158    u_rooth_0/u_clinet_0/inst_addr[2]
    SLICE_X46Y36         LUT5 (Prop_lut5_I2_O)        0.045    -0.113 r  u_rooth_0/u_clinet_0/data_o[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.113    u_rooth_0/u_clinet_0/data_o[2]_i_1_n_3
    SLICE_X46Y36         FDCE                                         r  u_rooth_0/u_clinet_0/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.824    -0.370    u_rooth_0/u_clinet_0/clk_out1
    SLICE_X46Y36         FDCE                                         r  u_rooth_0/u_clinet_0/data_o_reg[2]/C
                         clock pessimism              0.034    -0.336    
    SLICE_X46Y36         FDCE (Hold_fdce_C_D)         0.120    -0.216    u_rooth_0/u_clinet_0/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_spi_O/rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_spi_O/spi_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.485%)  route 0.067ns (26.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.579    -0.577    u_spi_O/clk_out1
    SLICE_X83Y22         FDRE                                         r  u_spi_O/rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  u_spi_O/rdata_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.368    u_rooth_0/u_if_as_0/spi_data_reg[7][2]
    SLICE_X82Y22         LUT6 (Prop_lut6_I5_O)        0.045    -0.323 r  u_rooth_0/u_if_as_0/spi_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    u_spi_O/spi_data_reg[31]_0[2]
    SLICE_X82Y22         FDRE                                         r  u_spi_O/spi_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.845    -0.349    u_spi_O/clk_out1
    SLICE_X82Y22         FDRE                                         r  u_spi_O/spi_data_reg[2]/C
                         clock pessimism             -0.214    -0.564    
    SLICE_X82Y22         FDRE (Hold_fdre_C_D)         0.120    -0.444    u_spi_O/spi_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_rooth_0/u_if_wb_0/pc_adder_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_clinet_0/inst_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.773%)  route 0.056ns (23.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.378ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.551    -0.605    u_rooth_0/u_if_wb_0/clk_out1
    SLICE_X53Y31         FDRE                                         r  u_rooth_0/u_if_wb_0/pc_adder_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  u_rooth_0/u_if_wb_0/pc_adder_o_reg[7]/Q
                         net (fo=1, routed)           0.056    -0.407    u_rooth_0/u_if_wb_0/wb_pc_adder_o[7]
    SLICE_X52Y31         LUT5 (Prop_lut5_I4_O)        0.045    -0.362 r  u_rooth_0/u_if_wb_0/inst_addr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    u_rooth_0/u_clinet_0/inst_addr_reg[31]_1[7]
    SLICE_X52Y31         FDCE                                         r  u_rooth_0/u_clinet_0/inst_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.816    -0.378    u_rooth_0/u_clinet_0/clk_out1
    SLICE_X52Y31         FDCE                                         r  u_rooth_0/u_clinet_0/inst_addr_reg[7]/C
                         clock pessimism             -0.213    -0.592    
    SLICE_X52Y31         FDCE (Hold_fdce_C_D)         0.092    -0.500    u_rooth_0/u_clinet_0/inst_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_rooth_0/u_div_0/dividend_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_div_0/dividend_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.550%)  route 0.337ns (64.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.584    -0.572    u_rooth_0/u_div_0/clk_out1
    SLICE_X56Y49         FDRE                                         r  u_rooth_0/u_div_0/dividend_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  u_rooth_0/u_div_0/dividend_r_reg[8]/Q
                         net (fo=3, routed)           0.337    -0.093    u_rooth_0/u_div_0/in16[9]
    SLICE_X54Y50         LUT6 (Prop_lut6_I3_O)        0.045    -0.048 r  u_rooth_0/u_div_0/dividend_r[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.048    u_rooth_0/u_div_0/dividend_r[9]
    SLICE_X54Y50         FDRE                                         r  u_rooth_0/u_div_0/dividend_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.846    -0.348    u_rooth_0/u_div_0/clk_out1
    SLICE_X54Y50         FDRE                                         r  u_rooth_0/u_div_0/dividend_r_reg[9]/C
                         clock pessimism              0.039    -0.309    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.120    -0.189    u_rooth_0/u_div_0/dividend_r_reg[9]
  -------------------------------------------------------------------
                         required time                          0.189    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_rooth_0/u_div_0/div_remain_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_div_0/result_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.662%)  route 0.308ns (62.338%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.374ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.555    -0.601    u_rooth_0/u_div_0/clk_out1
    SLICE_X48Y53         FDRE                                         r  u_rooth_0/u_div_0/div_remain_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  u_rooth_0/u_div_0/div_remain_reg[0]/Q
                         net (fo=2, routed)           0.308    -0.152    u_rooth_0/u_div_0/div_remain_reg_n_3_[0]
    SLICE_X53Y53         LUT6 (Prop_lut6_I2_O)        0.045    -0.107 r  u_rooth_0/u_div_0/result_o[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    u_rooth_0/u_div_0/result_o1_in[0]
    SLICE_X53Y53         FDRE                                         r  u_rooth_0/u_div_0/result_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.820    -0.374    u_rooth_0/u_div_0/clk_out1
    SLICE_X53Y53         FDRE                                         r  u_rooth_0/u_div_0/result_o_reg[0]/C
                         clock pessimism              0.034    -0.340    
    SLICE_X53Y53         FDRE (Hold_fdre_C_D)         0.092    -0.248    u_rooth_0/u_div_0/result_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_boot_ctrl/rd_sec_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_rd_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.776%)  route 0.099ns (41.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.581    -0.575    u_sd_boot_top/u_sd_boot_ctrl/clk_out1
    SLICE_X63Y13         FDCE                                         r  u_sd_boot_top/u_sd_boot_ctrl/rd_sec_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y13         FDCE (Prop_fdce_C_Q)         0.141    -0.434 r  u_sd_boot_top/u_sd_boot_ctrl/rd_sec_addr_reg[8]/Q
                         net (fo=2, routed)           0.099    -0.335    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/D[8]
    SLICE_X62Y13         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_rd_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.848    -0.346    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X62Y13         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_rd_reg[16]/C
                         clock pessimism             -0.215    -0.562    
    SLICE_X62Y13         FDCE (Hold_fdce_C_D)         0.083    -0.479    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_rd_reg[16]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_boot_ctrl/data_b_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.141ns (27.355%)  route 0.374ns (72.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.308ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.585    -0.571    u_sd_boot_top/u_sd_boot_ctrl/clk_out1
    SLICE_X78Y12         FDCE                                         r  u_sd_boot_top/u_sd_boot_ctrl/data_b_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  u_sd_boot_top/u_sd_boot_ctrl/data_b_reg[7]/Q
                         net (fo=8, routed)           0.374    -0.055    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X3Y2          RAMB36E1                                     r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.887    -0.308    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y2          RAMB36E1                                     r  u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.194    -0.502    
    RAMB36_X3Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296    -0.206    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_rooth_0/u_if_wb_0/pc_adder_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_clinet_0/inst_addr_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.209ns (81.182%)  route 0.048ns (18.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.374ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.554    -0.602    u_rooth_0/u_if_wb_0/clk_out1
    SLICE_X50Y35         FDRE                                         r  u_rooth_0/u_if_wb_0/pc_adder_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  u_rooth_0/u_if_wb_0/pc_adder_o_reg[15]/Q
                         net (fo=1, routed)           0.048    -0.389    u_rooth_0/u_if_wb_0/wb_pc_adder_o[15]
    SLICE_X51Y35         LUT5 (Prop_lut5_I4_O)        0.045    -0.344 r  u_rooth_0/u_if_wb_0/inst_addr[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    u_rooth_0/u_clinet_0/inst_addr_reg[31]_1[15]
    SLICE_X51Y35         FDCE                                         r  u_rooth_0/u_clinet_0/inst_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.820    -0.374    u_rooth_0/u_clinet_0/clk_out1
    SLICE_X51Y35         FDCE                                         r  u_rooth_0/u_clinet_0/inst_addr_reg[15]/C
                         clock pessimism             -0.214    -0.589    
    SLICE_X51Y35         FDCE (Hold_fdce_C_D)         0.092    -0.497    u_rooth_0/u_clinet_0/inst_addr_reg[15]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y0     u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y0     u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y1     u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y1     u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB18_X4Y10    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB18_X4Y10    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y1     u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y1     u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y2     data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y2     data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y33    u_rooth_0/u_if_ex_0/pc_adder_o_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y35    u_rooth_0/u_clinet_0/data_o_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X46Y36    u_rooth_0/u_clinet_0/data_o_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X43Y36    u_rooth_0/u_clinet_0/int_addr_o_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X43Y36    u_rooth_0/u_clinet_0/int_addr_o_reg[16]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X44Y35    u_rooth_0/u_clinet_0/int_addr_o_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X47Y35    u_rooth_0/u_csr_reg_0/cycle_reg[32]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X47Y35    u_rooth_0/u_csr_reg_0/cycle_reg[33]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X47Y35    u_rooth_0/u_csr_reg_0/cycle_reg[34]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X47Y35    u_rooth_0/u_csr_reg_0/cycle_reg[35]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X53Y37    u_rooth_0/u_clinet_0/cause_reg[31]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X67Y30    u_rooth_0/u_clinet_0/cause_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X58Y29    u_rooth_0/u_clinet_0/csr_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X65Y31    u_rooth_0/u_if_ex_0/pc_adder_o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y32    u_rooth_0/u_if_ex_0/pc_adder_o_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y32    u_rooth_0/u_if_ex_0/pc_adder_o_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y33    u_rooth_0/u_if_ex_0/pc_adder_o_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X69Y30    u_rooth_0/u_if_ex_0/reg_wr_adder_o_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X69Y30    u_rooth_0/u_if_ex_0/reg_wr_adder_o_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y36    u_rooth_0/u_clinet_0/data_o_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_pll
  To Clock:  clk_out2_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack       17.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.296ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.648ns  (logic 0.748ns (28.245%)  route 1.900ns (71.755%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 28.466 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.936ns = ( 8.064 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.455     8.064    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X66Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y15         FDCE (Prop_fdce_C_Q)         0.433     8.497 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]/Q
                         net (fo=4, routed)           0.674     9.171    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]
    SLICE_X64Y15         LUT6 (Prop_lut6_I4_O)        0.105     9.276 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_3/O
                         net (fo=1, routed)           0.527     9.803    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_3_n_3
    SLICE_X63Y15         LUT4 (Prop_lut4_I3_O)        0.105     9.908 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_2/O
                         net (fo=4, routed)           0.699    10.607    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_2_n_3
    SLICE_X65Y15         LUT5 (Prop_lut5_I4_O)        0.105    10.712 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_i_1/O
                         net (fo=1, routed)           0.000    10.712    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_i_1_n_3
    SLICE_X65Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.301    28.466    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X65Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                         clock pessimism             -0.429    28.038    
                         clock uncertainty           -0.062    27.976    
    SLICE_X65Y15         FDCE (Setup_fdce_C_D)        0.032    28.008    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg
  -------------------------------------------------------------------
                         required time                         28.008    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                 17.296    

Slack (MET) :             17.302ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.640ns  (logic 0.748ns (28.331%)  route 1.892ns (71.669%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 28.466 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.936ns = ( 8.064 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.455     8.064    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X66Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y15         FDCE (Prop_fdce_C_Q)         0.433     8.497 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]/Q
                         net (fo=4, routed)           0.674     9.171    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]
    SLICE_X64Y15         LUT6 (Prop_lut6_I4_O)        0.105     9.276 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_3/O
                         net (fo=1, routed)           0.527     9.803    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_3_n_3
    SLICE_X63Y15         LUT4 (Prop_lut4_I3_O)        0.105     9.908 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_2/O
                         net (fo=4, routed)           0.691    10.599    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_2_n_3
    SLICE_X64Y15         LUT3 (Prop_lut3_I2_O)        0.105    10.704 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    10.704    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in__0[1]
    SLICE_X64Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.301    28.466    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X64Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[1]/C
                         clock pessimism             -0.429    28.038    
                         clock uncertainty           -0.062    27.976    
    SLICE_X64Y15         FDCE (Setup_fdce_C_D)        0.030    28.006    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         28.006    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                 17.302    

Slack (MET) :             17.319ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.662ns  (logic 0.768ns (28.850%)  route 1.894ns (71.150%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 28.466 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.936ns = ( 8.064 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.455     8.064    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X66Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y15         FDCE (Prop_fdce_C_Q)         0.433     8.497 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]/Q
                         net (fo=4, routed)           0.674     9.171    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]
    SLICE_X64Y15         LUT6 (Prop_lut6_I4_O)        0.105     9.276 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_3/O
                         net (fo=1, routed)           0.527     9.803    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_3_n_3
    SLICE_X63Y15         LUT4 (Prop_lut4_I3_O)        0.105     9.908 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_2/O
                         net (fo=4, routed)           0.693    10.601    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_2_n_3
    SLICE_X64Y15         LUT5 (Prop_lut5_I4_O)        0.125    10.726 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000    10.726    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in__0[8]
    SLICE_X64Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.301    28.466    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X64Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/C
                         clock pessimism             -0.429    28.038    
                         clock uncertainty           -0.062    27.976    
    SLICE_X64Y15         FDCE (Setup_fdce_C_D)        0.069    28.045    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         28.045    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                 17.319    

Slack (MET) :             17.501ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.443ns  (logic 0.748ns (30.615%)  route 1.695ns (69.385%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 28.466 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.936ns = ( 8.064 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.455     8.064    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X66Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y15         FDCE (Prop_fdce_C_Q)         0.433     8.497 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]/Q
                         net (fo=4, routed)           0.674     9.171    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]
    SLICE_X64Y15         LUT6 (Prop_lut6_I4_O)        0.105     9.276 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_3/O
                         net (fo=1, routed)           0.527     9.803    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_3_n_3
    SLICE_X63Y15         LUT4 (Prop_lut4_I3_O)        0.105     9.908 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_2/O
                         net (fo=4, routed)           0.494    10.402    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_2_n_3
    SLICE_X65Y15         LUT6 (Prop_lut6_I0_O)        0.105    10.507 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_1/O
                         net (fo=1, routed)           0.000    10.507    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en
    SLICE_X65Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.301    28.466    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X65Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                         clock pessimism             -0.429    28.038    
                         clock uncertainty           -0.062    27.976    
    SLICE_X65Y15         FDCE (Setup_fdce_C_D)        0.032    28.008    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg
  -------------------------------------------------------------------
                         required time                         28.008    
                         arrival time                         -10.507    
  -------------------------------------------------------------------
                         slack                                 17.501    

Slack (MET) :             17.527ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.420ns  (logic 0.875ns (36.162%)  route 1.545ns (63.838%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 28.461 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.942ns = ( 8.058 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.449     8.058    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X56Y19         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDCE (Prop_fdce_C_Q)         0.348     8.406 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]/Q
                         net (fo=4, routed)           0.856     9.262    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]
    SLICE_X56Y19         LUT3 (Prop_lut3_I0_O)        0.252     9.514 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_i_2/O
                         net (fo=3, routed)           0.688    10.202    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_i_2_n_3
    SLICE_X56Y18         LUT6 (Prop_lut6_I0_O)        0.275    10.477 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_i_1/O
                         net (fo=1, routed)           0.000    10.477    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_i_1_n_3
    SLICE_X56Y18         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.296    28.461    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X56Y18         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/C
                         clock pessimism             -0.428    28.034    
                         clock uncertainty           -0.062    27.972    
    SLICE_X56Y18         FDCE (Setup_fdce_C_D)        0.032    28.004    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg
  -------------------------------------------------------------------
                         required time                         28.004    
                         arrival time                         -10.477    
  -------------------------------------------------------------------
                         slack                                 17.527    

Slack (MET) :             17.717ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.003ns  (logic 0.484ns (24.158%)  route 1.519ns (75.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 28.474 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.936ns = ( 8.064 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.455     8.064    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X65Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.379     8.443 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          0.590     9.033    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_3
    SLICE_X65Y15         LUT3 (Prop_lut3_I0_O)        0.105     9.138 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.930    10.067    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.309    28.474    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/C
                         clock pessimism             -0.461    28.014    
                         clock uncertainty           -0.062    27.952    
    SLICE_X83Y12         FDCE (Setup_fdce_C_CE)      -0.168    27.784    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]
  -------------------------------------------------------------------
                         required time                         27.784    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                 17.717    

Slack (MET) :             17.717ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.003ns  (logic 0.484ns (24.158%)  route 1.519ns (75.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 28.474 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.936ns = ( 8.064 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.455     8.064    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X65Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.379     8.443 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          0.590     9.033    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_3
    SLICE_X65Y15         LUT3 (Prop_lut3_I0_O)        0.105     9.138 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.930    10.067    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.309    28.474    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/C
                         clock pessimism             -0.461    28.014    
                         clock uncertainty           -0.062    27.952    
    SLICE_X83Y12         FDCE (Setup_fdce_C_CE)      -0.168    27.784    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]
  -------------------------------------------------------------------
                         required time                         27.784    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                 17.717    

Slack (MET) :             17.717ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.003ns  (logic 0.484ns (24.158%)  route 1.519ns (75.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 28.474 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.936ns = ( 8.064 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.455     8.064    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X65Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.379     8.443 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          0.590     9.033    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_3
    SLICE_X65Y15         LUT3 (Prop_lut3_I0_O)        0.105     9.138 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.930    10.067    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.309    28.474    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/C
                         clock pessimism             -0.461    28.014    
                         clock uncertainty           -0.062    27.952    
    SLICE_X83Y12         FDCE (Setup_fdce_C_CE)      -0.168    27.784    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]
  -------------------------------------------------------------------
                         required time                         27.784    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                 17.717    

Slack (MET) :             17.717ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.003ns  (logic 0.484ns (24.158%)  route 1.519ns (75.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 28.474 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.936ns = ( 8.064 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.455     8.064    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X65Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.379     8.443 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          0.590     9.033    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_3
    SLICE_X65Y15         LUT3 (Prop_lut3_I0_O)        0.105     9.138 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.930    10.067    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.309    28.474    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/C
                         clock pessimism             -0.461    28.014    
                         clock uncertainty           -0.062    27.952    
    SLICE_X83Y12         FDCE (Setup_fdce_C_CE)      -0.168    27.784    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]
  -------------------------------------------------------------------
                         required time                         27.784    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                 17.717    

Slack (MET) :             17.717ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.003ns  (logic 0.484ns (24.158%)  route 1.519ns (75.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 28.474 - 30.000 ) 
    Source Clock Delay      (SCD):    -1.936ns = ( 8.064 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.455     8.064    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X65Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.379     8.443 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          0.590     9.033    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_3
    SLICE_X65Y15         LUT3 (Prop_lut3_I0_O)        0.105     9.138 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.930    10.067    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.309    28.474    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/C
                         clock pessimism             -0.461    28.014    
                         clock uncertainty           -0.062    27.952    
    SLICE_X83Y12         FDCE (Setup_fdce_C_CE)      -0.168    27.784    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]
  -------------------------------------------------------------------
                         required time                         27.784    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                 17.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.810%)  route 0.141ns (43.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns = ( 9.649 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.581ns = ( 9.419 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.575     9.419    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X56Y19         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDCE (Prop_fdce_C_Q)         0.141     9.560 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/Q
                         net (fo=4, routed)           0.141     9.702    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.045     9.747 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_i_1/O
                         net (fo=1, routed)           0.000     9.747    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_i_1_n_3
    SLICE_X56Y18         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.843     9.649    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X56Y18         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/C
                         clock pessimism             -0.214     9.434    
    SLICE_X56Y18         FDCE (Hold_fdce_C_D)         0.092     9.526    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg
  -------------------------------------------------------------------
                         required time                         -9.526    
                         arrival time                           9.747    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.842%)  route 0.141ns (43.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns = ( 9.649 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.581ns = ( 9.419 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.575     9.419    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X56Y19         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDCE (Prop_fdce_C_Q)         0.141     9.560 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/Q
                         net (fo=4, routed)           0.141     9.702    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]
    SLICE_X56Y18         LUT6 (Prop_lut6_I1_O)        0.045     9.747 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_i_1/O
                         net (fo=1, routed)           0.000     9.747    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_i_1_n_3
    SLICE_X56Y18         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.843     9.649    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X56Y18         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/C
                         clock pessimism             -0.214     9.434    
    SLICE_X56Y18         FDCE (Hold_fdce_C_D)         0.091     9.525    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg
  -------------------------------------------------------------------
                         required time                         -9.525    
                         arrival time                           9.747    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.317ns  (logic 0.227ns (71.581%)  route 0.090ns (28.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 9.653 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.575ns = ( 9.425 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.581     9.425    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X63Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDCE (Prop_fdce_C_Q)         0.128     9.553 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[4]/Q
                         net (fo=4, routed)           0.090     9.644    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[4]
    SLICE_X63Y15         LUT6 (Prop_lut6_I5_O)        0.099     9.743 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     9.743    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in__0[5]
    SLICE_X63Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.847     9.653    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X63Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[5]/C
                         clock pessimism             -0.227     9.425    
    SLICE_X63Y15         FDCE (Hold_fdce_C_D)         0.092     9.517    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.517    
                         arrival time                           9.743    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.689%)  route 0.148ns (44.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns = ( 9.648 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.580ns = ( 9.420 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.576     9.420    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X56Y18         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDCE (Prop_fdce_C_Q)         0.141     9.561 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/Q
                         net (fo=4, routed)           0.148     9.709    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.045     9.754 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.754    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in__1[3]
    SLICE_X56Y19         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.842     9.648    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X56Y19         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/C
                         clock pessimism             -0.214     9.433    
    SLICE_X56Y19         FDCE (Hold_fdce_C_D)         0.092     9.525    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -9.525    
                         arrival time                           9.754    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.297%)  route 0.139ns (42.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns = ( 9.648 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.581ns = ( 9.419 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.575     9.419    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X56Y19         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDCE (Prop_fdce_C_Q)         0.141     9.560 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/Q
                         net (fo=5, routed)           0.139     9.699    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]
    SLICE_X56Y19         LUT6 (Prop_lut6_I3_O)        0.045     9.744 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000     9.744    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in__1[5]
    SLICE_X56Y19         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.842     9.648    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X56Y19         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/C
                         clock pessimism             -0.228     9.419    
    SLICE_X56Y19         FDCE (Hold_fdce_C_D)         0.092     9.511    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.511    
                         arrival time                           9.744    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.178%)  route 0.168ns (47.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns = ( 9.660 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 9.430 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.586     9.430    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y12         FDCE (Prop_fdce_C_Q)         0.141     9.571 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/Q
                         net (fo=2, routed)           0.168     9.739    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[8]
    SLICE_X83Y12         LUT2 (Prop_lut2_I1_O)        0.042     9.781 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[9]_i_1/O
                         net (fo=1, routed)           0.000     9.781    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in1_in[9]
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.854     9.660    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/C
                         clock pessimism             -0.229     9.430    
    SLICE_X83Y12         FDCE (Hold_fdce_C_D)         0.107     9.537    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]
  -------------------------------------------------------------------
                         required time                         -9.537    
                         arrival time                           9.781    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.254%)  route 0.115ns (33.746%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns = ( 9.659 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.570ns = ( 9.430 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.586     9.430    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X80Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y12         FDCE (Prop_fdce_C_Q)         0.128     9.558 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/Q
                         net (fo=2, routed)           0.115     9.674    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[3]
    SLICE_X80Y12         LUT2 (Prop_lut2_I1_O)        0.098     9.772 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[4]_i_1/O
                         net (fo=1, routed)           0.000     9.772    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in1_in[4]
    SLICE_X80Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.853     9.659    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X80Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/C
                         clock pessimism             -0.228     9.430    
    SLICE_X80Y12         FDCE (Hold_fdce_C_D)         0.092     9.522    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.522    
                         arrival time                           9.772    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.357ns  (logic 0.190ns (53.206%)  route 0.167ns (46.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 9.653 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.575ns = ( 9.425 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.581     9.425    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X64Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.141     9.566 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[7]/Q
                         net (fo=3, routed)           0.167     9.734    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[7]
    SLICE_X64Y15         LUT5 (Prop_lut5_I0_O)        0.049     9.783 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     9.783    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in__0[8]
    SLICE_X64Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.847     9.653    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X64Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/C
                         clock pessimism             -0.227     9.425    
    SLICE_X64Y15         FDCE (Hold_fdce_C_D)         0.107     9.532    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -9.532    
                         arrival time                           9.783    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.359ns  (logic 0.183ns (50.951%)  route 0.176ns (49.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 9.653 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.575ns = ( 9.425 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.581     9.425    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X63Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDCE (Prop_fdce_C_Q)         0.141     9.566 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[3]/Q
                         net (fo=5, routed)           0.176     9.743    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[3]
    SLICE_X63Y15         LUT5 (Prop_lut5_I1_O)        0.042     9.785 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     9.785    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt[4]_i_1_n_3
    SLICE_X63Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.847     9.653    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X63Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[4]/C
                         clock pessimism             -0.227     9.425    
    SLICE_X63Y15         FDCE (Hold_fdce_C_D)         0.107     9.532    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.532    
                         arrival time                           9.785    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.359ns  (logic 0.183ns (50.922%)  route 0.176ns (49.078%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.352ns = ( 9.648 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.581ns = ( 9.419 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.575     9.419    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X56Y19         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y19         FDCE (Prop_fdce_C_Q)         0.141     9.560 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/Q
                         net (fo=5, routed)           0.176     9.737    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]
    SLICE_X56Y19         LUT3 (Prop_lut3_I1_O)        0.042     9.779 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.779    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in__1[2]
    SLICE_X56Y19         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.842     9.648    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X56Y19         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]/C
                         clock pessimism             -0.228     9.419    
    SLICE_X56Y19         FDCE (Hold_fdce_C_D)         0.107     9.526    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.526    
                         arrival time                           9.779    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_pll
Waveform(ns):       { 10.000 20.000 }
Period(ns):         20.000
Sources:            { clk_pll_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17  clk_pll_inst/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X57Y19    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X56Y19    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X56Y19    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X56Y19    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X57Y19    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X56Y19    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X56Y18    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X56Y18    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X56Y18    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X56Y18    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X57Y19    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X57Y19    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X56Y19    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X56Y19    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X56Y19    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X56Y19    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X56Y19    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X56Y19    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X64Y16    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X64Y16    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X64Y16    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X64Y16    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X64Y16    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X64Y16    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X64Y16    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X64Y16    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X63Y15    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X64Y15    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18  clk_pll_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_pll
  To Clock:  clk_out1_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.681ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.244ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.104ns  (logic 0.778ns (36.985%)  route 1.326ns (63.015%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 18.463 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.936ns = ( 8.064 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.455     8.064    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X65Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.379     8.443 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/Q
                         net (fo=2, routed)           0.799     9.242    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg_n_3
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.116     9.358 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3/O
                         net (fo=2, routed)           0.241     9.598    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3_n_3
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.283     9.881 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.286    10.167    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1_n_3
    SLICE_X58Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.298    18.463    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X58Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[0]/C
                         clock pessimism             -0.735    17.729    
                         clock uncertainty           -0.182    17.547    
    SLICE_X58Y15         FDCE (Setup_fdce_C_CE)      -0.136    17.411    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.411    
                         arrival time                         -10.167    
  -------------------------------------------------------------------
                         slack                                  7.244    

Slack (MET) :             7.244ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.104ns  (logic 0.778ns (36.985%)  route 1.326ns (63.015%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 18.463 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.936ns = ( 8.064 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.455     8.064    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X65Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.379     8.443 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/Q
                         net (fo=2, routed)           0.799     9.242    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg_n_3
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.116     9.358 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3/O
                         net (fo=2, routed)           0.241     9.598    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3_n_3
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.283     9.881 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.286    10.167    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1_n_3
    SLICE_X58Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.298    18.463    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X58Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[1]/C
                         clock pessimism             -0.735    17.729    
                         clock uncertainty           -0.182    17.547    
    SLICE_X58Y15         FDCE (Setup_fdce_C_CE)      -0.136    17.411    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         17.411    
                         arrival time                         -10.167    
  -------------------------------------------------------------------
                         slack                                  7.244    

Slack (MET) :             7.244ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.104ns  (logic 0.778ns (36.985%)  route 1.326ns (63.015%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 18.463 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.936ns = ( 8.064 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.455     8.064    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X65Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.379     8.443 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/Q
                         net (fo=2, routed)           0.799     9.242    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg_n_3
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.116     9.358 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3/O
                         net (fo=2, routed)           0.241     9.598    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3_n_3
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.283     9.881 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.286    10.167    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1_n_3
    SLICE_X58Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.298    18.463    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X58Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[2]/C
                         clock pessimism             -0.735    17.729    
                         clock uncertainty           -0.182    17.547    
    SLICE_X58Y15         FDCE (Setup_fdce_C_CE)      -0.136    17.411    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.411    
                         arrival time                         -10.167    
  -------------------------------------------------------------------
                         slack                                  7.244    

Slack (MET) :             7.244ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.104ns  (logic 0.778ns (36.985%)  route 1.326ns (63.015%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 18.463 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.936ns = ( 8.064 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.455     8.064    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X65Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.379     8.443 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/Q
                         net (fo=2, routed)           0.799     9.242    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg_n_3
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.116     9.358 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3/O
                         net (fo=2, routed)           0.241     9.598    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3_n_3
    SLICE_X58Y15         LUT6 (Prop_lut6_I0_O)        0.283     9.881 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.286    10.167    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1_n_3
    SLICE_X58Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.298    18.463    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X58Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[3]/C
                         clock pessimism             -0.735    17.729    
                         clock uncertainty           -0.182    17.547    
    SLICE_X58Y15         FDCE (Setup_fdce_C_CE)      -0.136    17.411    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         17.411    
                         arrival time                         -10.167    
  -------------------------------------------------------------------
                         slack                                  7.244    

Slack (MET) :             7.407ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        1.951ns  (logic 0.379ns (19.426%)  route 1.572ns (80.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.936ns = ( 8.064 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.455     8.064    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X65Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.379     8.443 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/Q
                         net (fo=17, routed)          1.572    10.015    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t
    SLICE_X82Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.309    18.474    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X82Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]/C
                         clock pessimism             -0.735    17.740    
                         clock uncertainty           -0.182    17.558    
    SLICE_X82Y12         FDCE (Setup_fdce_C_CE)      -0.136    17.422    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]
  -------------------------------------------------------------------
                         required time                         17.422    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  7.407    

Slack (MET) :             7.407ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        1.951ns  (logic 0.379ns (19.426%)  route 1.572ns (80.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.936ns = ( 8.064 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.455     8.064    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X65Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.379     8.443 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/Q
                         net (fo=17, routed)          1.572    10.015    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t
    SLICE_X82Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.309    18.474    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X82Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[11]/C
                         clock pessimism             -0.735    17.740    
                         clock uncertainty           -0.182    17.558    
    SLICE_X82Y12         FDCE (Setup_fdce_C_CE)      -0.136    17.422    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[11]
  -------------------------------------------------------------------
                         required time                         17.422    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  7.407    

Slack (MET) :             7.407ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        1.951ns  (logic 0.379ns (19.426%)  route 1.572ns (80.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.936ns = ( 8.064 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.455     8.064    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X65Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.379     8.443 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/Q
                         net (fo=17, routed)          1.572    10.015    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t
    SLICE_X82Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.309    18.474    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X82Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[5]/C
                         clock pessimism             -0.735    17.740    
                         clock uncertainty           -0.182    17.558    
    SLICE_X82Y12         FDCE (Setup_fdce_C_CE)      -0.136    17.422    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[5]
  -------------------------------------------------------------------
                         required time                         17.422    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  7.407    

Slack (MET) :             7.407ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        1.951ns  (logic 0.379ns (19.426%)  route 1.572ns (80.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.936ns = ( 8.064 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.455     8.064    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X65Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.379     8.443 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/Q
                         net (fo=17, routed)          1.572    10.015    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t
    SLICE_X82Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.309    18.474    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X82Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[6]/C
                         clock pessimism             -0.735    17.740    
                         clock uncertainty           -0.182    17.558    
    SLICE_X82Y12         FDCE (Setup_fdce_C_CE)      -0.136    17.422    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[6]
  -------------------------------------------------------------------
                         required time                         17.422    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  7.407    

Slack (MET) :             7.407ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        1.951ns  (logic 0.379ns (19.426%)  route 1.572ns (80.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.936ns = ( 8.064 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.455     8.064    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X65Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.379     8.443 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/Q
                         net (fo=17, routed)          1.572    10.015    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t
    SLICE_X82Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.309    18.474    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X82Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[7]/C
                         clock pessimism             -0.735    17.740    
                         clock uncertainty           -0.182    17.558    
    SLICE_X82Y12         FDCE (Setup_fdce_C_CE)      -0.136    17.422    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[7]
  -------------------------------------------------------------------
                         required time                         17.422    
                         arrival time                         -10.015    
  -------------------------------------------------------------------
                         slack                                  7.407    

Slack (MET) :             7.408ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/sd_cs_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.107ns  (logic 0.778ns (36.930%)  route 1.329ns (63.070%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 18.464 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.936ns = ( 8.064 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.455     8.064    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X65Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.379     8.443 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/Q
                         net (fo=2, routed)           0.799     9.242    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg_n_3
    SLICE_X58Y15         LUT4 (Prop_lut4_I0_O)        0.116     9.358 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3/O
                         net (fo=2, routed)           0.530     9.888    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3_n_3
    SLICE_X59Y14         LUT6 (Prop_lut6_I0_O)        0.283    10.171 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/sd_cs_i_1/O
                         net (fo=1, routed)           0.000    10.171    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/sd_cs_i_1_n_3
    SLICE_X59Y14         FDPE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/sd_cs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.299    18.464    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X59Y14         FDPE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/sd_cs_reg/C
                         clock pessimism             -0.735    17.730    
                         clock uncertainty           -0.182    17.548    
    SLICE_X59Y14         FDPE (Setup_fdpe_C_D)        0.030    17.578    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/sd_cs_reg
  -------------------------------------------------------------------
                         required time                         17.578    
                         arrival time                         -10.171    
  -------------------------------------------------------------------
                         slack                                  7.408    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.681ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.099%)  route 0.125ns (46.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns = ( 9.430 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.586     9.430    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y12         FDCE (Prop_fdce_C_Q)         0.141     9.571 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/Q
                         net (fo=2, routed)           0.125     9.696    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[10]
    SLICE_X82Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.854    -0.340    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X82Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]/C
                         clock pessimism              0.099    -0.242    
                         clock uncertainty            0.182    -0.060    
    SLICE_X82Y12         FDCE (Hold_fdce_C_D)         0.075     0.015    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           9.696    
  -------------------------------------------------------------------
                         slack                                  9.681    

Slack (MET) :             9.682ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.132%)  route 0.124ns (46.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns = ( 9.430 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.586     9.430    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y12         FDCE (Prop_fdce_C_Q)         0.141     9.571 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/Q
                         net (fo=2, routed)           0.124     9.696    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[8]
    SLICE_X83Y13         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.853    -0.341    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X83Y13         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[8]/C
                         clock pessimism              0.099    -0.243    
                         clock uncertainty            0.182    -0.061    
    SLICE_X83Y13         FDCE (Hold_fdce_C_D)         0.075     0.014    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           9.696    
  -------------------------------------------------------------------
                         slack                                  9.682    

Slack (MET) :             9.682ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.461%)  route 0.071ns (35.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns = ( 9.430 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.586     9.430    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y12         FDCE (Prop_fdce_C_Q)         0.128     9.558 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/Q
                         net (fo=2, routed)           0.071     9.629    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[7]
    SLICE_X82Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.854    -0.340    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X82Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[7]/C
                         clock pessimism              0.099    -0.242    
                         clock uncertainty            0.182    -0.060    
    SLICE_X82Y12         FDCE (Hold_fdce_C_D)         0.007    -0.053    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.053    
                         arrival time                           9.629    
  -------------------------------------------------------------------
                         slack                                  9.682    

Slack (MET) :             9.713ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.178%)  route 0.113ns (46.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns = ( 9.430 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.586     9.430    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y12         FDCE (Prop_fdce_C_Q)         0.128     9.558 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/Q
                         net (fo=1, routed)           0.113     9.671    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]
    SLICE_X83Y13         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.853    -0.341    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X83Y13         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[15]/C
                         clock pessimism              0.099    -0.243    
                         clock uncertainty            0.182    -0.061    
    SLICE_X83Y13         FDCE (Hold_fdce_C_D)         0.019    -0.042    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           9.671    
  -------------------------------------------------------------------
                         slack                                  9.713    

Slack (MET) :             9.719ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.523%)  route 0.116ns (47.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns = ( 9.430 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.586     9.430    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X84Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y12         FDCE (Prop_fdce_C_Q)         0.128     9.558 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/Q
                         net (fo=2, routed)           0.116     9.674    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[14]
    SLICE_X83Y13         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.853    -0.341    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X83Y13         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[14]/C
                         clock pessimism              0.099    -0.243    
                         clock uncertainty            0.182    -0.061    
    SLICE_X83Y13         FDCE (Hold_fdce_C_D)         0.016    -0.045    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           9.674    
  -------------------------------------------------------------------
                         slack                                  9.719    

Slack (MET) :             9.726ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.691%)  route 0.125ns (49.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns = ( 9.430 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.586     9.430    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y12         FDCE (Prop_fdce_C_Q)         0.128     9.558 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/Q
                         net (fo=2, routed)           0.125     9.683    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[9]
    SLICE_X83Y13         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.853    -0.341    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X83Y13         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[9]/C
                         clock pessimism              0.099    -0.243    
                         clock uncertainty            0.182    -0.061    
    SLICE_X83Y13         FDCE (Hold_fdce_C_D)         0.018    -0.043    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[9]
  -------------------------------------------------------------------
                         required time                          0.043    
                         arrival time                           9.683    
  -------------------------------------------------------------------
                         slack                                  9.726    

Slack (MET) :             9.739ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.377%)  route 0.184ns (56.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.575ns = ( 9.425 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.581     9.425    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X65Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.141     9.566 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/Q
                         net (fo=17, routed)          0.184     9.750    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t
    SLICE_X65Y11         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.851    -0.343    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X65Y11         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_en_reg/C
                         clock pessimism              0.099    -0.245    
                         clock uncertainty            0.182    -0.063    
    SLICE_X65Y11         FDCE (Hold_fdce_C_D)         0.075     0.012    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_en_reg
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           9.750    
  -------------------------------------------------------------------
                         slack                                  9.739    

Slack (MET) :             9.744ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.058%)  route 0.159ns (52.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns = ( 9.430 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.586     9.430    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X84Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y12         FDCE (Prop_fdce_C_Q)         0.141     9.571 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/Q
                         net (fo=2, routed)           0.159     9.730    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[13]
    SLICE_X83Y13         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.853    -0.341    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X83Y13         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[13]/C
                         clock pessimism              0.099    -0.243    
                         clock uncertainty            0.182    -0.061    
    SLICE_X83Y13         FDCE (Hold_fdce_C_D)         0.047    -0.014    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[13]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           9.730    
  -------------------------------------------------------------------
                         slack                                  9.744    

Slack (MET) :             9.749ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.798%)  route 0.188ns (57.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.570ns = ( 9.430 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.586     9.430    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X80Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y12         FDCE (Prop_fdce_C_Q)         0.141     9.571 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/Q
                         net (fo=2, routed)           0.188     9.760    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[2]
    SLICE_X79Y11         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.855    -0.339    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X79Y11         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[2]/C
                         clock pessimism              0.099    -0.241    
                         clock uncertainty            0.182    -0.059    
    SLICE_X79Y11         FDCE (Hold_fdce_C_D)         0.070     0.011    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           9.760    
  -------------------------------------------------------------------
                         slack                                  9.749    

Slack (MET) :             9.749ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.298%)  route 0.122ns (48.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.570ns = ( 9.430 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.586     9.430    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y12         FDCE (Prop_fdce_C_Q)         0.128     9.558 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/Q
                         net (fo=2, routed)           0.122     9.680    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[12]
    SLICE_X83Y13         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.853    -0.341    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X83Y13         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[12]/C
                         clock pessimism              0.099    -0.243    
                         clock uncertainty            0.182    -0.061    
    SLICE_X83Y13         FDCE (Hold_fdce_C_D)        -0.008    -0.069    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           9.680    
  -------------------------------------------------------------------
                         slack                                  9.749    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_pll
  To Clock:  clk_out2_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.302ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.860ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.302ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.484ns (23.886%)  route 1.542ns (76.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.938ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.453    -1.938    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X59Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.379    -1.559 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.613    -0.946    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X65Y15         LUT3 (Prop_lut3_I1_O)        0.105    -0.841 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.930     0.088    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.309     8.474    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/C
                         clock pessimism             -0.735     7.740    
                         clock uncertainty           -0.182     7.558    
    SLICE_X83Y12         FDCE (Setup_fdce_C_CE)      -0.168     7.390    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]
  -------------------------------------------------------------------
                         required time                          7.390    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  7.302    

Slack (MET) :             7.302ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.484ns (23.886%)  route 1.542ns (76.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.938ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.453    -1.938    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X59Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.379    -1.559 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.613    -0.946    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X65Y15         LUT3 (Prop_lut3_I1_O)        0.105    -0.841 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.930     0.088    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.309     8.474    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/C
                         clock pessimism             -0.735     7.740    
                         clock uncertainty           -0.182     7.558    
    SLICE_X83Y12         FDCE (Setup_fdce_C_CE)      -0.168     7.390    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]
  -------------------------------------------------------------------
                         required time                          7.390    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  7.302    

Slack (MET) :             7.302ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.484ns (23.886%)  route 1.542ns (76.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.938ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.453    -1.938    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X59Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.379    -1.559 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.613    -0.946    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X65Y15         LUT3 (Prop_lut3_I1_O)        0.105    -0.841 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.930     0.088    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.309     8.474    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/C
                         clock pessimism             -0.735     7.740    
                         clock uncertainty           -0.182     7.558    
    SLICE_X83Y12         FDCE (Setup_fdce_C_CE)      -0.168     7.390    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]
  -------------------------------------------------------------------
                         required time                          7.390    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  7.302    

Slack (MET) :             7.302ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.484ns (23.886%)  route 1.542ns (76.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.938ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.453    -1.938    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X59Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.379    -1.559 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.613    -0.946    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X65Y15         LUT3 (Prop_lut3_I1_O)        0.105    -0.841 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.930     0.088    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.309     8.474    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/C
                         clock pessimism             -0.735     7.740    
                         clock uncertainty           -0.182     7.558    
    SLICE_X83Y12         FDCE (Setup_fdce_C_CE)      -0.168     7.390    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]
  -------------------------------------------------------------------
                         required time                          7.390    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  7.302    

Slack (MET) :             7.302ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.484ns (23.886%)  route 1.542ns (76.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.938ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.453    -1.938    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X59Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.379    -1.559 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.613    -0.946    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X65Y15         LUT3 (Prop_lut3_I1_O)        0.105    -0.841 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.930     0.088    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.309     8.474    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/C
                         clock pessimism             -0.735     7.740    
                         clock uncertainty           -0.182     7.558    
    SLICE_X83Y12         FDCE (Setup_fdce_C_CE)      -0.168     7.390    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]
  -------------------------------------------------------------------
                         required time                          7.390    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  7.302    

Slack (MET) :             7.302ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.484ns (23.886%)  route 1.542ns (76.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.938ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.453    -1.938    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X59Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.379    -1.559 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.613    -0.946    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X65Y15         LUT3 (Prop_lut3_I1_O)        0.105    -0.841 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.930     0.088    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.309     8.474    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/C
                         clock pessimism             -0.735     7.740    
                         clock uncertainty           -0.182     7.558    
    SLICE_X83Y12         FDCE (Setup_fdce_C_CE)      -0.168     7.390    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]
  -------------------------------------------------------------------
                         required time                          7.390    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  7.302    

Slack (MET) :             7.302ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.484ns (23.886%)  route 1.542ns (76.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.938ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.453    -1.938    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X59Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.379    -1.559 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.613    -0.946    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X65Y15         LUT3 (Prop_lut3_I1_O)        0.105    -0.841 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.930     0.088    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.309     8.474    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/C
                         clock pessimism             -0.735     7.740    
                         clock uncertainty           -0.182     7.558    
    SLICE_X83Y12         FDCE (Setup_fdce_C_CE)      -0.168     7.390    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]
  -------------------------------------------------------------------
                         required time                          7.390    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  7.302    

Slack (MET) :             7.302ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.484ns (23.886%)  route 1.542ns (76.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.938ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.453    -1.938    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X59Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.379    -1.559 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.613    -0.946    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X65Y15         LUT3 (Prop_lut3_I1_O)        0.105    -0.841 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.930     0.088    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.309     8.474    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/C
                         clock pessimism             -0.735     7.740    
                         clock uncertainty           -0.182     7.558    
    SLICE_X83Y12         FDCE (Setup_fdce_C_CE)      -0.168     7.390    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]
  -------------------------------------------------------------------
                         required time                          7.390    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  7.302    

Slack (MET) :             7.305ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.484ns (23.915%)  route 1.540ns (76.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.938ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.453    -1.938    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X59Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.379    -1.559 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.613    -0.946    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X65Y15         LUT3 (Prop_lut3_I1_O)        0.105    -0.841 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.927     0.086    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X84Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.309     8.474    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X84Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/C
                         clock pessimism             -0.735     7.740    
                         clock uncertainty           -0.182     7.558    
    SLICE_X84Y12         FDCE (Setup_fdce_C_CE)      -0.168     7.390    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]
  -------------------------------------------------------------------
                         required time                          7.390    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  7.305    

Slack (MET) :             7.305ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.484ns (23.915%)  route 1.540ns (76.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.938ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        1.453    -1.938    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X59Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.379    -1.559 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.613    -0.946    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X65Y15         LUT3 (Prop_lut3_I1_O)        0.105    -0.841 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.927     0.086    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X84Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.309     8.474    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X84Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/C
                         clock pessimism             -0.735     7.740    
                         clock uncertainty           -0.182     7.558    
    SLICE_X84Y12         FDCE (Setup_fdce_C_CE)      -0.168     7.390    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]
  -------------------------------------------------------------------
                         required time                          7.390    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  7.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.860ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.285%)  route 0.276ns (59.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 9.653 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 19.423 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.579    19.423    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X59Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.141    19.564 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.276    19.840    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X65Y15         LUT5 (Prop_lut5_I1_O)        0.045    19.885 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_i_1/O
                         net (fo=1, routed)           0.000    19.885    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_i_1_n_3
    SLICE_X65Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.847     9.653    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X65Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                         clock pessimism              0.099     9.751    
                         clock uncertainty            0.182     9.933    
    SLICE_X65Y15         FDCE (Hold_fdce_C_D)         0.092    10.025    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg
  -------------------------------------------------------------------
                         required time                        -10.025    
                         arrival time                          19.885    
  -------------------------------------------------------------------
                         slack                                  9.860    

Slack (MET) :             10.375ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.836%)  route 0.666ns (78.164%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns = ( 9.659 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 19.423 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.579    19.423    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X59Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.141    19.564 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.277    19.841    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X65Y15         LUT3 (Prop_lut3_I1_O)        0.045    19.886 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.389    20.275    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X80Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.853     9.659    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X80Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/C
                         clock pessimism              0.099     9.757    
                         clock uncertainty            0.182     9.939    
    SLICE_X80Y12         FDCE (Hold_fdce_C_CE)       -0.039     9.900    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.900    
                         arrival time                          20.275    
  -------------------------------------------------------------------
                         slack                                 10.375    

Slack (MET) :             10.375ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.836%)  route 0.666ns (78.164%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns = ( 9.659 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 19.423 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.579    19.423    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X59Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.141    19.564 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.277    19.841    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X65Y15         LUT3 (Prop_lut3_I1_O)        0.045    19.886 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.389    20.275    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X80Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.853     9.659    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X80Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/C
                         clock pessimism              0.099     9.757    
                         clock uncertainty            0.182     9.939    
    SLICE_X80Y12         FDCE (Hold_fdce_C_CE)       -0.039     9.900    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.900    
                         arrival time                          20.275    
  -------------------------------------------------------------------
                         slack                                 10.375    

Slack (MET) :             10.375ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.836%)  route 0.666ns (78.164%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns = ( 9.659 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 19.423 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.579    19.423    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X59Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.141    19.564 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.277    19.841    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X65Y15         LUT3 (Prop_lut3_I1_O)        0.045    19.886 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.389    20.275    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X80Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.853     9.659    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X80Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/C
                         clock pessimism              0.099     9.757    
                         clock uncertainty            0.182     9.939    
    SLICE_X80Y12         FDCE (Hold_fdce_C_CE)       -0.039     9.900    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.900    
                         arrival time                          20.275    
  -------------------------------------------------------------------
                         slack                                 10.375    

Slack (MET) :             10.375ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.836%)  route 0.666ns (78.164%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns = ( 9.659 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 19.423 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.579    19.423    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X59Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.141    19.564 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.277    19.841    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X65Y15         LUT3 (Prop_lut3_I1_O)        0.045    19.886 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.389    20.275    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X80Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.853     9.659    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X80Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/C
                         clock pessimism              0.099     9.757    
                         clock uncertainty            0.182     9.939    
    SLICE_X80Y12         FDCE (Hold_fdce_C_CE)       -0.039     9.900    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]
  -------------------------------------------------------------------
                         required time                         -9.900    
                         arrival time                          20.275    
  -------------------------------------------------------------------
                         slack                                 10.375    

Slack (MET) :             10.375ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.836%)  route 0.666ns (78.164%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns = ( 9.659 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 19.423 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.579    19.423    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X59Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.141    19.564 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.277    19.841    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X65Y15         LUT3 (Prop_lut3_I1_O)        0.045    19.886 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.389    20.275    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X80Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.853     9.659    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X80Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/C
                         clock pessimism              0.099     9.757    
                         clock uncertainty            0.182     9.939    
    SLICE_X80Y12         FDCE (Hold_fdce_C_CE)       -0.039     9.900    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.900    
                         arrival time                          20.275    
  -------------------------------------------------------------------
                         slack                                 10.375    

Slack (MET) :             10.375ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.836%)  route 0.666ns (78.164%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns = ( 9.659 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 19.423 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.579    19.423    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X59Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.141    19.564 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.277    19.841    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X65Y15         LUT3 (Prop_lut3_I1_O)        0.045    19.886 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.389    20.275    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X80Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.853     9.659    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X80Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]/C
                         clock pessimism              0.099     9.757    
                         clock uncertainty            0.182     9.939    
    SLICE_X80Y12         FDCE (Hold_fdce_C_CE)       -0.039     9.900    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.900    
                         arrival time                          20.275    
  -------------------------------------------------------------------
                         slack                                 10.375    

Slack (MET) :             10.423ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        0.900ns  (logic 0.186ns (20.660%)  route 0.714ns (79.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns = ( 9.660 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 19.423 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.579    19.423    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X59Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.141    19.564 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.277    19.841    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X65Y15         LUT3 (Prop_lut3_I1_O)        0.045    19.886 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.438    20.324    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.854     9.660    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/C
                         clock pessimism              0.099     9.758    
                         clock uncertainty            0.182     9.940    
    SLICE_X83Y12         FDCE (Hold_fdce_C_CE)       -0.039     9.901    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]
  -------------------------------------------------------------------
                         required time                         -9.901    
                         arrival time                          20.324    
  -------------------------------------------------------------------
                         slack                                 10.423    

Slack (MET) :             10.423ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        0.900ns  (logic 0.186ns (20.660%)  route 0.714ns (79.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns = ( 9.660 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 19.423 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.579    19.423    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X59Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.141    19.564 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.277    19.841    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X65Y15         LUT3 (Prop_lut3_I1_O)        0.045    19.886 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.438    20.324    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.854     9.660    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/C
                         clock pessimism              0.099     9.758    
                         clock uncertainty            0.182     9.940    
    SLICE_X83Y12         FDCE (Hold_fdce_C_CE)       -0.039     9.901    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]
  -------------------------------------------------------------------
                         required time                         -9.901    
                         arrival time                          20.324    
  -------------------------------------------------------------------
                         slack                                 10.423    

Slack (MET) :             10.423ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        0.900ns  (logic 0.186ns (20.660%)  route 0.714ns (79.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns = ( 9.660 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.577ns = ( 19.423 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3248, routed)        0.579    19.423    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X59Y15         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.141    19.564 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.277    19.841    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X65Y15         LUT3 (Prop_lut3_I1_O)        0.045    19.886 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.438    20.324    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.854     9.660    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X83Y12         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/C
                         clock pessimism              0.099     9.758    
                         clock uncertainty            0.182     9.940    
    SLICE_X83Y12         FDCE (Hold_fdce_C_CE)       -0.039     9.901    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]
  -------------------------------------------------------------------
                         required time                         -9.901    
                         arrival time                          20.324    
  -------------------------------------------------------------------
                         slack                                 10.423    





