Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date              : Sun Oct  8 19:08:16 2023
| Host              : Notebook-GMD running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xczu7ev-ffvf1517
| Speed File        : -1LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       232         
HPDR-1     Warning           Port pin direction inconsistency  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (232)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (569)
5. checking no_input_delay (2)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (232)
--------------------------
 There are 232 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (569)
--------------------------------------------------
 There are 569 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  583          inf        0.000                      0                  583           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           583 Endpoints
Min Delay           583 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_i2c_master/busy_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.375ns  (logic 6.191ns (83.944%)  route 1.184ns (16.056%))
  Logic Levels:           2  (FDPE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y321        FDPE                         0.000     0.000 r  i_i2c_master/busy_reg/C
    SLICE_X99Y321        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.135     0.135 r  i_i2c_master/busy_reg/Q
                         net (fo=12, routed)          1.184     1.319    scl_TRI
    J14                  OBUFT (TriStatD_OUTBUF_HDIOB_M_T_O)
                                                      6.056     7.375 r  scl_OBUFT_inst/O
                         net (fo=0)                   0.000     7.375    scl
    J14                                                               r  scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sda_IOBUF_inst_i_1/C
                            (rising edge-triggered cell FDPE)
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.114ns  (logic 6.195ns (87.075%)  route 0.920ns (12.925%))
  Logic Levels:           2  (FDPE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y318        FDPE                         0.000     0.000 r  sda_IOBUF_inst_i_1/C
    SLICE_X99Y318        FDPE (Prop_DFF_SLICEL_C_Q)
                                                      0.134     0.134 r  sda_IOBUF_inst_i_1/Q
                         net (fo=3, routed)           0.920     1.054    sda_IOBUF_inst/T
    H13                  OBUFT (TriStatD_OUTBUF_HDIOB_S_T_O)
                                                      6.061     7.114 r  sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.114    sda
    H13                                                               r  sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SSEG/refresh_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            _7LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.397ns  (logic 3.686ns (57.621%)  route 2.711ns (42.379%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y333        FDCE                         0.000     0.000 r  i_SSEG/refresh_reg[19]/C
    SLICE_X99Y333        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.134     0.134 r  i_SSEG/refresh_reg[19]/Q
                         net (fo=9, routed)           0.501     0.635    i_SSEG/enable[3]
    SLICE_X100Y333       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.172     0.807 r  i_SSEG/_7LED_OBUF[7]_inst_i_6/O
                         net (fo=5, routed)           0.211     1.018    i_SSEG/_7LED_OBUF[7]_inst_i_6_n_0
    SLICE_X100Y331       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.092     1.110 r  i_SSEG/_7LED_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.348     1.458    i_SSEG/_7LED_OBUF[7]_inst_i_8_n_0
    SLICE_X101Y332       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.216     1.674 r  i_SSEG/_7LED_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           0.221     1.895    i_SSEG/_7LED_OBUF[7]_inst_i_4_n_0
    SLICE_X100Y333       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.162     2.057 r  i_SSEG/_7LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.430     3.487    _7LED_OBUF[1]
    A15                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.910     6.397 r  _7LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.397    _7LED[1]
    A15                                                               r  _7LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SSEG/refresh_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            _7LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.324ns  (logic 3.684ns (58.256%)  route 2.640ns (41.744%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y333        FDCE                         0.000     0.000 r  i_SSEG/refresh_reg[19]/C
    SLICE_X99Y333        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.134     0.134 r  i_SSEG/refresh_reg[19]/Q
                         net (fo=9, routed)           0.501     0.635    i_SSEG/enable[3]
    SLICE_X100Y333       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.172     0.807 r  i_SSEG/_7LED_OBUF[7]_inst_i_6/O
                         net (fo=5, routed)           0.211     1.018    i_SSEG/_7LED_OBUF[7]_inst_i_6_n_0
    SLICE_X100Y331       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.092     1.110 r  i_SSEG/_7LED_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.348     1.458    i_SSEG/_7LED_OBUF[7]_inst_i_8_n_0
    SLICE_X101Y332       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.216     1.674 r  i_SSEG/_7LED_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           0.221     1.895    i_SSEG/_7LED_OBUF[7]_inst_i_4_n_0
    SLICE_X100Y333       LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.165     2.060 r  i_SSEG/_7LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.359     3.419    _7LED_OBUF[4]
    C14                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.905     6.324 r  _7LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.324    _7LED[4]
    C14                                                               r  _7LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SSEG/refresh_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            _7LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.312ns  (logic 3.679ns (58.284%)  route 2.633ns (41.716%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y333        FDCE                         0.000     0.000 r  i_SSEG/refresh_reg[19]/C
    SLICE_X99Y333        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.134     0.134 r  i_SSEG/refresh_reg[19]/Q
                         net (fo=9, routed)           0.501     0.635    i_SSEG/enable[3]
    SLICE_X100Y333       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.172     0.807 r  i_SSEG/_7LED_OBUF[7]_inst_i_6/O
                         net (fo=5, routed)           0.211     1.018    i_SSEG/_7LED_OBUF[7]_inst_i_6_n_0
    SLICE_X100Y331       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.092     1.110 r  i_SSEG/_7LED_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.348     1.458    i_SSEG/_7LED_OBUF[7]_inst_i_8_n_0
    SLICE_X101Y332       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.216     1.674 r  i_SSEG/_7LED_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           0.221     1.895    i_SSEG/_7LED_OBUF[7]_inst_i_4_n_0
    SLICE_X100Y333       LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.151     2.046 r  i_SSEG/_7LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.352     3.398    _7LED_OBUF[2]
    B13                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.914     6.312 r  _7LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.312    _7LED[2]
    B13                                                               r  _7LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SSEG/refresh_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            _7LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.268ns  (logic 3.688ns (58.836%)  route 2.580ns (41.164%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y333        FDCE                         0.000     0.000 r  i_SSEG/refresh_reg[19]/C
    SLICE_X99Y333        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.134     0.134 r  i_SSEG/refresh_reg[19]/Q
                         net (fo=9, routed)           0.501     0.635    i_SSEG/enable[3]
    SLICE_X100Y333       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.172     0.807 r  i_SSEG/_7LED_OBUF[7]_inst_i_6/O
                         net (fo=5, routed)           0.211     1.018    i_SSEG/_7LED_OBUF[7]_inst_i_6_n_0
    SLICE_X100Y331       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.092     1.110 r  i_SSEG/_7LED_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.348     1.458    i_SSEG/_7LED_OBUF[7]_inst_i_8_n_0
    SLICE_X101Y332       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.216     1.674 r  i_SSEG/_7LED_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           0.142     1.815    i_SSEG/_7LED_OBUF[7]_inst_i_4_n_0
    SLICE_X100Y333       LUT4 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.173     1.988 r  i_SSEG/_7LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.379     3.367    _7LED_OBUF[6]
    D14                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.901     6.268 r  _7LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.268    _7LED[6]
    D14                                                               r  _7LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SSEG/refresh_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            _7LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.248ns  (logic 3.681ns (58.917%)  route 2.567ns (41.083%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y333        FDCE                         0.000     0.000 r  i_SSEG/refresh_reg[19]/C
    SLICE_X99Y333        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.134     0.134 r  i_SSEG/refresh_reg[19]/Q
                         net (fo=9, routed)           0.501     0.635    i_SSEG/enable[3]
    SLICE_X100Y333       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.172     0.807 r  i_SSEG/_7LED_OBUF[7]_inst_i_6/O
                         net (fo=5, routed)           0.211     1.018    i_SSEG/_7LED_OBUF[7]_inst_i_6_n_0
    SLICE_X100Y331       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.092     1.110 f  i_SSEG/_7LED_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.348     1.458    i_SSEG/_7LED_OBUF[7]_inst_i_8_n_0
    SLICE_X101Y332       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.216     1.674 f  i_SSEG/_7LED_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           0.221     1.895    i_SSEG/_7LED_OBUF[7]_inst_i_4_n_0
    SLICE_X100Y333       LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.150     2.045 r  i_SSEG/_7LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.286     3.331    _7LED_OBUF[3]
    A13                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.917     6.248 r  _7LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.248    _7LED[3]
    A13                                                               r  _7LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SSEG/refresh_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            _7LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.136ns  (logic 3.672ns (59.841%)  route 2.464ns (40.159%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y333        FDCE                         0.000     0.000 r  i_SSEG/refresh_reg[19]/C
    SLICE_X99Y333        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.134     0.134 r  i_SSEG/refresh_reg[19]/Q
                         net (fo=9, routed)           0.501     0.635    i_SSEG/enable[3]
    SLICE_X100Y333       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.172     0.807 r  i_SSEG/_7LED_OBUF[7]_inst_i_6/O
                         net (fo=5, routed)           0.211     1.018    i_SSEG/_7LED_OBUF[7]_inst_i_6_n_0
    SLICE_X100Y331       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.092     1.110 r  i_SSEG/_7LED_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.348     1.458    i_SSEG/_7LED_OBUF[7]_inst_i_8_n_0
    SLICE_X101Y332       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.216     1.674 r  i_SSEG/_7LED_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           0.208     1.882    i_SSEG/_7LED_OBUF[7]_inst_i_4_n_0
    SLICE_X100Y333       LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.152     2.034 r  i_SSEG/_7LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.196     3.230    _7LED_OBUF[7]
    C13                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.906     6.136 r  _7LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.136    _7LED[7]
    C13                                                               r  _7LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SSEG/refresh_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            _7LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.081ns  (logic 3.675ns (60.445%)  route 2.405ns (39.555%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y333        FDCE                         0.000     0.000 r  i_SSEG/refresh_reg[19]/C
    SLICE_X99Y333        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.134     0.134 r  i_SSEG/refresh_reg[19]/Q
                         net (fo=9, routed)           0.501     0.635    i_SSEG/enable[3]
    SLICE_X100Y333       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.172     0.807 r  i_SSEG/_7LED_OBUF[7]_inst_i_6/O
                         net (fo=5, routed)           0.211     1.018    i_SSEG/_7LED_OBUF[7]_inst_i_6_n_0
    SLICE_X100Y331       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.092     1.110 r  i_SSEG/_7LED_OBUF[7]_inst_i_8/O
                         net (fo=1, routed)           0.348     1.458    i_SSEG/_7LED_OBUF[7]_inst_i_8_n_0
    SLICE_X101Y332       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.216     1.674 r  i_SSEG/_7LED_OBUF[7]_inst_i_4/O
                         net (fo=7, routed)           0.142     1.815    i_SSEG/_7LED_OBUF[7]_inst_i_4_n_0
    SLICE_X100Y333       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.152     1.967 r  i_SSEG/_7LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.204     3.171    _7LED_OBUF[5]
    B14                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.909     6.081 r  _7LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.081    _7LED[5]
    B14                                                               r  _7LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_SSEG/refresh_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.276ns  (logic 3.188ns (60.428%)  route 2.088ns (39.572%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y333        FDCE                         0.000     0.000 r  i_SSEG/refresh_reg[18]/C
    SLICE_X99Y333        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.135     0.135 r  i_SSEG/refresh_reg[18]/Q
                         net (fo=11, routed)          0.760     0.895    i_SSEG/sel0[2]
    SLICE_X100Y332       LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.161     1.056 r  i_SSEG/anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.328     2.384    anode_OBUF[3]
    G15                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.892     5.276 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.276    anode[3]
    G15                                                               r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_i2c_master/data_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_read_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.118ns  (logic 0.084ns (71.186%)  route 0.034ns (28.814%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y327       FDCE                         0.000     0.000 r  i_i2c_master/data_out_reg[0]/C
    SLICE_X100Y327       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  i_i2c_master/data_out_reg[0]/Q
                         net (fo=1, routed)           0.034     0.118    data_out[0]
    SLICE_X100Y327       FDCE                                         r  data_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG_data_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_SSEG/hex0_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.142ns  (logic 0.083ns (58.451%)  route 0.059ns (41.549%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y331       FDCE                         0.000     0.000 r  SSEG_data_reg[0]/C
    SLICE_X100Y331       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     0.083 r  SSEG_data_reg[0]/Q
                         net (fo=1, routed)           0.059     0.142    i_SSEG/Q[0]
    SLICE_X100Y331       FDRE                                         r  i_SSEG/hex0_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG_data_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_SSEG/hex0_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.142ns  (logic 0.084ns (59.155%)  route 0.058ns (40.845%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y331       FDCE                         0.000     0.000 r  SSEG_data_reg[1]/C
    SLICE_X100Y331       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  SSEG_data_reg[1]/Q
                         net (fo=1, routed)           0.058     0.142    i_SSEG/Q[1]
    SLICE_X100Y331       FDRE                                         r  i_SSEG/hex0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_data_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSEG_data_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.143ns  (logic 0.107ns (75.021%)  route 0.036ns (24.979%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y331       FDRE                         0.000     0.000 r  temp_data_reg[15]/C
    SLICE_X101Y331       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.084     0.084 r  temp_data_reg[15]/Q
                         net (fo=13, routed)          0.029     0.113    temp_data[15]
    SLICE_X101Y331       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.023     0.136 r  SSEG_data[19]_i_2/O
                         net (fo=1, routed)           0.007     0.143    SSEG_data[19]_i_2_n_0
    SLICE_X101Y331       FDCE                                         r  SSEG_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG_data_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_SSEG/hex3_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.144ns  (logic 0.085ns (59.028%)  route 0.059ns (40.972%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y331       FDCE                         0.000     0.000 r  SSEG_data_reg[14]/C
    SLICE_X100Y331       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.085     0.085 r  SSEG_data_reg[14]/Q
                         net (fo=1, routed)           0.059     0.144    i_SSEG/Q[10]
    SLICE_X100Y332       FDRE                                         r  i_SSEG/hex3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_i2c_master/data_in_sr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_i2c_master/data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.148ns  (logic 0.085ns (57.574%)  route 0.063ns (42.426%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y327       FDCE                         0.000     0.000 r  i_i2c_master/data_in_sr_reg[1]/C
    SLICE_X100Y327       FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     0.085 r  i_i2c_master/data_in_sr_reg[1]/Q
                         net (fo=2, routed)           0.063     0.148    i_i2c_master/data_in_sr[1]
    SLICE_X100Y328       FDCE                                         r  i_i2c_master/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_read_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            temp_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.149ns  (logic 0.085ns (57.061%)  route 0.064ns (42.939%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y327       FDCE                         0.000     0.000 r  data_read_reg[3]/C
    SLICE_X100Y327       FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.085     0.085 r  data_read_reg[3]/Q
                         net (fo=5, routed)           0.064     0.149    data_read[3]
    SLICE_X100Y328       FDRE                                         r  temp_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_i2c_master/grab_next_data_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_i2c_master/grab_next_data_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.149ns  (logic 0.105ns (70.404%)  route 0.044ns (29.596%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y318        FDCE                         0.000     0.000 r  i_i2c_master/grab_next_data_reg/C
    SLICE_X98Y318        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     0.084 r  i_i2c_master/grab_next_data_reg/Q
                         net (fo=2, routed)           0.025     0.109    i_i2c_master/grab_next_data
    SLICE_X98Y318        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.021     0.130 r  i_i2c_master/grab_next_data_i_1/O
                         net (fo=1, routed)           0.019     0.149    i_i2c_master/grab_next_data_i_1_n_0
    SLICE_X98Y318        FDCE                                         r  i_i2c_master/grab_next_data_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_i2c_master/data_in_sr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i_i2c_master/data_in_sr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.150ns  (logic 0.084ns (56.136%)  route 0.066ns (43.864%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y327       FDCE                         0.000     0.000 r  i_i2c_master/data_in_sr_reg[4]/C
    SLICE_X100Y327       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     0.084 r  i_i2c_master/data_in_sr_reg[4]/Q
                         net (fo=2, routed)           0.066     0.150    i_i2c_master/data_in_sr[4]
    SLICE_X100Y327       FDCE                                         r  i_i2c_master/data_in_sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_i2c_master/reg_sda_o_tristate_oe_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i_i2c_master/reg_sda_o_tristate_oe_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.150ns  (logic 0.105ns (70.170%)  route 0.045ns (29.830%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y319        FDRE                         0.000     0.000 r  i_i2c_master/reg_sda_o_tristate_oe_reg/C
    SLICE_X98Y319        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.084 r  i_i2c_master/reg_sda_o_tristate_oe_reg/Q
                         net (fo=2, routed)           0.027     0.111    i_i2c_master/sda_OBUF
    SLICE_X98Y319        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.021     0.132 r  i_i2c_master/reg_sda_o_tristate_oe_i_1/O
                         net (fo=1, routed)           0.018     0.150    i_i2c_master/reg_sda_o_tristate_oe_i_1_n_0
    SLICE_X98Y319        FDRE                                         r  i_i2c_master/reg_sda_o_tristate_oe_reg/D
  -------------------------------------------------------------------    -------------------





