INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/256608/Documents/DE1/Project/DE1-project/projectiiiikkkkkkkasda/projectiiiikkkkkkkasda.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level'
