// Seed: 2746755022
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  id_3(
      .id_0(1), .id_1(id_2++), .id_2(1), .id_3(1), .id_4(id_2), .id_5(), .id_6(1), .id_7(id_2)
  );
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input wand id_2,
    input tri id_3,
    output tri1 id_4,
    output wor id_5,
    input tri id_6,
    input supply1 id_7
);
  assign id_4 = (id_2) - 1'h0;
  always @(negedge id_3);
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9
  );
endmodule
