Running: F:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/SOPHOMORE_AW/Digital Logic Design/lab/lab11/MyCounter/Counter4b_Counter4b_sch_tb_isim_beh.exe -prj E:/SOPHOMORE_AW/Digital Logic Design/lab/lab11/MyCounter/Counter4b_Counter4b_sch_tb_beh.prj work.Counter4b_Counter4b_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "E:/SOPHOMORE_AW/Digital Logic Design/lab/lab11/MyCounter/Counter4b.vf" into library work
Analyzing Verilog file "E:/SOPHOMORE_AW/Digital Logic Design/lab/lab11/MyCounter/counter4b_sim.v" into library work
Analyzing Verilog file "F:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module FD
Compiling module XNOR2
Compiling module INV
Compiling module NOR2
Compiling module NOR3
Compiling module NOR4
Compiling module Counter4b
Compiling module Counter4b_Counter4b_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 9 Verilog Units
Built simulation executable E:/SOPHOMORE_AW/Digital Logic Design/lab/lab11/MyCounter/Counter4b_Counter4b_sch_tb_isim_beh.exe
Fuse Memory Usage: 29376 KB
Fuse CPU Usage: 280 ms
