Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: Chronometer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Chronometer.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Chronometer"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Chronometer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/Documentos/Electronica/Processor/SEU22_module.vhd" in Library work.
Architecture behavioral of Entity seu22_module is up to date.
Compiling vhdl file "F:/Documentos/Electronica/Processor/ADDER1_module.vhd" in Library work.
Architecture behavioral of Entity adder1_module is up to date.
Compiling vhdl file "F:/Documentos/Electronica/Processor/ADDER2_module.vhd" in Library work.
Architecture behavioral of Entity adder2_module is up to date.
Compiling vhdl file "F:/Documentos/Electronica/Processor/ADDER3_module.vhd" in Library work.
Architecture behavioral of Entity adder3_module is up to date.
Compiling vhdl file "F:/Documentos/Electronica/Processor/ALU_module.vhd" in Library work.
Architecture behavioral of Entity alu_module is up to date.
Compiling vhdl file "F:/Documentos/Electronica/Processor/CU_module.vhd" in Library work.
Entity <cu_module> compiled.
Entity <cu_module> (Architecture <behavioral>) compiled.
Compiling vhdl file "F:/Documentos/Electronica/Processor/DataMem_module.vhd" in Library work.
Architecture behavioral of Entity datamem_module is up to date.
Compiling vhdl file "F:/Documentos/Electronica/Processor/InstMemory_module.vhd" in Library work.
Architecture behavioral of Entity instmemory_module is up to date.
Compiling vhdl file "F:/Documentos/Electronica/Processor/MUX1_module.vhd" in Library work.
Architecture behavioral of Entity mux1_module is up to date.
Compiling vhdl file "F:/Documentos/Electronica/Processor/MUX2_module.vhd" in Library work.
Architecture behavioral of Entity mux2_module is up to date.
Compiling vhdl file "F:/Documentos/Electronica/Processor/MUX3_module.vhd" in Library work.
Architecture behavioral of Entity mux3_module is up to date.
Compiling vhdl file "F:/Documentos/Electronica/Processor/MUX4_module.vhd" in Library work.
Architecture behavioral of Entity mux4_module is up to date.
Compiling vhdl file "F:/Documentos/Electronica/Processor/PC_module.vhd" in Library work.
Architecture behavioral of Entity pc_module is up to date.
Compiling vhdl file "F:/Documentos/Electronica/Processor/PSRModifier.vhd" in Library work.
Architecture arch_psrm of Entity psrmodifier is up to date.
Compiling vhdl file "F:/Documentos/Electronica/Processor/PSR_module.vhd" in Library work.
Architecture behavioral of Entity psr_module is up to date.
Compiling vhdl file "F:/Documentos/Electronica/Processor/RegisterFile_module.vhd" in Library work.
Architecture behavioral of Entity registerfile_module is up to date.
Compiling vhdl file "F:/Documentos/Electronica/Processor/SEU_module.vhd" in Library work.
Architecture behavioral of Entity seu_module is up to date.
Compiling vhdl file "F:/Documentos/Electronica/Processor/WindowManager.vhd" in Library work.
Architecture arch_wm of Entity windowmanager is up to date.
Compiling vhdl file "F:/Documentos/Electronica/Processor/Processor.vhd" in Library work.
Architecture behavioral of Entity processor is up to date.
Compiling vhdl file "F:/Documentos/Electronica/Processor/Div50Mto05.vhd" in Library work.
Architecture arch of Entity div50mto05 is up to date.
Compiling vhdl file "F:/Documentos/Electronica/Processor/Chronometer.vhd" in Library work.
Architecture arch_crh of Entity chronometer is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Chronometer> in library <work> (architecture <arch_crh>).

Analyzing hierarchy for entity <Processor> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Div50Mto05> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <SEU22_module> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ADDER1_module> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ADDER2_module> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ADDER3_module> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU_module> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CU_module> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DataMem_module> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <InstMemory_module> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX1_module> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX2_module> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX3_module> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX4_module> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PC_module> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <PSRModifier> in library <work> (architecture <arch_psrm>).

Analyzing hierarchy for entity <PSR_module> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RegisterFile_module> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SEU_module> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <WindowManager> in library <work> (architecture <arch_wm>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Chronometer> in library <work> (Architecture <arch_crh>).
Entity <Chronometer> analyzed. Unit <Chronometer> generated.

Analyzing Entity <Processor> in library <work> (Architecture <behavioral>).
Entity <Processor> analyzed. Unit <Processor> generated.

Analyzing Entity <SEU22_module> in library <work> (Architecture <behavioral>).
Entity <SEU22_module> analyzed. Unit <SEU22_module> generated.

Analyzing Entity <ADDER1_module> in library <work> (Architecture <behavioral>).
Entity <ADDER1_module> analyzed. Unit <ADDER1_module> generated.

Analyzing Entity <ADDER2_module> in library <work> (Architecture <behavioral>).
Entity <ADDER2_module> analyzed. Unit <ADDER2_module> generated.

Analyzing Entity <ADDER3_module> in library <work> (Architecture <behavioral>).
Entity <ADDER3_module> analyzed. Unit <ADDER3_module> generated.

Analyzing Entity <ALU_module> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "F:/Documentos/Electronica/Processor/ALU_module.vhd" line 70: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "F:/Documentos/Electronica/Processor/ALU_module.vhd" line 73: Index value(s) does not match array range, simulation mismatch.
WARNING:Xst:790 - "F:/Documentos/Electronica/Processor/ALU_module.vhd" line 76: Index value(s) does not match array range, simulation mismatch.
Entity <ALU_module> analyzed. Unit <ALU_module> generated.

Analyzing Entity <CU_module> in library <work> (Architecture <behavioral>).
Entity <CU_module> analyzed. Unit <CU_module> generated.

Analyzing Entity <DataMem_module> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "F:/Documentos/Electronica/Processor/DataMem_module.vhd" line 45: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <memory> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "F:/Documentos/Electronica/Processor/DataMem_module.vhd" line 47: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <memory> may be accessed with an index that does not cover the full array size.
WARNING:Xst:819 - "F:/Documentos/Electronica/Processor/DataMem_module.vhd" line 40: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <memory>
Entity <DataMem_module> analyzed. Unit <DataMem_module> generated.

Analyzing Entity <InstMemory_module> in library <work> (Architecture <behavioral>).
Entity <InstMemory_module> analyzed. Unit <InstMemory_module> generated.

Analyzing Entity <MUX1_module> in library <work> (Architecture <behavioral>).
Entity <MUX1_module> analyzed. Unit <MUX1_module> generated.

Analyzing Entity <MUX2_module> in library <work> (Architecture <behavioral>).
Entity <MUX2_module> analyzed. Unit <MUX2_module> generated.

Analyzing Entity <MUX3_module> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "F:/Documentos/Electronica/Processor/MUX3_module.vhd" line 26: Mux is complete : default of case is discarded
Entity <MUX3_module> analyzed. Unit <MUX3_module> generated.

Analyzing Entity <MUX4_module> in library <work> (Architecture <behavioral>).
Entity <MUX4_module> analyzed. Unit <MUX4_module> generated.

Analyzing Entity <PC_module> in library <work> (Architecture <behavioral>).
Entity <PC_module> analyzed. Unit <PC_module> generated.

Analyzing Entity <PSRModifier> in library <work> (Architecture <arch_psrm>).
INFO:Xst:2679 - Register <NZVC<2>> in unit <PSRModifier> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <PSRModifier> analyzed. Unit <PSRModifier> generated.

Analyzing Entity <PSR_module> in library <work> (Architecture <behavioral>).
Entity <PSR_module> analyzed. Unit <PSR_module> generated.

Analyzing Entity <RegisterFile_module> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "F:/Documentos/Electronica/Processor/RegisterFile_module.vhd" line 40: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <registers> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "F:/Documentos/Electronica/Processor/RegisterFile_module.vhd" line 41: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <registers> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "F:/Documentos/Electronica/Processor/RegisterFile_module.vhd" line 42: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <registers> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "F:/Documentos/Electronica/Processor/RegisterFile_module.vhd" line 44: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <registers> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <RegisterFile_module> analyzed. Unit <RegisterFile_module> generated.

Analyzing Entity <SEU_module> in library <work> (Architecture <behavioral>).
Entity <SEU_module> analyzed. Unit <SEU_module> generated.

Analyzing Entity <WindowManager> in library <work> (Architecture <arch_wm>).
Entity <WindowManager> analyzed. Unit <WindowManager> generated.

Analyzing Entity <Div50Mto05> in library <work> (Architecture <arch>).
Entity <Div50Mto05> analyzed. Unit <Div50Mto05> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Div50Mto05>.
    Related source file is "F:/Documentos/Electronica/Processor/Div50Mto05.vhd".
    Found 1-bit register for signal <clkout>.
    Found 24-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <Div50Mto05> synthesized.


Synthesizing Unit <SEU22_module>.
    Related source file is "F:/Documentos/Electronica/Processor/SEU22_module.vhd".
Unit <SEU22_module> synthesized.


Synthesizing Unit <ADDER1_module>.
    Related source file is "F:/Documentos/Electronica/Processor/ADDER1_module.vhd".
    Found 5-bit adder for signal <AddOut>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ADDER1_module> synthesized.


Synthesizing Unit <ADDER2_module>.
    Related source file is "F:/Documentos/Electronica/Processor/ADDER2_module.vhd".
    Found 32-bit adder for signal <AddOut>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ADDER2_module> synthesized.


Synthesizing Unit <ADDER3_module>.
    Related source file is "F:/Documentos/Electronica/Processor/ADDER3_module.vhd".
    Found 32-bit adder for signal <Addout>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ADDER3_module> synthesized.


Synthesizing Unit <ALU_module>.
    Related source file is "F:/Documentos/Electronica/Processor/ALU_module.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <dataOut_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 32-bit adder for signal <dataOut_0$add0001> created at line 28.
    Found 32-bit adder for signal <dataOut_0$add0002> created at line 24.
    Found 32-bit subtractor for signal <dataOut_0$sub0001> created at line 36.
    Found 32-bit subtractor for signal <dataOut_0$sub0002> created at line 32.
    Found 1-bit xor2 for signal <dataOut_0$xor0000> created at line 60.
    Found 1-bit xor2 for signal <dataOut_1$xor0000> created at line 60.
    Found 1-bit xor2 for signal <dataOut_10$xor0000> created at line 60.
    Found 1-bit xor2 for signal <dataOut_11$xor0000> created at line 60.
    Found 1-bit xor2 for signal <dataOut_12$xor0000> created at line 60.
    Found 1-bit xor2 for signal <dataOut_13$xor0000> created at line 60.
    Found 1-bit xor2 for signal <dataOut_14$xor0000> created at line 60.
    Found 1-bit xor2 for signal <dataOut_15$xor0000> created at line 60.
    Found 1-bit xor2 for signal <dataOut_16$xor0000> created at line 60.
    Found 1-bit xor2 for signal <dataOut_17$xor0000> created at line 60.
    Found 1-bit xor2 for signal <dataOut_18$xor0000> created at line 60.
    Found 1-bit xor2 for signal <dataOut_19$xor0000> created at line 60.
    Found 1-bit xor2 for signal <dataOut_2$xor0000> created at line 60.
    Found 1-bit xor2 for signal <dataOut_20$xor0000> created at line 60.
    Found 1-bit xor2 for signal <dataOut_21$xor0000> created at line 60.
    Found 1-bit xor2 for signal <dataOut_22$xor0000> created at line 60.
    Found 1-bit xor2 for signal <dataOut_23$xor0000> created at line 60.
    Found 1-bit xor2 for signal <dataOut_24$xor0000> created at line 60.
    Found 1-bit xor2 for signal <dataOut_25$xor0000> created at line 60.
    Found 1-bit xor2 for signal <dataOut_26$xor0000> created at line 60.
    Found 1-bit xor2 for signal <dataOut_27$xor0000> created at line 60.
    Found 1-bit xor2 for signal <dataOut_28$xor0000> created at line 60.
    Found 1-bit xor2 for signal <dataOut_29$xor0000> created at line 60.
    Found 1-bit xor2 for signal <dataOut_3$xor0000> created at line 60.
    Found 1-bit xor2 for signal <dataOut_30$xor0000> created at line 60.
    Found 1-bit xor2 for signal <dataOut_31$xor0000> created at line 60.
    Found 1-bit xor2 for signal <dataOut_4$xor0000> created at line 60.
    Found 1-bit xor2 for signal <dataOut_5$xor0000> created at line 60.
    Found 1-bit xor2 for signal <dataOut_6$xor0000> created at line 60.
    Found 1-bit xor2 for signal <dataOut_7$xor0000> created at line 60.
    Found 1-bit xor2 for signal <dataOut_8$xor0000> created at line 60.
    Found 1-bit xor2 for signal <dataOut_9$xor0000> created at line 60.
    Summary:
	inferred   4 Adder/Subtractor(s).
Unit <ALU_module> synthesized.


Synthesizing Unit <CU_module>.
    Related source file is "F:/Documentos/Electronica/Processor/CU_module.vhd".
    Found 4x1-bit ROM for signal <RFdest>.
WARNING:Xst:737 - Found 1-bit latch for signal <calcicc>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 2-bit 4-to-1 multiplexer for signal <PCsource>.
    Found 8-bit 4-to-1 multiplexer for signal <ALUOP>.
    Found 2-bit 4-to-1 multiplexer for signal <RFsource>.
    Found 1-bit 4-to-1 multiplexer for signal <RdEnMem>.
    Found 1-bit xor2 for signal <calcicc$xor0000> created at line 133.
    Found 2-bit 16-to-1 multiplexer for signal <PCsource$mux0006> created at line 110.
    Summary:
	inferred   1 ROM(s).
	inferred  15 Multiplexer(s).
Unit <CU_module> synthesized.


Synthesizing Unit <DataMem_module>.
    Related source file is "F:/Documentos/Electronica/Processor/DataMem_module.vhd".
WARNING:Xst:647 - Input <ALUResult<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 32-bit latch for signal <DataToMem>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 47.
    Summary:
	inferred  32 Multiplexer(s).
Unit <DataMem_module> synthesized.


Synthesizing Unit <InstMemory_module>.
    Related source file is "F:/Documentos/Electronica/Processor/InstMemory_module.vhd".
WARNING:Xst:1781 - Signal <RAM> is used but never assigned. Tied to default value.
    Found 32x32-bit ROM for signal <$varindex0000> created at line 41.
    Found 32-bit register for signal <dataOut>.
    Summary:
	inferred   1 ROM(s).
	inferred  32 D-type flip-flop(s).
Unit <InstMemory_module> synthesized.


Synthesizing Unit <MUX1_module>.
    Related source file is "F:/Documentos/Electronica/Processor/MUX1_module.vhd".
Unit <MUX1_module> synthesized.


Synthesizing Unit <MUX2_module>.
    Related source file is "F:/Documentos/Electronica/Processor/MUX2_module.vhd".
Unit <MUX2_module> synthesized.


Synthesizing Unit <MUX3_module>.
    Related source file is "F:/Documentos/Electronica/Processor/MUX3_module.vhd".
WARNING:Xst:647 - Input <ALUaddress<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PC_dis30<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PC_seu<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit 4-to-1 multiplexer for signal <MUXout>.
    Summary:
	inferred   5 Multiplexer(s).
Unit <MUX3_module> synthesized.


Synthesizing Unit <MUX4_module>.
    Related source file is "F:/Documentos/Electronica/Processor/MUX4_module.vhd".
Unit <MUX4_module> synthesized.


Synthesizing Unit <PC_module>.
    Related source file is "F:/Documentos/Electronica/Processor/PC_module.vhd".
    Found 5-bit register for signal <outInstruction>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <PC_module> synthesized.


Synthesizing Unit <PSRModifier>.
    Related source file is "F:/Documentos/Electronica/Processor/PSRModifier.vhd".
WARNING:Xst:647 - Input <crs1<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <crs2<30:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <NZVC<1>> equivalent to <NZVC<0>> has been removed
WARNING:Xst:737 - Found 1-bit latch for signal <NZVC_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 1-bit xor2 for signal <NZVC_0$xor0000> created at line 55.
    Found 1-bit xor2 for signal <NZVC_0$xor0001> created at line 55.
Unit <PSRModifier> synthesized.


Synthesizing Unit <PSR_module>.
    Related source file is "F:/Documentos/Electronica/Processor/PSR_module.vhd".
    Found 1-bit register for signal <Carry>.
    Found 5-bit register for signal <CWP>.
    Found 4-bit register for signal <icc>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <PSR_module> synthesized.


Synthesizing Unit <RegisterFile_module>.
    Related source file is "F:/Documentos/Electronica/Processor/RegisterFile_module.vhd".
WARNING:Xst:647 - Input <nRS1<5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <nRS2<5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <registers_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 40.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0001> created at line 41.
    Found 32-bit 32-to-1 multiplexer for signal <$varindex0002> created at line 42.
    Summary:
	inferred  96 Multiplexer(s).
Unit <RegisterFile_module> synthesized.


Synthesizing Unit <SEU_module>.
    Related source file is "F:/Documentos/Electronica/Processor/SEU_module.vhd".
Unit <SEU_module> synthesized.


Synthesizing Unit <WindowManager>.
    Related source file is "F:/Documentos/Electronica/Processor/WindowManager.vhd".
WARNING:Xst:653 - Signal <tmp3<5>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <tmp2<5>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <tmp1<5>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp3_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp3_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp3_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp3_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp3_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nrd_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nrd_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 6-bit latch for signal <no7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nrd_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nrd_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nrd_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp2_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp2_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp2_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp2_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp2_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp1_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp1_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp1_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp1_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <tmp1_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <nrd_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <nrs2_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <nrs1_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 5-bit comparator greater for signal <nrd_0$cmp_gt0000> created at line 57.
    Found 6-bit adder for signal <nrd_4$add0000> created at line 77.
    Found 5-bit comparator lessequal for signal <nrd_5$cmp_le0000> created at line 97.
    Found 6-bit adder for signal <nrs1_4$add0000> created at line 65.
    Found 5-bit comparator greater for signal <nrs1_4$cmp_gt0000> created at line 63.
    Found 5-bit comparator lessequal for signal <nrs1_5$cmp_le0000> created at line 63.
    Found 6-bit adder for signal <nrs2_4$add0000> created at line 71.
    Found 5-bit comparator greater for signal <nrs2_4$cmp_gt0000> created at line 69.
    Found 5-bit comparator lessequal for signal <nrs2_5$cmp_le0000> created at line 69.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <WindowManager> synthesized.


Synthesizing Unit <Processor>.
    Related source file is "F:/Documentos/Electronica/Processor/Processor.vhd".
Unit <Processor> synthesized.


Synthesizing Unit <Chronometer>.
    Related source file is "F:/Documentos/Electronica/Processor/Chronometer.vhd".
WARNING:Xst:646 - Signal <inutil> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Chronometer> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 32x32-bit ROM                                         : 1
 4x1-bit ROM                                           : 1
# Adders/Subtractors                                   : 10
 32-bit adder                                          : 4
 32-bit subtractor                                     : 2
 5-bit adder                                           : 1
 6-bit adder                                           : 3
# Counters                                             : 1
 24-bit up counter                                     : 1
# Registers                                            : 7
 1-bit register                                        : 2
 32-bit register                                       : 1
 4-bit register                                        : 1
 5-bit register                                        : 3
# Latches                                              : 123
 1-bit latch                                           : 57
 32-bit latch                                          : 65
 6-bit latch                                           : 1
# Comparators                                          : 6
 5-bit comparator greater                              : 3
 5-bit comparator lessequal                            : 3
# Multiplexers                                         : 10
 1-bit 4-to-1 multiplexer                              : 1
 2-bit 16-to-1 multiplexer                             : 1
 2-bit 4-to-1 multiplexer                              : 2
 32-bit 32-to-1 multiplexer                            : 4
 5-bit 4-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 35
 1-bit xor2                                            : 35

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <icc_0> in Unit <Inst_PSR_module> is equivalent to the following FF/Latch, which will be removed : <Carry> 
WARNING:Xst:1710 - FF/Latch <icc_2> (without init value) has a constant value of 0 in block <Inst_PSR_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CWP_1> (without init value) has a constant value of 0 in block <Inst_PSR_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CWP_2> (without init value) has a constant value of 0 in block <Inst_PSR_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CWP_3> (without init value) has a constant value of 0 in block <Inst_PSR_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <CWP_4> (without init value) has a constant value of 0 in block <Inst_PSR_module>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <5>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <InstMemory_module>.
INFO:Xst:3044 - The ROM <Mrom__varindex0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <dataOut>.
INFO:Xst:3225 - The RAM <Mrom__varindex0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clkFPGA>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <dataOut>       |          |
    |     dorstA         | connected to signal <reset>         | high     |
    | reset value        | 00000000000000000000000000000000               |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <InstMemory_module> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x32-bit single-port block RAM                       : 1
# ROMs                                                 : 1
 4x1-bit ROM                                           : 1
# Adders/Subtractors                                   : 10
 32-bit adder                                          : 4
 32-bit subtractor                                     : 2
 5-bit adder                                           : 1
 6-bit adder                                           : 3
# Counters                                             : 1
 24-bit up counter                                     : 1
# Registers                                            : 21
 Flip-Flops                                            : 21
# Latches                                              : 123
 1-bit latch                                           : 57
 32-bit latch                                          : 65
 6-bit latch                                           : 1
# Comparators                                          : 6
 5-bit comparator greater                              : 3
 5-bit comparator lessequal                            : 3
# Multiplexers                                         : 10
 1-bit 4-to-1 multiplexer                              : 1
 2-bit 16-to-1 multiplexer                             : 1
 2-bit 4-to-1 multiplexer                              : 2
 32-bit 32-to-1 multiplexer                            : 4
 5-bit 4-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 35
 1-bit xor2                                            : 35

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <icc_0> in Unit <PSR_module> is equivalent to the following FF/Latch, which will be removed : <Carry> 
INFO:Xst:2261 - The FF/Latch <no7_0> in Unit <WindowManager> is equivalent to the following 3 FFs/Latches, which will be removed : <no7_1> <no7_2> <no7_3> 
WARNING:Xst:1710 - FF/Latch <no7_5> (without init value) has a constant value of 0 in block <WindowManager>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Chronometer> ...

Optimizing unit <ALU_module> ...

Optimizing unit <CU_module> ...

Optimizing unit <PSRModifier> ...

Optimizing unit <PSR_module> ...

Optimizing unit <DataMem_module> ...

Optimizing unit <RegisterFile_module> ...

Optimizing unit <WindowManager> ...

Optimizing unit <Processor> ...
WARNING:Xst:1710 - FF/Latch <Inst_Processor/Inst_PSR_module/icc_2> (without init value) has a constant value of 0 in block <Chronometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_Processor/Inst_PSR_module/CWP_1> (without init value) has a constant value of 0 in block <Chronometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_Processor/Inst_PSR_module/CWP_2> (without init value) has a constant value of 0 in block <Chronometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_Processor/Inst_PSR_module/CWP_3> (without init value) has a constant value of 0 in block <Chronometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Inst_Processor/Inst_PSR_module/CWP_4> (without init value) has a constant value of 0 in block <Chronometer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Inst_Processor/Inst_WindowManager/nrs1_5> of sequential type is unconnected in block <Chronometer>.
WARNING:Xst:2677 - Node <Inst_Processor/Inst_WindowManager/nrs2_5> of sequential type is unconnected in block <Chronometer>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <Inst_Processor/Inst_PSR_module/icc_0> in Unit <Chronometer> is equivalent to the following FF/Latch, which will be removed : <Inst_Processor/Inst_PSR_module/icc_1> 
Found area constraint ratio of 100 (+ 5) on block Chronometer, actual ratio is 80.
Latch Inst_Processor/Inst_ALU_module/dataOut_0 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 38
 Flip-Flops                                            : 38

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Chronometer.ngr
Top Level Output File Name         : Chronometer
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 8711
#      GND                         : 1
#      INV                         : 37
#      LUT1                        : 54
#      LUT2                        : 117
#      LUT3                        : 2631
#      LUT3_D                      : 1
#      LUT4                        : 3471
#      LUT4_L                      : 2
#      MUXCY                       : 216
#      MUXF5                       : 1122
#      MUXF6                       : 512
#      MUXF7                       : 256
#      MUXF8                       : 128
#      VCC                         : 1
#      XORCY                       : 162
# FlipFlops/Latches                : 2176
#      FDC                         : 10
#      FDCE                        : 1
#      FDE                         : 24
#      FDR                         : 3
#      LD                          : 36
#      LD_1                        : 15
#      LDC                         : 2
#      LDCE                        : 32
#      LDCP                        : 5
#      LDE                         : 1984
#      LDE_1                       : 64
# RAMS                             : 1
#      RAMB16_S36                  : 1
# Clock Buffers                    : 24
#      BUFG                        : 24
# IO Buffers                       : 10
#      IBUF                        : 2
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                     3490  out of   4656    74%  
 Number of Slice Flip Flops:           2176  out of   9312    23%  
 Number of 4 input LUTs:               6313  out of   9312    67%  
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    232     4%  
 Number of BRAMs:                         1  out of     20     5%  
 Number of GCLKs:                        24  out of     24   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------+
Clock Signal                                                                                                                        | Clock buffer(FF name)                                          | Load  |
------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------+
clk_c                                                                                                                               | IBUF                                                           | 25    |
reset_c                                                                                                                             | IBUF                                                           | 15    |
Inst_Processor/Inst_WindowManager/nrd_0_cmp_gt0000(Inst_Processor/Inst_WindowManager/nrd_0_cmp_gt00001:O)                           | NONE(*)(Inst_Processor/Inst_WindowManager/nrd_4)               | 5     |
Inst_Processor/Inst_WindowManager/nrd_5_not0001(Inst_Processor/Inst_WindowManager/nrd_5_not00011:O)                                 | NONE(*)(Inst_Processor/Inst_WindowManager/nrd_5)               | 1     |
Inst_Processor/Inst_WindowManager/no7_not0001(Inst_Processor/Inst_WindowManager/no7_not00011:O)                                     | NONE(*)(Inst_Processor/Inst_WindowManager/no7_0)               | 2     |
Inst_Processor/Inst_RegisterFile_module/registers_31_cmp_eq00001(Inst_Processor/Inst_RegisterFile_module/registers_31_cmp_eq00001:O)| BUFG(*)(Inst_Processor/Inst_RegisterFile_module/registers_31_0)| 32    |
Inst_Processor/Inst_RegisterFile_module/registers_30_cmp_eq00001(Inst_Processor/Inst_RegisterFile_module/registers_30_cmp_eq00001:O)| BUFG(*)(Inst_Processor/Inst_RegisterFile_module/registers_30_0)| 32    |
Inst_Processor/Inst_RegisterFile_module/registers_29_cmp_eq00001(Inst_Processor/Inst_RegisterFile_module/registers_29_cmp_eq00001:O)| BUFG(*)(Inst_Processor/Inst_RegisterFile_module/registers_29_0)| 32    |
Inst_Processor/Inst_RegisterFile_module/registers_28_cmp_eq00001(Inst_Processor/Inst_RegisterFile_module/registers_28_cmp_eq00001:O)| BUFG(*)(Inst_Processor/Inst_RegisterFile_module/registers_28_0)| 32    |
Inst_Processor/Inst_RegisterFile_module/registers_27_cmp_eq00001(Inst_Processor/Inst_RegisterFile_module/registers_27_cmp_eq00001:O)| BUFG(*)(Inst_Processor/Inst_RegisterFile_module/registers_27_0)| 32    |
Inst_Processor/Inst_RegisterFile_module/registers_26_cmp_eq00001(Inst_Processor/Inst_RegisterFile_module/registers_26_cmp_eq00001:O)| BUFG(*)(Inst_Processor/Inst_RegisterFile_module/registers_26_0)| 32    |
Inst_Processor/Inst_RegisterFile_module/registers_25_cmp_eq00001(Inst_Processor/Inst_RegisterFile_module/registers_25_cmp_eq00001:O)| BUFG(*)(Inst_Processor/Inst_RegisterFile_module/registers_25_0)| 32    |
Inst_Processor/Inst_RegisterFile_module/registers_24_cmp_eq00001(Inst_Processor/Inst_RegisterFile_module/registers_24_cmp_eq00001:O)| BUFG(*)(Inst_Processor/Inst_RegisterFile_module/registers_24_0)| 32    |
Inst_Processor/Inst_RegisterFile_module/registers_23_cmp_eq00001(Inst_Processor/Inst_RegisterFile_module/registers_23_cmp_eq00001:O)| BUFG(*)(Inst_Processor/Inst_RegisterFile_module/registers_23_0)| 32    |
Inst_Processor/Inst_RegisterFile_module/registers_22_cmp_eq00001(Inst_Processor/Inst_RegisterFile_module/registers_22_cmp_eq00001:O)| BUFG(*)(Inst_Processor/Inst_RegisterFile_module/registers_22_0)| 32    |
Inst_Processor/Inst_RegisterFile_module/registers_21_cmp_eq00001(Inst_Processor/Inst_RegisterFile_module/registers_21_cmp_eq00001:O)| BUFG(*)(Inst_Processor/Inst_RegisterFile_module/registers_21_0)| 32    |
Inst_Processor/Inst_RegisterFile_module/registers_20_cmp_eq00001(Inst_Processor/Inst_RegisterFile_module/registers_20_cmp_eq00001:O)| BUFG(*)(Inst_Processor/Inst_RegisterFile_module/registers_20_0)| 32    |
Inst_Processor/Inst_RegisterFile_module/registers_19_cmp_eq00001(Inst_Processor/Inst_RegisterFile_module/registers_19_cmp_eq00001:O)| BUFG(*)(Inst_Processor/Inst_RegisterFile_module/registers_19_0)| 32    |
Inst_Processor/Inst_RegisterFile_module/registers_18_cmp_eq00001(Inst_Processor/Inst_RegisterFile_module/registers_18_cmp_eq00001:O)| BUFG(*)(Inst_Processor/Inst_RegisterFile_module/registers_18_0)| 32    |
Inst_Processor/Inst_RegisterFile_module/registers_17_cmp_eq00001(Inst_Processor/Inst_RegisterFile_module/registers_17_cmp_eq00001:O)| BUFG(*)(Inst_Processor/Inst_RegisterFile_module/registers_17_0)| 32    |
Inst_Processor/Inst_RegisterFile_module/registers_16_cmp_eq00001(Inst_Processor/Inst_RegisterFile_module/registers_16_cmp_eq00001:O)| BUFG(*)(Inst_Processor/Inst_RegisterFile_module/registers_16_0)| 32    |
Inst_Processor/Inst_RegisterFile_module/registers_15_cmp_eq00001(Inst_Processor/Inst_RegisterFile_module/registers_15_cmp_eq00001:O)| BUFG(*)(Inst_Processor/Inst_RegisterFile_module/registers_15_0)| 32    |
Inst_Processor/Inst_RegisterFile_module/registers_14_cmp_eq00001(Inst_Processor/Inst_RegisterFile_module/registers_14_cmp_eq00001:O)| BUFG(*)(Inst_Processor/Inst_RegisterFile_module/registers_14_0)| 32    |
Inst_Processor/Inst_RegisterFile_module/registers_13_cmp_eq00001(Inst_Processor/Inst_RegisterFile_module/registers_13_cmp_eq00001:O)| BUFG(*)(Inst_Processor/Inst_RegisterFile_module/registers_13_0)| 32    |
Inst_Processor/Inst_RegisterFile_module/registers_12_cmp_eq00001(Inst_Processor/Inst_RegisterFile_module/registers_12_cmp_eq00001:O)| BUFG(*)(Inst_Processor/Inst_RegisterFile_module/registers_12_0)| 32    |
Inst_Processor/Inst_RegisterFile_module/registers_11_cmp_eq00001(Inst_Processor/Inst_RegisterFile_module/registers_11_cmp_eq00001:O)| BUFG(*)(Inst_Processor/Inst_RegisterFile_module/registers_11_0)| 32    |
Inst_Processor/Inst_RegisterFile_module/registers_10_cmp_eq00001(Inst_Processor/Inst_RegisterFile_module/registers_10_cmp_eq00001:O)| BUFG(*)(Inst_Processor/Inst_RegisterFile_module/registers_10_0)| 32    |
Inst_Processor/Inst_RegisterFile_module/registers_9_cmp_eq00001(Inst_Processor/Inst_RegisterFile_module/registers_9_cmp_eq00001:O)  | BUFG(*)(Inst_Processor/Inst_RegisterFile_module/registers_9_0) | 32    |
Inst_Processor/Inst_RegisterFile_module/registers_8_cmp_eq00001(Inst_Processor/Inst_RegisterFile_module/registers_8_cmp_eq00001:O)  | BUFG(*)(Inst_Processor/Inst_RegisterFile_module/registers_8_0) | 32    |
Inst_Processor/Inst_RegisterFile_module/registers_7_cmp_eq0000(Inst_Processor/Inst_RegisterFile_module/registers_7_cmp_eq00001:O)   | NONE(*)(Inst_Processor/Inst_RegisterFile_module/registers_7_0) | 32    |
Inst_Processor/Inst_RegisterFile_module/registers_6_cmp_eq0000(Inst_Processor/Inst_RegisterFile_module/registers_6_cmp_eq00001:O)   | NONE(*)(Inst_Processor/Inst_RegisterFile_module/registers_6_0) | 32    |
Inst_Processor/Inst_RegisterFile_module/registers_5_cmp_eq0000(Inst_Processor/Inst_RegisterFile_module/registers_5_cmp_eq00001:O)   | NONE(*)(Inst_Processor/Inst_RegisterFile_module/registers_5_0) | 32    |
Inst_Processor/Inst_RegisterFile_module/registers_4_cmp_eq0000(Inst_Processor/Inst_RegisterFile_module/registers_4_cmp_eq00001:O)   | NONE(*)(Inst_Processor/Inst_RegisterFile_module/registers_4_0) | 32    |
Inst_Processor/Inst_RegisterFile_module/registers_3_cmp_eq0000(Inst_Processor/Inst_RegisterFile_module/registers_3_cmp_eq00001:O)   | NONE(*)(Inst_Processor/Inst_RegisterFile_module/registers_3_0) | 32    |
Inst_Processor/Inst_RegisterFile_module/registers_2_cmp_eq0000(Inst_Processor/Inst_RegisterFile_module/registers_2_cmp_eq00001:O)   | NONE(*)(Inst_Processor/Inst_RegisterFile_module/registers_2_0) | 32    |
Inst_Processor/Inst_RegisterFile_module/registers_1_cmp_eq0000(Inst_Processor/Inst_RegisterFile_module/registers_1_cmp_eq00001:O)   | NONE(*)(Inst_Processor/Inst_RegisterFile_module/registers_1_0) | 32    |
Inst_Processor/Inst_RegisterFile_module/registers_0_not0001(Inst_Processor/Inst_RegisterFile_module/registers_0_not0001:O)          | NONE(*)(Inst_Processor/Inst_RegisterFile_module/registers_0_0) | 32    |
Inst_Processor/Inst_DataMem_module/memory_31_cmp_eq0000(Inst_Processor/Inst_DataMem_module/memory_31_cmp_eq00001:O)                 | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_31_0)        | 32    |
Inst_Processor/Inst_DataMem_module/memory_30_cmp_eq0000(Inst_Processor/Inst_DataMem_module/memory_30_cmp_eq00001:O)                 | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_30_0)        | 32    |
Inst_Processor/Inst_DataMem_module/memory_29_cmp_eq0000(Inst_Processor/Inst_DataMem_module/memory_29_cmp_eq00001:O)                 | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_29_0)        | 32    |
Inst_Processor/Inst_DataMem_module/memory_28_cmp_eq0000(Inst_Processor/Inst_DataMem_module/memory_28_cmp_eq00001:O)                 | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_28_0)        | 32    |
Inst_Processor/Inst_DataMem_module/memory_27_cmp_eq0000(Inst_Processor/Inst_DataMem_module/memory_27_cmp_eq00001:O)                 | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_27_0)        | 32    |
Inst_Processor/Inst_DataMem_module/memory_26_cmp_eq0000(Inst_Processor/Inst_DataMem_module/memory_26_cmp_eq00001:O)                 | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_26_0)        | 32    |
Inst_Processor/Inst_DataMem_module/memory_25_cmp_eq0000(Inst_Processor/Inst_DataMem_module/memory_25_cmp_eq00001:O)                 | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_25_0)        | 32    |
Inst_Processor/Inst_DataMem_module/memory_24_cmp_eq0000(Inst_Processor/Inst_DataMem_module/memory_24_cmp_eq00001:O)                 | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_24_0)        | 32    |
Inst_Processor/Inst_DataMem_module/memory_23_cmp_eq0000(Inst_Processor/Inst_DataMem_module/memory_23_cmp_eq00001:O)                 | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_23_0)        | 32    |
Inst_Processor/Inst_DataMem_module/memory_22_cmp_eq0000(Inst_Processor/Inst_DataMem_module/memory_22_cmp_eq00001:O)                 | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_22_0)        | 32    |
Inst_Processor/Inst_DataMem_module/memory_21_cmp_eq0000(Inst_Processor/Inst_DataMem_module/memory_21_cmp_eq00001:O)                 | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_21_0)        | 32    |
Inst_Processor/Inst_DataMem_module/memory_20_cmp_eq0000(Inst_Processor/Inst_DataMem_module/memory_20_cmp_eq00001:O)                 | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_20_0)        | 32    |
Inst_Processor/Inst_DataMem_module/memory_19_cmp_eq0000(Inst_Processor/Inst_DataMem_module/memory_19_cmp_eq00001:O)                 | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_19_0)        | 32    |
Inst_Processor/Inst_DataMem_module/memory_18_cmp_eq0000(Inst_Processor/Inst_DataMem_module/memory_18_cmp_eq00001:O)                 | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_18_0)        | 32    |
Inst_Processor/Inst_DataMem_module/memory_17_cmp_eq0000(Inst_Processor/Inst_DataMem_module/memory_17_cmp_eq00001:O)                 | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_17_0)        | 32    |
Inst_Processor/Inst_DataMem_module/memory_16_cmp_eq0000(Inst_Processor/Inst_DataMem_module/memory_16_cmp_eq00001:O)                 | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_16_0)        | 32    |
Inst_Processor/Inst_DataMem_module/memory_15_cmp_eq0000(Inst_Processor/Inst_DataMem_module/memory_15_cmp_eq00001:O)                 | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_15_0)        | 32    |
Inst_Processor/Inst_DataMem_module/memory_14_cmp_eq0000(Inst_Processor/Inst_DataMem_module/memory_14_cmp_eq00001:O)                 | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_14_0)        | 32    |
Inst_Processor/Inst_DataMem_module/memory_13_cmp_eq0000(Inst_Processor/Inst_DataMem_module/memory_13_cmp_eq00001:O)                 | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_13_0)        | 32    |
Inst_Processor/Inst_DataMem_module/memory_12_cmp_eq0000(Inst_Processor/Inst_DataMem_module/memory_12_cmp_eq00001:O)                 | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_12_0)        | 32    |
Inst_Processor/Inst_DataMem_module/memory_11_cmp_eq0000(Inst_Processor/Inst_DataMem_module/memory_11_cmp_eq00001:O)                 | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_11_0)        | 32    |
Inst_Processor/Inst_DataMem_module/memory_10_cmp_eq0000(Inst_Processor/Inst_DataMem_module/memory_10_cmp_eq00001:O)                 | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_10_0)        | 32    |
Inst_Processor/Inst_DataMem_module/memory_9_cmp_eq0000(Inst_Processor/Inst_DataMem_module/memory_9_cmp_eq00001:O)                   | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_9_0)         | 32    |
Inst_Processor/Inst_DataMem_module/memory_8_cmp_eq0000(Inst_Processor/Inst_DataMem_module/memory_8_cmp_eq00001:O)                   | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_8_0)         | 32    |
Inst_Processor/Inst_DataMem_module/memory_7_cmp_eq0000(Inst_Processor/Inst_DataMem_module/memory_7_cmp_eq00001:O)                   | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_7_0)         | 32    |
Inst_Processor/Inst_DataMem_module/memory_6_cmp_eq0000(Inst_Processor/Inst_DataMem_module/memory_6_cmp_eq00001:O)                   | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_6_0)         | 32    |
Inst_Processor/Inst_DataMem_module/memory_5_cmp_eq0000(Inst_Processor/Inst_DataMem_module/memory_5_cmp_eq00001:O)                   | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_5_0)         | 32    |
Inst_Processor/Inst_DataMem_module/memory_4_cmp_eq0000(Inst_Processor/Inst_DataMem_module/memory_4_cmp_eq00001:O)                   | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_4_0)         | 32    |
Inst_Processor/Inst_DataMem_module/memory_3_cmp_eq0000(Inst_Processor/Inst_DataMem_module/memory_3_cmp_eq00001:O)                   | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_3_0)         | 32    |
Inst_Processor/Inst_DataMem_module/memory_2_cmp_eq0000(Inst_Processor/Inst_DataMem_module/memory_2_cmp_eq00001:O)                   | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_2_0)         | 32    |
Inst_Processor/Inst_DataMem_module/memory_1_cmp_eq0000(Inst_Processor/Inst_DataMem_module/memory_1_cmp_eq00001:O)                   | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_1_0)         | 32    |
Inst_Processor/Inst_DataMem_module/memory_0_not0003(Inst_Processor/Inst_DataMem_module/memory_0_not0003_f5:O)                       | NONE(*)(Inst_Processor/Inst_DataMem_module/memory_0_0)         | 32    |
Inst_Processor/Inst_DataMem_module/DataToMem_not0001(Inst_Processor/Inst_DataMem_module/DataToMem_not00011:O)                       | NONE(*)(Inst_Processor/Inst_DataMem_module/DataToMem_0)        | 32    |
Inst_Div50Mto05/clkout                                                                                                              | NONE(Inst_Processor/Inst_PSR_module/icc_0)                     | 14    |
Inst_Processor/Inst_PSRModifier/NZVC_0_not0001(Inst_Processor/Inst_PSRModifier/NZVC_0_not0001:O)                                    | NONE(*)(Inst_Processor/Inst_PSRModifier/NZVC_0)                | 1     |
Inst_Processor/Inst_CU_module/calcicc_not0001(Inst_Processor/Inst_CU_module/calcicc_not0001_f5:O)                                   | NONE(*)(Inst_Processor/Inst_CU_module/calcicc)                 | 1     |
Inst_Processor/Inst_ALU_module/dataOut_8_not0001(Inst_Processor/Inst_ALU_module/dataOut_8_not000162:O)                              | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_8)              | 1     |
Inst_Processor/Inst_ALU_module/dataOut_7_not0001(Inst_Processor/Inst_ALU_module/dataOut_7_not0001:O)                                | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_7)              | 1     |
Inst_Processor/Inst_ALU_module/dataOut_6_not0001(Inst_Processor/Inst_ALU_module/dataOut_6_not000162:O)                              | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_6)              | 1     |
Inst_Processor/Inst_ALU_module/dataOut_5_not0001(Inst_Processor/Inst_ALU_module/dataOut_5_not000170:O)                              | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_5)              | 1     |
Inst_Processor/Inst_ALU_module/dataOut_4_not0001(Inst_Processor/Inst_ALU_module/dataOut_4_not000175:O)                              | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_4)              | 1     |
Inst_Processor/Inst_ALU_module/dataOut_3_not0001(Inst_Processor/Inst_ALU_module/dataOut_3_not000135:O)                              | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_3)              | 1     |
Inst_Processor/Inst_ALU_module/dataOut_2_not0001(Inst_Processor/Inst_ALU_module/dataOut_2_not000174:O)                              | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_2)              | 1     |
Inst_Processor/Inst_ALU_module/dataOut_1_not0001(Inst_Processor/Inst_ALU_module/dataOut_1_not000158:O)                              | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_1)              | 1     |
Inst_Processor/Inst_ALU_module/dataOut_0_not0001(Inst_Processor/Inst_ALU_module/dataOut_0_not000121:O)                              | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_0)              | 2     |
Inst_Processor/Inst_ALU_module/dataOut_29_not0001(Inst_Processor/Inst_ALU_module/dataOut_29_not000184:O)                            | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_29)             | 1     |
Inst_Processor/Inst_ALU_module/dataOut_28_not0001(Inst_Processor/Inst_ALU_module/dataOut_28_not0001139:O)                           | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_28)             | 1     |
Inst_Processor/Inst_ALU_module/dataOut_27_not0001(Inst_Processor/Inst_ALU_module/dataOut_27_not000190:O)                            | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_27)             | 1     |
Inst_Processor/Inst_ALU_module/dataOut_26_not0001(Inst_Processor/Inst_ALU_module/dataOut_26_not0001119:O)                           | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_26)             | 1     |
Inst_Processor/Inst_ALU_module/dataOut_31_not0001(Inst_Processor/Inst_ALU_module/dataOut_31_not00011:O)                             | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_31)             | 1     |
Inst_Processor/Inst_ALU_module/dataOut_25_not0001(Inst_Processor/Inst_ALU_module/dataOut_25_not0001121:O)                           | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_25)             | 1     |
Inst_Processor/Inst_ALU_module/dataOut_30_not0001(Inst_Processor/Inst_ALU_module/dataOut_30_not000150:O)                            | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_30)             | 1     |
Inst_Processor/Inst_ALU_module/dataOut_19_not0001(Inst_Processor/Inst_ALU_module/dataOut_19_not000181:O)                            | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_19)             | 1     |
Inst_Processor/Inst_ALU_module/dataOut_24_not0001(Inst_Processor/Inst_ALU_module/dataOut_24_not0001111:O)                           | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_24)             | 1     |
Inst_Processor/Inst_ALU_module/dataOut_18_not0001(Inst_Processor/Inst_ALU_module/dataOut_18_not000192:O)                            | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_18)             | 1     |
Inst_Processor/Inst_ALU_module/dataOut_23_not0001(Inst_Processor/Inst_ALU_module/dataOut_23_not000190:O)                            | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_23)             | 1     |
Inst_Processor/Inst_ALU_module/dataOut_17_not0001(Inst_Processor/Inst_ALU_module/dataOut_17_not0001122:O)                           | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_17)             | 1     |
Inst_Processor/Inst_ALU_module/dataOut_22_not0001(Inst_Processor/Inst_ALU_module/dataOut_22_not0001125:O)                           | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_22)             | 1     |
Inst_Processor/Inst_ALU_module/dataOut_16_not0001(Inst_Processor/Inst_ALU_module/dataOut_16_not0001119:O)                           | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_16)             | 1     |
Inst_Processor/Inst_ALU_module/dataOut_21_not0001(Inst_Processor/Inst_ALU_module/dataOut_21_not000184:O)                            | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_21)             | 1     |
Inst_Processor/Inst_ALU_module/dataOut_15_not0001(Inst_Processor/Inst_ALU_module/dataOut_15_not0001:O)                              | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_15)             | 1     |
Inst_Processor/Inst_ALU_module/dataOut_20_not0001(Inst_Processor/Inst_ALU_module/dataOut_20_not0001107:O)                           | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_20)             | 1     |
Inst_Processor/Inst_ALU_module/dataOut_14_not0001(Inst_Processor/Inst_ALU_module/dataOut_14_not000171:O)                            | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_14)             | 1     |
Inst_Processor/Inst_ALU_module/dataOut_13_not0001(Inst_Processor/Inst_ALU_module/dataOut_13_not000163:O)                            | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_13)             | 1     |
Inst_Processor/Inst_ALU_module/dataOut_12_not0001(Inst_Processor/Inst_ALU_module/dataOut_12_not0001115:O)                           | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_12)             | 1     |
Inst_Processor/Inst_ALU_module/dataOut_11_not0001(Inst_Processor/Inst_ALU_module/dataOut_11_not000193:O)                            | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_11)             | 1     |
Inst_Processor/Inst_ALU_module/dataOut_9_not0001(Inst_Processor/Inst_ALU_module/dataOut_9_not000152:O)                              | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_9)              | 1     |
Inst_Processor/Inst_ALU_module/dataOut_10_not0001(Inst_Processor/Inst_ALU_module/dataOut_10_not000152:O)                            | NONE(*)(Inst_Processor/Inst_ALU_module/dataOut_10)             | 1     |
------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+-------+
(*) These 102 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-------+
Control Signal                                                                                             | Buffer(FF name)                                     | Load  |
-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-------+
Inst_Processor/Inst_DataMem_module/DataToMem_or0000(Inst_Processor/Inst_DataMem_module/DataToMem_or00001:O)| NONE(Inst_Processor/Inst_DataMem_module/DataToMem_0)| 32    |
reset_c                                                                                                    | IBUF                                                | 13    |
Inst_Processor/Inst_WindowManager/nrd_0__and0000(Inst_Processor/Inst_WindowManager/nrd_0__and00001:O)      | NONE(Inst_Processor/Inst_WindowManager/nrd_0)       | 1     |
Inst_Processor/Inst_WindowManager/nrd_0__or0000(Inst_Processor/Inst_WindowManager/nrd_0__or00001:O)        | NONE(Inst_Processor/Inst_WindowManager/nrd_0)       | 1     |
Inst_Processor/Inst_WindowManager/nrd_1__and0000(Inst_Processor/Inst_WindowManager/nrd_1__and00001:O)      | NONE(Inst_Processor/Inst_WindowManager/nrd_1)       | 1     |
Inst_Processor/Inst_WindowManager/nrd_1__or0000(Inst_Processor/Inst_WindowManager/nrd_1__or00001:O)        | NONE(Inst_Processor/Inst_WindowManager/nrd_1)       | 1     |
Inst_Processor/Inst_WindowManager/nrd_2__and0000(Inst_Processor/Inst_WindowManager/nrd_2__and00001:O)      | NONE(Inst_Processor/Inst_WindowManager/nrd_2)       | 1     |
Inst_Processor/Inst_WindowManager/nrd_2__or0000(Inst_Processor/Inst_WindowManager/nrd_2__or00001:O)        | NONE(Inst_Processor/Inst_WindowManager/nrd_2)       | 1     |
Inst_Processor/Inst_WindowManager/nrd_3__and0000(Inst_Processor/Inst_WindowManager/nrd_3__and00001:O)      | NONE(Inst_Processor/Inst_WindowManager/nrd_3)       | 1     |
Inst_Processor/Inst_WindowManager/nrd_3__or0000(Inst_Processor/Inst_WindowManager/nrd_3__or00001:O)        | NONE(Inst_Processor/Inst_WindowManager/nrd_3)       | 1     |
Inst_Processor/Inst_WindowManager/nrd_4__and0000(Inst_Processor/Inst_WindowManager/nrd_4__and00001:O)      | NONE(Inst_Processor/Inst_WindowManager/nrd_4)       | 1     |
Inst_Processor/Inst_WindowManager/nrd_4__or0000(Inst_Processor/Inst_WindowManager/nrd_4__or00001:O)        | NONE(Inst_Processor/Inst_WindowManager/nrd_4)       | 1     |
-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.078ns (Maximum Frequency: 110.156MHz)
   Minimum input arrival time before clock: 23.339ns
   Maximum output required time after clock: 14.584ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_c'
  Clock period: 6.031ns (frequency: 165.810MHz)
  Total number of paths / destination ports: 901 / 26
-------------------------------------------------------------------------
Delay:               6.031ns (Levels of Logic = 25)
  Source:            Inst_Div50Mto05/counter_1 (FF)
  Destination:       Inst_Div50Mto05/counter_23 (FF)
  Source Clock:      clk_c rising
  Destination Clock: clk_c rising

  Data Path: Inst_Div50Mto05/counter_1 to Inst_Div50Mto05/counter_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.622  Inst_Div50Mto05/counter_1 (Inst_Div50Mto05/counter_1)
     LUT1:I0->O            1   0.704   0.000  Inst_Div50Mto05/Mcount_counter_cy<1>_rt (Inst_Div50Mto05/Mcount_counter_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Inst_Div50Mto05/Mcount_counter_cy<1> (Inst_Div50Mto05/Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Div50Mto05/Mcount_counter_cy<2> (Inst_Div50Mto05/Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Div50Mto05/Mcount_counter_cy<3> (Inst_Div50Mto05/Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Div50Mto05/Mcount_counter_cy<4> (Inst_Div50Mto05/Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Div50Mto05/Mcount_counter_cy<5> (Inst_Div50Mto05/Mcount_counter_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Div50Mto05/Mcount_counter_cy<6> (Inst_Div50Mto05/Mcount_counter_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Div50Mto05/Mcount_counter_cy<7> (Inst_Div50Mto05/Mcount_counter_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Div50Mto05/Mcount_counter_cy<8> (Inst_Div50Mto05/Mcount_counter_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Div50Mto05/Mcount_counter_cy<9> (Inst_Div50Mto05/Mcount_counter_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Div50Mto05/Mcount_counter_cy<10> (Inst_Div50Mto05/Mcount_counter_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Div50Mto05/Mcount_counter_cy<11> (Inst_Div50Mto05/Mcount_counter_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Div50Mto05/Mcount_counter_cy<12> (Inst_Div50Mto05/Mcount_counter_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Div50Mto05/Mcount_counter_cy<13> (Inst_Div50Mto05/Mcount_counter_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Div50Mto05/Mcount_counter_cy<14> (Inst_Div50Mto05/Mcount_counter_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Div50Mto05/Mcount_counter_cy<15> (Inst_Div50Mto05/Mcount_counter_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Div50Mto05/Mcount_counter_cy<16> (Inst_Div50Mto05/Mcount_counter_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Div50Mto05/Mcount_counter_cy<17> (Inst_Div50Mto05/Mcount_counter_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Div50Mto05/Mcount_counter_cy<18> (Inst_Div50Mto05/Mcount_counter_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Div50Mto05/Mcount_counter_cy<19> (Inst_Div50Mto05/Mcount_counter_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Div50Mto05/Mcount_counter_cy<20> (Inst_Div50Mto05/Mcount_counter_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Div50Mto05/Mcount_counter_cy<21> (Inst_Div50Mto05/Mcount_counter_cy<21>)
     MUXCY:CI->O           0   0.059   0.000  Inst_Div50Mto05/Mcount_counter_cy<22> (Inst_Div50Mto05/Mcount_counter_cy<22>)
     XORCY:CI->O           1   0.804   0.595  Inst_Div50Mto05/Mcount_counter_xor<23> (Result<23>)
     LUT2:I0->O            1   0.704   0.000  Inst_Div50Mto05/Mcount_counter_eqn_231 (Inst_Div50Mto05/Mcount_counter_eqn_23)
     FDE:D                     0.308          Inst_Div50Mto05/counter_23
    ----------------------------------------
    Total                      6.031ns (4.814ns logic, 1.217ns route)
                                       (79.8% logic, 20.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'reset_c'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_WindowManager/tmp3_4 (LATCH)
  Destination:       Inst_Processor/Inst_WindowManager/tmp3_4 (LATCH)
  Source Clock:      reset_c rising
  Destination Clock: reset_c rising

  Data Path: Inst_Processor/Inst_WindowManager/tmp3_4 to Inst_Processor/Inst_WindowManager/tmp3_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             4   0.676   0.666  Inst_Processor/Inst_WindowManager/tmp3_4 (Inst_Processor/Inst_WindowManager/tmp3_4)
     LUT4:I1->O            1   0.704   0.000  Inst_Processor/Inst_WindowManager/tmp3_4_mux00031 (Inst_Processor/Inst_WindowManager/tmp3_4_mux0003)
     LD_1:D                    0.308          Inst_Processor/Inst_WindowManager/tmp3_4
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_31_cmp_eq00001'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_31_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_31_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_31_cmp_eq00001 falling
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_31_cmp_eq00001 falling

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_31_0 to Inst_Processor/Inst_RegisterFile_module/registers_31_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_31_0 (Inst_Processor/Inst_RegisterFile_module/registers_31_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_31_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_31_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_RegisterFile_module/registers_31_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_30_cmp_eq00001'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_30_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_30_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_30_cmp_eq00001 falling
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_30_cmp_eq00001 falling

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_30_0 to Inst_Processor/Inst_RegisterFile_module/registers_30_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_30_0 (Inst_Processor/Inst_RegisterFile_module/registers_30_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_30_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_30_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_RegisterFile_module/registers_30_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_29_cmp_eq00001'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_29_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_29_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_29_cmp_eq00001 falling
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_29_cmp_eq00001 falling

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_29_0 to Inst_Processor/Inst_RegisterFile_module/registers_29_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_29_0 (Inst_Processor/Inst_RegisterFile_module/registers_29_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_29_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_29_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_RegisterFile_module/registers_29_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_28_cmp_eq00001'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_28_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_28_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_28_cmp_eq00001 falling
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_28_cmp_eq00001 falling

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_28_0 to Inst_Processor/Inst_RegisterFile_module/registers_28_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_28_0 (Inst_Processor/Inst_RegisterFile_module/registers_28_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_28_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_28_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_RegisterFile_module/registers_28_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_27_cmp_eq00001'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_27_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_27_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_27_cmp_eq00001 falling
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_27_cmp_eq00001 falling

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_27_0 to Inst_Processor/Inst_RegisterFile_module/registers_27_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_27_0 (Inst_Processor/Inst_RegisterFile_module/registers_27_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_27_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_27_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_RegisterFile_module/registers_27_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_26_cmp_eq00001'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_26_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_26_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_26_cmp_eq00001 falling
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_26_cmp_eq00001 falling

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_26_0 to Inst_Processor/Inst_RegisterFile_module/registers_26_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_26_0 (Inst_Processor/Inst_RegisterFile_module/registers_26_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_26_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_26_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_RegisterFile_module/registers_26_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_25_cmp_eq00001'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_25_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_25_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_25_cmp_eq00001 falling
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_25_cmp_eq00001 falling

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_25_0 to Inst_Processor/Inst_RegisterFile_module/registers_25_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_25_0 (Inst_Processor/Inst_RegisterFile_module/registers_25_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_25_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_25_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_RegisterFile_module/registers_25_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_24_cmp_eq00001'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_24_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_24_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_24_cmp_eq00001 falling
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_24_cmp_eq00001 falling

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_24_0 to Inst_Processor/Inst_RegisterFile_module/registers_24_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_24_0 (Inst_Processor/Inst_RegisterFile_module/registers_24_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_24_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_24_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_RegisterFile_module/registers_24_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_23_cmp_eq00001'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_23_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_23_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_23_cmp_eq00001 falling
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_23_cmp_eq00001 falling

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_23_0 to Inst_Processor/Inst_RegisterFile_module/registers_23_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_23_0 (Inst_Processor/Inst_RegisterFile_module/registers_23_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_23_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_23_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_RegisterFile_module/registers_23_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_22_cmp_eq00001'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_22_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_22_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_22_cmp_eq00001 falling
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_22_cmp_eq00001 falling

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_22_0 to Inst_Processor/Inst_RegisterFile_module/registers_22_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_22_0 (Inst_Processor/Inst_RegisterFile_module/registers_22_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_22_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_22_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_RegisterFile_module/registers_22_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_21_cmp_eq00001'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_21_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_21_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_21_cmp_eq00001 falling
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_21_cmp_eq00001 falling

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_21_0 to Inst_Processor/Inst_RegisterFile_module/registers_21_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_21_0 (Inst_Processor/Inst_RegisterFile_module/registers_21_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_21_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_21_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_RegisterFile_module/registers_21_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_20_cmp_eq00001'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_20_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_20_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_20_cmp_eq00001 falling
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_20_cmp_eq00001 falling

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_20_0 to Inst_Processor/Inst_RegisterFile_module/registers_20_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_20_0 (Inst_Processor/Inst_RegisterFile_module/registers_20_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_20_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_20_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_RegisterFile_module/registers_20_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_19_cmp_eq00001'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_19_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_19_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_19_cmp_eq00001 falling
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_19_cmp_eq00001 falling

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_19_0 to Inst_Processor/Inst_RegisterFile_module/registers_19_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_19_0 (Inst_Processor/Inst_RegisterFile_module/registers_19_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_19_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_19_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_RegisterFile_module/registers_19_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_18_cmp_eq00001'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_18_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_18_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_18_cmp_eq00001 falling
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_18_cmp_eq00001 falling

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_18_0 to Inst_Processor/Inst_RegisterFile_module/registers_18_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_18_0 (Inst_Processor/Inst_RegisterFile_module/registers_18_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_18_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_18_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_RegisterFile_module/registers_18_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_17_cmp_eq00001'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_17_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_17_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_17_cmp_eq00001 falling
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_17_cmp_eq00001 falling

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_17_0 to Inst_Processor/Inst_RegisterFile_module/registers_17_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_17_0 (Inst_Processor/Inst_RegisterFile_module/registers_17_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_17_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_17_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_RegisterFile_module/registers_17_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_16_cmp_eq00001'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_16_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_16_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_16_cmp_eq00001 falling
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_16_cmp_eq00001 falling

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_16_0 to Inst_Processor/Inst_RegisterFile_module/registers_16_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_16_0 (Inst_Processor/Inst_RegisterFile_module/registers_16_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_16_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_16_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_RegisterFile_module/registers_16_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_15_cmp_eq00001'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_15_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_15_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_15_cmp_eq00001 falling
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_15_cmp_eq00001 falling

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_15_0 to Inst_Processor/Inst_RegisterFile_module/registers_15_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_15_0 (Inst_Processor/Inst_RegisterFile_module/registers_15_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_15_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_15_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_RegisterFile_module/registers_15_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_14_cmp_eq00001'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_14_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_14_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_14_cmp_eq00001 falling
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_14_cmp_eq00001 falling

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_14_0 to Inst_Processor/Inst_RegisterFile_module/registers_14_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_14_0 (Inst_Processor/Inst_RegisterFile_module/registers_14_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_14_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_14_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_RegisterFile_module/registers_14_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_13_cmp_eq00001'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_13_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_13_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_13_cmp_eq00001 falling
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_13_cmp_eq00001 falling

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_13_0 to Inst_Processor/Inst_RegisterFile_module/registers_13_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_13_0 (Inst_Processor/Inst_RegisterFile_module/registers_13_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_13_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_13_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_RegisterFile_module/registers_13_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_12_cmp_eq00001'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_12_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_12_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_12_cmp_eq00001 falling
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_12_cmp_eq00001 falling

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_12_0 to Inst_Processor/Inst_RegisterFile_module/registers_12_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_12_0 (Inst_Processor/Inst_RegisterFile_module/registers_12_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_12_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_12_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_RegisterFile_module/registers_12_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_11_cmp_eq00001'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_11_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_11_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_11_cmp_eq00001 falling
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_11_cmp_eq00001 falling

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_11_0 to Inst_Processor/Inst_RegisterFile_module/registers_11_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_11_0 (Inst_Processor/Inst_RegisterFile_module/registers_11_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_11_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_11_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_RegisterFile_module/registers_11_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_10_cmp_eq00001'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_10_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_10_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_10_cmp_eq00001 falling
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_10_cmp_eq00001 falling

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_10_0 to Inst_Processor/Inst_RegisterFile_module/registers_10_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_10_0 (Inst_Processor/Inst_RegisterFile_module/registers_10_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_10_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_10_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_RegisterFile_module/registers_10_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_9_cmp_eq00001'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_9_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_9_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_9_cmp_eq00001 falling
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_9_cmp_eq00001 falling

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_9_0 to Inst_Processor/Inst_RegisterFile_module/registers_9_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_9_0 (Inst_Processor/Inst_RegisterFile_module/registers_9_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_9_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_9_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_RegisterFile_module/registers_9_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_8_cmp_eq00001'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_8_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_8_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_8_cmp_eq00001 falling
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_8_cmp_eq00001 falling

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_8_0 to Inst_Processor/Inst_RegisterFile_module/registers_8_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_8_0 (Inst_Processor/Inst_RegisterFile_module/registers_8_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_8_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_8_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_RegisterFile_module/registers_8_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_7_cmp_eq0000'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_7_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_7_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_7_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_7_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_7_0 to Inst_Processor/Inst_RegisterFile_module/registers_7_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_7_0 (Inst_Processor/Inst_RegisterFile_module/registers_7_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_7_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_7_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_RegisterFile_module/registers_7_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_6_cmp_eq0000'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_6_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_6_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_6_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_6_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_6_0 to Inst_Processor/Inst_RegisterFile_module/registers_6_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_6_0 (Inst_Processor/Inst_RegisterFile_module/registers_6_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_6_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_6_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_RegisterFile_module/registers_6_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_5_cmp_eq0000'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_5_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_5_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_5_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_5_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_5_0 to Inst_Processor/Inst_RegisterFile_module/registers_5_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_5_0 (Inst_Processor/Inst_RegisterFile_module/registers_5_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_5_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_5_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_RegisterFile_module/registers_5_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_4_cmp_eq0000'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_4_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_4_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_4_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_4_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_4_0 to Inst_Processor/Inst_RegisterFile_module/registers_4_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_4_0 (Inst_Processor/Inst_RegisterFile_module/registers_4_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_4_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_4_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_RegisterFile_module/registers_4_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_3_cmp_eq0000'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_3_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_3_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_3_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_3_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_3_0 to Inst_Processor/Inst_RegisterFile_module/registers_3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_3_0 (Inst_Processor/Inst_RegisterFile_module/registers_3_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_3_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_3_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_RegisterFile_module/registers_3_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_2_cmp_eq0000'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_2_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_2_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_2_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_2_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_2_0 to Inst_Processor/Inst_RegisterFile_module/registers_2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_2_0 (Inst_Processor/Inst_RegisterFile_module/registers_2_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_2_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_2_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_RegisterFile_module/registers_2_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_1_cmp_eq0000'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_1_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_1_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_1_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_1_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_1_0 to Inst_Processor/Inst_RegisterFile_module/registers_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_1_0 (Inst_Processor/Inst_RegisterFile_module/registers_1_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_1_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_1_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_RegisterFile_module/registers_1_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_0_not0001'
  Clock period: 2.354ns (frequency: 424.809MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.354ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_RegisterFile_module/registers_0_0 (LATCH)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_0_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_RegisterFile_module/registers_0_not0001 rising
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_0_not0001 rising

  Data Path: Inst_Processor/Inst_RegisterFile_module/registers_0_0 to Inst_Processor/Inst_RegisterFile_module/registers_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            4   0.676   0.666  Inst_Processor/Inst_RegisterFile_module/registers_0_0 (Inst_Processor/Inst_RegisterFile_module/registers_0_0)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/registers_0_mux0000<0>1 (Inst_Processor/Inst_RegisterFile_module/registers_0_mux0000<0>)
     LDE_1:D                   0.308          Inst_Processor/Inst_RegisterFile_module/registers_0_0
    ----------------------------------------
    Total                      2.354ns (1.688ns logic, 0.666ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_31_cmp_eq0000'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_31_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_31_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_31_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_31_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_DataMem_module/memory_31_0 to Inst_Processor/Inst_DataMem_module/memory_31_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_31_0 (Inst_Processor/Inst_DataMem_module/memory_31_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_31_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_31_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_DataMem_module/memory_31_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_30_cmp_eq0000'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_30_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_30_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_30_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_30_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_DataMem_module/memory_30_0 to Inst_Processor/Inst_DataMem_module/memory_30_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_30_0 (Inst_Processor/Inst_DataMem_module/memory_30_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_30_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_30_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_DataMem_module/memory_30_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_29_cmp_eq0000'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_29_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_29_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_29_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_29_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_DataMem_module/memory_29_0 to Inst_Processor/Inst_DataMem_module/memory_29_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_29_0 (Inst_Processor/Inst_DataMem_module/memory_29_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_29_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_29_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_DataMem_module/memory_29_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_28_cmp_eq0000'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_28_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_28_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_28_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_28_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_DataMem_module/memory_28_0 to Inst_Processor/Inst_DataMem_module/memory_28_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_28_0 (Inst_Processor/Inst_DataMem_module/memory_28_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_28_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_28_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_DataMem_module/memory_28_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_27_cmp_eq0000'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_27_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_27_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_27_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_27_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_DataMem_module/memory_27_0 to Inst_Processor/Inst_DataMem_module/memory_27_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_27_0 (Inst_Processor/Inst_DataMem_module/memory_27_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_27_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_27_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_DataMem_module/memory_27_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_26_cmp_eq0000'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_26_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_26_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_26_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_26_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_DataMem_module/memory_26_0 to Inst_Processor/Inst_DataMem_module/memory_26_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_26_0 (Inst_Processor/Inst_DataMem_module/memory_26_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_26_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_26_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_DataMem_module/memory_26_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_25_cmp_eq0000'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_25_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_25_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_25_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_25_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_DataMem_module/memory_25_0 to Inst_Processor/Inst_DataMem_module/memory_25_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_25_0 (Inst_Processor/Inst_DataMem_module/memory_25_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_25_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_25_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_DataMem_module/memory_25_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_24_cmp_eq0000'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_24_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_24_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_24_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_24_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_DataMem_module/memory_24_0 to Inst_Processor/Inst_DataMem_module/memory_24_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_24_0 (Inst_Processor/Inst_DataMem_module/memory_24_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_24_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_24_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_DataMem_module/memory_24_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_23_cmp_eq0000'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_23_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_23_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_23_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_23_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_DataMem_module/memory_23_0 to Inst_Processor/Inst_DataMem_module/memory_23_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_23_0 (Inst_Processor/Inst_DataMem_module/memory_23_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_23_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_23_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_DataMem_module/memory_23_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_22_cmp_eq0000'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_22_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_22_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_22_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_22_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_DataMem_module/memory_22_0 to Inst_Processor/Inst_DataMem_module/memory_22_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_22_0 (Inst_Processor/Inst_DataMem_module/memory_22_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_22_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_22_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_DataMem_module/memory_22_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_21_cmp_eq0000'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_21_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_21_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_21_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_21_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_DataMem_module/memory_21_0 to Inst_Processor/Inst_DataMem_module/memory_21_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_21_0 (Inst_Processor/Inst_DataMem_module/memory_21_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_21_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_21_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_DataMem_module/memory_21_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_20_cmp_eq0000'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_20_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_20_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_20_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_20_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_DataMem_module/memory_20_0 to Inst_Processor/Inst_DataMem_module/memory_20_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_20_0 (Inst_Processor/Inst_DataMem_module/memory_20_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_20_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_20_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_DataMem_module/memory_20_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_19_cmp_eq0000'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_19_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_19_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_19_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_19_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_DataMem_module/memory_19_0 to Inst_Processor/Inst_DataMem_module/memory_19_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_19_0 (Inst_Processor/Inst_DataMem_module/memory_19_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_19_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_19_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_DataMem_module/memory_19_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_18_cmp_eq0000'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_18_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_18_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_18_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_18_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_DataMem_module/memory_18_0 to Inst_Processor/Inst_DataMem_module/memory_18_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_18_0 (Inst_Processor/Inst_DataMem_module/memory_18_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_18_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_18_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_DataMem_module/memory_18_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_17_cmp_eq0000'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_17_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_17_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_17_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_17_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_DataMem_module/memory_17_0 to Inst_Processor/Inst_DataMem_module/memory_17_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_17_0 (Inst_Processor/Inst_DataMem_module/memory_17_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_17_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_17_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_DataMem_module/memory_17_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_16_cmp_eq0000'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_16_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_16_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_16_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_16_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_DataMem_module/memory_16_0 to Inst_Processor/Inst_DataMem_module/memory_16_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_16_0 (Inst_Processor/Inst_DataMem_module/memory_16_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_16_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_16_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_DataMem_module/memory_16_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_15_cmp_eq0000'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_15_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_15_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_15_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_15_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_DataMem_module/memory_15_0 to Inst_Processor/Inst_DataMem_module/memory_15_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_15_0 (Inst_Processor/Inst_DataMem_module/memory_15_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_15_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_15_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_DataMem_module/memory_15_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_14_cmp_eq0000'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_14_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_14_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_14_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_14_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_DataMem_module/memory_14_0 to Inst_Processor/Inst_DataMem_module/memory_14_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_14_0 (Inst_Processor/Inst_DataMem_module/memory_14_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_14_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_14_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_DataMem_module/memory_14_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_13_cmp_eq0000'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_13_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_13_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_13_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_13_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_DataMem_module/memory_13_0 to Inst_Processor/Inst_DataMem_module/memory_13_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_13_0 (Inst_Processor/Inst_DataMem_module/memory_13_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_13_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_13_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_DataMem_module/memory_13_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_12_cmp_eq0000'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_12_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_12_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_12_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_12_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_DataMem_module/memory_12_0 to Inst_Processor/Inst_DataMem_module/memory_12_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_12_0 (Inst_Processor/Inst_DataMem_module/memory_12_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_12_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_12_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_DataMem_module/memory_12_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_11_cmp_eq0000'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_11_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_11_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_11_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_11_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_DataMem_module/memory_11_0 to Inst_Processor/Inst_DataMem_module/memory_11_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_11_0 (Inst_Processor/Inst_DataMem_module/memory_11_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_11_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_11_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_DataMem_module/memory_11_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_10_cmp_eq0000'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_10_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_10_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_10_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_10_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_DataMem_module/memory_10_0 to Inst_Processor/Inst_DataMem_module/memory_10_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_10_0 (Inst_Processor/Inst_DataMem_module/memory_10_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_10_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_10_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_DataMem_module/memory_10_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_9_cmp_eq0000'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_9_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_9_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_9_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_9_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_DataMem_module/memory_9_0 to Inst_Processor/Inst_DataMem_module/memory_9_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_9_0 (Inst_Processor/Inst_DataMem_module/memory_9_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_9_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_9_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_DataMem_module/memory_9_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_8_cmp_eq0000'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_8_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_8_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_8_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_8_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_DataMem_module/memory_8_0 to Inst_Processor/Inst_DataMem_module/memory_8_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_8_0 (Inst_Processor/Inst_DataMem_module/memory_8_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_8_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_8_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_DataMem_module/memory_8_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_7_cmp_eq0000'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_7_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_7_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_7_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_7_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_DataMem_module/memory_7_0 to Inst_Processor/Inst_DataMem_module/memory_7_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_7_0 (Inst_Processor/Inst_DataMem_module/memory_7_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_7_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_7_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_DataMem_module/memory_7_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_6_cmp_eq0000'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_6_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_6_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_6_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_6_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_DataMem_module/memory_6_0 to Inst_Processor/Inst_DataMem_module/memory_6_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_6_0 (Inst_Processor/Inst_DataMem_module/memory_6_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_6_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_6_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_DataMem_module/memory_6_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_5_cmp_eq0000'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_5_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_5_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_5_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_5_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_DataMem_module/memory_5_0 to Inst_Processor/Inst_DataMem_module/memory_5_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_5_0 (Inst_Processor/Inst_DataMem_module/memory_5_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_5_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_5_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_DataMem_module/memory_5_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_4_cmp_eq0000'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_4_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_4_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_4_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_4_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_DataMem_module/memory_4_0 to Inst_Processor/Inst_DataMem_module/memory_4_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_4_0 (Inst_Processor/Inst_DataMem_module/memory_4_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_4_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_4_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_DataMem_module/memory_4_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_3_cmp_eq0000'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_3_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_3_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_3_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_3_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_DataMem_module/memory_3_0 to Inst_Processor/Inst_DataMem_module/memory_3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_3_0 (Inst_Processor/Inst_DataMem_module/memory_3_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_3_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_3_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_DataMem_module/memory_3_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_2_cmp_eq0000'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_2_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_2_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_2_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_2_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_DataMem_module/memory_2_0 to Inst_Processor/Inst_DataMem_module/memory_2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_2_0 (Inst_Processor/Inst_DataMem_module/memory_2_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_2_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_2_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_DataMem_module/memory_2_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_1_cmp_eq0000'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_1_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_1_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_1_cmp_eq0000 falling
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_1_cmp_eq0000 falling

  Data Path: Inst_Processor/Inst_DataMem_module/memory_1_0 to Inst_Processor/Inst_DataMem_module/memory_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_1_0 (Inst_Processor/Inst_DataMem_module/memory_1_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_1_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_1_mux0000<0>)
     LDE:D                     0.308          Inst_Processor/Inst_DataMem_module/memory_1_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Processor/Inst_DataMem_module/memory_0_not0003'
  Clock period: 2.139ns (frequency: 467.508MHz)
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               2.139ns (Levels of Logic = 1)
  Source:            Inst_Processor/Inst_DataMem_module/memory_0_0 (LATCH)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_0_0 (LATCH)
  Source Clock:      Inst_Processor/Inst_DataMem_module/memory_0_not0003 rising
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_0_not0003 rising

  Data Path: Inst_Processor/Inst_DataMem_module/memory_0_0 to Inst_Processor/Inst_DataMem_module/memory_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE_1:G->Q            2   0.676   0.451  Inst_Processor/Inst_DataMem_module/memory_0_0 (Inst_Processor/Inst_DataMem_module/memory_0_0)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_DataMem_module/memory_0_mux0000<0>1 (Inst_Processor/Inst_DataMem_module/memory_0_mux0000<0>)
     LDE_1:D                   0.308          Inst_Processor/Inst_DataMem_module/memory_0_0
    ----------------------------------------
    Total                      2.139ns (1.688ns logic, 0.451ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_Div50Mto05/clkout'
  Clock period: 9.078ns (frequency: 110.156MHz)
  Total number of paths / destination ports: 281 / 16
-------------------------------------------------------------------------
Delay:               9.078ns (Levels of Logic = 5)
  Source:            Inst_Processor/Inst_InstMemory_module/Mrom__varindex0000 (RAM)
  Destination:       Inst_Processor/Inst_nPC_module/outInstruction_0 (FF)
  Source Clock:      Inst_Div50Mto05/clkout rising
  Destination Clock: Inst_Div50Mto05/clkout rising

  Data Path: Inst_Processor/Inst_InstMemory_module/Mrom__varindex0000 to Inst_Processor/Inst_nPC_module/outInstruction_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S36:CLK->DO19   14   2.800   1.175  Inst_Processor/Inst_InstMemory_module/Mrom__varindex0000 (Inst_Processor/IMout<19>)
     LUT3_D:I0->LO         1   0.704   0.104  Inst_Processor/Inst_CU_module/ALUOP<3>41 (N1143)
     LUT4:I3->O            5   0.704   0.637  Inst_Processor/Inst_CU_module/PCsource<0>21 (Inst_Processor/Inst_CU_module/PCsource<0>_bdd3)
     LUT4:I3->O           10   0.704   0.917  Inst_Processor/Inst_CU_module/PCsource<0> (Inst_Processor/pcsource_p<0>)
     LUT3:I2->O            1   0.704   0.000  Inst_Processor/Inst_MUX3_module/Mmux_MUXout_3 (Inst_Processor/Inst_MUX3_module/Mmux_MUXout_3)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_MUX3_module/Mmux_MUXout_2_f5 (Inst_Processor/mux3tonpc<0>)
     FDC:D                     0.308          Inst_Processor/Inst_nPC_module/outInstruction_0
    ----------------------------------------
    Total                      9.078ns (6.245ns logic, 2.833ns route)
                                       (68.8% logic, 31.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_c'
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Offset:              5.250ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Div50Mto05/counter_0 (FF)
  Destination Clock: clk_c rising

  Data Path: reset_c to Inst_Div50Mto05/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            350   0.704   1.363  reset_c_inv1_INV_0 (Inst_Processor/Inst_RegisterFile_module/registers_0_0_0_not0000)
     FDE:CE                    0.555          Inst_Div50Mto05/counter_0
    ----------------------------------------
    Total                      5.250ns (2.477ns logic, 2.773ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_WindowManager/nrd_5_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.675ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_WindowManager/nrd_5 (LATCH)
  Destination Clock: Inst_Processor/Inst_WindowManager/nrd_5_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_WindowManager/nrd_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O            1   0.704   0.000  Inst_Processor/Inst_WindowManager/nrd_5_mux00031 (Inst_Processor/Inst_WindowManager/nrd_5_mux0003)
     LD:D                      0.308          Inst_Processor/Inst_WindowManager/nrd_5
    ----------------------------------------
    Total                      3.675ns (2.230ns logic, 1.445ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_31_cmp_eq00001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.249ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_31_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_31_cmp_eq00001 falling

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_31_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            349   0.704   1.362  reset_c_inv1_INV_0_1 (reset_c_inv1_INV_0_1)
     LDE:GE                    0.555          Inst_Processor/Inst_RegisterFile_module/registers_31_9
    ----------------------------------------
    Total                      5.249ns (2.477ns logic, 2.772ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_30_cmp_eq00001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.249ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_30_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_30_cmp_eq00001 falling

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_30_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            349   0.704   1.362  reset_c_inv1_INV_0_1 (reset_c_inv1_INV_0_1)
     LDE:GE                    0.555          Inst_Processor/Inst_RegisterFile_module/registers_30_9
    ----------------------------------------
    Total                      5.249ns (2.477ns logic, 2.772ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_29_cmp_eq00001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.249ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_29_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_29_cmp_eq00001 falling

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_29_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            349   0.704   1.362  reset_c_inv1_INV_0_1 (reset_c_inv1_INV_0_1)
     LDE:GE                    0.555          Inst_Processor/Inst_RegisterFile_module/registers_29_9
    ----------------------------------------
    Total                      5.249ns (2.477ns logic, 2.772ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_28_cmp_eq00001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.249ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_28_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_28_cmp_eq00001 falling

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_28_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            349   0.704   1.362  reset_c_inv1_INV_0_2 (reset_c_inv1_INV_0_2)
     LDE:GE                    0.555          Inst_Processor/Inst_RegisterFile_module/registers_28_9
    ----------------------------------------
    Total                      5.249ns (2.477ns logic, 2.772ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_27_cmp_eq00001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.249ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_27_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_27_cmp_eq00001 falling

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_27_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            349   0.704   1.362  reset_c_inv1_INV_0_2 (reset_c_inv1_INV_0_2)
     LDE:GE                    0.555          Inst_Processor/Inst_RegisterFile_module/registers_27_9
    ----------------------------------------
    Total                      5.249ns (2.477ns logic, 2.772ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_26_cmp_eq00001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.249ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_26_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_26_cmp_eq00001 falling

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_26_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            349   0.704   1.362  reset_c_inv1_INV_0_2 (reset_c_inv1_INV_0_2)
     LDE:GE                    0.555          Inst_Processor/Inst_RegisterFile_module/registers_26_9
    ----------------------------------------
    Total                      5.249ns (2.477ns logic, 2.772ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_25_cmp_eq00001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.249ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_25_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_25_cmp_eq00001 falling

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_25_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            349   0.704   1.362  reset_c_inv1_INV_0_2 (reset_c_inv1_INV_0_2)
     LDE:GE                    0.555          Inst_Processor/Inst_RegisterFile_module/registers_25_9
    ----------------------------------------
    Total                      5.249ns (2.477ns logic, 2.772ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_24_cmp_eq00001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.249ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_24_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_24_cmp_eq00001 falling

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_24_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            349   0.704   1.362  reset_c_inv1_INV_0_2 (reset_c_inv1_INV_0_2)
     LDE:GE                    0.555          Inst_Processor/Inst_RegisterFile_module/registers_24_9
    ----------------------------------------
    Total                      5.249ns (2.477ns logic, 2.772ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_23_cmp_eq00001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.249ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_23_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_23_cmp_eq00001 falling

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_23_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            349   0.704   1.362  reset_c_inv1_INV_0_2 (reset_c_inv1_INV_0_2)
     LDE:GE                    0.555          Inst_Processor/Inst_RegisterFile_module/registers_23_9
    ----------------------------------------
    Total                      5.249ns (2.477ns logic, 2.772ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_22_cmp_eq00001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.249ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_22_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_22_cmp_eq00001 falling

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_22_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            349   0.704   1.362  reset_c_inv1_INV_0_2 (reset_c_inv1_INV_0_2)
     LDE:GE                    0.555          Inst_Processor/Inst_RegisterFile_module/registers_22_9
    ----------------------------------------
    Total                      5.249ns (2.477ns logic, 2.772ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_21_cmp_eq00001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.249ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_21_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_21_cmp_eq00001 falling

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_21_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            349   0.704   1.362  reset_c_inv1_INV_0_2 (reset_c_inv1_INV_0_2)
     LDE:GE                    0.555          Inst_Processor/Inst_RegisterFile_module/registers_21_9
    ----------------------------------------
    Total                      5.249ns (2.477ns logic, 2.772ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_20_cmp_eq00001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.249ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_20_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_20_cmp_eq00001 falling

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_20_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            349   0.704   1.362  reset_c_inv1_INV_0_2 (reset_c_inv1_INV_0_2)
     LDE:GE                    0.555          Inst_Processor/Inst_RegisterFile_module/registers_20_9
    ----------------------------------------
    Total                      5.249ns (2.477ns logic, 2.772ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_19_cmp_eq00001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.250ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_19_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_19_cmp_eq00001 falling

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_19_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            350   0.704   1.363  reset_c_inv1_INV_0 (Inst_Processor/Inst_RegisterFile_module/registers_0_0_0_not0000)
     LDE:GE                    0.555          Inst_Processor/Inst_RegisterFile_module/registers_19_0
    ----------------------------------------
    Total                      5.250ns (2.477ns logic, 2.773ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_18_cmp_eq00001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.250ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_18_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_18_cmp_eq00001 falling

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_18_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            350   0.704   1.363  reset_c_inv1_INV_0 (Inst_Processor/Inst_RegisterFile_module/registers_0_0_0_not0000)
     LDE:GE                    0.555          Inst_Processor/Inst_RegisterFile_module/registers_18_0
    ----------------------------------------
    Total                      5.250ns (2.477ns logic, 2.773ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_17_cmp_eq00001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.250ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_17_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_17_cmp_eq00001 falling

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_17_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            350   0.704   1.363  reset_c_inv1_INV_0 (Inst_Processor/Inst_RegisterFile_module/registers_0_0_0_not0000)
     LDE:GE                    0.555          Inst_Processor/Inst_RegisterFile_module/registers_17_0
    ----------------------------------------
    Total                      5.250ns (2.477ns logic, 2.773ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_16_cmp_eq00001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.250ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_16_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_16_cmp_eq00001 falling

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_16_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            350   0.704   1.363  reset_c_inv1_INV_0 (Inst_Processor/Inst_RegisterFile_module/registers_0_0_0_not0000)
     LDE:GE                    0.555          Inst_Processor/Inst_RegisterFile_module/registers_16_0
    ----------------------------------------
    Total                      5.250ns (2.477ns logic, 2.773ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_15_cmp_eq00001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.250ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_15_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_15_cmp_eq00001 falling

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_15_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            350   0.704   1.363  reset_c_inv1_INV_0 (Inst_Processor/Inst_RegisterFile_module/registers_0_0_0_not0000)
     LDE:GE                    0.555          Inst_Processor/Inst_RegisterFile_module/registers_15_0
    ----------------------------------------
    Total                      5.250ns (2.477ns logic, 2.773ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_14_cmp_eq00001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.250ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_14_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_14_cmp_eq00001 falling

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_14_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            350   0.704   1.363  reset_c_inv1_INV_0 (Inst_Processor/Inst_RegisterFile_module/registers_0_0_0_not0000)
     LDE:GE                    0.555          Inst_Processor/Inst_RegisterFile_module/registers_14_0
    ----------------------------------------
    Total                      5.250ns (2.477ns logic, 2.773ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_13_cmp_eq00001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.250ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_13_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_13_cmp_eq00001 falling

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_13_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            350   0.704   1.363  reset_c_inv1_INV_0 (Inst_Processor/Inst_RegisterFile_module/registers_0_0_0_not0000)
     LDE:GE                    0.555          Inst_Processor/Inst_RegisterFile_module/registers_13_0
    ----------------------------------------
    Total                      5.250ns (2.477ns logic, 2.773ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_12_cmp_eq00001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.250ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_12_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_12_cmp_eq00001 falling

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_12_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            350   0.704   1.363  reset_c_inv1_INV_0 (Inst_Processor/Inst_RegisterFile_module/registers_0_0_0_not0000)
     LDE:GE                    0.555          Inst_Processor/Inst_RegisterFile_module/registers_12_0
    ----------------------------------------
    Total                      5.250ns (2.477ns logic, 2.773ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_11_cmp_eq00001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.250ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_11_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_11_cmp_eq00001 falling

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_11_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            350   0.704   1.363  reset_c_inv1_INV_0 (Inst_Processor/Inst_RegisterFile_module/registers_0_0_0_not0000)
     LDE:GE                    0.555          Inst_Processor/Inst_RegisterFile_module/registers_11_0
    ----------------------------------------
    Total                      5.250ns (2.477ns logic, 2.773ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_10_cmp_eq00001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.250ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_10_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_10_cmp_eq00001 falling

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_10_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            350   0.704   1.363  reset_c_inv1_INV_0 (Inst_Processor/Inst_RegisterFile_module/registers_0_0_0_not0000)
     LDE:GE                    0.555          Inst_Processor/Inst_RegisterFile_module/registers_10_0
    ----------------------------------------
    Total                      5.250ns (2.477ns logic, 2.773ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_9_cmp_eq00001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.249ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_9_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_9_cmp_eq00001 falling

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_9_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            349   0.704   1.362  reset_c_inv1_INV_0_1 (reset_c_inv1_INV_0_1)
     LDE:GE                    0.555          Inst_Processor/Inst_RegisterFile_module/registers_9_9
    ----------------------------------------
    Total                      5.249ns (2.477ns logic, 2.772ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_8_cmp_eq00001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.249ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_8_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_8_cmp_eq00001 falling

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_8_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            349   0.704   1.362  reset_c_inv1_INV_0_1 (reset_c_inv1_INV_0_1)
     LDE:GE                    0.555          Inst_Processor/Inst_RegisterFile_module/registers_8_9
    ----------------------------------------
    Total                      5.249ns (2.477ns logic, 2.772ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_7_cmp_eq0000'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.249ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_7_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_7_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_7_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            349   0.704   1.362  reset_c_inv1_INV_0_1 (reset_c_inv1_INV_0_1)
     LDE:GE                    0.555          Inst_Processor/Inst_RegisterFile_module/registers_7_9
    ----------------------------------------
    Total                      5.249ns (2.477ns logic, 2.772ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_6_cmp_eq0000'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.249ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_6_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_6_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_6_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            349   0.704   1.362  reset_c_inv1_INV_0_1 (reset_c_inv1_INV_0_1)
     LDE:GE                    0.555          Inst_Processor/Inst_RegisterFile_module/registers_6_9
    ----------------------------------------
    Total                      5.249ns (2.477ns logic, 2.772ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_5_cmp_eq0000'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.249ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_5_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_5_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_5_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            349   0.704   1.362  reset_c_inv1_INV_0_1 (reset_c_inv1_INV_0_1)
     LDE:GE                    0.555          Inst_Processor/Inst_RegisterFile_module/registers_5_9
    ----------------------------------------
    Total                      5.249ns (2.477ns logic, 2.772ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_4_cmp_eq0000'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.249ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_4_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_4_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_4_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            349   0.704   1.362  reset_c_inv1_INV_0_1 (reset_c_inv1_INV_0_1)
     LDE:GE                    0.555          Inst_Processor/Inst_RegisterFile_module/registers_4_9
    ----------------------------------------
    Total                      5.249ns (2.477ns logic, 2.772ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_3_cmp_eq0000'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.249ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_3_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_3_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            349   0.704   1.362  reset_c_inv1_INV_0_1 (reset_c_inv1_INV_0_1)
     LDE:GE                    0.555          Inst_Processor/Inst_RegisterFile_module/registers_3_9
    ----------------------------------------
    Total                      5.249ns (2.477ns logic, 2.772ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_2_cmp_eq0000'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.249ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_2_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_2_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            349   0.704   1.362  reset_c_inv1_INV_0_1 (reset_c_inv1_INV_0_1)
     LDE:GE                    0.555          Inst_Processor/Inst_RegisterFile_module/registers_2_9
    ----------------------------------------
    Total                      5.249ns (2.477ns logic, 2.772ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_1_cmp_eq0000'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.249ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_1_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_1_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            349   0.704   1.362  reset_c_inv1_INV_0_2 (reset_c_inv1_INV_0_2)
     LDE:GE                    0.555          Inst_Processor/Inst_RegisterFile_module/registers_1_9
    ----------------------------------------
    Total                      5.249ns (2.477ns logic, 2.772ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_RegisterFile_module/registers_0_not0001'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.250ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_RegisterFile_module/registers_0_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_RegisterFile_module/registers_0_not0001 rising

  Data Path: reset_c to Inst_Processor/Inst_RegisterFile_module/registers_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.410  reset_c_IBUF (reset_c_IBUF)
     INV:I->O            350   0.704   1.363  reset_c_inv1_INV_0 (Inst_Processor/Inst_RegisterFile_module/registers_0_0_0_not0000)
     LDE_1:GE                  0.555          Inst_Processor/Inst_RegisterFile_module/registers_0_0
    ----------------------------------------
    Total                      5.250ns (2.477ns logic, 2.773ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_31_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_31_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_31_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_31_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          341   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021_1 (Inst_Processor/Inst_DataMem_module/memory_0_not00021_1)
     LDE:GE                    0.555          Inst_Processor/Inst_DataMem_module/memory_31_9
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_30_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_30_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_30_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_30_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          341   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021_1 (Inst_Processor/Inst_DataMem_module/memory_0_not00021_1)
     LDE:GE                    0.555          Inst_Processor/Inst_DataMem_module/memory_30_9
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_29_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_29_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_29_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_29_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          341   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021_1 (Inst_Processor/Inst_DataMem_module/memory_0_not00021_1)
     LDE:GE                    0.555          Inst_Processor/Inst_DataMem_module/memory_29_9
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_28_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_28_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_28_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_28_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          341   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021_2 (Inst_Processor/Inst_DataMem_module/memory_0_not00021_2)
     LDE:GE                    0.555          Inst_Processor/Inst_DataMem_module/memory_28_9
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_27_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_27_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_27_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_27_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          341   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021_2 (Inst_Processor/Inst_DataMem_module/memory_0_not00021_2)
     LDE:GE                    0.555          Inst_Processor/Inst_DataMem_module/memory_27_9
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_26_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_26_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_26_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_26_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          341   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021_2 (Inst_Processor/Inst_DataMem_module/memory_0_not00021_2)
     LDE:GE                    0.555          Inst_Processor/Inst_DataMem_module/memory_26_9
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_25_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_25_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_25_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_25_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          341   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021_2 (Inst_Processor/Inst_DataMem_module/memory_0_not00021_2)
     LDE:GE                    0.555          Inst_Processor/Inst_DataMem_module/memory_25_9
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_24_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_24_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_24_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_24_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          341   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021_2 (Inst_Processor/Inst_DataMem_module/memory_0_not00021_2)
     LDE:GE                    0.555          Inst_Processor/Inst_DataMem_module/memory_24_9
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_23_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_23_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_23_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_23_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          341   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021_2 (Inst_Processor/Inst_DataMem_module/memory_0_not00021_2)
     LDE:GE                    0.555          Inst_Processor/Inst_DataMem_module/memory_23_9
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_22_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_22_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_22_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_22_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          341   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021_2 (Inst_Processor/Inst_DataMem_module/memory_0_not00021_2)
     LDE:GE                    0.555          Inst_Processor/Inst_DataMem_module/memory_22_9
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_21_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_21_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_21_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_21_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          341   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021_2 (Inst_Processor/Inst_DataMem_module/memory_0_not00021_2)
     LDE:GE                    0.555          Inst_Processor/Inst_DataMem_module/memory_21_9
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_20_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_20_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_20_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_20_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          341   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021_2 (Inst_Processor/Inst_DataMem_module/memory_0_not00021_2)
     LDE:GE                    0.555          Inst_Processor/Inst_DataMem_module/memory_20_9
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_19_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_19_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_19_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_19_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          342   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021 (Inst_Processor/Inst_DataMem_module/memory_0_not0002)
     LDE:GE                    0.555          Inst_Processor/Inst_DataMem_module/memory_19_28
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_18_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_18_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_18_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_18_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          342   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021 (Inst_Processor/Inst_DataMem_module/memory_0_not0002)
     LDE:GE                    0.555          Inst_Processor/Inst_DataMem_module/memory_18_31
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_17_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_17_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_17_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_17_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          342   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021 (Inst_Processor/Inst_DataMem_module/memory_0_not0002)
     LDE:GE                    0.555          Inst_Processor/Inst_DataMem_module/memory_17_31
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_16_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_16_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_16_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_16_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          342   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021 (Inst_Processor/Inst_DataMem_module/memory_0_not0002)
     LDE:GE                    0.555          Inst_Processor/Inst_DataMem_module/memory_16_31
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_15_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_15_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_15_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_15_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          342   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021 (Inst_Processor/Inst_DataMem_module/memory_0_not0002)
     LDE:GE                    0.555          Inst_Processor/Inst_DataMem_module/memory_15_31
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_14_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_14_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_14_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_14_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          342   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021 (Inst_Processor/Inst_DataMem_module/memory_0_not0002)
     LDE:GE                    0.555          Inst_Processor/Inst_DataMem_module/memory_14_31
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_13_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_13_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_13_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_13_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          342   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021 (Inst_Processor/Inst_DataMem_module/memory_0_not0002)
     LDE:GE                    0.555          Inst_Processor/Inst_DataMem_module/memory_13_31
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_12_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_12_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_12_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_12_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          342   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021 (Inst_Processor/Inst_DataMem_module/memory_0_not0002)
     LDE:GE                    0.555          Inst_Processor/Inst_DataMem_module/memory_12_31
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_11_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_11_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_11_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_11_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          342   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021 (Inst_Processor/Inst_DataMem_module/memory_0_not0002)
     LDE:GE                    0.555          Inst_Processor/Inst_DataMem_module/memory_11_31
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_10_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_10_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_10_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_10_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          342   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021 (Inst_Processor/Inst_DataMem_module/memory_0_not0002)
     LDE:GE                    0.555          Inst_Processor/Inst_DataMem_module/memory_10_31
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_9_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_9_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_9_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_9_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          341   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021_1 (Inst_Processor/Inst_DataMem_module/memory_0_not00021_1)
     LDE:GE                    0.555          Inst_Processor/Inst_DataMem_module/memory_9_9
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_8_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_8_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_8_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_8_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          341   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021_1 (Inst_Processor/Inst_DataMem_module/memory_0_not00021_1)
     LDE:GE                    0.555          Inst_Processor/Inst_DataMem_module/memory_8_9
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_7_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_7_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_7_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_7_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          341   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021_1 (Inst_Processor/Inst_DataMem_module/memory_0_not00021_1)
     LDE:GE                    0.555          Inst_Processor/Inst_DataMem_module/memory_7_9
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_6_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_6_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_6_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_6_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          341   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021_1 (Inst_Processor/Inst_DataMem_module/memory_0_not00021_1)
     LDE:GE                    0.555          Inst_Processor/Inst_DataMem_module/memory_6_9
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_5_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_5_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_5_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_5_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          341   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021_1 (Inst_Processor/Inst_DataMem_module/memory_0_not00021_1)
     LDE:GE                    0.555          Inst_Processor/Inst_DataMem_module/memory_5_9
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_4_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_4_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_4_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_4_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          341   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021_1 (Inst_Processor/Inst_DataMem_module/memory_0_not00021_1)
     LDE:GE                    0.555          Inst_Processor/Inst_DataMem_module/memory_4_9
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_3_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_3_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_3_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          341   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021_1 (Inst_Processor/Inst_DataMem_module/memory_0_not00021_1)
     LDE:GE                    0.555          Inst_Processor/Inst_DataMem_module/memory_3_9
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_2_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_2_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_2_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          341   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021_1 (Inst_Processor/Inst_DataMem_module/memory_0_not00021_1)
     LDE:GE                    0.555          Inst_Processor/Inst_DataMem_module/memory_2_9
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_1_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_1_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_1_cmp_eq0000 falling

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          341   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021_2 (Inst_Processor/Inst_DataMem_module/memory_0_not00021_2)
     LDE:GE                    0.555          Inst_Processor/Inst_DataMem_module/memory_1_9
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_DataMem_module/memory_0_not0003'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.422ns (Levels of Logic = 2)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_DataMem_module/memory_0_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_DataMem_module/memory_0_not0003 rising

  Data Path: reset_c to Inst_Processor/Inst_DataMem_module/memory_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.585  reset_c_IBUF (reset_c_IBUF)
     LUT3:I0->O          342   0.704   1.360  Inst_Processor/Inst_DataMem_module/memory_0_not00021 (Inst_Processor/Inst_DataMem_module/memory_0_not0002)
     LDE_1:GE                  0.555          Inst_Processor/Inst_DataMem_module/memory_0_31
    ----------------------------------------
    Total                      5.422ns (2.477ns logic, 2.945ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Div50Mto05/clkout'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.974ns (Levels of Logic = 3)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_PSR_module/icc_3 (FF)
  Destination Clock: Inst_Div50Mto05/clkout rising

  Data Path: reset_c to Inst_Processor/Inst_PSR_module/icc_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O            1   0.704   0.595  Inst_Processor/Inst_PSRModifier/NZVC_3_mux000131 (Inst_Processor/nzvc_p<3>3)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_PSRModifier/NZVC_3_mux000141 (Inst_Processor/nzvc_p<3>)
     FDR:D                     0.308          Inst_Processor/Inst_PSR_module/icc_3
    ----------------------------------------
    Total                      4.974ns (2.934ns logic, 2.040ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_PSRModifier/NZVC_0_not0001'
  Total number of paths / destination ports: 158 / 1
-------------------------------------------------------------------------
Offset:              12.740ns (Levels of Logic = 11)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_PSRModifier/NZVC_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_PSRModifier/NZVC_0_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_PSRModifier/NZVC_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs1_0_mux00041 (Inst_Processor/nrs1_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_624 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_624)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_5_f5_23 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_5_f524)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_4_f6_23 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_4_f624)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_3_f7_23 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_3_f724)
     MUXF8:I1->O           6   0.521   0.748  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_2_f8_23 (Inst_Processor/Inst_RegisterFile_module/_varindex0000<31>)
     LUT3:I1->O            2   0.704   0.526  Inst_Processor/Inst_PSRModifier/Mxor_NZVC_0_xor0000_Result1 (Inst_Processor/Inst_PSRModifier/NZVC_0_xor0000)
     LUT4:I1->O            1   0.704   0.455  Inst_Processor/Inst_PSRModifier/NZVC_0_mux000476_SW0 (N271)
     LUT4:I2->O            1   0.704   0.424  Inst_Processor/Inst_PSRModifier/NZVC_0_mux000476 (Inst_Processor/Inst_PSRModifier/NZVC_0_mux000476)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_PSRModifier/NZVC_0_mux0004128 (Inst_Processor/Inst_PSRModifier/NZVC_0_mux0004)
     LD:D                      0.308          Inst_Processor/Inst_PSRModifier/NZVC_0
    ----------------------------------------
    Total                     12.740ns (7.634ns logic, 5.106ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_8_not0001'
  Total number of paths / destination ports: 22144 / 1
-------------------------------------------------------------------------
Offset:              22.059ns (Levels of Logic = 25)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_8 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_8_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs1_0_mux00041 (Inst_Processor/nrs1_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_6 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_6)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_5_f5 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_5_f5)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_4_f6 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_4_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_3_f7 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_3_f7)
     MUXF8:I1->O          12   0.521   1.136  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_2_f8 (Inst_Processor/Inst_RegisterFile_module/_varindex0000<0>)
     LUT2:I0->O           41   0.704   1.440  Inst_Processor/Inst_RegisterFile_module/CRS1<0>1 (Inst_Processor/crs1_p<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_lut<0> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<0> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<1> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<2> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<3> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<4> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<5> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<6> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<6>)
     XORCY:CI->O           2   0.804   0.622  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_xor<7> (Inst_Processor/Inst_ALU_module/dataOut_0_add0002<7>)
     LUT1:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0001_cy<7>_rt (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0001_cy<7>_rt)
     MUXCY:S->O            1   0.464   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0001_cy<7> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0001_cy<7>)
     XORCY:CI->O           1   0.804   0.499  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0001_xor<8> (Inst_Processor/Inst_ALU_module/dataOut_0_add0001<8>)
     LUT4:I1->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_8_mux000072 (Inst_Processor/Inst_ALU_module/dataOut_8_mux000072)
     LUT4:I3->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_8_mux0000157_SW1 (N883)
     LUT4:I0->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_8_mux0000157 (Inst_Processor/Inst_ALU_module/dataOut_8_mux0000157)
     LUT4:I0->O            1   0.704   0.455  Inst_Processor/Inst_ALU_module/dataOut_8_mux0000459_SW0 (N415)
     LUT4:I2->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_8_mux0000459 (Inst_Processor/Inst_ALU_module/dataOut_8_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_8
    ----------------------------------------
    Total                     22.059ns (13.340ns logic, 8.719ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_7_not0001'
  Total number of paths / destination ports: 18075 / 1
-------------------------------------------------------------------------
Offset:              20.249ns (Levels of Logic = 15)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_7 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_7_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs2_0_mux00041 (Inst_Processor/nrs2_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_611 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_611)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f5_10 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f511)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f6_10 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f611)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f7_10 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f711)
     MUXF8:I1->O           1   0.521   0.499  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_2_f8_10 (Inst_Processor/Inst_RegisterFile_module/_varindex0001<1>)
     LUT4:I1->O          126   0.704   1.467  Inst_Processor/Inst_MUX2_module/OP2<1>1 (Inst_Processor/frs2<1>)
     LUT2:I0->O           30   0.704   1.297  Inst_Processor/Inst_ALU_module/SF42111 (Inst_Processor/Inst_ALU_module/N911)
     LUT4:I2->O           39   0.704   1.439  Inst_Processor/Inst_ALU_module/dataOut_10_cmp_eq00411 (Inst_Processor/Inst_ALU_module/dataOut_10_cmp_eq0041)
     LUT4:I0->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_7_mux0000174 (Inst_Processor/Inst_ALU_module/dataOut_7_mux0000174)
     LUT4:I0->O            1   0.704   0.455  Inst_Processor/Inst_ALU_module/dataOut_7_mux0000176 (Inst_Processor/Inst_ALU_module/dataOut_7_mux0000176)
     LUT4:I2->O            1   0.704   0.499  Inst_Processor/Inst_ALU_module/dataOut_7_mux0000297 (Inst_Processor/Inst_ALU_module/dataOut_7_mux0000297)
     LUT4:I1->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_7_mux0000324 (Inst_Processor/Inst_ALU_module/dataOut_7_mux0000324)
     LUT4:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_7_mux0000442 (Inst_Processor/Inst_ALU_module/dataOut_7_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_7
    ----------------------------------------
    Total                     20.249ns (10.450ns logic, 9.799ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_6_not0001'
  Total number of paths / destination ports: 20158 / 1
-------------------------------------------------------------------------
Offset:              20.782ns (Levels of Logic = 22)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_6 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_6_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs1_0_mux00041 (Inst_Processor/nrs1_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_6 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_6)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_5_f5 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_5_f5)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_4_f6 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_4_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_3_f7 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_3_f7)
     MUXF8:I1->O          12   0.521   1.136  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_2_f8 (Inst_Processor/Inst_RegisterFile_module/_varindex0000<0>)
     LUT2:I0->O           41   0.704   1.440  Inst_Processor/Inst_RegisterFile_module/CRS1<0>1 (Inst_Processor/crs1_p<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_lut<0> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<0> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<1> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<2> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<3> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<4> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<4>)
     XORCY:CI->O           2   0.804   0.622  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_xor<5> (Inst_Processor/Inst_ALU_module/dataOut_0_add0002<5>)
     LUT1:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0001_cy<5>_rt (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0001_cy<5>_rt)
     MUXCY:S->O            1   0.464   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0001_cy<5> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0001_cy<5>)
     XORCY:CI->O           1   0.804   0.499  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0001_xor<6> (Inst_Processor/Inst_ALU_module/dataOut_0_add0001<6>)
     LUT4:I1->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_6_mux000072 (Inst_Processor/Inst_ALU_module/dataOut_6_mux000072)
     LUT4:I0->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_6_mux0000209 (Inst_Processor/Inst_ALU_module/dataOut_6_mux0000209)
     LUT4:I0->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_6_mux0000409_SW0 (N965)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_6_mux0000409 (Inst_Processor/Inst_ALU_module/dataOut_6_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_6
    ----------------------------------------
    Total                     20.782ns (12.518ns logic, 8.264ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_5_not0001'
  Total number of paths / destination ports: 14517 / 1
-------------------------------------------------------------------------
Offset:              20.587ns (Levels of Logic = 22)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_5 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_5_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs2_0_mux00041 (Inst_Processor/nrs2_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_617 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_617)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f5_16 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f517)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f6_16 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f617)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f7_16 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f717)
     MUXF8:I1->O           1   0.521   0.499  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_2_f8_16 (Inst_Processor/Inst_RegisterFile_module/_varindex0001<25>)
     LUT4:I1->O            7   0.704   0.883  Inst_Processor/Inst_MUX2_module/OP2<25>1 (Inst_Processor/frs2<25>)
     LUT2:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_lut<0> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<0> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<1> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<2> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<3> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<4> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<5> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<5>)
     MUXCY:CI->O          48   0.459   1.442  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<6> (Inst_Processor/Inst_ALU_module/dataOut_10_and0002)
     LUT2:I0->O           41   0.704   1.344  Inst_Processor/Inst_ALU_module/dataOut_25_mux00004111 (Inst_Processor/Inst_ALU_module/dataOut_10_and0027)
     LUT4:I1->O            2   0.704   0.526  Inst_Processor/Inst_ALU_module/dataOut_5_mux000031 (Inst_Processor/Inst_ALU_module/N192)
     LUT4:I1->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_5_mux00003111_SW0 (N601)
     LUT4:I3->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_5_mux00003111 (Inst_Processor/Inst_ALU_module/dataOut_5_mux0000311)
     LUT4:I3->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_5_mux0000331_SW1 (N855)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_5_mux0000331 (Inst_Processor/Inst_ALU_module/dataOut_5_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_5
    ----------------------------------------
    Total                     20.587ns (11.668ns logic, 8.919ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_4_not0001'
  Total number of paths / destination ports: 15385 / 1
-------------------------------------------------------------------------
Offset:              19.645ns (Levels of Logic = 15)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_4 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_4_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs2_0_mux00041 (Inst_Processor/nrs2_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_6 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_6)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f5 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f5)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f6 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f7 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_2_f8 (Inst_Processor/Inst_RegisterFile_module/_varindex0001<0>)
     LUT4:I1->O          232   0.704   1.500  Inst_Processor/Inst_MUX2_module/OP2<0>1 (Inst_Processor/frs2<0>)
     LUT3:I0->O           38   0.704   1.439  Inst_Processor/Inst_ALU_module/dataOut_14_cmp_eq000411 (Inst_Processor/Inst_ALU_module/dataOut_23_cmp_eq0003)
     LUT4:I0->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_4_mux000084 (Inst_Processor/Inst_ALU_module/dataOut_4_mux000084)
     LUT4:I0->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_4_mux000086 (Inst_Processor/Inst_ALU_module/dataOut_4_mux000086)
     LUT3:I0->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_4_mux000096 (Inst_Processor/Inst_ALU_module/dataOut_4_mux000096)
     LUT4:I3->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_4_mux0000120 (Inst_Processor/Inst_ALU_module/dataOut_4_mux0000120)
     LUT4:I0->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_4_mux0000170 (Inst_Processor/Inst_ALU_module/dataOut_4_mux0000170)
     LUT4:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_4_mux0000382 (Inst_Processor/Inst_ALU_module/dataOut_4_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_4
    ----------------------------------------
    Total                     19.645ns (10.450ns logic, 9.195ns route)
                                       (53.2% logic, 46.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_3_not0001'
  Total number of paths / destination ports: 12190 / 1
-------------------------------------------------------------------------
Offset:              20.066ns (Levels of Logic = 16)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_3 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_3_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs2_0_mux00041 (Inst_Processor/nrs2_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_6 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_6)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f5 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f5)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f6 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f7 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_2_f8 (Inst_Processor/Inst_RegisterFile_module/_varindex0001<0>)
     LUT4:I1->O          232   0.704   1.500  Inst_Processor/Inst_MUX2_module/OP2<0>1 (Inst_Processor/frs2<0>)
     LUT4:I0->O           31   0.704   1.437  Inst_Processor/Inst_ALU_module/dataOut_14_cmp_eq000011 (Inst_Processor/Inst_ALU_module/N300)
     LUT4:I0->O            2   0.704   0.622  Inst_Processor/Inst_ALU_module/dataOut_3_mux0000214 (Inst_Processor/Inst_ALU_module/dataOut_3_mux0000214)
     LUT4:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_3_mux0000217_F (N1095)
     MUXF5:I0->O           1   0.321   0.595  Inst_Processor/Inst_ALU_module/dataOut_3_mux0000217 (Inst_Processor/Inst_ALU_module/dataOut_3_mux0000217)
     LUT4:I0->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_3_mux0000268 (Inst_Processor/Inst_ALU_module/dataOut_3_mux0000268)
     LUT4:I0->O            1   0.704   0.499  Inst_Processor/Inst_ALU_module/dataOut_3_mux0000383 (Inst_Processor/Inst_ALU_module/dataOut_3_mux0000383)
     LUT4:I1->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_3_mux0000412 (Inst_Processor/Inst_ALU_module/dataOut_3_mux0000412)
     LUT4:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_3_mux0000507 (Inst_Processor/Inst_ALU_module/dataOut_3_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_3
    ----------------------------------------
    Total                     20.066ns (10.771ns logic, 9.295ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_2_not0001'
  Total number of paths / destination ports: 10713 / 1
-------------------------------------------------------------------------
Offset:              20.642ns (Levels of Logic = 18)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_2 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_2_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs1_0_mux00041 (Inst_Processor/nrs1_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_6 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_6)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_5_f5 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_5_f5)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_4_f6 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_4_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_3_f7 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_3_f7)
     MUXF8:I1->O          12   0.521   1.136  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_2_f8 (Inst_Processor/Inst_RegisterFile_module/_varindex0000<0>)
     LUT2:I0->O           41   0.704   1.440  Inst_Processor/Inst_RegisterFile_module/CRS1<0>1 (Inst_Processor/crs1_p<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_lut<0> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<0> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<0>)
     XORCY:CI->O           2   0.804   0.622  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_xor<1> (Inst_Processor/Inst_ALU_module/dataOut_0_add0002<1>)
     LUT1:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0001_cy<1>_rt (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0001_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0001_cy<1> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0001_cy<1>)
     XORCY:CI->O           1   0.804   0.595  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0001_xor<2> (Inst_Processor/Inst_ALU_module/dataOut_0_add0001<2>)
     LUT4:I0->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_2_mux000069 (Inst_Processor/Inst_ALU_module/dataOut_2_mux000069)
     LUT4:I3->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_2_mux000085 (Inst_Processor/Inst_ALU_module/dataOut_2_mux000085)
     LUT4:I0->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_2_mux0000159 (Inst_Processor/Inst_ALU_module/dataOut_2_mux0000159)
     LUT4:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_mux0000362 (Inst_Processor/Inst_ALU_module/dataOut_2_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_2
    ----------------------------------------
    Total                     20.642ns (12.282ns logic, 8.360ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_1_not0001'
  Total number of paths / destination ports: 13968 / 1
-------------------------------------------------------------------------
Offset:              20.829ns (Levels of Logic = 22)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_1 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_1_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs2_0_mux00041 (Inst_Processor/nrs2_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_617 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_617)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f5_16 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f517)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f6_16 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f617)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f7_16 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f717)
     MUXF8:I1->O           1   0.521   0.499  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_2_f8_16 (Inst_Processor/Inst_RegisterFile_module/_varindex0001<25>)
     LUT4:I1->O            7   0.704   0.883  Inst_Processor/Inst_MUX2_module/OP2<25>1 (Inst_Processor/frs2<25>)
     LUT2:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_lut<0> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<0> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<1> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<2> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<3> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<4> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<5> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<5>)
     MUXCY:CI->O          48   0.459   1.442  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<6> (Inst_Processor/Inst_ALU_module/dataOut_10_and0002)
     LUT2:I0->O           41   0.704   1.344  Inst_Processor/Inst_ALU_module/dataOut_25_mux00004111 (Inst_Processor/Inst_ALU_module/dataOut_10_and0027)
     LUT4:I1->O            3   0.704   0.531  Inst_Processor/Inst_ALU_module/dataOut_1_and00021 (Inst_Processor/Inst_ALU_module/dataOut_1_and0002)
     MUXF5:S->O            1   0.739   0.595  Inst_Processor/Inst_ALU_module/dataOut_1_mux0000310 (Inst_Processor/Inst_ALU_module/dataOut_1_mux0000310)
     LUT4:I0->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_1_mux0000327_SW0 (N621)
     LUT4:I3->O            1   0.704   0.455  Inst_Processor/Inst_ALU_module/dataOut_1_mux0000327 (Inst_Processor/Inst_ALU_module/dataOut_1_mux0000327)
     LUT3:I2->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_1_mux0000339 (Inst_Processor/Inst_ALU_module/dataOut_1_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_1
    ----------------------------------------
    Total                     20.829ns (11.703ns logic, 9.126ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_0_not0001'
  Total number of paths / destination ports: 22824 / 2
-------------------------------------------------------------------------
Offset:              19.696ns (Levels of Logic = 16)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_0 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_0_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs1_0_mux00041 (Inst_Processor/nrs1_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_6 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_6)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_5_f5 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_5_f5)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_4_f6 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_4_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_3_f7 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_3_f7)
     MUXF8:I1->O          12   0.521   1.136  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_2_f8 (Inst_Processor/Inst_RegisterFile_module/_varindex0000<0>)
     LUT2:I0->O           41   0.704   1.440  Inst_Processor/Inst_RegisterFile_module/CRS1<0>1 (Inst_Processor/crs1_p<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/Msub_dataOut_0_sub0002_lut<0> (Inst_Processor/Inst_ALU_module/Msub_dataOut_0_sub0002_lut<0>)
     XORCY:LI->O           2   0.527   0.526  Inst_Processor/Inst_ALU_module/Msub_dataOut_0_sub0002_xor<0> (Inst_Processor/Inst_ALU_module/dataOut_0_sub0002<0>)
     LUT3:I1->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_0_mux000047_SW0_SW0 (N857)
     LUT4:I0->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_0_mux000047_SW0 (N429)
     LUT4:I3->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_0_mux000047 (Inst_Processor/Inst_ALU_module/dataOut_0_mux000047)
     LUT4:I0->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_0_mux000074 (Inst_Processor/Inst_ALU_module/dataOut_0_mux000074)
     LUT4:I0->O            1   0.704   0.455  Inst_Processor/Inst_ALU_module/dataOut_0_mux0000262 (Inst_Processor/Inst_ALU_module/dataOut_0_mux0000262)
     LUT4:I2->O            2   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_0_mux0000371 (Inst_Processor/Inst_ALU_module/dataOut_0_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_0
    ----------------------------------------
    Total                     19.696ns (10.977ns logic, 8.719ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_29_not0001'
  Total number of paths / destination ports: 106641 / 1
-------------------------------------------------------------------------
Offset:              20.654ns (Levels of Logic = 16)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_29 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_29_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_29
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs2_0_mux00041 (Inst_Processor/nrs2_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_622 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_622)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f5_21 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f522)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f6_21 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f622)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f7_21 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f722)
     MUXF8:I1->O           1   0.521   0.499  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_2_f8_21 (Inst_Processor/Inst_RegisterFile_module/_varindex0001<2>)
     LUT4:I1->O          143   0.704   1.472  Inst_Processor/Inst_MUX2_module/OP2<2>1 (Inst_Processor/frs2<2>)
     LUT3:I0->O           52   0.704   1.444  Inst_Processor/Inst_ALU_module/dataOut_14_cmp_eq001011 (Inst_Processor/Inst_ALU_module/N299)
     LUT4:I0->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_29_mux0000328 (Inst_Processor/Inst_ALU_module/dataOut_29_mux0000328)
     LUT4:I0->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_29_mux0000347_SW1 (N813)
     LUT4:I3->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_29_mux0000347 (Inst_Processor/Inst_ALU_module/dataOut_29_mux0000347)
     LUT4:I0->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_29_mux0000358 (Inst_Processor/Inst_ALU_module/dataOut_29_mux0000358)
     LUT4:I0->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_29_mux0000454 (Inst_Processor/Inst_ALU_module/dataOut_29_mux0000454)
     LUT4:I3->O            1   0.704   0.499  Inst_Processor/Inst_ALU_module/dataOut_29_mux0000476 (Inst_Processor/Inst_ALU_module/dataOut_29_mux0000476)
     LUT4:I1->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_29_mux0000592 (Inst_Processor/Inst_ALU_module/dataOut_29_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_29
    ----------------------------------------
    Total                     20.654ns (11.154ns logic, 9.500ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_28_not0001'
  Total number of paths / destination ports: 101897 / 1
-------------------------------------------------------------------------
Offset:              20.420ns (Levels of Logic = 16)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_28 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_28_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_28
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs1_0_mux00041 (Inst_Processor/nrs1_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_6 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_6)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_5_f5 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_5_f5)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_4_f6 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_4_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_3_f7 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_3_f7)
     MUXF8:I1->O          12   0.521   1.136  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_2_f8 (Inst_Processor/Inst_RegisterFile_module/_varindex0000<0>)
     LUT2:I0->O           41   0.704   1.269  Inst_Processor/Inst_RegisterFile_module/CRS1<0>1 (Inst_Processor/crs1_p<0>)
     LUT4:I3->O            2   0.704   0.482  Inst_Processor/Inst_ALU_module/dataOut_31_mux00001101 (Inst_Processor/Inst_ALU_module/N388)
     LUT3:I2->O            4   0.704   0.591  Inst_Processor/Inst_ALU_module/dataOut_30_mux000011 (Inst_Processor/Inst_ALU_module/N11)
     LUT4:I3->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_28_mux000073 (Inst_Processor/Inst_ALU_module/dataOut_28_mux000073)
     LUT4:I0->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_28_mux0000109 (Inst_Processor/Inst_ALU_module/dataOut_28_mux0000109)
     LUT4:I0->O            1   0.704   0.455  Inst_Processor/Inst_ALU_module/dataOut_28_mux0000183 (Inst_Processor/Inst_ALU_module/dataOut_28_mux0000183)
     LUT4:I2->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_28_mux0000207 (Inst_Processor/Inst_ALU_module/dataOut_28_mux0000207)
     LUT4:I0->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_28_mux0000367 (Inst_Processor/Inst_ALU_module/dataOut_28_mux0000367)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_28_mux0000498 (Inst_Processor/Inst_ALU_module/dataOut_28_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_28
    ----------------------------------------
    Total                     20.420ns (11.154ns logic, 9.266ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_27_not0001'
  Total number of paths / destination ports: 98348 / 1
-------------------------------------------------------------------------
Offset:              22.941ns (Levels of Logic = 18)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_27 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_27_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_27
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs2_0_mux00041 (Inst_Processor/nrs2_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_622 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_622)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f5_21 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f522)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f6_21 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f622)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f7_21 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f722)
     MUXF8:I1->O           1   0.521   0.499  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_2_f8_21 (Inst_Processor/Inst_RegisterFile_module/_varindex0001<2>)
     LUT4:I1->O          143   0.704   1.472  Inst_Processor/Inst_MUX2_module/OP2<2>1 (Inst_Processor/frs2<2>)
     LUT3:I0->O           52   0.704   1.444  Inst_Processor/Inst_ALU_module/dataOut_14_cmp_eq001011 (Inst_Processor/Inst_ALU_module/N299)
     LUT4:I0->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_27_mux0000186_SW0_SW0 (N797)
     LUT4:I3->O            1   0.704   0.499  Inst_Processor/Inst_ALU_module/dataOut_27_mux0000186_SW0 (N463)
     LUT4:I1->O            1   0.704   0.455  Inst_Processor/Inst_ALU_module/dataOut_27_mux0000186 (Inst_Processor/Inst_ALU_module/dataOut_27_mux0000186)
     LUT4:I2->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_27_mux0000239 (Inst_Processor/Inst_ALU_module/dataOut_27_mux0000239)
     LUT4:I3->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_27_mux0000263_SW0_SW0 (N891)
     LUT4:I0->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_27_mux0000263_SW0 (N659)
     LUT4:I3->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_27_mux0000263 (Inst_Processor/Inst_ALU_module/dataOut_27_mux0000263)
     LUT4:I0->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_27_mux0000385 (Inst_Processor/Inst_ALU_module/dataOut_27_mux0000385)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_27_mux0000477 (Inst_Processor/Inst_ALU_module/dataOut_27_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_27
    ----------------------------------------
    Total                     22.941ns (12.562ns logic, 10.379ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_26_not0001'
  Total number of paths / destination ports: 94161 / 1
-------------------------------------------------------------------------
Offset:              22.639ns (Levels of Logic = 23)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_26 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_26_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs2_0_mux00041 (Inst_Processor/nrs2_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_617 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_617)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f5_16 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f517)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f6_16 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f617)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f7_16 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f717)
     MUXF8:I1->O           1   0.521   0.499  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_2_f8_16 (Inst_Processor/Inst_RegisterFile_module/_varindex0001<25>)
     LUT4:I1->O            7   0.704   0.883  Inst_Processor/Inst_MUX2_module/OP2<25>1 (Inst_Processor/frs2<25>)
     LUT2:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_lut<0> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<0> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<1> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<2> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<3> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<4> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<5> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<5>)
     MUXCY:CI->O          48   0.459   1.442  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<6> (Inst_Processor/Inst_ALU_module/dataOut_10_and0002)
     LUT2:I0->O           41   0.704   1.269  Inst_Processor/Inst_ALU_module/dataOut_25_mux00004111 (Inst_Processor/Inst_ALU_module/dataOut_10_and0027)
     LUT4:I3->O           11   0.704   1.012  Inst_Processor/Inst_ALU_module/dataOut_25_mux0000431 (Inst_Processor/Inst_ALU_module/N328)
     LUT4:I1->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_26_mux0000227 (Inst_Processor/Inst_ALU_module/dataOut_26_mux0000227)
     LUT4:I3->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_26_mux0000251 (Inst_Processor/Inst_ALU_module/dataOut_26_mux0000251)
     LUT4:I0->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_26_mux0000386_SW1 (N971)
     LUT4:I0->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_26_mux0000386 (Inst_Processor/Inst_ALU_module/dataOut_26_mux0000386)
     LUT4:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_26_mux0000472 (Inst_Processor/Inst_ALU_module/dataOut_26_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_26
    ----------------------------------------
    Total                     22.639ns (12.372ns logic, 10.267ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_31_not0001'
  Total number of paths / destination ports: 112436 / 1
-------------------------------------------------------------------------
Offset:              20.778ns (Levels of Logic = 23)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_31 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_31_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs2_0_mux00041 (Inst_Processor/nrs2_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_617 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_617)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f5_16 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f517)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f6_16 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f617)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f7_16 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f717)
     MUXF8:I1->O           1   0.521   0.499  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_2_f8_16 (Inst_Processor/Inst_RegisterFile_module/_varindex0001<25>)
     LUT4:I1->O            7   0.704   0.883  Inst_Processor/Inst_MUX2_module/OP2<25>1 (Inst_Processor/frs2<25>)
     LUT2:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_lut<0> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<0> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<1> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<2> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<3> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<4> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<5> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<5>)
     MUXCY:CI->O          48   0.459   1.271  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<6> (Inst_Processor/Inst_ALU_module/dataOut_10_and0002)
     LUT4:I3->O            2   0.704   0.482  Inst_Processor/Inst_ALU_module/dataOut_31_cmp_eq0000 (Inst_Processor/Inst_ALU_module/dataOut_31_cmp_eq0000)
     LUT4:I2->O            2   0.704   0.451  Inst_Processor/Inst_ALU_module/dataOut_31_mux0000221 (Inst_Processor/Inst_ALU_module/N401)
     LUT4:I3->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_31_mux0000289_SW0 (N595)
     LUT4:I3->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_31_mux0000289 (Inst_Processor/Inst_ALU_module/dataOut_31_mux0000289)
     LUT4:I3->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_31_mux0000305_SW0 (N597)
     LUT4:I3->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_31_mux0000305 (Inst_Processor/Inst_ALU_module/dataOut_31_mux0000305)
     LUT4:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_31_mux0000329 (Inst_Processor/Inst_ALU_module/dataOut_31_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_31
    ----------------------------------------
    Total                     20.778ns (12.372ns logic, 8.406ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_25_not0001'
  Total number of paths / destination ports: 88018 / 1
-------------------------------------------------------------------------
Offset:              22.040ns (Levels of Logic = 23)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_25 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_25_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs2_0_mux00041 (Inst_Processor/nrs2_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_617 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_617)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f5_16 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f517)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f6_16 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f617)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f7_16 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f717)
     MUXF8:I1->O           1   0.521   0.499  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_2_f8_16 (Inst_Processor/Inst_RegisterFile_module/_varindex0001<25>)
     LUT4:I1->O            7   0.704   0.883  Inst_Processor/Inst_MUX2_module/OP2<25>1 (Inst_Processor/frs2<25>)
     LUT2:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_lut<0> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<0> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<1> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<2> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<3> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<4> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<5> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<5>)
     MUXCY:CI->O          48   0.459   1.442  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<6> (Inst_Processor/Inst_ALU_module/dataOut_10_and0002)
     LUT2:I0->O           41   0.704   1.440  Inst_Processor/Inst_ALU_module/dataOut_25_mux00004111 (Inst_Processor/Inst_ALU_module/dataOut_10_and0027)
     LUT4:I0->O            2   0.704   0.526  Inst_Processor/Inst_ALU_module/dataOut_26_mux0000221 (Inst_Processor/Inst_ALU_module/N303)
     LUT4:I1->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_25_mux000025 (Inst_Processor/Inst_ALU_module/dataOut_25_mux000025)
     LUT4:I0->O            2   0.704   0.451  Inst_Processor/Inst_ALU_module/dataOut_25_mux0000224 (Inst_Processor/Inst_ALU_module/N1111)
     LUT4:I3->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_25_mux0000512 (Inst_Processor/Inst_ALU_module/dataOut_25_mux0000512)
     LUT4:I3->O            1   0.704   0.455  Inst_Processor/Inst_ALU_module/dataOut_25_mux0000526 (Inst_Processor/Inst_ALU_module/dataOut_25_mux0000526)
     LUT4:I2->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_25_mux0000546 (Inst_Processor/Inst_ALU_module/dataOut_25_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_25
    ----------------------------------------
    Total                     22.040ns (12.372ns logic, 9.668ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_30_not0001'
  Total number of paths / destination ports: 111752 / 1
-------------------------------------------------------------------------
Offset:              21.206ns (Levels of Logic = 16)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_30 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_30_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs2_0_mux00041 (Inst_Processor/nrs2_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_611 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_611)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f5_10 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f511)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f6_10 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f611)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f7_10 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f711)
     MUXF8:I1->O           1   0.521   0.499  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_2_f8_10 (Inst_Processor/Inst_RegisterFile_module/_varindex0001<1>)
     LUT4:I1->O          126   0.704   1.467  Inst_Processor/Inst_MUX2_module/OP2<1>1 (Inst_Processor/frs2<1>)
     LUT2:I0->O           30   0.704   1.297  Inst_Processor/Inst_ALU_module/SF42111 (Inst_Processor/Inst_ALU_module/N911)
     LUT4:I2->O           39   0.704   1.439  Inst_Processor/Inst_ALU_module/dataOut_10_cmp_eq00411 (Inst_Processor/Inst_ALU_module/dataOut_10_cmp_eq0041)
     LUT4:I0->O            1   0.704   0.499  Inst_Processor/Inst_ALU_module/dataOut_30_mux0000204 (Inst_Processor/Inst_ALU_module/dataOut_30_mux0000204)
     LUT4:I1->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_30_mux0000217_SW0 (N391)
     LUT4:I3->O            1   0.704   0.455  Inst_Processor/Inst_ALU_module/dataOut_30_mux0000217 (Inst_Processor/Inst_ALU_module/dataOut_30_mux0000217)
     LUT4:I2->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_30_mux0000413 (Inst_Processor/Inst_ALU_module/dataOut_30_mux0000413)
     LUT4:I3->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_30_mux0000436 (Inst_Processor/Inst_ALU_module/dataOut_30_mux0000436)
     LUT4:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_30_mux0000520 (Inst_Processor/Inst_ALU_module/dataOut_30_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_30
    ----------------------------------------
    Total                     21.206ns (11.154ns logic, 10.052ns route)
                                       (52.6% logic, 47.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_19_not0001'
  Total number of paths / destination ports: 56922 / 1
-------------------------------------------------------------------------
Offset:              21.645ns (Levels of Logic = 35)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_19 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_19_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs1_0_mux00041 (Inst_Processor/nrs1_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_6 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_6)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_5_f5 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_5_f5)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_4_f6 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_4_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_3_f7 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_3_f7)
     MUXF8:I1->O          12   0.521   1.136  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_2_f8 (Inst_Processor/Inst_RegisterFile_module/_varindex0000<0>)
     LUT2:I0->O           41   0.704   1.440  Inst_Processor/Inst_RegisterFile_module/CRS1<0>1 (Inst_Processor/crs1_p<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_lut<0> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<0> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<1> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<2> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<3> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<4> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<5> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<6> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<7> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<8> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<9> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<10> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<11> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<12> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<13> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<14> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<15> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<16> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<17> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<17>)
     XORCY:CI->O           2   0.804   0.622  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_xor<18> (Inst_Processor/Inst_ALU_module/dataOut_0_add0002<18>)
     LUT1:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0001_cy<18>_rt (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0001_cy<18>_rt)
     MUXCY:S->O            1   0.464   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0001_cy<18> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0001_cy<18>)
     XORCY:CI->O           1   0.804   0.595  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0001_xor<19> (Inst_Processor/Inst_ALU_module/dataOut_0_add0001<19>)
     LUT4:I0->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_19_mux0000331 (Inst_Processor/Inst_ALU_module/dataOut_19_mux0000331)
     LUT4:I0->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_19_mux0000354_SW0 (N521)
     LUT4:I3->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_19_mux0000516_SW0 (N701)
     LUT4:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_19_mux0000516 (Inst_Processor/Inst_ALU_module/dataOut_19_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_19
    ----------------------------------------
    Total                     21.645ns (13.285ns logic, 8.360ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_24_not0001'
  Total number of paths / destination ports: 84343 / 1
-------------------------------------------------------------------------
Offset:              21.988ns (Levels of Logic = 23)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_24 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_24_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs2_0_mux00041 (Inst_Processor/nrs2_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_617 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_617)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f5_16 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f517)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f6_16 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f617)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f7_16 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f717)
     MUXF8:I1->O           1   0.521   0.499  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_2_f8_16 (Inst_Processor/Inst_RegisterFile_module/_varindex0001<25>)
     LUT4:I1->O            7   0.704   0.883  Inst_Processor/Inst_MUX2_module/OP2<25>1 (Inst_Processor/frs2<25>)
     LUT2:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_lut<0> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<0> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<1> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<2> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<3> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<4> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<5> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<5>)
     MUXCY:CI->O          48   0.459   1.442  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<6> (Inst_Processor/Inst_ALU_module/dataOut_10_and0002)
     LUT2:I0->O           41   0.704   1.440  Inst_Processor/Inst_ALU_module/dataOut_25_mux00004111 (Inst_Processor/Inst_ALU_module/dataOut_10_and0027)
     LUT4:I0->O            2   0.704   0.526  Inst_Processor/Inst_ALU_module/dataOut_26_mux0000221 (Inst_Processor/Inst_ALU_module/N303)
     LUT4:I1->O            2   0.704   0.451  Inst_Processor/Inst_ALU_module/dataOut_24_mux0000222 (Inst_Processor/Inst_ALU_module/N110)
     LUT4:I3->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_24_mux0000571_SW0 (N685)
     LUT4:I3->O            1   0.704   0.499  Inst_Processor/Inst_ALU_module/dataOut_24_mux0000571 (Inst_Processor/Inst_ALU_module/dataOut_24_mux0000571)
     LUT4:I1->O            1   0.704   0.499  Inst_Processor/Inst_ALU_module/dataOut_24_mux0000596 (Inst_Processor/Inst_ALU_module/dataOut_24_mux0000596)
     LUT2:I1->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_24_mux0000606 (Inst_Processor/Inst_ALU_module/dataOut_24_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_24
    ----------------------------------------
    Total                     21.988ns (12.372ns logic, 9.616ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_18_not0001'
  Total number of paths / destination ports: 53469 / 1
-------------------------------------------------------------------------
Offset:              21.327ns (Levels of Logic = 22)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_18 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_18_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs2_0_mux00041 (Inst_Processor/nrs2_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_617 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_617)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f5_16 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f517)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f6_16 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f617)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f7_16 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f717)
     MUXF8:I1->O           1   0.521   0.499  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_2_f8_16 (Inst_Processor/Inst_RegisterFile_module/_varindex0001<25>)
     LUT4:I1->O            7   0.704   0.883  Inst_Processor/Inst_MUX2_module/OP2<25>1 (Inst_Processor/frs2<25>)
     LUT2:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_lut<0> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<0> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<1> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<2> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<3> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<4> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<5> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<5>)
     MUXCY:CI->O          48   0.459   1.442  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<6> (Inst_Processor/Inst_ALU_module/dataOut_10_and0002)
     LUT2:I0->O           41   0.704   1.269  Inst_Processor/Inst_ALU_module/dataOut_25_mux00004111 (Inst_Processor/Inst_ALU_module/dataOut_10_and0027)
     LUT4:I3->O           11   0.704   1.108  Inst_Processor/Inst_ALU_module/dataOut_25_mux0000431 (Inst_Processor/Inst_ALU_module/N328)
     LUT4:I0->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_18_mux0000325 (Inst_Processor/Inst_ALU_module/dataOut_18_mux0000325)
     LUT4:I0->O            1   0.704   0.455  Inst_Processor/Inst_ALU_module/dataOut_18_mux0000382_SW0 (N527)
     LUT4:I2->O            1   0.704   0.455  Inst_Processor/Inst_ALU_module/dataOut_18_mux0000382 (Inst_Processor/Inst_ALU_module/dataOut_18_mux0000382)
     LUT4:I2->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_18_mux0000540 (Inst_Processor/Inst_ALU_module/dataOut_18_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_18
    ----------------------------------------
    Total                     21.327ns (11.668ns logic, 9.659ns route)
                                       (54.7% logic, 45.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_23_not0001'
  Total number of paths / destination ports: 77269 / 1
-------------------------------------------------------------------------
Offset:              23.339ns (Levels of Logic = 18)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_23 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_23_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs2_0_mux00041 (Inst_Processor/nrs2_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_6 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_6)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f5 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f5)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f6 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f7 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_2_f8 (Inst_Processor/Inst_RegisterFile_module/_varindex0001<0>)
     LUT4:I1->O          232   0.704   1.500  Inst_Processor/Inst_MUX2_module/OP2<0>1 (Inst_Processor/frs2<0>)
     LUT2:I0->O           26   0.704   1.435  Inst_Processor/Inst_ALU_module/dataOut_4_or000111 (Inst_Processor/Inst_ALU_module/N108)
     LUT4:I0->O           17   0.704   1.086  Inst_Processor/Inst_ALU_module/dataOut_10_cmp_eq00521 (Inst_Processor/Inst_ALU_module/dataOut_10_cmp_eq0052)
     LUT4:I2->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_23_mux0000215 (Inst_Processor/Inst_ALU_module/dataOut_23_mux0000215)
     LUT4:I3->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_23_mux0000239_SW0_SW0 (N919)
     LUT4:I3->O            1   0.704   0.455  Inst_Processor/Inst_ALU_module/dataOut_23_mux0000239_SW0 (N751)
     LUT4:I2->O            2   0.704   0.526  Inst_Processor/Inst_ALU_module/dataOut_23_mux0000239 (Inst_Processor/Inst_ALU_module/N65)
     LUT4:I1->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_23_mux0000280_SW0_SW0 (N875)
     LUT4:I0->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_23_mux0000280_SW0 (N503)
     LUT4:I3->O            1   0.704   0.455  Inst_Processor/Inst_ALU_module/dataOut_23_mux0000280 (Inst_Processor/Inst_ALU_module/dataOut_23_mux0000280)
     LUT4:I2->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_23_mux0000498 (Inst_Processor/Inst_ALU_module/dataOut_23_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_23
    ----------------------------------------
    Total                     23.339ns (12.562ns logic, 10.777ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_17_not0001'
  Total number of paths / destination ports: 49274 / 1
-------------------------------------------------------------------------
Offset:              21.069ns (Levels of Logic = 16)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_17 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_17_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs2_0_mux00041 (Inst_Processor/nrs2_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_626 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_626)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f5_25 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f526)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f6_25 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f626)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f7_25 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f726)
     MUXF8:I1->O           2   0.521   0.526  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_2_f8_25 (Inst_Processor/Inst_RegisterFile_module/_varindex0001<4>)
     LUT4:I1->O          261   0.704   1.510  Inst_Processor/Inst_MUX2_module/OP2<4>1 (Inst_Processor/frs2<4>)
     LUT2:I0->O           19   0.704   1.089  Inst_Processor/Inst_ALU_module/dataOut_0_or00013_SW0 (Inst_Processor/Inst_ALU_module/dataOut_23_or0007)
     LUT4:I3->O           17   0.704   1.130  Inst_Processor/Inst_ALU_module/dataOut_10_cmp_eq00511 (Inst_Processor/Inst_ALU_module/dataOut_10_cmp_eq0051)
     LUT4:I1->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_17_mux0000216_SW0 (N613)
     LUT4:I0->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_17_mux0000216 (Inst_Processor/Inst_ALU_module/dataOut_17_mux0000216)
     LUT4:I0->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_17_mux0000231 (Inst_Processor/Inst_ALU_module/dataOut_17_mux0000231)
     LUT4:I0->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_17_mux0000327_SW0 (N383)
     LUT4:I3->O            1   0.704   0.499  Inst_Processor/Inst_ALU_module/dataOut_17_mux0000327 (Inst_Processor/Inst_ALU_module/dataOut_17_mux0000327)
     LUT4:I1->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_17_mux0000520 (Inst_Processor/Inst_ALU_module/dataOut_17_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_17
    ----------------------------------------
    Total                     21.069ns (11.154ns logic, 9.915ns route)
                                       (52.9% logic, 47.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_22_not0001'
  Total number of paths / destination ports: 78267 / 1
-------------------------------------------------------------------------
Offset:              21.897ns (Levels of Logic = 38)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_22 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_22_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs1_0_mux00041 (Inst_Processor/nrs1_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_6 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_6)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_5_f5 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_5_f5)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_4_f6 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_4_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_3_f7 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_3_f7)
     MUXF8:I1->O          12   0.521   1.136  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_2_f8 (Inst_Processor/Inst_RegisterFile_module/_varindex0000<0>)
     LUT2:I0->O           41   0.704   1.440  Inst_Processor/Inst_RegisterFile_module/CRS1<0>1 (Inst_Processor/crs1_p<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_lut<0> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<0> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<1> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<2> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<3> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<4> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<5> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<6> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<7> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<8> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<9> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<10> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<11> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<12> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<13> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<14> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<15> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<16> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<17> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<18> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<19> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<20> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<20>)
     XORCY:CI->O           2   0.804   0.622  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_xor<21> (Inst_Processor/Inst_ALU_module/dataOut_0_add0002<21>)
     LUT1:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0001_cy<21>_rt (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0001_cy<21>_rt)
     MUXCY:S->O            1   0.464   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0001_cy<21> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0001_cy<21>)
     XORCY:CI->O           1   0.804   0.595  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0001_xor<22> (Inst_Processor/Inst_ALU_module/dataOut_0_add0001<22>)
     LUT4:I0->O            1   0.704   0.499  Inst_Processor/Inst_ALU_module/dataOut_22_mux0000253 (Inst_Processor/Inst_ALU_module/dataOut_22_mux0000253)
     LUT3:I1->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_22_mux0000276_SW1 (N867)
     LUT4:I0->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_22_mux0000276 (Inst_Processor/Inst_ALU_module/dataOut_22_mux0000276)
     LUT4:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_22_mux0000328 (Inst_Processor/Inst_ALU_module/dataOut_22_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_22
    ----------------------------------------
    Total                     21.897ns (13.462ns logic, 8.435ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_16_not0001'
  Total number of paths / destination ports: 45725 / 1
-------------------------------------------------------------------------
Offset:              21.761ns (Levels of Logic = 17)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_16 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_16_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs2_0_mux00041 (Inst_Processor/nrs2_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_611 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_611)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f5_10 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f511)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f6_10 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f611)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f7_10 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f711)
     MUXF8:I1->O           1   0.521   0.499  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_2_f8_10 (Inst_Processor/Inst_RegisterFile_module/_varindex0001<1>)
     LUT4:I1->O          126   0.704   1.467  Inst_Processor/Inst_MUX2_module/OP2<1>1 (Inst_Processor/frs2<1>)
     LUT3:I0->O           43   0.704   1.270  Inst_Processor/Inst_ALU_module/dataOut_14_cmp_eq000511 (Inst_Processor/Inst_ALU_module/dataOut_23_cmp_eq0002)
     LUT4:I3->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_16_mux0000370 (Inst_Processor/Inst_ALU_module/dataOut_16_mux0000370)
     LUT4:I0->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_16_mux0000377_SW0 (N821)
     LUT4:I0->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_16_mux0000377 (Inst_Processor/Inst_ALU_module/dataOut_16_mux0000377)
     LUT4:I0->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_16_mux0000438_SW0 (N381)
     LUT4:I3->O            1   0.704   0.455  Inst_Processor/Inst_ALU_module/dataOut_16_mux0000438 (Inst_Processor/Inst_ALU_module/dataOut_16_mux0000438)
     LUT4:I2->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_16_mux0000464_SW0 (N959)
     LUT4:I0->O            1   0.704   0.455  Inst_Processor/Inst_ALU_module/dataOut_16_mux0000464 (Inst_Processor/Inst_ALU_module/dataOut_16_mux0000464)
     LUT4:I2->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_16_mux0000536 (Inst_Processor/Inst_ALU_module/dataOut_16_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_16
    ----------------------------------------
    Total                     21.761ns (11.858ns logic, 9.903ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_21_not0001'
  Total number of paths / destination ports: 66367 / 1
-------------------------------------------------------------------------
Offset:              20.868ns (Levels of Logic = 16)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_21 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_21_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_21
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs2_0_mux00041 (Inst_Processor/nrs2_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_6 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_6)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f5 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f5)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f6 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f7 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.521   0.499  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_2_f8 (Inst_Processor/Inst_RegisterFile_module/_varindex0001<0>)
     LUT4:I1->O          232   0.704   1.500  Inst_Processor/Inst_MUX2_module/OP2<0>1 (Inst_Processor/frs2<0>)
     LUT3:I0->O           52   0.704   1.444  Inst_Processor/Inst_ALU_module/dataOut_14_cmp_eq000611 (Inst_Processor/Inst_ALU_module/dataOut_23_cmp_eq0001)
     LUT4:I0->O            3   0.704   0.706  Inst_Processor/Inst_ALU_module/dataOut_29_mux0000234 (Inst_Processor/Inst_ALU_module/dataOut_29_mux0000234)
     LUT2:I0->O            1   0.704   0.499  Inst_Processor/Inst_ALU_module/dataOut_29_mux00002310 (Inst_Processor/Inst_ALU_module/N1611)
     LUT4:I1->O            1   0.704   0.499  Inst_Processor/Inst_ALU_module/dataOut_21_mux0000137 (Inst_Processor/Inst_ALU_module/dataOut_21_mux0000137)
     LUT4:I1->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_21_mux0000182_SW1 (N887)
     LUT4:I3->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_21_mux0000182 (Inst_Processor/Inst_ALU_module/dataOut_21_mux0000182)
     LUT4:I0->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_21_mux0000205 (Inst_Processor/Inst_ALU_module/dataOut_21_mux0000205)
     LUT4:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_21_mux0000357 (Inst_Processor/Inst_ALU_module/dataOut_21_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_21
    ----------------------------------------
    Total                     20.868ns (11.154ns logic, 9.714ns route)
                                       (53.5% logic, 46.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_15_not0001'
  Total number of paths / destination ports: 41216 / 1
-------------------------------------------------------------------------
Offset:              21.640ns (Levels of Logic = 23)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_15 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_15_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs2_0_mux00041 (Inst_Processor/nrs2_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_617 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_617)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f5_16 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f517)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f6_16 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f617)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f7_16 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f717)
     MUXF8:I1->O           1   0.521   0.499  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_2_f8_16 (Inst_Processor/Inst_RegisterFile_module/_varindex0001<25>)
     LUT4:I1->O            7   0.704   0.883  Inst_Processor/Inst_MUX2_module/OP2<25>1 (Inst_Processor/frs2<25>)
     LUT2:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_lut<0> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<0> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<1> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<2> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<3> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<4> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<5> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<5>)
     MUXCY:CI->O          48   0.459   1.442  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<6> (Inst_Processor/Inst_ALU_module/dataOut_10_and0002)
     LUT2:I0->O           41   0.704   1.269  Inst_Processor/Inst_ALU_module/dataOut_25_mux00004111 (Inst_Processor/Inst_ALU_module/dataOut_10_and0027)
     LUT4:I3->O            2   0.704   0.526  Inst_Processor/Inst_ALU_module/dataOut_15_mux0000183 (Inst_Processor/Inst_ALU_module/dataOut_15_mux0000183)
     LUT4:I1->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_15_mux0000489 (Inst_Processor/Inst_ALU_module/dataOut_15_mux0000489)
     LUT4:I3->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_15_mux0000491_SW0 (N645)
     LUT4:I3->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_15_mux0000491 (Inst_Processor/Inst_ALU_module/dataOut_15_mux0000491)
     LUT4:I3->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_15_mux0000511_SW0 (N647)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_15_mux0000511 (Inst_Processor/Inst_ALU_module/dataOut_15_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_15
    ----------------------------------------
    Total                     21.640ns (12.372ns logic, 9.268ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_20_not0001'
  Total number of paths / destination ports: 64732 / 1
-------------------------------------------------------------------------
Offset:              22.259ns (Levels of Logic = 17)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_20 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_20_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs2_0_mux00041 (Inst_Processor/nrs2_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_611 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_611)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f5_10 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f511)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f6_10 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f611)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f7_10 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f711)
     MUXF8:I1->O           1   0.521   0.499  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_2_f8_10 (Inst_Processor/Inst_RegisterFile_module/_varindex0001<1>)
     LUT4:I1->O          126   0.704   1.467  Inst_Processor/Inst_MUX2_module/OP2<1>1 (Inst_Processor/frs2<1>)
     LUT2:I0->O           30   0.704   1.297  Inst_Processor/Inst_ALU_module/SF42111 (Inst_Processor/Inst_ALU_module/N911)
     LUT4:I2->O           39   0.704   1.268  Inst_Processor/Inst_ALU_module/dataOut_10_cmp_eq00411 (Inst_Processor/Inst_ALU_module/dataOut_10_cmp_eq0041)
     LUT4:I3->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_20_mux0000143_SW0 (N969)
     LUT4:I3->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_20_mux0000143 (Inst_Processor/Inst_ALU_module/dataOut_20_mux0000143)
     LUT3:I0->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_20_mux0000194_SW0 (N673)
     LUT4:I3->O            1   0.704   0.455  Inst_Processor/Inst_ALU_module/dataOut_20_mux0000329_SW0_SW0 (N1007)
     LUT4:I2->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_20_mux0000329_SW0 (N927)
     LUT4:I3->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_20_mux0000329 (Inst_Processor/Inst_ALU_module/dataOut_20_mux0000329)
     LUT4:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_20_mux0000380 (Inst_Processor/Inst_ALU_module/dataOut_20_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_20
    ----------------------------------------
    Total                     22.259ns (11.858ns logic, 10.401ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_14_not0001'
  Total number of paths / destination ports: 39743 / 1
-------------------------------------------------------------------------
Offset:              21.250ns (Levels of Logic = 16)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_14 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_14_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs2_0_mux00041 (Inst_Processor/nrs2_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_611 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_611)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f5_10 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f511)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f6_10 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f611)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f7_10 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f711)
     MUXF8:I1->O           1   0.521   0.499  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_2_f8_10 (Inst_Processor/Inst_RegisterFile_module/_varindex0001<1>)
     LUT4:I1->O          126   0.704   1.467  Inst_Processor/Inst_MUX2_module/OP2<1>1 (Inst_Processor/frs2<1>)
     LUT2:I0->O           30   0.704   1.297  Inst_Processor/Inst_ALU_module/SF42111 (Inst_Processor/Inst_ALU_module/N911)
     LUT4:I2->O           39   0.704   1.343  Inst_Processor/Inst_ALU_module/dataOut_10_cmp_eq00411 (Inst_Processor/Inst_ALU_module/dataOut_10_cmp_eq0041)
     LUT4:I1->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_14_mux0000270_SW0 (N631)
     LUT4:I0->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_14_mux0000270 (Inst_Processor/Inst_ALU_module/dataOut_14_mux0000270)
     LUT4:I3->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_14_mux0000286_SW0 (N419)
     LUT4:I3->O            1   0.704   0.499  Inst_Processor/Inst_ALU_module/dataOut_14_mux0000286 (Inst_Processor/Inst_ALU_module/dataOut_14_mux0000286)
     LUT4:I1->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_14_mux0000320 (Inst_Processor/Inst_ALU_module/dataOut_14_mux0000320)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_14_mux0000636 (Inst_Processor/Inst_ALU_module/dataOut_14_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_14
    ----------------------------------------
    Total                     21.250ns (11.154ns logic, 10.096ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_13_not0001'
  Total number of paths / destination ports: 37568 / 1
-------------------------------------------------------------------------
Offset:              21.331ns (Levels of Logic = 16)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_13 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_13_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs2_0_mux00041 (Inst_Processor/nrs2_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_611 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_611)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f5_10 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f511)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f6_10 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f611)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f7_10 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f711)
     MUXF8:I1->O           1   0.521   0.499  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_2_f8_10 (Inst_Processor/Inst_RegisterFile_module/_varindex0001<1>)
     LUT4:I1->O          126   0.704   1.467  Inst_Processor/Inst_MUX2_module/OP2<1>1 (Inst_Processor/frs2<1>)
     LUT2:I0->O           28   0.704   1.436  Inst_Processor/Inst_ALU_module/dataOut_10_or001111 (Inst_Processor/Inst_ALU_module/N60)
     LUT4:I0->O           34   0.704   1.298  Inst_Processor/Inst_ALU_module/dataOut_10_cmp_eq00481 (Inst_Processor/Inst_ALU_module/dataOut_10_cmp_eq0048)
     LUT4:I2->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_13_mux0000247 (Inst_Processor/Inst_ALU_module/dataOut_13_mux0000247)
     LUT4:I0->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_13_mux0000280 (Inst_Processor/Inst_ALU_module/dataOut_13_mux0000280)
     LUT4:I3->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_13_mux0000291_SW1 (N863)
     LUT4:I0->O            1   0.704   0.455  Inst_Processor/Inst_ALU_module/dataOut_13_mux0000291 (Inst_Processor/Inst_ALU_module/dataOut_13_mux0000291)
     LUT4:I2->O            1   0.704   0.455  Inst_Processor/Inst_ALU_module/dataOut_13_mux0000485_SW0 (N479)
     LUT4:I2->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_13_mux0000485 (Inst_Processor/Inst_ALU_module/dataOut_13_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_13
    ----------------------------------------
    Total                     21.331ns (11.154ns logic, 10.177ns route)
                                       (52.3% logic, 47.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_12_not0001'
  Total number of paths / destination ports: 38784 / 1
-------------------------------------------------------------------------
Offset:              22.862ns (Levels of Logic = 24)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_12 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_12_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs2_0_mux00041 (Inst_Processor/nrs2_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_617 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_617)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f5_16 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f517)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f6_16 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f617)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f7_16 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f717)
     MUXF8:I1->O           1   0.521   0.499  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_2_f8_16 (Inst_Processor/Inst_RegisterFile_module/_varindex0001<25>)
     LUT4:I1->O            7   0.704   0.883  Inst_Processor/Inst_MUX2_module/OP2<25>1 (Inst_Processor/frs2<25>)
     LUT2:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_lut<0> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<0> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<1> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<2> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<3> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<4> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<5> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<5>)
     MUXCY:CI->O          48   0.459   1.442  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<6> (Inst_Processor/Inst_ALU_module/dataOut_10_and0002)
     LUT2:I0->O           41   0.704   1.269  Inst_Processor/Inst_ALU_module/dataOut_25_mux00004111 (Inst_Processor/Inst_ALU_module/dataOut_10_and0027)
     LUT4:I3->O            2   0.704   0.482  Inst_Processor/Inst_ALU_module/dataOut_15_mux0000183 (Inst_Processor/Inst_ALU_module/dataOut_15_mux0000183)
     LUT4:I2->O            3   0.704   0.535  Inst_Processor/Inst_ALU_module/dataOut_11_mux0000111 (Inst_Processor/Inst_ALU_module/N147)
     LUT4:I3->O            2   0.704   0.451  Inst_Processor/Inst_ALU_module/dataOut_12_mux00001 (Inst_Processor/Inst_ALU_module/N63)
     LUT4:I3->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_12_mux0000456_SW0_SW0 (N931)
     LUT4:I3->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_12_mux0000456_SW0 (N665)
     LUT4:I3->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_12_mux0000456 (Inst_Processor/Inst_ALU_module/dataOut_12_mux0000456)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_12_mux0000483 (Inst_Processor/Inst_ALU_module/dataOut_12_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_12
    ----------------------------------------
    Total                     22.862ns (13.076ns logic, 9.786ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_11_not0001'
  Total number of paths / destination ports: 34784 / 1
-------------------------------------------------------------------------
Offset:              21.707ns (Levels of Logic = 23)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_11 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_11_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs2_0_mux00041 (Inst_Processor/nrs2_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_617 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_617)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f5_16 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f517)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f6_16 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f617)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f7_16 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f717)
     MUXF8:I1->O           1   0.521   0.499  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_2_f8_16 (Inst_Processor/Inst_RegisterFile_module/_varindex0001<25>)
     LUT4:I1->O            7   0.704   0.883  Inst_Processor/Inst_MUX2_module/OP2<25>1 (Inst_Processor/frs2<25>)
     LUT2:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_lut<0> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<0> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<1> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<2> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<3> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<4> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<5> (Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<5>)
     MUXCY:CI->O          48   0.459   1.442  Inst_Processor/Inst_ALU_module/dataOut_2_or00051_wg_cy<6> (Inst_Processor/Inst_ALU_module/dataOut_10_and0002)
     LUT2:I0->O           41   0.704   1.269  Inst_Processor/Inst_ALU_module/dataOut_25_mux00004111 (Inst_Processor/Inst_ALU_module/dataOut_10_and0027)
     LUT4:I3->O            2   0.704   0.482  Inst_Processor/Inst_ALU_module/dataOut_15_mux0000183 (Inst_Processor/Inst_ALU_module/dataOut_15_mux0000183)
     LUT4:I2->O            3   0.704   0.535  Inst_Processor/Inst_ALU_module/dataOut_11_mux0000111 (Inst_Processor/Inst_ALU_module/N147)
     LUT4:I3->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_11_mux0000444_SW0_SW0 (N933)
     LUT4:I3->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_11_mux0000444_SW0 (N667)
     LUT4:I3->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_11_mux0000444 (Inst_Processor/Inst_ALU_module/dataOut_11_mux0000444)
     LUT4:I3->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_11_mux0000471 (Inst_Processor/Inst_ALU_module/dataOut_11_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_11
    ----------------------------------------
    Total                     21.707ns (12.372ns logic, 9.335ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_9_not0001'
  Total number of paths / destination ports: 24127 / 1
-------------------------------------------------------------------------
Offset:              22.118ns (Levels of Logic = 26)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_9 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_9_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs1_0_mux00041 (Inst_Processor/nrs1_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_6 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_6)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_5_f5 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_5_f5)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_4_f6 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_4_f6)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_3_f7 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_3_f7)
     MUXF8:I1->O          12   0.521   1.136  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0000_2_f8 (Inst_Processor/Inst_RegisterFile_module/_varindex0000<0>)
     LUT2:I0->O           41   0.704   1.440  Inst_Processor/Inst_RegisterFile_module/CRS1<0>1 (Inst_Processor/crs1_p<0>)
     LUT2:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_lut<0> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<0> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<1> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<2> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<3> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<4> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<5> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<6> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<7> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_cy<7>)
     XORCY:CI->O           2   0.804   0.622  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0002_xor<8> (Inst_Processor/Inst_ALU_module/dataOut_0_add0002<8>)
     LUT1:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0001_cy<8>_rt (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0001_cy<8>_rt)
     MUXCY:S->O            1   0.464   0.000  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0001_cy<8> (Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0001_cy<8>)
     XORCY:CI->O           1   0.804   0.499  Inst_Processor/Inst_ALU_module/Madd_dataOut_0_add0001_xor<9> (Inst_Processor/Inst_ALU_module/dataOut_0_add0001<9>)
     LUT4:I1->O            1   0.704   0.424  Inst_Processor/Inst_ALU_module/dataOut_9_mux000072 (Inst_Processor/Inst_ALU_module/dataOut_9_mux000072)
     LUT4:I3->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_9_mux0000158_SW0 (N833)
     LUT4:I0->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_9_mux0000158 (Inst_Processor/Inst_ALU_module/dataOut_9_mux0000158)
     LUT4:I0->O            1   0.704   0.455  Inst_Processor/Inst_ALU_module/dataOut_9_mux0000456_SW0 (N405)
     LUT4:I2->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_9_mux0000456 (Inst_Processor/Inst_ALU_module/dataOut_9_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_9
    ----------------------------------------
    Total                     22.118ns (13.399ns logic, 8.719ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_Processor/Inst_ALU_module/dataOut_10_not0001'
  Total number of paths / destination ports: 28413 / 1
-------------------------------------------------------------------------
Offset:              21.408ns (Levels of Logic = 16)
  Source:            reset_c (PAD)
  Destination:       Inst_Processor/Inst_ALU_module/dataOut_10 (LATCH)
  Destination Clock: Inst_Processor/Inst_ALU_module/dataOut_10_not0001 falling

  Data Path: reset_c to Inst_Processor/Inst_ALU_module/dataOut_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1432   1.218   1.445  reset_c_IBUF (reset_c_IBUF)
     LUT4:I2->O          256   0.704   1.508  Inst_Processor/Inst_WindowManager/nrs2_0_mux00041 (Inst_Processor/nrs2_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_611 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_611)
     MUXF5:I1->O           1   0.321   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f5_10 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_5_f511)
     MUXF6:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f6_10 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_4_f611)
     MUXF7:I1->O           1   0.521   0.000  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f7_10 (Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_3_f711)
     MUXF8:I1->O           1   0.521   0.499  Inst_Processor/Inst_RegisterFile_module/Mmux__varindex0001_2_f8_10 (Inst_Processor/Inst_RegisterFile_module/_varindex0001<1>)
     LUT4:I1->O          126   0.704   1.467  Inst_Processor/Inst_MUX2_module/OP2<1>1 (Inst_Processor/frs2<1>)
     LUT2:I0->O           30   0.704   1.297  Inst_Processor/Inst_ALU_module/SF42111 (Inst_Processor/Inst_ALU_module/N911)
     LUT4:I2->O           39   0.704   1.299  Inst_Processor/Inst_ALU_module/dataOut_10_cmp_eq00411 (Inst_Processor/Inst_ALU_module/dataOut_10_cmp_eq0041)
     LUT4:I2->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_10_mux0000198 (Inst_Processor/Inst_ALU_module/dataOut_10_mux0000198)
     LUT4:I0->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_10_mux0000230 (Inst_Processor/Inst_ALU_module/dataOut_10_mux0000230)
     LUT4:I0->O            1   0.704   0.455  Inst_Processor/Inst_ALU_module/dataOut_10_mux0000291_SW0 (N397)
     LUT4:I2->O            1   0.704   0.499  Inst_Processor/Inst_ALU_module/dataOut_10_mux0000291 (Inst_Processor/Inst_ALU_module/dataOut_10_mux0000291)
     LUT4:I1->O            1   0.704   0.595  Inst_Processor/Inst_ALU_module/dataOut_10_mux0000319 (Inst_Processor/Inst_ALU_module/dataOut_10_mux0000319)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_ALU_module/dataOut_10_mux0000467 (Inst_Processor/Inst_ALU_module/dataOut_10_mux0000)
     LD:D                      0.308          Inst_Processor/Inst_ALU_module/dataOut_10
    ----------------------------------------
    Total                     21.408ns (11.154ns logic, 10.254ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_Div50Mto05/clkout'
  Total number of paths / destination ports: 181 / 8
-------------------------------------------------------------------------
Offset:              14.584ns (Levels of Logic = 6)
  Source:            Inst_Processor/Inst_InstMemory_module/Mrom__varindex0000 (RAM)
  Destination:       dataout_c<4> (PAD)
  Source Clock:      Inst_Div50Mto05/clkout rising

  Data Path: Inst_Processor/Inst_InstMemory_module/Mrom__varindex0000 to dataout_c<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S36:CLK->DO23   14   2.800   1.175  Inst_Processor/Inst_InstMemory_module/Mrom__varindex0000 (Inst_Processor/IMout<23>)
     LUT3:I0->O            3   0.704   0.535  Inst_Processor/Inst_CU_module/ALUOP<0>21 (Inst_Processor/Inst_CU_module/ALUOP<0>_bdd4)
     LUT4:I3->O           12   0.704   0.965  Inst_Processor/Inst_CU_module/ALUOP<0>11 (Inst_Processor/Inst_CU_module/ALUOP<0>_bdd0)
     LUT4:I3->O           32   0.704   1.437  Inst_Processor/Inst_CU_module/RFsource<0>1 (Inst_Processor/rfsource_p<0>)
     LUT3:I0->O            1   0.704   0.000  Inst_Processor/Inst_MUX4_module/DataToReg_4_mux00011 (Inst_Processor/Inst_MUX4_module/DataToReg_4_mux0001)
     MUXF5:I0->O          33   0.321   1.263  Inst_Processor/Inst_MUX4_module/DataToReg_4_mux0001_f5 (dataout_c_4_OBUF)
     OBUF:I->O                 3.272          dataout_c_4_OBUF (dataout_c<4>)
    ----------------------------------------
    Total                     14.584ns (9.209ns logic, 5.375ns route)
                                       (63.1% logic, 36.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_Processor/Inst_DataMem_module/DataToMem_not0001'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              6.735ns (Levels of Logic = 3)
  Source:            Inst_Processor/Inst_DataMem_module/DataToMem_4 (LATCH)
  Destination:       dataout_c<4> (PAD)
  Source Clock:      Inst_Processor/Inst_DataMem_module/DataToMem_not0001 falling

  Data Path: Inst_Processor/Inst_DataMem_module/DataToMem_4 to dataout_c<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             1   0.676   0.499  Inst_Processor/Inst_DataMem_module/DataToMem_4 (Inst_Processor/Inst_DataMem_module/DataToMem_4)
     LUT3:I1->O            1   0.704   0.000  Inst_Processor/Inst_MUX4_module/DataToReg_4_mux00011 (Inst_Processor/Inst_MUX4_module/DataToReg_4_mux0001)
     MUXF5:I0->O          33   0.321   1.263  Inst_Processor/Inst_MUX4_module/DataToReg_4_mux0001_f5 (dataout_c_4_OBUF)
     OBUF:I->O                 3.272          dataout_c_4_OBUF (dataout_c<4>)
    ----------------------------------------
    Total                      6.735ns (4.973ns logic, 1.762ns route)
                                       (73.8% logic, 26.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_Processor/Inst_ALU_module/dataOut_7_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.366ns (Levels of Logic = 2)
  Source:            Inst_Processor/Inst_ALU_module/dataOut_7 (LATCH)
  Destination:       dataout_c<7> (PAD)
  Source Clock:      Inst_Processor/Inst_ALU_module/dataOut_7_not0001 falling

  Data Path: Inst_Processor/Inst_ALU_module/dataOut_7 to dataout_c<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.676   0.451  Inst_Processor/Inst_ALU_module/dataOut_7 (Inst_Processor/Inst_ALU_module/dataOut_7)
     LUT4:I3->O           33   0.704   1.263  Inst_Processor/Inst_MUX4_module/DataToReg_7_mux00011 (dataout_c_7_OBUF)
     OBUF:I->O                 3.272          dataout_c_7_OBUF (dataout_c<7>)
    ----------------------------------------
    Total                      6.366ns (4.652ns logic, 1.714ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_Processor/Inst_ALU_module/dataOut_6_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.366ns (Levels of Logic = 2)
  Source:            Inst_Processor/Inst_ALU_module/dataOut_6 (LATCH)
  Destination:       dataout_c<6> (PAD)
  Source Clock:      Inst_Processor/Inst_ALU_module/dataOut_6_not0001 falling

  Data Path: Inst_Processor/Inst_ALU_module/dataOut_6 to dataout_c<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.676   0.451  Inst_Processor/Inst_ALU_module/dataOut_6 (Inst_Processor/Inst_ALU_module/dataOut_6)
     LUT4:I3->O           33   0.704   1.263  Inst_Processor/Inst_MUX4_module/DataToReg_6_mux00011 (dataout_c_6_OBUF)
     OBUF:I->O                 3.272          dataout_c_6_OBUF (dataout_c<6>)
    ----------------------------------------
    Total                      6.366ns (4.652ns logic, 1.714ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_Processor/Inst_ALU_module/dataOut_5_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.366ns (Levels of Logic = 2)
  Source:            Inst_Processor/Inst_ALU_module/dataOut_5 (LATCH)
  Destination:       dataout_c<5> (PAD)
  Source Clock:      Inst_Processor/Inst_ALU_module/dataOut_5_not0001 falling

  Data Path: Inst_Processor/Inst_ALU_module/dataOut_5 to dataout_c<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.676   0.451  Inst_Processor/Inst_ALU_module/dataOut_5 (Inst_Processor/Inst_ALU_module/dataOut_5)
     LUT4:I3->O           33   0.704   1.263  Inst_Processor/Inst_MUX4_module/DataToReg_5_mux00011 (dataout_c_5_OBUF)
     OBUF:I->O                 3.272          dataout_c_5_OBUF (dataout_c<5>)
    ----------------------------------------
    Total                      6.366ns (4.652ns logic, 1.714ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_Processor/Inst_ALU_module/dataOut_4_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.535ns (Levels of Logic = 3)
  Source:            Inst_Processor/Inst_ALU_module/dataOut_4 (LATCH)
  Destination:       dataout_c<4> (PAD)
  Source Clock:      Inst_Processor/Inst_ALU_module/dataOut_4_not0001 falling

  Data Path: Inst_Processor/Inst_ALU_module/dataOut_4 to dataout_c<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              40   0.676   1.300  Inst_Processor/Inst_ALU_module/dataOut_4 (Inst_Processor/Inst_ALU_module/dataOut_4)
     LUT3:I2->O            1   0.704   0.000  Inst_Processor/Inst_MUX4_module/DataToReg_4_mux00011 (Inst_Processor/Inst_MUX4_module/DataToReg_4_mux0001)
     MUXF5:I0->O          33   0.321   1.263  Inst_Processor/Inst_MUX4_module/DataToReg_4_mux0001_f5 (dataout_c_4_OBUF)
     OBUF:I->O                 3.272          dataout_c_4_OBUF (dataout_c<4>)
    ----------------------------------------
    Total                      7.535ns (4.973ns logic, 2.562ns route)
                                       (66.0% logic, 34.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_Processor/Inst_ALU_module/dataOut_3_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.545ns (Levels of Logic = 3)
  Source:            Inst_Processor/Inst_ALU_module/dataOut_3 (LATCH)
  Destination:       dataout_c<3> (PAD)
  Source Clock:      Inst_Processor/Inst_ALU_module/dataOut_3_not0001 falling

  Data Path: Inst_Processor/Inst_ALU_module/dataOut_3 to dataout_c<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              72   0.676   1.310  Inst_Processor/Inst_ALU_module/dataOut_3 (Inst_Processor/Inst_ALU_module/dataOut_3)
     LUT3:I2->O            1   0.704   0.000  Inst_Processor/Inst_MUX4_module/DataToReg_3_mux00011 (Inst_Processor/Inst_MUX4_module/DataToReg_3_mux0001)
     MUXF5:I0->O          33   0.321   1.263  Inst_Processor/Inst_MUX4_module/DataToReg_3_mux0001_f5 (dataout_c_3_OBUF)
     OBUF:I->O                 3.272          dataout_c_3_OBUF (dataout_c<3>)
    ----------------------------------------
    Total                      7.545ns (4.973ns logic, 2.572ns route)
                                       (65.9% logic, 34.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_Processor/Inst_ALU_module/dataOut_2_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.574ns (Levels of Logic = 3)
  Source:            Inst_Processor/Inst_ALU_module/dataOut_2 (LATCH)
  Destination:       dataout_c<2> (PAD)
  Source Clock:      Inst_Processor/Inst_ALU_module/dataOut_2_not0001 falling

  Data Path: Inst_Processor/Inst_ALU_module/dataOut_2 to dataout_c<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q             163   0.676   1.339  Inst_Processor/Inst_ALU_module/dataOut_2 (Inst_Processor/Inst_ALU_module/dataOut_2)
     LUT3:I2->O            1   0.704   0.000  Inst_Processor/Inst_MUX4_module/DataToReg_2_mux00011 (Inst_Processor/Inst_MUX4_module/DataToReg_2_mux0001)
     MUXF5:I0->O          33   0.321   1.263  Inst_Processor/Inst_MUX4_module/DataToReg_2_mux0001_f5 (dataout_c_2_OBUF)
     OBUF:I->O                 3.272          dataout_c_2_OBUF (dataout_c<2>)
    ----------------------------------------
    Total                      7.574ns (4.973ns logic, 2.601ns route)
                                       (65.7% logic, 34.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_Processor/Inst_ALU_module/dataOut_1_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.615ns (Levels of Logic = 3)
  Source:            Inst_Processor/Inst_ALU_module/dataOut_1 (LATCH)
  Destination:       dataout_c<1> (PAD)
  Source Clock:      Inst_Processor/Inst_ALU_module/dataOut_1_not0001 falling

  Data Path: Inst_Processor/Inst_ALU_module/dataOut_1 to dataout_c<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q             291   0.676   1.379  Inst_Processor/Inst_ALU_module/dataOut_1 (Inst_Processor/Inst_ALU_module/dataOut_1)
     LUT3:I2->O            1   0.704   0.000  Inst_Processor/Inst_MUX4_module/DataToReg_1_mux00011 (Inst_Processor/Inst_MUX4_module/DataToReg_1_mux0001)
     MUXF5:I0->O          33   0.321   1.263  Inst_Processor/Inst_MUX4_module/DataToReg_1_mux0001_f5 (dataout_c_1_OBUF)
     OBUF:I->O                 3.272          dataout_c_1_OBUF (dataout_c<1>)
    ----------------------------------------
    Total                      7.615ns (4.973ns logic, 2.642ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_Processor/Inst_ALU_module/dataOut_0_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.609ns (Levels of Logic = 3)
  Source:            Inst_Processor/Inst_ALU_module/dataOut_0_1 (LATCH)
  Destination:       dataout_c<0> (PAD)
  Source Clock:      Inst_Processor/Inst_ALU_module/dataOut_0_not0001 falling

  Data Path: Inst_Processor/Inst_ALU_module/dataOut_0_1 to dataout_c<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q             273   0.676   1.373  Inst_Processor/Inst_ALU_module/dataOut_0_1 (Inst_Processor/Inst_ALU_module/dataOut_0_1)
     LUT3:I2->O            1   0.704   0.000  Inst_Processor/Inst_MUX4_module/DataToReg_0_mux00011 (Inst_Processor/Inst_MUX4_module/DataToReg_0_mux0001)
     MUXF5:I0->O          33   0.321   1.263  Inst_Processor/Inst_MUX4_module/DataToReg_0_mux0001_f5 (dataout_c_0_OBUF)
     OBUF:I->O                 3.272          dataout_c_0_OBUF (dataout_c<0>)
    ----------------------------------------
    Total                      7.609ns (4.973ns logic, 2.636ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================


Total REAL time to Xst completion: 204.00 secs
Total CPU time to Xst completion: 204.57 secs
 
--> 

Total memory usage is 740372 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  160 (   0 filtered)
Number of infos    :   52 (   0 filtered)

