;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN 1, #20
	SUB #72, @202
	SUB #72, @202
	CMP -207, <-120
	JMZ 0, #-502
	SUB @10, @0
	SPL <-127, 100
	SPL <-127, 100
	SUB 161, 100
	SUB 161, 100
	SPL 0, <-2
	ADD 210, 60
	ADD -110, 8
	DJN -1, @-20
	SUB <124, -126
	JMZ <-104, @-30
	SUB 240, @260
	ADD -110, 8
	SUB 240, @260
	SUB 240, @260
	ADD -110, 8
	JMP <-104, @-30
	JMZ 0, #-502
	SUB @10, @0
	SUB <124, -126
	JMZ <-104, @-30
	MOV -7, <-20
	MOV @-104, <-30
	SUB @0, @2
	JMN 0, #-502
	JMN 0, #-502
	MOV -7, <-20
	SLT 0, 1
	MOV -7, <-20
	SUB @0, @2
	SUB @0, @2
	SPL 0, <-2
	ADD 210, 60
	ADD 210, 60
	ADD #270, <0
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
	CMP -207, <-120
