TRACE::2023-04-29.20:31:02::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:02::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:02::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:05::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:05::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:05::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-04-29.20:31:07::SCWPlatform::Opened new HwDB with name led_ctrl_0
TRACE::2023-04-29.20:31:07::SCWWriter::formatted JSON is {
	"platformName":	"led_ctrl_platform_0_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"led_ctrl_platform_0_1",
	"platHandOff":	"D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_hw_platform_0/system.hdf",
	"platIntHandOff":	"<platformDir>/hw/system.dsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2023-04-29.20:31:07::SCWWriter::formatted JSON is {
	"platformName":	"led_ctrl_platform_0_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"led_ctrl_platform_0_1",
	"platHandOff":	"D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_hw_platform_0/system.hdf",
	"platIntHandOff":	"<platformDir>/hw/system.dsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"led_ctrl_platform_0_1",
	"systems":	[{
			"systemName":	"led_ctrl_platform_0_1",
			"systemDesc":	"led_ctrl_platform_0_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"led_ctrl_platform_0_1"
		}]
}
TRACE::2023-04-29.20:31:07::SCWPlatform::Boot application domains not present, creating them
TRACE::2023-04-29.20:31:07::SCWDomain::checking for install qemu data   : 
TRACE::2023-04-29.20:31:07::SCWDomain:: Using the QEMU Data from install at  : D:/Software/FPGA_Tools/Vivado2019.2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2023-04-29.20:31:07::SCWDomain:: Using the QEMU args  from install at  : D:/Software/FPGA_Tools/Vivado2019.2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-04-29.20:31:07::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:07::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:07::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:07::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:07::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:07::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:07::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:07::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:07::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:07::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:07::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:07::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:07::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:07::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:07::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:07::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:07::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2023-04-29.20:31:07::SCWPlatform::Generating the sources  .
TRACE::2023-04-29.20:31:07::SCWBDomain::Generating boot domain sources.
TRACE::2023-04-29.20:31:07::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2023-04-29.20:31:07::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:07::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:07::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:07::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:07::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:07::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:07::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:07::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:07::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:07::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-04-29.20:31:07::SCWMssOS::No sw design opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:07::SCWMssOS::mss does not exists at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:07::SCWMssOS::Creating sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:07::SCWMssOS::Adding the swdes entry, created swdb D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:07::SCWMssOS::updating the scw layer changes to swdes at   D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:07::SCWMssOS::Writing mss at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:07::SCWMssOS::Completed writing the mss file at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-04-29.20:31:07::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-04-29.20:31:07::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-04-29.20:31:07::SCWBDomain::Completed writing the mss file at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-04-29.20:31:29::SCWPlatform::Generating sources Done.
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:30::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:30::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2023-04-29.20:31:30::SCWMssOS::Could not open the swdb for D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2023-04-29.20:31:30::SCWMssOS::Could not open the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2023-04-29.20:31:30::SCWMssOS::Cleared the swdb table entry
TRACE::2023-04-29.20:31:30::SCWMssOS::No sw design opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWMssOS::mss exists loading the mss file  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWMssOS::Opened the sw design from mss  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWMssOS::Adding the swdes entry D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-04-29.20:31:30::SCWMssOS::updating the scw layer about changes
TRACE::2023-04-29.20:31:30::SCWMssOS::Opened the sw design.  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:30::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:30::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:30::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:30::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:30::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:30::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:30::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:30::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:30::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWWriter::formatted JSON is {
	"platformName":	"led_ctrl_platform_0_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"led_ctrl_platform_0_1",
	"platHandOff":	"D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_hw_platform_0/system.hdf",
	"platIntHandOff":	"<platformDir>/hw/system.dsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"led_ctrl_platform_0_1",
	"systems":	[{
			"systemName":	"led_ctrl_platform_0_1",
			"systemDesc":	"led_ctrl_platform_0_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"led_ctrl_platform_0_1",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4c0cebd7c8a33ed970863bd65a21741b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:30::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:30::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:30::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:30::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:30::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:30::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:30::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:30::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:30::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWWriter::formatted JSON is {
	"platformName":	"led_ctrl_platform_0_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"led_ctrl_platform_0_1",
	"platHandOff":	"D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_hw_platform_0/system.hdf",
	"platIntHandOff":	"<platformDir>/hw/system.dsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"led_ctrl_platform_0_1",
	"systems":	[{
			"systemName":	"led_ctrl_platform_0_1",
			"systemDesc":	"led_ctrl_platform_0_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"led_ctrl_platform_0_1",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4c0cebd7c8a33ed970863bd65a21741b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-04-29.20:31:30::SCWDomain::checking for install qemu data   : 
TRACE::2023-04-29.20:31:30::SCWDomain:: Using the QEMU Data from install at  : D:/Software/FPGA_Tools/Vivado2019.2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2023-04-29.20:31:30::SCWDomain:: Using the QEMU args  from install at  : D:/Software/FPGA_Tools/Vivado2019.2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:30::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:30::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:30::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:30::SCWMssOS::No sw design opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWMssOS::mss does not exists at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWMssOS::Creating sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWMssOS::Adding the swdes entry, created swdb D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss with des name D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWMssOS::updating the scw layer changes to swdes at   D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWMssOS::Writing mss at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWMssOS::Completed writing the mss file at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp
TRACE::2023-04-29.20:31:30::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-04-29.20:31:30::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:30::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:30::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:30::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:30::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:30::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:30::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:30::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:30::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:30::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:30::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:30::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:30::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:30::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:30::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:30::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:30::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:30::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:30::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWWriter::formatted JSON is {
	"platformName":	"led_ctrl_platform_0_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"led_ctrl_platform_0_1",
	"platHandOff":	"D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_hw_platform_0/system.hdf",
	"platIntHandOff":	"<platformDir>/hw/system.dsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"led_ctrl_platform_0_1",
	"systems":	[{
			"systemName":	"led_ctrl_platform_0_1",
			"systemDesc":	"led_ctrl_platform_0_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"led_ctrl_platform_0_1",
			"sysActiveDom":	"pwm_led_bsp_domain",
			"sysDefaultDom":	"pwm_led_bsp_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4c0cebd7c8a33ed970863bd65a21741b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"pwm_led_bsp_domain",
					"domainDispName":	"pwm_led_bsp_domain",
					"domainDesc":	"pwm_led_bsp_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Software/FPGA_Tools/Vivado2019.2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Software/FPGA_Tools/Vivado2019.2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:30::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:30::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:30::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:30::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:30::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:30::SCWMssOS::Completed writing the mss file at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp
TRACE::2023-04-29.20:31:30::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2023-04-29.20:31:31::SCWPlatform::Started generating the artifacts platform led_ctrl_platform_0_1
TRACE::2023-04-29.20:31:31::SCWPlatform::Sanity checking of platform is completed
LOG::2023-04-29.20:31:31::SCWPlatform::Started generating the artifacts for system configuration led_ctrl_platform_0_1
LOG::2023-04-29.20:31:31::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-04-29.20:31:31::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-04-29.20:31:31::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-04-29.20:31:31::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-04-29.20:31:31::SCWSystem::Checking the domain pwm_led_bsp_domain
LOG::2023-04-29.20:31:31::SCWSystem::Not a boot domain 
LOG::2023-04-29.20:31:31::SCWSystem::Started Processing the domain pwm_led_bsp_domain
TRACE::2023-04-29.20:31:31::SCWDomain::Generating domain artifcats
TRACE::2023-04-29.20:31:31::SCWMssOS::Generating standalone artifcats
TRACE::2023-04-29.20:31:31::SCWMssOS::Copying the qemu file from  D:/Software/FPGA_Tools/Vivado2019.2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/export/led_ctrl_platform_0_1/sw/led_ctrl_platform_0_1/qemu/
TRACE::2023-04-29.20:31:31::SCWMssOS::Copying the qemu file from  D:/Software/FPGA_Tools/Vivado2019.2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/export/led_ctrl_platform_0_1/sw/led_ctrl_platform_0_1/pwm_led_bsp_domain/qemu/
TRACE::2023-04-29.20:31:31::SCWMssOS:: Copying the user libraries. 
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:31::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:31::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2023-04-29.20:31:31::SCWMssOS::Could not open the swdb for D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
KEYINFO::2023-04-29.20:31:31::SCWMssOS::Could not open the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss is not found

TRACE::2023-04-29.20:31:31::SCWMssOS::Cleared the swdb table entry
TRACE::2023-04-29.20:31:31::SCWMssOS::No sw design opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWMssOS::mss exists loading the mss file  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWMssOS::Opened the sw design from mss  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWMssOS::Adding the swdes entry D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss with des name system_0
TRACE::2023-04-29.20:31:31::SCWMssOS::updating the scw layer about changes
TRACE::2023-04-29.20:31:31::SCWMssOS::Opened the sw design.  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWMssOS::Completed writing the mss file at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp
TRACE::2023-04-29.20:31:31::SCWMssOS::Mss edits present, copying mssfile into export location D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-04-29.20:31:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-04-29.20:31:31::SCWDomain::Skipping the build for domain :  pwm_led_bsp_domain
TRACE::2023-04-29.20:31:31::SCWMssOS::skipping the bsp build ... 
TRACE::2023-04-29.20:31:31::SCWMssOS::Copying to export directory.
TRACE::2023-04-29.20:31:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-04-29.20:31:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2023-04-29.20:31:31::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2023-04-29.20:31:31::SCWSystem::Completed Processing the domain pwm_led_bsp_domain
LOG::2023-04-29.20:31:31::SCWSystem::Completed Processing the sysconfig led_ctrl_platform_0_1
LOG::2023-04-29.20:31:31::SCWPlatform::Completed generating the artifacts for system configuration led_ctrl_platform_0_1
TRACE::2023-04-29.20:31:31::SCWPlatform::Started preparing the platform 
TRACE::2023-04-29.20:31:31::SCWSystem::Writing the bif file for system config led_ctrl_platform_0_1
TRACE::2023-04-29.20:31:31::SCWSystem::dir created 
TRACE::2023-04-29.20:31:31::SCWSystem::Writing the bif 
TRACE::2023-04-29.20:31:31::SCWPlatform::Started writing the spfm file 
TRACE::2023-04-29.20:31:31::SCWPlatform::Started writing the xpfm file 
TRACE::2023-04-29.20:31:31::SCWPlatform::Completed generating the platform
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:31::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:31::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|system_0||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:31::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:31::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:31::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|system_0||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:31::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:31::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:31::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|system_0||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:31::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:31::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:31::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|system_0||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:31::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:31::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:31::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|system_0||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:31::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:31::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:31::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|system_0||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:31::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWWriter::formatted JSON is {
	"platformName":	"led_ctrl_platform_0_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"led_ctrl_platform_0_1",
	"platHandOff":	"D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_hw_platform_0/system.hdf",
	"platIntHandOff":	"<platformDir>/hw/system.dsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"led_ctrl_platform_0_1",
	"systems":	[{
			"systemName":	"led_ctrl_platform_0_1",
			"systemDesc":	"led_ctrl_platform_0_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"led_ctrl_platform_0_1",
			"sysActiveDom":	"pwm_led_bsp_domain",
			"sysDefaultDom":	"pwm_led_bsp_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4c0cebd7c8a33ed970863bd65a21741b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"pwm_led_bsp_domain",
					"domainDispName":	"pwm_led_bsp_domain",
					"domainDesc":	"pwm_led_bsp_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Software/FPGA_Tools/Vivado2019.2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Software/FPGA_Tools/Vivado2019.2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a674a5650de4b4c6caaf9eedcfdf9625",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-04-29.20:31:31::SCWPlatform::updated the xpfm file.
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:31::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:31::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|system_0||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:31::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:31::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:31::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|system_0||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:31::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:31::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:31::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|system_0||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:31::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:31::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:31::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|system_0||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:31::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:31::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:31::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|system_0||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:31::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:31::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:31::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|system_0||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:31::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:31::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:31::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|system_0||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:31::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWWriter::formatted JSON is {
	"platformName":	"led_ctrl_platform_0_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"led_ctrl_platform_0_1",
	"platHandOff":	"D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_hw_platform_0/system.hdf",
	"platIntHandOff":	"<platformDir>/hw/system.dsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"led_ctrl_platform_0_1",
	"systems":	[{
			"systemName":	"led_ctrl_platform_0_1",
			"systemDesc":	"led_ctrl_platform_0_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"led_ctrl_platform_0_1",
			"sysActiveDom":	"pwm_led_bsp_domain",
			"sysDefaultDom":	"pwm_led_bsp_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4c0cebd7c8a33ed970863bd65a21741b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"pwm_led_bsp_domain",
					"domainDispName":	"pwm_led_bsp_domain",
					"domainDesc":	"pwm_led_bsp_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Software/FPGA_Tools/Vivado2019.2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Software/FPGA_Tools/Vivado2019.2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a674a5650de4b4c6caaf9eedcfdf9625",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:31::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:31::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|system_0||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:31::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:31::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:31::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|system_0||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:31::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
LOG::2023-04-29.20:31:31::SCWPlatform::Started generating the artifacts platform led_ctrl_platform_0_1
TRACE::2023-04-29.20:31:31::SCWPlatform::Sanity checking of platform is completed
LOG::2023-04-29.20:31:31::SCWPlatform::Started generating the artifacts for system configuration led_ctrl_platform_0_1
LOG::2023-04-29.20:31:31::SCWSystem::Started Processing the domain pwm_led_bsp_domain
TRACE::2023-04-29.20:31:31::SCWDomain::Generating domain artifcats
TRACE::2023-04-29.20:31:31::SCWMssOS::Generating standalone artifcats
TRACE::2023-04-29.20:31:31::SCWMssOS::Copying the qemu file from  D:/Software/FPGA_Tools/Vivado2019.2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/export/led_ctrl_platform_0_1/sw/led_ctrl_platform_0_1/qemu/
TRACE::2023-04-29.20:31:31::SCWMssOS::Copying the qemu file from  D:/Software/FPGA_Tools/Vivado2019.2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/export/led_ctrl_platform_0_1/sw/led_ctrl_platform_0_1/pwm_led_bsp_domain/qemu/
TRACE::2023-04-29.20:31:31::SCWMssOS:: Copying the user libraries. 
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:31::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:31::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|system_0||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:31::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWMssOS::Completed writing the mss file at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp
TRACE::2023-04-29.20:31:31::SCWMssOS::Mss edits present, copying mssfile into export location D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-04-29.20:31:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-04-29.20:31:31::SCWDomain::Building the domain as part of full build :  pwm_led_bsp_domain
TRACE::2023-04-29.20:31:31::SCWMssOS::skipping the bsp build ... 
TRACE::2023-04-29.20:31:31::SCWMssOS::Copying to export directory.
TRACE::2023-04-29.20:31:31::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-04-29.20:31:31::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2023-04-29.20:31:31::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2023-04-29.20:31:31::SCWSystem::Completed Processing the domain pwm_led_bsp_domain
LOG::2023-04-29.20:31:31::SCWSystem::Completed Processing the sysconfig led_ctrl_platform_0_1
LOG::2023-04-29.20:31:31::SCWPlatform::Completed generating the artifacts for system configuration led_ctrl_platform_0_1
TRACE::2023-04-29.20:31:31::SCWPlatform::Started preparing the platform 
TRACE::2023-04-29.20:31:31::SCWSystem::Writing the bif file for system config led_ctrl_platform_0_1
TRACE::2023-04-29.20:31:31::SCWSystem::dir created 
TRACE::2023-04-29.20:31:31::SCWSystem::Writing the bif 
TRACE::2023-04-29.20:31:31::SCWPlatform::Started writing the spfm file 
TRACE::2023-04-29.20:31:31::SCWPlatform::Started writing the xpfm file 
TRACE::2023-04-29.20:31:31::SCWPlatform::Completed generating the platform
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:31::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:31::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|system_0||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:31::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:31::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:31::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|system_0||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:31::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:31::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:31::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|system_0||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:31::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:31::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:31::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|system_0||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:31::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:31::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:31::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|system_0||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:31::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:31:31::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:31:31::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:31:31::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:31:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:31:31::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|system_0||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:31:31::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:31:31::SCWWriter::formatted JSON is {
	"platformName":	"led_ctrl_platform_0_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"led_ctrl_platform_0_1",
	"platHandOff":	"D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_hw_platform_0/system.hdf",
	"platIntHandOff":	"<platformDir>/hw/system.dsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"led_ctrl_platform_0_1",
	"systems":	[{
			"systemName":	"led_ctrl_platform_0_1",
			"systemDesc":	"led_ctrl_platform_0_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"led_ctrl_platform_0_1",
			"sysActiveDom":	"pwm_led_bsp_domain",
			"sysDefaultDom":	"pwm_led_bsp_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4c0cebd7c8a33ed970863bd65a21741b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"pwm_led_bsp_domain",
					"domainDispName":	"pwm_led_bsp_domain",
					"domainDesc":	"pwm_led_bsp_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Software/FPGA_Tools/Vivado2019.2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Software/FPGA_Tools/Vivado2019.2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a674a5650de4b4c6caaf9eedcfdf9625",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-04-29.20:31:31::SCWPlatform::updated the xpfm file.
LOG::2023-04-29.20:32:11::SCWPlatform::Started generating the artifacts platform led_ctrl_platform_0_1
TRACE::2023-04-29.20:32:11::SCWPlatform::Sanity checking of platform is completed
LOG::2023-04-29.20:32:11::SCWPlatform::Started generating the artifacts for system configuration led_ctrl_platform_0_1
LOG::2023-04-29.20:32:11::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-04-29.20:32:11::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-04-29.20:32:11::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-04-29.20:32:11::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2023-04-29.20:32:11::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:32:11::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:32:11::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:32:11::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:32:11::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:32:11::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:32:11::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:32:11::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:32:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:32:11::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:32:11::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|system_0||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:32:11::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:32:11::SCWBDomain::Completed writing the mss file at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-04-29.20:32:11::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-04-29.20:32:11::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-04-29.20:32:11::SCWBDomain::System Command Ran  D:&  cd  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl & make 
TRACE::2023-04-29.20:32:11::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2023-04-29.20:32:11::SCWBDomain::make[1]: Entering directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zy
TRACE::2023-04-29.20:32:11::SCWBDomain::nq_fsbl_bsp'

TRACE::2023-04-29.20:32:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2023-04-29.20:32:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-04-29.20:32:11::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-04-29.20:32:11::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:11::SCWBDomain::make[2]: Entering directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zy
TRACE::2023-04-29.20:32:11::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2023-04-29.20:32:11::SCWBDomain::make[2]: Leaving directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zyn
TRACE::2023-04-29.20:32:11::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2023-04-29.20:32:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2023-04-29.20:32:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-04-29.20:32:11::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-04-29.20:32:11::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:11::SCWBDomain::make[2]: Entering directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zy
TRACE::2023-04-29.20:32:11::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2023-04-29.20:32:11::SCWBDomain::make[2]: Leaving directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zyn
TRACE::2023-04-29.20:32:11::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2023-04-29.20:32:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2023-04-29.20:32:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-04-29.20:32:11::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-04-29.20:32:11::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:11::SCWBDomain::make[2]: Entering directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zy
TRACE::2023-04-29.20:32:11::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2023-04-29.20:32:11::SCWBDomain::make[2]: Leaving directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zyn
TRACE::2023-04-29.20:32:11::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2023-04-29.20:32:11::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2023-04-29.20:32:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-04-29.20:32:11::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-04-29.20:32:11::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:11::SCWBDomain::make[2]: Entering directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zy
TRACE::2023-04-29.20:32:11::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2023-04-29.20:32:12::SCWBDomain::make[2]: Leaving directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zyn
TRACE::2023-04-29.20:32:12::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2023-04-29.20:32:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2023-04-29.20:32:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-04-29.20:32:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-04-29.20:32:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:12::SCWBDomain::make[2]: Entering directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zy
TRACE::2023-04-29.20:32:12::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2023-04-29.20:32:12::SCWBDomain::make[2]: Leaving directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zyn
TRACE::2023-04-29.20:32:12::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2023-04-29.20:32:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2023-04-29.20:32:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-04-29.20:32:12::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-04-29.20:32:12::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:12::SCWBDomain::make[2]: Entering directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zy
TRACE::2023-04-29.20:32:12::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2023-04-29.20:32:12::SCWBDomain::make[2]: Leaving directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zyn
TRACE::2023-04-29.20:32:12::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2023-04-29.20:32:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2023-04-29.20:32:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-04-29.20:32:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-04-29.20:32:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:12::SCWBDomain::make[2]: Entering directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zy
TRACE::2023-04-29.20:32:12::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2023-04-29.20:32:12::SCWBDomain::make[2]: Leaving directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zyn
TRACE::2023-04-29.20:32:12::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2023-04-29.20:32:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2023-04-29.20:32:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-04-29.20:32:12::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-04-29.20:32:12::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:12::SCWBDomain::make[2]: Entering directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zy
TRACE::2023-04-29.20:32:12::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2023-04-29.20:32:12::SCWBDomain::make[2]: Leaving directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zyn
TRACE::2023-04-29.20:32:12::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2023-04-29.20:32:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2023-04-29.20:32:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-04-29.20:32:12::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-04-29.20:32:12::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:12::SCWBDomain::make[2]: Entering directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zy
TRACE::2023-04-29.20:32:12::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2023-04-29.20:32:12::SCWBDomain::make[3]: Entering directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zy
TRACE::2023-04-29.20:32:12::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2023-04-29.20:32:12::SCWBDomain::make[3]: Leaving directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zyn
TRACE::2023-04-29.20:32:12::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src/profile'

TRACE::2023-04-29.20:32:12::SCWBDomain::make[2]: Leaving directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zyn
TRACE::2023-04-29.20:32:12::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2023-04-29.20:32:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2023-04-29.20:32:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-04-29.20:32:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-04-29.20:32:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:12::SCWBDomain::make[2]: Entering directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zy
TRACE::2023-04-29.20:32:12::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2023-04-29.20:32:12::SCWBDomain::make[2]: Leaving directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zyn
TRACE::2023-04-29.20:32:12::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2023-04-29.20:32:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2023-04-29.20:32:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-04-29.20:32:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-04-29.20:32:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:12::SCWBDomain::make[2]: Entering directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zy
TRACE::2023-04-29.20:32:12::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2023-04-29.20:32:12::SCWBDomain::make[2]: Leaving directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zyn
TRACE::2023-04-29.20:32:12::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2023-04-29.20:32:12::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2023-04-29.20:32:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-04-29.20:32:12::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-04-29.20:32:12::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:12::SCWBDomain::make[2]: Entering directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zy
TRACE::2023-04-29.20:32:12::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2023-04-29.20:32:12::SCWBDomain::make[2]: Leaving directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zyn
TRACE::2023-04-29.20:32:12::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2023-04-29.20:32:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2023-04-29.20:32:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-04-29.20:32:12::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-04-29.20:32:12::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:13::SCWBDomain::make[2]: Entering directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zy
TRACE::2023-04-29.20:32:13::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2023-04-29.20:32:13::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2023-04-29.20:32:15::SCWBDomain::make[2]: Leaving directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zyn
TRACE::2023-04-29.20:32:15::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2023-04-29.20:32:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2023-04-29.20:32:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-04-29.20:32:15::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-04-29.20:32:15::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:15::SCWBDomain::make[2]: Entering directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zy
TRACE::2023-04-29.20:32:15::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2023-04-29.20:32:15::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2023-04-29.20:32:15::SCWBDomain::make[2]: Leaving directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zyn
TRACE::2023-04-29.20:32:15::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src'

TRACE::2023-04-29.20:32:15::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2023-04-29.20:32:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-04-29.20:32:15::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-04-29.20:32:15::SCWBDomain::files -g -Wall -Wextra"

TRACE::2023-04-29.20:32:15::SCWBDomain::make[2]: Entering directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zy
TRACE::2023-04-29.20:32:15::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2023-04-29.20:32:15::SCWBDomain::"Compiling devcfg"

TRACE::2023-04-29.20:32:16::SCWBDomain::make[2]: Leaving directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zyn
TRACE::2023-04-29.20:32:16::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2023-04-29.20:32:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2023-04-29.20:32:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-04-29.20:32:16::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-04-29.20:32:16::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:16::SCWBDomain::make[2]: Entering directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zy
TRACE::2023-04-29.20:32:16::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2023-04-29.20:32:16::SCWBDomain::"Compiling dmaps"

TRACE::2023-04-29.20:32:17::SCWBDomain::make[2]: Leaving directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zyn
TRACE::2023-04-29.20:32:17::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2023-04-29.20:32:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2023-04-29.20:32:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-04-29.20:32:17::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-04-29.20:32:17::SCWBDomain::files -g -Wall -Wextra"

TRACE::2023-04-29.20:32:17::SCWBDomain::make[2]: Entering directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zy
TRACE::2023-04-29.20:32:17::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2023-04-29.20:32:17::SCWBDomain::"Compiling scugic"

TRACE::2023-04-29.20:32:18::SCWBDomain::make[2]: Leaving directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zyn
TRACE::2023-04-29.20:32:18::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2023-04-29.20:32:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2023-04-29.20:32:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-04-29.20:32:18::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-04-29.20:32:18::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:18::SCWBDomain::make[2]: Entering directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zy
TRACE::2023-04-29.20:32:18::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2023-04-29.20:32:18::SCWBDomain::"Compiling scutimer"

TRACE::2023-04-29.20:32:19::SCWBDomain::make[2]: Leaving directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zyn
TRACE::2023-04-29.20:32:19::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2023-04-29.20:32:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2023-04-29.20:32:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-04-29.20:32:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-04-29.20:32:19::SCWBDomain::files -g -Wall -Wextra"

TRACE::2023-04-29.20:32:19::SCWBDomain::make[2]: Entering directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zy
TRACE::2023-04-29.20:32:19::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2023-04-29.20:32:19::SCWBDomain::"Compiling scuwdt"

TRACE::2023-04-29.20:32:19::SCWBDomain::make[2]: Leaving directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zyn
TRACE::2023-04-29.20:32:19::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2023-04-29.20:32:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2023-04-29.20:32:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-04-29.20:32:19::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-04-29.20:32:19::SCWBDomain::les -g -Wall -Wextra"

TRACE::2023-04-29.20:32:19::SCWBDomain::make[2]: Entering directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zy
TRACE::2023-04-29.20:32:19::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2023-04-29.20:32:19::SCWBDomain::"Compiling sdps"

TRACE::2023-04-29.20:32:20::SCWBDomain::make[2]: Leaving directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zyn
TRACE::2023-04-29.20:32:20::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2023-04-29.20:32:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2023-04-29.20:32:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-04-29.20:32:21::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-04-29.20:32:21::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:21::SCWBDomain::make[2]: Entering directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zy
TRACE::2023-04-29.20:32:21::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2023-04-29.20:32:21::SCWBDomain::"Compiling standalone"

TRACE::2023-04-29.20:32:27::SCWBDomain::make[2]: Leaving directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zyn
TRACE::2023-04-29.20:32:27::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'

TRACE::2023-04-29.20:32:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2023-04-29.20:32:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-04-29.20:32:27::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-04-29.20:32:27::SCWBDomain::files -g -Wall -Wextra"

TRACE::2023-04-29.20:32:27::SCWBDomain::make[2]: Entering directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zy
TRACE::2023-04-29.20:32:27::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2023-04-29.20:32:27::SCWBDomain::"Compiling xadcps"

TRACE::2023-04-29.20:32:28::SCWBDomain::make[2]: Leaving directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zyn
TRACE::2023-04-29.20:32:28::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2023-04-29.20:32:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2023-04-29.20:32:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-04-29.20:32:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-04-29.20:32:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2023-04-29.20:32:28::SCWBDomain::make[2]: Entering directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zy
TRACE::2023-04-29.20:32:28::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2023-04-29.20:32:28::SCWBDomain::"Compiling XilFFs Library"

TRACE::2023-04-29.20:32:30::SCWBDomain::make[2]: Leaving directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zyn
TRACE::2023-04-29.20:32:30::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2023-04-29.20:32:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2023-04-29.20:32:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-04-29.20:32:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-04-29.20:32:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2023-04-29.20:32:30::SCWBDomain::make[2]: Entering directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zy
TRACE::2023-04-29.20:32:30::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2023-04-29.20:32:30::SCWBDomain::make[2]: Leaving directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zyn
TRACE::2023-04-29.20:32:30::SCWBDomain::q_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2023-04-29.20:32:30::SCWBDomain::'Finished building libraries'

TRACE::2023-04-29.20:32:30::SCWBDomain::make[1]: Leaving directory 'D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zyn
TRACE::2023-04-29.20:32:30::SCWBDomain::q_fsbl_bsp'

TRACE::2023-04-29.20:32:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2023-04-29.20:32:30::SCWBDomain::include -I.

TRACE::2023-04-29.20:32:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2023-04-29.20:32:30::SCWBDomain::9_0/include -I.

TRACE::2023-04-29.20:32:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2023-04-29.20:32:30::SCWBDomain::0/include -I.

TRACE::2023-04-29.20:32:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2023-04-29.20:32:30::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2023-04-29.20:32:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2023-04-29.20:32:31::SCWBDomain::0/include -I.

TRACE::2023-04-29.20:32:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2023-04-29.20:32:31::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2023-04-29.20:32:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2023-04-29.20:32:31::SCWBDomain::9_0/include -I.

TRACE::2023-04-29.20:32:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2023-04-29.20:32:31::SCWBDomain::0/include -I.

TRACE::2023-04-29.20:32:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2023-04-29.20:32:31::SCWBDomain::9_0/include -I.

TRACE::2023-04-29.20:32:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2023-04-29.20:32:31::SCWBDomain::_cortexa9_0/include -I.

TRACE::2023-04-29.20:32:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2023-04-29.20:32:31::SCWBDomain::9_0/include -I.

TRACE::2023-04-29.20:32:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2023-04-29.20:32:31::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-04-29.20:32:31::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2023-04-29.20:32:31::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2023-04-29.20:32:31::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2023-04-29.20:32:31::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                           -Wl,--gc-sections -Lzynq_
TRACE::2023-04-29.20:32:31::SCWBDomain::fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2023-04-29.20:32:32::SCWSystem::Checking the domain pwm_led_bsp_domain
LOG::2023-04-29.20:32:32::SCWSystem::Not a boot domain 
LOG::2023-04-29.20:32:32::SCWSystem::Started Processing the domain pwm_led_bsp_domain
TRACE::2023-04-29.20:32:32::SCWDomain::Generating domain artifcats
TRACE::2023-04-29.20:32:32::SCWMssOS::Generating standalone artifcats
TRACE::2023-04-29.20:32:32::SCWMssOS::Copying the qemu file from  D:/Software/FPGA_Tools/Vivado2019.2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/export/led_ctrl_platform_0_1/sw/led_ctrl_platform_0_1/qemu/
TRACE::2023-04-29.20:32:32::SCWMssOS::Copying the qemu file from  D:/Software/FPGA_Tools/Vivado2019.2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/export/led_ctrl_platform_0_1/sw/led_ctrl_platform_0_1/pwm_led_bsp_domain/qemu/
TRACE::2023-04-29.20:32:32::SCWMssOS:: Copying the user libraries. 
TRACE::2023-04-29.20:32:32::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:32:32::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:32:32::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:32:32::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:32:32::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:32:32::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:32:32::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:32:32::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:32:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:32:32::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:32:32::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|system_0||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:32:32::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:32:32::SCWMssOS::Completed writing the mss file at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp
TRACE::2023-04-29.20:32:32::SCWMssOS::Mss edits present, copying mssfile into export location D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:32:32::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-04-29.20:32:32::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-04-29.20:32:32::SCWDomain::Building the domain as part of full build :  pwm_led_bsp_domain
TRACE::2023-04-29.20:32:32::SCWMssOS::doing bsp build ... 
TRACE::2023-04-29.20:32:32::SCWMssOS::System Command Ran  D: & cd  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp & make 
TRACE::2023-04-29.20:32:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2023-04-29.20:32:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-04-29.20:32:32::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-04-29.20:32:32::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2023-04-29.20:32:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-04-29.20:32:32::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-04-29.20:32:32::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2023-04-29.20:32:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-04-29.20:32:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-04-29.20:32:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2023-04-29.20:32:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-04-29.20:32:32::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-04-29.20:32:32::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:32::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2023-04-29.20:32:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-04-29.20:32:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-04-29.20:32:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2023-04-29.20:32:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-04-29.20:32:33::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-04-29.20:32:33::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2023-04-29.20:32:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-04-29.20:32:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-04-29.20:32:33::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2023-04-29.20:32:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-04-29.20:32:33::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-04-29.20:32:33::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2023-04-29.20:32:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-04-29.20:32:33::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-04-29.20:32:33::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:33::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2023-04-29.20:32:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-04-29.20:32:33::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-04-29.20:32:33::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2023-04-29.20:32:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-04-29.20:32:33::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-04-29.20:32:33::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:33::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2023-04-29.20:32:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2023-04-29.20:32:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2023-04-29.20:32:33::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2023-04-29.20:32:33::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:33::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2023-04-29.20:32:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2023-04-29.20:32:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-04-29.20:32:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-04-29.20:32:33::SCWMssOS::files -g -Wall -Wextra"

TRACE::2023-04-29.20:32:33::SCWMssOS::"Compiling devcfg"

TRACE::2023-04-29.20:32:34::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2023-04-29.20:32:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-04-29.20:32:34::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-04-29.20:32:34::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:34::SCWMssOS::"Compiling dmaps"

TRACE::2023-04-29.20:32:35::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2023-04-29.20:32:35::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-04-29.20:32:35::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-04-29.20:32:35::SCWMssOS::files -g -Wall -Wextra"

TRACE::2023-04-29.20:32:35::SCWMssOS::"Compiling scugic"

TRACE::2023-04-29.20:32:36::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2023-04-29.20:32:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-04-29.20:32:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-04-29.20:32:36::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:36::SCWMssOS::"Compiling scutimer"

TRACE::2023-04-29.20:32:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2023-04-29.20:32:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-04-29.20:32:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-04-29.20:32:37::SCWMssOS::files -g -Wall -Wextra"

TRACE::2023-04-29.20:32:37::SCWMssOS::"Compiling scuwdt"

TRACE::2023-04-29.20:32:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2023-04-29.20:32:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2023-04-29.20:32:37::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2023-04-29.20:32:37::SCWMssOS::les -g -Wall -Wextra"

TRACE::2023-04-29.20:32:38::SCWMssOS::"Compiling sdps"

TRACE::2023-04-29.20:32:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2023-04-29.20:32:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-04-29.20:32:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-04-29.20:32:39::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2023-04-29.20:32:39::SCWMssOS::"Compiling standalone"

TRACE::2023-04-29.20:32:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2023-04-29.20:32:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-04-29.20:32:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-04-29.20:32:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2023-04-29.20:32:44::SCWMssOS::"Compiling xadcps"

TRACE::2023-04-29.20:32:45::SCWMssOS::'Finished building libraries'

TRACE::2023-04-29.20:32:45::SCWMssOS::Copying to export directory.
TRACE::2023-04-29.20:32:45::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-04-29.20:32:45::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-04-29.20:32:45::SCWSystem::Completed Processing the domain pwm_led_bsp_domain
LOG::2023-04-29.20:32:45::SCWSystem::Completed Processing the sysconfig led_ctrl_platform_0_1
LOG::2023-04-29.20:32:45::SCWPlatform::Completed generating the artifacts for system configuration led_ctrl_platform_0_1
TRACE::2023-04-29.20:32:45::SCWPlatform::Started preparing the platform 
TRACE::2023-04-29.20:32:45::SCWSystem::Writing the bif file for system config led_ctrl_platform_0_1
TRACE::2023-04-29.20:32:45::SCWSystem::dir created 
TRACE::2023-04-29.20:32:45::SCWSystem::Writing the bif 
TRACE::2023-04-29.20:32:45::SCWPlatform::Started writing the spfm file 
TRACE::2023-04-29.20:32:45::SCWPlatform::Started writing the xpfm file 
TRACE::2023-04-29.20:32:45::SCWPlatform::Completed generating the platform
TRACE::2023-04-29.20:32:45::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:32:45::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:32:45::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:32:45::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:32:45::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:32:45::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:32:45::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:32:45::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:32:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:32:45::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:32:45::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|system_0||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:32:45::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:32:45::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:32:45::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:32:45::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:32:45::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:32:45::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:32:45::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:32:45::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:32:45::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:32:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:32:45::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:32:45::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|system_0||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:32:45::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:32:45::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:32:45::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:32:45::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:32:45::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:32:45::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:32:45::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:32:45::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:32:45::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:32:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:32:45::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:32:45::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|system_0||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:32:45::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-04-29.20:32:45::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:32:45::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:32:45::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:32:45::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:32:45::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:32:45::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:32:45::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:32:45::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:32:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:32:45::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:32:45::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|system_0||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:32:45::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:32:45::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:32:45::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:32:45::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:32:45::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:32:45::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:32:45::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:32:45::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:32:45::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:32:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:32:45::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:32:45::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|system_0||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:32:45::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:32:45::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:32:45::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:32:45::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:32:45::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:32:45::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:32:45::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:32:45::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:32:45::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:32:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:32:45::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:32:45::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|system_0||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:32:45::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:32:45::SCWWriter::formatted JSON is {
	"platformName":	"led_ctrl_platform_0_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"led_ctrl_platform_0_1",
	"platHandOff":	"D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_hw_platform_0/system.hdf",
	"platIntHandOff":	"<platformDir>/hw/system.dsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"led_ctrl_platform_0_1",
	"systems":	[{
			"systemName":	"led_ctrl_platform_0_1",
			"systemDesc":	"led_ctrl_platform_0_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"led_ctrl_platform_0_1",
			"sysActiveDom":	"pwm_led_bsp_domain",
			"sysDefaultDom":	"pwm_led_bsp_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"4c0cebd7c8a33ed970863bd65a21741b",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"pwm_led_bsp_domain",
					"domainDispName":	"pwm_led_bsp_domain",
					"domainDesc":	"pwm_led_bsp_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"D:/Software/FPGA_Tools/Vivado2019.2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"D:/Software/FPGA_Tools/Vivado2019.2/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a674a5650de4b4c6caaf9eedcfdf9625",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-04-29.20:32:45::SCWPlatform::updated the xpfm file.
TRACE::2023-04-29.20:32:45::SCWPlatform::Trying to open the hw design at D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.hdf
TRACE::2023-04-29.20:32:45::SCWPlatform::DSA given D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:32:45::SCWPlatform::DSA absoulate path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:32:45::SCWPlatform::DSA directory D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw
TRACE::2023-04-29.20:32:45::SCWPlatform:: Platform Path D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/hw/system.dsa
TRACE::2023-04-29.20:32:45::SCWPlatform:: Unique name xilinx.com::led_ctrl:1.0
TRACE::2023-04-29.20:32:45::SCWPlatform::Trying to set the existing hwdb with name led_ctrl_0
TRACE::2023-04-29.20:32:45::SCWPlatform::Opened existing hwdb led_ctrl_0
TRACE::2023-04-29.20:32:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-04-29.20:32:45::SCWMssOS::Checking the sw design at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
TRACE::2023-04-29.20:32:45::SCWMssOS::DEBUG:  swdes dump  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss|system_0||
D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-04-29.20:32:45::SCWMssOS::Sw design exists and opened at  D:/HaoGuojun/MyProject/FPGAProject/Xilinx_Vivado/ZYNQ_Prj/test1/led_ctrl_platform_0_1/ps7_cortexa9_0/pwm_led_bsp_domain/bsp/system.mss
