Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/Material de Tecsup/Tercer ciclo/Circuitos integrados/Lab 12/Aplicacion12/Aplicacion12_TB_isim_beh.exe -prj D:/Material de Tecsup/Tercer ciclo/Circuitos integrados/Lab 12/Aplicacion12/Aplicacion12_TB_beh.prj work.Aplicacion12_TB 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/Material de Tecsup/Tercer ciclo/Circuitos integrados/Lab 12/Aplicacion12/aplicacion12.vhd" into library work
Parsing VHDL file "D:/Material de Tecsup/Tercer ciclo/Circuitos integrados/Lab 12/Aplicacion12/Aplicacion12_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture app12 of entity aplicacion12 [aplicacion12_default]
Compiling architecture behavior of entity aplicacion12_tb
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable D:/Material de Tecsup/Tercer ciclo/Circuitos integrados/Lab 12/Aplicacion12/Aplicacion12_TB_isim_beh.exe
Fuse Memory Usage: 29524 KB
Fuse CPU Usage: 593 ms
