Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 1c47fbfc00234b00833603601efc5b23 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CreativeLab3_behav xil_defaultlib.CreativeLab3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/-3AndNand/project_3 creative/project_3 creative.srcs/sources_1/new/CreativeLab3.v:30]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Firev/OneDrive/Documents/GitHub/Steven-Jugler-ENES-246-501/Steven ENES/-3AndNand/project_3 creative/project_3 creative.srcs/sources_1/new/CreativeLab3.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CreativeLab3
Compiling module xil_defaultlib.glbl
Built simulation snapshot CreativeLab3_behav
