// Seed: 3118251230
module module_0;
  supply1 id_1, id_2, id_3, id_4, id_5;
  assign id_1 = 1'h0;
  assign id_3 = id_1;
  logic id_6;
endmodule
module module_1 #(
    parameter id_4 = 32'd26,
    parameter id_5 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire _id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  inout wire _id_4;
  output wire id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  assign id_2[1 : id_5-id_4] = id_7 - -1;
endmodule
