$date
	Sat Jul 20 13:49:06 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module top_module_tb $end
$var wire 1 ! Y2 $end
$var wire 1 " Y1 $end
$var reg 1 # A1 $end
$var reg 1 $ A2 $end
$var reg 1 % B1 $end
$var reg 1 & B2 $end
$var reg 1 ' C1 $end
$var reg 1 ( C2 $end
$var reg 1 ) D1 $end
$var reg 1 * D2 $end
$var reg 1 + E1 $end
$var reg 1 , F1 $end
$scope module uut $end
$var wire 1 - and1_res $end
$var wire 1 . and2_res $end
$var wire 1 / and3_res $end
$var wire 1 0 and4_res $end
$var wire 1 # p1_a $end
$var wire 1 % p1_b $end
$var wire 1 ' p1_c $end
$var wire 1 ) p1_d $end
$var wire 1 + p1_e $end
$var wire 1 , p1_f $end
$var wire 1 " p1_y $end
$var wire 1 $ p2_a $end
$var wire 1 & p2_b $end
$var wire 1 ( p2_c $end
$var wire 1 * p2_d $end
$var wire 1 ! p2_y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
10
1/
0.
0-
1,
1+
0*
1)
0(
1'
0&
1%
0$
1#
1"
0!
$end
#10
0/
0#
#20
1#
0%
#30
0#
0'
#40
0"
00
1#
1%
0)
#50
0#
0+
#60
1#
0%
1'
0,
#70
0#
1$
#80
1"
1/
1!
1-
1#
1%
1)
1&
#90
0"
0/
0#
0'
1(
#100
1.
1#
0%
1+
1*
#110
0#
#120
1"
1/
1#
1%
1'
0)
1,
#130
0"
0/
0#
#140
0-
1#
0%
0$
#150
0#
0'
0+
#160
1#
1%
1)
0&
#170
0#
#180
0!
0.
1#
0%
1'
0,
0(
#190
0#
#200
1"
1/
1#
1%
0)
1+
0*
#210
0"
0/
0#
0'
1$
#220
1#
0%
#230
0#
#240
1/
1"
1!
10
1-
1#
1%
1'
1)
1,
1&
#250
0"
0/
00
0#
0+
#260
1#
0%
#270
0#
0'
1(
#280
0!
0-
1#
1%
0)
0$
#290
0#
#300
1!
1.
1#
0%
1'
1+
0,
1*
#310
0#
#320
1"
1/
1#
1%
1)
0&
#330
0"
0/
0#
0'
#340
1#
0%
#350
0#
0+
1$
#360
1"
1/
0!
0.
1#
1%
1'
0)
1,
0(
#370
0"
0/
0#
#380
1#
0%
#390
0#
0'
#400
1"
1!
10
1-
1#
1%
1)
1+
1&
0*
#410
0#
#420
0"
00
0!
0-
1#
0%
1'
0,
0$
#430
0#
#440
1"
1/
1#
1%
0)
#450
0"
0/
0#
0'
0+
1(
#460
1#
0%
#470
0#
#480
1"
1/
1#
1%
1'
1)
1,
0&
#490
0"
0/
0#
1$
#500
1"
10
1!
1.
1#
0%
1+
1*
#510
0#
0'
#520
0"
00
1#
1%
0)
#530
0#
#540
0!
0.
1#
0%
1'
0,
0(
#550
0#
0+
#560
1"
1/
1#
1%
1)
0$
1&
#570
0"
0/
0#
0'
#580
1#
0%
#590
0#
#600
1"
1/
1#
1%
1'
0)
1+
1,
0*
#610
0"
0/
0#
#620
1#
0%
#630
1!
1-
0#
0'
1$
1(
#640
1"
0!
10
0-
1#
1%
1)
0&
