# User Profile: Hao-Chun Liang

---

## 1. Basic Identity

- **Full Name:** Hao-Chun Liang (梁皓鈞)
- **Display Name (for sidebar):** Hao-Chun Liang
- **Pronouns:**
- **Short Bio (1-2 sentences for sidebar):** Thesis-Based Master Student at National Yang Ming Chiao Tung University, working on Parallel Computing Systems. Also a Digital Design Intern at Andes Technology and Affiliate Trainee at A3D3 Institute.
- **Location (city, country):** Hsinchu, Taiwan
- **Email Address:** science103555@gmail.com
- **Current Employer/University:** National Yang Ming Chiao Tung University (NYCU) / Andes Technology Corporation
- **Job Title:** Master Student / Digital Design Intern

---

## 2. Academic & Professional Profiles

- **Google Scholar:**
- **ORCID:**
- **ResearchGate:**
- **PubMed:**
- **Scopus:**
- **arXiv:**
- **Semantic Scholar:**

---

## 3. Code & Development Profiles

- **GitHub Username:**
- **GitLab:**
- **Bitbucket:**
- **Stack Overflow:**
- **Kaggle:**

---

## 4. Social Media

- **LinkedIn:**
- **Twitter/X:**
- **Bluesky:**
- **Mastodon:**
- **Instagram:**
- **YouTube:**
- **Facebook:**
- **Other:**

---

## 5. Education

### Degree 1
- **Degree type:** Master of Engineering (Thesis-Based)
- **Field of study:** Digital VLSI and System Design (Institute of Pioneer Semiconductor Innovation)
- **Institution:** National Yang Ming Chiao Tung University (NYCU)
- **Year completed:** Present (Expected 2025/2026)
- **GPA:**

### Degree 2
- **Degree type:** B.S.
- **Field of study:** Electrical Engineering (Transferred from Physics)
- **Institution:** National Tsing Hua University (NTHU)
- **Year completed:**
- **GPA:** Distinction (Ranked 1st in class)

---

## 6. Work Experience

### Position 1
- **Job title:** Digital Design Intern
- **Organization:** Andes Technology Corporation
- **Start date:** November 2024
- **End date:** Present
- **Brief description of duties:** Focusing on CPU-related AI and deep learning accelerator development.

### Position 2
- **Job title:** Affiliate Trainee
- **Organization:** A3D3 Institute (University of Washington)
- **Start date:**
- **End date:** Present
- **Brief description of duties:** Optimizing GPU algorithms for particle trajectory reconstruction in HL-LHC HEP experiments.

### Position 3
- **Job title:** Graduate Research Assistant
- **Organization:** Parallel Computing System Laboratory, NYCU
- **Start date:**
- **End date:** Present
- **Brief description of duties:** Research on hardware-software co-acceleration and heterogeneous platforms (FPGA/GPU).

---

## 7. Skills

- **Key Skills:** Efficient Machine Learning, FPGA/GPU Heterogeneous System, HLS for Machine Learning, Digital IC Design, Data-Driven RTL/C++ Codegen

---

## 8. Homepage Content

- **Homepage Title:** Hao-Chun Liang
- **Homepage Introduction:**
  I am currently pursuing a Master of Engineering in Digital VLSI and System Design at National Yang Ming Chiao Tung University, working in the Parallel Computing System Laboratory under Professor Lai, Bo-Cheng. My research focuses on developing advanced methodologies for intelligent computing, with an emphasis on hardware-software co-acceleration and heterogeneous platform integrating FPGA and GPU.

---

## 9. Website Sections to Include

- **Publications:** Yes
- **Talks/Presentations:** Yes
- **Teaching:** No
- **Portfolio/Projects:** Yes
- **Blog Posts:** No
- **CV Page:** Yes

---

## 10. Content to Add

### Publications

**1. Fine-Grained Image Recognition from Scratch with Teacher-Guided Data Augmentation**
- **Authors:** Edwin Arkel Rios, Fernando Mikael, Oswin Gosal, Femiloye Oyerinde, Hao-Chun Liang, Bo-Cheng Lai, Min-Chun Hu
- **Venue/Journal:** arXiv
- **Date:** 2025
- **PDF file:** https://noah-site.netlify.app/uploads/fgir.pdf
- **Abstract/Excerpt:** Introduces Teacher‑Guided Data Augmentation (TGDA), showing that un‑pretrained fine‑grained recognition models with LRNet and ViTFS match or exceed SOTA using fewer parameters.

**2. HiGTR: A High-Performance FPGA Implementation for Complete GNN-Based Trajectory Reconstruction in High-Energy Physics**
- **Authors:** Yun-Chen Yang, Hao-Chun Liang, Bo-Cheng Lai
- **Venue/Journal:** Taiwan and Japan Conference on Circuits and Systems (TJCAS)
- **Date:** 2025
- **PDF file:** https://noah-site.netlify.app/uploads/tjcas_gnn_trajectory_reconstruction.pdf
- **Abstract/Excerpt:** FPGA-accelerated GNN pipeline for HL-LHC exceeding latency and throughput requirements.

**3. A High-Performance Implementation of GNN-Based Trajectory Reconstruction on FPGA**
- **Authors:** Yun-Chen Yang, Hao-Chun Liang, Bo-Cheng Lai
- **Venue/Journal:** VLSI Design / CAD Symposium
- **Date:** 2025
- **PDF file:** https://noah-site.netlify.app/uploads/gnn_trajectory_reconstruction.pdf
- **Abstract/Excerpt:** FPGA-accelerated GNN pipeline for HL-LHC exceeding latency and throughput requirements.

### Talks

**1. Real-Time GPU Kalman-Filter Tracking via Kernel Refactoring and INT8 Surrogates for High-Luminosity Colliders**
- **Event/Venue:** Fast Machine Learning for Science Conference 2025
- **Date:** 2025
- **Location:** CERN / Hybrid
- **Description:** Speaker: Mr Hao-Chun Liang

### Portfolio Projects

**1. traccc Optimization**
- **Description:** Optimizing GPU algorithms in traccc to enhance performance and address computational challenges in particle trajectory reconstruction for the High-Luminosity Large Hadron Collider (HL-LHC).
- **Link:**

---

## 11. Files to Upload

- **Profile photo:** https://noah-site.netlify.app/author/hao-chun-liang/avatar_hu16973994667164585547.jpg
- **CV/Resume PDF:** https://noah-site.netlify.app/uploads/resume.pdf
- **Publication PDFs:** (See links in Publications section above)
- **Presentation slides:**
- **Custom favicon:**

---

## 12. Optional Preferences

- **Preferred color theme:** Default
- **Enable dark mode toggle:** Yes
- **Enable comments on posts:** No
- **Google Analytics ID:**
- **Preferred language/locale:** en-US