Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Tue Nov 06 15:44:06 2018
| Host         : IFI-WESTPORT running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab4_top_timing_summary_routed.rpt -rpx lab4_top_timing_summary_routed.rpx
| Design       : lab4_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 45 register/latch pins with no clock driven by root clock pin: pos_seq7_ctrl_0/CRU_0/clkdiv_0/mclk_cnt_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 89 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.958        0.000                      0                 5541        0.053        0.000                      0                 5541        3.750        0.000                       0                  2720  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                    ------------       ----------      --------------
clk_fpga_0                                                               {0.000 5.000}      10.000          100.000         
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          
mclk                                                                     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                     3.281        0.000                      0                 1703        0.053        0.000                      0                 1703        4.020        0.000                       0                   851  
dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.058        0.000                      0                  692        0.094        0.000                      0                  692       15.250        0.000                       0                   383  
mclk                                                                           2.958        0.000                      0                 2489        0.056        0.000                      0                 2489        3.750        0.000                       0                  1486  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mclk          clk_fpga_0          5.303        0.000                      0                   33        0.281        0.000                      0                   33  
clk_fpga_0    mclk                3.988        0.000                      0                  247        0.053        0.000                      0                  247  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                               From Clock                                                               To Clock                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                               ----------                                                               --------                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                        clk_fpga_0                                                               clk_fpga_0                                                                     4.671        0.000                      0                  190        0.699        0.000                      0                  190  
**async_default**                                                        dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.389        0.000                      0                  100        0.353        0.000                      0                  100  
**async_default**                                                        mclk                                                                     mclk                                                                           5.837        0.000                      0                  275        0.295        0.000                      0                  275  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_arready_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.473ns  (logic 1.064ns (16.438%)  route 5.409ns (83.562%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.694     2.988    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X28Y85         FDRE                                         r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=12, routed)          2.126     5.570    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.124     5.694 r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=4, routed)           1.490     7.184    lab4processor_0/in0[1]
    SLICE_X35Y102        LUT2 (Prop_lut2_I0_O)        0.152     7.336 r  lab4processor_0/FSM_sequential_fsm_state[3]_i_4/O
                         net (fo=2, routed)           0.536     7.873    axi4pifb_0/ack_2pif_s2_reg_1
    SLICE_X34Y102        LUT6 (Prop_lut6_I4_O)        0.332     8.205 r  axi4pifb_0/axi_araddr[25]_i_1/O
                         net (fo=25, routed)          1.256     9.461    axi4pifb_0/axi_arready
    SLICE_X31Y85         FDCE                                         r  axi4pifb_0/axi_arready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.520    12.699    axi4pifb_0/ACLK
    SLICE_X31Y85         FDCE                                         r  axi4pifb_0/axi_arready_reg/C
                         clock pessimism              0.264    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X31Y85         FDCE (Setup_fdce_C_D)       -0.067    12.742    axi4pifb_0/axi_arready_reg
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.346ns  (required time - arrival time)
  Source:                 lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_araddr_reg[10]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 1.064ns (16.962%)  route 5.209ns (83.038%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.694     2.988    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X28Y85         FDRE                                         r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=12, routed)          2.126     5.570    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.124     5.694 r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=4, routed)           1.490     7.184    lab4processor_0/in0[1]
    SLICE_X35Y102        LUT2 (Prop_lut2_I0_O)        0.152     7.336 r  lab4processor_0/FSM_sequential_fsm_state[3]_i_4/O
                         net (fo=2, routed)           0.536     7.873    axi4pifb_0/ack_2pif_s2_reg_1
    SLICE_X34Y102        LUT6 (Prop_lut6_I4_O)        0.332     8.205 r  axi4pifb_0/axi_araddr[25]_i_1/O
                         net (fo=25, routed)          1.056     9.261    axi4pifb_0/axi_arready
    SLICE_X31Y90         FDPE                                         r  axi4pifb_0/axi_araddr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.523    12.702    axi4pifb_0/ACLK
    SLICE_X31Y90         FDPE                                         r  axi4pifb_0/axi_araddr_reg[10]/C
                         clock pessimism              0.264    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X31Y90         FDPE (Setup_fdpe_C_CE)      -0.205    12.607    axi4pifb_0/axi_araddr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.607    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                  3.346    

Slack (MET) :             3.346ns  (required time - arrival time)
  Source:                 lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_araddr_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 1.064ns (16.962%)  route 5.209ns (83.038%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.694     2.988    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X28Y85         FDRE                                         r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=12, routed)          2.126     5.570    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.124     5.694 r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=4, routed)           1.490     7.184    lab4processor_0/in0[1]
    SLICE_X35Y102        LUT2 (Prop_lut2_I0_O)        0.152     7.336 r  lab4processor_0/FSM_sequential_fsm_state[3]_i_4/O
                         net (fo=2, routed)           0.536     7.873    axi4pifb_0/ack_2pif_s2_reg_1
    SLICE_X34Y102        LUT6 (Prop_lut6_I4_O)        0.332     8.205 r  axi4pifb_0/axi_araddr[25]_i_1/O
                         net (fo=25, routed)          1.056     9.261    axi4pifb_0/axi_arready
    SLICE_X31Y90         FDPE                                         r  axi4pifb_0/axi_araddr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.523    12.702    axi4pifb_0/ACLK
    SLICE_X31Y90         FDPE                                         r  axi4pifb_0/axi_araddr_reg[6]/C
                         clock pessimism              0.264    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X31Y90         FDPE (Setup_fdpe_C_CE)      -0.205    12.607    axi4pifb_0/axi_araddr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.607    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                  3.346    

Slack (MET) :             3.346ns  (required time - arrival time)
  Source:                 lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_araddr_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 1.064ns (16.962%)  route 5.209ns (83.038%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.694     2.988    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X28Y85         FDRE                                         r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=12, routed)          2.126     5.570    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.124     5.694 r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=4, routed)           1.490     7.184    lab4processor_0/in0[1]
    SLICE_X35Y102        LUT2 (Prop_lut2_I0_O)        0.152     7.336 r  lab4processor_0/FSM_sequential_fsm_state[3]_i_4/O
                         net (fo=2, routed)           0.536     7.873    axi4pifb_0/ack_2pif_s2_reg_1
    SLICE_X34Y102        LUT6 (Prop_lut6_I4_O)        0.332     8.205 r  axi4pifb_0/axi_araddr[25]_i_1/O
                         net (fo=25, routed)          1.056     9.261    axi4pifb_0/axi_arready
    SLICE_X31Y90         FDPE                                         r  axi4pifb_0/axi_araddr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.523    12.702    axi4pifb_0/ACLK
    SLICE_X31Y90         FDPE                                         r  axi4pifb_0/axi_araddr_reg[7]/C
                         clock pessimism              0.264    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X31Y90         FDPE (Setup_fdpe_C_CE)      -0.205    12.607    axi4pifb_0/axi_araddr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.607    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                  3.346    

Slack (MET) :             3.346ns  (required time - arrival time)
  Source:                 lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_araddr_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 1.064ns (16.962%)  route 5.209ns (83.038%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.694     2.988    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X28Y85         FDRE                                         r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=12, routed)          2.126     5.570    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.124     5.694 r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=4, routed)           1.490     7.184    lab4processor_0/in0[1]
    SLICE_X35Y102        LUT2 (Prop_lut2_I0_O)        0.152     7.336 r  lab4processor_0/FSM_sequential_fsm_state[3]_i_4/O
                         net (fo=2, routed)           0.536     7.873    axi4pifb_0/ack_2pif_s2_reg_1
    SLICE_X34Y102        LUT6 (Prop_lut6_I4_O)        0.332     8.205 r  axi4pifb_0/axi_araddr[25]_i_1/O
                         net (fo=25, routed)          1.056     9.261    axi4pifb_0/axi_arready
    SLICE_X31Y90         FDPE                                         r  axi4pifb_0/axi_araddr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.523    12.702    axi4pifb_0/ACLK
    SLICE_X31Y90         FDPE                                         r  axi4pifb_0/axi_araddr_reg[8]/C
                         clock pessimism              0.264    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X31Y90         FDPE (Setup_fdpe_C_CE)      -0.205    12.607    axi4pifb_0/axi_araddr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.607    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                  3.346    

Slack (MET) :             3.358ns  (required time - arrival time)
  Source:                 lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_araddr_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 1.064ns (16.996%)  route 5.196ns (83.004%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.694     2.988    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X28Y85         FDRE                                         r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=12, routed)          2.126     5.570    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.124     5.694 r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=4, routed)           1.490     7.184    lab4processor_0/in0[1]
    SLICE_X35Y102        LUT2 (Prop_lut2_I0_O)        0.152     7.336 r  lab4processor_0/FSM_sequential_fsm_state[3]_i_4/O
                         net (fo=2, routed)           0.536     7.873    axi4pifb_0/ack_2pif_s2_reg_1
    SLICE_X34Y102        LUT6 (Prop_lut6_I4_O)        0.332     8.205 r  axi4pifb_0/axi_araddr[25]_i_1/O
                         net (fo=25, routed)          1.044     9.248    axi4pifb_0/axi_arready
    SLICE_X28Y88         FDPE                                         r  axi4pifb_0/axi_araddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.522    12.701    axi4pifb_0/ACLK
    SLICE_X28Y88         FDPE                                         r  axi4pifb_0/axi_araddr_reg[2]/C
                         clock pessimism              0.264    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X28Y88         FDPE (Setup_fdpe_C_CE)      -0.205    12.606    axi4pifb_0/axi_araddr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  3.358    

Slack (MET) :             3.358ns  (required time - arrival time)
  Source:                 lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_araddr_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 1.064ns (16.996%)  route 5.196ns (83.004%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.694     2.988    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X28Y85         FDRE                                         r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=12, routed)          2.126     5.570    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.124     5.694 r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=4, routed)           1.490     7.184    lab4processor_0/in0[1]
    SLICE_X35Y102        LUT2 (Prop_lut2_I0_O)        0.152     7.336 r  lab4processor_0/FSM_sequential_fsm_state[3]_i_4/O
                         net (fo=2, routed)           0.536     7.873    axi4pifb_0/ack_2pif_s2_reg_1
    SLICE_X34Y102        LUT6 (Prop_lut6_I4_O)        0.332     8.205 r  axi4pifb_0/axi_araddr[25]_i_1/O
                         net (fo=25, routed)          1.044     9.248    axi4pifb_0/axi_arready
    SLICE_X28Y88         FDPE                                         r  axi4pifb_0/axi_araddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.522    12.701    axi4pifb_0/ACLK
    SLICE_X28Y88         FDPE                                         r  axi4pifb_0/axi_araddr_reg[3]/C
                         clock pessimism              0.264    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X28Y88         FDPE (Setup_fdpe_C_CE)      -0.205    12.606    axi4pifb_0/axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  3.358    

Slack (MET) :             3.358ns  (required time - arrival time)
  Source:                 lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_araddr_reg[5]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 1.064ns (16.996%)  route 5.196ns (83.004%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.694     2.988    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X28Y85         FDRE                                         r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=12, routed)          2.126     5.570    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.124     5.694 r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=4, routed)           1.490     7.184    lab4processor_0/in0[1]
    SLICE_X35Y102        LUT2 (Prop_lut2_I0_O)        0.152     7.336 r  lab4processor_0/FSM_sequential_fsm_state[3]_i_4/O
                         net (fo=2, routed)           0.536     7.873    axi4pifb_0/ack_2pif_s2_reg_1
    SLICE_X34Y102        LUT6 (Prop_lut6_I4_O)        0.332     8.205 r  axi4pifb_0/axi_araddr[25]_i_1/O
                         net (fo=25, routed)          1.044     9.248    axi4pifb_0/axi_arready
    SLICE_X28Y88         FDPE                                         r  axi4pifb_0/axi_araddr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.522    12.701    axi4pifb_0/ACLK
    SLICE_X28Y88         FDPE                                         r  axi4pifb_0/axi_araddr_reg[5]/C
                         clock pessimism              0.264    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X28Y88         FDPE (Setup_fdpe_C_CE)      -0.205    12.606    axi4pifb_0/axi_araddr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.606    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  3.358    

Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_araddr_reg[11]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.064ns (17.070%)  route 5.169ns (82.930%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.694     2.988    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X28Y85         FDRE                                         r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=12, routed)          2.126     5.570    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.124     5.694 r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=4, routed)           1.490     7.184    lab4processor_0/in0[1]
    SLICE_X35Y102        LUT2 (Prop_lut2_I0_O)        0.152     7.336 r  lab4processor_0/FSM_sequential_fsm_state[3]_i_4/O
                         net (fo=2, routed)           0.536     7.873    axi4pifb_0/ack_2pif_s2_reg_1
    SLICE_X34Y102        LUT6 (Prop_lut6_I4_O)        0.332     8.205 r  axi4pifb_0/axi_araddr[25]_i_1/O
                         net (fo=25, routed)          1.016     9.221    axi4pifb_0/axi_arready
    SLICE_X30Y91         FDPE                                         r  axi4pifb_0/axi_araddr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.524    12.703    axi4pifb_0/ACLK
    SLICE_X30Y91         FDPE                                         r  axi4pifb_0/axi_araddr_reg[11]/C
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X30Y91         FDPE (Setup_fdpe_C_CE)      -0.169    12.644    axi4pifb_0/axi_araddr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.644    
                         arrival time                          -9.221    
  -------------------------------------------------------------------
                         slack                                  3.423    

Slack (MET) :             3.423ns  (required time - arrival time)
  Source:                 lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_araddr_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 1.064ns (17.070%)  route 5.169ns (82.930%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.694     2.988    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X28Y85         FDRE                                         r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.456     3.444 r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/Q
                         net (fo=12, routed)          2.126     5.570    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0
    SLICE_X31Y86         LUT2 (Prop_lut2_I0_O)        0.124     5.694 r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arvalid_INST_0/O
                         net (fo=4, routed)           1.490     7.184    lab4processor_0/in0[1]
    SLICE_X35Y102        LUT2 (Prop_lut2_I0_O)        0.152     7.336 r  lab4processor_0/FSM_sequential_fsm_state[3]_i_4/O
                         net (fo=2, routed)           0.536     7.873    axi4pifb_0/ack_2pif_s2_reg_1
    SLICE_X34Y102        LUT6 (Prop_lut6_I4_O)        0.332     8.205 r  axi4pifb_0/axi_araddr[25]_i_1/O
                         net (fo=25, routed)          1.016     9.221    axi4pifb_0/axi_arready
    SLICE_X30Y91         FDPE                                         r  axi4pifb_0/axi_araddr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.524    12.703    axi4pifb_0/ACLK
    SLICE_X30Y91         FDPE                                         r  axi4pifb_0/axi_araddr_reg[4]/C
                         clock pessimism              0.264    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X30Y91         FDPE (Setup_fdpe_C_CE)      -0.169    12.644    axi4pifb_0/axi_araddr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.644    
                         arrival time                          -9.221    
  -------------------------------------------------------------------
                         slack                                  3.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.572     0.908    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y92         FDRE                                         r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.112     1.161    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X26Y93         SRLC32E                                      r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.843     1.209    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.284     0.925    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.655     0.991    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y103        FDRE                                         r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.116     1.248    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y102        SRL16E                                       r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.930     1.296    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y102        SRL16E                                       r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.288     1.008    
    SLICE_X26Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.191    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 axi4pifb_0/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.558     0.894    axi4pifb_0/ACLK
    SLICE_X35Y94         FDCE                                         r  axi4pifb_0/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y94         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  axi4pifb_0/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           0.115     1.150    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X34Y92         SRLC32E                                      r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.824     1.190    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_lab4_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.909%)  route 0.269ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.556     0.892    axi4pifb_0/ACLK
    SLICE_X32Y88         FDCE                                         r  axi4pifb_0/pif_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.164     1.056 r  axi4pifb_0/pif_wdata_reg[4]/Q
                         net (fo=5, routed)           0.269     1.324    ram_lab4_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y19         RAMB36E1                                     r  ram_lab4_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.868     1.234    ram_lab4_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  ram_lab4_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.281     0.953    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.249    ram_lab4_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 axi4pifb_0/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.730%)  route 0.115ns (41.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.558     0.894    axi4pifb_0/ACLK
    SLICE_X34Y95         FDCE                                         r  axi4pifb_0/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y95         FDCE (Prop_fdce_C_Q)         0.164     1.058 r  axi4pifb_0/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.115     1.173    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y93         SRLC32E                                      r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.825     1.191    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y93         SRLC32E                                      r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.910    
    SLICE_X34Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.093    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 axi4pifb_0/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.441%)  route 0.169ns (54.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.557     0.893    axi4pifb_0/ACLK
    SLICE_X33Y91         FDCE                                         r  axi4pifb_0/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDCE (Prop_fdce_C_Q)         0.141     1.034 r  axi4pifb_0/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.169     1.203    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X34Y91         SRLC32E                                      r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.824     1.190    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.259%)  route 0.178ns (55.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.656     0.992    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.178     1.311    lab4processor_0/design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.885     1.251    lab4processor_0/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.565%)  route 0.183ns (56.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.656     0.992    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.183     1.316    lab4processor_0/design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.885     1.251    lab4processor_0/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.250ns (42.667%)  route 0.336ns (57.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.574     0.910    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[54]/Q
                         net (fo=1, routed)           0.336     1.394    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[54]
    SLICE_X26Y100        LUT3 (Prop_lut3_I2_O)        0.102     1.496 r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[54]_i_1/O
                         net (fo=1, routed)           0.000     1.496    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[54]
    SLICE_X26Y100        FDRE                                         r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.930     1.296    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.131     1.392    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.575     0.911    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.101     1.153    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[12]
    SLICE_X30Y93         SRLC32E                                      r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.844     1.210    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.043    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19    ram_lab4_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19    ram_lab4_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y93    axi4pifb_0/pif_wdata_reg[7]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y93    axi4pifb_0/pif_wdata_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X33Y93    axi4pifb_0/pif_wdata_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X33Y101   axi4pifb_0/pif_we_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y89    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y87    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X29Y87    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y90    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y92    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y93    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y94    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y94    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y94    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y94    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y95    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y95    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y98    lab4processor_0/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.058ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.875ns  (logic 1.499ns (25.517%)  route 4.376ns (74.483%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 36.644 - 33.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.718     4.144    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y95         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.419     4.563 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          2.073     6.636    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X67Y93         LUT5 (Prop_lut5_I2_O)        0.299     6.935 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.820     7.755    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.879 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     7.879    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.412 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.483     9.895    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X63Y93         LUT5 (Prop_lut5_I3_O)        0.124    10.019 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    10.019    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X63Y93         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.543    36.644    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y93         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.439    37.083    
                         clock uncertainty           -0.035    37.048    
    SLICE_X63Y93         FDRE (Setup_fdre_C_D)        0.029    37.077    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.077    
                         arrival time                         -10.019    
  -------------------------------------------------------------------
                         slack                                 27.058    

Slack (MET) :             27.061ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.838ns  (logic 1.211ns (20.742%)  route 4.627ns (79.258%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 36.642 - 33.000 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.716     4.142    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X56Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.419     4.561 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[3]/Q
                         net (fo=2, routed)           1.004     5.566    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_bit_count_reg[3][3]
    SLICE_X56Y97         LUT6 (Prop_lut6_I1_O)        0.296     5.862 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.809     6.670    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X56Y98         LUT3 (Prop_lut3_I2_O)        0.124     6.794 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.855     7.649    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X57Y97         LUT4 (Prop_lut4_I1_O)        0.124     7.773 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.944     8.717    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X56Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.841 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.159     9.000    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X56Y93         LUT6 (Prop_lut6_I0_O)        0.124     9.124 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.857     9.981    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[1]
    SLICE_X57Y97         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.541    36.642    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X57Y97         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.478    37.120    
                         clock uncertainty           -0.035    37.085    
    SLICE_X57Y97         FDPE (Setup_fdpe_C_D)       -0.043    37.042    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         37.042    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                 27.061    

Slack (MET) :             27.223ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.709ns  (logic 1.499ns (26.255%)  route 4.210ns (73.745%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 36.644 - 33.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.718     4.144    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y95         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.419     4.563 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          2.073     6.636    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X67Y93         LUT5 (Prop_lut5_I2_O)        0.299     6.935 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.820     7.755    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.879 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     7.879    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.412 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.317     9.730    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X61Y94         LUT5 (Prop_lut5_I3_O)        0.124     9.854 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.854    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/p_0_in__0[1]
    SLICE_X61Y94         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.543    36.644    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y94         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[1]/C
                         clock pessimism              0.439    37.083    
                         clock uncertainty           -0.035    37.048    
    SLICE_X61Y94         FDRE (Setup_fdre_C_D)        0.029    37.077    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.077    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                 27.223    

Slack (MET) :             27.223ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 1.499ns (26.246%)  route 4.212ns (73.754%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 36.644 - 33.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.718     4.144    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y95         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.419     4.563 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          2.073     6.636    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X67Y93         LUT5 (Prop_lut5_I2_O)        0.299     6.935 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.820     7.755    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.879 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     7.879    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.412 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.319     9.732    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X61Y94         LUT5 (Prop_lut5_I3_O)        0.124     9.856 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.856    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X61Y94         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.543    36.644    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y94         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.439    37.083    
                         clock uncertainty           -0.035    37.048    
    SLICE_X61Y94         FDRE (Setup_fdre_C_D)        0.031    37.079    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.079    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                 27.223    

Slack (MET) :             27.231ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 1.211ns (21.437%)  route 4.438ns (78.563%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 36.642 - 33.000 ) 
    Source Clock Delay      (SCD):    4.142ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.716     4.142    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X56Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y97         FDRE (Prop_fdre_C_Q)         0.419     4.561 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[3]/Q
                         net (fo=2, routed)           1.004     5.566    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_bit_count_reg[3][3]
    SLICE_X56Y97         LUT6 (Prop_lut6_I1_O)        0.296     5.862 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.809     6.670    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/empty_fwft_i_reg
    SLICE_X56Y98         LUT3 (Prop_lut3_I2_O)        0.124     6.794 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.855     7.649    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X57Y97         LUT4 (Prop_lut4_I1_O)        0.124     7.773 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.944     8.717    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X56Y93         LUT6 (Prop_lut6_I0_O)        0.124     8.841 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.159     9.000    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X56Y93         LUT6 (Prop_lut6_I0_O)        0.124     9.124 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.668     9.792    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[1]
    SLICE_X57Y97         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.541    36.642    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X57Y97         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.478    37.120    
                         clock uncertainty           -0.035    37.085    
    SLICE_X57Y97         FDPE (Setup_fdpe_C_D)       -0.062    37.023    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         37.023    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                 27.231    

Slack (MET) :             27.313ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 1.499ns (26.675%)  route 4.120ns (73.325%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 36.644 - 33.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.718     4.144    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y95         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.419     4.563 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          2.073     6.636    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X67Y93         LUT5 (Prop_lut5_I2_O)        0.299     6.935 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.820     7.755    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.879 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     7.879    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.412 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.227     9.640    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X63Y96         LUT5 (Prop_lut5_I2_O)        0.124     9.764 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.764    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X63Y96         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.543    36.644    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y96         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.439    37.083    
                         clock uncertainty           -0.035    37.048    
    SLICE_X63Y96         FDRE (Setup_fdre_C_D)        0.029    37.077    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.077    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                 27.313    

Slack (MET) :             27.316ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 1.214ns (21.339%)  route 4.475ns (78.661%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.816ns = ( 36.816 - 33.000 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.835     4.261    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X51Y102        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.419     4.680 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/Q
                         net (fo=4, routed)           1.123     5.803    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_reg[2]
    SLICE_X47Y104        LUT4 (Prop_lut4_I0_O)        0.299     6.102 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/iTDO_i_10/O
                         net (fo=1, routed)           0.805     6.907    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_reg[2]
    SLICE_X49Y104        LUT6 (Prop_lut6_I4_O)        0.124     7.031 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/iTDO_i_6/O
                         net (fo=1, routed)           1.139     8.170    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/shift_reg_in_reg[0]
    SLICE_X50Y99         LUT6 (Prop_lut6_I1_O)        0.124     8.294 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/iTDO_i_3/O
                         net (fo=1, routed)           0.958     9.252    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/iTDO_i_3_n_0
    SLICE_X54Y102        LUT6 (Prop_lut6_I0_O)        0.124     9.376 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/iTDO_i_2/O
                         net (fo=1, routed)           0.450     9.826    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_1
    SLICE_X55Y102        LUT6 (Prop_lut6_I5_O)        0.124     9.950 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTDO_i_1/O
                         net (fo=1, routed)           0.000     9.950    dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X55Y102        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.714    36.816    dbg_hub/inst/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X55Y102        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism              0.457    37.272    
                         clock uncertainty           -0.035    37.237    
    SLICE_X55Y102        FDRE (Setup_fdre_C_D)        0.029    37.266    dbg_hub/inst/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         37.266    
                         arrival time                          -9.950    
  -------------------------------------------------------------------
                         slack                                 27.316    

Slack (MET) :             27.390ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 1.499ns (27.037%)  route 4.045ns (72.963%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 36.644 - 33.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.718     4.144    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y95         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.419     4.563 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          2.073     6.636    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X67Y93         LUT5 (Prop_lut5_I2_O)        0.299     6.935 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.820     7.755    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.879 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     7.879    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.412 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.152     9.565    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X61Y94         LUT5 (Prop_lut5_I3_O)        0.124     9.689 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.689    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X61Y94         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.543    36.644    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y94         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.439    37.083    
                         clock uncertainty           -0.035    37.048    
    SLICE_X61Y94         FDRE (Setup_fdre_C_D)        0.031    37.079    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.079    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                 27.390    

Slack (MET) :             27.392ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.541ns  (logic 1.499ns (27.052%)  route 4.042ns (72.948%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 36.644 - 33.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.718     4.144    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y95         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.419     4.563 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          2.073     6.636    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X67Y93         LUT5 (Prop_lut5_I2_O)        0.299     6.935 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.820     7.755    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.879 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     7.879    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.412 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.149     9.562    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X63Y94         LUT5 (Prop_lut5_I1_O)        0.124     9.686 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.686    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X63Y94         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.543    36.644    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X63Y94         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.439    37.083    
                         clock uncertainty           -0.035    37.048    
    SLICE_X63Y94         FDRE (Setup_fdre_C_D)        0.029    37.077    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.077    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                 27.392    

Slack (MET) :             27.423ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 1.499ns (26.954%)  route 4.062ns (73.046%))
  Logic Levels:           4  (CARRY4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 36.644 - 33.000 ) 
    Source Clock Delay      (SCD):    4.144ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.718     4.144    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y95         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.419     4.563 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=42, routed)          2.073     6.636    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X67Y93         LUT5 (Prop_lut5_I2_O)        0.299     6.935 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_9/O
                         net (fo=2, routed)           0.820     7.755    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/curid[23]
    SLICE_X66Y94         LUT6 (Prop_lut6_I1_O)        0.124     7.879 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7/O
                         net (fo=1, routed)           0.000     7.879    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_7_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.412 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=17, routed)          1.169     9.582    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X62Y95         LUT5 (Prop_lut5_I3_O)        0.124     9.706 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.706    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/p_0_in__0[0]
    SLICE_X62Y95         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.543    36.644    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y95         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]/C
                         clock pessimism              0.439    37.083    
                         clock uncertainty           -0.035    37.048    
    SLICE_X62Y95         FDRE (Setup_fdre_C_D)        0.081    37.129    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.129    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                 27.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.559     1.621    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X45Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDCE (Prop_fdce_C_Q)         0.141     1.762 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.113     1.875    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X46Y97         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.827     2.026    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y97         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.389     1.637    
    SLICE_X46Y97         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.781    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.423%)  route 0.123ns (46.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.559     1.621    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y98         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDCE (Prop_fdce_C_Q)         0.141     1.762 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.123     1.885    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X46Y98         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.827     2.026    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X46Y98         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.392     1.634    
    SLICE_X46Y98         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.781    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.836%)  route 0.262ns (67.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.637     1.700    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X51Y102        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y102        FDRE (Prop_fdre_C_Q)         0.128     1.828 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/Q
                         net (fo=4, routed)           0.262     2.089    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_reg[2]
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.912     2.111    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X47Y104        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
                         clock pessimism             -0.146     1.966    
    SLICE_X47Y104        FDRE (Hold_fdre_C_D)         0.013     1.979    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.753%)  route 0.112ns (44.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.559     1.621    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X45Y97         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y97         FDCE (Prop_fdce_C_Q)         0.141     1.762 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.112     1.874    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X46Y97         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.827     2.026    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y97         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.389     1.637    
    SLICE_X46Y97         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.761    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.559     1.621    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X47Y98         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y98         FDCE (Prop_fdce_C_Q)         0.141     1.762 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.112     1.874    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X46Y98         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.827     2.026    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X46Y98         RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.392     1.634    
    SLICE_X46Y98         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     1.754    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.853%)  route 0.186ns (53.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.637     1.700    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X50Y102        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.164     1.864 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/Q
                         net (fo=3, routed)           0.186     2.050    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp
    SLICE_X49Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.913     2.112    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X49Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
                         clock pessimism             -0.146     1.967    
    SLICE_X49Y101        FDRE (Hold_fdre_C_CE)       -0.039     1.928    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.853%)  route 0.186ns (53.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.146ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.637     1.700    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X50Y102        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.164     1.864 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/Q
                         net (fo=3, routed)           0.186     2.050    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp
    SLICE_X49Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.913     2.112    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X49Y101        FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
                         clock pessimism             -0.146     1.967    
    SLICE_X49Y101        FDRE (Hold_fdre_C_CE)       -0.039     1.928    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.579     1.641    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X59Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y94         FDCE (Prop_fdce_C_Q)         0.141     1.782 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.838    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X59Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.849     2.048    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X59Y94         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.407     1.641    
    SLICE_X59Y94         FDCE (Hold_fdce_C_D)         0.075     1.716    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.667%)  route 0.271ns (59.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.580     1.642    dbg_hub/inst/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X57Y99         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.783 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.080     1.863    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.908 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.191     2.100    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X54Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.934     2.133    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X54Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism             -0.142     1.991    
    SLICE_X54Y102        FDCE (Hold_fdce_C_CE)       -0.016     1.975    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.667%)  route 0.271ns (59.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.580     1.642    dbg_hub/inst/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X57Y99         FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.783 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.080     1.863    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD
    SLICE_X56Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.908 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.191     2.100    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE
    SLICE_X54Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.934     2.133    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X54Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism             -0.142     1.991    
    SLICE_X54Y102        FDCE (Hold_fdce_C_CE)       -0.016     1.975    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y1  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X52Y102  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X52Y102  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X50Y101  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X50Y101  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X56Y95   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X56Y95   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X56Y95   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X56Y95   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X57Y94   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y96   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y96   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y96   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y96   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y96   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y96   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y96   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y96   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y97   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y97   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y97   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y97   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y97   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y97   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y97   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y97   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y97   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y97   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y98   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X46Y98   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack        2.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 lab4_reg_0/pif_regcs_s2_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/reg16_i_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        6.774ns  (logic 0.890ns (13.138%)  route 5.884ns (86.861%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 14.960 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.656     5.418    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X36Y99         FDCE                                         r  lab4_reg_0/pif_regcs_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDCE (Prop_fdce_C_Q)         0.518     5.936 r  lab4_reg_0/pif_regcs_s2_reg/Q
                         net (fo=20, routed)          1.047     6.983    axi4pifb_0/pif_regcs_s2
    SLICE_X32Y98         LUT4 (Prop_lut4_I1_O)        0.124     7.107 r  axi4pifb_0/reg32_i[31]_i_5/O
                         net (fo=36, routed)          1.626     8.733    axi4pifb_0/reg32_i[31]_i_5_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.857 r  axi4pifb_0/reg16_i[15]_i_2/O
                         net (fo=10, routed)          1.044     9.901    axi4pifb_0/reg16_i[15]_i_2_n_0
    SLICE_X33Y94         LUT3 (Prop_lut3_I2_O)        0.124    10.025 r  axi4pifb_0/reg16_i[7]_i_1/O
                         net (fo=8, routed)           2.168    12.192    lab4_reg_0/pif_we_i_reg[0]_2[0]
    SLICE_X34Y86         FDCE                                         r  lab4_reg_0/reg16_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.478    14.960    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X34Y86         FDCE                                         r  lab4_reg_0/reg16_i_reg[0]/C
                         clock pessimism              0.394    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X34Y86         FDCE (Setup_fdce_C_CE)      -0.169    15.150    lab4_reg_0/reg16_i_reg[0]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -12.192    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 lab4_reg_0/pif_regcs_s2_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/reg16_i_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        6.774ns  (logic 0.890ns (13.138%)  route 5.884ns (86.861%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 14.960 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.656     5.418    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X36Y99         FDCE                                         r  lab4_reg_0/pif_regcs_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDCE (Prop_fdce_C_Q)         0.518     5.936 r  lab4_reg_0/pif_regcs_s2_reg/Q
                         net (fo=20, routed)          1.047     6.983    axi4pifb_0/pif_regcs_s2
    SLICE_X32Y98         LUT4 (Prop_lut4_I1_O)        0.124     7.107 r  axi4pifb_0/reg32_i[31]_i_5/O
                         net (fo=36, routed)          1.626     8.733    axi4pifb_0/reg32_i[31]_i_5_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.857 r  axi4pifb_0/reg16_i[15]_i_2/O
                         net (fo=10, routed)          1.044     9.901    axi4pifb_0/reg16_i[15]_i_2_n_0
    SLICE_X33Y94         LUT3 (Prop_lut3_I2_O)        0.124    10.025 r  axi4pifb_0/reg16_i[7]_i_1/O
                         net (fo=8, routed)           2.168    12.192    lab4_reg_0/pif_we_i_reg[0]_2[0]
    SLICE_X34Y86         FDCE                                         r  lab4_reg_0/reg16_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.478    14.960    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X34Y86         FDCE                                         r  lab4_reg_0/reg16_i_reg[1]/C
                         clock pessimism              0.394    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X34Y86         FDCE (Setup_fdce_C_CE)      -0.169    15.150    lab4_reg_0/reg16_i_reg[1]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -12.192    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 lab4_reg_0/pif_regcs_s2_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/reg16_i_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        6.774ns  (logic 0.890ns (13.138%)  route 5.884ns (86.861%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 14.960 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.656     5.418    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X36Y99         FDCE                                         r  lab4_reg_0/pif_regcs_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDCE (Prop_fdce_C_Q)         0.518     5.936 r  lab4_reg_0/pif_regcs_s2_reg/Q
                         net (fo=20, routed)          1.047     6.983    axi4pifb_0/pif_regcs_s2
    SLICE_X32Y98         LUT4 (Prop_lut4_I1_O)        0.124     7.107 r  axi4pifb_0/reg32_i[31]_i_5/O
                         net (fo=36, routed)          1.626     8.733    axi4pifb_0/reg32_i[31]_i_5_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.857 r  axi4pifb_0/reg16_i[15]_i_2/O
                         net (fo=10, routed)          1.044     9.901    axi4pifb_0/reg16_i[15]_i_2_n_0
    SLICE_X33Y94         LUT3 (Prop_lut3_I2_O)        0.124    10.025 r  axi4pifb_0/reg16_i[7]_i_1/O
                         net (fo=8, routed)           2.168    12.192    lab4_reg_0/pif_we_i_reg[0]_2[0]
    SLICE_X34Y86         FDCE                                         r  lab4_reg_0/reg16_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.478    14.960    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X34Y86         FDCE                                         r  lab4_reg_0/reg16_i_reg[4]/C
                         clock pessimism              0.394    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X34Y86         FDCE (Setup_fdce_C_CE)      -0.169    15.150    lab4_reg_0/reg16_i_reg[4]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -12.192    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 lab4_reg_0/pif_regcs_s2_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/reg16_i_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        6.774ns  (logic 0.890ns (13.138%)  route 5.884ns (86.861%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 14.960 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.656     5.418    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X36Y99         FDCE                                         r  lab4_reg_0/pif_regcs_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDCE (Prop_fdce_C_Q)         0.518     5.936 r  lab4_reg_0/pif_regcs_s2_reg/Q
                         net (fo=20, routed)          1.047     6.983    axi4pifb_0/pif_regcs_s2
    SLICE_X32Y98         LUT4 (Prop_lut4_I1_O)        0.124     7.107 r  axi4pifb_0/reg32_i[31]_i_5/O
                         net (fo=36, routed)          1.626     8.733    axi4pifb_0/reg32_i[31]_i_5_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.857 r  axi4pifb_0/reg16_i[15]_i_2/O
                         net (fo=10, routed)          1.044     9.901    axi4pifb_0/reg16_i[15]_i_2_n_0
    SLICE_X33Y94         LUT3 (Prop_lut3_I2_O)        0.124    10.025 r  axi4pifb_0/reg16_i[7]_i_1/O
                         net (fo=8, routed)           2.168    12.192    lab4_reg_0/pif_we_i_reg[0]_2[0]
    SLICE_X34Y86         FDCE                                         r  lab4_reg_0/reg16_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.478    14.960    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X34Y86         FDCE                                         r  lab4_reg_0/reg16_i_reg[7]/C
                         clock pessimism              0.394    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X34Y86         FDCE (Setup_fdce_C_CE)      -0.169    15.150    lab4_reg_0/reg16_i_reg[7]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -12.192    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             3.085ns  (required time - arrival time)
  Source:                 lab4_reg_0/pif_regcs_s2_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rwtest_i_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        6.483ns  (logic 0.916ns (14.130%)  route 5.567ns (85.870%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.656     5.418    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X36Y99         FDCE                                         r  lab4_reg_0/pif_regcs_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDCE (Prop_fdce_C_Q)         0.518     5.936 r  lab4_reg_0/pif_regcs_s2_reg/Q
                         net (fo=20, routed)          1.047     6.983    axi4pifb_0/pif_regcs_s2
    SLICE_X32Y98         LUT4 (Prop_lut4_I1_O)        0.124     7.107 r  axi4pifb_0/reg32_i[31]_i_5/O
                         net (fo=36, routed)          1.495     8.602    axi4pifb_0/reg32_i[31]_i_5_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.726 r  axi4pifb_0/rwtest_i[31]_i_2/O
                         net (fo=36, routed)          1.506    10.233    axi4pifb_0/rwtest_i[31]_i_2_n_0
    SLICE_X37Y94         LUT3 (Prop_lut3_I2_O)        0.150    10.383 r  axi4pifb_0/rwtest_i[15]_i_1/O
                         net (fo=8, routed)           1.519    11.901    lab4_reg_0/pif_we_i_reg[0]_0[1]
    SLICE_X38Y94         FDCE                                         r  lab4_reg_0/rwtest_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.482    14.964    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X38Y94         FDCE                                         r  lab4_reg_0/rwtest_i_reg[9]/C
                         clock pessimism              0.428    15.392    
                         clock uncertainty           -0.035    15.357    
    SLICE_X38Y94         FDCE (Setup_fdce_C_CE)      -0.371    14.986    lab4_reg_0/rwtest_i_reg[9]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -11.901    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 lab4_reg_0/pif_regcs_s2_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rwtest_i_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 0.890ns (13.590%)  route 5.659ns (86.410%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 14.960 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.656     5.418    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X36Y99         FDCE                                         r  lab4_reg_0/pif_regcs_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDCE (Prop_fdce_C_Q)         0.518     5.936 r  lab4_reg_0/pif_regcs_s2_reg/Q
                         net (fo=20, routed)          1.047     6.983    axi4pifb_0/pif_regcs_s2
    SLICE_X32Y98         LUT4 (Prop_lut4_I1_O)        0.124     7.107 r  axi4pifb_0/reg32_i[31]_i_5/O
                         net (fo=36, routed)          1.495     8.602    axi4pifb_0/reg32_i[31]_i_5_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.726 r  axi4pifb_0/rwtest_i[31]_i_2/O
                         net (fo=36, routed)          1.537    10.263    axi4pifb_0/rwtest_i[31]_i_2_n_0
    SLICE_X35Y90         LUT3 (Prop_lut3_I2_O)        0.124    10.387 r  axi4pifb_0/rwtest_i[7]_i_1/O
                         net (fo=8, routed)           1.580    11.967    lab4_reg_0/pif_we_i_reg[0]_0[0]
    SLICE_X34Y85         FDCE                                         r  lab4_reg_0/rwtest_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.478    14.960    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X34Y85         FDCE                                         r  lab4_reg_0/rwtest_i_reg[6]/C
                         clock pessimism              0.394    15.354    
                         clock uncertainty           -0.035    15.319    
    SLICE_X34Y85         FDCE (Setup_fdce_C_CE)      -0.169    15.150    lab4_reg_0/rwtest_i_reg[6]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -11.967    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 lab4_reg_0/pif_regcs_s2_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rwtest_i_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        6.346ns  (logic 0.916ns (14.434%)  route 5.430ns (85.566%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.656     5.418    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X36Y99         FDCE                                         r  lab4_reg_0/pif_regcs_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDCE (Prop_fdce_C_Q)         0.518     5.936 r  lab4_reg_0/pif_regcs_s2_reg/Q
                         net (fo=20, routed)          1.047     6.983    axi4pifb_0/pif_regcs_s2
    SLICE_X32Y98         LUT4 (Prop_lut4_I1_O)        0.124     7.107 r  axi4pifb_0/reg32_i[31]_i_5/O
                         net (fo=36, routed)          1.495     8.602    axi4pifb_0/reg32_i[31]_i_5_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.726 r  axi4pifb_0/rwtest_i[31]_i_2/O
                         net (fo=36, routed)          1.506    10.233    axi4pifb_0/rwtest_i[31]_i_2_n_0
    SLICE_X37Y94         LUT3 (Prop_lut3_I2_O)        0.150    10.383 r  axi4pifb_0/rwtest_i[15]_i_1/O
                         net (fo=8, routed)           1.382    11.764    lab4_reg_0/pif_we_i_reg[0]_0[1]
    SLICE_X37Y95         FDCE                                         r  lab4_reg_0/rwtest_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.482    14.964    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X37Y95         FDCE                                         r  lab4_reg_0/rwtest_i_reg[10]/C
                         clock pessimism              0.428    15.392    
                         clock uncertainty           -0.035    15.357    
    SLICE_X37Y95         FDCE (Setup_fdce_C_CE)      -0.407    14.950    lab4_reg_0/rwtest_i_reg[10]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -11.764    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 lab4_reg_0/pif_regcs_s2_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rwtest_i_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        6.346ns  (logic 0.916ns (14.434%)  route 5.430ns (85.566%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.656     5.418    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X36Y99         FDCE                                         r  lab4_reg_0/pif_regcs_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDCE (Prop_fdce_C_Q)         0.518     5.936 r  lab4_reg_0/pif_regcs_s2_reg/Q
                         net (fo=20, routed)          1.047     6.983    axi4pifb_0/pif_regcs_s2
    SLICE_X32Y98         LUT4 (Prop_lut4_I1_O)        0.124     7.107 r  axi4pifb_0/reg32_i[31]_i_5/O
                         net (fo=36, routed)          1.495     8.602    axi4pifb_0/reg32_i[31]_i_5_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.726 r  axi4pifb_0/rwtest_i[31]_i_2/O
                         net (fo=36, routed)          1.506    10.233    axi4pifb_0/rwtest_i[31]_i_2_n_0
    SLICE_X37Y94         LUT3 (Prop_lut3_I2_O)        0.150    10.383 r  axi4pifb_0/rwtest_i[15]_i_1/O
                         net (fo=8, routed)           1.382    11.764    lab4_reg_0/pif_we_i_reg[0]_0[1]
    SLICE_X37Y95         FDCE                                         r  lab4_reg_0/rwtest_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.482    14.964    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X37Y95         FDCE                                         r  lab4_reg_0/rwtest_i_reg[11]/C
                         clock pessimism              0.428    15.392    
                         clock uncertainty           -0.035    15.357    
    SLICE_X37Y95         FDCE (Setup_fdce_C_CE)      -0.407    14.950    lab4_reg_0/rwtest_i_reg[11]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -11.764    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 lab4_reg_0/pif_regcs_s2_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rwtest_i_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        6.346ns  (logic 0.916ns (14.434%)  route 5.430ns (85.566%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.656     5.418    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X36Y99         FDCE                                         r  lab4_reg_0/pif_regcs_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDCE (Prop_fdce_C_Q)         0.518     5.936 r  lab4_reg_0/pif_regcs_s2_reg/Q
                         net (fo=20, routed)          1.047     6.983    axi4pifb_0/pif_regcs_s2
    SLICE_X32Y98         LUT4 (Prop_lut4_I1_O)        0.124     7.107 r  axi4pifb_0/reg32_i[31]_i_5/O
                         net (fo=36, routed)          1.495     8.602    axi4pifb_0/reg32_i[31]_i_5_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.726 r  axi4pifb_0/rwtest_i[31]_i_2/O
                         net (fo=36, routed)          1.506    10.233    axi4pifb_0/rwtest_i[31]_i_2_n_0
    SLICE_X37Y94         LUT3 (Prop_lut3_I2_O)        0.150    10.383 r  axi4pifb_0/rwtest_i[15]_i_1/O
                         net (fo=8, routed)           1.382    11.764    lab4_reg_0/pif_we_i_reg[0]_0[1]
    SLICE_X37Y95         FDCE                                         r  lab4_reg_0/rwtest_i_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.482    14.964    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X37Y95         FDCE                                         r  lab4_reg_0/rwtest_i_reg[12]/C
                         clock pessimism              0.428    15.392    
                         clock uncertainty           -0.035    15.357    
    SLICE_X37Y95         FDCE (Setup_fdce_C_CE)      -0.407    14.950    lab4_reg_0/rwtest_i_reg[12]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -11.764    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.186ns  (required time - arrival time)
  Source:                 lab4_reg_0/pif_regcs_s2_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rwtest_i_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        6.346ns  (logic 0.916ns (14.434%)  route 5.430ns (85.566%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.656     5.418    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X36Y99         FDCE                                         r  lab4_reg_0/pif_regcs_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDCE (Prop_fdce_C_Q)         0.518     5.936 r  lab4_reg_0/pif_regcs_s2_reg/Q
                         net (fo=20, routed)          1.047     6.983    axi4pifb_0/pif_regcs_s2
    SLICE_X32Y98         LUT4 (Prop_lut4_I1_O)        0.124     7.107 r  axi4pifb_0/reg32_i[31]_i_5/O
                         net (fo=36, routed)          1.495     8.602    axi4pifb_0/reg32_i[31]_i_5_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.726 r  axi4pifb_0/rwtest_i[31]_i_2/O
                         net (fo=36, routed)          1.506    10.233    axi4pifb_0/rwtest_i[31]_i_2_n_0
    SLICE_X37Y94         LUT3 (Prop_lut3_I2_O)        0.150    10.383 r  axi4pifb_0/rwtest_i[15]_i_1/O
                         net (fo=8, routed)           1.382    11.764    lab4_reg_0/pif_we_i_reg[0]_0[1]
    SLICE_X37Y95         FDCE                                         r  lab4_reg_0/rwtest_i_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.482    14.964    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X37Y95         FDCE                                         r  lab4_reg_0/rwtest_i_reg[13]/C
                         clock pessimism              0.428    15.392    
                         clock uncertainty           -0.035    15.357    
    SLICE_X37Y95         FDCE (Setup_fdce_C_CE)      -0.407    14.950    lab4_reg_0/rwtest_i_reg[13]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -11.764    
  -------------------------------------------------------------------
                         slack                                  3.186    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.279ns (65.077%)  route 0.150ns (34.923%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.555     1.502    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X50Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y97         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[8]/Q
                         net (fo=1, routed)           0.150     1.816    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/ctl_reg_reg[16][8]
    SLICE_X49Y97         LUT3 (Prop_lut3_I0_O)        0.045     1.861 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[11]_i_5/O
                         net (fo=1, routed)           0.000     1.861    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[11]_i_5_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.931 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.931    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]_i_1_n_7
    SLICE_X49Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.827     2.021    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X49Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[8]/C
                         clock pessimism             -0.252     1.769    
    SLICE_X49Y97         FDRE (Hold_fdre_C_D)         0.105     1.874    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.128ns (38.279%)  route 0.206ns (61.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.557     1.504    ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X49Y94         FDRE                                         r  ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.128     1.632 r  ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[1]/Q
                         net (fo=1, routed)           0.206     1.838    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/sl_oport0_i[2]
    SLICE_X52Y93         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.822     2.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X52Y93         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]/C
                         clock pessimism             -0.252     1.764    
    SLICE_X52Y93         FDRE (Hold_fdre_C_D)         0.016     1.780    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.878%)  route 0.252ns (64.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.556     1.503    ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X48Y92         FDRE                                         r  ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=20, routed)          0.252     1.896    ILA/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X51Y90         FDRE                                         r  ILA/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.821     2.015    ILA/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X51Y90         FDRE                                         r  ILA/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism             -0.252     1.763    
    SLICE_X51Y90         FDRE (Hold_fdre_C_D)         0.072     1.835    ILA/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.291ns (65.862%)  route 0.151ns (34.138%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.555     1.502    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X51Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[9]/Q
                         net (fo=1, routed)           0.151     1.781    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/ctl_reg_reg[16][9]
    SLICE_X49Y97         LUT3 (Prop_lut3_I0_O)        0.098     1.879 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[11]_i_4/O
                         net (fo=1, routed)           0.000     1.879    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[11]_i_4_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.944 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.944    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[11]_i_1_n_6
    SLICE_X49Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.827     2.021    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X49Y97         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[9]/C
                         clock pessimism             -0.252     1.769    
    SLICE_X49Y97         FDRE (Hold_fdre_C_D)         0.105     1.874    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (36.003%)  route 0.251ns (63.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.556     1.503    ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X48Y92         FDRE                                         r  ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[9]/Q
                         net (fo=20, routed)          0.251     1.895    ILA/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_di_o[9]
    SLICE_X50Y86         FDRE                                         r  ILA/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.817     2.011    ILA/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X50Y86         FDRE                                         r  ILA/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]/C
                         clock pessimism             -0.252     1.759    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.063     1.822    ILA/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.439%)  route 0.257ns (64.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.558     1.505    ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X47Y93         FDRE                                         r  ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[2]/Q
                         net (fo=1, routed)           0.257     1.903    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/sl_oport0_i[3]
    SLICE_X52Y93         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.822     2.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X52Y93         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]/C
                         clock pessimism             -0.252     1.764    
    SLICE_X52Y93         FDRE (Hold_fdre_C_D)         0.066     1.830    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.693%)  route 0.239ns (59.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.558     1.505    ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X46Y93         FDRE                                         r  ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.164     1.669 r  ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[6]/Q
                         net (fo=1, routed)           0.239     1.908    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/sl_oport0_i[7]
    SLICE_X52Y94         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.822     2.016    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X52Y94         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/C
                         clock pessimism             -0.252     1.764    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.070     1.834    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.274ns (61.223%)  route 0.174ns (38.777%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.555     1.502    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X50Y98         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[5]/Q
                         net (fo=1, routed)           0.174     1.839    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/ctl_reg_reg[16][5]
    SLICE_X49Y96         LUT3 (Prop_lut3_I0_O)        0.045     1.884 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[7]_i_4/O
                         net (fo=1, routed)           0.000     1.884    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[7]_i_4_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.949 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.949    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[7]_i_1_n_6
    SLICE_X49Y96         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.826     2.020    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X49Y96         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[5]/C
                         clock pessimism             -0.252     1.768    
    SLICE_X49Y96         FDRE (Hold_fdre_C_D)         0.105     1.873    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.519%)  route 0.267ns (65.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.556     1.503    ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X48Y92         FDRE                                         r  ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  ILA/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[14]/Q
                         net (fo=20, routed)          0.267     1.911    ILA/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_di_o[14]
    SLICE_X51Y89         FDRE                                         r  ILA/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.820     2.014    ILA/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X51Y89         FDRE                                         r  ILA/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]/C
                         clock pessimism             -0.252     1.762    
    SLICE_X51Y89         FDRE (Hold_fdre_C_D)         0.072     1.834    ILA/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.251ns (55.725%)  route 0.199ns (44.275%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.555     1.502    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X51Y98         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[13]/Q
                         net (fo=1, routed)           0.199     1.842    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/ctl_reg_reg[16][13]
    SLICE_X49Y98         LUT3 (Prop_lut3_I0_O)        0.045     1.887 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[15]_i_4/O
                         net (fo=1, routed)           0.000     1.887    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[15]_i_4_n_0
    SLICE_X49Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.952 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.952    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]_i_1_n_6
    SLICE_X49Y98         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.827     2.021    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X49Y98         FDRE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[13]/C
                         clock pessimism             -0.252     1.769    
    SLICE_X49Y98         FDRE (Hold_fdre_C_D)         0.105     1.874    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y16   ILA/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y16   ILA/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  mclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y85   ILA/U0/ila_core_inst/basic_trigger_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y84   ILA/U0/ila_core_inst/en_adv_trigger_2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y84   ILA/U0/ila_core_inst/en_adv_trigger_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y81   ILA/U0/ila_core_inst/shifted_data_in_reg[8][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y81   ILA/U0/ila_core_inst/shifted_data_in_reg[8][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y81   ILA/U0/ila_core_inst/shifted_data_in_reg[8][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y81   ILA/U0/ila_core_inst/shifted_data_in_reg[8][3]/C
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y95   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y95   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y94   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y94   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y94   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y94   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y94   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y94   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y94   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y94   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y95   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y95   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y95   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y95   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y94   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y94   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y94   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y94   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y94   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y94   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mclk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.303ns  (required time - arrival time)
  Source:                 lab4_reg_0/rdata_2pif_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.642ns (35.367%)  route 1.173ns (64.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.655     5.417    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X36Y94         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDCE (Prop_fdce_C_Q)         0.518     5.935 r  lab4_reg_0/rdata_2pif_reg[13]/Q
                         net (fo=1, routed)           1.173     7.109    axi4pifb_0/rdata_2pif_reg[31]_0[13]
    SLICE_X35Y94         LUT6 (Prop_lut6_I4_O)        0.124     7.233 r  axi4pifb_0/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     7.233    axi4pifb_0/axi_rdata[13]
    SLICE_X35Y94         FDCE                                         r  axi4pifb_0/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.480    12.659    axi4pifb_0/ACLK
    SLICE_X35Y94         FDCE                                         r  axi4pifb_0/axi_rdata_reg[13]/C
                         clock pessimism              0.000    12.659    
                         clock uncertainty           -0.154    12.505    
    SLICE_X35Y94         FDCE (Setup_fdce_C_D)        0.031    12.536    axi4pifb_0/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         12.536    
                         arrival time                          -7.233    
  -------------------------------------------------------------------
                         slack                                  5.303    

Slack (MET) :             5.386ns  (required time - arrival time)
  Source:                 lab4_reg_0/rdata_2pif_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.642ns (36.092%)  route 1.137ns (63.908%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.656     5.418    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X36Y98         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDCE (Prop_fdce_C_Q)         0.518     5.936 r  lab4_reg_0/rdata_2pif_reg[29]/Q
                         net (fo=1, routed)           1.137     7.073    axi4pifb_0/rdata_2pif_reg[31]_0[29]
    SLICE_X32Y99         LUT6 (Prop_lut6_I4_O)        0.124     7.197 r  axi4pifb_0/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     7.197    axi4pifb_0/axi_rdata[29]
    SLICE_X32Y99         FDCE                                         r  axi4pifb_0/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.480    12.659    axi4pifb_0/ACLK
    SLICE_X32Y99         FDCE                                         r  axi4pifb_0/axi_rdata_reg[29]/C
                         clock pessimism              0.000    12.659    
                         clock uncertainty           -0.154    12.505    
    SLICE_X32Y99         FDCE (Setup_fdce_C_D)        0.079    12.584    axi4pifb_0/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         12.584    
                         arrival time                          -7.197    
  -------------------------------------------------------------------
                         slack                                  5.386    

Slack (MET) :             5.457ns  (required time - arrival time)
  Source:                 lab4_reg_0/regrdack_2pif_reg/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/ack_2pif_s1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.886ns  (logic 0.773ns (40.984%)  route 1.113ns (59.016%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.656     5.418    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X34Y99         FDCE                                         r  lab4_reg_0/regrdack_2pif_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.478     5.896 r  lab4_reg_0/regrdack_2pif_reg/Q
                         net (fo=1, routed)           1.113     7.010    lab4_reg_0/regrdack_2pif
    SLICE_X34Y102        LUT2 (Prop_lut2_I0_O)        0.295     7.305 r  lab4_reg_0/ack_2pif_s1_i_1/O
                         net (fo=1, routed)           0.000     7.305    axi4pifb_0/ack_lab4reg2pif
    SLICE_X34Y102        FDCE                                         r  axi4pifb_0/ack_2pif_s1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.655    12.834    axi4pifb_0/ACLK
    SLICE_X34Y102        FDCE                                         r  axi4pifb_0/ack_2pif_s1_reg/C
                         clock pessimism              0.000    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X34Y102        FDCE (Setup_fdce_C_D)        0.081    12.761    axi4pifb_0/ack_2pif_s1_reg
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                          -7.305    
  -------------------------------------------------------------------
                         slack                                  5.457    

Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 lab4_reg_0/rdata_2pif_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.581ns  (logic 0.580ns (36.683%)  route 1.001ns (63.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.651     5.413    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X35Y87         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDCE (Prop_fdce_C_Q)         0.456     5.869 r  lab4_reg_0/rdata_2pif_reg[7]/Q
                         net (fo=1, routed)           1.001     6.871    axi4pifb_0/rdata_2pif_reg[31]_0[7]
    SLICE_X33Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.995 r  axi4pifb_0/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     6.995    axi4pifb_0/axi_rdata[7]
    SLICE_X33Y92         FDCE                                         r  axi4pifb_0/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.478    12.657    axi4pifb_0/ACLK
    SLICE_X33Y92         FDCE                                         r  axi4pifb_0/axi_rdata_reg[7]/C
                         clock pessimism              0.000    12.657    
                         clock uncertainty           -0.154    12.503    
    SLICE_X33Y92         FDCE (Setup_fdce_C_D)        0.032    12.535    axi4pifb_0/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                          -6.995    
  -------------------------------------------------------------------
                         slack                                  5.540    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 lab4_reg_0/rdata_2pif_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.642ns (39.536%)  route 0.982ns (60.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.655     5.417    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X36Y94         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDCE (Prop_fdce_C_Q)         0.518     5.935 r  lab4_reg_0/rdata_2pif_reg[9]/Q
                         net (fo=1, routed)           0.982     6.917    axi4pifb_0/rdata_2pif_reg[31]_0[9]
    SLICE_X34Y95         LUT6 (Prop_lut6_I4_O)        0.124     7.041 r  axi4pifb_0/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     7.041    axi4pifb_0/axi_rdata[9]
    SLICE_X34Y95         FDCE                                         r  axi4pifb_0/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.480    12.659    axi4pifb_0/ACLK
    SLICE_X34Y95         FDCE                                         r  axi4pifb_0/axi_rdata_reg[9]/C
                         clock pessimism              0.000    12.659    
                         clock uncertainty           -0.154    12.505    
    SLICE_X34Y95         FDCE (Setup_fdce_C_D)        0.079    12.584    axi4pifb_0/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.584    
                         arrival time                          -7.041    
  -------------------------------------------------------------------
                         slack                                  5.542    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 lab4_reg_0/rdata_2pif_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.622ns  (logic 0.642ns (39.582%)  route 0.980ns (60.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.655     5.417    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X36Y95         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y95         FDCE (Prop_fdce_C_Q)         0.518     5.935 r  lab4_reg_0/rdata_2pif_reg[14]/Q
                         net (fo=1, routed)           0.980     6.915    axi4pifb_0/rdata_2pif_reg[31]_0[14]
    SLICE_X34Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.039 r  axi4pifb_0/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     7.039    axi4pifb_0/axi_rdata[14]
    SLICE_X34Y97         FDCE                                         r  axi4pifb_0/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.481    12.660    axi4pifb_0/ACLK
    SLICE_X34Y97         FDCE                                         r  axi4pifb_0/axi_rdata_reg[14]/C
                         clock pessimism              0.000    12.660    
                         clock uncertainty           -0.154    12.506    
    SLICE_X34Y97         FDCE (Setup_fdce_C_D)        0.077    12.583    axi4pifb_0/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         12.583    
                         arrival time                          -7.039    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 lab4_reg_0/rdata_2pif_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.580ns (36.801%)  route 0.996ns (63.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.651     5.413    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X33Y87         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDCE (Prop_fdce_C_Q)         0.456     5.869 r  lab4_reg_0/rdata_2pif_reg[3]/Q
                         net (fo=1, routed)           0.996     6.865    axi4pifb_0/rdata_2pif_reg[31]_0[3]
    SLICE_X33Y91         LUT6 (Prop_lut6_I4_O)        0.124     6.989 r  axi4pifb_0/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     6.989    axi4pifb_0/axi_rdata[3]
    SLICE_X33Y91         FDCE                                         r  axi4pifb_0/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.478    12.657    axi4pifb_0/ACLK
    SLICE_X33Y91         FDCE                                         r  axi4pifb_0/axi_rdata_reg[3]/C
                         clock pessimism              0.000    12.657    
                         clock uncertainty           -0.154    12.503    
    SLICE_X33Y91         FDCE (Setup_fdce_C_D)        0.031    12.534    axi4pifb_0/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.534    
                         arrival time                          -6.989    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 lab4_reg_0/rdata_2pif_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.615ns  (logic 0.642ns (39.750%)  route 0.973ns (60.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.655     5.417    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.518     5.935 r  lab4_reg_0/rdata_2pif_reg[18]/Q
                         net (fo=1, routed)           0.973     6.909    axi4pifb_0/rdata_2pif_reg[31]_0[18]
    SLICE_X34Y95         LUT6 (Prop_lut6_I4_O)        0.124     7.033 r  axi4pifb_0/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     7.033    axi4pifb_0/axi_rdata[18]
    SLICE_X34Y95         FDCE                                         r  axi4pifb_0/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.480    12.659    axi4pifb_0/ACLK
    SLICE_X34Y95         FDCE                                         r  axi4pifb_0/axi_rdata_reg[18]/C
                         clock pessimism              0.000    12.659    
                         clock uncertainty           -0.154    12.505    
    SLICE_X34Y95         FDCE (Setup_fdce_C_D)        0.077    12.582    axi4pifb_0/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                          -7.033    
  -------------------------------------------------------------------
                         slack                                  5.549    

Slack (MET) :             5.566ns  (required time - arrival time)
  Source:                 lab4_reg_0/rdata_2pif_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.549ns  (logic 0.580ns (37.433%)  route 0.969ns (62.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    5.418ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.656     5.418    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X35Y97         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDCE (Prop_fdce_C_Q)         0.456     5.874 r  lab4_reg_0/rdata_2pif_reg[31]/Q
                         net (fo=1, routed)           0.969     6.844    axi4pifb_0/rdata_2pif_reg[31]_0[31]
    SLICE_X33Y92         LUT6 (Prop_lut6_I4_O)        0.124     6.968 r  axi4pifb_0/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     6.968    axi4pifb_0/axi_rdata[31]
    SLICE_X33Y92         FDCE                                         r  axi4pifb_0/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.478    12.657    axi4pifb_0/ACLK
    SLICE_X33Y92         FDCE                                         r  axi4pifb_0/axi_rdata_reg[31]/C
                         clock pessimism              0.000    12.657    
                         clock uncertainty           -0.154    12.503    
    SLICE_X33Y92         FDCE (Setup_fdce_C_D)        0.031    12.534    axi4pifb_0/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         12.534    
                         arrival time                          -6.968    
  -------------------------------------------------------------------
                         slack                                  5.566    

Slack (MET) :             5.605ns  (required time - arrival time)
  Source:                 lab4_reg_0/rdata_2pif_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        1.513ns  (logic 0.580ns (38.335%)  route 0.933ns (61.665%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.655     5.417    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X37Y93         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDCE (Prop_fdce_C_Q)         0.456     5.873 r  lab4_reg_0/rdata_2pif_reg[15]/Q
                         net (fo=1, routed)           0.933     6.806    axi4pifb_0/rdata_2pif_reg[31]_0[15]
    SLICE_X35Y94         LUT6 (Prop_lut6_I4_O)        0.124     6.930 r  axi4pifb_0/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     6.930    axi4pifb_0/axi_rdata[15]
    SLICE_X35Y94         FDCE                                         r  axi4pifb_0/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.480    12.659    axi4pifb_0/ACLK
    SLICE_X35Y94         FDCE                                         r  axi4pifb_0/axi_rdata_reg[15]/C
                         clock pessimism              0.000    12.659    
                         clock uncertainty           -0.154    12.505    
    SLICE_X35Y94         FDCE (Setup_fdce_C_D)        0.031    12.536    axi4pifb_0/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         12.536    
                         arrival time                          -6.930    
  -------------------------------------------------------------------
                         slack                                  5.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 lab4_reg_0/rdata_2pif_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.560     1.507    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X33Y96         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  lab4_reg_0/rdata_2pif_reg[19]/Q
                         net (fo=1, routed)           0.054     1.702    axi4pifb_0/rdata_2pif_reg[31]_0[19]
    SLICE_X32Y96         LUT6 (Prop_lut6_I4_O)        0.045     1.747 r  axi4pifb_0/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     1.747    axi4pifb_0/axi_rdata[19]
    SLICE_X32Y96         FDCE                                         r  axi4pifb_0/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.825     1.191    axi4pifb_0/ACLK
    SLICE_X32Y96         FDCE                                         r  axi4pifb_0/axi_rdata_reg[19]/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.154     1.345    
    SLICE_X32Y96         FDCE (Hold_fdce_C_D)         0.121     1.466    axi4pifb_0/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 lab4_reg_0/rdata_2pif_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.551%)  route 0.111ns (37.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.561     1.508    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X35Y97         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  lab4_reg_0/rdata_2pif_reg[28]/Q
                         net (fo=1, routed)           0.111     1.760    axi4pifb_0/rdata_2pif_reg[31]_0[28]
    SLICE_X32Y96         LUT6 (Prop_lut6_I4_O)        0.045     1.805 r  axi4pifb_0/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     1.805    axi4pifb_0/axi_rdata[28]
    SLICE_X32Y96         FDCE                                         r  axi4pifb_0/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.825     1.191    axi4pifb_0/ACLK
    SLICE_X32Y96         FDCE                                         r  axi4pifb_0/axi_rdata_reg[28]/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.154     1.345    
    SLICE_X32Y96         FDCE (Hold_fdce_C_D)         0.121     1.466    axi4pifb_0/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 lab4_reg_0/rdata_2pif_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.170%)  route 0.117ns (35.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.561     1.508    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X34Y99         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDCE (Prop_fdce_C_Q)         0.164     1.672 r  lab4_reg_0/rdata_2pif_reg[25]/Q
                         net (fo=1, routed)           0.117     1.789    axi4pifb_0/rdata_2pif_reg[31]_0[25]
    SLICE_X32Y99         LUT6 (Prop_lut6_I4_O)        0.045     1.834 r  axi4pifb_0/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     1.834    axi4pifb_0/axi_rdata[25]
    SLICE_X32Y99         FDCE                                         r  axi4pifb_0/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.826     1.192    axi4pifb_0/ACLK
    SLICE_X32Y99         FDCE                                         r  axi4pifb_0/axi_rdata_reg[25]/C
                         clock pessimism              0.000     1.192    
                         clock uncertainty            0.154     1.346    
    SLICE_X32Y99         FDCE (Hold_fdce_C_D)         0.120     1.466    axi4pifb_0/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 lab4_reg_0/rdata_2pif_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.560     1.507    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X33Y96         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  lab4_reg_0/rdata_2pif_reg[17]/Q
                         net (fo=1, routed)           0.140     1.788    axi4pifb_0/rdata_2pif_reg[31]_0[17]
    SLICE_X32Y96         LUT6 (Prop_lut6_I4_O)        0.045     1.833 r  axi4pifb_0/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     1.833    axi4pifb_0/axi_rdata[17]
    SLICE_X32Y96         FDCE                                         r  axi4pifb_0/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.825     1.191    axi4pifb_0/ACLK
    SLICE_X32Y96         FDCE                                         r  axi4pifb_0/axi_rdata_reg[17]/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.154     1.345    
    SLICE_X32Y96         FDCE (Hold_fdce_C_D)         0.120     1.465    axi4pifb_0/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 lab4_reg_0/rdata_2pif_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.160%)  route 0.150ns (41.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.558     1.505    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X34Y88         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDCE (Prop_fdce_C_Q)         0.164     1.669 r  lab4_reg_0/rdata_2pif_reg[2]/Q
                         net (fo=1, routed)           0.150     1.819    axi4pifb_0/rdata_2pif_reg[31]_0[2]
    SLICE_X32Y89         LUT6 (Prop_lut6_I4_O)        0.045     1.864 r  axi4pifb_0/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.864    axi4pifb_0/axi_rdata[2]
    SLICE_X32Y89         FDCE                                         r  axi4pifb_0/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.823     1.189    axi4pifb_0/ACLK
    SLICE_X32Y89         FDCE                                         r  axi4pifb_0/axi_rdata_reg[2]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            0.154     1.343    
    SLICE_X32Y89         FDCE (Hold_fdce_C_D)         0.121     1.464    axi4pifb_0/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 lab4_reg_0/rdata_2pif_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.390%)  route 0.198ns (51.610%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.561     1.508    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X35Y97         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDCE (Prop_fdce_C_Q)         0.141     1.649 r  lab4_reg_0/rdata_2pif_reg[23]/Q
                         net (fo=1, routed)           0.198     1.847    axi4pifb_0/rdata_2pif_reg[31]_0[23]
    SLICE_X34Y97         LUT6 (Prop_lut6_I4_O)        0.045     1.892 r  axi4pifb_0/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     1.892    axi4pifb_0/axi_rdata[23]
    SLICE_X34Y97         FDCE                                         r  axi4pifb_0/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.826     1.192    axi4pifb_0/ACLK
    SLICE_X34Y97         FDCE                                         r  axi4pifb_0/axi_rdata_reg[23]/C
                         clock pessimism              0.000     1.192    
                         clock uncertainty            0.154     1.346    
    SLICE_X34Y97         FDCE (Hold_fdce_C_D)         0.121     1.467    axi4pifb_0/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 lab4_reg_0/rdata_2pif_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.209ns (52.010%)  route 0.193ns (47.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.559     1.506    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X36Y98         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDCE (Prop_fdce_C_Q)         0.164     1.670 r  lab4_reg_0/rdata_2pif_reg[30]/Q
                         net (fo=1, routed)           0.193     1.863    axi4pifb_0/rdata_2pif_reg[31]_0[30]
    SLICE_X34Y97         LUT6 (Prop_lut6_I4_O)        0.045     1.908 r  axi4pifb_0/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     1.908    axi4pifb_0/axi_rdata[30]
    SLICE_X34Y97         FDCE                                         r  axi4pifb_0/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.826     1.192    axi4pifb_0/ACLK
    SLICE_X34Y97         FDCE                                         r  axi4pifb_0/axi_rdata_reg[30]/C
                         clock pessimism              0.000     1.192    
                         clock uncertainty            0.154     1.346    
    SLICE_X34Y97         FDCE (Hold_fdce_C_D)         0.121     1.467    axi4pifb_0/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 lab4_reg_0/rdata_2pif_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.354%)  route 0.191ns (50.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.556     1.503    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X33Y86         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  lab4_reg_0/rdata_2pif_reg[6]/Q
                         net (fo=1, routed)           0.191     1.835    axi4pifb_0/rdata_2pif_reg[31]_0[6]
    SLICE_X33Y91         LUT6 (Prop_lut6_I4_O)        0.045     1.880 r  axi4pifb_0/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     1.880    axi4pifb_0/axi_rdata[6]
    SLICE_X33Y91         FDCE                                         r  axi4pifb_0/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.824     1.190    axi4pifb_0/ACLK
    SLICE_X33Y91         FDCE                                         r  axi4pifb_0/axi_rdata_reg[6]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.154     1.344    
    SLICE_X33Y91         FDCE (Hold_fdce_C_D)         0.092     1.436    axi4pifb_0/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 lab4_reg_0/rdata_2pif_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.353%)  route 0.169ns (44.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.558     1.505    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X34Y88         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y88         FDCE (Prop_fdce_C_Q)         0.164     1.669 r  lab4_reg_0/rdata_2pif_reg[5]/Q
                         net (fo=1, routed)           0.169     1.838    axi4pifb_0/rdata_2pif_reg[31]_0[5]
    SLICE_X33Y91         LUT6 (Prop_lut6_I4_O)        0.045     1.883 r  axi4pifb_0/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     1.883    axi4pifb_0/axi_rdata[5]
    SLICE_X33Y91         FDCE                                         r  axi4pifb_0/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.824     1.190    axi4pifb_0/ACLK
    SLICE_X33Y91         FDCE                                         r  axi4pifb_0/axi_rdata_reg[5]/C
                         clock pessimism              0.000     1.190    
                         clock uncertainty            0.154     1.344    
    SLICE_X33Y91         FDCE (Hold_fdce_C_D)         0.092     1.436    axi4pifb_0/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 lab4_reg_0/rdata_2pif_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.209ns (50.765%)  route 0.203ns (49.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.558     1.505    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X36Y96         FDCE                                         r  lab4_reg_0/rdata_2pif_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDCE (Prop_fdce_C_Q)         0.164     1.669 r  lab4_reg_0/rdata_2pif_reg[20]/Q
                         net (fo=1, routed)           0.203     1.872    axi4pifb_0/rdata_2pif_reg[31]_0[20]
    SLICE_X34Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.917 r  axi4pifb_0/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     1.917    axi4pifb_0/axi_rdata[20]
    SLICE_X34Y95         FDCE                                         r  axi4pifb_0/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.825     1.191    axi4pifb_0/ACLK
    SLICE_X34Y95         FDCE                                         r  axi4pifb_0/axi_rdata_reg[20]/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.154     1.345    
    SLICE_X34Y95         FDCE (Hold_fdce_C_D)         0.121     1.466    axi4pifb_0/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.451    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack        3.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.988ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_wdata_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/reg32_i_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.674ns  (logic 0.478ns (6.228%)  route 7.196ns (93.772%))
  Logic Levels:           0  
  Clock Path Skew:        2.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.652     2.946    axi4pifb_0/ACLK
    SLICE_X32Y93         FDCE                                         r  axi4pifb_0/pif_wdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDCE (Prop_fdce_C_Q)         0.478     3.424 r  axi4pifb_0/pif_wdata_reg[8]/Q
                         net (fo=4, routed)           7.196    10.620    lab4_reg_0/D[8]
    SLICE_X36Y93         FDCE                                         r  lab4_reg_0/reg32_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.482    14.964    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X36Y93         FDCE                                         r  lab4_reg_0/reg32_i_reg[8]/C
                         clock pessimism              0.000    14.964    
                         clock uncertainty           -0.154    14.810    
    SLICE_X36Y93         FDCE (Setup_fdce_C_D)       -0.202    14.608    lab4_reg_0/reg32_i_reg[8]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                         -10.620    
  -------------------------------------------------------------------
                         slack                                  3.988    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_addr_i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rwtest_i_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 0.916ns (12.461%)  route 6.435ns (87.539%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.651     2.945    axi4pifb_0/ACLK
    SLICE_X32Y91         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDCE (Prop_fdce_C_Q)         0.518     3.463 f  axi4pifb_0/pif_addr_i_reg[11]/Q
                         net (fo=2, routed)           1.709     5.172    axi4pifb_0/axi_rdata_reg[31]_0[9]
    SLICE_X32Y98         LUT4 (Prop_lut4_I1_O)        0.124     5.296 r  axi4pifb_0/reg32_i[31]_i_3/O
                         net (fo=36, routed)          1.701     6.997    axi4pifb_0/reg32_i[31]_i_3_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.121 r  axi4pifb_0/rwtest_i[31]_i_2/O
                         net (fo=36, routed)          1.506     8.628    axi4pifb_0/rwtest_i[31]_i_2_n_0
    SLICE_X37Y94         LUT3 (Prop_lut3_I2_O)        0.150     8.778 r  axi4pifb_0/rwtest_i[15]_i_1/O
                         net (fo=8, routed)           1.519    10.296    lab4_reg_0/pif_we_i_reg[0]_0[1]
    SLICE_X38Y94         FDCE                                         r  lab4_reg_0/rwtest_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.482    14.964    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X38Y94         FDCE                                         r  lab4_reg_0/rwtest_i_reg[9]/C
                         clock pessimism              0.000    14.964    
                         clock uncertainty           -0.154    14.810    
    SLICE_X38Y94         FDCE (Setup_fdce_C_CE)      -0.371    14.439    lab4_reg_0/rwtest_i_reg[9]
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -10.296    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_wdata_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/reg32_i_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.451ns  (logic 0.518ns (6.952%)  route 6.933ns (93.048%))
  Logic Levels:           0  
  Clock Path Skew:        1.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.845     3.139    axi4pifb_0/ACLK
    SLICE_X34Y100        FDCE                                         r  axi4pifb_0/pif_wdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDCE (Prop_fdce_C_Q)         0.518     3.657 r  axi4pifb_0/pif_wdata_reg[31]/Q
                         net (fo=3, routed)           6.933    10.590    lab4_reg_0/D[31]
    SLICE_X34Y98         FDCE                                         r  lab4_reg_0/reg32_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.484    14.966    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X34Y98         FDCE                                         r  lab4_reg_0/reg32_i_reg[31]/C
                         clock pessimism              0.000    14.966    
                         clock uncertainty           -0.154    14.812    
    SLICE_X34Y98         FDCE (Setup_fdce_C_D)       -0.013    14.799    lab4_reg_0/reg32_i_reg[31]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -10.590    
  -------------------------------------------------------------------
                         slack                                  4.209    

Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_addr_i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rwtest_i_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 0.916ns (12.697%)  route 6.298ns (87.303%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.651     2.945    axi4pifb_0/ACLK
    SLICE_X32Y91         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDCE (Prop_fdce_C_Q)         0.518     3.463 f  axi4pifb_0/pif_addr_i_reg[11]/Q
                         net (fo=2, routed)           1.709     5.172    axi4pifb_0/axi_rdata_reg[31]_0[9]
    SLICE_X32Y98         LUT4 (Prop_lut4_I1_O)        0.124     5.296 r  axi4pifb_0/reg32_i[31]_i_3/O
                         net (fo=36, routed)          1.701     6.997    axi4pifb_0/reg32_i[31]_i_3_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.121 r  axi4pifb_0/rwtest_i[31]_i_2/O
                         net (fo=36, routed)          1.506     8.628    axi4pifb_0/rwtest_i[31]_i_2_n_0
    SLICE_X37Y94         LUT3 (Prop_lut3_I2_O)        0.150     8.778 r  axi4pifb_0/rwtest_i[15]_i_1/O
                         net (fo=8, routed)           1.382    10.159    lab4_reg_0/pif_we_i_reg[0]_0[1]
    SLICE_X37Y95         FDCE                                         r  lab4_reg_0/rwtest_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.482    14.964    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X37Y95         FDCE                                         r  lab4_reg_0/rwtest_i_reg[10]/C
                         clock pessimism              0.000    14.964    
                         clock uncertainty           -0.154    14.810    
    SLICE_X37Y95         FDCE (Setup_fdce_C_CE)      -0.407    14.403    lab4_reg_0/rwtest_i_reg[10]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_addr_i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rwtest_i_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 0.916ns (12.697%)  route 6.298ns (87.303%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.651     2.945    axi4pifb_0/ACLK
    SLICE_X32Y91         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDCE (Prop_fdce_C_Q)         0.518     3.463 f  axi4pifb_0/pif_addr_i_reg[11]/Q
                         net (fo=2, routed)           1.709     5.172    axi4pifb_0/axi_rdata_reg[31]_0[9]
    SLICE_X32Y98         LUT4 (Prop_lut4_I1_O)        0.124     5.296 r  axi4pifb_0/reg32_i[31]_i_3/O
                         net (fo=36, routed)          1.701     6.997    axi4pifb_0/reg32_i[31]_i_3_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.121 r  axi4pifb_0/rwtest_i[31]_i_2/O
                         net (fo=36, routed)          1.506     8.628    axi4pifb_0/rwtest_i[31]_i_2_n_0
    SLICE_X37Y94         LUT3 (Prop_lut3_I2_O)        0.150     8.778 r  axi4pifb_0/rwtest_i[15]_i_1/O
                         net (fo=8, routed)           1.382    10.159    lab4_reg_0/pif_we_i_reg[0]_0[1]
    SLICE_X37Y95         FDCE                                         r  lab4_reg_0/rwtest_i_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.482    14.964    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X37Y95         FDCE                                         r  lab4_reg_0/rwtest_i_reg[11]/C
                         clock pessimism              0.000    14.964    
                         clock uncertainty           -0.154    14.810    
    SLICE_X37Y95         FDCE (Setup_fdce_C_CE)      -0.407    14.403    lab4_reg_0/rwtest_i_reg[11]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_addr_i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rwtest_i_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 0.916ns (12.697%)  route 6.298ns (87.303%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.651     2.945    axi4pifb_0/ACLK
    SLICE_X32Y91         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDCE (Prop_fdce_C_Q)         0.518     3.463 f  axi4pifb_0/pif_addr_i_reg[11]/Q
                         net (fo=2, routed)           1.709     5.172    axi4pifb_0/axi_rdata_reg[31]_0[9]
    SLICE_X32Y98         LUT4 (Prop_lut4_I1_O)        0.124     5.296 r  axi4pifb_0/reg32_i[31]_i_3/O
                         net (fo=36, routed)          1.701     6.997    axi4pifb_0/reg32_i[31]_i_3_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.121 r  axi4pifb_0/rwtest_i[31]_i_2/O
                         net (fo=36, routed)          1.506     8.628    axi4pifb_0/rwtest_i[31]_i_2_n_0
    SLICE_X37Y94         LUT3 (Prop_lut3_I2_O)        0.150     8.778 r  axi4pifb_0/rwtest_i[15]_i_1/O
                         net (fo=8, routed)           1.382    10.159    lab4_reg_0/pif_we_i_reg[0]_0[1]
    SLICE_X37Y95         FDCE                                         r  lab4_reg_0/rwtest_i_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.482    14.964    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X37Y95         FDCE                                         r  lab4_reg_0/rwtest_i_reg[12]/C
                         clock pessimism              0.000    14.964    
                         clock uncertainty           -0.154    14.810    
    SLICE_X37Y95         FDCE (Setup_fdce_C_CE)      -0.407    14.403    lab4_reg_0/rwtest_i_reg[12]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_addr_i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rwtest_i_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 0.916ns (12.697%)  route 6.298ns (87.303%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.651     2.945    axi4pifb_0/ACLK
    SLICE_X32Y91         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDCE (Prop_fdce_C_Q)         0.518     3.463 f  axi4pifb_0/pif_addr_i_reg[11]/Q
                         net (fo=2, routed)           1.709     5.172    axi4pifb_0/axi_rdata_reg[31]_0[9]
    SLICE_X32Y98         LUT4 (Prop_lut4_I1_O)        0.124     5.296 r  axi4pifb_0/reg32_i[31]_i_3/O
                         net (fo=36, routed)          1.701     6.997    axi4pifb_0/reg32_i[31]_i_3_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.121 r  axi4pifb_0/rwtest_i[31]_i_2/O
                         net (fo=36, routed)          1.506     8.628    axi4pifb_0/rwtest_i[31]_i_2_n_0
    SLICE_X37Y94         LUT3 (Prop_lut3_I2_O)        0.150     8.778 r  axi4pifb_0/rwtest_i[15]_i_1/O
                         net (fo=8, routed)           1.382    10.159    lab4_reg_0/pif_we_i_reg[0]_0[1]
    SLICE_X37Y95         FDCE                                         r  lab4_reg_0/rwtest_i_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.482    14.964    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X37Y95         FDCE                                         r  lab4_reg_0/rwtest_i_reg[13]/C
                         clock pessimism              0.000    14.964    
                         clock uncertainty           -0.154    14.810    
    SLICE_X37Y95         FDCE (Setup_fdce_C_CE)      -0.407    14.403    lab4_reg_0/rwtest_i_reg[13]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_addr_i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rwtest_i_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 0.916ns (12.697%)  route 6.298ns (87.303%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.651     2.945    axi4pifb_0/ACLK
    SLICE_X32Y91         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDCE (Prop_fdce_C_Q)         0.518     3.463 f  axi4pifb_0/pif_addr_i_reg[11]/Q
                         net (fo=2, routed)           1.709     5.172    axi4pifb_0/axi_rdata_reg[31]_0[9]
    SLICE_X32Y98         LUT4 (Prop_lut4_I1_O)        0.124     5.296 r  axi4pifb_0/reg32_i[31]_i_3/O
                         net (fo=36, routed)          1.701     6.997    axi4pifb_0/reg32_i[31]_i_3_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.121 r  axi4pifb_0/rwtest_i[31]_i_2/O
                         net (fo=36, routed)          1.506     8.628    axi4pifb_0/rwtest_i[31]_i_2_n_0
    SLICE_X37Y94         LUT3 (Prop_lut3_I2_O)        0.150     8.778 r  axi4pifb_0/rwtest_i[15]_i_1/O
                         net (fo=8, routed)           1.382    10.159    lab4_reg_0/pif_we_i_reg[0]_0[1]
    SLICE_X37Y95         FDCE                                         r  lab4_reg_0/rwtest_i_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.482    14.964    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X37Y95         FDCE                                         r  lab4_reg_0/rwtest_i_reg[14]/C
                         clock pessimism              0.000    14.964    
                         clock uncertainty           -0.154    14.810    
    SLICE_X37Y95         FDCE (Setup_fdce_C_CE)      -0.407    14.403    lab4_reg_0/rwtest_i_reg[14]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_addr_i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rwtest_i_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 0.916ns (12.697%)  route 6.298ns (87.303%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.651     2.945    axi4pifb_0/ACLK
    SLICE_X32Y91         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDCE (Prop_fdce_C_Q)         0.518     3.463 f  axi4pifb_0/pif_addr_i_reg[11]/Q
                         net (fo=2, routed)           1.709     5.172    axi4pifb_0/axi_rdata_reg[31]_0[9]
    SLICE_X32Y98         LUT4 (Prop_lut4_I1_O)        0.124     5.296 r  axi4pifb_0/reg32_i[31]_i_3/O
                         net (fo=36, routed)          1.701     6.997    axi4pifb_0/reg32_i[31]_i_3_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.121 r  axi4pifb_0/rwtest_i[31]_i_2/O
                         net (fo=36, routed)          1.506     8.628    axi4pifb_0/rwtest_i[31]_i_2_n_0
    SLICE_X37Y94         LUT3 (Prop_lut3_I2_O)        0.150     8.778 r  axi4pifb_0/rwtest_i[15]_i_1/O
                         net (fo=8, routed)           1.382    10.159    lab4_reg_0/pif_we_i_reg[0]_0[1]
    SLICE_X37Y95         FDCE                                         r  lab4_reg_0/rwtest_i_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.482    14.964    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X37Y95         FDCE                                         r  lab4_reg_0/rwtest_i_reg[15]/C
                         clock pessimism              0.000    14.964    
                         clock uncertainty           -0.154    14.810    
    SLICE_X37Y95         FDCE (Setup_fdce_C_CE)      -0.407    14.403    lab4_reg_0/rwtest_i_reg[15]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 axi4pifb_0/pif_addr_i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rwtest_i_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.214ns  (logic 0.916ns (12.697%)  route 6.298ns (87.303%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        2.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.651     2.945    axi4pifb_0/ACLK
    SLICE_X32Y91         FDCE                                         r  axi4pifb_0/pif_addr_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDCE (Prop_fdce_C_Q)         0.518     3.463 f  axi4pifb_0/pif_addr_i_reg[11]/Q
                         net (fo=2, routed)           1.709     5.172    axi4pifb_0/axi_rdata_reg[31]_0[9]
    SLICE_X32Y98         LUT4 (Prop_lut4_I1_O)        0.124     5.296 r  axi4pifb_0/reg32_i[31]_i_3/O
                         net (fo=36, routed)          1.701     6.997    axi4pifb_0/reg32_i[31]_i_3_n_0
    SLICE_X34Y94         LUT6 (Prop_lut6_I3_O)        0.124     7.121 r  axi4pifb_0/rwtest_i[31]_i_2/O
                         net (fo=36, routed)          1.506     8.628    axi4pifb_0/rwtest_i[31]_i_2_n_0
    SLICE_X37Y94         LUT3 (Prop_lut3_I2_O)        0.150     8.778 r  axi4pifb_0/rwtest_i[15]_i_1/O
                         net (fo=8, routed)           1.382    10.159    lab4_reg_0/pif_we_i_reg[0]_0[1]
    SLICE_X37Y95         FDCE                                         r  lab4_reg_0/rwtest_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.482    14.964    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X37Y95         FDCE                                         r  lab4_reg_0/rwtest_i_reg[8]/C
                         clock pessimism              0.000    14.964    
                         clock uncertainty           -0.154    14.810    
    SLICE_X37Y95         FDCE (Setup_fdce_C_CE)      -0.407    14.403    lab4_reg_0/rwtest_i_reg[8]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  4.244    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_regcs_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/pif_regcs_s1_reg/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 0.418ns (13.771%)  route 2.617ns (86.229%))
  Logic Levels:           0  
  Clock Path Skew:        2.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.418ns
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.654     2.833    axi4pifb_0/ACLK
    SLICE_X32Y101        FDCE                                         r  axi4pifb_0/pif_regcs_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y101        FDCE (Prop_fdce_C_Q)         0.418     3.251 r  axi4pifb_0/pif_regcs_i_reg[0]/Q
                         net (fo=1, routed)           2.617     5.868    lab4_reg_0/pif_regcs_i_reg[0]
    SLICE_X36Y99         FDCE                                         r  lab4_reg_0/pif_regcs_s1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.656     5.418    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X36Y99         FDCE                                         r  lab4_reg_0/pif_regcs_s1_reg/C
                         clock pessimism              0.000     5.418    
                         clock uncertainty            0.154     5.573    
    SLICE_X36Y99         FDCE (Hold_fdce_C_D)         0.243     5.816    lab4_reg_0/pif_regcs_s1_reg
  -------------------------------------------------------------------
                         required time                         -5.816    
                         arrival time                           5.868    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/reg16_i_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.008ns  (logic 0.385ns (12.801%)  route 2.623ns (87.199%))
  Logic Levels:           0  
  Clock Path Skew:        2.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.417ns
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.479     2.658    axi4pifb_0/ACLK
    SLICE_X32Y93         FDCE                                         r  axi4pifb_0/pif_wdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y93         FDCE (Prop_fdce_C_Q)         0.385     3.043 r  axi4pifb_0/pif_wdata_reg[8]/Q
                         net (fo=4, routed)           2.623     5.665    lab4_reg_0/D[8]
    SLICE_X37Y94         FDCE                                         r  lab4_reg_0/reg16_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.655     5.417    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X37Y94         FDCE                                         r  lab4_reg_0/reg16_i_reg[8]/C
                         clock pessimism              0.000     5.417    
                         clock uncertainty            0.154     5.572    
    SLICE_X37Y94         FDCE (Hold_fdce_C_D)         0.038     5.610    lab4_reg_0/reg16_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.610    
                         arrival time                           5.665    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rwtest_i_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.367ns (11.579%)  route 2.803ns (88.421%))
  Logic Levels:           0  
  Clock Path Skew:        2.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.417ns
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.479     2.658    axi4pifb_0/ACLK
    SLICE_X33Y93         FDCE                                         r  axi4pifb_0/pif_wdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDCE (Prop_fdce_C_Q)         0.367     3.025 r  axi4pifb_0/pif_wdata_reg[13]/Q
                         net (fo=4, routed)           2.803     5.827    lab4_reg_0/D[13]
    SLICE_X37Y95         FDCE                                         r  lab4_reg_0/rwtest_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.655     5.417    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X37Y95         FDCE                                         r  lab4_reg_0/rwtest_i_reg[13]/C
                         clock pessimism              0.000     5.417    
                         clock uncertainty            0.154     5.572    
    SLICE_X37Y95         FDCE (Hold_fdce_C_D)         0.199     5.771    lab4_reg_0/rwtest_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.771    
                         arrival time                           5.827    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/reg32_i_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.337ns (10.995%)  route 2.728ns (89.005%))
  Logic Levels:           0  
  Clock Path Skew:        2.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.417ns
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.479     2.658    axi4pifb_0/ACLK
    SLICE_X33Y93         FDCE                                         r  axi4pifb_0/pif_wdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDCE (Prop_fdce_C_Q)         0.337     2.995 r  axi4pifb_0/pif_wdata_reg[18]/Q
                         net (fo=3, routed)           2.728     5.723    lab4_reg_0/D[18]
    SLICE_X34Y96         FDCE                                         r  lab4_reg_0/reg32_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.655     5.417    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X34Y96         FDCE                                         r  lab4_reg_0/reg32_i_reg[18]/C
                         clock pessimism              0.000     5.417    
                         clock uncertainty            0.154     5.572    
    SLICE_X34Y96         FDCE (Hold_fdce_C_D)         0.092     5.664    lab4_reg_0/reg32_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -5.664    
                         arrival time                           5.723    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/reg32_i_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.337ns (10.961%)  route 2.738ns (89.039%))
  Logic Levels:           0  
  Clock Path Skew:        2.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.418ns
    Source Clock Delay      (SCD):    2.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.480     2.659    axi4pifb_0/ACLK
    SLICE_X33Y98         FDCE                                         r  axi4pifb_0/pif_wdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDCE (Prop_fdce_C_Q)         0.337     2.996 r  axi4pifb_0/pif_wdata_reg[28]/Q
                         net (fo=3, routed)           2.738     5.733    lab4_reg_0/D[28]
    SLICE_X34Y98         FDCE                                         r  lab4_reg_0/reg32_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.656     5.418    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X34Y98         FDCE                                         r  lab4_reg_0/reg32_i_reg[28]/C
                         clock pessimism              0.000     5.418    
                         clock uncertainty            0.154     5.573    
    SLICE_X34Y98         FDCE (Hold_fdce_C_D)         0.093     5.666    lab4_reg_0/reg32_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -5.666    
                         arrival time                           5.733    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/setpoint_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 0.418ns (13.193%)  route 2.750ns (86.807%))
  Logic Levels:           0  
  Clock Path Skew:        2.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.415ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.476     2.655    axi4pifb_0/ACLK
    SLICE_X32Y88         FDCE                                         r  axi4pifb_0/pif_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.418     3.073 r  axi4pifb_0/pif_wdata_reg[0]/Q
                         net (fo=5, routed)           2.750     5.823    lab4_reg_0/D[0]
    SLICE_X35Y89         FDCE                                         r  lab4_reg_0/setpoint_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.653     5.415    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X35Y89         FDCE                                         r  lab4_reg_0/setpoint_i_reg[0]/C
                         clock pessimism              0.000     5.415    
                         clock uncertainty            0.154     5.570    
    SLICE_X35Y89         FDCE (Hold_fdce_C_D)         0.169     5.739    lab4_reg_0/setpoint_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.739    
                         arrival time                           5.823    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rwtest_i_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 0.367ns (11.552%)  route 2.810ns (88.448%))
  Logic Levels:           0  
  Clock Path Skew:        2.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.417ns
    Source Clock Delay      (SCD):    2.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.480     2.659    axi4pifb_0/ACLK
    SLICE_X33Y98         FDCE                                         r  axi4pifb_0/pif_wdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDCE (Prop_fdce_C_Q)         0.367     3.026 r  axi4pifb_0/pif_wdata_reg[21]/Q
                         net (fo=3, routed)           2.810     5.836    lab4_reg_0/D[21]
    SLICE_X35Y96         FDCE                                         r  lab4_reg_0/rwtest_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.655     5.417    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X35Y96         FDCE                                         r  lab4_reg_0/rwtest_i_reg[21]/C
                         clock pessimism              0.000     5.417    
                         clock uncertainty            0.154     5.572    
    SLICE_X35Y96         FDCE (Hold_fdce_C_D)         0.179     5.751    lab4_reg_0/rwtest_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -5.751    
                         arrival time                           5.836    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rwtest_i_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.192ns  (logic 0.367ns (11.498%)  route 2.825ns (88.502%))
  Logic Levels:           0  
  Clock Path Skew:        2.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.417ns
    Source Clock Delay      (SCD):    2.659ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.480     2.659    axi4pifb_0/ACLK
    SLICE_X33Y98         FDCE                                         r  axi4pifb_0/pif_wdata_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDCE (Prop_fdce_C_Q)         0.367     3.026 r  axi4pifb_0/pif_wdata_reg[22]/Q
                         net (fo=3, routed)           2.825     5.851    lab4_reg_0/D[22]
    SLICE_X35Y96         FDCE                                         r  lab4_reg_0/rwtest_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.655     5.417    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X35Y96         FDCE                                         r  lab4_reg_0/rwtest_i_reg[22]/C
                         clock pessimism              0.000     5.417    
                         clock uncertainty            0.154     5.572    
    SLICE_X35Y96         FDCE (Hold_fdce_C_D)         0.194     5.766    lab4_reg_0/rwtest_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -5.766    
                         arrival time                           5.851    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/rwtest_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.179ns  (logic 0.418ns (13.149%)  route 2.761ns (86.851%))
  Logic Levels:           0  
  Clock Path Skew:        2.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.414ns
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.476     2.655    axi4pifb_0/ACLK
    SLICE_X32Y88         FDCE                                         r  axi4pifb_0/pif_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDCE (Prop_fdce_C_Q)         0.418     3.073 r  axi4pifb_0/pif_wdata_reg[0]/Q
                         net (fo=5, routed)           2.761     5.834    lab4_reg_0/D[0]
    SLICE_X35Y88         FDCE                                         r  lab4_reg_0/rwtest_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.652     5.414    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X35Y88         FDCE                                         r  lab4_reg_0/rwtest_i_reg[0]/C
                         clock pessimism              0.000     5.414    
                         clock uncertainty            0.154     5.569    
    SLICE_X35Y88         FDCE (Hold_fdce_C_D)         0.169     5.738    lab4_reg_0/rwtest_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.738    
                         arrival time                           5.834    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 axi4pifb_0/pif_wdata_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab4_reg_0/reg32_i_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.367ns (11.442%)  route 2.840ns (88.558%))
  Logic Levels:           0  
  Clock Path Skew:        2.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.417ns
    Source Clock Delay      (SCD):    2.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.479     2.658    axi4pifb_0/ACLK
    SLICE_X33Y93         FDCE                                         r  axi4pifb_0/pif_wdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDCE (Prop_fdce_C_Q)         0.367     3.025 r  axi4pifb_0/pif_wdata_reg[11]/Q
                         net (fo=4, routed)           2.840     5.865    lab4_reg_0/D[11]
    SLICE_X35Y93         FDCE                                         r  lab4_reg_0/reg32_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.655     5.417    lab4_reg_0/mclk_IBUF_BUFG
    SLICE_X35Y93         FDCE                                         r  lab4_reg_0/reg32_i_reg[11]/C
                         clock pessimism              0.000     5.417    
                         clock uncertainty            0.154     5.572    
    SLICE_X35Y93         FDCE (Hold_fdce_C_D)         0.192     5.764    lab4_reg_0/reg32_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.764    
                         arrival time                           5.865    
  -------------------------------------------------------------------
                         slack                                  0.102    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.699ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.671ns  (required time - arrival time)
  Source:                 lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rvalid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.580ns (12.209%)  route 4.171ns (87.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.688     2.982    lab4processor_0/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X28Y81         FDRE                                         r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.629     4.067    lab4processor_0/pifb_axi_aresetn
    SLICE_X28Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.191 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         3.542     7.733    axi4pifb_0/bbstub_peripheral_aresetn[0]
    SLICE_X35Y102        FDCE                                         f  axi4pifb_0/axi_rvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.655    12.834    axi4pifb_0/ACLK
    SLICE_X35Y102        FDCE                                         r  axi4pifb_0/axi_rvalid_reg/C
                         clock pessimism              0.129    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X35Y102        FDCE (Recov_fdce_C_CLR)     -0.405    12.404    axi4pifb_0/axi_rvalid_reg
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                  4.671    

Slack (MET) :             4.715ns  (required time - arrival time)
  Source:                 lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/ack_2pif_d1_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.580ns (12.209%)  route 4.171ns (87.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.688     2.982    lab4processor_0/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X28Y81         FDRE                                         r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.629     4.067    lab4processor_0/pifb_axi_aresetn
    SLICE_X28Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.191 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         3.542     7.733    axi4pifb_0/bbstub_peripheral_aresetn[0]
    SLICE_X34Y102        FDCE                                         f  axi4pifb_0/ack_2pif_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.655    12.834    axi4pifb_0/ACLK
    SLICE_X34Y102        FDCE                                         r  axi4pifb_0/ack_2pif_d1_reg/C
                         clock pessimism              0.129    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X34Y102        FDCE (Recov_fdce_C_CLR)     -0.361    12.448    axi4pifb_0/ack_2pif_d1_reg
  -------------------------------------------------------------------
                         required time                         12.448    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                  4.715    

Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/ack_2pif_s1_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.580ns (12.209%)  route 4.171ns (87.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.688     2.982    lab4processor_0/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X28Y81         FDRE                                         r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.629     4.067    lab4processor_0/pifb_axi_aresetn
    SLICE_X28Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.191 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         3.542     7.733    axi4pifb_0/bbstub_peripheral_aresetn[0]
    SLICE_X34Y102        FDCE                                         f  axi4pifb_0/ack_2pif_s1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.655    12.834    axi4pifb_0/ACLK
    SLICE_X34Y102        FDCE                                         r  axi4pifb_0/ack_2pif_s1_reg/C
                         clock pessimism              0.129    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X34Y102        FDCE (Recov_fdce_C_CLR)     -0.319    12.490    axi4pifb_0/ack_2pif_s1_reg
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                  4.757    

Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/ack_2pif_s2_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.580ns (12.209%)  route 4.171ns (87.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.688     2.982    lab4processor_0/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X28Y81         FDRE                                         r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.629     4.067    lab4processor_0/pifb_axi_aresetn
    SLICE_X28Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.191 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         3.542     7.733    axi4pifb_0/bbstub_peripheral_aresetn[0]
    SLICE_X34Y102        FDCE                                         f  axi4pifb_0/ack_2pif_s2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.655    12.834    axi4pifb_0/ACLK
    SLICE_X34Y102        FDCE                                         r  axi4pifb_0/ack_2pif_s2_reg/C
                         clock pessimism              0.129    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X34Y102        FDCE (Recov_fdce_C_CLR)     -0.319    12.490    axi4pifb_0/ack_2pif_s2_reg
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                  4.757    

Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/ack_2pif_str_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.580ns (12.209%)  route 4.171ns (87.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.688     2.982    lab4processor_0/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X28Y81         FDRE                                         r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.629     4.067    lab4processor_0/pifb_axi_aresetn
    SLICE_X28Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.191 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         3.542     7.733    axi4pifb_0/bbstub_peripheral_aresetn[0]
    SLICE_X34Y102        FDCE                                         f  axi4pifb_0/ack_2pif_str_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.655    12.834    axi4pifb_0/ACLK
    SLICE_X34Y102        FDCE                                         r  axi4pifb_0/ack_2pif_str_reg/C
                         clock pessimism              0.129    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X34Y102        FDCE (Recov_fdce_C_CLR)     -0.319    12.490    axi4pifb_0/ack_2pif_str_reg
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                  4.757    

Slack (MET) :             4.757ns  (required time - arrival time)
  Source:                 lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/mem_ack_str_d1_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.580ns (12.209%)  route 4.171ns (87.791%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.688     2.982    lab4processor_0/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X28Y81         FDRE                                         r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.629     4.067    lab4processor_0/pifb_axi_aresetn
    SLICE_X28Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.191 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         3.542     7.733    axi4pifb_0/bbstub_peripheral_aresetn[0]
    SLICE_X34Y102        FDCE                                         f  axi4pifb_0/mem_ack_str_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.655    12.834    axi4pifb_0/ACLK
    SLICE_X34Y102        FDCE                                         r  axi4pifb_0/mem_ack_str_d1_reg/C
                         clock pessimism              0.129    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X34Y102        FDCE (Recov_fdce_C_CLR)     -0.319    12.490    axi4pifb_0/mem_ack_str_d1_reg
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                  4.757    

Slack (MET) :             4.821ns  (required time - arrival time)
  Source:                 lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/FSM_sequential_fsm_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 0.580ns (12.605%)  route 4.021ns (87.395%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.688     2.982    lab4processor_0/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X28Y81         FDRE                                         r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.629     4.067    lab4processor_0/pifb_axi_aresetn
    SLICE_X28Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.191 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         3.393     7.583    axi4pifb_0/bbstub_peripheral_aresetn[0]
    SLICE_X35Y101        FDCE                                         f  axi4pifb_0/FSM_sequential_fsm_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.655    12.834    axi4pifb_0/ACLK
    SLICE_X35Y101        FDCE                                         r  axi4pifb_0/FSM_sequential_fsm_state_reg[0]/C
                         clock pessimism              0.129    12.963    
                         clock uncertainty           -0.154    12.809    
    SLICE_X35Y101        FDCE (Recov_fdce_C_CLR)     -0.405    12.404    axi4pifb_0/FSM_sequential_fsm_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.404    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                  4.821    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/FSM_sequential_fsm_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.580ns (12.895%)  route 3.918ns (87.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.688     2.982    lab4processor_0/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X28Y81         FDRE                                         r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.629     4.067    lab4processor_0/pifb_axi_aresetn
    SLICE_X28Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.191 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         3.289     7.480    axi4pifb_0/bbstub_peripheral_aresetn[0]
    SLICE_X35Y103        FDCE                                         f  axi4pifb_0/FSM_sequential_fsm_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.654    12.833    axi4pifb_0/ACLK
    SLICE_X35Y103        FDCE                                         r  axi4pifb_0/FSM_sequential_fsm_state_reg[1]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X35Y103        FDCE (Recov_fdce_C_CLR)     -0.405    12.403    axi4pifb_0/FSM_sequential_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/FSM_sequential_fsm_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 0.580ns (12.895%)  route 3.918ns (87.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.688     2.982    lab4processor_0/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X28Y81         FDRE                                         r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.629     4.067    lab4processor_0/pifb_axi_aresetn
    SLICE_X28Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.191 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         3.289     7.480    axi4pifb_0/bbstub_peripheral_aresetn[0]
    SLICE_X35Y103        FDCE                                         f  axi4pifb_0/FSM_sequential_fsm_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.654    12.833    axi4pifb_0/ACLK
    SLICE_X35Y103        FDCE                                         r  axi4pifb_0/FSM_sequential_fsm_state_reg[2]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X35Y103        FDCE (Recov_fdce_C_CLR)     -0.405    12.403    axi4pifb_0/FSM_sequential_fsm_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                          -7.480    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.938ns  (required time - arrival time)
  Source:                 lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_bvalid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 0.580ns (12.941%)  route 3.902ns (87.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.688     2.982    lab4processor_0/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X28Y81         FDRE                                         r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.629     4.067    lab4processor_0/pifb_axi_aresetn
    SLICE_X28Y81         LUT1 (Prop_lut1_I0_O)        0.124     4.191 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         3.273     7.464    axi4pifb_0/bbstub_peripheral_aresetn[0]
    SLICE_X33Y103        FDCE                                         f  axi4pifb_0/axi_bvalid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         1.653    12.832    axi4pifb_0/ACLK
    SLICE_X33Y103        FDCE                                         r  axi4pifb_0/axi_bvalid_reg/C
                         clock pessimism              0.129    12.961    
                         clock uncertainty           -0.154    12.807    
    SLICE_X33Y103        FDCE (Recov_fdce_C_CLR)     -0.405    12.402    axi4pifb_0/axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                          -7.464    
  -------------------------------------------------------------------
                         slack                                  4.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_araddr_reg[2]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.779%)  route 0.439ns (70.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.569     0.905    lab4processor_0/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X28Y81         FDRE                                         r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.206     1.251    lab4processor_0/pifb_axi_aresetn
    SLICE_X28Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.296 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         0.233     1.529    axi4pifb_0/bbstub_peripheral_aresetn[0]
    SLICE_X28Y88         FDPE                                         f  axi4pifb_0/axi_araddr_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.842     1.208    axi4pifb_0/ACLK
    SLICE_X28Y88         FDPE                                         r  axi4pifb_0/axi_araddr_reg[2]/C
                         clock pessimism             -0.282     0.926    
    SLICE_X28Y88         FDPE (Remov_fdpe_C_PRE)     -0.095     0.831    axi4pifb_0/axi_araddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_araddr_reg[3]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.779%)  route 0.439ns (70.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.569     0.905    lab4processor_0/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X28Y81         FDRE                                         r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.206     1.251    lab4processor_0/pifb_axi_aresetn
    SLICE_X28Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.296 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         0.233     1.529    axi4pifb_0/bbstub_peripheral_aresetn[0]
    SLICE_X28Y88         FDPE                                         f  axi4pifb_0/axi_araddr_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.842     1.208    axi4pifb_0/ACLK
    SLICE_X28Y88         FDPE                                         r  axi4pifb_0/axi_araddr_reg[3]/C
                         clock pessimism             -0.282     0.926    
    SLICE_X28Y88         FDPE (Remov_fdpe_C_PRE)     -0.095     0.831    axi4pifb_0/axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_araddr_reg[5]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.779%)  route 0.439ns (70.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.569     0.905    lab4processor_0/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X28Y81         FDRE                                         r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.206     1.251    lab4processor_0/pifb_axi_aresetn
    SLICE_X28Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.296 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         0.233     1.529    axi4pifb_0/bbstub_peripheral_aresetn[0]
    SLICE_X28Y88         FDPE                                         f  axi4pifb_0/axi_araddr_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.842     1.208    axi4pifb_0/ACLK
    SLICE_X28Y88         FDPE                                         r  axi4pifb_0/axi_araddr_reg[5]/C
                         clock pessimism             -0.282     0.926    
    SLICE_X28Y88         FDPE (Remov_fdpe_C_PRE)     -0.095     0.831    axi4pifb_0/axi_araddr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/pif_wdata_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.793%)  route 0.630ns (77.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.569     0.905    lab4processor_0/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X28Y81         FDRE                                         r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.206     1.251    lab4processor_0/pifb_axi_aresetn
    SLICE_X28Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.296 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         0.424     1.721    axi4pifb_0/bbstub_peripheral_aresetn[0]
    SLICE_X32Y88         FDCE                                         f  axi4pifb_0/pif_wdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.823     1.189    axi4pifb_0/ACLK
    SLICE_X32Y88         FDCE                                         r  axi4pifb_0/pif_wdata_reg[0]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X32Y88         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    axi4pifb_0/pif_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/pif_wdata_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.793%)  route 0.630ns (77.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.569     0.905    lab4processor_0/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X28Y81         FDRE                                         r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.206     1.251    lab4processor_0/pifb_axi_aresetn
    SLICE_X28Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.296 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         0.424     1.721    axi4pifb_0/bbstub_peripheral_aresetn[0]
    SLICE_X32Y88         FDCE                                         f  axi4pifb_0/pif_wdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.823     1.189    axi4pifb_0/ACLK
    SLICE_X32Y88         FDCE                                         r  axi4pifb_0/pif_wdata_reg[1]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X32Y88         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    axi4pifb_0/pif_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/pif_wdata_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.793%)  route 0.630ns (77.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.569     0.905    lab4processor_0/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X28Y81         FDRE                                         r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.206     1.251    lab4processor_0/pifb_axi_aresetn
    SLICE_X28Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.296 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         0.424     1.721    axi4pifb_0/bbstub_peripheral_aresetn[0]
    SLICE_X32Y88         FDCE                                         f  axi4pifb_0/pif_wdata_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.823     1.189    axi4pifb_0/ACLK
    SLICE_X32Y88         FDCE                                         r  axi4pifb_0/pif_wdata_reg[3]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X32Y88         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    axi4pifb_0/pif_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/pif_wdata_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.793%)  route 0.630ns (77.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.569     0.905    lab4processor_0/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X28Y81         FDRE                                         r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.206     1.251    lab4processor_0/pifb_axi_aresetn
    SLICE_X28Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.296 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         0.424     1.721    axi4pifb_0/bbstub_peripheral_aresetn[0]
    SLICE_X32Y88         FDCE                                         f  axi4pifb_0/pif_wdata_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.823     1.189    axi4pifb_0/ACLK
    SLICE_X32Y88         FDCE                                         r  axi4pifb_0/pif_wdata_reg[4]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X32Y88         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    axi4pifb_0/pif_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/pif_wdata_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.793%)  route 0.630ns (77.207%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.569     0.905    lab4processor_0/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X28Y81         FDRE                                         r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.206     1.251    lab4processor_0/pifb_axi_aresetn
    SLICE_X28Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.296 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         0.424     1.721    axi4pifb_0/bbstub_peripheral_aresetn[0]
    SLICE_X32Y88         FDCE                                         f  axi4pifb_0/pif_wdata_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.823     1.189    axi4pifb_0/ACLK
    SLICE_X32Y88         FDCE                                         r  axi4pifb_0/pif_wdata_reg[5]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X32Y88         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    axi4pifb_0/pif_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.916ns  (arrival time - required time)
  Source:                 lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.186ns (21.392%)  route 0.683ns (78.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.569     0.905    lab4processor_0/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X28Y81         FDRE                                         r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.206     1.251    lab4processor_0/pifb_axi_aresetn
    SLICE_X28Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.296 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         0.478     1.774    axi4pifb_0/bbstub_peripheral_aresetn[0]
    SLICE_X32Y89         FDCE                                         f  axi4pifb_0/axi_rdata_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.823     1.189    axi4pifb_0/ACLK
    SLICE_X32Y89         FDCE                                         r  axi4pifb_0/axi_rdata_reg[0]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X32Y89         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    axi4pifb_0/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.916ns  (arrival time - required time)
  Source:                 lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4pifb_0/axi_rdata_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.186ns (21.392%)  route 0.683ns (78.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.569     0.905    lab4processor_0/design_1_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X28Y81         FDRE                                         r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  lab4processor_0/design_1_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=1, routed)           0.206     1.251    lab4processor_0/pifb_axi_aresetn
    SLICE_X28Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.296 f  lab4processor_0/FSM_sequential_fsm_state[3]_i_3/O
                         net (fo=190, routed)         0.478     1.774    axi4pifb_0/bbstub_peripheral_aresetn[0]
    SLICE_X32Y89         FDCE                                         f  axi4pifb_0/axi_rdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab4processor_0/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab4processor_0/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab4processor_0/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=851, routed)         0.823     1.189    axi4pifb_0/ACLK
    SLICE_X32Y89         FDCE                                         r  axi4pifb_0/axi_rdata_reg[1]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X32Y89         FDCE (Remov_fdce_C_CLR)     -0.067     0.858    axi4pifb_0/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.916    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.389ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.828ns (20.136%)  route 3.284ns (79.864%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 36.746 - 33.000 ) 
    Source Clock Delay      (SCD):    4.143ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.717     4.143    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y93         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.456     4.599 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.801     5.400    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.524 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.831     6.356    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X60Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.480 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.776     7.256    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X57Y99         LUT1 (Prop_lut1_I0_O)        0.124     7.380 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.876     8.256    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X53Y102        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.644    36.746    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.339    37.085    
                         clock uncertainty           -0.035    37.049    
    SLICE_X53Y102        FDCE (Recov_fdce_C_CLR)     -0.405    36.644    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.644    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                 28.389    

Slack (MET) :             28.389ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.828ns (20.136%)  route 3.284ns (79.864%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 36.746 - 33.000 ) 
    Source Clock Delay      (SCD):    4.143ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.717     4.143    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y93         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.456     4.599 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.801     5.400    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.524 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.831     6.356    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X60Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.480 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.776     7.256    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X57Y99         LUT1 (Prop_lut1_I0_O)        0.124     7.380 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.876     8.256    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X53Y102        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.644    36.746    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.339    37.085    
                         clock uncertainty           -0.035    37.049    
    SLICE_X53Y102        FDCE (Recov_fdce_C_CLR)     -0.405    36.644    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.644    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                 28.389    

Slack (MET) :             28.389ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.828ns (20.136%)  route 3.284ns (79.864%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 36.746 - 33.000 ) 
    Source Clock Delay      (SCD):    4.143ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.717     4.143    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y93         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.456     4.599 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.801     5.400    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.524 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.831     6.356    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X60Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.480 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.776     7.256    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X57Y99         LUT1 (Prop_lut1_I0_O)        0.124     7.380 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.876     8.256    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X53Y102        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.644    36.746    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.339    37.085    
                         clock uncertainty           -0.035    37.049    
    SLICE_X53Y102        FDCE (Recov_fdce_C_CLR)     -0.405    36.644    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.644    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                 28.389    

Slack (MET) :             28.389ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.828ns (20.136%)  route 3.284ns (79.864%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 36.746 - 33.000 ) 
    Source Clock Delay      (SCD):    4.143ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.717     4.143    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y93         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.456     4.599 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.801     5.400    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.524 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.831     6.356    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X60Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.480 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.776     7.256    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X57Y99         LUT1 (Prop_lut1_I0_O)        0.124     7.380 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.876     8.256    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X53Y102        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.644    36.746    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.339    37.085    
                         clock uncertainty           -0.035    37.049    
    SLICE_X53Y102        FDCE (Recov_fdce_C_CLR)     -0.405    36.644    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.644    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                 28.389    

Slack (MET) :             28.389ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 0.828ns (20.136%)  route 3.284ns (79.864%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.746ns = ( 36.746 - 33.000 ) 
    Source Clock Delay      (SCD):    4.143ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.717     4.143    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y93         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.456     4.599 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.801     5.400    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.524 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.831     6.356    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X60Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.480 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.776     7.256    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X57Y99         LUT1 (Prop_lut1_I0_O)        0.124     7.380 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.876     8.256    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X53Y102        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.644    36.746    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X53Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.339    37.085    
                         clock uncertainty           -0.035    37.049    
    SLICE_X53Y102        FDCE (Recov_fdce_C_CLR)     -0.405    36.644    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.644    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                 28.389    

Slack (MET) :             28.552ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.828ns (20.379%)  route 3.235ns (79.621%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.816ns = ( 36.816 - 33.000 ) 
    Source Clock Delay      (SCD):    4.143ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.717     4.143    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y93         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.456     4.599 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.801     5.400    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.524 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.831     6.356    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X60Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.480 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.776     7.256    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X57Y99         LUT1 (Prop_lut1_I0_O)        0.124     7.380 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.827     8.206    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X54Y102        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.714    36.816    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X54Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.339    37.155    
                         clock uncertainty           -0.035    37.119    
    SLICE_X54Y102        FDCE (Recov_fdce_C_CLR)     -0.361    36.758    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.758    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                 28.552    

Slack (MET) :             28.594ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.828ns (20.379%)  route 3.235ns (79.621%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.816ns = ( 36.816 - 33.000 ) 
    Source Clock Delay      (SCD):    4.143ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.717     4.143    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y93         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.456     4.599 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.801     5.400    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.524 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.831     6.356    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X60Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.480 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.776     7.256    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X57Y99         LUT1 (Prop_lut1_I0_O)        0.124     7.380 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.827     8.206    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X54Y102        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.714    36.816    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X54Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.339    37.155    
                         clock uncertainty           -0.035    37.119    
    SLICE_X54Y102        FDCE (Recov_fdce_C_CLR)     -0.319    36.800    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.800    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                 28.594    

Slack (MET) :             28.594ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.828ns (20.379%)  route 3.235ns (79.621%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.816ns = ( 36.816 - 33.000 ) 
    Source Clock Delay      (SCD):    4.143ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.717     4.143    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y93         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.456     4.599 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.801     5.400    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.524 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.831     6.356    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X60Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.480 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.776     7.256    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X57Y99         LUT1 (Prop_lut1_I0_O)        0.124     7.380 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.827     8.206    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X54Y102        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.714    36.816    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X54Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.339    37.155    
                         clock uncertainty           -0.035    37.119    
    SLICE_X54Y102        FDCE (Recov_fdce_C_CLR)     -0.319    36.800    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.800    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                 28.594    

Slack (MET) :             28.594ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.828ns (20.379%)  route 3.235ns (79.621%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.816ns = ( 36.816 - 33.000 ) 
    Source Clock Delay      (SCD):    4.143ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.717     4.143    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y93         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.456     4.599 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.801     5.400    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.524 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.831     6.356    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X60Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.480 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.776     7.256    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X57Y99         LUT1 (Prop_lut1_I0_O)        0.124     7.380 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.827     8.206    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X54Y102        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.714    36.816    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X54Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.339    37.155    
                         clock uncertainty           -0.035    37.119    
    SLICE_X54Y102        FDCE (Recov_fdce_C_CLR)     -0.319    36.800    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.800    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                 28.594    

Slack (MET) :             28.594ns  (required time - arrival time)
  Source:                 dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 0.828ns (20.379%)  route 3.235ns (79.621%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.816ns = ( 36.816 - 33.000 ) 
    Source Clock Delay      (SCD):    4.143ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.717     4.143    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y93         FDRE                                         r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.456     4.599 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.801     5.400    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y93         LUT6 (Prop_lut6_I5_O)        0.124     5.524 f  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.831     6.356    dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X60Y94         LUT4 (Prop_lut4_I3_O)        0.124     6.480 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.776     7.256    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/state_reg[2]_0
    SLICE_X57Y99         LUT1 (Prop_lut1_I0_O)        0.124     7.380 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.827     8.206    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X54Y102        FDCE                                         f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         1.714    36.816    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X54Y102        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.339    37.155    
                         clock uncertainty           -0.035    37.119    
    SLICE_X54Y102        FDCE (Recov_fdce_C_CLR)     -0.319    36.800    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.800    
                         arrival time                          -8.206    
  -------------------------------------------------------------------
                         slack                                 28.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.582%)  route 0.131ns (44.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.559     1.621    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X38Y98         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164     1.785 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.131     1.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X41Y98         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.827     2.026    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X41Y98         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.371     1.655    
    SLICE_X41Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.563    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.582%)  route 0.131ns (44.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.559     1.621    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X38Y98         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164     1.785 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.131     1.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X41Y98         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.827     2.026    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X41Y98         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.371     1.655    
    SLICE_X41Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.563    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.582%)  route 0.131ns (44.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.559     1.621    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X38Y98         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164     1.785 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.131     1.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X41Y98         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.827     2.026    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X41Y98         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.371     1.655    
    SLICE_X41Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.563    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.582%)  route 0.131ns (44.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.559     1.621    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X38Y98         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164     1.785 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.131     1.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X41Y98         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.827     2.026    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X41Y98         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.371     1.655    
    SLICE_X41Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.563    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.582%)  route 0.131ns (44.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.559     1.621    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X38Y98         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164     1.785 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.131     1.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X41Y98         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.827     2.026    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X41Y98         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.371     1.655    
    SLICE_X41Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.563    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.582%)  route 0.131ns (44.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.559     1.621    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X38Y98         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164     1.785 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.131     1.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X41Y98         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.827     2.026    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X41Y98         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.371     1.655    
    SLICE_X41Y98         FDCE (Remov_fdce_C_CLR)     -0.092     1.563    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.582%)  route 0.131ns (44.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.559     1.621    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X38Y98         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164     1.785 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.131     1.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X41Y98         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.827     2.026    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X41Y98         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.371     1.655    
    SLICE_X41Y98         FDPE (Remov_fdpe_C_PRE)     -0.095     1.560    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.582%)  route 0.131ns (44.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.559     1.621    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X38Y98         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDPE (Prop_fdpe_C_Q)         0.164     1.785 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.131     1.916    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X41Y98         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.827     2.026    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X41Y98         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.371     1.655    
    SLICE_X41Y98         FDPE (Remov_fdpe_C_PRE)     -0.095     1.560    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.587%)  route 0.182ns (56.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.580     1.642    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X57Y98         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.783 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.182     1.966    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X58Y97         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.850     2.049    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X58Y97         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.391     1.658    
    SLICE_X58Y97         FDPE (Remov_fdpe_C_PRE)     -0.071     1.587    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.587%)  route 0.182ns (56.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.580     1.642    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X57Y98         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.783 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.182     1.966    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X58Y97         FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=382, routed)         0.850     2.049    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X58Y97         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.391     1.658    
    SLICE_X58Y97         FDPE (Remov_fdpe_C_PRE)     -0.071     1.587    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.378    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mclk
  To Clock:  mclk

Setup :            0  Failing Endpoints,  Worst Slack        5.837ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.837ns  (required time - arrival time)
  Source:                 pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/CRU_0/clkdiv_0/mclk_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.557ns (15.696%)  route 2.992ns (84.304%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.653     5.415    pos_seq7_ctrl_0/CRU_0/rstsync_0/mclk
    SLICE_X44Y58         FDPE                                         r  pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDPE (Prop_fdpe_C_Q)         0.456     5.871 f  pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_s2_reg_lopt_replica/Q
                         net (fo=1, routed)           1.134     7.005    pos_seq7_ctrl_0/CRU_0/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.106 f  pos_seq7_ctrl_0/CRU_0/bufg_1/O
                         net (fo=57, routed)          1.858     8.964    pos_seq7_ctrl_0/CRU_0/clkdiv_0/AR[0]
    SLICE_X51Y46         FDCE                                         f  pos_seq7_ctrl_0/CRU_0/clkdiv_0/mclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.479    14.962    pos_seq7_ctrl_0/CRU_0/clkdiv_0/mclk
    SLICE_X51Y46         FDCE                                         r  pos_seq7_ctrl_0/CRU_0/clkdiv_0/mclk_cnt_reg[2]/C
                         clock pessimism              0.280    15.242    
                         clock uncertainty           -0.035    15.206    
    SLICE_X51Y46         FDCE (Recov_fdce_C_CLR)     -0.405    14.801    pos_seq7_ctrl_0/CRU_0/clkdiv_0/mclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  5.837    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/CRU_0/clkdiv_0/mclk_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.557ns (15.696%)  route 2.992ns (84.304%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.653     5.415    pos_seq7_ctrl_0/CRU_0/rstsync_0/mclk
    SLICE_X44Y58         FDPE                                         r  pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDPE (Prop_fdpe_C_Q)         0.456     5.871 f  pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_s2_reg_lopt_replica/Q
                         net (fo=1, routed)           1.134     7.005    pos_seq7_ctrl_0/CRU_0/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.106 f  pos_seq7_ctrl_0/CRU_0/bufg_1/O
                         net (fo=57, routed)          1.858     8.964    pos_seq7_ctrl_0/CRU_0/clkdiv_0/AR[0]
    SLICE_X50Y46         FDCE                                         f  pos_seq7_ctrl_0/CRU_0/clkdiv_0/mclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.479    14.962    pos_seq7_ctrl_0/CRU_0/clkdiv_0/mclk
    SLICE_X50Y46         FDCE                                         r  pos_seq7_ctrl_0/CRU_0/clkdiv_0/mclk_cnt_reg[1]/C
                         clock pessimism              0.280    15.242    
                         clock uncertainty           -0.035    15.206    
    SLICE_X50Y46         FDCE (Recov_fdce_C_CLR)     -0.361    14.845    pos_seq7_ctrl_0/CRU_0/clkdiv_0/mclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/SEG7CTRL_0/dec2to4/OUTP_reg[1]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.557ns (15.314%)  route 3.080ns (84.686%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.059 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.653     5.415    pos_seq7_ctrl_0/CRU_0/rstsync_0/mclk
    SLICE_X44Y58         FDPE                                         r  pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDPE (Prop_fdpe_C_Q)         0.456     5.871 f  pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_s2_reg_lopt_replica/Q
                         net (fo=1, routed)           1.134     7.005    pos_seq7_ctrl_0/CRU_0/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.106 f  pos_seq7_ctrl_0/CRU_0/bufg_1/O
                         net (fo=57, routed)          1.946     9.052    pos_seq7_ctrl_0/SEG7CTRL_0/dec2to4/AR[0]
    SLICE_X8Y42          FDCE                                         f  pos_seq7_ctrl_0/SEG7CTRL_0/dec2to4/OUTP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.576    15.059    pos_seq7_ctrl_0/SEG7CTRL_0/dec2to4/CLK
    SLICE_X8Y42          FDCE                                         r  pos_seq7_ctrl_0/SEG7CTRL_0/dec2to4/OUTP_reg[1]/C
                         clock pessimism              0.280    15.339    
                         clock uncertainty           -0.035    15.303    
    SLICE_X8Y42          FDCE (Recov_fdce_C_CLR)     -0.361    14.942    pos_seq7_ctrl_0/SEG7CTRL_0/dec2to4/OUTP_reg[1]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/SEG7CTRL_0/dec2to4/OUTP_reg[3]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.557ns (15.314%)  route 3.080ns (84.686%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.059 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.653     5.415    pos_seq7_ctrl_0/CRU_0/rstsync_0/mclk
    SLICE_X44Y58         FDPE                                         r  pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDPE (Prop_fdpe_C_Q)         0.456     5.871 f  pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_s2_reg_lopt_replica/Q
                         net (fo=1, routed)           1.134     7.005    pos_seq7_ctrl_0/CRU_0/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.106 f  pos_seq7_ctrl_0/CRU_0/bufg_1/O
                         net (fo=57, routed)          1.946     9.052    pos_seq7_ctrl_0/SEG7CTRL_0/dec2to4/AR[0]
    SLICE_X8Y42          FDCE                                         f  pos_seq7_ctrl_0/SEG7CTRL_0/dec2to4/OUTP_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.576    15.059    pos_seq7_ctrl_0/SEG7CTRL_0/dec2to4/CLK
    SLICE_X8Y42          FDCE                                         r  pos_seq7_ctrl_0/SEG7CTRL_0/dec2to4/OUTP_reg[3]/C
                         clock pessimism              0.280    15.339    
                         clock uncertainty           -0.035    15.303    
    SLICE_X8Y42          FDCE (Recov_fdce_C_CLR)     -0.361    14.942    pos_seq7_ctrl_0/SEG7CTRL_0/dec2to4/OUTP_reg[3]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/CRU_0/clkdiv_0/mclk_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.557ns (15.739%)  route 2.982ns (84.261%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.963ns = ( 14.963 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.653     5.415    pos_seq7_ctrl_0/CRU_0/rstsync_0/mclk
    SLICE_X44Y58         FDPE                                         r  pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDPE (Prop_fdpe_C_Q)         0.456     5.871 f  pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_s2_reg_lopt_replica/Q
                         net (fo=1, routed)           1.134     7.005    pos_seq7_ctrl_0/CRU_0/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.106 f  pos_seq7_ctrl_0/CRU_0/bufg_1/O
                         net (fo=57, routed)          1.848     8.954    pos_seq7_ctrl_0/CRU_0/clkdiv_0/AR[0]
    SLICE_X50Y47         FDCE                                         f  pos_seq7_ctrl_0/CRU_0/clkdiv_0/mclk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.480    14.963    pos_seq7_ctrl_0/CRU_0/clkdiv_0/mclk
    SLICE_X50Y47         FDCE                                         r  pos_seq7_ctrl_0/CRU_0/clkdiv_0/mclk_cnt_reg[4]/C
                         clock pessimism              0.280    15.243    
                         clock uncertainty           -0.035    15.207    
    SLICE_X50Y47         FDCE (Recov_fdce_C_CLR)     -0.361    14.846    pos_seq7_ctrl_0/CRU_0/clkdiv_0/mclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/CRU_0/clkdiv_0/mclk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.557ns (15.696%)  route 2.992ns (84.304%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.653     5.415    pos_seq7_ctrl_0/CRU_0/rstsync_0/mclk
    SLICE_X44Y58         FDPE                                         r  pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDPE (Prop_fdpe_C_Q)         0.456     5.871 f  pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_s2_reg_lopt_replica/Q
                         net (fo=1, routed)           1.134     7.005    pos_seq7_ctrl_0/CRU_0/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.106 f  pos_seq7_ctrl_0/CRU_0/bufg_1/O
                         net (fo=57, routed)          1.858     8.964    pos_seq7_ctrl_0/CRU_0/clkdiv_0/AR[0]
    SLICE_X50Y46         FDCE                                         f  pos_seq7_ctrl_0/CRU_0/clkdiv_0/mclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.479    14.962    pos_seq7_ctrl_0/CRU_0/clkdiv_0/mclk
    SLICE_X50Y46         FDCE                                         r  pos_seq7_ctrl_0/CRU_0/clkdiv_0/mclk_cnt_reg[0]/C
                         clock pessimism              0.280    15.242    
                         clock uncertainty           -0.035    15.206    
    SLICE_X50Y46         FDCE (Recov_fdce_C_CLR)     -0.319    14.887    pos_seq7_ctrl_0/CRU_0/clkdiv_0/mclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/CRU_0/clkdiv_0/mclk_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.557ns (15.696%)  route 2.992ns (84.304%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.653     5.415    pos_seq7_ctrl_0/CRU_0/rstsync_0/mclk
    SLICE_X44Y58         FDPE                                         r  pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDPE (Prop_fdpe_C_Q)         0.456     5.871 f  pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_s2_reg_lopt_replica/Q
                         net (fo=1, routed)           1.134     7.005    pos_seq7_ctrl_0/CRU_0/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.106 f  pos_seq7_ctrl_0/CRU_0/bufg_1/O
                         net (fo=57, routed)          1.858     8.964    pos_seq7_ctrl_0/CRU_0/clkdiv_0/AR[0]
    SLICE_X50Y46         FDCE                                         f  pos_seq7_ctrl_0/CRU_0/clkdiv_0/mclk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.479    14.962    pos_seq7_ctrl_0/CRU_0/clkdiv_0/mclk
    SLICE_X50Y46         FDCE                                         r  pos_seq7_ctrl_0/CRU_0/clkdiv_0/mclk_cnt_reg[5]/C
                         clock pessimism              0.280    15.242    
                         clock uncertainty           -0.035    15.206    
    SLICE_X50Y46         FDCE (Recov_fdce_C_CLR)     -0.319    14.887    pos_seq7_ctrl_0/CRU_0/clkdiv_0/mclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/CRU_0/clkdiv_0/mclk_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.557ns (15.696%)  route 2.992ns (84.304%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 14.962 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.653     5.415    pos_seq7_ctrl_0/CRU_0/rstsync_0/mclk
    SLICE_X44Y58         FDPE                                         r  pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDPE (Prop_fdpe_C_Q)         0.456     5.871 f  pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_s2_reg_lopt_replica/Q
                         net (fo=1, routed)           1.134     7.005    pos_seq7_ctrl_0/CRU_0/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.106 f  pos_seq7_ctrl_0/CRU_0/bufg_1/O
                         net (fo=57, routed)          1.858     8.964    pos_seq7_ctrl_0/CRU_0/clkdiv_0/AR[0]
    SLICE_X50Y46         FDCE                                         f  pos_seq7_ctrl_0/CRU_0/clkdiv_0/mclk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.479    14.962    pos_seq7_ctrl_0/CRU_0/clkdiv_0/mclk
    SLICE_X50Y46         FDCE                                         r  pos_seq7_ctrl_0/CRU_0/clkdiv_0/mclk_cnt_reg[6]/C
                         clock pessimism              0.280    15.242    
                         clock uncertainty           -0.035    15.206    
    SLICE_X50Y46         FDCE (Recov_fdce_C_CLR)     -0.319    14.887    pos_seq7_ctrl_0/CRU_0/clkdiv_0/mclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/SEG7CTRL_0/abcdefgdec_n_reg[0]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 0.557ns (14.973%)  route 3.163ns (85.027%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.653     5.415    pos_seq7_ctrl_0/CRU_0/rstsync_0/mclk
    SLICE_X44Y58         FDPE                                         r  pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDPE (Prop_fdpe_C_Q)         0.456     5.871 f  pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_s2_reg_lopt_replica/Q
                         net (fo=1, routed)           1.134     7.005    pos_seq7_ctrl_0/CRU_0/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.106 f  pos_seq7_ctrl_0/CRU_0/bufg_1/O
                         net (fo=57, routed)          2.029     9.135    pos_seq7_ctrl_0/SEG7CTRL_0/AR[0]
    SLICE_X0Y45          FDCE                                         f  pos_seq7_ctrl_0/SEG7CTRL_0/abcdefgdec_n_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.656    15.139    pos_seq7_ctrl_0/SEG7CTRL_0/CLK
    SLICE_X0Y45          FDCE                                         r  pos_seq7_ctrl_0/SEG7CTRL_0/abcdefgdec_n_reg[0]/C
                         clock pessimism              0.280    15.419    
                         clock uncertainty           -0.035    15.383    
    SLICE_X0Y45          FDCE (Recov_fdce_C_CLR)     -0.319    15.064    pos_seq7_ctrl_0/SEG7CTRL_0/abcdefgdec_n_reg[0]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                          -9.135    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pos_seq7_ctrl_0/SEG7CTRL_0/dec2to4/OUTP_reg[0]/CLR
                            (recovery check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (mclk rise@10.000ns - mclk rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.557ns (15.314%)  route 3.080ns (84.686%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.059 - 10.000 ) 
    Source Clock Delay      (SCD):    5.415ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.653     5.415    pos_seq7_ctrl_0/CRU_0/rstsync_0/mclk
    SLICE_X44Y58         FDPE                                         r  pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDPE (Prop_fdpe_C_Q)         0.456     5.871 f  pos_seq7_ctrl_0/CRU_0/rstsync_0/rst_s2_reg_lopt_replica/Q
                         net (fo=1, routed)           1.134     7.005    pos_seq7_ctrl_0/CRU_0/lopt
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     7.106 f  pos_seq7_ctrl_0/CRU_0/bufg_1/O
                         net (fo=57, routed)          1.946     9.052    pos_seq7_ctrl_0/SEG7CTRL_0/dec2to4/AR[0]
    SLICE_X8Y42          FDCE                                         f  pos_seq7_ctrl_0/SEG7CTRL_0/dec2to4/OUTP_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)      10.000    10.000 r  
    Y9                                                0.000    10.000 r  mclk (IN)
                         net (fo=0)                   0.000    10.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        1.576    15.059    pos_seq7_ctrl_0/SEG7CTRL_0/dec2to4/CLK
    SLICE_X8Y42          FDCE                                         r  pos_seq7_ctrl_0/SEG7CTRL_0/dec2to4/OUTP_reg[0]/C
                         clock pessimism              0.280    15.339    
                         clock uncertainty           -0.035    15.303    
    SLICE_X8Y42          FDCE (Recov_fdce_C_CLR)     -0.319    14.984    pos_seq7_ctrl_0/SEG7CTRL_0/dec2to4/OUTP_reg[0]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                  5.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.105%)  route 0.245ns (59.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.641     1.588    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y101        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDPE (Prop_fdpe_C_Q)         0.164     1.752 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.245     1.997    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X42Y99         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.827     2.021    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X42Y99         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.252     1.769    
    SLICE_X42Y99         FDCE (Remov_fdce_C_CLR)     -0.067     1.702    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.105%)  route 0.245ns (59.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.641     1.588    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y101        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDPE (Prop_fdpe_C_Q)         0.164     1.752 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.245     1.997    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X42Y99         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.827     2.021    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X42Y99         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.252     1.769    
    SLICE_X42Y99         FDCE (Remov_fdce_C_CLR)     -0.067     1.702    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.105%)  route 0.245ns (59.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.641     1.588    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y101        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDPE (Prop_fdpe_C_Q)         0.164     1.752 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.245     1.997    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X42Y99         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.827     2.021    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X42Y99         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.252     1.769    
    SLICE_X42Y99         FDCE (Remov_fdce_C_CLR)     -0.067     1.702    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.105%)  route 0.245ns (59.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.641     1.588    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y101        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDPE (Prop_fdpe_C_Q)         0.164     1.752 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.245     1.997    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X42Y99         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.827     2.021    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X42Y99         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.252     1.769    
    SLICE_X42Y99         FDCE (Remov_fdce_C_CLR)     -0.067     1.702    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.105%)  route 0.245ns (59.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.641     1.588    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y101        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDPE (Prop_fdpe_C_Q)         0.164     1.752 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.245     1.997    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X43Y99         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.827     2.021    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X43Y99         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.252     1.769    
    SLICE_X43Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.677    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.105%)  route 0.245ns (59.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.641     1.588    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y101        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDPE (Prop_fdpe_C_Q)         0.164     1.752 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.245     1.997    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X43Y99         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.827     2.021    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X43Y99         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.252     1.769    
    SLICE_X43Y99         FDCE (Remov_fdce_C_CLR)     -0.092     1.677    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.690%)  route 0.173ns (51.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.641     1.588    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y101        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDPE (Prop_fdpe_C_Q)         0.164     1.752 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.173     1.925    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X43Y101        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.913     2.107    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X43Y101        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.485     1.622    
    SLICE_X43Y101        FDPE (Remov_fdpe_C_PRE)     -0.095     1.527    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.690%)  route 0.173ns (51.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.641     1.588    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y101        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDPE (Prop_fdpe_C_Q)         0.164     1.752 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.173     1.925    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X43Y101        FDPE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.913     2.107    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/clk
    SLICE_X43Y101        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.485     1.622    
    SLICE_X43Y101        FDPE (Remov_fdpe_C_PRE)     -0.095     1.527    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.570%)  route 0.183ns (56.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.579     1.526    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y98         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.667 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.183     1.850    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X55Y96         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.847     2.041    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y96         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.500     1.541    
    SLICE_X55Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.449    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock mclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mclk rise@0.000ns - mclk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.570%)  route 0.183ns (56.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.579     1.526    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X55Y98         FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDPE (Prop_fdpe_C_Q)         0.141     1.667 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.183     1.850    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X55Y96         FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mclk rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  mclk (IN)
                         net (fo=0)                   0.000     0.000    mclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    mclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  mclk_IBUF_BUFG_inst/O
                         net (fo=1485, routed)        0.847     2.041    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X55Y96         FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.500     1.541    
    SLICE_X55Y96         FDCE (Remov_fdce_C_CLR)     -0.092     1.449    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.401    





