Fixed discovery of signals inside SystemVerilog interfaces.
