= Resources

.User Maunauls
* https://github.com/riscv-non-isa/riscv-asm-manual/blob/main/riscv-asm.md[RISC-V Assembly Programmer's Manual]
* https://github.com/riscv-non-isa/riscv-elf-psabi-doc/blob/master/riscv-elf.adoc[RISC-V ELF PSABI]
* https://github.com/riscv-non-isa/riscv-elf-psabi-doc/blob/master/riscv-cc.adoc[RISC-V CC]
* https://inst.eecs.berkeley.edu/~cs61c/su21/resources/[CS61C Resources]

.Specifications
* https://github.com/riscv/riscv-isa-manual/blob/main/src/[RISC-V ISA Manual]
* https://riscv.org/technical/specifications/[RISC-V Specifications]
* https://github.com/riscv-non-isa[Non-ISA RISC-V Specifications]
* https://clownote.github.io/2021/03/06/xv6/Xv6-page-table/[Xv6 Page Table Explanation]
* https://riscv.org/wp-content/uploads/2015/01/riscv-calling.html[RISC-V Calling Convention]
* https://riscv.org/blog/2024/03/adding-physical-memory-protection-to-the-veer-el2-risc-v-core-2/[Physical Memory Protection]
* https://naizhengtan.github.io/23fall/docs/lab4/pmp.pdf[RISC-V Physical Memory Protection]

.QEMU
* https://github.com/qemu/qemu/blob/master/hw/riscv/virt.c#L70[QEMU RISC-V Virt.c Source Code]

.AsciiDoc
* https://docs.asciidoctor.org/asciidoc/latest/[AsciiDoctor Documentation]
* https://github.com/riscv/docs-dev-guide[RISC-V Documentation Development Guide]

.Blog
* https://twilco.github.io/[Twilco GitHub Page]
* https://www.meyerzinn.tech/posts/2023/03/05/running-rust-code-on-risc-v-in-qemu/[Running Rust Code on RISC-V in QEMU]
* https://www.petrside.gr/posts/riscv-qemu/[RISC-V QEMU]
* https://osblog.stephenmarz.com/ch1.html[Stephen Marz OS Blog]
* https://fprox.substack.com/p/riscv-c-extension

.Linker
* https://ftp.gnu.org/old-gnu/Manuals/ld-2.9.1/html_chapter/ld_3.html[GNU Linker Manual]
* https://allthingsembedded.com/post/2020-04-11-mastering-the-gnu-linker-script/[Mastering the GNU Linker Script]
* https://0x04.net/doc/elf/tls.pdf[Understanding ELF TLS]
* https://sourceware.org/binutils/docs/ld/LD-Index.html[GNU Linker Documentation]

.Asm
* https://gcc.gnu.org/onlinedocs/gcc/Extended-Asm.html[GNU Extended Asm]
* https://developers.redhat.com/blog/2021/02/26/tips-for-writing-portable-assembler-with-gnu-assembler-gas#problems_with_symbols[Writing Portable Assembler with GNU Assembler (GAS)]
* https://ftp.gnu.org/old-gnu/Manuals/gas-2.9.1/html_chapter/as_7.html
* https://www.riscfive.com/2022/04/28/risc-v-assembly-tutorial/[RISC-V Assembly Tutorial (sp here)]
* https://sourceware.org/binutils/docs-2.24/as/CFI-directives.html#CFI-directives[CFI Directives]

.Rust
* https://github.com/rust-embedded/wg/issues/551[Rust panics in embedded systems]

.RISC-V Extensions
* https://research.redhat.com/blog/article/risc-v-extensions-whats-available-and-how-to-find-it/[RISC-V Extensions]
* https://github.com/riscv/riscv-j-extension[RISC-V J Extension]

.Videos
* https://www.youtube.com/watch?v=QFPQ_kTsbtw[Fast Interupts]

.PLIC
* https://github.com/riscv/riscv-plic-spec/blob/master/riscv-plic.adoc[RISC-V PLIC]
* https://github.com/riscv/riscv-isa-manual/blob/main/src/machine.adoc#mcauses[MCAUSE]
* https://wiki.osdev.org/PLIC[OSDev PLIC]
* https://github.com/qemu/qemu/blob/master/hw/riscv/virt.c#L79[QEMU PLIC]
* https://github.com/Mi-V-Soft-RISC-V/miv-rv32-bare-metal-examples/blob/main/applications/freertos/miv-rv32-freertos-demo/src/platform/miv_rv32_hal/miv_rv32_plic.h#L108[FreeRTOS PLIC]

.UART
* https://en.wikibooks.org/wiki/Serial_Programming/8250_UART_Programming#UART_Registers[UART Registers]
