
STM32F412_TEST_LVGL_SD_V4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000160d0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0002bb18  080162a0  080162a0  000172a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08041db8  08041db8  000431dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08041db8  08041db8  00042db8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08041dc0  08041dc0  000431dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  08041dc0  08041dc0  00042dc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   0000000c  08041dcc  08041dcc  00042dcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  08041dd8  00043000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000d7c8  200001dc  08041fb4  000431dc  2**2
                  ALLOC
 10 ._user_heap_stack 00001404  2000d9a4  08041fb4  000439a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000431dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00047e6f  00000000  00000000  0004320c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00008d3d  00000000  00000000  0008b07b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002b38  00000000  00000000  00093db8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000210a  00000000  00000000  000968f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003aec4  00000000  00000000  000989fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000838a5  00000000  00000000  000d38be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ff8a5  00000000  00000000  00157163  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00256a08  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000cc80  00000000  00000000  00256a4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000084  00000000  00000000  002636cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08016288 	.word	0x08016288

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	08016288 	.word	0x08016288

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <delay_init>:
#include "delay.h"

void delay_init(){
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start(&htim2);  // TIM2
 8001064:	4802      	ldr	r0, [pc, #8]	@ (8001070 <delay_init+0x10>)
 8001066:	f007 f833 	bl	80080d0 <HAL_TIM_Base_Start>
}
 800106a:	bf00      	nop
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	20000474 	.word	0x20000474

08001074 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800107a:	2300      	movs	r3, #0
 800107c:	607b      	str	r3, [r7, #4]
 800107e:	4b18      	ldr	r3, [pc, #96]	@ (80010e0 <MX_DMA_Init+0x6c>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001082:	4a17      	ldr	r2, [pc, #92]	@ (80010e0 <MX_DMA_Init+0x6c>)
 8001084:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001088:	6313      	str	r3, [r2, #48]	@ 0x30
 800108a:	4b15      	ldr	r3, [pc, #84]	@ (80010e0 <MX_DMA_Init+0x6c>)
 800108c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800108e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001092:	607b      	str	r3, [r7, #4]
 8001094:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8001096:	2200      	movs	r2, #0
 8001098:	2105      	movs	r1, #5
 800109a:	203a      	movs	r0, #58	@ 0x3a
 800109c:	f003 fcac 	bl	80049f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80010a0:	203a      	movs	r0, #58	@ 0x3a
 80010a2:	f003 fcc5 	bl	8004a30 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 6, 0);
 80010a6:	2200      	movs	r2, #0
 80010a8:	2106      	movs	r1, #6
 80010aa:	203b      	movs	r0, #59	@ 0x3b
 80010ac:	f003 fca4 	bl	80049f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80010b0:	203b      	movs	r0, #59	@ 0x3b
 80010b2:	f003 fcbd 	bl	8004a30 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 5, 0);
 80010b6:	2200      	movs	r2, #0
 80010b8:	2105      	movs	r1, #5
 80010ba:	2044      	movs	r0, #68	@ 0x44
 80010bc:	f003 fc9c 	bl	80049f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 80010c0:	2044      	movs	r0, #68	@ 0x44
 80010c2:	f003 fcb5 	bl	8004a30 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 6, 0);
 80010c6:	2200      	movs	r2, #0
 80010c8:	2106      	movs	r1, #6
 80010ca:	2045      	movs	r0, #69	@ 0x45
 80010cc:	f003 fc94 	bl	80049f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80010d0:	2045      	movs	r0, #69	@ 0x45
 80010d2:	f003 fcad 	bl	8004a30 <HAL_NVIC_EnableIRQ>

}
 80010d6:	bf00      	nop
 80010d8:	3708      	adds	r7, #8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	40023800 	.word	0x40023800

080010e4 <vApplicationTickHook>:

/* Hook prototypes */
void vApplicationTickHook(void);

/* USER CODE BEGIN 3 */
void vApplicationTickHook(void) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0

	lv_tick_inc(1);
 80010e8:	2001      	movs	r0, #1
 80010ea:	f009 ff5f 	bl	800afac <lv_tick_inc>
	/* This function will be called by each tick interrupt if
	 configUSE_TICK_HOOK is set to 1 in FreeRTOSConfig.h. User code can be
	 added here, but the tick hook is called from an interrupt context, so
	 code must not attempt to block, and only the interrupt safe FreeRTOS API
	 functions can be used (those that end in FromISR()). */
}
 80010ee:	bf00      	nop
 80010f0:	bd80      	pop	{r7, pc}
	...

080010f4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80010f4:	b580      	push	{r7, lr}
 80010f6:	af00      	add	r7, sp, #0

  // /* creation of GPS_Task */
  // GPS_TaskHandle = osThreadNew(StartGPSTask, NULL, &GPS_Task_attributes);

  /* creation of HR_Task */
  HR_TaskHandle = osThreadNew(StartTaskHR, NULL, &HR_Task_attributes);
 80010f8:	4a08      	ldr	r2, [pc, #32]	@ (800111c <MX_FREERTOS_Init+0x28>)
 80010fa:	2100      	movs	r1, #0
 80010fc:	4808      	ldr	r0, [pc, #32]	@ (8001120 <MX_FREERTOS_Init+0x2c>)
 80010fe:	f00d f94c 	bl	800e39a <osThreadNew>
 8001102:	4603      	mov	r3, r0
 8001104:	4a07      	ldr	r2, [pc, #28]	@ (8001124 <MX_FREERTOS_Init+0x30>)
 8001106:	6013      	str	r3, [r2, #0]

  // BLE KML
  BLE_KML_TaskHandle = osThreadNew(StartBLEKMLTask, NULL, &BLE_KML_Task_attributes);
 8001108:	4a07      	ldr	r2, [pc, #28]	@ (8001128 <MX_FREERTOS_Init+0x34>)
 800110a:	2100      	movs	r1, #0
 800110c:	4807      	ldr	r0, [pc, #28]	@ (800112c <MX_FREERTOS_Init+0x38>)
 800110e:	f00d f944 	bl	800e39a <osThreadNew>
 8001112:	4603      	mov	r3, r0
 8001114:	4a06      	ldr	r2, [pc, #24]	@ (8001130 <MX_FREERTOS_Init+0x3c>)
 8001116:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001118:	bf00      	nop
 800111a:	bd80      	pop	{r7, pc}
 800111c:	08016d48 	.word	0x08016d48
 8001120:	08001135 	.word	0x08001135
 8001124:	200001fc 	.word	0x200001fc
 8001128:	08016d6c 	.word	0x08016d6c
 800112c:	08001159 	.word	0x08001159
 8001130:	20000200 	.word	0x20000200

08001134 <StartTaskHR>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartTaskHR */
void StartTaskHR(void *argument)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskHR */
//	while(Gh3x2xDemoInit()!=GH3X2X_RET_OK);
	/* Infinite loop */
	for (;;) {
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800113c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001140:	4804      	ldr	r0, [pc, #16]	@ (8001154 <StartTaskHR+0x20>)
 8001142:	f004 fa36 	bl	80055b2 <HAL_GPIO_TogglePin>
		vTaskDelay(pdMS_TO_TICKS(1000));
 8001146:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800114a:	f00e fee7 	bl	800ff1c <vTaskDelay>
		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800114e:	bf00      	nop
 8001150:	e7f4      	b.n	800113c <StartTaskHR+0x8>
 8001152:	bf00      	nop
 8001154:	40020400 	.word	0x40020400

08001158 <StartBLEKMLTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartBLEKMLTask */
void StartBLEKMLTask(void *argument)
{
 8001158:	b5b0      	push	{r4, r5, r7, lr}
 800115a:	b0a2      	sub	sp, #136	@ 0x88
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartBLEKMLTask */
  FRESULT res;
  const char* compressed_file = "0:/kml/compressed_kml.bin";  // 
 8001160:	4b59      	ldr	r3, [pc, #356]	@ (80012c8 <StartBLEKMLTask+0x170>)
 8001162:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  
  // SDmain
  uint8_t wait_msg[] = "Waiting for SD init...\r\n";
 8001166:	4b59      	ldr	r3, [pc, #356]	@ (80012cc <StartBLEKMLTask+0x174>)
 8001168:	f107 0460 	add.w	r4, r7, #96	@ 0x60
 800116c:	461d      	mov	r5, r3
 800116e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001170:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001172:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001176:	c403      	stmia	r4!, {r0, r1}
 8001178:	7022      	strb	r2, [r4, #0]
  HAL_UART_Transmit(&huart1, wait_msg, strlen((char*)wait_msg), 100);
 800117a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800117e:	4618      	mov	r0, r3
 8001180:	f7ff f896 	bl	80002b0 <strlen>
 8001184:	4603      	mov	r3, r0
 8001186:	b29a      	uxth	r2, r3
 8001188:	f107 0160 	add.w	r1, r7, #96	@ 0x60
 800118c:	2364      	movs	r3, #100	@ 0x64
 800118e:	4850      	ldr	r0, [pc, #320]	@ (80012d0 <StartBLEKMLTask+0x178>)
 8001190:	f007 fc76 	bl	8008a80 <HAL_UART_Transmit>
  vTaskDelay(pdMS_TO_TICKS(500));  // 
 8001194:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001198:	f00e fec0 	bl	800ff1c <vTaskDelay>

  // 
  uint8_t start_msg[] = "\r\n=== BLE KML Task Started ===\r\n";
 800119c:	4b4d      	ldr	r3, [pc, #308]	@ (80012d4 <StartBLEKMLTask+0x17c>)
 800119e:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 80011a2:	461d      	mov	r5, r3
 80011a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011a6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011ac:	682b      	ldr	r3, [r5, #0]
 80011ae:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, start_msg, strlen((char*)start_msg), 100);
 80011b0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80011b4:	4618      	mov	r0, r3
 80011b6:	f7ff f87b 	bl	80002b0 <strlen>
 80011ba:	4603      	mov	r3, r0
 80011bc:	b29a      	uxth	r2, r3
 80011be:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 80011c2:	2364      	movs	r3, #100	@ 0x64
 80011c4:	4842      	ldr	r0, [pc, #264]	@ (80012d0 <StartBLEKMLTask+0x178>)
 80011c6:	f007 fc5b 	bl	8008a80 <HAL_UART_Transmit>
  
  // 
  res = kml_init_system();
 80011ca:	f003 fa83 	bl	80046d4 <kml_init_system>
 80011ce:	4603      	mov	r3, r0
 80011d0:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
  if (res != FR_OK) {
 80011d4:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d01b      	beq.n	8001214 <StartBLEKMLTask+0xbc>
    uint8_t msg[] = "SD mount FAILED! Cannot continue.\r\n";
 80011dc:	4b3e      	ldr	r3, [pc, #248]	@ (80012d8 <StartBLEKMLTask+0x180>)
 80011de:	f107 0408 	add.w	r4, r7, #8
 80011e2:	461d      	mov	r5, r3
 80011e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80011ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011ec:	682b      	ldr	r3, [r5, #0]
 80011ee:	6023      	str	r3, [r4, #0]
    HAL_UART_Transmit(&huart1, msg, strlen((char*)msg), 100);
 80011f0:	f107 0308 	add.w	r3, r7, #8
 80011f4:	4618      	mov	r0, r3
 80011f6:	f7ff f85b 	bl	80002b0 <strlen>
 80011fa:	4603      	mov	r3, r0
 80011fc:	b29a      	uxth	r2, r3
 80011fe:	f107 0108 	add.w	r1, r7, #8
 8001202:	2364      	movs	r3, #100	@ 0x64
 8001204:	4832      	ldr	r0, [pc, #200]	@ (80012d0 <StartBLEKMLTask+0x178>)
 8001206:	f007 fc3b 	bl	8008a80 <HAL_UART_Transmit>
    // 
    for(;;) { vTaskDelay(pdMS_TO_TICKS(1000)); }
 800120a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800120e:	f00e fe85 	bl	800ff1c <vTaskDelay>
 8001212:	e7fa      	b.n	800120a <StartBLEKMLTask+0xb2>
  }
  
  uint8_t msg1[] = "SD mounted OK\r\n";
 8001214:	4b31      	ldr	r3, [pc, #196]	@ (80012dc <StartBLEKMLTask+0x184>)
 8001216:	f107 042c 	add.w	r4, r7, #44	@ 0x2c
 800121a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800121c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  HAL_UART_Transmit(&huart1, msg1, strlen((char*)msg1), 100);
 8001220:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001224:	4618      	mov	r0, r3
 8001226:	f7ff f843 	bl	80002b0 <strlen>
 800122a:	4603      	mov	r3, r0
 800122c:	b29a      	uxth	r2, r3
 800122e:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8001232:	2364      	movs	r3, #100	@ 0x64
 8001234:	4826      	ldr	r0, [pc, #152]	@ (80012d0 <StartBLEKMLTask+0x178>)
 8001236:	f007 fc23 	bl	8008a80 <HAL_UART_Transmit>

  // 
  for (;;) {
    // 
    if (!sd_file_opened && !kml_transfer_active) {
 800123a:	4b29      	ldr	r3, [pc, #164]	@ (80012e0 <StartBLEKMLTask+0x188>)
 800123c:	781b      	ldrb	r3, [r3, #0]
 800123e:	b2db      	uxtb	r3, r3
 8001240:	2b00      	cmp	r3, #0
 8001242:	d115      	bne.n	8001270 <StartBLEKMLTask+0x118>
 8001244:	4b27      	ldr	r3, [pc, #156]	@ (80012e4 <StartBLEKMLTask+0x18c>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	b2db      	uxtb	r3, r3
 800124a:	2b00      	cmp	r3, #0
 800124c:	d110      	bne.n	8001270 <StartBLEKMLTask+0x118>
      // 
      res = kml_open_compressed_file(compressed_file, &sd_file_opened, &kml_transfer_active);
 800124e:	4a25      	ldr	r2, [pc, #148]	@ (80012e4 <StartBLEKMLTask+0x18c>)
 8001250:	4923      	ldr	r1, [pc, #140]	@ (80012e0 <StartBLEKMLTask+0x188>)
 8001252:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 8001256:	f002 ff6b 	bl	8004130 <kml_open_compressed_file>
 800125a:	4603      	mov	r3, r0
 800125c:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
      if (res != FR_OK) {
 8001260:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 8001264:	2b00      	cmp	r3, #0
 8001266:	d003      	beq.n	8001270 <StartBLEKMLTask+0x118>
        vTaskDelay(pdMS_TO_TICKS(1000)); // 
 8001268:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800126c:	f00e fe56 	bl	800ff1c <vTaskDelay>
    }
    
    // 
    static uint32_t total_written = 0;
    static uint32_t last_print_index = 0;
    if (kml_transfer_active) {
 8001270:	4b1c      	ldr	r3, [pc, #112]	@ (80012e4 <StartBLEKMLTask+0x18c>)
 8001272:	781b      	ldrb	r3, [r3, #0]
 8001274:	b2db      	uxtb	r3, r3
 8001276:	2b00      	cmp	r3, #0
 8001278:	d007      	beq.n	800128a <StartBLEKMLTask+0x132>
      kml_process_buffers(sd_file_opened, &total_written, &last_print_index);
 800127a:	4b19      	ldr	r3, [pc, #100]	@ (80012e0 <StartBLEKMLTask+0x188>)
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	b2db      	uxtb	r3, r3
 8001280:	4a19      	ldr	r2, [pc, #100]	@ (80012e8 <StartBLEKMLTask+0x190>)
 8001282:	491a      	ldr	r1, [pc, #104]	@ (80012ec <StartBLEKMLTask+0x194>)
 8001284:	4618      	mov	r0, r3
 8001286:	f003 f84b 	bl	8004320 <kml_process_buffers>
    }
    
    // 
    if(transfer_complete && sd_file_opened){
 800128a:	4b19      	ldr	r3, [pc, #100]	@ (80012f0 <StartBLEKMLTask+0x198>)
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	b2db      	uxtb	r3, r3
 8001290:	2b00      	cmp	r3, #0
 8001292:	d014      	beq.n	80012be <StartBLEKMLTask+0x166>
 8001294:	4b12      	ldr	r3, [pc, #72]	@ (80012e0 <StartBLEKMLTask+0x188>)
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	b2db      	uxtb	r3, r3
 800129a:	2b00      	cmp	r3, #0
 800129c:	d00f      	beq.n	80012be <StartBLEKMLTask+0x166>
      // 
      uint32_t actual_written = total_written;
 800129e:	4b13      	ldr	r3, [pc, #76]	@ (80012ec <StartBLEKMLTask+0x194>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	67fb      	str	r3, [r7, #124]	@ 0x7c
      
      // 
      kml_handle_transfer_complete(compressed_file, actual_written, &sd_file_opened, &kml_transfer_active);
 80012a4:	4b0f      	ldr	r3, [pc, #60]	@ (80012e4 <StartBLEKMLTask+0x18c>)
 80012a6:	4a0e      	ldr	r2, [pc, #56]	@ (80012e0 <StartBLEKMLTask+0x188>)
 80012a8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80012aa:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 80012ae:	f003 f8bd 	bl	800442c <kml_handle_transfer_complete>
      
      // 
      total_written = 0;
 80012b2:	4b0e      	ldr	r3, [pc, #56]	@ (80012ec <StartBLEKMLTask+0x194>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	601a      	str	r2, [r3, #0]
      last_print_index = 0;
 80012b8:	4b0b      	ldr	r3, [pc, #44]	@ (80012e8 <StartBLEKMLTask+0x190>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	601a      	str	r2, [r3, #0]
    }
    
    vTaskDelay(pdMS_TO_TICKS(10));
 80012be:	200a      	movs	r0, #10
 80012c0:	f00e fe2c 	bl	800ff1c <vTaskDelay>
  for (;;) {
 80012c4:	e7b9      	b.n	800123a <StartBLEKMLTask+0xe2>
 80012c6:	bf00      	nop
 80012c8:	0801631c 	.word	0x0801631c
 80012cc:	08016338 	.word	0x08016338
 80012d0:	200004bc 	.word	0x200004bc
 80012d4:	08016354 	.word	0x08016354
 80012d8:	08016378 	.word	0x08016378
 80012dc:	0801639c 	.word	0x0801639c
 80012e0:	200001f8 	.word	0x200001f8
 80012e4:	200001f9 	.word	0x200001f9
 80012e8:	20000208 	.word	0x20000208
 80012ec:	20000204 	.word	0x20000204
 80012f0:	200045bb 	.word	0x200045bb

080012f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b088      	sub	sp, #32
 80012f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012fa:	f107 030c 	add.w	r3, r7, #12
 80012fe:	2200      	movs	r2, #0
 8001300:	601a      	str	r2, [r3, #0]
 8001302:	605a      	str	r2, [r3, #4]
 8001304:	609a      	str	r2, [r3, #8]
 8001306:	60da      	str	r2, [r3, #12]
 8001308:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800130a:	2300      	movs	r3, #0
 800130c:	60bb      	str	r3, [r7, #8]
 800130e:	4b6a      	ldr	r3, [pc, #424]	@ (80014b8 <MX_GPIO_Init+0x1c4>)
 8001310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001312:	4a69      	ldr	r2, [pc, #420]	@ (80014b8 <MX_GPIO_Init+0x1c4>)
 8001314:	f043 0304 	orr.w	r3, r3, #4
 8001318:	6313      	str	r3, [r2, #48]	@ 0x30
 800131a:	4b67      	ldr	r3, [pc, #412]	@ (80014b8 <MX_GPIO_Init+0x1c4>)
 800131c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800131e:	f003 0304 	and.w	r3, r3, #4
 8001322:	60bb      	str	r3, [r7, #8]
 8001324:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001326:	2300      	movs	r3, #0
 8001328:	607b      	str	r3, [r7, #4]
 800132a:	4b63      	ldr	r3, [pc, #396]	@ (80014b8 <MX_GPIO_Init+0x1c4>)
 800132c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800132e:	4a62      	ldr	r2, [pc, #392]	@ (80014b8 <MX_GPIO_Init+0x1c4>)
 8001330:	f043 0301 	orr.w	r3, r3, #1
 8001334:	6313      	str	r3, [r2, #48]	@ 0x30
 8001336:	4b60      	ldr	r3, [pc, #384]	@ (80014b8 <MX_GPIO_Init+0x1c4>)
 8001338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800133a:	f003 0301 	and.w	r3, r3, #1
 800133e:	607b      	str	r3, [r7, #4]
 8001340:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001342:	2300      	movs	r3, #0
 8001344:	603b      	str	r3, [r7, #0]
 8001346:	4b5c      	ldr	r3, [pc, #368]	@ (80014b8 <MX_GPIO_Init+0x1c4>)
 8001348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800134a:	4a5b      	ldr	r2, [pc, #364]	@ (80014b8 <MX_GPIO_Init+0x1c4>)
 800134c:	f043 0302 	orr.w	r3, r3, #2
 8001350:	6313      	str	r3, [r2, #48]	@ 0x30
 8001352:	4b59      	ldr	r3, [pc, #356]	@ (80014b8 <MX_GPIO_Init+0x1c4>)
 8001354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001356:	f003 0302 	and.w	r3, r3, #2
 800135a:	603b      	str	r3, [r7, #0]
 800135c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_DC_Pin|HR_RESET_Pin, GPIO_PIN_RESET);
 800135e:	2200      	movs	r2, #0
 8001360:	f241 0110 	movw	r1, #4112	@ 0x1010
 8001364:	4855      	ldr	r0, [pc, #340]	@ (80014bc <MX_GPIO_Init+0x1c8>)
 8001366:	f004 f90b 	bl	8005580 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_CS_Pin|LCD_BLK_Pin|LED_Pin|LCD_RES_Pin, GPIO_PIN_RESET);
 800136a:	2200      	movs	r2, #0
 800136c:	f245 0103 	movw	r1, #20483	@ 0x5003
 8001370:	4853      	ldr	r0, [pc, #332]	@ (80014c0 <MX_GPIO_Init+0x1cc>)
 8001372:	f004 f905 	bl	8005580 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, HR_SDA_Pin|HR_SCL_Pin, GPIO_PIN_SET);
 8001376:	2201      	movs	r2, #1
 8001378:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800137c:	4850      	ldr	r0, [pc, #320]	@ (80014c0 <MX_GPIO_Init+0x1cc>)
 800137e:	f004 f8ff 	bl	8005580 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LCD_DC_Pin */
  GPIO_InitStruct.Pin = LCD_DC_Pin;
 8001382:	2310      	movs	r3, #16
 8001384:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001386:	2301      	movs	r3, #1
 8001388:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800138a:	2301      	movs	r3, #1
 800138c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800138e:	2300      	movs	r3, #0
 8001390:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LCD_DC_GPIO_Port, &GPIO_InitStruct);
 8001392:	f107 030c 	add.w	r3, r7, #12
 8001396:	4619      	mov	r1, r3
 8001398:	4848      	ldr	r0, [pc, #288]	@ (80014bc <MX_GPIO_Init+0x1c8>)
 800139a:	f003 ff65 	bl	8005268 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_CS_Pin LCD_BLK_Pin LCD_RES_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin|LCD_BLK_Pin|LCD_RES_Pin;
 800139e:	f244 0303 	movw	r3, #16387	@ 0x4003
 80013a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013a4:	2301      	movs	r3, #1
 80013a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013a8:	2301      	movs	r3, #1
 80013aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ac:	2300      	movs	r3, #0
 80013ae:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013b0:	f107 030c 	add.w	r3, r7, #12
 80013b4:	4619      	mov	r1, r3
 80013b6:	4842      	ldr	r0, [pc, #264]	@ (80014c0 <MX_GPIO_Init+0x1cc>)
 80013b8:	f003 ff56 	bl	8005268 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80013bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013c2:	2301      	movs	r3, #1
 80013c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c6:	2300      	movs	r3, #0
 80013c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ca:	2300      	movs	r3, #0
 80013cc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80013ce:	f107 030c 	add.w	r3, r7, #12
 80013d2:	4619      	mov	r1, r3
 80013d4:	483a      	ldr	r0, [pc, #232]	@ (80014c0 <MX_GPIO_Init+0x1cc>)
 80013d6:	f003 ff47 	bl	8005268 <HAL_GPIO_Init>

  /*Configure GPIO pin : HR_INT_Pin */
  GPIO_InitStruct.Pin = HR_INT_Pin;
 80013da:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013e0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80013e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e6:	2300      	movs	r3, #0
 80013e8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HR_INT_GPIO_Port, &GPIO_InitStruct);
 80013ea:	f107 030c 	add.w	r3, r7, #12
 80013ee:	4619      	mov	r1, r3
 80013f0:	4833      	ldr	r0, [pc, #204]	@ (80014c0 <MX_GPIO_Init+0x1cc>)
 80013f2:	f003 ff39 	bl	8005268 <HAL_GPIO_Init>

  /*Configure GPIO pin : HR_RESET_Pin */
  GPIO_InitStruct.Pin = HR_RESET_Pin;
 80013f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013fc:	2301      	movs	r3, #1
 80013fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001400:	2300      	movs	r3, #0
 8001402:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001404:	2300      	movs	r3, #0
 8001406:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HR_RESET_GPIO_Port, &GPIO_InitStruct);
 8001408:	f107 030c 	add.w	r3, r7, #12
 800140c:	4619      	mov	r1, r3
 800140e:	482b      	ldr	r0, [pc, #172]	@ (80014bc <MX_GPIO_Init+0x1c8>)
 8001410:	f003 ff2a 	bl	8005268 <HAL_GPIO_Init>

  /*Configure GPIO pin : EC_KEY_Pin */
  GPIO_InitStruct.Pin = EC_KEY_Pin;
 8001414:	2308      	movs	r3, #8
 8001416:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001418:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 800141c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800141e:	2301      	movs	r3, #1
 8001420:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(EC_KEY_GPIO_Port, &GPIO_InitStruct);
 8001422:	f107 030c 	add.w	r3, r7, #12
 8001426:	4619      	mov	r1, r3
 8001428:	4825      	ldr	r0, [pc, #148]	@ (80014c0 <MX_GPIO_Init+0x1cc>)
 800142a:	f003 ff1d 	bl	8005268 <HAL_GPIO_Init>

  /*Configure GPIO pin : EC_A_Pin */
  GPIO_InitStruct.Pin = EC_A_Pin;
 800142e:	2340      	movs	r3, #64	@ 0x40
 8001430:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001432:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001436:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001438:	2301      	movs	r3, #1
 800143a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(EC_A_GPIO_Port, &GPIO_InitStruct);
 800143c:	f107 030c 	add.w	r3, r7, #12
 8001440:	4619      	mov	r1, r3
 8001442:	481f      	ldr	r0, [pc, #124]	@ (80014c0 <MX_GPIO_Init+0x1cc>)
 8001444:	f003 ff10 	bl	8005268 <HAL_GPIO_Init>

  /*Configure GPIO pin : EC_B_Pin */
  GPIO_InitStruct.Pin = EC_B_Pin;
 8001448:	2380      	movs	r3, #128	@ 0x80
 800144a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800144c:	2300      	movs	r3, #0
 800144e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001450:	2301      	movs	r3, #1
 8001452:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(EC_B_GPIO_Port, &GPIO_InitStruct);
 8001454:	f107 030c 	add.w	r3, r7, #12
 8001458:	4619      	mov	r1, r3
 800145a:	4819      	ldr	r0, [pc, #100]	@ (80014c0 <MX_GPIO_Init+0x1cc>)
 800145c:	f003 ff04 	bl	8005268 <HAL_GPIO_Init>

  /*Configure GPIO pins : HR_SDA_Pin HR_SCL_Pin */
  GPIO_InitStruct.Pin = HR_SDA_Pin|HR_SCL_Pin;
 8001460:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001464:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001466:	2301      	movs	r3, #1
 8001468:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800146a:	2301      	movs	r3, #1
 800146c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800146e:	2302      	movs	r3, #2
 8001470:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001472:	f107 030c 	add.w	r3, r7, #12
 8001476:	4619      	mov	r1, r3
 8001478:	4811      	ldr	r0, [pc, #68]	@ (80014c0 <MX_GPIO_Init+0x1cc>)
 800147a:	f003 fef5 	bl	8005268 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 2, 0);
 800147e:	2200      	movs	r2, #0
 8001480:	2102      	movs	r1, #2
 8001482:	2009      	movs	r0, #9
 8001484:	f003 fab8 	bl	80049f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001488:	2009      	movs	r0, #9
 800148a:	f003 fad1 	bl	8004a30 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 3, 0);
 800148e:	2200      	movs	r2, #0
 8001490:	2103      	movs	r1, #3
 8001492:	2017      	movs	r0, #23
 8001494:	f003 fab0 	bl	80049f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001498:	2017      	movs	r0, #23
 800149a:	f003 fac9 	bl	8004a30 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
 800149e:	2200      	movs	r2, #0
 80014a0:	2102      	movs	r1, #2
 80014a2:	2028      	movs	r0, #40	@ 0x28
 80014a4:	f003 faa8 	bl	80049f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80014a8:	2028      	movs	r0, #40	@ 0x28
 80014aa:	f003 fac1 	bl	8004a30 <HAL_NVIC_EnableIRQ>

}
 80014ae:	bf00      	nop
 80014b0:	3720      	adds	r7, #32
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	40023800 	.word	0x40023800
 80014bc:	40020000 	.word	0x40020000
 80014c0:	40020400 	.word	0x40020400

080014c4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	4603      	mov	r3, r0
 80014cc:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == EC_A_Pin)
 80014ce:	88fb      	ldrh	r3, [r7, #6]
 80014d0:	2b40      	cmp	r3, #64	@ 0x40
 80014d2:	d102      	bne.n	80014da <HAL_GPIO_EXTI_Callback+0x16>
	{
		Encoder_Rotate_IRQHandler();
 80014d4:	f002 fd5e 	bl	8003f94 <Encoder_Rotate_IRQHandler>
	}else if(GPIO_Pin == EC_KEY_Pin){
		Encoder_Press_IRQHandler();
	}else if(GPIO_Pin == HR_INT_Pin){
//		hal_gh3x2x_int_handler_call_back();
	}
}
 80014d8:	e004      	b.n	80014e4 <HAL_GPIO_EXTI_Callback+0x20>
	}else if(GPIO_Pin == EC_KEY_Pin){
 80014da:	88fb      	ldrh	r3, [r7, #6]
 80014dc:	2b08      	cmp	r3, #8
 80014de:	d101      	bne.n	80014e4 <HAL_GPIO_EXTI_Callback+0x20>
		Encoder_Press_IRQHandler();
 80014e0:	f002 fd86 	bl	8003ff0 <Encoder_Press_IRQHandler>
}
 80014e4:	bf00      	nop
 80014e6:	3708      	adds	r7, #8
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}

080014ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014ec:	b5b0      	push	{r4, r5, r7, lr}
 80014ee:	b0dc      	sub	sp, #368	@ 0x170
 80014f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014f2:	f003 f963 	bl	80047bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014f6:	f000 f953 	bl	80017a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014fa:	f7ff fefb 	bl	80012f4 <MX_GPIO_Init>
  MX_DMA_Init();
 80014fe:	f7ff fdb9 	bl	8001074 <MX_DMA_Init>
  MX_RTC_Init();
 8001502:	f000 fa05 	bl	8001910 <MX_RTC_Init>
  MX_USART2_UART_Init();
 8001506:	f001 f9b9 	bl	800287c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 800150a:	f001 f921 	bl	8002750 <MX_TIM2_Init>
  MX_SPI1_Init();
 800150e:	f000 fe6d 	bl	80021ec <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001512:	f001 f989 	bl	8002828 <MX_USART1_UART_Init>
  
  // 
  uint8_t init_start_msg[] = "\r\n=== System Initialization Start ===\r\n";
 8001516:	4b95      	ldr	r3, [pc, #596]	@ (800176c <main+0x280>)
 8001518:	f507 74a4 	add.w	r4, r7, #328	@ 0x148
 800151c:	461d      	mov	r5, r3
 800151e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001520:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001522:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001524:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001526:	e895 0003 	ldmia.w	r5, {r0, r1}
 800152a:	e884 0003 	stmia.w	r4, {r0, r1}
  HAL_UART_Transmit(&huart1, init_start_msg, strlen((char*)init_start_msg), 100);
 800152e:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001532:	4618      	mov	r0, r3
 8001534:	f7fe febc 	bl	80002b0 <strlen>
 8001538:	4603      	mov	r3, r0
 800153a:	b29a      	uxth	r2, r3
 800153c:	f507 71a4 	add.w	r1, r7, #328	@ 0x148
 8001540:	2364      	movs	r3, #100	@ 0x64
 8001542:	488b      	ldr	r0, [pc, #556]	@ (8001770 <main+0x284>)
 8001544:	f007 fa9c 	bl	8008a80 <HAL_UART_Transmit>
  
  /* USER CODE BEGIN 2 */
  // SD
  uint8_t sd_init_msg[] = "Initializing SD card...\r\n";
 8001548:	4b8a      	ldr	r3, [pc, #552]	@ (8001774 <main+0x288>)
 800154a:	f507 7496 	add.w	r4, r7, #300	@ 0x12c
 800154e:	461d      	mov	r5, r3
 8001550:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001552:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001554:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001558:	c403      	stmia	r4!, {r0, r1}
 800155a:	8022      	strh	r2, [r4, #0]
  HAL_UART_Transmit(&huart1, sd_init_msg, strlen((char*)sd_init_msg), 100);
 800155c:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 8001560:	4618      	mov	r0, r3
 8001562:	f7fe fea5 	bl	80002b0 <strlen>
 8001566:	4603      	mov	r3, r0
 8001568:	b29a      	uxth	r2, r3
 800156a:	f507 7196 	add.w	r1, r7, #300	@ 0x12c
 800156e:	2364      	movs	r3, #100	@ 0x64
 8001570:	487f      	ldr	r0, [pc, #508]	@ (8001770 <main+0x284>)
 8001572:	f007 fa85 	bl	8008a80 <HAL_UART_Transmit>
  
  MX_SDIO_SD_Init_FIX();  // SD
 8001576:	f000 fb7b 	bl	8001c70 <MX_SDIO_SD_Init_FIX>
  
  // SD
  uint8_t sd_init_done_msg[] = "SD card initialized\r\n";
 800157a:	4b7f      	ldr	r3, [pc, #508]	@ (8001778 <main+0x28c>)
 800157c:	f507 748a 	add.w	r4, r7, #276	@ 0x114
 8001580:	461d      	mov	r5, r3
 8001582:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001584:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001586:	e895 0003 	ldmia.w	r5, {r0, r1}
 800158a:	6020      	str	r0, [r4, #0]
 800158c:	3404      	adds	r4, #4
 800158e:	8021      	strh	r1, [r4, #0]
  HAL_UART_Transmit(&huart1, sd_init_done_msg, strlen((char*)sd_init_done_msg), 100);
 8001590:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8001594:	4618      	mov	r0, r3
 8001596:	f7fe fe8b 	bl	80002b0 <strlen>
 800159a:	4603      	mov	r3, r0
 800159c:	b29a      	uxth	r2, r3
 800159e:	f507 718a 	add.w	r1, r7, #276	@ 0x114
 80015a2:	2364      	movs	r3, #100	@ 0x64
 80015a4:	4872      	ldr	r0, [pc, #456]	@ (8001770 <main+0x284>)
 80015a6:	f007 fa6b 	bl	8008a80 <HAL_UART_Transmit>
  
  delay_init();//us
 80015aa:	f7ff fd59 	bl	8001060 <delay_init>
  
  // FatFS
  uint8_t fatfs_init_msg[] = "Initializing FatFS...\r\n";
 80015ae:	4b73      	ldr	r3, [pc, #460]	@ (800177c <main+0x290>)
 80015b0:	f107 04fc 	add.w	r4, r7, #252	@ 0xfc
 80015b4:	461d      	mov	r5, r3
 80015b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015ba:	e895 0003 	ldmia.w	r5, {r0, r1}
 80015be:	e884 0003 	stmia.w	r4, {r0, r1}
  HAL_UART_Transmit(&huart1, fatfs_init_msg, strlen((char*)fatfs_init_msg), 100);
 80015c2:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 80015c6:	4618      	mov	r0, r3
 80015c8:	f7fe fe72 	bl	80002b0 <strlen>
 80015cc:	4603      	mov	r3, r0
 80015ce:	b29a      	uxth	r2, r3
 80015d0:	f107 01fc 	add.w	r1, r7, #252	@ 0xfc
 80015d4:	2364      	movs	r3, #100	@ 0x64
 80015d6:	4866      	ldr	r0, [pc, #408]	@ (8001770 <main+0x284>)
 80015d8:	f007 fa52 	bl	8008a80 <HAL_UART_Transmit>
  
  MX_FATFS_Init();  // FatFS
 80015dc:	f009 fa88 	bl	800aaf0 <MX_FATFS_Init>
  
  // FatFS
  uint8_t fatfs_init_done_msg[] = "FatFS initialized\r\n";
 80015e0:	4b67      	ldr	r3, [pc, #412]	@ (8001780 <main+0x294>)
 80015e2:	f107 04e8 	add.w	r4, r7, #232	@ 0xe8
 80015e6:	461d      	mov	r5, r3
 80015e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015ec:	682b      	ldr	r3, [r5, #0]
 80015ee:	6023      	str	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, fatfs_init_done_msg, strlen((char*)fatfs_init_done_msg), 100);
 80015f0:	f107 03e8 	add.w	r3, r7, #232	@ 0xe8
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7fe fe5b 	bl	80002b0 <strlen>
 80015fa:	4603      	mov	r3, r0
 80015fc:	b29a      	uxth	r2, r3
 80015fe:	f107 01e8 	add.w	r1, r7, #232	@ 0xe8
 8001602:	2364      	movs	r3, #100	@ 0x64
 8001604:	485a      	ldr	r0, [pc, #360]	@ (8001770 <main+0x284>)
 8001606:	f007 fa3b 	bl	8008a80 <HAL_UART_Transmit>
  // gps_mutex = xSemaphoreCreateMutex(); // GPS
  // Bluetooth_Init(); // BLE KML

  // DMAFreeRTOS
  // DMA
  uint8_t uart_init_done_msg[] = "UART DMA ready\r\n";
 800160a:	4b5e      	ldr	r3, [pc, #376]	@ (8001784 <main+0x298>)
 800160c:	f107 04d4 	add.w	r4, r7, #212	@ 0xd4
 8001610:	461d      	mov	r5, r3
 8001612:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001614:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001616:	682b      	ldr	r3, [r5, #0]
 8001618:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, uart_init_done_msg, strlen((char*)uart_init_done_msg), 100);
 800161a:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800161e:	4618      	mov	r0, r3
 8001620:	f7fe fe46 	bl	80002b0 <strlen>
 8001624:	4603      	mov	r3, r0
 8001626:	b29a      	uxth	r2, r3
 8001628:	f107 01d4 	add.w	r1, r7, #212	@ 0xd4
 800162c:	2364      	movs	r3, #100	@ 0x64
 800162e:	4850      	ldr	r0, [pc, #320]	@ (8001770 <main+0x284>)
 8001630:	f007 fa26 	bl	8008a80 <HAL_UART_Transmit>

  /* USER CODE END 2 */

  /* Init scheduler */
  uint8_t kernel_init_msg[] = "Initializing FreeRTOS kernel...\r\n";
 8001634:	4b54      	ldr	r3, [pc, #336]	@ (8001788 <main+0x29c>)
 8001636:	f107 04b0 	add.w	r4, r7, #176	@ 0xb0
 800163a:	461d      	mov	r5, r3
 800163c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800163e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001640:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001642:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001644:	682b      	ldr	r3, [r5, #0]
 8001646:	8023      	strh	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, kernel_init_msg, strlen((char*)kernel_init_msg), 100);
 8001648:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 800164c:	4618      	mov	r0, r3
 800164e:	f7fe fe2f 	bl	80002b0 <strlen>
 8001652:	4603      	mov	r3, r0
 8001654:	b29a      	uxth	r2, r3
 8001656:	f107 01b0 	add.w	r1, r7, #176	@ 0xb0
 800165a:	2364      	movs	r3, #100	@ 0x64
 800165c:	4844      	ldr	r0, [pc, #272]	@ (8001770 <main+0x284>)
 800165e:	f007 fa0f 	bl	8008a80 <HAL_UART_Transmit>
  
  osKernelInitialize();
 8001662:	f00c fe19 	bl	800e298 <osKernelInitialize>
  
  uint8_t kernel_init_done_msg[] = "FreeRTOS kernel initialized\r\n";
 8001666:	4b49      	ldr	r3, [pc, #292]	@ (800178c <main+0x2a0>)
 8001668:	f107 0490 	add.w	r4, r7, #144	@ 0x90
 800166c:	461d      	mov	r5, r3
 800166e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001670:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001672:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001676:	c407      	stmia	r4!, {r0, r1, r2}
 8001678:	8023      	strh	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, kernel_init_done_msg, strlen((char*)kernel_init_done_msg), 100);
 800167a:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 800167e:	4618      	mov	r0, r3
 8001680:	f7fe fe16 	bl	80002b0 <strlen>
 8001684:	4603      	mov	r3, r0
 8001686:	b29a      	uxth	r2, r3
 8001688:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 800168c:	2364      	movs	r3, #100	@ 0x64
 800168e:	4838      	ldr	r0, [pc, #224]	@ (8001770 <main+0x284>)
 8001690:	f007 f9f6 	bl	8008a80 <HAL_UART_Transmit>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  uint8_t freertos_init_msg[] = "Initializing FreeRTOS tasks...\r\n";
 8001694:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001698:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800169c:	4a3c      	ldr	r2, [pc, #240]	@ (8001790 <main+0x2a4>)
 800169e:	461c      	mov	r4, r3
 80016a0:	4615      	mov	r5, r2
 80016a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016aa:	682b      	ldr	r3, [r5, #0]
 80016ac:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, freertos_init_msg, strlen((char*)freertos_init_msg), 100);
 80016ae:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7fe fdfc 	bl	80002b0 <strlen>
 80016b8:	4603      	mov	r3, r0
 80016ba:	b29a      	uxth	r2, r3
 80016bc:	f107 016c 	add.w	r1, r7, #108	@ 0x6c
 80016c0:	2364      	movs	r3, #100	@ 0x64
 80016c2:	482b      	ldr	r0, [pc, #172]	@ (8001770 <main+0x284>)
 80016c4:	f007 f9dc 	bl	8008a80 <HAL_UART_Transmit>
  
  MX_FREERTOS_Init();
 80016c8:	f7ff fd14 	bl	80010f4 <MX_FREERTOS_Init>
  
  uint8_t freertos_init_done_msg[] = "FreeRTOS tasks initialized\r\n";
 80016cc:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80016d0:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80016d4:	4a2f      	ldr	r2, [pc, #188]	@ (8001794 <main+0x2a8>)
 80016d6:	461c      	mov	r4, r3
 80016d8:	4615      	mov	r5, r2
 80016da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016de:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80016e2:	c407      	stmia	r4!, {r0, r1, r2}
 80016e4:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, freertos_init_done_msg, strlen((char*)freertos_init_done_msg), 100);
 80016e6:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80016ea:	4618      	mov	r0, r3
 80016ec:	f7fe fde0 	bl	80002b0 <strlen>
 80016f0:	4603      	mov	r3, r0
 80016f2:	b29a      	uxth	r2, r3
 80016f4:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 80016f8:	2364      	movs	r3, #100	@ 0x64
 80016fa:	481d      	ldr	r0, [pc, #116]	@ (8001770 <main+0x284>)
 80016fc:	f007 f9c0 	bl	8008a80 <HAL_UART_Transmit>

  /* Start scheduler */
  uint8_t scheduler_start_msg[] = "Starting FreeRTOS scheduler...\r\n";
 8001700:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001704:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001708:	4a23      	ldr	r2, [pc, #140]	@ (8001798 <main+0x2ac>)
 800170a:	461c      	mov	r4, r3
 800170c:	4615      	mov	r5, r2
 800170e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001710:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001712:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001714:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001716:	682b      	ldr	r3, [r5, #0]
 8001718:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, scheduler_start_msg, strlen((char*)scheduler_start_msg), 100);
 800171a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800171e:	4618      	mov	r0, r3
 8001720:	f7fe fdc6 	bl	80002b0 <strlen>
 8001724:	4603      	mov	r3, r0
 8001726:	b29a      	uxth	r2, r3
 8001728:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800172c:	2364      	movs	r3, #100	@ 0x64
 800172e:	4810      	ldr	r0, [pc, #64]	@ (8001770 <main+0x284>)
 8001730:	f007 f9a6 	bl	8008a80 <HAL_UART_Transmit>
  
  osKernelStart();
 8001734:	f00c fdf6 	bl	800e324 <osKernelStart>
  
  // 
  uint8_t error_msg[] = "ERROR: Scheduler start failed!\r\n";
 8001738:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800173c:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001740:	4a16      	ldr	r2, [pc, #88]	@ (800179c <main+0x2b0>)
 8001742:	461c      	mov	r4, r3
 8001744:	4615      	mov	r5, r2
 8001746:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001748:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800174a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800174c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800174e:	682b      	ldr	r3, [r5, #0]
 8001750:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, error_msg, strlen((char*)error_msg), 100);
 8001752:	1d3b      	adds	r3, r7, #4
 8001754:	4618      	mov	r0, r3
 8001756:	f7fe fdab 	bl	80002b0 <strlen>
 800175a:	4603      	mov	r3, r0
 800175c:	b29a      	uxth	r2, r3
 800175e:	1d39      	adds	r1, r7, #4
 8001760:	2364      	movs	r3, #100	@ 0x64
 8001762:	4803      	ldr	r0, [pc, #12]	@ (8001770 <main+0x284>)
 8001764:	f007 f98c 	bl	8008a80 <HAL_UART_Transmit>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001768:	bf00      	nop
 800176a:	e7fd      	b.n	8001768 <main+0x27c>
 800176c:	080163ac 	.word	0x080163ac
 8001770:	200004bc 	.word	0x200004bc
 8001774:	080163d4 	.word	0x080163d4
 8001778:	080163f0 	.word	0x080163f0
 800177c:	08016408 	.word	0x08016408
 8001780:	08016420 	.word	0x08016420
 8001784:	08016434 	.word	0x08016434
 8001788:	08016448 	.word	0x08016448
 800178c:	0801646c 	.word	0x0801646c
 8001790:	0801648c 	.word	0x0801648c
 8001794:	080164b0 	.word	0x080164b0
 8001798:	080164d0 	.word	0x080164d0
 800179c:	080164f4 	.word	0x080164f4

080017a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b094      	sub	sp, #80	@ 0x50
 80017a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017a6:	f107 031c 	add.w	r3, r7, #28
 80017aa:	2234      	movs	r2, #52	@ 0x34
 80017ac:	2100      	movs	r1, #0
 80017ae:	4618      	mov	r0, r3
 80017b0:	f012 f9ac 	bl	8013b0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017b4:	f107 0308 	add.w	r3, r7, #8
 80017b8:	2200      	movs	r2, #0
 80017ba:	601a      	str	r2, [r3, #0]
 80017bc:	605a      	str	r2, [r3, #4]
 80017be:	609a      	str	r2, [r3, #8]
 80017c0:	60da      	str	r2, [r3, #12]
 80017c2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80017c4:	2300      	movs	r3, #0
 80017c6:	607b      	str	r3, [r7, #4]
 80017c8:	4b29      	ldr	r3, [pc, #164]	@ (8001870 <SystemClock_Config+0xd0>)
 80017ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017cc:	4a28      	ldr	r2, [pc, #160]	@ (8001870 <SystemClock_Config+0xd0>)
 80017ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017d2:	6413      	str	r3, [r2, #64]	@ 0x40
 80017d4:	4b26      	ldr	r3, [pc, #152]	@ (8001870 <SystemClock_Config+0xd0>)
 80017d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017dc:	607b      	str	r3, [r7, #4]
 80017de:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80017e0:	2300      	movs	r3, #0
 80017e2:	603b      	str	r3, [r7, #0]
 80017e4:	4b23      	ldr	r3, [pc, #140]	@ (8001874 <SystemClock_Config+0xd4>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4a22      	ldr	r2, [pc, #136]	@ (8001874 <SystemClock_Config+0xd4>)
 80017ea:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80017ee:	6013      	str	r3, [r2, #0]
 80017f0:	4b20      	ldr	r3, [pc, #128]	@ (8001874 <SystemClock_Config+0xd4>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80017f8:	603b      	str	r3, [r7, #0]
 80017fa:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80017fc:	2306      	movs	r3, #6
 80017fe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001800:	2301      	movs	r3, #1
 8001802:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001804:	2301      	movs	r3, #1
 8001806:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001808:	2310      	movs	r3, #16
 800180a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800180c:	2302      	movs	r3, #2
 800180e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001810:	2300      	movs	r3, #0
 8001812:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001814:	2310      	movs	r3, #16
 8001816:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001818:	23c0      	movs	r3, #192	@ 0xc0
 800181a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800181c:	2302      	movs	r3, #2
 800181e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001820:	2304      	movs	r3, #4
 8001822:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001824:	2302      	movs	r3, #2
 8001826:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001828:	f107 031c 	add.w	r3, r7, #28
 800182c:	4618      	mov	r0, r3
 800182e:	f004 fad3 	bl	8005dd8 <HAL_RCC_OscConfig>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d001      	beq.n	800183c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001838:	f000 f864 	bl	8001904 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800183c:	230f      	movs	r3, #15
 800183e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001840:	2302      	movs	r3, #2
 8001842:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001844:	2300      	movs	r3, #0
 8001846:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001848:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800184c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800184e:	2300      	movs	r3, #0
 8001850:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001852:	f107 0308 	add.w	r3, r7, #8
 8001856:	2103      	movs	r1, #3
 8001858:	4618      	mov	r0, r3
 800185a:	f003 fedd 	bl	8005618 <HAL_RCC_ClockConfig>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d001      	beq.n	8001868 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001864:	f000 f84e 	bl	8001904 <Error_Handler>
  }
}
 8001868:	bf00      	nop
 800186a:	3750      	adds	r7, #80	@ 0x50
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	40023800 	.word	0x40023800
 8001874:	40007000 	.word	0x40007000

08001878 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#define GETCHAR_PROTOTYPE int fgetc(FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8001880:	1d39      	adds	r1, r7, #4
 8001882:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001886:	2201      	movs	r2, #1
 8001888:	4803      	ldr	r0, [pc, #12]	@ (8001898 <__io_putchar+0x20>)
 800188a:	f007 f8f9 	bl	8008a80 <HAL_UART_Transmit>
	return ch;
 800188e:	687b      	ldr	r3, [r7, #4]
}
 8001890:	4618      	mov	r0, r3
 8001892:	3708      	adds	r7, #8
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	20000504 	.word	0x20000504

0800189c <__io_getchar>:
GETCHAR_PROTOTYPE
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
	uint8_t ch = 0;
 80018a4:	2300      	movs	r3, #0
 80018a6:	73fb      	strb	r3, [r7, #15]
	HAL_UART_Receive(&huart2,(uint8_t *)&ch, 1, 0xFFFF);
 80018a8:	f107 010f 	add.w	r1, r7, #15
 80018ac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80018b0:	2201      	movs	r2, #1
 80018b2:	480a      	ldr	r0, [pc, #40]	@ (80018dc <__io_getchar+0x40>)
 80018b4:	f007 f96f 	bl	8008b96 <HAL_UART_Receive>
	if (ch == '\r')
 80018b8:	7bfb      	ldrb	r3, [r7, #15]
 80018ba:	2b0d      	cmp	r3, #13
 80018bc:	d104      	bne.n	80018c8 <__io_getchar+0x2c>
	{
		__io_putchar('\r');
 80018be:	200d      	movs	r0, #13
 80018c0:	f7ff ffda 	bl	8001878 <__io_putchar>
		ch = '\n';
 80018c4:	230a      	movs	r3, #10
 80018c6:	73fb      	strb	r3, [r7, #15]
	}
	return __io_putchar(ch);
 80018c8:	7bfb      	ldrb	r3, [r7, #15]
 80018ca:	4618      	mov	r0, r3
 80018cc:	f7ff ffd4 	bl	8001878 <__io_putchar>
 80018d0:	4603      	mov	r3, r0
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3710      	adds	r7, #16
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	20000504 	.word	0x20000504

080018e0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a04      	ldr	r2, [pc, #16]	@ (8001900 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d101      	bne.n	80018f6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80018f2:	f002 ff85 	bl	8004800 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80018f6:	bf00      	nop
 80018f8:	3708      	adds	r7, #8
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	40000800 	.word	0x40000800

08001904 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001904:	b480      	push	{r7}
 8001906:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001908:	b672      	cpsid	i
}
 800190a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800190c:	bf00      	nop
 800190e:	e7fd      	b.n	800190c <Error_Handler+0x8>

08001910 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b086      	sub	sp, #24
 8001914:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001916:	1d3b      	adds	r3, r7, #4
 8001918:	2200      	movs	r2, #0
 800191a:	601a      	str	r2, [r3, #0]
 800191c:	605a      	str	r2, [r3, #4]
 800191e:	609a      	str	r2, [r3, #8]
 8001920:	60da      	str	r2, [r3, #12]
 8001922:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001924:	2300      	movs	r3, #0
 8001926:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001928:	4b24      	ldr	r3, [pc, #144]	@ (80019bc <MX_RTC_Init+0xac>)
 800192a:	4a25      	ldr	r2, [pc, #148]	@ (80019c0 <MX_RTC_Init+0xb0>)
 800192c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800192e:	4b23      	ldr	r3, [pc, #140]	@ (80019bc <MX_RTC_Init+0xac>)
 8001930:	2200      	movs	r2, #0
 8001932:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001934:	4b21      	ldr	r3, [pc, #132]	@ (80019bc <MX_RTC_Init+0xac>)
 8001936:	227f      	movs	r2, #127	@ 0x7f
 8001938:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800193a:	4b20      	ldr	r3, [pc, #128]	@ (80019bc <MX_RTC_Init+0xac>)
 800193c:	22ff      	movs	r2, #255	@ 0xff
 800193e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001940:	4b1e      	ldr	r3, [pc, #120]	@ (80019bc <MX_RTC_Init+0xac>)
 8001942:	2200      	movs	r2, #0
 8001944:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001946:	4b1d      	ldr	r3, [pc, #116]	@ (80019bc <MX_RTC_Init+0xac>)
 8001948:	2200      	movs	r2, #0
 800194a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800194c:	4b1b      	ldr	r3, [pc, #108]	@ (80019bc <MX_RTC_Init+0xac>)
 800194e:	2200      	movs	r2, #0
 8001950:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001952:	481a      	ldr	r0, [pc, #104]	@ (80019bc <MX_RTC_Init+0xac>)
 8001954:	f004 fcc4 	bl	80062e0 <HAL_RTC_Init>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800195e:	f7ff ffd1 	bl	8001904 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8001962:	2300      	movs	r3, #0
 8001964:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 8001966:	2300      	movs	r3, #0
 8001968:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 800196a:	2300      	movs	r3, #0
 800196c:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800196e:	2300      	movs	r3, #0
 8001970:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001972:	2300      	movs	r3, #0
 8001974:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8001976:	1d3b      	adds	r3, r7, #4
 8001978:	2200      	movs	r2, #0
 800197a:	4619      	mov	r1, r3
 800197c:	480f      	ldr	r0, [pc, #60]	@ (80019bc <MX_RTC_Init+0xac>)
 800197e:	f004 fd30 	bl	80063e2 <HAL_RTC_SetTime>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001988:	f7ff ffbc 	bl	8001904 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800198c:	2301      	movs	r3, #1
 800198e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001990:	2301      	movs	r3, #1
 8001992:	707b      	strb	r3, [r7, #1]
  sDate.Date = 1;
 8001994:	2301      	movs	r3, #1
 8001996:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8001998:	2300      	movs	r3, #0
 800199a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800199c:	463b      	mov	r3, r7
 800199e:	2200      	movs	r2, #0
 80019a0:	4619      	mov	r1, r3
 80019a2:	4806      	ldr	r0, [pc, #24]	@ (80019bc <MX_RTC_Init+0xac>)
 80019a4:	f004 fe15 	bl	80065d2 <HAL_RTC_SetDate>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d001      	beq.n	80019b2 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 80019ae:	f7ff ffa9 	bl	8001904 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80019b2:	bf00      	nop
 80019b4:	3718      	adds	r7, #24
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	2000020c 	.word	0x2000020c
 80019c0:	40002800 	.word	0x40002800

080019c4 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b092      	sub	sp, #72	@ 0x48
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019cc:	f107 030c 	add.w	r3, r7, #12
 80019d0:	223c      	movs	r2, #60	@ 0x3c
 80019d2:	2100      	movs	r1, #0
 80019d4:	4618      	mov	r0, r3
 80019d6:	f012 f899 	bl	8013b0c <memset>
  if(rtcHandle->Instance==RTC)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a0c      	ldr	r2, [pc, #48]	@ (8001a10 <HAL_RTC_MspInit+0x4c>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d111      	bne.n	8001a08 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80019e4:	2308      	movs	r3, #8
 80019e6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80019e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80019ee:	f107 030c 	add.w	r3, r7, #12
 80019f2:	4618      	mov	r0, r3
 80019f4:	f004 f822 	bl	8005a3c <HAL_RCCEx_PeriphCLKConfig>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d001      	beq.n	8001a02 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80019fe:	f7ff ff81 	bl	8001904 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001a02:	4b04      	ldr	r3, [pc, #16]	@ (8001a14 <HAL_RTC_MspInit+0x50>)
 8001a04:	2201      	movs	r2, #1
 8001a06:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001a08:	bf00      	nop
 8001a0a:	3748      	adds	r7, #72	@ 0x48
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	40002800 	.word	0x40002800
 8001a14:	42470e3c 	.word	0x42470e3c

08001a18 <HAL_SD_MspInit>:
  /* USER CODE END SDIO_Init 2 */

}

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b09a      	sub	sp, #104	@ 0x68
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a20:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001a24:	2200      	movs	r2, #0
 8001a26:	601a      	str	r2, [r3, #0]
 8001a28:	605a      	str	r2, [r3, #4]
 8001a2a:	609a      	str	r2, [r3, #8]
 8001a2c:	60da      	str	r2, [r3, #12]
 8001a2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001a30:	f107 0318 	add.w	r3, r7, #24
 8001a34:	223c      	movs	r2, #60	@ 0x3c
 8001a36:	2100      	movs	r1, #0
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f012 f867 	bl	8013b0c <memset>
  if(sdHandle->Instance==SDIO)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a79      	ldr	r2, [pc, #484]	@ (8001c28 <HAL_SD_MspInit+0x210>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	f040 80eb 	bne.w	8001c20 <HAL_SD_MspInit+0x208>

  /* USER CODE END SDIO_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 8001a4a:	2360      	movs	r3, #96	@ 0x60
 8001a4c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	643b      	str	r3, [r7, #64]	@ 0x40
    PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8001a52:	2300      	movs	r3, #0
 8001a54:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a56:	f107 0318 	add.w	r3, r7, #24
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f003 ffee 	bl	8005a3c <HAL_RCCEx_PeriphCLKConfig>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <HAL_SD_MspInit+0x52>
    {
      Error_Handler();
 8001a66:	f7ff ff4d 	bl	8001904 <Error_Handler>
    }

    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	617b      	str	r3, [r7, #20]
 8001a6e:	4b6f      	ldr	r3, [pc, #444]	@ (8001c2c <HAL_SD_MspInit+0x214>)
 8001a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a72:	4a6e      	ldr	r2, [pc, #440]	@ (8001c2c <HAL_SD_MspInit+0x214>)
 8001a74:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001a78:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a7a:	4b6c      	ldr	r3, [pc, #432]	@ (8001c2c <HAL_SD_MspInit+0x214>)
 8001a7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a7e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001a82:	617b      	str	r3, [r7, #20]
 8001a84:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a86:	2300      	movs	r3, #0
 8001a88:	613b      	str	r3, [r7, #16]
 8001a8a:	4b68      	ldr	r3, [pc, #416]	@ (8001c2c <HAL_SD_MspInit+0x214>)
 8001a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8e:	4a67      	ldr	r2, [pc, #412]	@ (8001c2c <HAL_SD_MspInit+0x214>)
 8001a90:	f043 0301 	orr.w	r3, r3, #1
 8001a94:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a96:	4b65      	ldr	r3, [pc, #404]	@ (8001c2c <HAL_SD_MspInit+0x214>)
 8001a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9a:	f003 0301 	and.w	r3, r3, #1
 8001a9e:	613b      	str	r3, [r7, #16]
 8001aa0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	60fb      	str	r3, [r7, #12]
 8001aa6:	4b61      	ldr	r3, [pc, #388]	@ (8001c2c <HAL_SD_MspInit+0x214>)
 8001aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aaa:	4a60      	ldr	r2, [pc, #384]	@ (8001c2c <HAL_SD_MspInit+0x214>)
 8001aac:	f043 0302 	orr.w	r3, r3, #2
 8001ab0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ab2:	4b5e      	ldr	r3, [pc, #376]	@ (8001c2c <HAL_SD_MspInit+0x214>)
 8001ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab6:	f003 0302 	and.w	r3, r3, #2
 8001aba:	60fb      	str	r3, [r7, #12]
 8001abc:	68fb      	ldr	r3, [r7, #12]
    /**SDIO GPIO Configuration
    PA6     ------> SDIO_CMD
    PB15     ------> SDIO_CK
    PB4     ------> SDIO_D0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001abe:	2340      	movs	r3, #64	@ 0x40
 8001ac0:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac2:	2302      	movs	r3, #2
 8001ac4:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_PULLUP;  // CMD
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aca:	2303      	movs	r3, #3
 8001acc:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001ace:	230c      	movs	r3, #12
 8001ad0:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ad2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	4855      	ldr	r0, [pc, #340]	@ (8001c30 <HAL_SD_MspInit+0x218>)
 8001ada:	f003 fbc5 	bl	8005268 <HAL_GPIO_Init>

    // PB15 = SDIO_CK ()
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001ade:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001ae2:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae4:	2302      	movs	r3, #2
 8001ae6:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aec:	2303      	movs	r3, #3
 8001aee:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001af0:	230c      	movs	r3, #12
 8001af2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001af4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001af8:	4619      	mov	r1, r3
 8001afa:	484e      	ldr	r0, [pc, #312]	@ (8001c34 <HAL_SD_MspInit+0x21c>)
 8001afc:	f003 fbb4 	bl	8005268 <HAL_GPIO_Init>
    
    // PB4 = SDIO_D0 ()
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001b00:	2310      	movs	r3, #16
 8001b02:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b04:	2302      	movs	r3, #2
 8001b06:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_PULLUP;  // D0
 8001b08:	2301      	movs	r3, #1
 8001b0a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b0c:	2303      	movs	r3, #3
 8001b0e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001b10:	230c      	movs	r3, #12
 8001b12:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b14:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001b18:	4619      	mov	r1, r3
 8001b1a:	4846      	ldr	r0, [pc, #280]	@ (8001c34 <HAL_SD_MspInit+0x21c>)
 8001b1c:	f003 fba4 	bl	8005268 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8001b20:	4b45      	ldr	r3, [pc, #276]	@ (8001c38 <HAL_SD_MspInit+0x220>)
 8001b22:	4a46      	ldr	r2, [pc, #280]	@ (8001c3c <HAL_SD_MspInit+0x224>)
 8001b24:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8001b26:	4b44      	ldr	r3, [pc, #272]	@ (8001c38 <HAL_SD_MspInit+0x220>)
 8001b28:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001b2c:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b2e:	4b42      	ldr	r3, [pc, #264]	@ (8001c38 <HAL_SD_MspInit+0x220>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b34:	4b40      	ldr	r3, [pc, #256]	@ (8001c38 <HAL_SD_MspInit+0x220>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001b3a:	4b3f      	ldr	r3, [pc, #252]	@ (8001c38 <HAL_SD_MspInit+0x220>)
 8001b3c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b40:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001b42:	4b3d      	ldr	r3, [pc, #244]	@ (8001c38 <HAL_SD_MspInit+0x220>)
 8001b44:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001b48:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001b4a:	4b3b      	ldr	r3, [pc, #236]	@ (8001c38 <HAL_SD_MspInit+0x220>)
 8001b4c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001b50:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8001b52:	4b39      	ldr	r3, [pc, #228]	@ (8001c38 <HAL_SD_MspInit+0x220>)
 8001b54:	2220      	movs	r2, #32
 8001b56:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001b58:	4b37      	ldr	r3, [pc, #220]	@ (8001c38 <HAL_SD_MspInit+0x220>)
 8001b5a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001b5e:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001b60:	4b35      	ldr	r3, [pc, #212]	@ (8001c38 <HAL_SD_MspInit+0x220>)
 8001b62:	2204      	movs	r2, #4
 8001b64:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001b66:	4b34      	ldr	r3, [pc, #208]	@ (8001c38 <HAL_SD_MspInit+0x220>)
 8001b68:	2203      	movs	r2, #3
 8001b6a:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001b6c:	4b32      	ldr	r3, [pc, #200]	@ (8001c38 <HAL_SD_MspInit+0x220>)
 8001b6e:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001b72:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001b74:	4b30      	ldr	r3, [pc, #192]	@ (8001c38 <HAL_SD_MspInit+0x220>)
 8001b76:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001b7a:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8001b7c:	482e      	ldr	r0, [pc, #184]	@ (8001c38 <HAL_SD_MspInit+0x220>)
 8001b7e:	f002 ff65 	bl	8004a4c <HAL_DMA_Init>
 8001b82:	4603      	mov	r3, r0
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d001      	beq.n	8001b8c <HAL_SD_MspInit+0x174>
    {
      Error_Handler();
 8001b88:	f7ff febc 	bl	8001904 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	4a2a      	ldr	r2, [pc, #168]	@ (8001c38 <HAL_SD_MspInit+0x220>)
 8001b90:	641a      	str	r2, [r3, #64]	@ 0x40
 8001b92:	4a29      	ldr	r2, [pc, #164]	@ (8001c38 <HAL_SD_MspInit+0x220>)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8001b98:	4b29      	ldr	r3, [pc, #164]	@ (8001c40 <HAL_SD_MspInit+0x228>)
 8001b9a:	4a2a      	ldr	r2, [pc, #168]	@ (8001c44 <HAL_SD_MspInit+0x22c>)
 8001b9c:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8001b9e:	4b28      	ldr	r3, [pc, #160]	@ (8001c40 <HAL_SD_MspInit+0x228>)
 8001ba0:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001ba4:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ba6:	4b26      	ldr	r3, [pc, #152]	@ (8001c40 <HAL_SD_MspInit+0x228>)
 8001ba8:	2240      	movs	r2, #64	@ 0x40
 8001baa:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bac:	4b24      	ldr	r3, [pc, #144]	@ (8001c40 <HAL_SD_MspInit+0x228>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001bb2:	4b23      	ldr	r3, [pc, #140]	@ (8001c40 <HAL_SD_MspInit+0x228>)
 8001bb4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001bb8:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001bba:	4b21      	ldr	r3, [pc, #132]	@ (8001c40 <HAL_SD_MspInit+0x228>)
 8001bbc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001bc0:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001bc2:	4b1f      	ldr	r3, [pc, #124]	@ (8001c40 <HAL_SD_MspInit+0x228>)
 8001bc4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001bc8:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8001bca:	4b1d      	ldr	r3, [pc, #116]	@ (8001c40 <HAL_SD_MspInit+0x228>)
 8001bcc:	2220      	movs	r2, #32
 8001bce:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001bd0:	4b1b      	ldr	r3, [pc, #108]	@ (8001c40 <HAL_SD_MspInit+0x228>)
 8001bd2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001bd6:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001bd8:	4b19      	ldr	r3, [pc, #100]	@ (8001c40 <HAL_SD_MspInit+0x228>)
 8001bda:	2204      	movs	r2, #4
 8001bdc:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001bde:	4b18      	ldr	r3, [pc, #96]	@ (8001c40 <HAL_SD_MspInit+0x228>)
 8001be0:	2203      	movs	r2, #3
 8001be2:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8001be4:	4b16      	ldr	r3, [pc, #88]	@ (8001c40 <HAL_SD_MspInit+0x228>)
 8001be6:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001bea:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001bec:	4b14      	ldr	r3, [pc, #80]	@ (8001c40 <HAL_SD_MspInit+0x228>)
 8001bee:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001bf2:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8001bf4:	4812      	ldr	r0, [pc, #72]	@ (8001c40 <HAL_SD_MspInit+0x228>)
 8001bf6:	f002 ff29 	bl	8004a4c <HAL_DMA_Init>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d001      	beq.n	8001c04 <HAL_SD_MspInit+0x1ec>
    {
      Error_Handler();
 8001c00:	f7ff fe80 	bl	8001904 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	4a0e      	ldr	r2, [pc, #56]	@ (8001c40 <HAL_SD_MspInit+0x228>)
 8001c08:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001c0a:	4a0d      	ldr	r2, [pc, #52]	@ (8001c40 <HAL_SD_MspInit+0x228>)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 5, 0);
 8001c10:	2200      	movs	r2, #0
 8001c12:	2105      	movs	r1, #5
 8001c14:	2031      	movs	r0, #49	@ 0x31
 8001c16:	f002 feef 	bl	80049f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8001c1a:	2031      	movs	r0, #49	@ 0x31
 8001c1c:	f002 ff08 	bl	8004a30 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 8001c20:	bf00      	nop
 8001c22:	3768      	adds	r7, #104	@ 0x68
 8001c24:	46bd      	mov	sp, r7
 8001c26:	bd80      	pop	{r7, pc}
 8001c28:	40012c00 	.word	0x40012c00
 8001c2c:	40023800 	.word	0x40023800
 8001c30:	40020000 	.word	0x40020000
 8001c34:	40020400 	.word	0x40020400
 8001c38:	200002b0 	.word	0x200002b0
 8001c3c:	40026458 	.word	0x40026458
 8001c40:	20000310 	.word	0x20000310
 8001c44:	400264a0 	.word	0x400264a0

08001c48 <SD_DebugPrint>:
}

/* USER CODE BEGIN 1 */

// 
void SD_DebugPrint(const char* msg) {
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 100);
 8001c50:	6878      	ldr	r0, [r7, #4]
 8001c52:	f7fe fb2d 	bl	80002b0 <strlen>
 8001c56:	4603      	mov	r3, r0
 8001c58:	b29a      	uxth	r2, r3
 8001c5a:	2364      	movs	r3, #100	@ 0x64
 8001c5c:	6879      	ldr	r1, [r7, #4]
 8001c5e:	4803      	ldr	r0, [pc, #12]	@ (8001c6c <SD_DebugPrint+0x24>)
 8001c60:	f006 ff0e 	bl	8008a80 <HAL_UART_Transmit>
}
 8001c64:	bf00      	nop
 8001c66:	3708      	adds	r7, #8
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	200004bc 	.word	0x200004bc

08001c70 <MX_SDIO_SD_Init_FIX>:

void MX_SDIO_SD_Init_FIX(void)
{
 8001c70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c72:	b0f3      	sub	sp, #460	@ 0x1cc
 8001c74:	af04      	add	r7, sp, #16

  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */
  // SDIO
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c76:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001c7a:	223c      	movs	r2, #60	@ 0x3c
 8001c7c:	2100      	movs	r1, #0
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f011 ff44 	bl	8013b0c <memset>
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 8001c84:	2360      	movs	r3, #96	@ 0x60
 8001c86:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8001c90:	2300      	movs	r3, #0
 8001c92:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8001c96:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f003 fece 	bl	8005a3c <HAL_RCCEx_PeriphCLKConfig>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d003      	beq.n	8001cae <MX_SDIO_SD_Init_FIX+0x3e>
    SD_DebugPrint("ERROR: SDIO clock config failed\r\n");
 8001ca6:	48c5      	ldr	r0, [pc, #788]	@ (8001fbc <MX_SDIO_SD_Init_FIX+0x34c>)
 8001ca8:	f7ff ffce 	bl	8001c48 <SD_DebugPrint>
    return;
 8001cac:	e27d      	b.n	80021aa <MX_SDIO_SD_Init_FIX+0x53a>
  }
  
  // SDIOGPIO
  __HAL_RCC_SDIO_CLK_ENABLE();
 8001cae:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8001cb2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	601a      	str	r2, [r3, #0]
 8001cba:	4bc1      	ldr	r3, [pc, #772]	@ (8001fc0 <MX_SDIO_SD_Init_FIX+0x350>)
 8001cbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cbe:	4ac0      	ldr	r2, [pc, #768]	@ (8001fc0 <MX_SDIO_SD_Init_FIX+0x350>)
 8001cc0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001cc4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cc6:	4bbe      	ldr	r3, [pc, #760]	@ (8001fc0 <MX_SDIO_SD_Init_FIX+0x350>)
 8001cc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cca:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 8001cce:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8001cd2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001cd6:	601a      	str	r2, [r3, #0]
 8001cd8:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8001cdc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001ce0:	681b      	ldr	r3, [r3, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ce2:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8001ce6:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001cea:	2200      	movs	r2, #0
 8001cec:	601a      	str	r2, [r3, #0]
 8001cee:	4bb4      	ldr	r3, [pc, #720]	@ (8001fc0 <MX_SDIO_SD_Init_FIX+0x350>)
 8001cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf2:	4ab3      	ldr	r2, [pc, #716]	@ (8001fc0 <MX_SDIO_SD_Init_FIX+0x350>)
 8001cf4:	f043 0301 	orr.w	r3, r3, #1
 8001cf8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cfa:	4bb1      	ldr	r3, [pc, #708]	@ (8001fc0 <MX_SDIO_SD_Init_FIX+0x350>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cfe:	f003 0201 	and.w	r2, r3, #1
 8001d02:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8001d06:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001d0a:	601a      	str	r2, [r3, #0]
 8001d0c:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8001d10:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001d14:	681b      	ldr	r3, [r3, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d16:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8001d1a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001d1e:	2200      	movs	r2, #0
 8001d20:	601a      	str	r2, [r3, #0]
 8001d22:	4ba7      	ldr	r3, [pc, #668]	@ (8001fc0 <MX_SDIO_SD_Init_FIX+0x350>)
 8001d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d26:	4aa6      	ldr	r2, [pc, #664]	@ (8001fc0 <MX_SDIO_SD_Init_FIX+0x350>)
 8001d28:	f043 0302 	orr.w	r3, r3, #2
 8001d2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d2e:	4ba4      	ldr	r3, [pc, #656]	@ (8001fc0 <MX_SDIO_SD_Init_FIX+0x350>)
 8001d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d32:	f003 0202 	and.w	r2, r3, #2
 8001d36:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8001d3a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001d3e:	601a      	str	r2, [r3, #0]
 8001d40:	f507 73dc 	add.w	r3, r7, #440	@ 0x1b8
 8001d44:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001d48:	681b      	ldr	r3, [r3, #0]
  
  // SDIOGPIO
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d4a:	f507 73ae 	add.w	r3, r7, #348	@ 0x15c
 8001d4e:	2200      	movs	r2, #0
 8001d50:	601a      	str	r2, [r3, #0]
 8001d52:	605a      	str	r2, [r3, #4]
 8001d54:	609a      	str	r2, [r3, #8]
 8001d56:	60da      	str	r2, [r3, #12]
 8001d58:	611a      	str	r2, [r3, #16]
  
  // PA6 = SDIO_CMD
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001d5a:	2340      	movs	r3, #64	@ 0x40
 8001d5c:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d60:	2302      	movs	r3, #2
 8001d62:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d66:	2301      	movs	r3, #1
 8001d68:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d6c:	2303      	movs	r3, #3
 8001d6e:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001d72:	230c      	movs	r3, #12
 8001d74:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d78:	f507 73ae 	add.w	r3, r7, #348	@ 0x15c
 8001d7c:	4619      	mov	r1, r3
 8001d7e:	4891      	ldr	r0, [pc, #580]	@ (8001fc4 <MX_SDIO_SD_Init_FIX+0x354>)
 8001d80:	f003 fa72 	bl	8005268 <HAL_GPIO_Init>
  
  // PB15 = SDIO_CK
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001d84:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001d88:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d92:	2300      	movs	r3, #0
 8001d94:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d98:	2303      	movs	r3, #3
 8001d9a:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001d9e:	230c      	movs	r3, #12
 8001da0:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001da4:	f507 73ae 	add.w	r3, r7, #348	@ 0x15c
 8001da8:	4619      	mov	r1, r3
 8001daa:	4887      	ldr	r0, [pc, #540]	@ (8001fc8 <MX_SDIO_SD_Init_FIX+0x358>)
 8001dac:	f003 fa5c 	bl	8005268 <HAL_GPIO_Init>
  
  // PB4 = SDIO_D0
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001db0:	2310      	movs	r3, #16
 8001db2:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db6:	2302      	movs	r3, #2
 8001db8:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dc2:	2303      	movs	r3, #3
 8001dc4:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001dc8:	230c      	movs	r3, #12
 8001dca:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dce:	f507 73ae 	add.w	r3, r7, #348	@ 0x15c
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	487c      	ldr	r0, [pc, #496]	@ (8001fc8 <MX_SDIO_SD_Init_FIX+0x358>)
 8001dd6:	f003 fa47 	bl	8005268 <HAL_GPIO_Init>
  
  /* USER CODE END SDIO_Init 1 */
	 hsd.Instance = SDIO;
 8001dda:	4b7c      	ldr	r3, [pc, #496]	@ (8001fcc <MX_SDIO_SD_Init_FIX+0x35c>)
 8001ddc:	4a7c      	ldr	r2, [pc, #496]	@ (8001fd0 <MX_SDIO_SD_Init_FIX+0x360>)
 8001dde:	601a      	str	r2, [r3, #0]
	  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8001de0:	4b7a      	ldr	r3, [pc, #488]	@ (8001fcc <MX_SDIO_SD_Init_FIX+0x35c>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	605a      	str	r2, [r3, #4]
	  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8001de6:	4b79      	ldr	r3, [pc, #484]	@ (8001fcc <MX_SDIO_SD_Init_FIX+0x35c>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	609a      	str	r2, [r3, #8]
	  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8001dec:	4b77      	ldr	r3, [pc, #476]	@ (8001fcc <MX_SDIO_SD_Init_FIX+0x35c>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	60da      	str	r2, [r3, #12]
	  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8001df2:	4b76      	ldr	r3, [pc, #472]	@ (8001fcc <MX_SDIO_SD_Init_FIX+0x35c>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	611a      	str	r2, [r3, #16]
	  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8001df8:	4b74      	ldr	r3, [pc, #464]	@ (8001fcc <MX_SDIO_SD_Init_FIX+0x35c>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	615a      	str	r2, [r3, #20]
	  hsd.Init.ClockDiv = 118;  //  (48MHz / 120 = 400kHz)
 8001dfe:	4b73      	ldr	r3, [pc, #460]	@ (8001fcc <MX_SDIO_SD_Init_FIX+0x35c>)
 8001e00:	2276      	movs	r2, #118	@ 0x76
 8001e02:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN SDIO_Init 2 */
  // 
  SD_DebugPrint("Starting SD Init...\r\n");
 8001e04:	4873      	ldr	r0, [pc, #460]	@ (8001fd4 <MX_SDIO_SD_Init_FIX+0x364>)
 8001e06:	f7ff ff1f 	bl	8001c48 <SD_DebugPrint>
  SD_DebugPrint("Step 1: Power on delay...\r\n");
 8001e0a:	4873      	ldr	r0, [pc, #460]	@ (8001fd8 <MX_SDIO_SD_Init_FIX+0x368>)
 8001e0c:	f7ff ff1c 	bl	8001c48 <SD_DebugPrint>
  
  // SD500ms
  HAL_Delay(500);
 8001e10:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001e14:	f002 fd14 	bl	8004840 <HAL_Delay>
  
  SD_DebugPrint("Step 2: SDIO peripheral init...\r\n");
 8001e18:	4870      	ldr	r0, [pc, #448]	@ (8001fdc <MX_SDIO_SD_Init_FIX+0x36c>)
 8001e1a:	f7ff ff15 	bl	8001c48 <SD_DebugPrint>
  // SDIO
  if (SDIO_Init(hsd.Instance, hsd.Init) != HAL_OK) {
 8001e1e:	4b6b      	ldr	r3, [pc, #428]	@ (8001fcc <MX_SDIO_SD_Init_FIX+0x35c>)
 8001e20:	681e      	ldr	r6, [r3, #0]
 8001e22:	4d6a      	ldr	r5, [pc, #424]	@ (8001fcc <MX_SDIO_SD_Init_FIX+0x35c>)
 8001e24:	466c      	mov	r4, sp
 8001e26:	f105 0310 	add.w	r3, r5, #16
 8001e2a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001e2e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001e32:	1d2b      	adds	r3, r5, #4
 8001e34:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e36:	4630      	mov	r0, r6
 8001e38:	f008 f8e6 	bl	800a008 <SDIO_Init>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d003      	beq.n	8001e4a <MX_SDIO_SD_Init_FIX+0x1da>
    SD_DebugPrint("ERROR: SDIO peripheral init failed\r\n");
 8001e42:	4867      	ldr	r0, [pc, #412]	@ (8001fe0 <MX_SDIO_SD_Init_FIX+0x370>)
 8001e44:	f7ff ff00 	bl	8001c48 <SD_DebugPrint>
    return;
 8001e48:	e1af      	b.n	80021aa <MX_SDIO_SD_Init_FIX+0x53a>
  }
  
  SD_DebugPrint("Step 3: Enable SDIO clock output...\r\n");
 8001e4a:	4866      	ldr	r0, [pc, #408]	@ (8001fe4 <MX_SDIO_SD_Init_FIX+0x374>)
 8001e4c:	f7ff fefc 	bl	8001c48 <SD_DebugPrint>
  // SDIO
  __HAL_SD_ENABLE(&hsd);
 8001e50:	4b65      	ldr	r3, [pc, #404]	@ (8001fe8 <MX_SDIO_SD_Init_FIX+0x378>)
 8001e52:	2201      	movs	r2, #1
 8001e54:	601a      	str	r2, [r3, #0]
  
  SD_DebugPrint("Step 4: Power ON...\r\n");
 8001e56:	4865      	ldr	r0, [pc, #404]	@ (8001fec <MX_SDIO_SD_Init_FIX+0x37c>)
 8001e58:	f7ff fef6 	bl	8001c48 <SD_DebugPrint>
  // 
  SDIO_PowerState_ON(hsd.Instance);
 8001e5c:	4b5b      	ldr	r3, [pc, #364]	@ (8001fcc <MX_SDIO_SD_Init_FIX+0x35c>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4618      	mov	r0, r3
 8001e62:	f008 f91a 	bl	800a09a <SDIO_PowerState_ON>
  HAL_Delay(10);  // 
 8001e66:	200a      	movs	r0, #10
 8001e68:	f002 fcea 	bl	8004840 <HAL_Delay>
  
  // SDIO
  uint8_t clk_msg[50];
  sprintf((char*)clk_msg, "SDIO CLKCR: 0x%08lX\r\n", hsd.Instance->CLKCR);
 8001e6c:	4b57      	ldr	r3, [pc, #348]	@ (8001fcc <MX_SDIO_SD_Init_FIX+0x35c>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	685a      	ldr	r2, [r3, #4]
 8001e72:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001e76:	495e      	ldr	r1, [pc, #376]	@ (8001ff0 <MX_SDIO_SD_Init_FIX+0x380>)
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f011 fd33 	bl	80138e4 <siprintf>
  SD_DebugPrint((char*)clk_msg);
 8001e7e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001e82:	4618      	mov	r0, r3
 8001e84:	f7ff fee0 	bl	8001c48 <SD_DebugPrint>
  sprintf((char*)clk_msg, "SDIO POWER: 0x%08lX\r\n", hsd.Instance->POWER);
 8001e88:	4b50      	ldr	r3, [pc, #320]	@ (8001fcc <MX_SDIO_SD_Init_FIX+0x35c>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	681a      	ldr	r2, [r3, #0]
 8001e8e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001e92:	4958      	ldr	r1, [pc, #352]	@ (8001ff4 <MX_SDIO_SD_Init_FIX+0x384>)
 8001e94:	4618      	mov	r0, r3
 8001e96:	f011 fd25 	bl	80138e4 <siprintf>
  SD_DebugPrint((char*)clk_msg);
 8001e9a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f7ff fed2 	bl	8001c48 <SD_DebugPrint>
  
  SD_DebugPrint("Step 5: Send CMD0 (GO_IDLE_STATE)...\r\n");
 8001ea4:	4854      	ldr	r0, [pc, #336]	@ (8001ff8 <MX_SDIO_SD_Init_FIX+0x388>)
 8001ea6:	f7ff fecf 	bl	8001c48 <SD_DebugPrint>
  // CMD0SD
  SDIO_CmdInitTypeDef cmd_init;
  cmd_init.Argument = 0;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  cmd_init.CmdIndex = 0;  // CMD0
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  cmd_init.Response = SDIO_RESPONSE_NO;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  cmd_init.WaitForInterrupt = SDIO_WAIT_NO;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  cmd_init.CPSM = SDIO_CPSM_ENABLE;
 8001ec2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ec6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  SDIO_SendCommand(hsd.Instance, &cmd_init);
 8001eca:	4b40      	ldr	r3, [pc, #256]	@ (8001fcc <MX_SDIO_SD_Init_FIX+0x35c>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8001ed2:	4611      	mov	r1, r2
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f008 f8fc 	bl	800a0d2 <SDIO_SendCommand>
  
  // 
  uint32_t timeout = 1000;
 8001eda:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ede:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
  while(__SDIO_GET_FLAG(hsd.Instance, SDIO_FLAG_CMDSENT) == RESET) {
 8001ee2:	e01a      	b.n	8001f1a <MX_SDIO_SD_Init_FIX+0x2aa>
    if(--timeout == 0) {
 8001ee4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8001ee8:	3b01      	subs	r3, #1
 8001eea:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
 8001eee:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d111      	bne.n	8001f1a <MX_SDIO_SD_Init_FIX+0x2aa>
      SD_DebugPrint("ERROR: CMD0 timeout\r\n");
 8001ef6:	4841      	ldr	r0, [pc, #260]	@ (8001ffc <MX_SDIO_SD_Init_FIX+0x38c>)
 8001ef8:	f7ff fea6 	bl	8001c48 <SD_DebugPrint>
      uint8_t msg[50];
      sprintf((char*)msg, "SDIO STA: 0x%08lX\r\n", hsd.Instance->STA);
 8001efc:	4b33      	ldr	r3, [pc, #204]	@ (8001fcc <MX_SDIO_SD_Init_FIX+0x35c>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f02:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001f06:	493e      	ldr	r1, [pc, #248]	@ (8002000 <MX_SDIO_SD_Init_FIX+0x390>)
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f011 fceb 	bl	80138e4 <siprintf>
      SD_DebugPrint((char*)msg);
 8001f0e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001f12:	4618      	mov	r0, r3
 8001f14:	f7ff fe98 	bl	8001c48 <SD_DebugPrint>
 8001f18:	e147      	b.n	80021aa <MX_SDIO_SD_Init_FIX+0x53a>
  while(__SDIO_GET_FLAG(hsd.Instance, SDIO_FLAG_CMDSENT) == RESET) {
 8001f1a:	4b2c      	ldr	r3, [pc, #176]	@ (8001fcc <MX_SDIO_SD_Init_FIX+0x35c>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d0dd      	beq.n	8001ee4 <MX_SDIO_SD_Init_FIX+0x274>
      return;
    }
  }
  __SDIO_CLEAR_FLAG(hsd.Instance, SDIO_FLAG_CMDSENT);
 8001f28:	4b28      	ldr	r3, [pc, #160]	@ (8001fcc <MX_SDIO_SD_Init_FIX+0x35c>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	2280      	movs	r2, #128	@ 0x80
 8001f2e:	639a      	str	r2, [r3, #56]	@ 0x38
  SD_DebugPrint("CMD0 OK\r\n");
 8001f30:	4834      	ldr	r0, [pc, #208]	@ (8002004 <MX_SDIO_SD_Init_FIX+0x394>)
 8001f32:	f7ff fe89 	bl	8001c48 <SD_DebugPrint>
  
  HAL_Delay(10);
 8001f36:	200a      	movs	r0, #10
 8001f38:	f002 fc82 	bl	8004840 <HAL_Delay>
  
  SD_DebugPrint("Step 5: Send CMD8 (SEND_IF_COND)...\r\n");
 8001f3c:	4832      	ldr	r0, [pc, #200]	@ (8002008 <MX_SDIO_SD_Init_FIX+0x398>)
 8001f3e:	f7ff fe83 	bl	8001c48 <SD_DebugPrint>
  // CMD8SD
  cmd_init.Argument = 0x1AA;  // 2.7-3.6V0xAA
 8001f42:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8001f46:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  cmd_init.CmdIndex = 8;  // CMD8
 8001f4a:	2308      	movs	r3, #8
 8001f4c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  cmd_init.Response = SDIO_RESPONSE_SHORT;
 8001f50:	2340      	movs	r3, #64	@ 0x40
 8001f52:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  cmd_init.WaitForInterrupt = SDIO_WAIT_NO;
 8001f56:	2300      	movs	r3, #0
 8001f58:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  cmd_init.CPSM = SDIO_CPSM_ENABLE;
 8001f5c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f60:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  SDIO_SendCommand(hsd.Instance, &cmd_init);
 8001f64:	4b19      	ldr	r3, [pc, #100]	@ (8001fcc <MX_SDIO_SD_Init_FIX+0x35c>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8001f6c:	4611      	mov	r1, r2
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f008 f8af 	bl	800a0d2 <SDIO_SendCommand>
  
  // 
  timeout = 1000;
 8001f74:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f78:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
  while(__SDIO_GET_FLAG(hsd.Instance, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT) == RESET) {
 8001f7c:	e04a      	b.n	8002014 <MX_SDIO_SD_Init_FIX+0x3a4>
    if(--timeout == 0) {
 8001f7e:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8001f82:	3b01      	subs	r3, #1
 8001f84:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
 8001f88:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d141      	bne.n	8002014 <MX_SDIO_SD_Init_FIX+0x3a4>
      SD_DebugPrint("ERROR: CMD8 timeout\r\n");
 8001f90:	481e      	ldr	r0, [pc, #120]	@ (800200c <MX_SDIO_SD_Init_FIX+0x39c>)
 8001f92:	f7ff fe59 	bl	8001c48 <SD_DebugPrint>
      uint8_t msg[50];
      sprintf((char*)msg, "SDIO STA: 0x%08lX\r\n", hsd.Instance->STA);
 8001f96:	4b0d      	ldr	r3, [pc, #52]	@ (8001fcc <MX_SDIO_SD_Init_FIX+0x35c>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f9c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001fa0:	4917      	ldr	r1, [pc, #92]	@ (8002000 <MX_SDIO_SD_Init_FIX+0x390>)
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f011 fc9e 	bl	80138e4 <siprintf>
      SD_DebugPrint((char*)msg);
 8001fa8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001fac:	4618      	mov	r0, r3
 8001fae:	f7ff fe4b 	bl	8001c48 <SD_DebugPrint>
      // SD V1.x
      SD_DebugPrint("Continuing without CMD8 (SD V1.x or MMC)\r\n");
 8001fb2:	4817      	ldr	r0, [pc, #92]	@ (8002010 <MX_SDIO_SD_Init_FIX+0x3a0>)
 8001fb4:	f7ff fe48 	bl	8001c48 <SD_DebugPrint>
      break;
 8001fb8:	e033      	b.n	8002022 <MX_SDIO_SD_Init_FIX+0x3b2>
 8001fba:	bf00      	nop
 8001fbc:	08016518 	.word	0x08016518
 8001fc0:	40023800 	.word	0x40023800
 8001fc4:	40020000 	.word	0x40020000
 8001fc8:	40020400 	.word	0x40020400
 8001fcc:	2000022c 	.word	0x2000022c
 8001fd0:	40012c00 	.word	0x40012c00
 8001fd4:	0801653c 	.word	0x0801653c
 8001fd8:	08016554 	.word	0x08016554
 8001fdc:	08016570 	.word	0x08016570
 8001fe0:	08016594 	.word	0x08016594
 8001fe4:	080165bc 	.word	0x080165bc
 8001fe8:	422580a0 	.word	0x422580a0
 8001fec:	080165e4 	.word	0x080165e4
 8001ff0:	080165fc 	.word	0x080165fc
 8001ff4:	08016614 	.word	0x08016614
 8001ff8:	0801662c 	.word	0x0801662c
 8001ffc:	08016654 	.word	0x08016654
 8002000:	0801666c 	.word	0x0801666c
 8002004:	08016680 	.word	0x08016680
 8002008:	0801668c 	.word	0x0801668c
 800200c:	080166b4 	.word	0x080166b4
 8002010:	080166cc 	.word	0x080166cc
  while(__SDIO_GET_FLAG(hsd.Instance, SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT) == RESET) {
 8002014:	4b67      	ldr	r3, [pc, #412]	@ (80021b4 <MX_SDIO_SD_Init_FIX+0x544>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800201a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800201e:	2b00      	cmp	r3, #0
 8002020:	d0ad      	beq.n	8001f7e <MX_SDIO_SD_Init_FIX+0x30e>
    }
  }
  
  if(__SDIO_GET_FLAG(hsd.Instance, SDIO_FLAG_CTIMEOUT)) {
 8002022:	4b64      	ldr	r3, [pc, #400]	@ (80021b4 <MX_SDIO_SD_Init_FIX+0x544>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002028:	f003 0304 	and.w	r3, r3, #4
 800202c:	2b00      	cmp	r3, #0
 800202e:	d007      	beq.n	8002040 <MX_SDIO_SD_Init_FIX+0x3d0>
    __SDIO_CLEAR_FLAG(hsd.Instance, SDIO_FLAG_CTIMEOUT);
 8002030:	4b60      	ldr	r3, [pc, #384]	@ (80021b4 <MX_SDIO_SD_Init_FIX+0x544>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	2204      	movs	r2, #4
 8002036:	639a      	str	r2, [r3, #56]	@ 0x38
    SD_DebugPrint("CMD8 timeout (SD V1.x or MMC)\r\n");
 8002038:	485f      	ldr	r0, [pc, #380]	@ (80021b8 <MX_SDIO_SD_Init_FIX+0x548>)
 800203a:	f7ff fe05 	bl	8001c48 <SD_DebugPrint>
 800203e:	e02e      	b.n	800209e <MX_SDIO_SD_Init_FIX+0x42e>
  } else if(__SDIO_GET_FLAG(hsd.Instance, SDIO_FLAG_CCRCFAIL)) {
 8002040:	4b5c      	ldr	r3, [pc, #368]	@ (80021b4 <MX_SDIO_SD_Init_FIX+0x544>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002046:	f003 0301 	and.w	r3, r3, #1
 800204a:	2b00      	cmp	r3, #0
 800204c:	d007      	beq.n	800205e <MX_SDIO_SD_Init_FIX+0x3ee>
    __SDIO_CLEAR_FLAG(hsd.Instance, SDIO_FLAG_CCRCFAIL);
 800204e:	4b59      	ldr	r3, [pc, #356]	@ (80021b4 <MX_SDIO_SD_Init_FIX+0x544>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	2201      	movs	r2, #1
 8002054:	639a      	str	r2, [r3, #56]	@ 0x38
    SD_DebugPrint("CMD8 CRC fail\r\n");
 8002056:	4859      	ldr	r0, [pc, #356]	@ (80021bc <MX_SDIO_SD_Init_FIX+0x54c>)
 8002058:	f7ff fdf6 	bl	8001c48 <SD_DebugPrint>
 800205c:	e01f      	b.n	800209e <MX_SDIO_SD_Init_FIX+0x42e>
  } else if(__SDIO_GET_FLAG(hsd.Instance, SDIO_FLAG_CMDREND)) {
 800205e:	4b55      	ldr	r3, [pc, #340]	@ (80021b4 <MX_SDIO_SD_Init_FIX+0x544>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002064:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002068:	2b00      	cmp	r3, #0
 800206a:	d018      	beq.n	800209e <MX_SDIO_SD_Init_FIX+0x42e>
    __SDIO_CLEAR_FLAG(hsd.Instance, SDIO_FLAG_CMDREND);
 800206c:	4b51      	ldr	r3, [pc, #324]	@ (80021b4 <MX_SDIO_SD_Init_FIX+0x544>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	2240      	movs	r2, #64	@ 0x40
 8002072:	639a      	str	r2, [r3, #56]	@ 0x38
    uint32_t response = SDIO_GetResponse(hsd.Instance, SDIO_RESP1);
 8002074:	4b4f      	ldr	r3, [pc, #316]	@ (80021b4 <MX_SDIO_SD_Init_FIX+0x544>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	2100      	movs	r1, #0
 800207a:	4618      	mov	r0, r3
 800207c:	f008 f860 	bl	800a140 <SDIO_GetResponse>
 8002080:	f8c7 01b0 	str.w	r0, [r7, #432]	@ 0x1b0
    uint8_t msg[50];
    sprintf((char*)msg, "CMD8 OK, Response: 0x%08lX\r\n", response);
 8002084:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002088:	f8d7 21b0 	ldr.w	r2, [r7, #432]	@ 0x1b0
 800208c:	494c      	ldr	r1, [pc, #304]	@ (80021c0 <MX_SDIO_SD_Init_FIX+0x550>)
 800208e:	4618      	mov	r0, r3
 8002090:	f011 fc28 	bl	80138e4 <siprintf>
    SD_DebugPrint((char*)msg);
 8002094:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002098:	4618      	mov	r0, r3
 800209a:	f7ff fdd5 	bl	8001c48 <SD_DebugPrint>
  }
  
  SD_DebugPrint("Step 6: Calling HAL_SD_Init()...\r\n");
 800209e:	4849      	ldr	r0, [pc, #292]	@ (80021c4 <MX_SDIO_SD_Init_FIX+0x554>)
 80020a0:	f7ff fdd2 	bl	8001c48 <SD_DebugPrint>
  
  // SD
  HAL_StatusTypeDef status = HAL_SD_Init(&hsd);
 80020a4:	4843      	ldr	r0, [pc, #268]	@ (80021b4 <MX_SDIO_SD_Init_FIX+0x544>)
 80020a6:	f004 fc25 	bl	80068f4 <HAL_SD_Init>
 80020aa:	4603      	mov	r3, r0
 80020ac:	f887 31af 	strb.w	r3, [r7, #431]	@ 0x1af
  if (status != HAL_OK)
 80020b0:	f897 31af 	ldrb.w	r3, [r7, #431]	@ 0x1af
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d035      	beq.n	8002124 <MX_SDIO_SD_Init_FIX+0x4b4>
  {
    // SD
    uint8_t msg[80];
    sprintf((char*)msg, "HAL_SD_Init failed: %d, State: %d, Error: 0x%08lX\r\n", 
 80020b8:	f897 21af 	ldrb.w	r2, [r7, #431]	@ 0x1af
            status, hsd.State, hsd.ErrorCode);
 80020bc:	4b3d      	ldr	r3, [pc, #244]	@ (80021b4 <MX_SDIO_SD_Init_FIX+0x544>)
 80020be:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80020c2:	b2db      	uxtb	r3, r3
    sprintf((char*)msg, "HAL_SD_Init failed: %d, State: %d, Error: 0x%08lX\r\n", 
 80020c4:	4619      	mov	r1, r3
            status, hsd.State, hsd.ErrorCode);
 80020c6:	4b3b      	ldr	r3, [pc, #236]	@ (80021b4 <MX_SDIO_SD_Init_FIX+0x544>)
 80020c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    sprintf((char*)msg, "HAL_SD_Init failed: %d, State: %d, Error: 0x%08lX\r\n", 
 80020ca:	1d38      	adds	r0, r7, #4
 80020cc:	9300      	str	r3, [sp, #0]
 80020ce:	460b      	mov	r3, r1
 80020d0:	493d      	ldr	r1, [pc, #244]	@ (80021c8 <MX_SDIO_SD_Init_FIX+0x558>)
 80020d2:	f011 fc07 	bl	80138e4 <siprintf>
    SD_DebugPrint((char*)msg);
 80020d6:	1d3b      	adds	r3, r7, #4
 80020d8:	4618      	mov	r0, r3
 80020da:	f7ff fdb5 	bl	8001c48 <SD_DebugPrint>
    
    // 
    HAL_Delay(500);
 80020de:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80020e2:	f002 fbad 	bl	8004840 <HAL_Delay>
    SD_DebugPrint("Retrying with lower clock...\r\n");
 80020e6:	4839      	ldr	r0, [pc, #228]	@ (80021cc <MX_SDIO_SD_Init_FIX+0x55c>)
 80020e8:	f7ff fdae 	bl	8001c48 <SD_DebugPrint>
    
    hsd.Init.ClockDiv = 158;  //  (48MHz / 160 = 300kHz)
 80020ec:	4b31      	ldr	r3, [pc, #196]	@ (80021b4 <MX_SDIO_SD_Init_FIX+0x544>)
 80020ee:	229e      	movs	r2, #158	@ 0x9e
 80020f0:	619a      	str	r2, [r3, #24]
    status = HAL_SD_Init(&hsd);
 80020f2:	4830      	ldr	r0, [pc, #192]	@ (80021b4 <MX_SDIO_SD_Init_FIX+0x544>)
 80020f4:	f004 fbfe 	bl	80068f4 <HAL_SD_Init>
 80020f8:	4603      	mov	r3, r0
 80020fa:	f887 31af 	strb.w	r3, [r7, #431]	@ 0x1af
    if (status != HAL_OK)
 80020fe:	f897 31af 	ldrb.w	r3, [r7, #431]	@ 0x1af
 8002102:	2b00      	cmp	r3, #0
 8002104:	d00e      	beq.n	8002124 <MX_SDIO_SD_Init_FIX+0x4b4>
    {
      uint8_t fail_msg[80];
      sprintf((char*)fail_msg, "Retry failed: %d, Error: 0x%08lX\r\n", 
 8002106:	f897 21af 	ldrb.w	r2, [r7, #431]	@ 0x1af
              status, hsd.ErrorCode);
 800210a:	4b2a      	ldr	r3, [pc, #168]	@ (80021b4 <MX_SDIO_SD_Init_FIX+0x544>)
 800210c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
      sprintf((char*)fail_msg, "Retry failed: %d, Error: 0x%08lX\r\n", 
 800210e:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8002112:	492f      	ldr	r1, [pc, #188]	@ (80021d0 <MX_SDIO_SD_Init_FIX+0x560>)
 8002114:	f011 fbe6 	bl	80138e4 <siprintf>
      SD_DebugPrint((char*)fail_msg);
 8002118:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800211c:	4618      	mov	r0, r3
 800211e:	f7ff fd93 	bl	8001c48 <SD_DebugPrint>
 8002122:	e042      	b.n	80021aa <MX_SDIO_SD_Init_FIX+0x53a>
      return;
    }
  }
  
  // SD
  SD_DebugPrint("SD Init OK\r\n");
 8002124:	482b      	ldr	r0, [pc, #172]	@ (80021d4 <MX_SDIO_SD_Init_FIX+0x564>)
 8002126:	f7ff fd8f 	bl	8001c48 <SD_DebugPrint>
  
  // SD
  uint8_t info_msg[100];
  sprintf((char*)info_msg, "SD Card: %lu MB, BlockSize: %lu\r\n", 
          (unsigned long)(hsd.SdCard.BlockNbr * hsd.SdCard.BlockSize / 1024 / 1024),
 800212a:	4b22      	ldr	r3, [pc, #136]	@ (80021b4 <MX_SDIO_SD_Init_FIX+0x544>)
 800212c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800212e:	4a21      	ldr	r2, [pc, #132]	@ (80021b4 <MX_SDIO_SD_Init_FIX+0x544>)
 8002130:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002132:	fb02 f303 	mul.w	r3, r2, r3
  sprintf((char*)info_msg, "SD Card: %lu MB, BlockSize: %lu\r\n", 
 8002136:	0d1a      	lsrs	r2, r3, #20
          (unsigned long)hsd.SdCard.BlockSize);
 8002138:	4b1e      	ldr	r3, [pc, #120]	@ (80021b4 <MX_SDIO_SD_Init_FIX+0x544>)
 800213a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
  sprintf((char*)info_msg, "SD Card: %lu MB, BlockSize: %lu\r\n", 
 800213c:	f107 00b0 	add.w	r0, r7, #176	@ 0xb0
 8002140:	4925      	ldr	r1, [pc, #148]	@ (80021d8 <MX_SDIO_SD_Init_FIX+0x568>)
 8002142:	f011 fbcf 	bl	80138e4 <siprintf>
  SD_DebugPrint((char*)info_msg);
 8002146:	f107 03b0 	add.w	r3, r7, #176	@ 0xb0
 800214a:	4618      	mov	r0, r3
 800214c:	f7ff fd7c 	bl	8001c48 <SD_DebugPrint>
  
  // 
  hsd.Init.ClockDiv = 4;  //  (48MHz / 6 = 8MHz)
 8002150:	4b18      	ldr	r3, [pc, #96]	@ (80021b4 <MX_SDIO_SD_Init_FIX+0x544>)
 8002152:	2204      	movs	r2, #4
 8002154:	619a      	str	r2, [r3, #24]
  SDIO->CLKCR = (SDIO->CLKCR & ~SDIO_CLKCR_CLKDIV) | (hsd.Init.ClockDiv & SDIO_CLKCR_CLKDIV);
 8002156:	4b21      	ldr	r3, [pc, #132]	@ (80021dc <MX_SDIO_SD_Init_FIX+0x56c>)
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800215e:	4b15      	ldr	r3, [pc, #84]	@ (80021b4 <MX_SDIO_SD_Init_FIX+0x544>)
 8002160:	699b      	ldr	r3, [r3, #24]
 8002162:	b2db      	uxtb	r3, r3
 8002164:	491d      	ldr	r1, [pc, #116]	@ (80021dc <MX_SDIO_SD_Init_FIX+0x56c>)
 8002166:	4313      	orrs	r3, r2
 8002168:	604b      	str	r3, [r1, #4]
  
  SD_DebugPrint("SD Clock increased for data transfer\r\n");
 800216a:	481d      	ldr	r0, [pc, #116]	@ (80021e0 <MX_SDIO_SD_Init_FIX+0x570>)
 800216c:	f7ff fd6c 	bl	8001c48 <SD_DebugPrint>
  
  // 4
  status = HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B);
 8002170:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002174:	480f      	ldr	r0, [pc, #60]	@ (80021b4 <MX_SDIO_SD_Init_FIX+0x544>)
 8002176:	f005 f977 	bl	8007468 <HAL_SD_ConfigWideBusOperation>
 800217a:	4603      	mov	r3, r0
 800217c:	f887 31af 	strb.w	r3, [r7, #431]	@ 0x1af
  if (status != HAL_OK)
 8002180:	f897 31af 	ldrb.w	r3, [r7, #431]	@ 0x1af
 8002184:	2b00      	cmp	r3, #0
 8002186:	d00d      	beq.n	80021a4 <MX_SDIO_SD_Init_FIX+0x534>
  {
    // 1
    uint8_t msg2[50];
    sprintf((char*)msg2, "SD Bus config failed: %d, using 1-bit mode\r\n", status);
 8002188:	f897 21af 	ldrb.w	r2, [r7, #431]	@ 0x1af
 800218c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002190:	4914      	ldr	r1, [pc, #80]	@ (80021e4 <MX_SDIO_SD_Init_FIX+0x574>)
 8002192:	4618      	mov	r0, r3
 8002194:	f011 fba6 	bl	80138e4 <siprintf>
    SD_DebugPrint((char*)msg2);
 8002198:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800219c:	4618      	mov	r0, r3
 800219e:	f7ff fd53 	bl	8001c48 <SD_DebugPrint>
 80021a2:	e002      	b.n	80021aa <MX_SDIO_SD_Init_FIX+0x53a>
    // 1
  }
  else
  {
    // 
    SD_DebugPrint("SD Bus config OK (4-bit mode)\r\n");
 80021a4:	4810      	ldr	r0, [pc, #64]	@ (80021e8 <MX_SDIO_SD_Init_FIX+0x578>)
 80021a6:	f7ff fd4f 	bl	8001c48 <SD_DebugPrint>
  }
  /* USER CODE END SDIO_Init 2 */

}
 80021aa:	f507 77de 	add.w	r7, r7, #444	@ 0x1bc
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021b2:	bf00      	nop
 80021b4:	2000022c 	.word	0x2000022c
 80021b8:	080166f8 	.word	0x080166f8
 80021bc:	08016718 	.word	0x08016718
 80021c0:	08016728 	.word	0x08016728
 80021c4:	08016748 	.word	0x08016748
 80021c8:	0801676c 	.word	0x0801676c
 80021cc:	080167a0 	.word	0x080167a0
 80021d0:	080167c0 	.word	0x080167c0
 80021d4:	080167e4 	.word	0x080167e4
 80021d8:	080167f4 	.word	0x080167f4
 80021dc:	40012c00 	.word	0x40012c00
 80021e0:	08016818 	.word	0x08016818
 80021e4:	08016840 	.word	0x08016840
 80021e8:	08016870 	.word	0x08016870

080021ec <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80021f0:	4b17      	ldr	r3, [pc, #92]	@ (8002250 <MX_SPI1_Init+0x64>)
 80021f2:	4a18      	ldr	r2, [pc, #96]	@ (8002254 <MX_SPI1_Init+0x68>)
 80021f4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80021f6:	4b16      	ldr	r3, [pc, #88]	@ (8002250 <MX_SPI1_Init+0x64>)
 80021f8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80021fc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80021fe:	4b14      	ldr	r3, [pc, #80]	@ (8002250 <MX_SPI1_Init+0x64>)
 8002200:	2200      	movs	r2, #0
 8002202:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002204:	4b12      	ldr	r3, [pc, #72]	@ (8002250 <MX_SPI1_Init+0x64>)
 8002206:	2200      	movs	r2, #0
 8002208:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800220a:	4b11      	ldr	r3, [pc, #68]	@ (8002250 <MX_SPI1_Init+0x64>)
 800220c:	2200      	movs	r2, #0
 800220e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002210:	4b0f      	ldr	r3, [pc, #60]	@ (8002250 <MX_SPI1_Init+0x64>)
 8002212:	2200      	movs	r2, #0
 8002214:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002216:	4b0e      	ldr	r3, [pc, #56]	@ (8002250 <MX_SPI1_Init+0x64>)
 8002218:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800221c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800221e:	4b0c      	ldr	r3, [pc, #48]	@ (8002250 <MX_SPI1_Init+0x64>)
 8002220:	2228      	movs	r2, #40	@ 0x28
 8002222:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002224:	4b0a      	ldr	r3, [pc, #40]	@ (8002250 <MX_SPI1_Init+0x64>)
 8002226:	2200      	movs	r2, #0
 8002228:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800222a:	4b09      	ldr	r3, [pc, #36]	@ (8002250 <MX_SPI1_Init+0x64>)
 800222c:	2200      	movs	r2, #0
 800222e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002230:	4b07      	ldr	r3, [pc, #28]	@ (8002250 <MX_SPI1_Init+0x64>)
 8002232:	2200      	movs	r2, #0
 8002234:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002236:	4b06      	ldr	r3, [pc, #24]	@ (8002250 <MX_SPI1_Init+0x64>)
 8002238:	220a      	movs	r2, #10
 800223a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800223c:	4804      	ldr	r0, [pc, #16]	@ (8002250 <MX_SPI1_Init+0x64>)
 800223e:	f005 fe6e 	bl	8007f1e <HAL_SPI_Init>
 8002242:	4603      	mov	r3, r0
 8002244:	2b00      	cmp	r3, #0
 8002246:	d001      	beq.n	800224c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002248:	f7ff fb5c 	bl	8001904 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800224c:	bf00      	nop
 800224e:	bd80      	pop	{r7, pc}
 8002250:	20000370 	.word	0x20000370
 8002254:	40013000 	.word	0x40013000

08002258 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b08a      	sub	sp, #40	@ 0x28
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002260:	f107 0314 	add.w	r3, r7, #20
 8002264:	2200      	movs	r2, #0
 8002266:	601a      	str	r2, [r3, #0]
 8002268:	605a      	str	r2, [r3, #4]
 800226a:	609a      	str	r2, [r3, #8]
 800226c:	60da      	str	r2, [r3, #12]
 800226e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a30      	ldr	r2, [pc, #192]	@ (8002338 <HAL_SPI_MspInit+0xe0>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d159      	bne.n	800232e <HAL_SPI_MspInit+0xd6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800227a:	2300      	movs	r3, #0
 800227c:	613b      	str	r3, [r7, #16]
 800227e:	4b2f      	ldr	r3, [pc, #188]	@ (800233c <HAL_SPI_MspInit+0xe4>)
 8002280:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002282:	4a2e      	ldr	r2, [pc, #184]	@ (800233c <HAL_SPI_MspInit+0xe4>)
 8002284:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002288:	6453      	str	r3, [r2, #68]	@ 0x44
 800228a:	4b2c      	ldr	r3, [pc, #176]	@ (800233c <HAL_SPI_MspInit+0xe4>)
 800228c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800228e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002292:	613b      	str	r3, [r7, #16]
 8002294:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002296:	2300      	movs	r3, #0
 8002298:	60fb      	str	r3, [r7, #12]
 800229a:	4b28      	ldr	r3, [pc, #160]	@ (800233c <HAL_SPI_MspInit+0xe4>)
 800229c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229e:	4a27      	ldr	r2, [pc, #156]	@ (800233c <HAL_SPI_MspInit+0xe4>)
 80022a0:	f043 0301 	orr.w	r3, r3, #1
 80022a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80022a6:	4b25      	ldr	r3, [pc, #148]	@ (800233c <HAL_SPI_MspInit+0xe4>)
 80022a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022aa:	f003 0301 	and.w	r3, r3, #1
 80022ae:	60fb      	str	r3, [r7, #12]
 80022b0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 80022b2:	23a0      	movs	r3, #160	@ 0xa0
 80022b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022b6:	2302      	movs	r3, #2
 80022b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ba:	2300      	movs	r3, #0
 80022bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022be:	2303      	movs	r3, #3
 80022c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80022c2:	2305      	movs	r3, #5
 80022c4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022c6:	f107 0314 	add.w	r3, r7, #20
 80022ca:	4619      	mov	r1, r3
 80022cc:	481c      	ldr	r0, [pc, #112]	@ (8002340 <HAL_SPI_MspInit+0xe8>)
 80022ce:	f002 ffcb 	bl	8005268 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream5;
 80022d2:	4b1c      	ldr	r3, [pc, #112]	@ (8002344 <HAL_SPI_MspInit+0xec>)
 80022d4:	4a1c      	ldr	r2, [pc, #112]	@ (8002348 <HAL_SPI_MspInit+0xf0>)
 80022d6:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 80022d8:	4b1a      	ldr	r3, [pc, #104]	@ (8002344 <HAL_SPI_MspInit+0xec>)
 80022da:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80022de:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022e0:	4b18      	ldr	r3, [pc, #96]	@ (8002344 <HAL_SPI_MspInit+0xec>)
 80022e2:	2240      	movs	r2, #64	@ 0x40
 80022e4:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022e6:	4b17      	ldr	r3, [pc, #92]	@ (8002344 <HAL_SPI_MspInit+0xec>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80022ec:	4b15      	ldr	r3, [pc, #84]	@ (8002344 <HAL_SPI_MspInit+0xec>)
 80022ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80022f2:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022f4:	4b13      	ldr	r3, [pc, #76]	@ (8002344 <HAL_SPI_MspInit+0xec>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022fa:	4b12      	ldr	r3, [pc, #72]	@ (8002344 <HAL_SPI_MspInit+0xec>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002300:	4b10      	ldr	r3, [pc, #64]	@ (8002344 <HAL_SPI_MspInit+0xec>)
 8002302:	2200      	movs	r2, #0
 8002304:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002306:	4b0f      	ldr	r3, [pc, #60]	@ (8002344 <HAL_SPI_MspInit+0xec>)
 8002308:	2200      	movs	r2, #0
 800230a:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800230c:	4b0d      	ldr	r3, [pc, #52]	@ (8002344 <HAL_SPI_MspInit+0xec>)
 800230e:	2200      	movs	r2, #0
 8002310:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002312:	480c      	ldr	r0, [pc, #48]	@ (8002344 <HAL_SPI_MspInit+0xec>)
 8002314:	f002 fb9a 	bl	8004a4c <HAL_DMA_Init>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d001      	beq.n	8002322 <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 800231e:	f7ff faf1 	bl	8001904 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4a07      	ldr	r2, [pc, #28]	@ (8002344 <HAL_SPI_MspInit+0xec>)
 8002326:	649a      	str	r2, [r3, #72]	@ 0x48
 8002328:	4a06      	ldr	r2, [pc, #24]	@ (8002344 <HAL_SPI_MspInit+0xec>)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800232e:	bf00      	nop
 8002330:	3728      	adds	r7, #40	@ 0x28
 8002332:	46bd      	mov	sp, r7
 8002334:	bd80      	pop	{r7, pc}
 8002336:	bf00      	nop
 8002338:	40013000 	.word	0x40013000
 800233c:	40023800 	.word	0x40023800
 8002340:	40020000 	.word	0x40020000
 8002344:	200003c8 	.word	0x200003c8
 8002348:	40026488 	.word	0x40026488

0800234c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002352:	2300      	movs	r3, #0
 8002354:	607b      	str	r3, [r7, #4]
 8002356:	4b12      	ldr	r3, [pc, #72]	@ (80023a0 <HAL_MspInit+0x54>)
 8002358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800235a:	4a11      	ldr	r2, [pc, #68]	@ (80023a0 <HAL_MspInit+0x54>)
 800235c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002360:	6453      	str	r3, [r2, #68]	@ 0x44
 8002362:	4b0f      	ldr	r3, [pc, #60]	@ (80023a0 <HAL_MspInit+0x54>)
 8002364:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002366:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800236a:	607b      	str	r3, [r7, #4]
 800236c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800236e:	2300      	movs	r3, #0
 8002370:	603b      	str	r3, [r7, #0]
 8002372:	4b0b      	ldr	r3, [pc, #44]	@ (80023a0 <HAL_MspInit+0x54>)
 8002374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002376:	4a0a      	ldr	r2, [pc, #40]	@ (80023a0 <HAL_MspInit+0x54>)
 8002378:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800237c:	6413      	str	r3, [r2, #64]	@ 0x40
 800237e:	4b08      	ldr	r3, [pc, #32]	@ (80023a0 <HAL_MspInit+0x54>)
 8002380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002382:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002386:	603b      	str	r3, [r7, #0]
 8002388:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800238a:	2200      	movs	r2, #0
 800238c:	210f      	movs	r1, #15
 800238e:	f06f 0001 	mvn.w	r0, #1
 8002392:	f002 fb31 	bl	80049f8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002396:	bf00      	nop
 8002398:	3708      	adds	r7, #8
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	40023800 	.word	0x40023800

080023a4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b08e      	sub	sp, #56	@ 0x38
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80023ac:	2300      	movs	r3, #0
 80023ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80023b0:	2300      	movs	r3, #0
 80023b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80023b4:	2300      	movs	r3, #0
 80023b6:	60fb      	str	r3, [r7, #12]
 80023b8:	4b33      	ldr	r3, [pc, #204]	@ (8002488 <HAL_InitTick+0xe4>)
 80023ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023bc:	4a32      	ldr	r2, [pc, #200]	@ (8002488 <HAL_InitTick+0xe4>)
 80023be:	f043 0304 	orr.w	r3, r3, #4
 80023c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80023c4:	4b30      	ldr	r3, [pc, #192]	@ (8002488 <HAL_InitTick+0xe4>)
 80023c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c8:	f003 0304 	and.w	r3, r3, #4
 80023cc:	60fb      	str	r3, [r7, #12]
 80023ce:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80023d0:	f107 0210 	add.w	r2, r7, #16
 80023d4:	f107 0314 	add.w	r3, r7, #20
 80023d8:	4611      	mov	r1, r2
 80023da:	4618      	mov	r0, r3
 80023dc:	f003 fafc 	bl	80059d8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80023e0:	6a3b      	ldr	r3, [r7, #32]
 80023e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80023e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d103      	bne.n	80023f2 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80023ea:	f003 facd 	bl	8005988 <HAL_RCC_GetPCLK1Freq>
 80023ee:	6378      	str	r0, [r7, #52]	@ 0x34
 80023f0:	e004      	b.n	80023fc <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80023f2:	f003 fac9 	bl	8005988 <HAL_RCC_GetPCLK1Freq>
 80023f6:	4603      	mov	r3, r0
 80023f8:	005b      	lsls	r3, r3, #1
 80023fa:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80023fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023fe:	4a23      	ldr	r2, [pc, #140]	@ (800248c <HAL_InitTick+0xe8>)
 8002400:	fba2 2303 	umull	r2, r3, r2, r3
 8002404:	0c9b      	lsrs	r3, r3, #18
 8002406:	3b01      	subs	r3, #1
 8002408:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 800240a:	4b21      	ldr	r3, [pc, #132]	@ (8002490 <HAL_InitTick+0xec>)
 800240c:	4a21      	ldr	r2, [pc, #132]	@ (8002494 <HAL_InitTick+0xf0>)
 800240e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8002410:	4b1f      	ldr	r3, [pc, #124]	@ (8002490 <HAL_InitTick+0xec>)
 8002412:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002416:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8002418:	4a1d      	ldr	r2, [pc, #116]	@ (8002490 <HAL_InitTick+0xec>)
 800241a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800241c:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 800241e:	4b1c      	ldr	r3, [pc, #112]	@ (8002490 <HAL_InitTick+0xec>)
 8002420:	2200      	movs	r2, #0
 8002422:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002424:	4b1a      	ldr	r3, [pc, #104]	@ (8002490 <HAL_InitTick+0xec>)
 8002426:	2200      	movs	r2, #0
 8002428:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800242a:	4b19      	ldr	r3, [pc, #100]	@ (8002490 <HAL_InitTick+0xec>)
 800242c:	2200      	movs	r2, #0
 800242e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8002430:	4817      	ldr	r0, [pc, #92]	@ (8002490 <HAL_InitTick+0xec>)
 8002432:	f005 fdfd 	bl	8008030 <HAL_TIM_Base_Init>
 8002436:	4603      	mov	r3, r0
 8002438:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800243c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002440:	2b00      	cmp	r3, #0
 8002442:	d11b      	bne.n	800247c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8002444:	4812      	ldr	r0, [pc, #72]	@ (8002490 <HAL_InitTick+0xec>)
 8002446:	f005 feab 	bl	80081a0 <HAL_TIM_Base_Start_IT>
 800244a:	4603      	mov	r3, r0
 800244c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002450:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002454:	2b00      	cmp	r3, #0
 8002456:	d111      	bne.n	800247c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002458:	201e      	movs	r0, #30
 800245a:	f002 fae9 	bl	8004a30 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2b0f      	cmp	r3, #15
 8002462:	d808      	bhi.n	8002476 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8002464:	2200      	movs	r2, #0
 8002466:	6879      	ldr	r1, [r7, #4]
 8002468:	201e      	movs	r0, #30
 800246a:	f002 fac5 	bl	80049f8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800246e:	4a0a      	ldr	r2, [pc, #40]	@ (8002498 <HAL_InitTick+0xf4>)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6013      	str	r3, [r2, #0]
 8002474:	e002      	b.n	800247c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800247c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002480:	4618      	mov	r0, r3
 8002482:	3738      	adds	r7, #56	@ 0x38
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}
 8002488:	40023800 	.word	0x40023800
 800248c:	431bde83 	.word	0x431bde83
 8002490:	20000428 	.word	0x20000428
 8002494:	40000800 	.word	0x40000800
 8002498:	20000008 	.word	0x20000008

0800249c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80024a0:	bf00      	nop
 80024a2:	e7fd      	b.n	80024a0 <NMI_Handler+0x4>

080024a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024a8:	bf00      	nop
 80024aa:	e7fd      	b.n	80024a8 <HardFault_Handler+0x4>

080024ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024ac:	b480      	push	{r7}
 80024ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024b0:	bf00      	nop
 80024b2:	e7fd      	b.n	80024b0 <MemManage_Handler+0x4>

080024b4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024b4:	b480      	push	{r7}
 80024b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024b8:	bf00      	nop
 80024ba:	e7fd      	b.n	80024b8 <BusFault_Handler+0x4>

080024bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024c0:	bf00      	nop
 80024c2:	e7fd      	b.n	80024c0 <UsageFault_Handler+0x4>

080024c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024c8:	bf00      	nop
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr

080024d2 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80024d2:	b580      	push	{r7, lr}
 80024d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EC_KEY_Pin);
 80024d6:	2008      	movs	r0, #8
 80024d8:	f003 f886 	bl	80055e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80024dc:	bf00      	nop
 80024de:	bd80      	pop	{r7, pc}

080024e0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EC_A_Pin);
 80024e4:	2040      	movs	r0, #64	@ 0x40
 80024e6:	f003 f87f 	bl	80055e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80024ea:	bf00      	nop
 80024ec:	bd80      	pop	{r7, pc}
	...

080024f0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80024f4:	4802      	ldr	r0, [pc, #8]	@ (8002500 <TIM4_IRQHandler+0x10>)
 80024f6:	f005 fec3 	bl	8008280 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80024fa:	bf00      	nop
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	20000428 	.word	0x20000428

08002504 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002508:	4802      	ldr	r0, [pc, #8]	@ (8002514 <USART1_IRQHandler+0x10>)
 800250a:	f006 fc7f 	bl	8008e0c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800250e:	bf00      	nop
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	200004bc 	.word	0x200004bc

08002518 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800251c:	4802      	ldr	r0, [pc, #8]	@ (8002528 <USART2_IRQHandler+0x10>)
 800251e:	f006 fc75 	bl	8008e0c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002522:	bf00      	nop
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	20000504 	.word	0x20000504

0800252c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(HR_INT_Pin);
 8002530:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002534:	f003 f858 	bl	80055e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002538:	bf00      	nop
 800253a:	bd80      	pop	{r7, pc}

0800253c <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8002540:	4802      	ldr	r0, [pc, #8]	@ (800254c <SDIO_IRQHandler+0x10>)
 8002542:	f004 fc41 	bl	8006dc8 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8002546:	bf00      	nop
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	2000022c 	.word	0x2000022c

08002550 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002554:	4802      	ldr	r0, [pc, #8]	@ (8002560 <DMA2_Stream2_IRQHandler+0x10>)
 8002556:	f002 fc11 	bl	8004d7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800255a:	bf00      	nop
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	2000054c 	.word	0x2000054c

08002564 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8002568:	4802      	ldr	r0, [pc, #8]	@ (8002574 <DMA2_Stream3_IRQHandler+0x10>)
 800256a:	f002 fc07 	bl	8004d7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800256e:	bf00      	nop
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	200002b0 	.word	0x200002b0

08002578 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800257c:	4802      	ldr	r0, [pc, #8]	@ (8002588 <DMA2_Stream5_IRQHandler+0x10>)
 800257e:	f002 fbfd 	bl	8004d7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8002582:	bf00      	nop
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	200003c8 	.word	0x200003c8

0800258c <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8002590:	4802      	ldr	r0, [pc, #8]	@ (800259c <DMA2_Stream6_IRQHandler+0x10>)
 8002592:	f002 fbf3 	bl	8004d7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002596:	bf00      	nop
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	20000310 	.word	0x20000310

080025a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80025a0:	b480      	push	{r7}
 80025a2:	af00      	add	r7, sp, #0
  return 1;
 80025a4:	2301      	movs	r3, #1
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr

080025b0 <_kill>:

int _kill(int pid, int sig)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
 80025b8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80025ba:	f011 fb5f 	bl	8013c7c <__errno>
 80025be:	4603      	mov	r3, r0
 80025c0:	2216      	movs	r2, #22
 80025c2:	601a      	str	r2, [r3, #0]
  return -1;
 80025c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	3708      	adds	r7, #8
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}

080025d0 <_exit>:

void _exit (int status)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80025d8:	f04f 31ff 	mov.w	r1, #4294967295
 80025dc:	6878      	ldr	r0, [r7, #4]
 80025de:	f7ff ffe7 	bl	80025b0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80025e2:	bf00      	nop
 80025e4:	e7fd      	b.n	80025e2 <_exit+0x12>

080025e6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80025e6:	b580      	push	{r7, lr}
 80025e8:	b086      	sub	sp, #24
 80025ea:	af00      	add	r7, sp, #0
 80025ec:	60f8      	str	r0, [r7, #12]
 80025ee:	60b9      	str	r1, [r7, #8]
 80025f0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025f2:	2300      	movs	r3, #0
 80025f4:	617b      	str	r3, [r7, #20]
 80025f6:	e00a      	b.n	800260e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80025f8:	f7ff f950 	bl	800189c <__io_getchar>
 80025fc:	4601      	mov	r1, r0
 80025fe:	68bb      	ldr	r3, [r7, #8]
 8002600:	1c5a      	adds	r2, r3, #1
 8002602:	60ba      	str	r2, [r7, #8]
 8002604:	b2ca      	uxtb	r2, r1
 8002606:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	3301      	adds	r3, #1
 800260c:	617b      	str	r3, [r7, #20]
 800260e:	697a      	ldr	r2, [r7, #20]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	429a      	cmp	r2, r3
 8002614:	dbf0      	blt.n	80025f8 <_read+0x12>
  }

  return len;
 8002616:	687b      	ldr	r3, [r7, #4]
}
 8002618:	4618      	mov	r0, r3
 800261a:	3718      	adds	r7, #24
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}

08002620 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b086      	sub	sp, #24
 8002624:	af00      	add	r7, sp, #0
 8002626:	60f8      	str	r0, [r7, #12]
 8002628:	60b9      	str	r1, [r7, #8]
 800262a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800262c:	2300      	movs	r3, #0
 800262e:	617b      	str	r3, [r7, #20]
 8002630:	e009      	b.n	8002646 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	1c5a      	adds	r2, r3, #1
 8002636:	60ba      	str	r2, [r7, #8]
 8002638:	781b      	ldrb	r3, [r3, #0]
 800263a:	4618      	mov	r0, r3
 800263c:	f7ff f91c 	bl	8001878 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	3301      	adds	r3, #1
 8002644:	617b      	str	r3, [r7, #20]
 8002646:	697a      	ldr	r2, [r7, #20]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	429a      	cmp	r2, r3
 800264c:	dbf1      	blt.n	8002632 <_write+0x12>
  }
  return len;
 800264e:	687b      	ldr	r3, [r7, #4]
}
 8002650:	4618      	mov	r0, r3
 8002652:	3718      	adds	r7, #24
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}

08002658 <_close>:

int _close(int file)
{
 8002658:	b480      	push	{r7}
 800265a:	b083      	sub	sp, #12
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002660:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002664:	4618      	mov	r0, r3
 8002666:	370c      	adds	r7, #12
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr

08002670 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002670:	b480      	push	{r7}
 8002672:	b083      	sub	sp, #12
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002680:	605a      	str	r2, [r3, #4]
  return 0;
 8002682:	2300      	movs	r3, #0
}
 8002684:	4618      	mov	r0, r3
 8002686:	370c      	adds	r7, #12
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr

08002690 <_isatty>:

int _isatty(int file)
{
 8002690:	b480      	push	{r7}
 8002692:	b083      	sub	sp, #12
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002698:	2301      	movs	r3, #1
}
 800269a:	4618      	mov	r0, r3
 800269c:	370c      	adds	r7, #12
 800269e:	46bd      	mov	sp, r7
 80026a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a4:	4770      	bx	lr

080026a6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80026a6:	b480      	push	{r7}
 80026a8:	b085      	sub	sp, #20
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	60f8      	str	r0, [r7, #12]
 80026ae:	60b9      	str	r1, [r7, #8]
 80026b0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80026b2:	2300      	movs	r3, #0
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3714      	adds	r7, #20
 80026b8:	46bd      	mov	sp, r7
 80026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026be:	4770      	bx	lr

080026c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b086      	sub	sp, #24
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80026c8:	4a14      	ldr	r2, [pc, #80]	@ (800271c <_sbrk+0x5c>)
 80026ca:	4b15      	ldr	r3, [pc, #84]	@ (8002720 <_sbrk+0x60>)
 80026cc:	1ad3      	subs	r3, r2, r3
 80026ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80026d4:	4b13      	ldr	r3, [pc, #76]	@ (8002724 <_sbrk+0x64>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d102      	bne.n	80026e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026dc:	4b11      	ldr	r3, [pc, #68]	@ (8002724 <_sbrk+0x64>)
 80026de:	4a12      	ldr	r2, [pc, #72]	@ (8002728 <_sbrk+0x68>)
 80026e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026e2:	4b10      	ldr	r3, [pc, #64]	@ (8002724 <_sbrk+0x64>)
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	4413      	add	r3, r2
 80026ea:	693a      	ldr	r2, [r7, #16]
 80026ec:	429a      	cmp	r2, r3
 80026ee:	d207      	bcs.n	8002700 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026f0:	f011 fac4 	bl	8013c7c <__errno>
 80026f4:	4603      	mov	r3, r0
 80026f6:	220c      	movs	r2, #12
 80026f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026fa:	f04f 33ff 	mov.w	r3, #4294967295
 80026fe:	e009      	b.n	8002714 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002700:	4b08      	ldr	r3, [pc, #32]	@ (8002724 <_sbrk+0x64>)
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002706:	4b07      	ldr	r3, [pc, #28]	@ (8002724 <_sbrk+0x64>)
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	4413      	add	r3, r2
 800270e:	4a05      	ldr	r2, [pc, #20]	@ (8002724 <_sbrk+0x64>)
 8002710:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002712:	68fb      	ldr	r3, [r7, #12]
}
 8002714:	4618      	mov	r0, r3
 8002716:	3718      	adds	r7, #24
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}
 800271c:	20040000 	.word	0x20040000
 8002720:	00000400 	.word	0x00000400
 8002724:	20000470 	.word	0x20000470
 8002728:	2000d9a8 	.word	0x2000d9a8

0800272c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800272c:	b480      	push	{r7}
 800272e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002730:	4b06      	ldr	r3, [pc, #24]	@ (800274c <SystemInit+0x20>)
 8002732:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002736:	4a05      	ldr	r2, [pc, #20]	@ (800274c <SystemInit+0x20>)
 8002738:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800273c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002740:	bf00      	nop
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop
 800274c:	e000ed00 	.word	0xe000ed00

08002750 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b086      	sub	sp, #24
 8002754:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002756:	f107 0308 	add.w	r3, r7, #8
 800275a:	2200      	movs	r2, #0
 800275c:	601a      	str	r2, [r3, #0]
 800275e:	605a      	str	r2, [r3, #4]
 8002760:	609a      	str	r2, [r3, #8]
 8002762:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002764:	463b      	mov	r3, r7
 8002766:	2200      	movs	r2, #0
 8002768:	601a      	str	r2, [r3, #0]
 800276a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800276c:	4b1d      	ldr	r3, [pc, #116]	@ (80027e4 <MX_TIM2_Init+0x94>)
 800276e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002772:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 96-1;
 8002774:	4b1b      	ldr	r3, [pc, #108]	@ (80027e4 <MX_TIM2_Init+0x94>)
 8002776:	225f      	movs	r2, #95	@ 0x5f
 8002778:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800277a:	4b1a      	ldr	r3, [pc, #104]	@ (80027e4 <MX_TIM2_Init+0x94>)
 800277c:	2200      	movs	r2, #0
 800277e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8002780:	4b18      	ldr	r3, [pc, #96]	@ (80027e4 <MX_TIM2_Init+0x94>)
 8002782:	f04f 32ff 	mov.w	r2, #4294967295
 8002786:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002788:	4b16      	ldr	r3, [pc, #88]	@ (80027e4 <MX_TIM2_Init+0x94>)
 800278a:	2200      	movs	r2, #0
 800278c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800278e:	4b15      	ldr	r3, [pc, #84]	@ (80027e4 <MX_TIM2_Init+0x94>)
 8002790:	2200      	movs	r2, #0
 8002792:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002794:	4813      	ldr	r0, [pc, #76]	@ (80027e4 <MX_TIM2_Init+0x94>)
 8002796:	f005 fc4b 	bl	8008030 <HAL_TIM_Base_Init>
 800279a:	4603      	mov	r3, r0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d001      	beq.n	80027a4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80027a0:	f7ff f8b0 	bl	8001904 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80027a8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80027aa:	f107 0308 	add.w	r3, r7, #8
 80027ae:	4619      	mov	r1, r3
 80027b0:	480c      	ldr	r0, [pc, #48]	@ (80027e4 <MX_TIM2_Init+0x94>)
 80027b2:	f005 fe55 	bl	8008460 <HAL_TIM_ConfigClockSource>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d001      	beq.n	80027c0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80027bc:	f7ff f8a2 	bl	8001904 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027c0:	2300      	movs	r3, #0
 80027c2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027c4:	2300      	movs	r3, #0
 80027c6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80027c8:	463b      	mov	r3, r7
 80027ca:	4619      	mov	r1, r3
 80027cc:	4805      	ldr	r0, [pc, #20]	@ (80027e4 <MX_TIM2_Init+0x94>)
 80027ce:	f006 f877 	bl	80088c0 <HAL_TIMEx_MasterConfigSynchronization>
 80027d2:	4603      	mov	r3, r0
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d001      	beq.n	80027dc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80027d8:	f7ff f894 	bl	8001904 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80027dc:	bf00      	nop
 80027de:	3718      	adds	r7, #24
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	20000474 	.word	0x20000474

080027e8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b085      	sub	sp, #20
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027f8:	d10d      	bne.n	8002816 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80027fa:	2300      	movs	r3, #0
 80027fc:	60fb      	str	r3, [r7, #12]
 80027fe:	4b09      	ldr	r3, [pc, #36]	@ (8002824 <HAL_TIM_Base_MspInit+0x3c>)
 8002800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002802:	4a08      	ldr	r2, [pc, #32]	@ (8002824 <HAL_TIM_Base_MspInit+0x3c>)
 8002804:	f043 0301 	orr.w	r3, r3, #1
 8002808:	6413      	str	r3, [r2, #64]	@ 0x40
 800280a:	4b06      	ldr	r3, [pc, #24]	@ (8002824 <HAL_TIM_Base_MspInit+0x3c>)
 800280c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800280e:	f003 0301 	and.w	r3, r3, #1
 8002812:	60fb      	str	r3, [r7, #12]
 8002814:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002816:	bf00      	nop
 8002818:	3714      	adds	r7, #20
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr
 8002822:	bf00      	nop
 8002824:	40023800 	.word	0x40023800

08002828 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800282c:	4b11      	ldr	r3, [pc, #68]	@ (8002874 <MX_USART1_UART_Init+0x4c>)
 800282e:	4a12      	ldr	r2, [pc, #72]	@ (8002878 <MX_USART1_UART_Init+0x50>)
 8002830:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002832:	4b10      	ldr	r3, [pc, #64]	@ (8002874 <MX_USART1_UART_Init+0x4c>)
 8002834:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002838:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800283a:	4b0e      	ldr	r3, [pc, #56]	@ (8002874 <MX_USART1_UART_Init+0x4c>)
 800283c:	2200      	movs	r2, #0
 800283e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002840:	4b0c      	ldr	r3, [pc, #48]	@ (8002874 <MX_USART1_UART_Init+0x4c>)
 8002842:	2200      	movs	r2, #0
 8002844:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002846:	4b0b      	ldr	r3, [pc, #44]	@ (8002874 <MX_USART1_UART_Init+0x4c>)
 8002848:	2200      	movs	r2, #0
 800284a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800284c:	4b09      	ldr	r3, [pc, #36]	@ (8002874 <MX_USART1_UART_Init+0x4c>)
 800284e:	220c      	movs	r2, #12
 8002850:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002852:	4b08      	ldr	r3, [pc, #32]	@ (8002874 <MX_USART1_UART_Init+0x4c>)
 8002854:	2200      	movs	r2, #0
 8002856:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002858:	4b06      	ldr	r3, [pc, #24]	@ (8002874 <MX_USART1_UART_Init+0x4c>)
 800285a:	2200      	movs	r2, #0
 800285c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800285e:	4805      	ldr	r0, [pc, #20]	@ (8002874 <MX_USART1_UART_Init+0x4c>)
 8002860:	f006 f8be 	bl	80089e0 <HAL_UART_Init>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d001      	beq.n	800286e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800286a:	f7ff f84b 	bl	8001904 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800286e:	bf00      	nop
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	200004bc 	.word	0x200004bc
 8002878:	40011000 	.word	0x40011000

0800287c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002880:	4b11      	ldr	r3, [pc, #68]	@ (80028c8 <MX_USART2_UART_Init+0x4c>)
 8002882:	4a12      	ldr	r2, [pc, #72]	@ (80028cc <MX_USART2_UART_Init+0x50>)
 8002884:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002886:	4b10      	ldr	r3, [pc, #64]	@ (80028c8 <MX_USART2_UART_Init+0x4c>)
 8002888:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800288c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800288e:	4b0e      	ldr	r3, [pc, #56]	@ (80028c8 <MX_USART2_UART_Init+0x4c>)
 8002890:	2200      	movs	r2, #0
 8002892:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002894:	4b0c      	ldr	r3, [pc, #48]	@ (80028c8 <MX_USART2_UART_Init+0x4c>)
 8002896:	2200      	movs	r2, #0
 8002898:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800289a:	4b0b      	ldr	r3, [pc, #44]	@ (80028c8 <MX_USART2_UART_Init+0x4c>)
 800289c:	2200      	movs	r2, #0
 800289e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80028a0:	4b09      	ldr	r3, [pc, #36]	@ (80028c8 <MX_USART2_UART_Init+0x4c>)
 80028a2:	220c      	movs	r2, #12
 80028a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028a6:	4b08      	ldr	r3, [pc, #32]	@ (80028c8 <MX_USART2_UART_Init+0x4c>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80028ac:	4b06      	ldr	r3, [pc, #24]	@ (80028c8 <MX_USART2_UART_Init+0x4c>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80028b2:	4805      	ldr	r0, [pc, #20]	@ (80028c8 <MX_USART2_UART_Init+0x4c>)
 80028b4:	f006 f894 	bl	80089e0 <HAL_UART_Init>
 80028b8:	4603      	mov	r3, r0
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d001      	beq.n	80028c2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80028be:	f7ff f821 	bl	8001904 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80028c2:	bf00      	nop
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	20000504 	.word	0x20000504
 80028cc:	40004400 	.word	0x40004400

080028d0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b08c      	sub	sp, #48	@ 0x30
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028d8:	f107 031c 	add.w	r3, r7, #28
 80028dc:	2200      	movs	r2, #0
 80028de:	601a      	str	r2, [r3, #0]
 80028e0:	605a      	str	r2, [r3, #4]
 80028e2:	609a      	str	r2, [r3, #8]
 80028e4:	60da      	str	r2, [r3, #12]
 80028e6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4a52      	ldr	r2, [pc, #328]	@ (8002a38 <HAL_UART_MspInit+0x168>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d165      	bne.n	80029be <HAL_UART_MspInit+0xee>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80028f2:	2300      	movs	r3, #0
 80028f4:	61bb      	str	r3, [r7, #24]
 80028f6:	4b51      	ldr	r3, [pc, #324]	@ (8002a3c <HAL_UART_MspInit+0x16c>)
 80028f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028fa:	4a50      	ldr	r2, [pc, #320]	@ (8002a3c <HAL_UART_MspInit+0x16c>)
 80028fc:	f043 0310 	orr.w	r3, r3, #16
 8002900:	6453      	str	r3, [r2, #68]	@ 0x44
 8002902:	4b4e      	ldr	r3, [pc, #312]	@ (8002a3c <HAL_UART_MspInit+0x16c>)
 8002904:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002906:	f003 0310 	and.w	r3, r3, #16
 800290a:	61bb      	str	r3, [r7, #24]
 800290c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800290e:	2300      	movs	r3, #0
 8002910:	617b      	str	r3, [r7, #20]
 8002912:	4b4a      	ldr	r3, [pc, #296]	@ (8002a3c <HAL_UART_MspInit+0x16c>)
 8002914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002916:	4a49      	ldr	r2, [pc, #292]	@ (8002a3c <HAL_UART_MspInit+0x16c>)
 8002918:	f043 0301 	orr.w	r3, r3, #1
 800291c:	6313      	str	r3, [r2, #48]	@ 0x30
 800291e:	4b47      	ldr	r3, [pc, #284]	@ (8002a3c <HAL_UART_MspInit+0x16c>)
 8002920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002922:	f003 0301 	and.w	r3, r3, #1
 8002926:	617b      	str	r3, [r7, #20]
 8002928:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA15     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 800292a:	f44f 4304 	mov.w	r3, #33792	@ 0x8400
 800292e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002930:	2302      	movs	r3, #2
 8002932:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002934:	2300      	movs	r3, #0
 8002936:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002938:	2303      	movs	r3, #3
 800293a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800293c:	2307      	movs	r3, #7
 800293e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002940:	f107 031c 	add.w	r3, r7, #28
 8002944:	4619      	mov	r1, r3
 8002946:	483e      	ldr	r0, [pc, #248]	@ (8002a40 <HAL_UART_MspInit+0x170>)
 8002948:	f002 fc8e 	bl	8005268 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800294c:	4b3d      	ldr	r3, [pc, #244]	@ (8002a44 <HAL_UART_MspInit+0x174>)
 800294e:	4a3e      	ldr	r2, [pc, #248]	@ (8002a48 <HAL_UART_MspInit+0x178>)
 8002950:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002952:	4b3c      	ldr	r3, [pc, #240]	@ (8002a44 <HAL_UART_MspInit+0x174>)
 8002954:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002958:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800295a:	4b3a      	ldr	r3, [pc, #232]	@ (8002a44 <HAL_UART_MspInit+0x174>)
 800295c:	2200      	movs	r2, #0
 800295e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002960:	4b38      	ldr	r3, [pc, #224]	@ (8002a44 <HAL_UART_MspInit+0x174>)
 8002962:	2200      	movs	r2, #0
 8002964:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002966:	4b37      	ldr	r3, [pc, #220]	@ (8002a44 <HAL_UART_MspInit+0x174>)
 8002968:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800296c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800296e:	4b35      	ldr	r3, [pc, #212]	@ (8002a44 <HAL_UART_MspInit+0x174>)
 8002970:	2200      	movs	r2, #0
 8002972:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002974:	4b33      	ldr	r3, [pc, #204]	@ (8002a44 <HAL_UART_MspInit+0x174>)
 8002976:	2200      	movs	r2, #0
 8002978:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800297a:	4b32      	ldr	r3, [pc, #200]	@ (8002a44 <HAL_UART_MspInit+0x174>)
 800297c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002980:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002982:	4b30      	ldr	r3, [pc, #192]	@ (8002a44 <HAL_UART_MspInit+0x174>)
 8002984:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002988:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800298a:	4b2e      	ldr	r3, [pc, #184]	@ (8002a44 <HAL_UART_MspInit+0x174>)
 800298c:	2200      	movs	r2, #0
 800298e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002990:	482c      	ldr	r0, [pc, #176]	@ (8002a44 <HAL_UART_MspInit+0x174>)
 8002992:	f002 f85b 	bl	8004a4c <HAL_DMA_Init>
 8002996:	4603      	mov	r3, r0
 8002998:	2b00      	cmp	r3, #0
 800299a:	d001      	beq.n	80029a0 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 800299c:	f7fe ffb2 	bl	8001904 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	4a28      	ldr	r2, [pc, #160]	@ (8002a44 <HAL_UART_MspInit+0x174>)
 80029a4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80029a6:	4a27      	ldr	r2, [pc, #156]	@ (8002a44 <HAL_UART_MspInit+0x174>)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 80029ac:	2200      	movs	r2, #0
 80029ae:	2101      	movs	r1, #1
 80029b0:	2025      	movs	r0, #37	@ 0x25
 80029b2:	f002 f821 	bl	80049f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80029b6:	2025      	movs	r0, #37	@ 0x25
 80029b8:	f002 f83a 	bl	8004a30 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80029bc:	e038      	b.n	8002a30 <HAL_UART_MspInit+0x160>
  else if(uartHandle->Instance==USART2)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4a22      	ldr	r2, [pc, #136]	@ (8002a4c <HAL_UART_MspInit+0x17c>)
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d133      	bne.n	8002a30 <HAL_UART_MspInit+0x160>
    __HAL_RCC_USART2_CLK_ENABLE();
 80029c8:	2300      	movs	r3, #0
 80029ca:	613b      	str	r3, [r7, #16]
 80029cc:	4b1b      	ldr	r3, [pc, #108]	@ (8002a3c <HAL_UART_MspInit+0x16c>)
 80029ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029d0:	4a1a      	ldr	r2, [pc, #104]	@ (8002a3c <HAL_UART_MspInit+0x16c>)
 80029d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80029d8:	4b18      	ldr	r3, [pc, #96]	@ (8002a3c <HAL_UART_MspInit+0x16c>)
 80029da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029e0:	613b      	str	r3, [r7, #16]
 80029e2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029e4:	2300      	movs	r3, #0
 80029e6:	60fb      	str	r3, [r7, #12]
 80029e8:	4b14      	ldr	r3, [pc, #80]	@ (8002a3c <HAL_UART_MspInit+0x16c>)
 80029ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ec:	4a13      	ldr	r2, [pc, #76]	@ (8002a3c <HAL_UART_MspInit+0x16c>)
 80029ee:	f043 0301 	orr.w	r3, r3, #1
 80029f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80029f4:	4b11      	ldr	r3, [pc, #68]	@ (8002a3c <HAL_UART_MspInit+0x16c>)
 80029f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029f8:	f003 0301 	and.w	r3, r3, #1
 80029fc:	60fb      	str	r3, [r7, #12]
 80029fe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002a00:	230c      	movs	r3, #12
 8002a02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a04:	2302      	movs	r3, #2
 8002a06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a0c:	2303      	movs	r3, #3
 8002a0e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002a10:	2307      	movs	r3, #7
 8002a12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a14:	f107 031c 	add.w	r3, r7, #28
 8002a18:	4619      	mov	r1, r3
 8002a1a:	4809      	ldr	r0, [pc, #36]	@ (8002a40 <HAL_UART_MspInit+0x170>)
 8002a1c:	f002 fc24 	bl	8005268 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8002a20:	2200      	movs	r2, #0
 8002a22:	2102      	movs	r1, #2
 8002a24:	2026      	movs	r0, #38	@ 0x26
 8002a26:	f001 ffe7 	bl	80049f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002a2a:	2026      	movs	r0, #38	@ 0x26
 8002a2c:	f002 f800 	bl	8004a30 <HAL_NVIC_EnableIRQ>
}
 8002a30:	bf00      	nop
 8002a32:	3730      	adds	r7, #48	@ 0x30
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	40011000 	.word	0x40011000
 8002a3c:	40023800 	.word	0x40023800
 8002a40:	40020000 	.word	0x40020000
 8002a44:	2000054c 	.word	0x2000054c
 8002a48:	40026440 	.word	0x40026440
 8002a4c:	40004400 	.word	0x40004400

08002a50 <UART1_Start_DMA_Reception>:
// 
static uint32_t total_bytes_received = 0;
static uint32_t bytes_received = 0;

// DMA
void UART1_Start_DMA_Reception(void) {
 8002a50:	b580      	push	{r7, lr}
 8002a52:	af00      	add	r7, sp, #0
  // DMA
  HAL_UART_Receive_DMA(&huart1, dma_rx_buffers[0], DMA_BUFFER_SIZE);
 8002a54:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002a58:	4902      	ldr	r1, [pc, #8]	@ (8002a64 <UART1_Start_DMA_Reception+0x14>)
 8002a5a:	4803      	ldr	r0, [pc, #12]	@ (8002a68 <UART1_Start_DMA_Reception+0x18>)
 8002a5c:	f006 f932 	bl	8008cc4 <HAL_UART_Receive_DMA>
}
 8002a60:	bf00      	nop
 8002a62:	bd80      	pop	{r7, pc}
 8002a64:	200005ac 	.word	0x200005ac
 8002a68:	200004bc 	.word	0x200004bc

08002a6c <Process_DMA_Data>:

// DMA
void Process_DMA_Data(void) {
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b0a0      	sub	sp, #128	@ 0x80
 8002a70:	af00      	add	r7, sp, #0
  static uint32_t last_print_count = 0;
  
  // DMA
  uint32_t dma_current_pos = DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(&hdma_usart1_rx);
 8002a72:	4ba1      	ldr	r3, [pc, #644]	@ (8002cf8 <Process_DMA_Data+0x28c>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8002a7c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  
  // 
  uint32_t available_bytes;
  if (dma_current_pos >= dma_read_pos) {
 8002a7e:	4b9f      	ldr	r3, [pc, #636]	@ (8002cfc <Process_DMA_Data+0x290>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002a84:	429a      	cmp	r2, r3
 8002a86:	d305      	bcc.n	8002a94 <Process_DMA_Data+0x28>
    available_bytes = dma_current_pos - dma_read_pos;
 8002a88:	4b9c      	ldr	r3, [pc, #624]	@ (8002cfc <Process_DMA_Data+0x290>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002a8e:	1ad3      	subs	r3, r2, r3
 8002a90:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002a92:	e127      	b.n	8002ce4 <Process_DMA_Data+0x278>
  } else {
    available_bytes = DMA_BUFFER_SIZE - dma_read_pos + dma_current_pos;
 8002a94:	4b99      	ldr	r3, [pc, #612]	@ (8002cfc <Process_DMA_Data+0x290>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002a9a:	1ad3      	subs	r3, r2, r3
 8002a9c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002aa0:	67fb      	str	r3, [r7, #124]	@ 0x7c
  }
  
  // 
  while (available_bytes > 0) {
 8002aa2:	e11f      	b.n	8002ce4 <Process_DMA_Data+0x278>
    uint8_t recv_byte = dma_rx_buffers[0][dma_read_pos];
 8002aa4:	4b95      	ldr	r3, [pc, #596]	@ (8002cfc <Process_DMA_Data+0x290>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a95      	ldr	r2, [pc, #596]	@ (8002d00 <Process_DMA_Data+0x294>)
 8002aaa:	5cd3      	ldrb	r3, [r2, r3]
 8002aac:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
    dma_read_pos = (dma_read_pos + 1) % DMA_BUFFER_SIZE;
 8002ab0:	4b92      	ldr	r3, [pc, #584]	@ (8002cfc <Process_DMA_Data+0x290>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	3301      	adds	r3, #1
 8002ab6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002aba:	4a90      	ldr	r2, [pc, #576]	@ (8002cfc <Process_DMA_Data+0x290>)
 8002abc:	6013      	str	r3, [r2, #0]
    available_bytes--;
 8002abe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002ac0:	3b01      	subs	r3, #1
 8002ac2:	67fb      	str	r3, [r7, #124]	@ 0x7c
    
    total_bytes_received++;
 8002ac4:	4b8f      	ldr	r3, [pc, #572]	@ (8002d04 <Process_DMA_Data+0x298>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	3301      	adds	r3, #1
 8002aca:	4a8e      	ldr	r2, [pc, #568]	@ (8002d04 <Process_DMA_Data+0x298>)
 8002acc:	6013      	str	r3, [r2, #0]
    
    // 
    end_sequence_buffer[end_sequence_index] = recv_byte;
 8002ace:	4b8e      	ldr	r3, [pc, #568]	@ (8002d08 <Process_DMA_Data+0x29c>)
 8002ad0:	781b      	ldrb	r3, [r3, #0]
 8002ad2:	b2db      	uxtb	r3, r3
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	4a8d      	ldr	r2, [pc, #564]	@ (8002d0c <Process_DMA_Data+0x2a0>)
 8002ad8:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8002adc:	5453      	strb	r3, [r2, r1]
    end_sequence_index = (end_sequence_index + 1) % END_SEQUENCE_LENGTH;
 8002ade:	4b8a      	ldr	r3, [pc, #552]	@ (8002d08 <Process_DMA_Data+0x29c>)
 8002ae0:	781b      	ldrb	r3, [r3, #0]
 8002ae2:	b2db      	uxtb	r3, r3
 8002ae4:	1c5a      	adds	r2, r3, #1
 8002ae6:	4b8a      	ldr	r3, [pc, #552]	@ (8002d10 <Process_DMA_Data+0x2a4>)
 8002ae8:	fb83 3102 	smull	r3, r1, r3, r2
 8002aec:	17d3      	asrs	r3, r2, #31
 8002aee:	1ac9      	subs	r1, r1, r3
 8002af0:	460b      	mov	r3, r1
 8002af2:	005b      	lsls	r3, r3, #1
 8002af4:	440b      	add	r3, r1
 8002af6:	1ad1      	subs	r1, r2, r3
 8002af8:	b2ca      	uxtb	r2, r1
 8002afa:	4b83      	ldr	r3, [pc, #524]	@ (8002d08 <Process_DMA_Data+0x29c>)
 8002afc:	701a      	strb	r2, [r3, #0]
    
    // 
    uint8_t is_end_sequence = 1;
 8002afe:	2301      	movs	r3, #1
 8002b00:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
    for (int i = 0; i < END_SEQUENCE_LENGTH; i++) {
 8002b04:	2300      	movs	r3, #0
 8002b06:	677b      	str	r3, [r7, #116]	@ 0x74
 8002b08:	e03d      	b.n	8002b86 <Process_DMA_Data+0x11a>
      int buffer_pos = (end_sequence_index - i - 1 + END_SEQUENCE_LENGTH) % END_SEQUENCE_LENGTH;
 8002b0a:	4b7f      	ldr	r3, [pc, #508]	@ (8002d08 <Process_DMA_Data+0x29c>)
 8002b0c:	781b      	ldrb	r3, [r3, #0]
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	461a      	mov	r2, r3
 8002b12:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	1c9a      	adds	r2, r3, #2
 8002b18:	4b7d      	ldr	r3, [pc, #500]	@ (8002d10 <Process_DMA_Data+0x2a4>)
 8002b1a:	fb83 3102 	smull	r3, r1, r3, r2
 8002b1e:	17d3      	asrs	r3, r2, #31
 8002b20:	1ac9      	subs	r1, r1, r3
 8002b22:	460b      	mov	r3, r1
 8002b24:	005b      	lsls	r3, r3, #1
 8002b26:	440b      	add	r3, r1
 8002b28:	1ad3      	subs	r3, r2, r3
 8002b2a:	667b      	str	r3, [r7, #100]	@ 0x64
      if (i == 0 && end_sequence_buffer[buffer_pos] != KML_END_SEQUENCE_1) {
 8002b2c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d10a      	bne.n	8002b48 <Process_DMA_Data+0xdc>
 8002b32:	4a76      	ldr	r2, [pc, #472]	@ (8002d0c <Process_DMA_Data+0x2a0>)
 8002b34:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002b36:	4413      	add	r3, r2
 8002b38:	781b      	ldrb	r3, [r3, #0]
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	2bff      	cmp	r3, #255	@ 0xff
 8002b3e:	d003      	beq.n	8002b48 <Process_DMA_Data+0xdc>
        is_end_sequence = 0;
 8002b40:	2300      	movs	r3, #0
 8002b42:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
        break;
 8002b46:	e021      	b.n	8002b8c <Process_DMA_Data+0x120>
      } else if (i == 1 && end_sequence_buffer[buffer_pos] != KML_END_SEQUENCE_2) {
 8002b48:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b4a:	2b01      	cmp	r3, #1
 8002b4c:	d10a      	bne.n	8002b64 <Process_DMA_Data+0xf8>
 8002b4e:	4a6f      	ldr	r2, [pc, #444]	@ (8002d0c <Process_DMA_Data+0x2a0>)
 8002b50:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002b52:	4413      	add	r3, r2
 8002b54:	781b      	ldrb	r3, [r3, #0]
 8002b56:	b2db      	uxtb	r3, r3
 8002b58:	2bff      	cmp	r3, #255	@ 0xff
 8002b5a:	d003      	beq.n	8002b64 <Process_DMA_Data+0xf8>
        is_end_sequence = 0;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
        break;
 8002b62:	e013      	b.n	8002b8c <Process_DMA_Data+0x120>
      } else if (i == 2 && end_sequence_buffer[buffer_pos] != KML_END_SEQUENCE_3) {
 8002b64:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b66:	2b02      	cmp	r3, #2
 8002b68:	d10a      	bne.n	8002b80 <Process_DMA_Data+0x114>
 8002b6a:	4a68      	ldr	r2, [pc, #416]	@ (8002d0c <Process_DMA_Data+0x2a0>)
 8002b6c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002b6e:	4413      	add	r3, r2
 8002b70:	781b      	ldrb	r3, [r3, #0]
 8002b72:	b2db      	uxtb	r3, r3
 8002b74:	2bff      	cmp	r3, #255	@ 0xff
 8002b76:	d003      	beq.n	8002b80 <Process_DMA_Data+0x114>
        is_end_sequence = 0;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
        break;
 8002b7e:	e005      	b.n	8002b8c <Process_DMA_Data+0x120>
    for (int i = 0; i < END_SEQUENCE_LENGTH; i++) {
 8002b80:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b82:	3301      	adds	r3, #1
 8002b84:	677b      	str	r3, [r7, #116]	@ 0x74
 8002b86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b88:	2b02      	cmp	r3, #2
 8002b8a:	ddbe      	ble.n	8002b0a <Process_DMA_Data+0x9e>
      }
    }
    
    if (!is_end_sequence) {
 8002b8c:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d157      	bne.n	8002c44 <Process_DMA_Data+0x1d8>
      // 
      if (app_buffer_index[current_app_buffer] >= APP_BUFFER_SIZE) {
 8002b94:	4b5f      	ldr	r3, [pc, #380]	@ (8002d14 <Process_DMA_Data+0x2a8>)
 8002b96:	781b      	ldrb	r3, [r3, #0]
 8002b98:	b2db      	uxtb	r3, r3
 8002b9a:	461a      	mov	r2, r3
 8002b9c:	4b5e      	ldr	r3, [pc, #376]	@ (8002d18 <Process_DMA_Data+0x2ac>)
 8002b9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ba2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ba6:	d32b      	bcc.n	8002c00 <Process_DMA_Data+0x194>
        // 
        app_buffer_full[current_app_buffer] = 1;
 8002ba8:	4b5a      	ldr	r3, [pc, #360]	@ (8002d14 <Process_DMA_Data+0x2a8>)
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	461a      	mov	r2, r3
 8002bb0:	4b5a      	ldr	r3, [pc, #360]	@ (8002d1c <Process_DMA_Data+0x2b0>)
 8002bb2:	2101      	movs	r1, #1
 8002bb4:	5499      	strb	r1, [r3, r2]
        current_app_buffer = (current_app_buffer + 1) % NUM_BUFFERS;
 8002bb6:	4b57      	ldr	r3, [pc, #348]	@ (8002d14 <Process_DMA_Data+0x2a8>)
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	b2db      	uxtb	r3, r3
 8002bbc:	3301      	adds	r3, #1
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	f003 0301 	and.w	r3, r3, #1
 8002bc4:	bfb8      	it	lt
 8002bc6:	425b      	neglt	r3, r3
 8002bc8:	b2da      	uxtb	r2, r3
 8002bca:	4b52      	ldr	r3, [pc, #328]	@ (8002d14 <Process_DMA_Data+0x2a8>)
 8002bcc:	701a      	strb	r2, [r3, #0]
        app_buffer_index[current_app_buffer] = 0;
 8002bce:	4b51      	ldr	r3, [pc, #324]	@ (8002d14 <Process_DMA_Data+0x2a8>)
 8002bd0:	781b      	ldrb	r3, [r3, #0]
 8002bd2:	b2db      	uxtb	r3, r3
 8002bd4:	4619      	mov	r1, r3
 8002bd6:	4b50      	ldr	r3, [pc, #320]	@ (8002d18 <Process_DMA_Data+0x2ac>)
 8002bd8:	2200      	movs	r2, #0
 8002bda:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
        app_buffer_full[current_app_buffer] = 0;
 8002bde:	4b4d      	ldr	r3, [pc, #308]	@ (8002d14 <Process_DMA_Data+0x2a8>)
 8002be0:	781b      	ldrb	r3, [r3, #0]
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	461a      	mov	r2, r3
 8002be6:	4b4d      	ldr	r3, [pc, #308]	@ (8002d1c <Process_DMA_Data+0x2b0>)
 8002be8:	2100      	movs	r1, #0
 8002bea:	5499      	strb	r1, [r3, r2]
        
        // 
        if (app_buffer_index[current_app_buffer] >= APP_BUFFER_SIZE) {
 8002bec:	4b49      	ldr	r3, [pc, #292]	@ (8002d14 <Process_DMA_Data+0x2a8>)
 8002bee:	781b      	ldrb	r3, [r3, #0]
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	461a      	mov	r2, r3
 8002bf4:	4b48      	ldr	r3, [pc, #288]	@ (8002d18 <Process_DMA_Data+0x2ac>)
 8002bf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bfa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002bfe:	d270      	bcs.n	8002ce2 <Process_DMA_Data+0x276>
          continue;
        }
      }
      
      // 
      app_buffers[current_app_buffer][app_buffer_index[current_app_buffer]] = recv_byte;
 8002c00:	4b44      	ldr	r3, [pc, #272]	@ (8002d14 <Process_DMA_Data+0x2a8>)
 8002c02:	781b      	ldrb	r3, [r3, #0]
 8002c04:	b2db      	uxtb	r3, r3
 8002c06:	461a      	mov	r2, r3
 8002c08:	4b42      	ldr	r3, [pc, #264]	@ (8002d14 <Process_DMA_Data+0x2a8>)
 8002c0a:	781b      	ldrb	r3, [r3, #0]
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	4619      	mov	r1, r3
 8002c10:	4b41      	ldr	r3, [pc, #260]	@ (8002d18 <Process_DMA_Data+0x2ac>)
 8002c12:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002c16:	4942      	ldr	r1, [pc, #264]	@ (8002d20 <Process_DMA_Data+0x2b4>)
 8002c18:	0312      	lsls	r2, r2, #12
 8002c1a:	440a      	add	r2, r1
 8002c1c:	4413      	add	r3, r2
 8002c1e:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8002c22:	701a      	strb	r2, [r3, #0]
      app_buffer_index[current_app_buffer]++;
 8002c24:	4b3b      	ldr	r3, [pc, #236]	@ (8002d14 <Process_DMA_Data+0x2a8>)
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	4a3b      	ldr	r2, [pc, #236]	@ (8002d18 <Process_DMA_Data+0x2ac>)
 8002c2c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002c30:	3201      	adds	r2, #1
 8002c32:	4939      	ldr	r1, [pc, #228]	@ (8002d18 <Process_DMA_Data+0x2ac>)
 8002c34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      bytes_received++;
 8002c38:	4b3a      	ldr	r3, [pc, #232]	@ (8002d24 <Process_DMA_Data+0x2b8>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	3301      	adds	r3, #1
 8002c3e:	4a39      	ldr	r2, [pc, #228]	@ (8002d24 <Process_DMA_Data+0x2b8>)
 8002c40:	6013      	str	r3, [r2, #0]
 8002c42:	e04f      	b.n	8002ce4 <Process_DMA_Data+0x278>
      //   HAL_UART_Transmit(&huart1, progress_msg, strlen((char*)progress_msg), 100);
      //   last_print_count = total_bytes_received;
      // }
    } else {
      // 
      transfer_complete = 1;
 8002c44:	4b38      	ldr	r3, [pc, #224]	@ (8002d28 <Process_DMA_Data+0x2bc>)
 8002c46:	2201      	movs	r2, #1
 8002c48:	701a      	strb	r2, [r3, #0]
      kml_transfer_active = 0;
 8002c4a:	4b38      	ldr	r3, [pc, #224]	@ (8002d2c <Process_DMA_Data+0x2c0>)
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	701a      	strb	r2, [r3, #0]
      
      // 
      if (bytes_received >= 2) {
 8002c50:	4b34      	ldr	r3, [pc, #208]	@ (8002d24 <Process_DMA_Data+0x2b8>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d910      	bls.n	8002c7a <Process_DMA_Data+0x20e>
        app_buffer_index[current_app_buffer] -= 2;
 8002c58:	4b2e      	ldr	r3, [pc, #184]	@ (8002d14 <Process_DMA_Data+0x2a8>)
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	b2da      	uxtb	r2, r3
 8002c5e:	4611      	mov	r1, r2
 8002c60:	4b2d      	ldr	r3, [pc, #180]	@ (8002d18 <Process_DMA_Data+0x2ac>)
 8002c62:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002c66:	4611      	mov	r1, r2
 8002c68:	3b02      	subs	r3, #2
 8002c6a:	4a2b      	ldr	r2, [pc, #172]	@ (8002d18 <Process_DMA_Data+0x2ac>)
 8002c6c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
        bytes_received -= 2;
 8002c70:	4b2c      	ldr	r3, [pc, #176]	@ (8002d24 <Process_DMA_Data+0x2b8>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	3b02      	subs	r3, #2
 8002c76:	4a2b      	ldr	r2, [pc, #172]	@ (8002d24 <Process_DMA_Data+0x2b8>)
 8002c78:	6013      	str	r3, [r2, #0]
      }
      
      // 
      app_buffer_full[current_app_buffer] = 1;
 8002c7a:	4b26      	ldr	r3, [pc, #152]	@ (8002d14 <Process_DMA_Data+0x2a8>)
 8002c7c:	781b      	ldrb	r3, [r3, #0]
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	461a      	mov	r2, r3
 8002c82:	4b26      	ldr	r3, [pc, #152]	@ (8002d1c <Process_DMA_Data+0x2b0>)
 8002c84:	2101      	movs	r1, #1
 8002c86:	5499      	strb	r1, [r3, r2]
      
      // 
      uint8_t complete_msg[100];
      sprintf((char*)complete_msg, "\r\n=== Transfer Complete ===\r\nTotal: %ld bytes\r\n", total_bytes_received);
 8002c88:	4b1e      	ldr	r3, [pc, #120]	@ (8002d04 <Process_DMA_Data+0x298>)
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	463b      	mov	r3, r7
 8002c8e:	4928      	ldr	r1, [pc, #160]	@ (8002d30 <Process_DMA_Data+0x2c4>)
 8002c90:	4618      	mov	r0, r3
 8002c92:	f010 fe27 	bl	80138e4 <siprintf>
      HAL_UART_Transmit(&huart1, complete_msg, strlen((char*)complete_msg), 100);
 8002c96:	463b      	mov	r3, r7
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f7fd fb09 	bl	80002b0 <strlen>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	b29a      	uxth	r2, r3
 8002ca2:	4639      	mov	r1, r7
 8002ca4:	2364      	movs	r3, #100	@ 0x64
 8002ca6:	4823      	ldr	r0, [pc, #140]	@ (8002d34 <Process_DMA_Data+0x2c8>)
 8002ca8:	f005 feea 	bl	8008a80 <HAL_UART_Transmit>
      
      // 
      bytes_received = 0;
 8002cac:	4b1d      	ldr	r3, [pc, #116]	@ (8002d24 <Process_DMA_Data+0x2b8>)
 8002cae:	2200      	movs	r2, #0
 8002cb0:	601a      	str	r2, [r3, #0]
      last_print_count = 0;
 8002cb2:	4b21      	ldr	r3, [pc, #132]	@ (8002d38 <Process_DMA_Data+0x2cc>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	601a      	str	r2, [r3, #0]
      for (int i = 0; i < END_SEQUENCE_LENGTH; i++) {
 8002cb8:	2300      	movs	r3, #0
 8002cba:	673b      	str	r3, [r7, #112]	@ 0x70
 8002cbc:	e007      	b.n	8002cce <Process_DMA_Data+0x262>
        end_sequence_buffer[i] = 0;
 8002cbe:	4a13      	ldr	r2, [pc, #76]	@ (8002d0c <Process_DMA_Data+0x2a0>)
 8002cc0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002cc2:	4413      	add	r3, r2
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	701a      	strb	r2, [r3, #0]
      for (int i = 0; i < END_SEQUENCE_LENGTH; i++) {
 8002cc8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002cca:	3301      	adds	r3, #1
 8002ccc:	673b      	str	r3, [r7, #112]	@ 0x70
 8002cce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002cd0:	2b02      	cmp	r3, #2
 8002cd2:	ddf4      	ble.n	8002cbe <Process_DMA_Data+0x252>
      }
      end_sequence_index = 0;
 8002cd4:	4b0c      	ldr	r3, [pc, #48]	@ (8002d08 <Process_DMA_Data+0x29c>)
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	701a      	strb	r2, [r3, #0]
      
      // DMA
      HAL_UART_DMAStop(&huart1);
 8002cda:	4816      	ldr	r0, [pc, #88]	@ (8002d34 <Process_DMA_Data+0x2c8>)
 8002cdc:	f006 f817 	bl	8008d0e <HAL_UART_DMAStop>
      break;
 8002ce0:	e005      	b.n	8002cee <Process_DMA_Data+0x282>
          continue;
 8002ce2:	bf00      	nop
  while (available_bytes > 0) {
 8002ce4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	f47f aedc 	bne.w	8002aa4 <Process_DMA_Data+0x38>
    }
  }
}
 8002cec:	bf00      	nop
 8002cee:	bf00      	nop
 8002cf0:	3780      	adds	r7, #128	@ 0x80
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	2000054c 	.word	0x2000054c
 8002cfc:	200025ac 	.word	0x200025ac
 8002d00:	200005ac 	.word	0x200005ac
 8002d04:	200045c0 	.word	0x200045c0
 8002d08:	200045bf 	.word	0x200045bf
 8002d0c:	200045bc 	.word	0x200045bc
 8002d10:	55555556 	.word	0x55555556
 8002d14:	200045ba 	.word	0x200045ba
 8002d18:	200045b0 	.word	0x200045b0
 8002d1c:	200045b8 	.word	0x200045b8
 8002d20:	200025b0 	.word	0x200025b0
 8002d24:	200045c4 	.word	0x200045c4
 8002d28:	200045bb 	.word	0x200045bb
 8002d2c:	200001f9 	.word	0x200001f9
 8002d30:	08016890 	.word	0x08016890
 8002d34:	200004bc 	.word	0x200004bc
 8002d38:	200045c8 	.word	0x200045c8

08002d3c <HAL_UART_RxHalfCpltCallback>:

// DMA
void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart) {
 8002d3c:	b480      	push	{r7}
 8002d3e:	b083      	sub	sp, #12
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  if (huart == &huart1) {
    // DMA
    // 
  }
}
 8002d44:	bf00      	nop
 8002d46:	370c      	adds	r7, #12
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4e:	4770      	bx	lr

08002d50 <HAL_UART_RxCpltCallback>:

// DMA
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8002d50:	b480      	push	{r7}
 8002d52:	b083      	sub	sp, #12
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  if (huart == &huart1) {
    // DMA
    // 
  }
}
 8002d58:	bf00      	nop
 8002d5a:	370c      	adds	r7, #12
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr

08002d64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8002d64:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002d9c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002d68:	f7ff fce0 	bl	800272c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d6c:	480c      	ldr	r0, [pc, #48]	@ (8002da0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002d6e:	490d      	ldr	r1, [pc, #52]	@ (8002da4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002d70:	4a0d      	ldr	r2, [pc, #52]	@ (8002da8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002d72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d74:	e002      	b.n	8002d7c <LoopCopyDataInit>

08002d76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d7a:	3304      	adds	r3, #4

08002d7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d80:	d3f9      	bcc.n	8002d76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d82:	4a0a      	ldr	r2, [pc, #40]	@ (8002dac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002d84:	4c0a      	ldr	r4, [pc, #40]	@ (8002db0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002d86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d88:	e001      	b.n	8002d8e <LoopFillZerobss>

08002d8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d8c:	3204      	adds	r2, #4

08002d8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d90:	d3fb      	bcc.n	8002d8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002d92:	f010 ff79 	bl	8013c88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d96:	f7fe fba9 	bl	80014ec <main>
  bx  lr    
 8002d9a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002d9c:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8002da0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002da4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8002da8:	08041dd8 	.word	0x08041dd8
  ldr r2, =_sbss
 8002dac:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8002db0:	2000d9a4 	.word	0x2000d9a4

08002db4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002db4:	e7fe      	b.n	8002db4 <ADC_IRQHandler>

08002db6 <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE12_Vector_implD1Ev>:
	  _M_copy_data(__x);
	  __x._M_copy_data(__tmp);
	}
      };

      struct _Vector_impl
 8002db6:	b580      	push	{r7, lr}
 8002db8:	b084      	sub	sp, #16
 8002dba:	af00      	add	r7, sp, #0
 8002dbc:	6078      	str	r0, [r7, #4]
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	60fb      	str	r3, [r7, #12]

      __attribute__((__always_inline__))
#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 8002dc2:	68f8      	ldr	r0, [r7, #12]
 8002dc4:	f000 f896 	bl	8002ef4 <_ZNSt15__new_allocatorI14RawCoordinatesED1Ev>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	4618      	mov	r0, r3
 8002dcc:	3710      	adds	r7, #16
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}

08002dd2 <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 8002dd2:	b580      	push	{r7, lr}
 8002dd4:	b082      	sub	sp, #8
 8002dd6:	af00      	add	r7, sp, #0
 8002dd8:	6078      	str	r0, [r7, #4]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f000 f812 	bl	8002e06 <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE12_Vector_implC1Ev>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	4618      	mov	r0, r3
 8002de6:	3708      	adds	r7, #8
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}

08002dec <_ZNSt6vectorI14RawCoordinatesSaIS0_EEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	4618      	mov	r0, r3
 8002df8:	f7ff ffeb 	bl	8002dd2 <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EEC1Ev>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	4618      	mov	r0, r3
 8002e00:	3708      	adds	r7, #8
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}

08002e06 <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 8002e06:	b580      	push	{r7, lr}
 8002e08:	b084      	sub	sp, #16
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	6078      	str	r0, [r7, #4]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	60fb      	str	r3, [r7, #12]
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f000 f857 	bl	8002ecc <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE17_Vector_impl_dataC1Ev>
	{ }
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	4618      	mov	r0, r3
 8002e22:	3710      	adds	r7, #16
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}

08002e28 <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b082      	sub	sp, #8
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	689a      	ldr	r2, [r3, #8]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	1ad3      	subs	r3, r2, r3
 8002e3e:	109b      	asrs	r3, r3, #2
 8002e40:	4a07      	ldr	r2, [pc, #28]	@ (8002e60 <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EED1Ev+0x38>)
 8002e42:	fb02 f303 	mul.w	r3, r2, r3
	_M_deallocate(_M_impl._M_start,
 8002e46:	461a      	mov	r2, r3
 8002e48:	6878      	ldr	r0, [r7, #4]
 8002e4a:	f000 f85e 	bl	8002f0a <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE13_M_deallocateEPS0_j>
      }
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	4618      	mov	r0, r3
 8002e52:	f7ff ffb0 	bl	8002db6 <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE12_Vector_implD1Ev>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	4618      	mov	r0, r3
 8002e5a:	3708      	adds	r7, #8
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}
 8002e60:	aaaaaaab 	.word	0xaaaaaaab

08002e64 <_ZNSt6vectorI14RawCoordinatesSaIS0_EED1Ev>:
       *  elements themselves are pointers, the pointed-to memory is
       *  not touched in any way.  Managing the pointer is the user's
       *  responsibility.
       */
      _GLIBCXX20_CONSTEXPR
      ~vector() _GLIBCXX_NOEXCEPT
 8002e64:	b5b0      	push	{r4, r5, r7, lr}
 8002e66:	b086      	sub	sp, #24
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
      {
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681d      	ldr	r5, [r3, #0]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	685c      	ldr	r4, [r3, #4]
		      _M_get_Tp_allocator());
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	4618      	mov	r0, r3
 8002e78:	f000 f860 	bl	8002f3c <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE19_M_get_Tp_allocatorEv>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	617d      	str	r5, [r7, #20]
 8002e80:	613c      	str	r4, [r7, #16]
 8002e82:	60fb      	str	r3, [r7, #12]
    __attribute__((__always_inline__)) _GLIBCXX20_CONSTEXPR
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
	     allocator<_Tp>&)
    {
      std::_Destroy(__first, __last);
 8002e84:	6939      	ldr	r1, [r7, #16]
 8002e86:	6978      	ldr	r0, [r7, #20]
 8002e88:	f000 f863 	bl	8002f52 <_ZSt8_DestroyIP14RawCoordinatesEvT_S2_>
    }
 8002e8c:	bf00      	nop
	_GLIBCXX_ASAN_ANNOTATE_BEFORE_DEALLOC;
      }
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	4618      	mov	r0, r3
 8002e92:	f7ff ffc9 	bl	8002e28 <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EED1Ev>
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	4618      	mov	r0, r3
 8002e9a:	3718      	adds	r7, #24
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bdb0      	pop	{r4, r5, r7, pc}

08002ea0 <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE4sizeEv>:

      // [23.2.4.2] capacity
      /**  Returns the number of elements in the %vector.  */
      _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
      size_type
      size() const _GLIBCXX_NOEXCEPT
 8002ea0:	b480      	push	{r7}
 8002ea2:	b083      	sub	sp, #12
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	685a      	ldr	r2, [r3, #4]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	1ad3      	subs	r3, r2, r3
 8002eb2:	109b      	asrs	r3, r3, #2
 8002eb4:	4a04      	ldr	r2, [pc, #16]	@ (8002ec8 <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE4sizeEv+0x28>)
 8002eb6:	fb02 f303 	mul.w	r3, r2, r3
 8002eba:	4618      	mov	r0, r3
 8002ebc:	370c      	adds	r7, #12
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec4:	4770      	bx	lr
 8002ec6:	bf00      	nop
 8002ec8:	aaaaaaab 	.word	0xaaaaaaab

08002ecc <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8002ecc:	b480      	push	{r7}
 8002ece:	b083      	sub	sp, #12
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	601a      	str	r2, [r3, #0]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2200      	movs	r2, #0
 8002ede:	605a      	str	r2, [r3, #4]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	609a      	str	r2, [r3, #8]
	{ }
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	4618      	mov	r0, r3
 8002eea:	370c      	adds	r7, #12
 8002eec:	46bd      	mov	sp, r7
 8002eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef2:	4770      	bx	lr

08002ef4 <_ZNSt15__new_allocatorI14RawCoordinatesED1Ev>:
#if __cplusplus >= 201103L
      __new_allocator& operator=(const __new_allocator&) = default;
#endif

#if __cplusplus <= 201703L
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8002ef4:	b480      	push	{r7}
 8002ef6:	b083      	sub	sp, #12
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	4618      	mov	r0, r3
 8002f00:	370c      	adds	r7, #12
 8002f02:	46bd      	mov	sp, r7
 8002f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f08:	4770      	bx	lr

08002f0a <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE13_M_deallocateEPS0_j>:
      _M_deallocate(pointer __p, size_t __n)
 8002f0a:	b580      	push	{r7, lr}
 8002f0c:	b088      	sub	sp, #32
 8002f0e:	af00      	add	r7, sp, #0
 8002f10:	60f8      	str	r0, [r7, #12]
 8002f12:	60b9      	str	r1, [r7, #8]
 8002f14:	607a      	str	r2, [r7, #4]
	if (__p)
 8002f16:	68bb      	ldr	r3, [r7, #8]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d00b      	beq.n	8002f34 <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE13_M_deallocateEPS0_j+0x2a>
	  _Tr::deallocate(_M_impl, __p, __n);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	61fb      	str	r3, [r7, #28]
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	61bb      	str	r3, [r7, #24]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	617b      	str	r3, [r7, #20]
      { __a.deallocate(__p, __n); }
 8002f28:	697a      	ldr	r2, [r7, #20]
 8002f2a:	69b9      	ldr	r1, [r7, #24]
 8002f2c:	69f8      	ldr	r0, [r7, #28]
 8002f2e:	f000 f81d 	bl	8002f6c <_ZNSt15__new_allocatorI14RawCoordinatesE10deallocateEPS0_j>
 8002f32:	bf00      	nop
      }
 8002f34:	bf00      	nop
 8002f36:	3720      	adds	r7, #32
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}

08002f3c <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8002f3c:	b480      	push	{r7}
 8002f3e:	b083      	sub	sp, #12
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	4618      	mov	r0, r3
 8002f48:	370c      	adds	r7, #12
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f50:	4770      	bx	lr

08002f52 <_ZSt8_DestroyIP14RawCoordinatesEvT_S2_>:
   * a trivial destructor, the compiler should optimize all of this
   * away, otherwise the objects' destructors must be invoked.
   */
  template<typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8002f52:	b580      	push	{r7, lr}
 8002f54:	b082      	sub	sp, #8
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	6078      	str	r0, [r7, #4]
 8002f5a:	6039      	str	r1, [r7, #0]
#if __cplusplus >= 202002L
      if (std::__is_constant_evaluated())
	return std::_Destroy_aux<false>::__destroy(__first, __last);
#endif
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
	__destroy(__first, __last);
 8002f5c:	6839      	ldr	r1, [r7, #0]
 8002f5e:	6878      	ldr	r0, [r7, #4]
 8002f60:	f000 f817 	bl	8002f92 <_ZNSt12_Destroy_auxILb1EE9__destroyIP14RawCoordinatesEEvT_S4_>
    }
 8002f64:	bf00      	nop
 8002f66:	3708      	adds	r7, #8
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}

08002f6c <_ZNSt15__new_allocatorI14RawCoordinatesE10deallocateEPS0_j>:
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b084      	sub	sp, #16
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	60f8      	str	r0, [r7, #12]
 8002f74:	60b9      	str	r1, [r7, #8]
 8002f76:	607a      	str	r2, [r7, #4]
	    _GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n),
				     std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8002f78:	687a      	ldr	r2, [r7, #4]
 8002f7a:	4613      	mov	r3, r2
 8002f7c:	005b      	lsls	r3, r3, #1
 8002f7e:	4413      	add	r3, r2
 8002f80:	009b      	lsls	r3, r3, #2
 8002f82:	4619      	mov	r1, r3
 8002f84:	68b8      	ldr	r0, [r7, #8]
 8002f86:	f00e fde7 	bl	8011b58 <_ZdlPvj>
      }
 8002f8a:	bf00      	nop
 8002f8c:	3710      	adds	r7, #16
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}

08002f92 <_ZNSt12_Destroy_auxILb1EE9__destroyIP14RawCoordinatesEEvT_S4_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8002f92:	b480      	push	{r7}
 8002f94:	b083      	sub	sp, #12
 8002f96:	af00      	add	r7, sp, #0
 8002f98:	6078      	str	r0, [r7, #4]
 8002f9a:	6039      	str	r1, [r7, #0]
 8002f9c:	bf00      	nop
 8002f9e:	370c      	adds	r7, #12
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr

08002fa8 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
 8002fb0:	6039      	str	r1, [r7, #0]
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	370c      	adds	r7, #12
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr

08002fc0 <_ZN18TestCoordinateInit3addEfff>:


static std::vector<RawCoordinates> TestCoordinate;
static struct TestCoordinateInit
{
    static void add(float lat, float lon, float alt)
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b088      	sub	sp, #32
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	ed87 0a03 	vstr	s0, [r7, #12]
 8002fca:	edc7 0a02 	vstr	s1, [r7, #8]
 8002fce:	ed87 1a01 	vstr	s2, [r7, #4]
    {
        RawCoordinates rc;
        rc.latitude = lat;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	617b      	str	r3, [r7, #20]
        rc.longitude = lon;
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	61bb      	str	r3, [r7, #24]
        rc.altitude = alt;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	61fb      	str	r3, [r7, #28]
        TestCoordinate.push_back(rc);
 8002fde:	f107 0314 	add.w	r3, r7, #20
 8002fe2:	4619      	mov	r1, r3
 8002fe4:	4803      	ldr	r0, [pc, #12]	@ (8002ff4 <_ZN18TestCoordinateInit3addEfff+0x34>)
 8002fe6:	f000 fa33 	bl	8003450 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE9push_backERKS0_>
    }
 8002fea:	bf00      	nop
 8002fec:	3720      	adds	r7, #32
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	200045cc 	.word	0x200045cc

08002ff8 <_ZN18TestCoordinateInitC1Ev>:
    TestCoordinateInit()
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b082      	sub	sp, #8
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
    {
        add(23.184323f, 113.266400f, 9.014f);
 8003000:	ed9f 1a9e 	vldr	s2, [pc, #632]	@ 800327c <_ZN18TestCoordinateInitC1Ev+0x284>
 8003004:	eddf 0a9e 	vldr	s1, [pc, #632]	@ 8003280 <_ZN18TestCoordinateInitC1Ev+0x288>
 8003008:	ed9f 0a9e 	vldr	s0, [pc, #632]	@ 8003284 <_ZN18TestCoordinateInitC1Ev+0x28c>
 800300c:	f7ff ffd8 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.183718f, 113.267541f, 10.101f);
 8003010:	ed9f 1a9d 	vldr	s2, [pc, #628]	@ 8003288 <_ZN18TestCoordinateInitC1Ev+0x290>
 8003014:	eddf 0a9d 	vldr	s1, [pc, #628]	@ 800328c <_ZN18TestCoordinateInitC1Ev+0x294>
 8003018:	ed9f 0a9d 	vldr	s0, [pc, #628]	@ 8003290 <_ZN18TestCoordinateInitC1Ev+0x298>
 800301c:	f7ff ffd0 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.183450f, 113.268075f, 11.078f);
 8003020:	ed9f 1a9c 	vldr	s2, [pc, #624]	@ 8003294 <_ZN18TestCoordinateInitC1Ev+0x29c>
 8003024:	eddf 0a9c 	vldr	s1, [pc, #624]	@ 8003298 <_ZN18TestCoordinateInitC1Ev+0x2a0>
 8003028:	ed9f 0a9c 	vldr	s0, [pc, #624]	@ 800329c <_ZN18TestCoordinateInitC1Ev+0x2a4>
 800302c:	f7ff ffc8 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.182809f, 113.269273f, 12.505f);
 8003030:	ed9f 1a9b 	vldr	s2, [pc, #620]	@ 80032a0 <_ZN18TestCoordinateInitC1Ev+0x2a8>
 8003034:	eddf 0a9b 	vldr	s1, [pc, #620]	@ 80032a4 <_ZN18TestCoordinateInitC1Ev+0x2ac>
 8003038:	ed9f 0a9b 	vldr	s0, [pc, #620]	@ 80032a8 <_ZN18TestCoordinateInitC1Ev+0x2b0>
 800303c:	f7ff ffc0 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.181913f, 113.271203f, 17.427f);
 8003040:	ed9f 1a9a 	vldr	s2, [pc, #616]	@ 80032ac <_ZN18TestCoordinateInitC1Ev+0x2b4>
 8003044:	eddf 0a9a 	vldr	s1, [pc, #616]	@ 80032b0 <_ZN18TestCoordinateInitC1Ev+0x2b8>
 8003048:	ed9f 0a9a 	vldr	s0, [pc, #616]	@ 80032b4 <_ZN18TestCoordinateInitC1Ev+0x2bc>
 800304c:	f7ff ffb8 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.182001f, 113.272198f, 18.955f);
 8003050:	ed9f 1a99 	vldr	s2, [pc, #612]	@ 80032b8 <_ZN18TestCoordinateInitC1Ev+0x2c0>
 8003054:	eddf 0a99 	vldr	s1, [pc, #612]	@ 80032bc <_ZN18TestCoordinateInitC1Ev+0x2c4>
 8003058:	ed9f 0a99 	vldr	s0, [pc, #612]	@ 80032c0 <_ZN18TestCoordinateInitC1Ev+0x2c8>
 800305c:	f7ff ffb0 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.182846f, 113.272349f, 17.847f);
 8003060:	ed9f 1a98 	vldr	s2, [pc, #608]	@ 80032c4 <_ZN18TestCoordinateInitC1Ev+0x2cc>
 8003064:	eddf 0a98 	vldr	s1, [pc, #608]	@ 80032c8 <_ZN18TestCoordinateInitC1Ev+0x2d0>
 8003068:	ed9f 0a98 	vldr	s0, [pc, #608]	@ 80032cc <_ZN18TestCoordinateInitC1Ev+0x2d4>
 800306c:	f7ff ffa8 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.183490f, 113.271986f, 16.184f);
 8003070:	ed9f 1a97 	vldr	s2, [pc, #604]	@ 80032d0 <_ZN18TestCoordinateInitC1Ev+0x2d8>
 8003074:	eddf 0a97 	vldr	s1, [pc, #604]	@ 80032d4 <_ZN18TestCoordinateInitC1Ev+0x2dc>
 8003078:	ed9f 0a97 	vldr	s0, [pc, #604]	@ 80032d8 <_ZN18TestCoordinateInitC1Ev+0x2e0>
 800307c:	f7ff ffa0 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.184104f, 113.272324f, 17.339f);
 8003080:	ed9f 1a96 	vldr	s2, [pc, #600]	@ 80032dc <_ZN18TestCoordinateInitC1Ev+0x2e4>
 8003084:	eddf 0a96 	vldr	s1, [pc, #600]	@ 80032e0 <_ZN18TestCoordinateInitC1Ev+0x2e8>
 8003088:	ed9f 0a96 	vldr	s0, [pc, #600]	@ 80032e4 <_ZN18TestCoordinateInitC1Ev+0x2ec>
 800308c:	f7ff ff98 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.184415f, 113.272790f, 17.345f);
 8003090:	ed9f 1a95 	vldr	s2, [pc, #596]	@ 80032e8 <_ZN18TestCoordinateInitC1Ev+0x2f0>
 8003094:	eddf 0a95 	vldr	s1, [pc, #596]	@ 80032ec <_ZN18TestCoordinateInitC1Ev+0x2f4>
 8003098:	ed9f 0a95 	vldr	s0, [pc, #596]	@ 80032f0 <_ZN18TestCoordinateInitC1Ev+0x2f8>
 800309c:	f7ff ff90 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.184654f, 113.273093f, 18.336f);
 80030a0:	ed9f 1a94 	vldr	s2, [pc, #592]	@ 80032f4 <_ZN18TestCoordinateInitC1Ev+0x2fc>
 80030a4:	eddf 0a94 	vldr	s1, [pc, #592]	@ 80032f8 <_ZN18TestCoordinateInitC1Ev+0x300>
 80030a8:	ed9f 0a94 	vldr	s0, [pc, #592]	@ 80032fc <_ZN18TestCoordinateInitC1Ev+0x304>
 80030ac:	f7ff ff88 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.184756f, 113.273609f, 22.866f);
 80030b0:	ed9f 1a93 	vldr	s2, [pc, #588]	@ 8003300 <_ZN18TestCoordinateInitC1Ev+0x308>
 80030b4:	eddf 0a93 	vldr	s1, [pc, #588]	@ 8003304 <_ZN18TestCoordinateInitC1Ev+0x30c>
 80030b8:	ed9f 0a93 	vldr	s0, [pc, #588]	@ 8003308 <_ZN18TestCoordinateInitC1Ev+0x310>
 80030bc:	f7ff ff80 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.184512f, 113.274102f, 24.671f);
 80030c0:	ed9f 1a92 	vldr	s2, [pc, #584]	@ 800330c <_ZN18TestCoordinateInitC1Ev+0x314>
 80030c4:	eddf 0a92 	vldr	s1, [pc, #584]	@ 8003310 <_ZN18TestCoordinateInitC1Ev+0x318>
 80030c8:	ed9f 0a92 	vldr	s0, [pc, #584]	@ 8003314 <_ZN18TestCoordinateInitC1Ev+0x31c>
 80030cc:	f7ff ff78 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.184573f, 113.274209f, 24.145f);
 80030d0:	ed9f 1a91 	vldr	s2, [pc, #580]	@ 8003318 <_ZN18TestCoordinateInitC1Ev+0x320>
 80030d4:	eddf 0a91 	vldr	s1, [pc, #580]	@ 800331c <_ZN18TestCoordinateInitC1Ev+0x324>
 80030d8:	ed9f 0a91 	vldr	s0, [pc, #580]	@ 8003320 <_ZN18TestCoordinateInitC1Ev+0x328>
 80030dc:	f7ff ff70 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.184561f, 113.273973f, 25.734f);
 80030e0:	ed9f 1a90 	vldr	s2, [pc, #576]	@ 8003324 <_ZN18TestCoordinateInitC1Ev+0x32c>
 80030e4:	eddf 0a90 	vldr	s1, [pc, #576]	@ 8003328 <_ZN18TestCoordinateInitC1Ev+0x330>
 80030e8:	ed9f 0a90 	vldr	s0, [pc, #576]	@ 800332c <_ZN18TestCoordinateInitC1Ev+0x334>
 80030ec:	f7ff ff68 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.183787f, 113.273743f, 19.917f);
 80030f0:	ed9f 1a8f 	vldr	s2, [pc, #572]	@ 8003330 <_ZN18TestCoordinateInitC1Ev+0x338>
 80030f4:	eddf 0a8f 	vldr	s1, [pc, #572]	@ 8003334 <_ZN18TestCoordinateInitC1Ev+0x33c>
 80030f8:	ed9f 0a8f 	vldr	s0, [pc, #572]	@ 8003338 <_ZN18TestCoordinateInitC1Ev+0x340>
 80030fc:	f7ff ff60 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.182888f, 113.273467f, 19.950f);
 8003100:	ed9f 1a8e 	vldr	s2, [pc, #568]	@ 800333c <_ZN18TestCoordinateInitC1Ev+0x344>
 8003104:	eddf 0a8e 	vldr	s1, [pc, #568]	@ 8003340 <_ZN18TestCoordinateInitC1Ev+0x348>
 8003108:	ed9f 0a8e 	vldr	s0, [pc, #568]	@ 8003344 <_ZN18TestCoordinateInitC1Ev+0x34c>
 800310c:	f7ff ff58 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.181711f, 113.273119f, 21.858f);
 8003110:	ed9f 1a8d 	vldr	s2, [pc, #564]	@ 8003348 <_ZN18TestCoordinateInitC1Ev+0x350>
 8003114:	eddf 0a8d 	vldr	s1, [pc, #564]	@ 800334c <_ZN18TestCoordinateInitC1Ev+0x354>
 8003118:	ed9f 0a8d 	vldr	s0, [pc, #564]	@ 8003350 <_ZN18TestCoordinateInitC1Ev+0x358>
 800311c:	f7ff ff50 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.181335f, 113.273313f, 28.674f);
 8003120:	ed9f 1a8c 	vldr	s2, [pc, #560]	@ 8003354 <_ZN18TestCoordinateInitC1Ev+0x35c>
 8003124:	eddf 0a8c 	vldr	s1, [pc, #560]	@ 8003358 <_ZN18TestCoordinateInitC1Ev+0x360>
 8003128:	ed9f 0a8c 	vldr	s0, [pc, #560]	@ 800335c <_ZN18TestCoordinateInitC1Ev+0x364>
 800312c:	f7ff ff48 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.180725f, 113.273432f, 20.875f);
 8003130:	ed9f 1a8b 	vldr	s2, [pc, #556]	@ 8003360 <_ZN18TestCoordinateInitC1Ev+0x368>
 8003134:	eddf 0a8b 	vldr	s1, [pc, #556]	@ 8003364 <_ZN18TestCoordinateInitC1Ev+0x36c>
 8003138:	ed9f 0a8b 	vldr	s0, [pc, #556]	@ 8003368 <_ZN18TestCoordinateInitC1Ev+0x370>
 800313c:	f7ff ff40 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.180304f, 113.273515f, 36.323f);
 8003140:	ed9f 1a8a 	vldr	s2, [pc, #552]	@ 800336c <_ZN18TestCoordinateInitC1Ev+0x374>
 8003144:	eddf 0a8a 	vldr	s1, [pc, #552]	@ 8003370 <_ZN18TestCoordinateInitC1Ev+0x378>
 8003148:	ed9f 0a8a 	vldr	s0, [pc, #552]	@ 8003374 <_ZN18TestCoordinateInitC1Ev+0x37c>
 800314c:	f7ff ff38 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.179790f, 113.273412f, 36.369f);
 8003150:	ed9f 1a89 	vldr	s2, [pc, #548]	@ 8003378 <_ZN18TestCoordinateInitC1Ev+0x380>
 8003154:	eddf 0a89 	vldr	s1, [pc, #548]	@ 800337c <_ZN18TestCoordinateInitC1Ev+0x384>
 8003158:	ed9f 0a89 	vldr	s0, [pc, #548]	@ 8003380 <_ZN18TestCoordinateInitC1Ev+0x388>
 800315c:	f7ff ff30 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.179436f, 113.273601f, 29.718f);
 8003160:	ed9f 1a88 	vldr	s2, [pc, #544]	@ 8003384 <_ZN18TestCoordinateInitC1Ev+0x38c>
 8003164:	eddf 0a88 	vldr	s1, [pc, #544]	@ 8003388 <_ZN18TestCoordinateInitC1Ev+0x390>
 8003168:	ed9f 0a88 	vldr	s0, [pc, #544]	@ 800338c <_ZN18TestCoordinateInitC1Ev+0x394>
 800316c:	f7ff ff28 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.179443f, 113.274014f, 37.189f);
 8003170:	ed9f 1a87 	vldr	s2, [pc, #540]	@ 8003390 <_ZN18TestCoordinateInitC1Ev+0x398>
 8003174:	eddf 0a87 	vldr	s1, [pc, #540]	@ 8003394 <_ZN18TestCoordinateInitC1Ev+0x39c>
 8003178:	ed9f 0a87 	vldr	s0, [pc, #540]	@ 8003398 <_ZN18TestCoordinateInitC1Ev+0x3a0>
 800317c:	f7ff ff20 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.179603f, 113.274420f, 34.470f);
 8003180:	ed9f 1a86 	vldr	s2, [pc, #536]	@ 800339c <_ZN18TestCoordinateInitC1Ev+0x3a4>
 8003184:	eddf 0a86 	vldr	s1, [pc, #536]	@ 80033a0 <_ZN18TestCoordinateInitC1Ev+0x3a8>
 8003188:	ed9f 0a86 	vldr	s0, [pc, #536]	@ 80033a4 <_ZN18TestCoordinateInitC1Ev+0x3ac>
 800318c:	f7ff ff18 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.179817f, 113.274929f, 33.288f);
 8003190:	ed9f 1a85 	vldr	s2, [pc, #532]	@ 80033a8 <_ZN18TestCoordinateInitC1Ev+0x3b0>
 8003194:	eddf 0a85 	vldr	s1, [pc, #532]	@ 80033ac <_ZN18TestCoordinateInitC1Ev+0x3b4>
 8003198:	ed9f 0a85 	vldr	s0, [pc, #532]	@ 80033b0 <_ZN18TestCoordinateInitC1Ev+0x3b8>
 800319c:	f7ff ff10 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.179945f, 113.275343f, 32.471f);
 80031a0:	ed9f 1a84 	vldr	s2, [pc, #528]	@ 80033b4 <_ZN18TestCoordinateInitC1Ev+0x3bc>
 80031a4:	eddf 0a84 	vldr	s1, [pc, #528]	@ 80033b8 <_ZN18TestCoordinateInitC1Ev+0x3c0>
 80031a8:	ed9f 0a84 	vldr	s0, [pc, #528]	@ 80033bc <_ZN18TestCoordinateInitC1Ev+0x3c4>
 80031ac:	f7ff ff08 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.179598f, 113.275585f, 27.372f);
 80031b0:	ed9f 1a83 	vldr	s2, [pc, #524]	@ 80033c0 <_ZN18TestCoordinateInitC1Ev+0x3c8>
 80031b4:	eddf 0a83 	vldr	s1, [pc, #524]	@ 80033c4 <_ZN18TestCoordinateInitC1Ev+0x3cc>
 80031b8:	ed9f 0a83 	vldr	s0, [pc, #524]	@ 80033c8 <_ZN18TestCoordinateInitC1Ev+0x3d0>
 80031bc:	f7ff ff00 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.178963f, 113.275012f, 23.881f);
 80031c0:	ed9f 1a82 	vldr	s2, [pc, #520]	@ 80033cc <_ZN18TestCoordinateInitC1Ev+0x3d4>
 80031c4:	eddf 0a82 	vldr	s1, [pc, #520]	@ 80033d0 <_ZN18TestCoordinateInitC1Ev+0x3d8>
 80031c8:	ed9f 0a82 	vldr	s0, [pc, #520]	@ 80033d4 <_ZN18TestCoordinateInitC1Ev+0x3dc>
 80031cc:	f7ff fef8 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.178532f, 113.274894f, 23.909f);
 80031d0:	ed9f 1a81 	vldr	s2, [pc, #516]	@ 80033d8 <_ZN18TestCoordinateInitC1Ev+0x3e0>
 80031d4:	eddf 0a81 	vldr	s1, [pc, #516]	@ 80033dc <_ZN18TestCoordinateInitC1Ev+0x3e4>
 80031d8:	ed9f 0a81 	vldr	s0, [pc, #516]	@ 80033e0 <_ZN18TestCoordinateInitC1Ev+0x3e8>
 80031dc:	f7ff fef0 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.177758f, 113.275005f, 25.338f);
 80031e0:	ed9f 1a80 	vldr	s2, [pc, #512]	@ 80033e4 <_ZN18TestCoordinateInitC1Ev+0x3ec>
 80031e4:	eddf 0a80 	vldr	s1, [pc, #512]	@ 80033e8 <_ZN18TestCoordinateInitC1Ev+0x3f0>
 80031e8:	ed9f 0a80 	vldr	s0, [pc, #512]	@ 80033ec <_ZN18TestCoordinateInitC1Ev+0x3f4>
 80031ec:	f7ff fee8 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.177734f, 113.275168f, 32.418f);
 80031f0:	ed9f 1a7f 	vldr	s2, [pc, #508]	@ 80033f0 <_ZN18TestCoordinateInitC1Ev+0x3f8>
 80031f4:	eddf 0a7f 	vldr	s1, [pc, #508]	@ 80033f4 <_ZN18TestCoordinateInitC1Ev+0x3fc>
 80031f8:	ed9f 0a7f 	vldr	s0, [pc, #508]	@ 80033f8 <_ZN18TestCoordinateInitC1Ev+0x400>
 80031fc:	f7ff fee0 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.178198f, 113.275385f, 51.184f);
 8003200:	ed9f 1a7e 	vldr	s2, [pc, #504]	@ 80033fc <_ZN18TestCoordinateInitC1Ev+0x404>
 8003204:	eddf 0a7e 	vldr	s1, [pc, #504]	@ 8003400 <_ZN18TestCoordinateInitC1Ev+0x408>
 8003208:	ed9f 0a7e 	vldr	s0, [pc, #504]	@ 8003404 <_ZN18TestCoordinateInitC1Ev+0x40c>
 800320c:	f7ff fed8 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.178224f, 113.275858f, 68.117f);
 8003210:	ed9f 1a7d 	vldr	s2, [pc, #500]	@ 8003408 <_ZN18TestCoordinateInitC1Ev+0x410>
 8003214:	eddf 0a7d 	vldr	s1, [pc, #500]	@ 800340c <_ZN18TestCoordinateInitC1Ev+0x414>
 8003218:	ed9f 0a7d 	vldr	s0, [pc, #500]	@ 8003410 <_ZN18TestCoordinateInitC1Ev+0x418>
 800321c:	f7ff fed0 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.178357f, 113.276249f, 83.905f);
 8003220:	ed9f 1a7c 	vldr	s2, [pc, #496]	@ 8003414 <_ZN18TestCoordinateInitC1Ev+0x41c>
 8003224:	eddf 0a7c 	vldr	s1, [pc, #496]	@ 8003418 <_ZN18TestCoordinateInitC1Ev+0x420>
 8003228:	ed9f 0a7c 	vldr	s0, [pc, #496]	@ 800341c <_ZN18TestCoordinateInitC1Ev+0x424>
 800322c:	f7ff fec8 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.178679f, 113.276836f, 89.619f);
 8003230:	ed9f 1a7b 	vldr	s2, [pc, #492]	@ 8003420 <_ZN18TestCoordinateInitC1Ev+0x428>
 8003234:	eddf 0a7b 	vldr	s1, [pc, #492]	@ 8003424 <_ZN18TestCoordinateInitC1Ev+0x42c>
 8003238:	ed9f 0a7b 	vldr	s0, [pc, #492]	@ 8003428 <_ZN18TestCoordinateInitC1Ev+0x430>
 800323c:	f7ff fec0 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.178264f, 113.277517f, 95.651f);
 8003240:	ed9f 1a7a 	vldr	s2, [pc, #488]	@ 800342c <_ZN18TestCoordinateInitC1Ev+0x434>
 8003244:	eddf 0a7a 	vldr	s1, [pc, #488]	@ 8003430 <_ZN18TestCoordinateInitC1Ev+0x438>
 8003248:	ed9f 0a7a 	vldr	s0, [pc, #488]	@ 8003434 <_ZN18TestCoordinateInitC1Ev+0x43c>
 800324c:	f7ff feb8 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.178298f, 113.278313f, 97.996f);
 8003250:	ed9f 1a79 	vldr	s2, [pc, #484]	@ 8003438 <_ZN18TestCoordinateInitC1Ev+0x440>
 8003254:	eddf 0a79 	vldr	s1, [pc, #484]	@ 800343c <_ZN18TestCoordinateInitC1Ev+0x444>
 8003258:	ed9f 0a79 	vldr	s0, [pc, #484]	@ 8003440 <_ZN18TestCoordinateInitC1Ev+0x448>
 800325c:	f7ff feb0 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
        add(23.178453f, 113.279315f, 131.425f);
 8003260:	ed9f 1a78 	vldr	s2, [pc, #480]	@ 8003444 <_ZN18TestCoordinateInitC1Ev+0x44c>
 8003264:	eddf 0a78 	vldr	s1, [pc, #480]	@ 8003448 <_ZN18TestCoordinateInitC1Ev+0x450>
 8003268:	ed9f 0a78 	vldr	s0, [pc, #480]	@ 800344c <_ZN18TestCoordinateInitC1Ev+0x454>
 800326c:	f7ff fea8 	bl	8002fc0 <_ZN18TestCoordinateInit3addEfff>
    }
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	4618      	mov	r0, r3
 8003274:	3708      	adds	r7, #8
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}
 800327a:	bf00      	nop
 800327c:	41103958 	.word	0x41103958
 8003280:	42e28866 	.word	0x42e28866
 8003284:	41b9797e 	.word	0x41b9797e
 8003288:	41219db2 	.word	0x41219db2
 800328c:	42e288fb 	.word	0x42e288fb
 8003290:	41b97841 	.word	0x41b97841
 8003294:	41313f7d 	.word	0x41313f7d
 8003298:	42e28941 	.word	0x42e28941
 800329c:	41b977b5 	.word	0x41b977b5
 80032a0:	4148147b 	.word	0x4148147b
 80032a4:	42e289de 	.word	0x42e289de
 80032a8:	41b97665 	.word	0x41b97665
 80032ac:	418b6a7f 	.word	0x418b6a7f
 80032b0:	42e28adb 	.word	0x42e28adb
 80032b4:	41b9748f 	.word	0x41b9748f
 80032b8:	4197a3d7 	.word	0x4197a3d7
 80032bc:	42e28b5e 	.word	0x42e28b5e
 80032c0:	41b974bd 	.word	0x41b974bd
 80032c4:	418ec6a8 	.word	0x418ec6a8
 80032c8:	42e28b71 	.word	0x42e28b71
 80032cc:	41b97678 	.word	0x41b97678
 80032d0:	418178d5 	.word	0x418178d5
 80032d4:	42e28b42 	.word	0x42e28b42
 80032d8:	41b977ca 	.word	0x41b977ca
 80032dc:	418ab646 	.word	0x418ab646
 80032e0:	42e28b6e 	.word	0x42e28b6e
 80032e4:	41b9790c 	.word	0x41b9790c
 80032e8:	418ac28f 	.word	0x418ac28f
 80032ec:	42e28bab 	.word	0x42e28bab
 80032f0:	41b979af 	.word	0x41b979af
 80032f4:	4192b021 	.word	0x4192b021
 80032f8:	42e28bd3 	.word	0x42e28bd3
 80032fc:	41b97a2c 	.word	0x41b97a2c
 8003300:	41b6ed91 	.word	0x41b6ed91
 8003304:	42e28c16 	.word	0x42e28c16
 8003308:	41b97a61 	.word	0x41b97a61
 800330c:	41c55e35 	.word	0x41c55e35
 8003310:	42e28c57 	.word	0x42e28c57
 8003314:	41b979e1 	.word	0x41b979e1
 8003318:	41c128f6 	.word	0x41c128f6
 800331c:	42e28c65 	.word	0x42e28c65
 8003320:	41b97a01 	.word	0x41b97a01
 8003324:	41cddf3b 	.word	0x41cddf3b
 8003328:	42e28c46 	.word	0x42e28c46
 800332c:	41b979fb 	.word	0x41b979fb
 8003330:	419f5604 	.word	0x419f5604
 8003334:	42e28c28 	.word	0x42e28c28
 8003338:	41b97865 	.word	0x41b97865
 800333c:	419f999a 	.word	0x419f999a
 8003340:	42e28c04 	.word	0x42e28c04
 8003344:	41b9768e 	.word	0x41b9768e
 8003348:	41aedd2f 	.word	0x41aedd2f
 800334c:	42e28bd6 	.word	0x42e28bd6
 8003350:	41b97425 	.word	0x41b97425
 8003354:	41e5645a 	.word	0x41e5645a
 8003358:	42e28bf0 	.word	0x42e28bf0
 800335c:	41b97360 	.word	0x41b97360
 8003360:	41a70000 	.word	0x41a70000
 8003364:	42e28bff 	.word	0x42e28bff
 8003368:	41b97220 	.word	0x41b97220
 800336c:	42114ac1 	.word	0x42114ac1
 8003370:	42e28c0a 	.word	0x42e28c0a
 8003374:	41b97143 	.word	0x41b97143
 8003378:	421179db 	.word	0x421179db
 800337c:	42e28bfd 	.word	0x42e28bfd
 8003380:	41b97036 	.word	0x41b97036
 8003384:	41edbe77 	.word	0x41edbe77
 8003388:	42e28c15 	.word	0x42e28c15
 800338c:	41b96f7c 	.word	0x41b96f7c
 8003390:	4214c189 	.word	0x4214c189
 8003394:	42e28c4c 	.word	0x42e28c4c
 8003398:	41b96f80 	.word	0x41b96f80
 800339c:	4209e148 	.word	0x4209e148
 80033a0:	42e28c81 	.word	0x42e28c81
 80033a4:	41b96fd4 	.word	0x41b96fd4
 80033a8:	420526e9 	.word	0x420526e9
 80033ac:	42e28cc3 	.word	0x42e28cc3
 80033b0:	41b97044 	.word	0x41b97044
 80033b4:	4201e24e 	.word	0x4201e24e
 80033b8:	42e28cfa 	.word	0x42e28cfa
 80033bc:	41b97087 	.word	0x41b97087
 80033c0:	41daf9db 	.word	0x41daf9db
 80033c4:	42e28d19 	.word	0x42e28d19
 80033c8:	41b96fd1 	.word	0x41b96fd1
 80033cc:	41bf0c4a 	.word	0x41bf0c4a
 80033d0:	42e28cce 	.word	0x42e28cce
 80033d4:	41b96e84 	.word	0x41b96e84
 80033d8:	41bf45a2 	.word	0x41bf45a2
 80033dc:	42e28cbf 	.word	0x42e28cbf
 80033e0:	41b96da2 	.word	0x41b96da2
 80033e4:	41cab439 	.word	0x41cab439
 80033e8:	42e28ccd 	.word	0x42e28ccd
 80033ec:	41b96c0c 	.word	0x41b96c0c
 80033f0:	4201ac08 	.word	0x4201ac08
 80033f4:	42e28ce3 	.word	0x42e28ce3
 80033f8:	41b96c00 	.word	0x41b96c00
 80033fc:	424cbc6a 	.word	0x424cbc6a
 8003400:	42e28cff 	.word	0x42e28cff
 8003404:	41b96cf3 	.word	0x41b96cf3
 8003408:	42883be7 	.word	0x42883be7
 800340c:	42e28d3d 	.word	0x42e28d3d
 8003410:	41b96d01 	.word	0x41b96d01
 8003414:	42a7cf5c 	.word	0x42a7cf5c
 8003418:	42e28d71 	.word	0x42e28d71
 800341c:	41b96d46 	.word	0x41b96d46
 8003420:	42b33cee 	.word	0x42b33cee
 8003424:	42e28dbd 	.word	0x42e28dbd
 8003428:	41b96def 	.word	0x41b96def
 800342c:	42bf4d50 	.word	0x42bf4d50
 8003430:	42e28e17 	.word	0x42e28e17
 8003434:	41b96d16 	.word	0x41b96d16
 8003438:	42c3fdf4 	.word	0x42c3fdf4
 800343c:	42e28e7f 	.word	0x42e28e7f
 8003440:	41b96d28 	.word	0x41b96d28
 8003444:	43036ccd 	.word	0x43036ccd
 8003448:	42e28f02 	.word	0x42e28f02
 800344c:	41b96d79 	.word	0x41b96d79

08003450 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE9push_backERKS0_>:
       *  done in constant time if the %vector has preallocated space
       *  available.
       */
      _GLIBCXX20_CONSTEXPR
      void
      push_back(const value_type& __x)
 8003450:	b590      	push	{r4, r7, lr}
 8003452:	b089      	sub	sp, #36	@ 0x24
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
 8003458:	6039      	str	r1, [r7, #0]
      {
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	685a      	ldr	r2, [r3, #4]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	689b      	ldr	r3, [r3, #8]
 8003462:	429a      	cmp	r2, r3
 8003464:	d026      	beq.n	80034b4 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE9push_backERKS0_+0x64>
	  {
	    _GLIBCXX_ASAN_ANNOTATE_GROW(1);
	    _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 8003466:	687a      	ldr	r2, [r7, #4]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	685b      	ldr	r3, [r3, #4]
 800346c:	61fa      	str	r2, [r7, #28]
 800346e:	61bb      	str	r3, [r7, #24]
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	617b      	str	r3, [r7, #20]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 8003474:	6978      	ldr	r0, [r7, #20]
 8003476:	f000 f935 	bl	80036e4 <_ZSt7forwardIRK14RawCoordinatesEOT_RNSt16remove_referenceIS3_E4typeE>
 800347a:	4602      	mov	r2, r0
 800347c:	69fb      	ldr	r3, [r7, #28]
 800347e:	613b      	str	r3, [r7, #16]
 8003480:	69bb      	ldr	r3, [r7, #24]
 8003482:	60fb      	str	r3, [r7, #12]
 8003484:	60ba      	str	r2, [r7, #8]
      template<typename _Up, typename... _Args>
	__attribute__((__always_inline__))
	void
	construct(_Up* __p, _Args&&... __args)
	noexcept(std::is_nothrow_constructible<_Up, _Args...>::value)
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	4619      	mov	r1, r3
 800348a:	200c      	movs	r0, #12
 800348c:	f7ff fd8c 	bl	8002fa8 <_ZnwjPv>
 8003490:	4604      	mov	r4, r0
 8003492:	68b8      	ldr	r0, [r7, #8]
 8003494:	f000 f926 	bl	80036e4 <_ZSt7forwardIRK14RawCoordinatesEOT_RNSt16remove_referenceIS3_E4typeE>
 8003498:	4602      	mov	r2, r0
 800349a:	4623      	mov	r3, r4
 800349c:	ca07      	ldmia	r2, {r0, r1, r2}
 800349e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80034a2:	bf00      	nop
	}
 80034a4:	bf00      	nop
				     __x);
	    ++this->_M_impl._M_finish;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	f103 020c 	add.w	r2, r3, #12
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	605a      	str	r2, [r3, #4]
	    _GLIBCXX_ASAN_ANNOTATE_GREW(1);
	  }
	else
	  _M_realloc_insert(end(), __x);
      }
 80034b2:	e008      	b.n	80034c6 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE9push_backERKS0_+0x76>
	  _M_realloc_insert(end(), __x);
 80034b4:	6878      	ldr	r0, [r7, #4]
 80034b6:	f000 f80a 	bl	80034ce <_ZNSt6vectorI14RawCoordinatesSaIS0_EE3endEv>
 80034ba:	4603      	mov	r3, r0
 80034bc:	683a      	ldr	r2, [r7, #0]
 80034be:	4619      	mov	r1, r3
 80034c0:	6878      	ldr	r0, [r7, #4]
 80034c2:	f000 f82b 	bl	800351c <_ZNSt6vectorI14RawCoordinatesSaIS0_EE17_M_realloc_insertIJRKS0_EEEvN9__gnu_cxx17__normal_iteratorIPS0_S2_EEDpOT_>
      }
 80034c6:	bf00      	nop
 80034c8:	3724      	adds	r7, #36	@ 0x24
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd90      	pop	{r4, r7, pc}

080034ce <_ZNSt6vectorI14RawCoordinatesSaIS0_EE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 80034ce:	b580      	push	{r7, lr}
 80034d0:	b084      	sub	sp, #16
 80034d2:	af00      	add	r7, sp, #0
 80034d4:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	1d1a      	adds	r2, r3, #4
 80034da:	f107 030c 	add.w	r3, r7, #12
 80034de:	4611      	mov	r1, r2
 80034e0:	4618      	mov	r0, r3
 80034e2:	f000 f90a 	bl	80036fa <_ZN9__gnu_cxx17__normal_iteratorIP14RawCoordinatesSt6vectorIS1_SaIS1_EEEC1ERKS2_>
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	4618      	mov	r0, r3
 80034ea:	3710      	adds	r7, #16
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bd80      	pop	{r7, pc}

080034f0 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE15_S_use_relocateEv>:
      _S_use_relocate()
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b082      	sub	sp, #8
 80034f4:	af00      	add	r7, sp, #0
	return _S_nothrow_relocate(__is_move_insertable<_Tp_alloc_type>{});
 80034f6:	4618      	mov	r0, r3
 80034f8:	f000 f805 	bl	8003506 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>
 80034fc:	4603      	mov	r3, r0
      }
 80034fe:	4618      	mov	r0, r3
 8003500:	3708      	adds	r7, #8
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}

08003506 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE19_S_nothrow_relocateESt17integral_constantIbLb1EE>:
      _S_nothrow_relocate(true_type)
 8003506:	b480      	push	{r7}
 8003508:	b083      	sub	sp, #12
 800350a:	af00      	add	r7, sp, #0
 800350c:	7138      	strb	r0, [r7, #4]
					  std::declval<_Tp_alloc_type&>()));
 800350e:	2301      	movs	r3, #1
      }
 8003510:	4618      	mov	r0, r3
 8003512:	370c      	adds	r7, #12
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr

0800351c <_ZNSt6vectorI14RawCoordinatesSaIS0_EE17_M_realloc_insertIJRKS0_EEEvN9__gnu_cxx17__normal_iteratorIPS0_S2_EEDpOT_>:
#if __cplusplus >= 201103L
  template<typename _Tp, typename _Alloc>
    template<typename... _Args>
      _GLIBCXX20_CONSTEXPR
      void
      vector<_Tp, _Alloc>::
 800351c:	b5b0      	push	{r4, r5, r7, lr}
 800351e:	b094      	sub	sp, #80	@ 0x50
 8003520:	af00      	add	r7, sp, #0
 8003522:	60f8      	str	r0, [r7, #12]
 8003524:	60b9      	str	r1, [r7, #8]
 8003526:	607a      	str	r2, [r7, #4]
    vector<_Tp, _Alloc>::
    _M_realloc_insert(iterator __position, const _Tp& __x)
#endif
    {
      const size_type __len =
	_M_check_len(size_type(1), "vector::_M_realloc_insert");
 8003528:	4a6c      	ldr	r2, [pc, #432]	@ (80036dc <_ZNSt6vectorI14RawCoordinatesSaIS0_EE17_M_realloc_insertIJRKS0_EEEvN9__gnu_cxx17__normal_iteratorIPS0_S2_EEDpOT_+0x1c0>)
 800352a:	2101      	movs	r1, #1
 800352c:	68f8      	ldr	r0, [r7, #12]
 800352e:	f000 f8f4 	bl	800371a <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE12_M_check_lenEjPKc>
 8003532:	64b8      	str	r0, [r7, #72]	@ 0x48
      pointer __old_start = this->_M_impl._M_start;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	647b      	str	r3, [r7, #68]	@ 0x44
      pointer __old_finish = this->_M_impl._M_finish;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	643b      	str	r3, [r7, #64]	@ 0x40
      const size_type __elems_before = __position - begin();
 8003540:	68f8      	ldr	r0, [r7, #12]
 8003542:	f000 f931 	bl	80037a8 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE5beginEv>
 8003546:	4603      	mov	r3, r0
 8003548:	613b      	str	r3, [r7, #16]
 800354a:	f107 0210 	add.w	r2, r7, #16
 800354e:	f107 0308 	add.w	r3, r7, #8
 8003552:	4611      	mov	r1, r2
 8003554:	4618      	mov	r0, r3
 8003556:	f000 f937 	bl	80037c8 <_ZN9__gnu_cxxmiIP14RawCoordinatesSt6vectorIS1_SaIS1_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS9_SC_>
 800355a:	4603      	mov	r3, r0
 800355c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      pointer __new_start(this->_M_allocate(__len));
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8003562:	4618      	mov	r0, r3
 8003564:	f000 f94a 	bl	80037fc <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE11_M_allocateEj>
 8003568:	63b8      	str	r0, [r7, #56]	@ 0x38
      pointer __new_finish(__new_start);
 800356a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800356c:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  // The order of the three operations is dictated by the C++11
	  // case, where the moves could alter a new element belonging
	  // to the existing vector.  This is an issue only for callers
	  // taking the element by lvalue ref (see last bullet of C++11
	  // [res.on.arguments]).
	  _Alloc_traits::construct(this->_M_impl,
 800356e:	68fd      	ldr	r5, [r7, #12]
				   __new_start + __elems_before,
 8003570:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003572:	4613      	mov	r3, r2
 8003574:	005b      	lsls	r3, r3, #1
 8003576:	4413      	add	r3, r2
 8003578:	009b      	lsls	r3, r3, #2
 800357a:	461a      	mov	r2, r3
	  _Alloc_traits::construct(this->_M_impl,
 800357c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800357e:	189c      	adds	r4, r3, r2
 8003580:	6878      	ldr	r0, [r7, #4]
 8003582:	f000 f8af 	bl	80036e4 <_ZSt7forwardIRK14RawCoordinatesEOT_RNSt16remove_referenceIS3_E4typeE>
 8003586:	4603      	mov	r3, r0
 8003588:	637d      	str	r5, [r7, #52]	@ 0x34
 800358a:	633c      	str	r4, [r7, #48]	@ 0x30
 800358c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  __a.construct(__p, std::forward<_Args>(__args)...);
 800358e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003590:	f000 f8a8 	bl	80036e4 <_ZSt7forwardIRK14RawCoordinatesEOT_RNSt16remove_referenceIS3_E4typeE>
 8003594:	4602      	mov	r2, r0
 8003596:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003598:	62bb      	str	r3, [r7, #40]	@ 0x28
 800359a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800359c:	627b      	str	r3, [r7, #36]	@ 0x24
 800359e:	623a      	str	r2, [r7, #32]
 80035a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035a2:	4619      	mov	r1, r3
 80035a4:	200c      	movs	r0, #12
 80035a6:	f7ff fcff 	bl	8002fa8 <_ZnwjPv>
 80035aa:	4604      	mov	r4, r0
 80035ac:	6a38      	ldr	r0, [r7, #32]
 80035ae:	f000 f899 	bl	80036e4 <_ZSt7forwardIRK14RawCoordinatesEOT_RNSt16remove_referenceIS3_E4typeE>
 80035b2:	4602      	mov	r2, r0
 80035b4:	4623      	mov	r3, r4
 80035b6:	ca07      	ldmia	r2, {r0, r1, r2}
 80035b8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80035bc:	bf00      	nop
	}
 80035be:	bf00      	nop
#if __cplusplus >= 201103L
				   std::forward<_Args>(__args)...);
#else
				   __x);
#endif
	  __new_finish = pointer();
 80035c0:	2300      	movs	r3, #0
 80035c2:	64fb      	str	r3, [r7, #76]	@ 0x4c

#if __cplusplus >= 201103L
	  if _GLIBCXX17_CONSTEXPR (_S_use_relocate())
 80035c4:	f7ff ff94 	bl	80034f0 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE15_S_use_relocateEv>
 80035c8:	4603      	mov	r3, r0
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d027      	beq.n	800361e <_ZNSt6vectorI14RawCoordinatesSaIS0_EE17_M_realloc_insertIJRKS0_EEEvN9__gnu_cxx17__normal_iteratorIPS0_S2_EEDpOT_+0x102>
	    {
	      __new_finish = _S_relocate(__old_start, __position.base(),
 80035ce:	f107 0308 	add.w	r3, r7, #8
 80035d2:	4618      	mov	r0, r3
 80035d4:	f000 f93f 	bl	8003856 <_ZNK9__gnu_cxx17__normal_iteratorIP14RawCoordinatesSt6vectorIS1_SaIS1_EEE4baseEv>
 80035d8:	4603      	mov	r3, r0
 80035da:	681c      	ldr	r4, [r3, #0]
					 __new_start, _M_get_Tp_allocator());
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	4618      	mov	r0, r3
 80035e0:	f7ff fcac 	bl	8002f3c <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE19_M_get_Tp_allocatorEv>
 80035e4:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__old_start, __position.base(),
 80035e6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80035e8:	4621      	mov	r1, r4
 80035ea:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 80035ec:	f000 f91f 	bl	800382e <_ZNSt6vectorI14RawCoordinatesSaIS0_EE11_S_relocateEPS0_S3_S3_RS1_>
 80035f0:	64f8      	str	r0, [r7, #76]	@ 0x4c

	      ++__new_finish;
 80035f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80035f4:	330c      	adds	r3, #12
 80035f6:	64fb      	str	r3, [r7, #76]	@ 0x4c

	      __new_finish = _S_relocate(__position.base(), __old_finish,
 80035f8:	f107 0308 	add.w	r3, r7, #8
 80035fc:	4618      	mov	r0, r3
 80035fe:	f000 f92a 	bl	8003856 <_ZNK9__gnu_cxx17__normal_iteratorIP14RawCoordinatesSt6vectorIS1_SaIS1_EEE4baseEv>
 8003602:	4603      	mov	r3, r0
 8003604:	681c      	ldr	r4, [r3, #0]
					 __new_finish, _M_get_Tp_allocator());
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	4618      	mov	r0, r3
 800360a:	f7ff fc97 	bl	8002f3c <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE19_M_get_Tp_allocatorEv>
 800360e:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8003610:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003612:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003614:	4620      	mov	r0, r4
 8003616:	f000 f90a 	bl	800382e <_ZNSt6vectorI14RawCoordinatesSaIS0_EE11_S_relocateEPS0_S3_S3_RS1_>
 800361a:	64f8      	str	r0, [r7, #76]	@ 0x4c
 800361c:	e026      	b.n	800366c <_ZNSt6vectorI14RawCoordinatesSaIS0_EE17_M_realloc_insertIJRKS0_EEEvN9__gnu_cxx17__normal_iteratorIPS0_S2_EEDpOT_+0x150>
	  else
#endif
	    {
	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__old_start, __position.base(),
 800361e:	f107 0308 	add.w	r3, r7, #8
 8003622:	4618      	mov	r0, r3
 8003624:	f000 f917 	bl	8003856 <_ZNK9__gnu_cxx17__normal_iteratorIP14RawCoordinatesSt6vectorIS1_SaIS1_EEE4baseEv>
 8003628:	4603      	mov	r3, r0
 800362a:	681c      	ldr	r4, [r3, #0]
		 __new_start, _M_get_Tp_allocator());
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	4618      	mov	r0, r3
 8003630:	f7ff fc84 	bl	8002f3c <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE19_M_get_Tp_allocatorEv>
 8003634:	4603      	mov	r3, r0
		(__old_start, __position.base(),
 8003636:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003638:	4621      	mov	r1, r4
 800363a:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800363c:	f000 f916 	bl	800386c <_ZSt34__uninitialized_move_if_noexcept_aIP14RawCoordinatesS1_SaIS0_EET0_T_S4_S3_RT1_>
 8003640:	64f8      	str	r0, [r7, #76]	@ 0x4c

	      ++__new_finish;
 8003642:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003644:	330c      	adds	r3, #12
 8003646:	64fb      	str	r3, [r7, #76]	@ 0x4c

	      __new_finish
		= std::__uninitialized_move_if_noexcept_a
		(__position.base(), __old_finish,
 8003648:	f107 0308 	add.w	r3, r7, #8
 800364c:	4618      	mov	r0, r3
 800364e:	f000 f902 	bl	8003856 <_ZNK9__gnu_cxx17__normal_iteratorIP14RawCoordinatesSt6vectorIS1_SaIS1_EEE4baseEv>
 8003652:	4603      	mov	r3, r0
 8003654:	681c      	ldr	r4, [r3, #0]
		 __new_finish, _M_get_Tp_allocator());
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	4618      	mov	r0, r3
 800365a:	f7ff fc6f 	bl	8002f3c <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE19_M_get_Tp_allocatorEv>
 800365e:	4603      	mov	r3, r0
		(__position.base(), __old_finish,
 8003660:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003662:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003664:	4620      	mov	r0, r4
 8003666:	f000 f901 	bl	800386c <_ZSt34__uninitialized_move_if_noexcept_aIP14RawCoordinatesS1_SaIS0_EET0_T_S4_S3_RT1_>
 800366a:	64f8      	str	r0, [r7, #76]	@ 0x4c
	    std::_Destroy(__new_start, __new_finish, _M_get_Tp_allocator());
	  _M_deallocate(__new_start, __len);
	  __throw_exception_again;
	}
#if __cplusplus >= 201103L
      if _GLIBCXX17_CONSTEXPR (!_S_use_relocate())
 800366c:	f7ff ff40 	bl	80034f0 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE15_S_use_relocateEv>
 8003670:	4603      	mov	r3, r0
 8003672:	f083 0301 	eor.w	r3, r3, #1
 8003676:	b2db      	uxtb	r3, r3
 8003678:	2b00      	cmp	r3, #0
 800367a:	d00e      	beq.n	800369a <_ZNSt6vectorI14RawCoordinatesSaIS0_EE17_M_realloc_insertIJRKS0_EEEvN9__gnu_cxx17__normal_iteratorIPS0_S2_EEDpOT_+0x17e>
#endif
	std::_Destroy(__old_start, __old_finish, _M_get_Tp_allocator());
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	4618      	mov	r0, r3
 8003680:	f7ff fc5c 	bl	8002f3c <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE19_M_get_Tp_allocatorEv>
 8003684:	4602      	mov	r2, r0
 8003686:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003688:	61fb      	str	r3, [r7, #28]
 800368a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800368c:	61bb      	str	r3, [r7, #24]
 800368e:	617a      	str	r2, [r7, #20]
      std::_Destroy(__first, __last);
 8003690:	69b9      	ldr	r1, [r7, #24]
 8003692:	69f8      	ldr	r0, [r7, #28]
 8003694:	f7ff fc5d 	bl	8002f52 <_ZSt8_DestroyIP14RawCoordinatesEvT_S2_>
    }
 8003698:	bf00      	nop
      _GLIBCXX_ASAN_ANNOTATE_REINIT;
      _M_deallocate(__old_start,
 800369a:	68f8      	ldr	r0, [r7, #12]
		    this->_M_impl._M_end_of_storage - __old_start);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	689a      	ldr	r2, [r3, #8]
 80036a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80036a2:	1ad3      	subs	r3, r2, r3
 80036a4:	109b      	asrs	r3, r3, #2
 80036a6:	4a0e      	ldr	r2, [pc, #56]	@ (80036e0 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE17_M_realloc_insertIJRKS0_EEEvN9__gnu_cxx17__normal_iteratorIPS0_S2_EEDpOT_+0x1c4>)
 80036a8:	fb02 f303 	mul.w	r3, r2, r3
      _M_deallocate(__old_start,
 80036ac:	461a      	mov	r2, r3
 80036ae:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80036b0:	f7ff fc2b 	bl	8002f0a <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE13_M_deallocateEPS0_j>
      this->_M_impl._M_start = __new_start;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80036b8:	601a      	str	r2, [r3, #0]
      this->_M_impl._M_finish = __new_finish;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80036be:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 80036c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80036c2:	4613      	mov	r3, r2
 80036c4:	005b      	lsls	r3, r3, #1
 80036c6:	4413      	add	r3, r2
 80036c8:	009b      	lsls	r3, r3, #2
 80036ca:	461a      	mov	r2, r3
 80036cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036ce:	441a      	add	r2, r3
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	609a      	str	r2, [r3, #8]
    }
 80036d4:	bf00      	nop
 80036d6:	3750      	adds	r7, #80	@ 0x50
 80036d8:	46bd      	mov	sp, r7
 80036da:	bdb0      	pop	{r4, r5, r7, pc}
 80036dc:	0801691c 	.word	0x0801691c
 80036e0:	aaaaaaab 	.word	0xaaaaaaab

080036e4 <_ZSt7forwardIRK14RawCoordinatesEOT_RNSt16remove_referenceIS3_E4typeE>:
   *  This function is used to implement "perfect forwarding".
   */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr _Tp&&
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	4618      	mov	r0, r3
 80036f0:	370c      	adds	r7, #12
 80036f2:	46bd      	mov	sp, r7
 80036f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f8:	4770      	bx	lr

080036fa <_ZN9__gnu_cxx17__normal_iteratorIP14RawCoordinatesSt6vectorIS1_SaIS1_EEEC1ERKS2_>:

      _GLIBCXX_CONSTEXPR __normal_iterator() _GLIBCXX_NOEXCEPT
      : _M_current(_Iterator()) { }

      explicit _GLIBCXX20_CONSTEXPR
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 80036fa:	b480      	push	{r7}
 80036fc:	b083      	sub	sp, #12
 80036fe:	af00      	add	r7, sp, #0
 8003700:	6078      	str	r0, [r7, #4]
 8003702:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	601a      	str	r2, [r3, #0]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	4618      	mov	r0, r3
 8003710:	370c      	adds	r7, #12
 8003712:	46bd      	mov	sp, r7
 8003714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003718:	4770      	bx	lr

0800371a <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE12_M_check_lenEjPKc>:
#endif

      // Called by _M_fill_insert, _M_insert_aux etc.
      _GLIBCXX20_CONSTEXPR
      size_type
      _M_check_len(size_type __n, const char* __s) const
 800371a:	b590      	push	{r4, r7, lr}
 800371c:	b087      	sub	sp, #28
 800371e:	af00      	add	r7, sp, #0
 8003720:	60f8      	str	r0, [r7, #12]
 8003722:	60b9      	str	r1, [r7, #8]
 8003724:	607a      	str	r2, [r7, #4]
      {
	if (max_size() - size() < __n)
 8003726:	68f8      	ldr	r0, [r7, #12]
 8003728:	f000 f8cd 	bl	80038c6 <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE8max_sizeEv>
 800372c:	4604      	mov	r4, r0
 800372e:	68f8      	ldr	r0, [r7, #12]
 8003730:	f7ff fbb6 	bl	8002ea0 <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE4sizeEv>
 8003734:	4603      	mov	r3, r0
 8003736:	1ae2      	subs	r2, r4, r3
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	429a      	cmp	r2, r3
 800373c:	bf34      	ite	cc
 800373e:	2301      	movcc	r3, #1
 8003740:	2300      	movcs	r3, #0
 8003742:	b2db      	uxtb	r3, r3
 8003744:	2b00      	cmp	r3, #0
 8003746:	d002      	beq.n	800374e <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE12_M_check_lenEjPKc+0x34>
	  __throw_length_error(__N(__s));
 8003748:	6878      	ldr	r0, [r7, #4]
 800374a:	f00e fa1e 	bl	8011b8a <_ZSt20__throw_length_errorPKc>

	const size_type __len = size() + (std::max)(size(), __n);
 800374e:	68f8      	ldr	r0, [r7, #12]
 8003750:	f7ff fba6 	bl	8002ea0 <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE4sizeEv>
 8003754:	4604      	mov	r4, r0
 8003756:	68f8      	ldr	r0, [r7, #12]
 8003758:	f7ff fba2 	bl	8002ea0 <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE4sizeEv>
 800375c:	4603      	mov	r3, r0
 800375e:	613b      	str	r3, [r7, #16]
 8003760:	f107 0208 	add.w	r2, r7, #8
 8003764:	f107 0310 	add.w	r3, r7, #16
 8003768:	4611      	mov	r1, r2
 800376a:	4618      	mov	r0, r3
 800376c:	f000 f8bc 	bl	80038e8 <_ZSt3maxIjERKT_S2_S2_>
 8003770:	4603      	mov	r3, r0
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4423      	add	r3, r4
 8003776:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 8003778:	68f8      	ldr	r0, [r7, #12]
 800377a:	f7ff fb91 	bl	8002ea0 <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE4sizeEv>
 800377e:	4602      	mov	r2, r0
 8003780:	697b      	ldr	r3, [r7, #20]
 8003782:	4293      	cmp	r3, r2
 8003784:	d306      	bcc.n	8003794 <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE12_M_check_lenEjPKc+0x7a>
 8003786:	68f8      	ldr	r0, [r7, #12]
 8003788:	f000 f89d 	bl	80038c6 <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE8max_sizeEv>
 800378c:	4602      	mov	r2, r0
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	4293      	cmp	r3, r2
 8003792:	d904      	bls.n	800379e <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE12_M_check_lenEjPKc+0x84>
 8003794:	68f8      	ldr	r0, [r7, #12]
 8003796:	f000 f896 	bl	80038c6 <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE8max_sizeEv>
 800379a:	4603      	mov	r3, r0
 800379c:	e000      	b.n	80037a0 <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE12_M_check_lenEjPKc+0x86>
 800379e:	697b      	ldr	r3, [r7, #20]
      }
 80037a0:	4618      	mov	r0, r3
 80037a2:	371c      	adds	r7, #28
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd90      	pop	{r4, r7, pc}

080037a8 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b084      	sub	sp, #16
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 80037b0:	687a      	ldr	r2, [r7, #4]
 80037b2:	f107 030c 	add.w	r3, r7, #12
 80037b6:	4611      	mov	r1, r2
 80037b8:	4618      	mov	r0, r3
 80037ba:	f7ff ff9e 	bl	80036fa <_ZN9__gnu_cxx17__normal_iteratorIP14RawCoordinatesSt6vectorIS1_SaIS1_EEEC1ERKS2_>
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	4618      	mov	r0, r3
 80037c2:	3710      	adds	r7, #16
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}

080037c8 <_ZN9__gnu_cxxmiIP14RawCoordinatesSt6vectorIS1_SaIS1_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS9_SC_>:
    { return __lhs.base() - __rhs.base(); }

  template<typename _Iterator, typename _Container>
    _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
    inline typename __normal_iterator<_Iterator, _Container>::difference_type
    operator-(const __normal_iterator<_Iterator, _Container>& __lhs,
 80037c8:	b590      	push	{r4, r7, lr}
 80037ca:	b083      	sub	sp, #12
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
 80037d0:	6039      	str	r1, [r7, #0]
	      const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() - __rhs.base(); }
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f000 f83f 	bl	8003856 <_ZNK9__gnu_cxx17__normal_iteratorIP14RawCoordinatesSt6vectorIS1_SaIS1_EEE4baseEv>
 80037d8:	4603      	mov	r3, r0
 80037da:	681c      	ldr	r4, [r3, #0]
 80037dc:	6838      	ldr	r0, [r7, #0]
 80037de:	f000 f83a 	bl	8003856 <_ZNK9__gnu_cxx17__normal_iteratorIP14RawCoordinatesSt6vectorIS1_SaIS1_EEE4baseEv>
 80037e2:	4603      	mov	r3, r0
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	1ae3      	subs	r3, r4, r3
 80037e8:	109b      	asrs	r3, r3, #2
 80037ea:	4a03      	ldr	r2, [pc, #12]	@ (80037f8 <_ZN9__gnu_cxxmiIP14RawCoordinatesSt6vectorIS1_SaIS1_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKS9_SC_+0x30>)
 80037ec:	fb02 f303 	mul.w	r3, r2, r3
 80037f0:	4618      	mov	r0, r3
 80037f2:	370c      	adds	r7, #12
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd90      	pop	{r4, r7, pc}
 80037f8:	aaaaaaab 	.word	0xaaaaaaab

080037fc <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE11_M_allocateEj>:
      _M_allocate(size_t __n)
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b084      	sub	sp, #16
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
 8003804:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d00b      	beq.n	8003824 <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE11_M_allocateEj+0x28>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	60fb      	str	r3, [r7, #12]
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	60bb      	str	r3, [r7, #8]
      { return __a.allocate(__n); }
 8003814:	2200      	movs	r2, #0
 8003816:	68b9      	ldr	r1, [r7, #8]
 8003818:	68f8      	ldr	r0, [r7, #12]
 800381a:	f000 f8d7 	bl	80039cc <_ZNSt15__new_allocatorI14RawCoordinatesE8allocateEjPKv>
 800381e:	4603      	mov	r3, r0
 8003820:	bf00      	nop
 8003822:	e000      	b.n	8003826 <_ZNSt12_Vector_baseI14RawCoordinatesSaIS0_EE11_M_allocateEj+0x2a>
 8003824:	2300      	movs	r3, #0
      }
 8003826:	4618      	mov	r0, r3
 8003828:	3710      	adds	r7, #16
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}

0800382e <_ZNSt6vectorI14RawCoordinatesSaIS0_EE11_S_relocateEPS0_S3_S3_RS1_>:
      _S_relocate(pointer __first, pointer __last, pointer __result,
 800382e:	b590      	push	{r4, r7, lr}
 8003830:	b087      	sub	sp, #28
 8003832:	af02      	add	r7, sp, #8
 8003834:	60f8      	str	r0, [r7, #12]
 8003836:	60b9      	str	r1, [r7, #8]
 8003838:	607a      	str	r2, [r7, #4]
 800383a:	603b      	str	r3, [r7, #0]
	return _S_do_relocate(__first, __last, __result, __alloc, __do_it{});
 800383c:	f88d 4000 	strb.w	r4, [sp]
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	687a      	ldr	r2, [r7, #4]
 8003844:	68b9      	ldr	r1, [r7, #8]
 8003846:	68f8      	ldr	r0, [r7, #12]
 8003848:	f000 f862 	bl	8003910 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE14_S_do_relocateEPS0_S3_S3_RS1_St17integral_constantIbLb1EE>
 800384c:	4603      	mov	r3, r0
      }
 800384e:	4618      	mov	r0, r3
 8003850:	3714      	adds	r7, #20
 8003852:	46bd      	mov	sp, r7
 8003854:	bd90      	pop	{r4, r7, pc}

08003856 <_ZNK9__gnu_cxx17__normal_iteratorIP14RawCoordinatesSt6vectorIS1_SaIS1_EEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8003856:	b480      	push	{r7}
 8003858:	b083      	sub	sp, #12
 800385a:	af00      	add	r7, sp, #0
 800385c:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	4618      	mov	r0, r3
 8003862:	370c      	adds	r7, #12
 8003864:	46bd      	mov	sp, r7
 8003866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386a:	4770      	bx	lr

0800386c <_ZSt34__uninitialized_move_if_noexcept_aIP14RawCoordinatesS1_SaIS0_EET0_T_S4_S3_RT1_>:

  template<typename _InputIterator, typename _ForwardIterator,
	   typename _Allocator>
    _GLIBCXX20_CONSTEXPR
    inline _ForwardIterator
    __uninitialized_move_if_noexcept_a(_InputIterator __first,
 800386c:	b590      	push	{r4, r7, lr}
 800386e:	b085      	sub	sp, #20
 8003870:	af00      	add	r7, sp, #0
 8003872:	60f8      	str	r0, [r7, #12]
 8003874:	60b9      	str	r1, [r7, #8]
 8003876:	607a      	str	r2, [r7, #4]
 8003878:	603b      	str	r3, [r7, #0]
				       _InputIterator __last,
				       _ForwardIterator __result,
				       _Allocator& __alloc)
    {
      return std::__uninitialized_copy_a
	(_GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__first),
 800387a:	68f8      	ldr	r0, [r7, #12]
 800387c:	f000 f85a 	bl	8003934 <_ZSt32__make_move_if_noexcept_iteratorI14RawCoordinatesSt13move_iteratorIPS0_EET0_PT_>
 8003880:	4604      	mov	r4, r0
 8003882:	68b8      	ldr	r0, [r7, #8]
 8003884:	f000 f856 	bl	8003934 <_ZSt32__make_move_if_noexcept_iteratorI14RawCoordinatesSt13move_iteratorIPS0_EET0_PT_>
 8003888:	4601      	mov	r1, r0
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	687a      	ldr	r2, [r7, #4]
 800388e:	4620      	mov	r0, r4
 8003890:	f000 f85f 	bl	8003952 <_ZSt22__uninitialized_copy_aISt13move_iteratorIP14RawCoordinatesES2_S1_ET0_T_S5_S4_RSaIT1_E>
 8003894:	4603      	mov	r3, r0
	 _GLIBCXX_MAKE_MOVE_IF_NOEXCEPT_ITERATOR(__last), __result, __alloc);
    }
 8003896:	4618      	mov	r0, r3
 8003898:	3714      	adds	r7, #20
 800389a:	46bd      	mov	sp, r7
 800389c:	bd90      	pop	{r4, r7, pc}

0800389e <_ZSt3minIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    min(const _Tp& __a, const _Tp& __b)
 800389e:	b480      	push	{r7}
 80038a0:	b083      	sub	sp, #12
 80038a2:	af00      	add	r7, sp, #0
 80038a4:	6078      	str	r0, [r7, #4]
 80038a6:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return __b < __a ? __b : __a;
      if (__b < __a)
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d201      	bcs.n	80038b8 <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	e000      	b.n	80038ba <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 80038b8:	687b      	ldr	r3, [r7, #4]
    }
 80038ba:	4618      	mov	r0, r3
 80038bc:	370c      	adds	r7, #12
 80038be:	46bd      	mov	sp, r7
 80038c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c4:	4770      	bx	lr

080038c6 <_ZNKSt6vectorI14RawCoordinatesSaIS0_EE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 80038c6:	b580      	push	{r7, lr}
 80038c8:	b082      	sub	sp, #8
 80038ca:	af00      	add	r7, sp, #0
 80038cc:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4618      	mov	r0, r3
 80038d2:	f000 f86f 	bl	80039b4 <_ZNKSt12_Vector_baseI14RawCoordinatesSaIS0_EE19_M_get_Tp_allocatorEv>
 80038d6:	4603      	mov	r3, r0
 80038d8:	4618      	mov	r0, r3
 80038da:	f000 f84b 	bl	8003974 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE11_S_max_sizeERKS1_>
 80038de:	4603      	mov	r3, r0
 80038e0:	4618      	mov	r0, r3
 80038e2:	3708      	adds	r7, #8
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}

080038e8 <_ZSt3maxIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    max(const _Tp& __a, const _Tp& __b)
 80038e8:	b480      	push	{r7}
 80038ea:	b083      	sub	sp, #12
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	429a      	cmp	r2, r3
 80038fc:	d201      	bcs.n	8003902 <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	e000      	b.n	8003904 <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 8003902:	687b      	ldr	r3, [r7, #4]
    }
 8003904:	4618      	mov	r0, r3
 8003906:	370c      	adds	r7, #12
 8003908:	46bd      	mov	sp, r7
 800390a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390e:	4770      	bx	lr

08003910 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE14_S_do_relocateEPS0_S3_S3_RS1_St17integral_constantIbLb1EE>:
      _S_do_relocate(pointer __first, pointer __last, pointer __result,
 8003910:	b580      	push	{r7, lr}
 8003912:	b084      	sub	sp, #16
 8003914:	af00      	add	r7, sp, #0
 8003916:	60f8      	str	r0, [r7, #12]
 8003918:	60b9      	str	r1, [r7, #8]
 800391a:	607a      	str	r2, [r7, #4]
 800391c:	603b      	str	r3, [r7, #0]
	return std::__relocate_a(__first, __last, __result, __alloc);
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	687a      	ldr	r2, [r7, #4]
 8003922:	68b9      	ldr	r1, [r7, #8]
 8003924:	68f8      	ldr	r0, [r7, #12]
 8003926:	f000 f881 	bl	8003a2c <_ZSt12__relocate_aIP14RawCoordinatesS1_SaIS0_EET0_T_S4_S3_RT1_>
 800392a:	4603      	mov	r3, r0
      }
 800392c:	4618      	mov	r0, r3
 800392e:	3710      	adds	r7, #16
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}

08003934 <_ZSt32__make_move_if_noexcept_iteratorI14RawCoordinatesSt13move_iteratorIPS0_EET0_PT_>:
  // returning a constant iterator when we don't want to move.
  template<typename _Tp, typename _ReturnType
    = __conditional_t<__move_if_noexcept_cond<_Tp>::value,
		      const _Tp*, move_iterator<_Tp*>>>
    inline _GLIBCXX17_CONSTEXPR _ReturnType
    __make_move_if_noexcept_iterator(_Tp* __i)
 8003934:	b580      	push	{r7, lr}
 8003936:	b084      	sub	sp, #16
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
    { return _ReturnType(__i); }
 800393c:	f107 030c 	add.w	r3, r7, #12
 8003940:	6879      	ldr	r1, [r7, #4]
 8003942:	4618      	mov	r0, r3
 8003944:	f000 f88f 	bl	8003a66 <_ZNSt13move_iteratorIP14RawCoordinatesEC1ES1_>
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	4618      	mov	r0, r3
 800394c:	3710      	adds	r7, #16
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}

08003952 <_ZSt22__uninitialized_copy_aISt13move_iteratorIP14RawCoordinatesES2_S1_ET0_T_S5_S4_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 8003952:	b580      	push	{r7, lr}
 8003954:	b084      	sub	sp, #16
 8003956:	af00      	add	r7, sp, #0
 8003958:	60f8      	str	r0, [r7, #12]
 800395a:	60b9      	str	r1, [r7, #8]
 800395c:	607a      	str	r2, [r7, #4]
 800395e:	603b      	str	r3, [r7, #0]
      return std::uninitialized_copy(__first, __last, __result);
 8003960:	687a      	ldr	r2, [r7, #4]
 8003962:	68b9      	ldr	r1, [r7, #8]
 8003964:	68f8      	ldr	r0, [r7, #12]
 8003966:	f000 f890 	bl	8003a8a <_ZSt18uninitialized_copyISt13move_iteratorIP14RawCoordinatesES2_ET0_T_S5_S4_>
 800396a:	4603      	mov	r3, r0
    }
 800396c:	4618      	mov	r0, r3
 800396e:	3710      	adds	r7, #16
 8003970:	46bd      	mov	sp, r7
 8003972:	bd80      	pop	{r7, pc}

08003974 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE11_S_max_sizeERKS1_>:
	      __N("cannot create std::vector larger than max_size()"));
	return __n;
      }

      static _GLIBCXX20_CONSTEXPR size_type
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 8003974:	b580      	push	{r7, lr}
 8003976:	b088      	sub	sp, #32
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
      {
	// std::distance(begin(), end()) cannot be greater than PTRDIFF_MAX,
	// and realistically we can't store more than PTRDIFF_MAX/sizeof(T)
	// (even if std::allocator_traits::max_size says we can).
	const size_t __diffmax
 800397c:	4b0c      	ldr	r3, [pc, #48]	@ (80039b0 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE11_S_max_sizeERKS1_+0x3c>)
 800397e:	613b      	str	r3, [r7, #16]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	61fb      	str	r3, [r7, #28]
 8003984:	69fb      	ldr	r3, [r7, #28]
 8003986:	61bb      	str	r3, [r7, #24]
 8003988:	69bb      	ldr	r3, [r7, #24]
 800398a:	617b      	str	r3, [r7, #20]
      __attribute__((__always_inline__))
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 800398c:	4b08      	ldr	r3, [pc, #32]	@ (80039b0 <_ZNSt6vectorI14RawCoordinatesSaIS0_EE11_S_max_sizeERKS1_+0x3c>)
      { return _M_max_size(); }
 800398e:	bf00      	nop
	return __a.max_size();
 8003990:	bf00      	nop
	  = __gnu_cxx::__numeric_traits<ptrdiff_t>::__max / sizeof(_Tp);
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 8003992:	60fb      	str	r3, [r7, #12]
	return (std::min)(__diffmax, __allocmax);
 8003994:	f107 020c 	add.w	r2, r7, #12
 8003998:	f107 0310 	add.w	r3, r7, #16
 800399c:	4611      	mov	r1, r2
 800399e:	4618      	mov	r0, r3
 80039a0:	f7ff ff7d 	bl	800389e <_ZSt3minIjERKT_S2_S2_>
 80039a4:	4603      	mov	r3, r0
 80039a6:	681b      	ldr	r3, [r3, #0]
      }
 80039a8:	4618      	mov	r0, r3
 80039aa:	3720      	adds	r7, #32
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bd80      	pop	{r7, pc}
 80039b0:	0aaaaaaa 	.word	0x0aaaaaaa

080039b4 <_ZNKSt12_Vector_baseI14RawCoordinatesSaIS0_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 80039b4:	b480      	push	{r7}
 80039b6:	b083      	sub	sp, #12
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	4618      	mov	r0, r3
 80039c0:	370c      	adds	r7, #12
 80039c2:	46bd      	mov	sp, r7
 80039c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c8:	4770      	bx	lr
	...

080039cc <_ZNSt15__new_allocatorI14RawCoordinatesE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b086      	sub	sp, #24
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	60f8      	str	r0, [r7, #12]
 80039d4:	60b9      	str	r1, [r7, #8]
 80039d6:	607a      	str	r2, [r7, #4]
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	617b      	str	r3, [r7, #20]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 80039dc:	4a11      	ldr	r2, [pc, #68]	@ (8003a24 <_ZNSt15__new_allocatorI14RawCoordinatesE8allocateEjPKv+0x58>)
	if (__builtin_expect(__n > this->_M_max_size(), false))
 80039de:	68bb      	ldr	r3, [r7, #8]
 80039e0:	4293      	cmp	r3, r2
 80039e2:	bf8c      	ite	hi
 80039e4:	2301      	movhi	r3, #1
 80039e6:	2300      	movls	r3, #0
 80039e8:	b2db      	uxtb	r3, r3
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	bf14      	ite	ne
 80039ee:	2301      	movne	r3, #1
 80039f0:	2300      	moveq	r3, #0
 80039f2:	b2db      	uxtb	r3, r3
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d007      	beq.n	8003a08 <_ZNSt15__new_allocatorI14RawCoordinatesE8allocateEjPKv+0x3c>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 80039f8:	68bb      	ldr	r3, [r7, #8]
 80039fa:	4a0b      	ldr	r2, [pc, #44]	@ (8003a28 <_ZNSt15__new_allocatorI14RawCoordinatesE8allocateEjPKv+0x5c>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d901      	bls.n	8003a04 <_ZNSt15__new_allocatorI14RawCoordinatesE8allocateEjPKv+0x38>
	      std::__throw_bad_array_new_length();
 8003a00:	f00e f8c0 	bl	8011b84 <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 8003a04:	f00e f8bb 	bl	8011b7e <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 8003a08:	68ba      	ldr	r2, [r7, #8]
 8003a0a:	4613      	mov	r3, r2
 8003a0c:	005b      	lsls	r3, r3, #1
 8003a0e:	4413      	add	r3, r2
 8003a10:	009b      	lsls	r3, r3, #2
 8003a12:	4618      	mov	r0, r3
 8003a14:	f00e f8a2 	bl	8011b5c <_Znwj>
 8003a18:	4603      	mov	r3, r0
      }
 8003a1a:	4618      	mov	r0, r3
 8003a1c:	3718      	adds	r7, #24
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bd80      	pop	{r7, pc}
 8003a22:	bf00      	nop
 8003a24:	0aaaaaaa 	.word	0x0aaaaaaa
 8003a28:	15555555 	.word	0x15555555

08003a2c <_ZSt12__relocate_aIP14RawCoordinatesS1_SaIS0_EET0_T_S4_S3_RT1_>:

  template <typename _InputIterator, typename _ForwardIterator,
	    typename _Allocator>
    _GLIBCXX20_CONSTEXPR
    inline _ForwardIterator
    __relocate_a(_InputIterator __first, _InputIterator __last,
 8003a2c:	b5b0      	push	{r4, r5, r7, lr}
 8003a2e:	b084      	sub	sp, #16
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	60f8      	str	r0, [r7, #12]
 8003a34:	60b9      	str	r1, [r7, #8]
 8003a36:	607a      	str	r2, [r7, #4]
 8003a38:	603b      	str	r3, [r7, #0]
		 _ForwardIterator __result, _Allocator& __alloc)
    noexcept(noexcept(__relocate_a_1(std::__niter_base(__first),
				     std::__niter_base(__last),
				     std::__niter_base(__result), __alloc)))
    {
      return std::__relocate_a_1(std::__niter_base(__first),
 8003a3a:	68f8      	ldr	r0, [r7, #12]
 8003a3c:	f000 f839 	bl	8003ab2 <_ZSt12__niter_baseIP14RawCoordinatesET_S2_>
 8003a40:	4604      	mov	r4, r0
 8003a42:	68b8      	ldr	r0, [r7, #8]
 8003a44:	f000 f835 	bl	8003ab2 <_ZSt12__niter_baseIP14RawCoordinatesET_S2_>
 8003a48:	4605      	mov	r5, r0
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	f000 f831 	bl	8003ab2 <_ZSt12__niter_baseIP14RawCoordinatesET_S2_>
 8003a50:	4602      	mov	r2, r0
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	4629      	mov	r1, r5
 8003a56:	4620      	mov	r0, r4
 8003a58:	f000 f836 	bl	8003ac8 <_ZSt14__relocate_a_1I14RawCoordinatesS0_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS3_E4typeES5_S5_S5_RSaIT0_E>
 8003a5c:	4603      	mov	r3, r0
				 std::__niter_base(__last),
				 std::__niter_base(__result), __alloc);
    }
 8003a5e:	4618      	mov	r0, r3
 8003a60:	3710      	adds	r7, #16
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bdb0      	pop	{r4, r5, r7, pc}

08003a66 <_ZNSt13move_iteratorIP14RawCoordinatesEC1ES1_>:
      move_iterator(iterator_type __i)
 8003a66:	b580      	push	{r7, lr}
 8003a68:	b082      	sub	sp, #8
 8003a6a:	af00      	add	r7, sp, #0
 8003a6c:	6078      	str	r0, [r7, #4]
 8003a6e:	6039      	str	r1, [r7, #0]
      : _M_current(std::move(__i)) { }
 8003a70:	463b      	mov	r3, r7
 8003a72:	4618      	mov	r0, r3
 8003a74:	f000 f852 	bl	8003b1c <_ZSt4moveIRP14RawCoordinatesEONSt16remove_referenceIT_E4typeEOS4_>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	601a      	str	r2, [r3, #0]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	4618      	mov	r0, r3
 8003a84:	3708      	adds	r7, #8
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}

08003a8a <_ZSt18uninitialized_copyISt13move_iteratorIP14RawCoordinatesES2_ET0_T_S5_S4_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8003a8a:	b580      	push	{r7, lr}
 8003a8c:	b086      	sub	sp, #24
 8003a8e:	af00      	add	r7, sp, #0
 8003a90:	60f8      	str	r0, [r7, #12]
 8003a92:	60b9      	str	r1, [r7, #8]
 8003a94:	607a      	str	r2, [r7, #4]
      const bool __can_memmove = __is_trivial(_ValueType1);
 8003a96:	2301      	movs	r3, #1
 8003a98:	75fb      	strb	r3, [r7, #23]
      const bool __assignable
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	75bb      	strb	r3, [r7, #22]
	__uninit_copy(__first, __last, __result);
 8003a9e:	687a      	ldr	r2, [r7, #4]
 8003aa0:	68b9      	ldr	r1, [r7, #8]
 8003aa2:	68f8      	ldr	r0, [r7, #12]
 8003aa4:	f000 f845 	bl	8003b32 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIP14RawCoordinatesES4_EET0_T_S7_S6_>
 8003aa8:	4603      	mov	r3, r0
    }
 8003aaa:	4618      	mov	r0, r3
 8003aac:	3718      	adds	r7, #24
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}

08003ab2 <_ZSt12__niter_baseIP14RawCoordinatesET_S2_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the __normal_iterator wrapper. See copy, fill, ...
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __niter_base(_Iterator __it)
 8003ab2:	b480      	push	{r7}
 8003ab4:	b083      	sub	sp, #12
 8003ab6:	af00      	add	r7, sp, #0
 8003ab8:	6078      	str	r0, [r7, #4]
    _GLIBCXX_NOEXCEPT_IF(std::is_nothrow_copy_constructible<_Iterator>::value)
    { return __it; }
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4618      	mov	r0, r3
 8003abe:	370c      	adds	r7, #12
 8003ac0:	46bd      	mov	sp, r7
 8003ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac6:	4770      	bx	lr

08003ac8 <_ZSt14__relocate_a_1I14RawCoordinatesS0_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS3_E4typeES5_S5_S5_RSaIT0_E>:
    __relocate_a_1(_Tp* __first, _Tp* __last,
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b086      	sub	sp, #24
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	60f8      	str	r0, [r7, #12]
 8003ad0:	60b9      	str	r1, [r7, #8]
 8003ad2:	607a      	str	r2, [r7, #4]
 8003ad4:	603b      	str	r3, [r7, #0]
      ptrdiff_t __count = __last - __first;
 8003ad6:	68ba      	ldr	r2, [r7, #8]
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	1ad3      	subs	r3, r2, r3
 8003adc:	109b      	asrs	r3, r3, #2
 8003ade:	4a0e      	ldr	r2, [pc, #56]	@ (8003b18 <_ZSt14__relocate_a_1I14RawCoordinatesS0_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS3_E4typeES5_S5_S5_RSaIT0_E+0x50>)
 8003ae0:	fb02 f303 	mul.w	r3, r2, r3
 8003ae4:	617b      	str	r3, [r7, #20]
      if (__count > 0)
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	dd09      	ble.n	8003b00 <_ZSt14__relocate_a_1I14RawCoordinatesS0_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS3_E4typeES5_S5_S5_RSaIT0_E+0x38>
	  __builtin_memmove(__result, __first, __count * sizeof(_Tp));
 8003aec:	697a      	ldr	r2, [r7, #20]
 8003aee:	4613      	mov	r3, r2
 8003af0:	005b      	lsls	r3, r3, #1
 8003af2:	4413      	add	r3, r2
 8003af4:	009b      	lsls	r3, r3, #2
 8003af6:	461a      	mov	r2, r3
 8003af8:	68f9      	ldr	r1, [r7, #12]
 8003afa:	6878      	ldr	r0, [r7, #4]
 8003afc:	f00f ffec 	bl	8013ad8 <memmove>
      return __result + __count;
 8003b00:	697a      	ldr	r2, [r7, #20]
 8003b02:	4613      	mov	r3, r2
 8003b04:	005b      	lsls	r3, r3, #1
 8003b06:	4413      	add	r3, r2
 8003b08:	009b      	lsls	r3, r3, #2
 8003b0a:	461a      	mov	r2, r3
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	4413      	add	r3, r2
    }
 8003b10:	4618      	mov	r0, r3
 8003b12:	3718      	adds	r7, #24
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}
 8003b18:	aaaaaaab 	.word	0xaaaaaaab

08003b1c <_ZSt4moveIRP14RawCoordinatesEONSt16remove_referenceIT_E4typeEOS4_>:
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 8003b1c:	b480      	push	{r7}
 8003b1e:	b083      	sub	sp, #12
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	4618      	mov	r0, r3
 8003b28:	370c      	adds	r7, #12
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr

08003b32 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIP14RawCoordinatesES4_EET0_T_S7_S6_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8003b32:	b580      	push	{r7, lr}
 8003b34:	b084      	sub	sp, #16
 8003b36:	af00      	add	r7, sp, #0
 8003b38:	60f8      	str	r0, [r7, #12]
 8003b3a:	60b9      	str	r1, [r7, #8]
 8003b3c:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 8003b3e:	687a      	ldr	r2, [r7, #4]
 8003b40:	68b9      	ldr	r1, [r7, #8]
 8003b42:	68f8      	ldr	r0, [r7, #12]
 8003b44:	f000 f805 	bl	8003b52 <_ZSt4copyISt13move_iteratorIP14RawCoordinatesES2_ET0_T_S5_S4_>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	3710      	adds	r7, #16
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}

08003b52 <_ZSt4copyISt13move_iteratorIP14RawCoordinatesES2_ET0_T_S5_S4_>:
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    _GLIBCXX20_CONSTEXPR
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 8003b52:	b590      	push	{r4, r7, lr}
 8003b54:	b085      	sub	sp, #20
 8003b56:	af00      	add	r7, sp, #0
 8003b58:	60f8      	str	r0, [r7, #12]
 8003b5a:	60b9      	str	r1, [r7, #8]
 8003b5c:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::reference>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8003b5e:	68f8      	ldr	r0, [r7, #12]
 8003b60:	f000 f80f 	bl	8003b82 <_ZSt12__miter_baseIP14RawCoordinatesEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 8003b64:	4604      	mov	r4, r0
 8003b66:	68b8      	ldr	r0, [r7, #8]
 8003b68:	f000 f80b 	bl	8003b82 <_ZSt12__miter_baseIP14RawCoordinatesEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	687a      	ldr	r2, [r7, #4]
 8003b70:	4619      	mov	r1, r3
 8003b72:	4620      	mov	r0, r4
 8003b74:	f000 f816 	bl	8003ba4 <_ZSt13__copy_move_aILb1EP14RawCoordinatesS1_ET1_T0_S3_S2_>
 8003b78:	4603      	mov	r3, r0
    }
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	3714      	adds	r7, #20
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd90      	pop	{r4, r7, pc}

08003b82 <_ZSt12__miter_baseIP14RawCoordinatesEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>:
    };

  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    auto
    __miter_base(move_iterator<_Iterator> __it)
 8003b82:	b580      	push	{r7, lr}
 8003b84:	b082      	sub	sp, #8
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	6078      	str	r0, [r7, #4]
    -> decltype(__miter_base(__it.base()))
    { return __miter_base(__it.base()); }
 8003b8a:	1d3b      	adds	r3, r7, #4
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f000 f82c 	bl	8003bea <_ZNKSt13move_iteratorIP14RawCoordinatesE4baseEv>
 8003b92:	4603      	mov	r3, r0
 8003b94:	4618      	mov	r0, r3
 8003b96:	f000 f834 	bl	8003c02 <_ZSt12__miter_baseIP14RawCoordinatesET_S2_>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	3708      	adds	r7, #8
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}

08003ba4 <_ZSt13__copy_move_aILb1EP14RawCoordinatesS1_ET1_T0_S3_S2_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8003ba4:	b5b0      	push	{r4, r5, r7, lr}
 8003ba6:	b084      	sub	sp, #16
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	60f8      	str	r0, [r7, #12]
 8003bac:	60b9      	str	r1, [r7, #8]
 8003bae:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8003bb0:	68f8      	ldr	r0, [r7, #12]
 8003bb2:	f7ff ff7e 	bl	8003ab2 <_ZSt12__niter_baseIP14RawCoordinatesET_S2_>
 8003bb6:	4604      	mov	r4, r0
 8003bb8:	68b8      	ldr	r0, [r7, #8]
 8003bba:	f7ff ff7a 	bl	8003ab2 <_ZSt12__niter_baseIP14RawCoordinatesET_S2_>
 8003bbe:	4605      	mov	r5, r0
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	f7ff ff75 	bl	8003ab2 <_ZSt12__niter_baseIP14RawCoordinatesET_S2_>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	461a      	mov	r2, r3
 8003bcc:	4629      	mov	r1, r5
 8003bce:	4620      	mov	r0, r4
 8003bd0:	f000 f822 	bl	8003c18 <_ZSt14__copy_move_a1ILb1EP14RawCoordinatesS1_ET1_T0_S3_S2_>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	1d3b      	adds	r3, r7, #4
 8003bd8:	4611      	mov	r1, r2
 8003bda:	4618      	mov	r0, r3
 8003bdc:	f000 f82c 	bl	8003c38 <_ZSt12__niter_wrapIP14RawCoordinatesET_RKS2_S2_>
 8003be0:	4603      	mov	r3, r0
    }
 8003be2:	4618      	mov	r0, r3
 8003be4:	3710      	adds	r7, #16
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bdb0      	pop	{r4, r5, r7, pc}

08003bea <_ZNKSt13move_iteratorIP14RawCoordinatesE4baseEv>:
      base() const
 8003bea:	b480      	push	{r7}
 8003bec:	b083      	sub	sp, #12
 8003bee:	af00      	add	r7, sp, #0
 8003bf0:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	370c      	adds	r7, #12
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c00:	4770      	bx	lr

08003c02 <_ZSt12__miter_baseIP14RawCoordinatesET_S2_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __miter_base(_Iterator __it)
 8003c02:	b480      	push	{r7}
 8003c04:	b083      	sub	sp, #12
 8003c06:	af00      	add	r7, sp, #0
 8003c08:	6078      	str	r0, [r7, #4]
    { return __it; }
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	370c      	adds	r7, #12
 8003c10:	46bd      	mov	sp, r7
 8003c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c16:	4770      	bx	lr

08003c18 <_ZSt14__copy_move_a1ILb1EP14RawCoordinatesS1_ET1_T0_S3_S2_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b084      	sub	sp, #16
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	60f8      	str	r0, [r7, #12]
 8003c20:	60b9      	str	r1, [r7, #8]
 8003c22:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 8003c24:	687a      	ldr	r2, [r7, #4]
 8003c26:	68b9      	ldr	r1, [r7, #8]
 8003c28:	68f8      	ldr	r0, [r7, #12]
 8003c2a:	f000 f811 	bl	8003c50 <_ZSt14__copy_move_a2ILb1EP14RawCoordinatesS1_ET1_T0_S3_S2_>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	4618      	mov	r0, r3
 8003c32:	3710      	adds	r7, #16
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}

08003c38 <_ZSt12__niter_wrapIP14RawCoordinatesET_RKS2_S2_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 8003c38:	b480      	push	{r7}
 8003c3a:	b083      	sub	sp, #12
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
 8003c40:	6039      	str	r1, [r7, #0]
    { return __res; }
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	4618      	mov	r0, r3
 8003c46:	370c      	adds	r7, #12
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4e:	4770      	bx	lr

08003c50 <_ZSt14__copy_move_a2ILb1EP14RawCoordinatesS1_ET1_T0_S3_S2_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b084      	sub	sp, #16
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	60f8      	str	r0, [r7, #12]
 8003c58:	60b9      	str	r1, [r7, #8]
 8003c5a:	607a      	str	r2, [r7, #4]
			      _Category>::__copy_m(__first, __last, __result);
 8003c5c:	687a      	ldr	r2, [r7, #4]
 8003c5e:	68b9      	ldr	r1, [r7, #8]
 8003c60:	68f8      	ldr	r0, [r7, #12]
 8003c62:	f000 f805 	bl	8003c70 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mI14RawCoordinatesS3_EEPT0_PT_S7_S5_>
 8003c66:	4603      	mov	r3, r0
    }
 8003c68:	4618      	mov	r0, r3
 8003c6a:	3710      	adds	r7, #16
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}

08003c70 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mI14RawCoordinatesS3_EEPT0_PT_S7_S5_>:
	__copy_m(_Tp* __first, _Tp* __last, _Up* __result)
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b086      	sub	sp, #24
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	60f8      	str	r0, [r7, #12]
 8003c78:	60b9      	str	r1, [r7, #8]
 8003c7a:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8003c7c:	68ba      	ldr	r2, [r7, #8]
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	1ad3      	subs	r3, r2, r3
 8003c82:	109b      	asrs	r3, r3, #2
 8003c84:	4a14      	ldr	r2, [pc, #80]	@ (8003cd8 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mI14RawCoordinatesS3_EEPT0_PT_S7_S5_+0x68>)
 8003c86:	fb02 f303 	mul.w	r3, r2, r3
 8003c8a:	617b      	str	r3, [r7, #20]
	  if (__builtin_expect(_Num > 1, true))
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	2b01      	cmp	r3, #1
 8003c90:	bfcc      	ite	gt
 8003c92:	2301      	movgt	r3, #1
 8003c94:	2300      	movle	r3, #0
 8003c96:	b2db      	uxtb	r3, r3
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d00a      	beq.n	8003cb2 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mI14RawCoordinatesS3_EEPT0_PT_S7_S5_+0x42>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8003c9c:	697a      	ldr	r2, [r7, #20]
 8003c9e:	4613      	mov	r3, r2
 8003ca0:	005b      	lsls	r3, r3, #1
 8003ca2:	4413      	add	r3, r2
 8003ca4:	009b      	lsls	r3, r3, #2
 8003ca6:	461a      	mov	r2, r3
 8003ca8:	68f9      	ldr	r1, [r7, #12]
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	f00f ff14 	bl	8013ad8 <memmove>
 8003cb0:	e006      	b.n	8003cc0 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mI14RawCoordinatesS3_EEPT0_PT_S7_S5_+0x50>
	  else if (_Num == 1)
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	2b01      	cmp	r3, #1
 8003cb6:	d103      	bne.n	8003cc0 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mI14RawCoordinatesS3_EEPT0_PT_S7_S5_+0x50>
	      __assign_one(__result, __first);
 8003cb8:	68f9      	ldr	r1, [r7, #12]
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f000 f80e 	bl	8003cdc <_ZNSt11__copy_moveILb1ELb0ESt26random_access_iterator_tagE12__assign_oneI14RawCoordinatesS3_EEvPT_PT0_>
	  return __result + _Num;
 8003cc0:	697a      	ldr	r2, [r7, #20]
 8003cc2:	4613      	mov	r3, r2
 8003cc4:	005b      	lsls	r3, r3, #1
 8003cc6:	4413      	add	r3, r2
 8003cc8:	009b      	lsls	r3, r3, #2
 8003cca:	461a      	mov	r2, r3
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	4413      	add	r3, r2
	}
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	3718      	adds	r7, #24
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bd80      	pop	{r7, pc}
 8003cd8:	aaaaaaab 	.word	0xaaaaaaab

08003cdc <_ZNSt11__copy_moveILb1ELb0ESt26random_access_iterator_tagE12__assign_oneI14RawCoordinatesS3_EEvPT_PT0_>:
	__assign_one(_Tp* __to, _Up* __from)
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b082      	sub	sp, #8
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
 8003ce4:	6039      	str	r1, [r7, #0]
	{ *__to = std::move(*__from); }
 8003ce6:	6838      	ldr	r0, [r7, #0]
 8003ce8:	f000 f809 	bl	8003cfe <_ZSt4moveIR14RawCoordinatesEONSt16remove_referenceIT_E4typeEOS3_>
 8003cec:	4602      	mov	r2, r0
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	ca07      	ldmia	r2, {r0, r1, r2}
 8003cf2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8003cf6:	bf00      	nop
 8003cf8:	3708      	adds	r7, #8
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bd80      	pop	{r7, pc}

08003cfe <_ZSt4moveIR14RawCoordinatesEONSt16remove_referenceIT_E4typeEOS3_>:
    move(_Tp&& __t) noexcept
 8003cfe:	b480      	push	{r7}
 8003d00:	b083      	sub	sp, #12
 8003d02:	af00      	add	r7, sp, #0
 8003d04:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	4618      	mov	r0, r3
 8003d0a:	370c      	adds	r7, #12
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d12:	4770      	bx	lr

08003d14 <_Z41__static_initialization_and_destruction_0v>:
        if (deltaDistance >= gpsDistance) {
            gpsCoordinate.current_latitude = info->latitude;
            gpsCoordinate.current_longitude = info->longitude;
        }
    }*/
}
 8003d14:	b580      	push	{r7, lr}
 8003d16:	af00      	add	r7, sp, #0
static std::vector<RawCoordinates> TestCoordinate;
 8003d18:	4803      	ldr	r0, [pc, #12]	@ (8003d28 <_Z41__static_initialization_and_destruction_0v+0x14>)
 8003d1a:	f7ff f867 	bl	8002dec <_ZNSt6vectorI14RawCoordinatesSaIS0_EEC1Ev>
} _testInit;
 8003d1e:	4803      	ldr	r0, [pc, #12]	@ (8003d2c <_Z41__static_initialization_and_destruction_0v+0x18>)
 8003d20:	f7ff f96a 	bl	8002ff8 <_ZN18TestCoordinateInitC1Ev>
}
 8003d24:	bf00      	nop
 8003d26:	bd80      	pop	{r7, pc}
 8003d28:	200045cc 	.word	0x200045cc
 8003d2c:	200045d8 	.word	0x200045d8

08003d30 <_Z41__static_initialization_and_destruction_1v>:
 8003d30:	b580      	push	{r7, lr}
 8003d32:	af00      	add	r7, sp, #0
static std::vector<RawCoordinates> TestCoordinate;
 8003d34:	4802      	ldr	r0, [pc, #8]	@ (8003d40 <_Z41__static_initialization_and_destruction_1v+0x10>)
 8003d36:	f7ff f895 	bl	8002e64 <_ZNSt6vectorI14RawCoordinatesSaIS0_EED1Ev>
}
 8003d3a:	bf00      	nop
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	bf00      	nop
 8003d40:	200045cc 	.word	0x200045cc

08003d44 <_GLOBAL__sub_I__ZN4Page13TemplateModel7GetDataEv>:
 8003d44:	b580      	push	{r7, lr}
 8003d46:	af00      	add	r7, sp, #0
 8003d48:	f7ff ffe4 	bl	8003d14 <_Z41__static_initialization_and_destruction_0v>
 8003d4c:	bd80      	pop	{r7, pc}

08003d4e <_GLOBAL__sub_D__ZN4Page13TemplateModel7GetDataEv>:
 8003d4e:	b580      	push	{r7, lr}
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	f7ff ffed 	bl	8003d30 <_Z41__static_initialization_and_destruction_1v>
 8003d56:	bd80      	pop	{r7, pc}

08003d58 <_ZNSt12_Vector_baseIN15ResourceManager12ResourceNodeESaIS1_EE12_Vector_implD1Ev>:
      struct _Vector_impl
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b084      	sub	sp, #16
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	60fb      	str	r3, [r7, #12]
 8003d64:	68f8      	ldr	r0, [r7, #12]
 8003d66:	f000 f898 	bl	8003e9a <_ZNSt15__new_allocatorIN15ResourceManager12ResourceNodeEED1Ev>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3710      	adds	r7, #16
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}

08003d74 <_ZNSt12_Vector_baseIN15ResourceManager12ResourceNodeESaIS1_EEC1Ev>:
      _Vector_base() = default;
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b082      	sub	sp, #8
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f000 f82f 	bl	8003de2 <_ZNSt12_Vector_baseIN15ResourceManager12ResourceNodeESaIS1_EE12_Vector_implC1Ev>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	4618      	mov	r0, r3
 8003d88:	3708      	adds	r7, #8
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd80      	pop	{r7, pc}

08003d8e <_ZNSt6vectorIN15ResourceManager12ResourceNodeESaIS1_EEC1Ev>:
      vector() = default;
 8003d8e:	b580      	push	{r7, lr}
 8003d90:	b082      	sub	sp, #8
 8003d92:	af00      	add	r7, sp, #0
 8003d94:	6078      	str	r0, [r7, #4]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f7ff ffeb 	bl	8003d74 <_ZNSt12_Vector_baseIN15ResourceManager12ResourceNodeESaIS1_EEC1Ev>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	4618      	mov	r0, r3
 8003da2:	3708      	adds	r7, #8
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}

08003da8 <_ZN15ResourceManagerC1Ev>:

#define RES_LOG_INFO  LV_LOG_INFO
#define RES_LOG_WARN  LV_LOG_WARN
#define RES_LOG_ERROR LV_LOG_ERROR

ResourceManager::ResourceManager()
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b082      	sub	sp, #8
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	4618      	mov	r0, r3
 8003db4:	f7ff ffeb 	bl	8003d8e <_ZNSt6vectorIN15ResourceManager12ResourceNodeESaIS1_EEC1Ev>
{
    DefaultPtr = nullptr;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	60da      	str	r2, [r3, #12]
}
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3708      	adds	r7, #8
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}

08003dc8 <_ZN15ResourceManagerD1Ev>:

ResourceManager::~ResourceManager()
 8003dc8:	b580      	push	{r7, lr}
 8003dca:	b082      	sub	sp, #8
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	6078      	str	r0, [r7, #4]
{
}
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f000 f82f 	bl	8003e36 <_ZNSt6vectorIN15ResourceManager12ResourceNodeESaIS1_EED1Ev>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	4618      	mov	r0, r3
 8003ddc:	3708      	adds	r7, #8
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}

08003de2 <_ZNSt12_Vector_baseIN15ResourceManager12ResourceNodeESaIS1_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 8003de2:	b580      	push	{r7, lr}
 8003de4:	b084      	sub	sp, #16
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	6078      	str	r0, [r7, #4]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	60fb      	str	r3, [r7, #12]
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	60bb      	str	r3, [r7, #8]
	: _Tp_alloc_type()
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	4618      	mov	r0, r3
 8003df6:	f000 f83c 	bl	8003e72 <_ZNSt12_Vector_baseIN15ResourceManager12ResourceNodeESaIS1_EE17_Vector_impl_dataC1Ev>
	{ }
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	3710      	adds	r7, #16
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}

08003e04 <_ZNSt12_Vector_baseIN15ResourceManager12ResourceNodeESaIS1_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8003e04:	b580      	push	{r7, lr}
 8003e06:	b082      	sub	sp, #8
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	689a      	ldr	r2, [r3, #8]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	1ad3      	subs	r3, r2, r3
 8003e1a:	10db      	asrs	r3, r3, #3
	_M_deallocate(_M_impl._M_start,
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	6878      	ldr	r0, [r7, #4]
 8003e20:	f000 f846 	bl	8003eb0 <_ZNSt12_Vector_baseIN15ResourceManager12ResourceNodeESaIS1_EE13_M_deallocateEPS1_j>
      }
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	4618      	mov	r0, r3
 8003e28:	f7ff ff96 	bl	8003d58 <_ZNSt12_Vector_baseIN15ResourceManager12ResourceNodeESaIS1_EE12_Vector_implD1Ev>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	4618      	mov	r0, r3
 8003e30:	3708      	adds	r7, #8
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd80      	pop	{r7, pc}

08003e36 <_ZNSt6vectorIN15ResourceManager12ResourceNodeESaIS1_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8003e36:	b5b0      	push	{r4, r5, r7, lr}
 8003e38:	b086      	sub	sp, #24
 8003e3a:	af00      	add	r7, sp, #0
 8003e3c:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681d      	ldr	r5, [r3, #0]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	685c      	ldr	r4, [r3, #4]
		      _M_get_Tp_allocator());
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	4618      	mov	r0, r3
 8003e4a:	f000 f84a 	bl	8003ee2 <_ZNSt12_Vector_baseIN15ResourceManager12ResourceNodeESaIS1_EE19_M_get_Tp_allocatorEv>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	617d      	str	r5, [r7, #20]
 8003e52:	613c      	str	r4, [r7, #16]
 8003e54:	60fb      	str	r3, [r7, #12]
      std::_Destroy(__first, __last);
 8003e56:	6939      	ldr	r1, [r7, #16]
 8003e58:	6978      	ldr	r0, [r7, #20]
 8003e5a:	f000 f84d 	bl	8003ef8 <_ZSt8_DestroyIPN15ResourceManager12ResourceNodeEEvT_S3_>
    }
 8003e5e:	bf00      	nop
      }
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	4618      	mov	r0, r3
 8003e64:	f7ff ffce 	bl	8003e04 <_ZNSt12_Vector_baseIN15ResourceManager12ResourceNodeESaIS1_EED1Ev>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	3718      	adds	r7, #24
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bdb0      	pop	{r4, r5, r7, pc}

08003e72 <_ZNSt12_Vector_baseIN15ResourceManager12ResourceNodeESaIS1_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8003e72:	b480      	push	{r7}
 8003e74:	b083      	sub	sp, #12
 8003e76:	af00      	add	r7, sp, #0
 8003e78:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	601a      	str	r2, [r3, #0]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2200      	movs	r2, #0
 8003e84:	605a      	str	r2, [r3, #4]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	609a      	str	r2, [r3, #8]
	{ }
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	4618      	mov	r0, r3
 8003e90:	370c      	adds	r7, #12
 8003e92:	46bd      	mov	sp, r7
 8003e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e98:	4770      	bx	lr

08003e9a <_ZNSt15__new_allocatorIN15ResourceManager12ResourceNodeEED1Ev>:
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8003e9a:	b480      	push	{r7}
 8003e9c:	b083      	sub	sp, #12
 8003e9e:	af00      	add	r7, sp, #0
 8003ea0:	6078      	str	r0, [r7, #4]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	370c      	adds	r7, #12
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eae:	4770      	bx	lr

08003eb0 <_ZNSt12_Vector_baseIN15ResourceManager12ResourceNodeESaIS1_EE13_M_deallocateEPS1_j>:
      _M_deallocate(pointer __p, size_t __n)
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b088      	sub	sp, #32
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	60f8      	str	r0, [r7, #12]
 8003eb8:	60b9      	str	r1, [r7, #8]
 8003eba:	607a      	str	r2, [r7, #4]
	if (__p)
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d00b      	beq.n	8003eda <_ZNSt12_Vector_baseIN15ResourceManager12ResourceNodeESaIS1_EE13_M_deallocateEPS1_j+0x2a>
	  _Tr::deallocate(_M_impl, __p, __n);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	61fb      	str	r3, [r7, #28]
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	61bb      	str	r3, [r7, #24]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	617b      	str	r3, [r7, #20]
      { __a.deallocate(__p, __n); }
 8003ece:	697a      	ldr	r2, [r7, #20]
 8003ed0:	69b9      	ldr	r1, [r7, #24]
 8003ed2:	69f8      	ldr	r0, [r7, #28]
 8003ed4:	f000 f81d 	bl	8003f12 <_ZNSt15__new_allocatorIN15ResourceManager12ResourceNodeEE10deallocateEPS1_j>
 8003ed8:	bf00      	nop
      }
 8003eda:	bf00      	nop
 8003edc:	3720      	adds	r7, #32
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	bd80      	pop	{r7, pc}

08003ee2 <_ZNSt12_Vector_baseIN15ResourceManager12ResourceNodeESaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8003ee2:	b480      	push	{r7}
 8003ee4:	b083      	sub	sp, #12
 8003ee6:	af00      	add	r7, sp, #0
 8003ee8:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	4618      	mov	r0, r3
 8003eee:	370c      	adds	r7, #12
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef6:	4770      	bx	lr

08003ef8 <_ZSt8_DestroyIPN15ResourceManager12ResourceNodeEEvT_S3_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b082      	sub	sp, #8
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
 8003f00:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 8003f02:	6839      	ldr	r1, [r7, #0]
 8003f04:	6878      	ldr	r0, [r7, #4]
 8003f06:	f000 f814 	bl	8003f32 <_ZNSt12_Destroy_auxILb1EE9__destroyIPN15ResourceManager12ResourceNodeEEEvT_S5_>
    }
 8003f0a:	bf00      	nop
 8003f0c:	3708      	adds	r7, #8
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}

08003f12 <_ZNSt15__new_allocatorIN15ResourceManager12ResourceNodeEE10deallocateEPS1_j>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8003f12:	b580      	push	{r7, lr}
 8003f14:	b084      	sub	sp, #16
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	60f8      	str	r0, [r7, #12]
 8003f1a:	60b9      	str	r1, [r7, #8]
 8003f1c:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	00db      	lsls	r3, r3, #3
 8003f22:	4619      	mov	r1, r3
 8003f24:	68b8      	ldr	r0, [r7, #8]
 8003f26:	f00d fe17 	bl	8011b58 <_ZdlPvj>
      }
 8003f2a:	bf00      	nop
 8003f2c:	3710      	adds	r7, #16
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}

08003f32 <_ZNSt12_Destroy_auxILb1EE9__destroyIPN15ResourceManager12ResourceNodeEEEvT_S5_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8003f32:	b480      	push	{r7}
 8003f34:	b083      	sub	sp, #12
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	6078      	str	r0, [r7, #4]
 8003f3a:	6039      	str	r1, [r7, #0]
 8003f3c:	bf00      	nop
 8003f3e:	370c      	adds	r7, #12
 8003f40:	46bd      	mov	sp, r7
 8003f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f46:	4770      	bx	lr

08003f48 <_Z41__static_initialization_and_destruction_0v>:
    return (lv_font_t*)Font_.GetResource(name);
}
const void* ResourcePool::GetImage(const char* name)
{
    return Image_.GetResource(name);
}
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	af00      	add	r7, sp, #0
static ResourceManager Font_;
 8003f4c:	4803      	ldr	r0, [pc, #12]	@ (8003f5c <_Z41__static_initialization_and_destruction_0v+0x14>)
 8003f4e:	f7ff ff2b 	bl	8003da8 <_ZN15ResourceManagerC1Ev>
static ResourceManager Image_;
 8003f52:	4803      	ldr	r0, [pc, #12]	@ (8003f60 <_Z41__static_initialization_and_destruction_0v+0x18>)
 8003f54:	f7ff ff28 	bl	8003da8 <_ZN15ResourceManagerC1Ev>
}
 8003f58:	bf00      	nop
 8003f5a:	bd80      	pop	{r7, pc}
 8003f5c:	200045dc 	.word	0x200045dc
 8003f60:	200045ec 	.word	0x200045ec

08003f64 <_Z41__static_initialization_and_destruction_1v>:
 8003f64:	b580      	push	{r7, lr}
 8003f66:	af00      	add	r7, sp, #0
static ResourceManager Image_;
 8003f68:	4803      	ldr	r0, [pc, #12]	@ (8003f78 <_Z41__static_initialization_and_destruction_1v+0x14>)
 8003f6a:	f7ff ff2d 	bl	8003dc8 <_ZN15ResourceManagerD1Ev>
static ResourceManager Font_;
 8003f6e:	4803      	ldr	r0, [pc, #12]	@ (8003f7c <_Z41__static_initialization_and_destruction_1v+0x18>)
 8003f70:	f7ff ff2a 	bl	8003dc8 <_ZN15ResourceManagerD1Ev>
}
 8003f74:	bf00      	nop
 8003f76:	bd80      	pop	{r7, pc}
 8003f78:	200045ec 	.word	0x200045ec
 8003f7c:	200045dc 	.word	0x200045dc

08003f80 <_GLOBAL__sub_I__ZN12ResourcePool4InitEv>:
 8003f80:	b580      	push	{r7, lr}
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	f7ff ffe0 	bl	8003f48 <_Z41__static_initialization_and_destruction_0v>
 8003f88:	bd80      	pop	{r7, pc}

08003f8a <_GLOBAL__sub_D__ZN12ResourcePool4InitEv>:
 8003f8a:	b580      	push	{r7, lr}
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	f7ff ffe9 	bl	8003f64 <_Z41__static_initialization_and_destruction_1v>
 8003f92:	bd80      	pop	{r7, pc}

08003f94 <Encoder_Rotate_IRQHandler>:
	
}

//
void Encoder_Rotate_IRQHandler()
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b082      	sub	sp, #8
 8003f98:	af00      	add	r7, sp, #0
	if(!EncoderEnable || EncoderDiffDisable)
 8003f9a:	4b11      	ldr	r3, [pc, #68]	@ (8003fe0 <Encoder_Rotate_IRQHandler+0x4c>)
 8003f9c:	781b      	ldrb	r3, [r3, #0]
 8003f9e:	f083 0301 	eor.w	r3, r3, #1
 8003fa2:	b2db      	uxtb	r3, r3
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d116      	bne.n	8003fd6 <Encoder_Rotate_IRQHandler+0x42>
 8003fa8:	4b0e      	ldr	r3, [pc, #56]	@ (8003fe4 <Encoder_Rotate_IRQHandler+0x50>)
 8003faa:	781b      	ldrb	r3, [r3, #0]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d112      	bne.n	8003fd6 <Encoder_Rotate_IRQHandler+0x42>
    {
        return;
    }
    int dir = (HAL_GPIO_ReadPin(EC_B_GPIO_Port,EC_B_Pin) == GPIO_PIN_RESET ? -1 : +1);
 8003fb0:	2180      	movs	r1, #128	@ 0x80
 8003fb2:	480d      	ldr	r0, [pc, #52]	@ (8003fe8 <Encoder_Rotate_IRQHandler+0x54>)
 8003fb4:	f001 facc 	bl	8005550 <HAL_GPIO_ReadPin>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d102      	bne.n	8003fc4 <Encoder_Rotate_IRQHandler+0x30>
 8003fbe:	f04f 33ff 	mov.w	r3, #4294967295
 8003fc2:	e000      	b.n	8003fc6 <Encoder_Rotate_IRQHandler+0x32>
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	607b      	str	r3, [r7, #4]
    EncoderDiff += dir;
 8003fc8:	4b08      	ldr	r3, [pc, #32]	@ (8003fec <Encoder_Rotate_IRQHandler+0x58>)
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	4413      	add	r3, r2
 8003fd0:	4a06      	ldr	r2, [pc, #24]	@ (8003fec <Encoder_Rotate_IRQHandler+0x58>)
 8003fd2:	6013      	str	r3, [r2, #0]
 8003fd4:	e000      	b.n	8003fd8 <Encoder_Rotate_IRQHandler+0x44>
        return;
 8003fd6:	bf00      	nop
}	
 8003fd8:	3708      	adds	r7, #8
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}
 8003fde:	bf00      	nop
 8003fe0:	20000004 	.word	0x20000004
 8003fe4:	20004600 	.word	0x20004600
 8003fe8:	40020400 	.word	0x40020400
 8003fec:	200045fc 	.word	0x200045fc

08003ff0 <Encoder_Press_IRQHandler>:

//
void Encoder_Press_IRQHandler()
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b084      	sub	sp, #16
 8003ff4:	af00      	add	r7, sp, #0
	uint32_t current_time = HAL_GetTick();  // 
 8003ff6:	f000 fc17 	bl	8004828 <HAL_GetTick>
 8003ffa:	60f8      	str	r0, [r7, #12]
    uint16_t pin_level = HAL_GPIO_ReadPin(EC_KEY_GPIO_Port,EC_KEY_Pin);  // 
 8003ffc:	2108      	movs	r1, #8
 8003ffe:	4826      	ldr	r0, [pc, #152]	@ (8004098 <Encoder_Press_IRQHandler+0xa8>)
 8004000:	f001 faa6 	bl	8005550 <HAL_GPIO_ReadPin>
 8004004:	4603      	mov	r3, r0
 8004006:	817b      	strh	r3, [r7, #10]

    // 1. 20ms

    if (current_time - last_irq_time < DEBOUNCE_MS) {
 8004008:	4b24      	ldr	r3, [pc, #144]	@ (800409c <Encoder_Press_IRQHandler+0xac>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	68fa      	ldr	r2, [r7, #12]
 800400e:	1ad3      	subs	r3, r2, r3
 8004010:	2b13      	cmp	r3, #19
 8004012:	d803      	bhi.n	800401c <Encoder_Press_IRQHandler+0x2c>
        last_irq_time = current_time;
 8004014:	4a21      	ldr	r2, [pc, #132]	@ (800409c <Encoder_Press_IRQHandler+0xac>)
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	6013      	str	r3, [r2, #0]
        return;
 800401a:	e03a      	b.n	8004092 <Encoder_Press_IRQHandler+0xa2>
    }
    last_irq_time = current_time;  // 
 800401c:	4a1f      	ldr	r2, [pc, #124]	@ (800409c <Encoder_Press_IRQHandler+0xac>)
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	6013      	str	r3, [r2, #0]


    // 2. 
    if (pin_level == GPIO_PIN_RESET && !is_pressed) {
 8004022:	897b      	ldrh	r3, [r7, #10]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d10e      	bne.n	8004046 <Encoder_Press_IRQHandler+0x56>
 8004028:	4b1d      	ldr	r3, [pc, #116]	@ (80040a0 <Encoder_Press_IRQHandler+0xb0>)
 800402a:	781b      	ldrb	r3, [r3, #0]
 800402c:	b2db      	uxtb	r3, r3
 800402e:	f083 0301 	eor.w	r3, r3, #1
 8004032:	b2db      	uxtb	r3, r3
 8004034:	2b00      	cmp	r3, #0
 8004036:	d006      	beq.n	8004046 <Encoder_Press_IRQHandler+0x56>
        is_pressed = true;                  // 
 8004038:	4b19      	ldr	r3, [pc, #100]	@ (80040a0 <Encoder_Press_IRQHandler+0xb0>)
 800403a:	2201      	movs	r2, #1
 800403c:	701a      	strb	r2, [r3, #0]
        press_start_time = current_time;    // 
 800403e:	4a19      	ldr	r2, [pc, #100]	@ (80040a4 <Encoder_Press_IRQHandler+0xb4>)
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	6013      	str	r3, [r2, #0]
 8004044:	e025      	b.n	8004092 <Encoder_Press_IRQHandler+0xa2>
    }

    // 3. 
    else if (pin_level == GPIO_PIN_SET && is_pressed) {
 8004046:	897b      	ldrh	r3, [r7, #10]
 8004048:	2b01      	cmp	r3, #1
 800404a:	d122      	bne.n	8004092 <Encoder_Press_IRQHandler+0xa2>
 800404c:	4b14      	ldr	r3, [pc, #80]	@ (80040a0 <Encoder_Press_IRQHandler+0xb0>)
 800404e:	781b      	ldrb	r3, [r3, #0]
 8004050:	b2db      	uxtb	r3, r3
 8004052:	2b00      	cmp	r3, #0
 8004054:	d01d      	beq.n	8004092 <Encoder_Press_IRQHandler+0xa2>
//        is_pressed = false;                 // 
        uint32_t press_duration = current_time - press_start_time;  // 
 8004056:	4b13      	ldr	r3, [pc, #76]	@ (80040a4 <Encoder_Press_IRQHandler+0xb4>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	68fa      	ldr	r2, [r7, #12]
 800405c:	1ad3      	subs	r3, r2, r3
 800405e:	607b      	str	r3, [r7, #4]

        // 
        if (press_duration >= LONG_PRESS_MS) {  // 
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	f241 3287 	movw	r2, #4999	@ 0x1387
 8004066:	4293      	cmp	r3, r2
 8004068:	d908      	bls.n	800407c <Encoder_Press_IRQHandler+0x8c>
            if (press_cb != NULL) {
 800406a:	4b0f      	ldr	r3, [pc, #60]	@ (80040a8 <Encoder_Press_IRQHandler+0xb8>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d00f      	beq.n	8004092 <Encoder_Press_IRQHandler+0xa2>
                press_cb(ENC_PRESS_LONG);
 8004072:	4b0d      	ldr	r3, [pc, #52]	@ (80040a8 <Encoder_Press_IRQHandler+0xb8>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	2001      	movs	r0, #1
 8004078:	4798      	blx	r3
 800407a:	e00a      	b.n	8004092 <Encoder_Press_IRQHandler+0xa2>
            }
        } else if(press_duration >= DEBOUNCE_MS){  // 
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2b13      	cmp	r3, #19
 8004080:	d907      	bls.n	8004092 <Encoder_Press_IRQHandler+0xa2>
            if (press_cb != NULL) {
 8004082:	4b09      	ldr	r3, [pc, #36]	@ (80040a8 <Encoder_Press_IRQHandler+0xb8>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	2b00      	cmp	r3, #0
 8004088:	d003      	beq.n	8004092 <Encoder_Press_IRQHandler+0xa2>
                press_cb(ENC_PRESS_SHORT);
 800408a:	4b07      	ldr	r3, [pc, #28]	@ (80040a8 <Encoder_Press_IRQHandler+0xb8>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	2000      	movs	r0, #0
 8004090:	4798      	blx	r3
            }
        }
    }
}
 8004092:	3710      	adds	r7, #16
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}
 8004098:	40020400 	.word	0x40020400
 800409c:	20004608 	.word	0x20004608
 80040a0:	20004601 	.word	0x20004601
 80040a4:	20004604 	.word	0x20004604
 80040a8:	2000460c 	.word	0x2000460c

080040ac <fat_GetFatTimeFromRTC>:
#include "SD_opera.h"

DWORD fat_GetFatTimeFromRTC() {
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b088      	sub	sp, #32
 80040b0:	af00      	add	r7, sp, #0
	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;
	if (HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN) == HAL_OK) {
 80040b2:	1d3b      	adds	r3, r7, #4
 80040b4:	2200      	movs	r2, #0
 80040b6:	4619      	mov	r1, r3
 80040b8:	481c      	ldr	r0, [pc, #112]	@ (800412c <fat_GetFatTimeFromRTC+0x80>)
 80040ba:	f002 fa2c 	bl	8006516 <HAL_RTC_GetTime>
 80040be:	4603      	mov	r3, r0
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d12d      	bne.n	8004120 <fat_GetFatTimeFromRTC+0x74>
		HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80040c4:	463b      	mov	r3, r7
 80040c6:	2200      	movs	r2, #0
 80040c8:	4619      	mov	r1, r3
 80040ca:	4818      	ldr	r0, [pc, #96]	@ (800412c <fat_GetFatTimeFromRTC+0x80>)
 80040cc:	f002 fb05 	bl	80066da <HAL_RTC_GetDate>
		WORD date = ((2000 + sDate.Year - 1980) << 9) | (sDate.Month << 5)
 80040d0:	78fb      	ldrb	r3, [r7, #3]
 80040d2:	3314      	adds	r3, #20
 80040d4:	b21b      	sxth	r3, r3
 80040d6:	025b      	lsls	r3, r3, #9
 80040d8:	b21a      	sxth	r2, r3
 80040da:	787b      	ldrb	r3, [r7, #1]
 80040dc:	b21b      	sxth	r3, r3
 80040de:	015b      	lsls	r3, r3, #5
 80040e0:	b21b      	sxth	r3, r3
 80040e2:	4313      	orrs	r3, r2
 80040e4:	b21a      	sxth	r2, r3
				| sDate.Date;
 80040e6:	78bb      	ldrb	r3, [r7, #2]
 80040e8:	b21b      	sxth	r3, r3
 80040ea:	4313      	orrs	r3, r2
 80040ec:	b21b      	sxth	r3, r3
		WORD date = ((2000 + sDate.Year - 1980) << 9) | (sDate.Month << 5)
 80040ee:	83fb      	strh	r3, [r7, #30]
		WORD time = (sTime.Hours << 11) | (sTime.Minutes << 5)
 80040f0:	793b      	ldrb	r3, [r7, #4]
 80040f2:	b21b      	sxth	r3, r3
 80040f4:	02db      	lsls	r3, r3, #11
 80040f6:	b21a      	sxth	r2, r3
 80040f8:	797b      	ldrb	r3, [r7, #5]
 80040fa:	b21b      	sxth	r3, r3
 80040fc:	015b      	lsls	r3, r3, #5
 80040fe:	b21b      	sxth	r3, r3
 8004100:	4313      	orrs	r3, r2
 8004102:	b21a      	sxth	r2, r3
				| (sTime.Seconds >> 1);
 8004104:	79bb      	ldrb	r3, [r7, #6]
 8004106:	085b      	lsrs	r3, r3, #1
 8004108:	b2db      	uxtb	r3, r3
 800410a:	b21b      	sxth	r3, r3
 800410c:	4313      	orrs	r3, r2
 800410e:	b21b      	sxth	r3, r3
		WORD time = (sTime.Hours << 11) | (sTime.Minutes << 5)
 8004110:	83bb      	strh	r3, [r7, #28]

		DWORD fatTime = ((DWORD) date << 16) | time;
 8004112:	8bfb      	ldrh	r3, [r7, #30]
 8004114:	041a      	lsls	r2, r3, #16
 8004116:	8bbb      	ldrh	r3, [r7, #28]
 8004118:	4313      	orrs	r3, r2
 800411a:	61bb      	str	r3, [r7, #24]
		return fatTime;
 800411c:	69bb      	ldr	r3, [r7, #24]
 800411e:	e000      	b.n	8004122 <fat_GetFatTimeFromRTC+0x76>
	} else {
		return 0;
 8004120:	2300      	movs	r3, #0
	}
}
 8004122:	4618      	mov	r0, r3
 8004124:	3720      	adds	r7, #32
 8004126:	46bd      	mov	sp, r7
 8004128:	bd80      	pop	{r7, pc}
 800412a:	bf00      	nop
 800412c:	2000020c 	.word	0x2000020c

08004130 <kml_open_compressed_file>:
 * @param compressed_file 
 * @param sd_file_opened 
 * @param kml_transfer_active 
 * @return FRESULT 
 */
FRESULT kml_open_compressed_file(const char* compressed_file, volatile uint8_t* sd_file_opened, volatile uint8_t* kml_transfer_active) {
 8004130:	b5b0      	push	{r4, r5, r7, lr}
 8004132:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8004136:	af02      	add	r7, sp, #8
 8004138:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 800413c:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8004140:	6018      	str	r0, [r3, #0]
 8004142:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8004146:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 800414a:	6019      	str	r1, [r3, #0]
 800414c:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8004150:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 8004154:	601a      	str	r2, [r3, #0]
    FRESULT res;
    
    // 
    for (int i = 0; i < 2; i++) {
 8004156:	2300      	movs	r3, #0
 8004158:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
 800415c:	e010      	b.n	8004180 <kml_open_compressed_file+0x50>
        app_buffer_full[i] = 0;
 800415e:	4a66      	ldr	r2, [pc, #408]	@ (80042f8 <kml_open_compressed_file+0x1c8>)
 8004160:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8004164:	4413      	add	r3, r2
 8004166:	2200      	movs	r2, #0
 8004168:	701a      	strb	r2, [r3, #0]
        app_buffer_index[i] = 0;
 800416a:	4a64      	ldr	r2, [pc, #400]	@ (80042fc <kml_open_compressed_file+0x1cc>)
 800416c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8004170:	2100      	movs	r1, #0
 8004172:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < 2; i++) {
 8004176:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800417a:	3301      	adds	r3, #1
 800417c:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
 8004180:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8004184:	2b01      	cmp	r3, #1
 8004186:	ddea      	ble.n	800415e <kml_open_compressed_file+0x2e>
    }
    transfer_complete = 0;
 8004188:	4b5d      	ldr	r3, [pc, #372]	@ (8004300 <kml_open_compressed_file+0x1d0>)
 800418a:	2200      	movs	r2, #0
 800418c:	701a      	strb	r2, [r3, #0]
    
    // 
    uint8_t open_msg2[150];
    sprintf((char*)open_msg2, "Opening %s for compressed data reception...\r\n", compressed_file);
 800418e:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8004192:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8004196:	f507 70ae 	add.w	r0, r7, #348	@ 0x15c
 800419a:	681a      	ldr	r2, [r3, #0]
 800419c:	4959      	ldr	r1, [pc, #356]	@ (8004304 <kml_open_compressed_file+0x1d4>)
 800419e:	f00f fba1 	bl	80138e4 <siprintf>
    HAL_UART_Transmit(&huart1, open_msg2, strlen((char*)open_msg2), 100);
 80041a2:	f507 73ae 	add.w	r3, r7, #348	@ 0x15c
 80041a6:	4618      	mov	r0, r3
 80041a8:	f7fc f882 	bl	80002b0 <strlen>
 80041ac:	4603      	mov	r3, r0
 80041ae:	b29a      	uxth	r2, r3
 80041b0:	f507 71ae 	add.w	r1, r7, #348	@ 0x15c
 80041b4:	2364      	movs	r3, #100	@ 0x64
 80041b6:	4854      	ldr	r0, [pc, #336]	@ (8004308 <kml_open_compressed_file+0x1d8>)
 80041b8:	f004 fc62 	bl	8008a80 <HAL_UART_Transmit>
    
    res = f_open(&SDFile, compressed_file, FA_CREATE_ALWAYS | FA_WRITE);
 80041bc:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80041c0:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80041c4:	220a      	movs	r2, #10
 80041c6:	6819      	ldr	r1, [r3, #0]
 80041c8:	4850      	ldr	r0, [pc, #320]	@ (800430c <kml_open_compressed_file+0x1dc>)
 80041ca:	f009 f929 	bl	800d420 <f_open>
 80041ce:	4603      	mov	r3, r0
 80041d0:	f887 31f3 	strb.w	r3, [r7, #499]	@ 0x1f3
    uint8_t open_result_msg[100];
    sprintf((char*)open_result_msg, "f_open result: %d\r\n", res);
 80041d4:	f897 21f3 	ldrb.w	r2, [r7, #499]	@ 0x1f3
 80041d8:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 80041dc:	494c      	ldr	r1, [pc, #304]	@ (8004310 <kml_open_compressed_file+0x1e0>)
 80041de:	4618      	mov	r0, r3
 80041e0:	f00f fb80 	bl	80138e4 <siprintf>
    HAL_UART_Transmit(&huart1, open_result_msg, strlen((char*)open_result_msg), 100);
 80041e4:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 80041e8:	4618      	mov	r0, r3
 80041ea:	f7fc f861 	bl	80002b0 <strlen>
 80041ee:	4603      	mov	r3, r0
 80041f0:	b29a      	uxth	r2, r3
 80041f2:	f107 01f8 	add.w	r1, r7, #248	@ 0xf8
 80041f6:	2364      	movs	r3, #100	@ 0x64
 80041f8:	4843      	ldr	r0, [pc, #268]	@ (8004308 <kml_open_compressed_file+0x1d8>)
 80041fa:	f004 fc41 	bl	8008a80 <HAL_UART_Transmit>
    
    if (res == FR_OK) {
 80041fe:	f897 31f3 	ldrb.w	r3, [r7, #499]	@ 0x1f3
 8004202:	2b00      	cmp	r3, #0
 8004204:	d151      	bne.n	80042aa <kml_open_compressed_file+0x17a>
        *sd_file_opened = 1;
 8004206:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 800420a:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	2201      	movs	r2, #1
 8004212:	701a      	strb	r2, [r3, #0]
        *kml_transfer_active = 1;
 8004214:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8004218:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	2201      	movs	r2, #1
 8004220:	701a      	strb	r2, [r3, #0]
        
        uint8_t msg2[150];
        sprintf((char*)msg2, "\r\n=== Ready to receive KML file ===\r\nFile: %s\r\nsd_file_opened=%d, kml_transfer_active=%d\r\n", 
                compressed_file, *sd_file_opened, *kml_transfer_active);
 8004222:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8004226:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	781b      	ldrb	r3, [r3, #0]
 800422e:	b2db      	uxtb	r3, r3
        sprintf((char*)msg2, "\r\n=== Ready to receive KML file ===\r\nFile: %s\r\nsd_file_opened=%d, kml_transfer_active=%d\r\n", 
 8004230:	461c      	mov	r4, r3
                compressed_file, *sd_file_opened, *kml_transfer_active);
 8004232:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8004236:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	781b      	ldrb	r3, [r3, #0]
 800423e:	b2db      	uxtb	r3, r3
        sprintf((char*)msg2, "\r\n=== Ready to receive KML file ===\r\nFile: %s\r\nsd_file_opened=%d, kml_transfer_active=%d\r\n", 
 8004240:	4619      	mov	r1, r3
 8004242:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8004246:	f5a3 72f6 	sub.w	r2, r3, #492	@ 0x1ec
 800424a:	f107 0060 	add.w	r0, r7, #96	@ 0x60
 800424e:	9100      	str	r1, [sp, #0]
 8004250:	4623      	mov	r3, r4
 8004252:	6812      	ldr	r2, [r2, #0]
 8004254:	492f      	ldr	r1, [pc, #188]	@ (8004314 <kml_open_compressed_file+0x1e4>)
 8004256:	f00f fb45 	bl	80138e4 <siprintf>
        HAL_UART_Transmit(&huart1, msg2, strlen((char*)msg2), 100);
 800425a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800425e:	4618      	mov	r0, r3
 8004260:	f7fc f826 	bl	80002b0 <strlen>
 8004264:	4603      	mov	r3, r0
 8004266:	b29a      	uxth	r2, r3
 8004268:	f107 0160 	add.w	r1, r7, #96	@ 0x60
 800426c:	2364      	movs	r3, #100	@ 0x64
 800426e:	4826      	ldr	r0, [pc, #152]	@ (8004308 <kml_open_compressed_file+0x1d8>)
 8004270:	f004 fc06 	bl	8008a80 <HAL_UART_Transmit>
        uint8_t msg3[] = "Waiting for KML file data...\r\nEnd with 0xFF 0xFF 0xFF to complete transfer\r\n\r\n";
 8004274:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 8004278:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 800427c:	4a26      	ldr	r2, [pc, #152]	@ (8004318 <kml_open_compressed_file+0x1e8>)
 800427e:	4618      	mov	r0, r3
 8004280:	4611      	mov	r1, r2
 8004282:	234f      	movs	r3, #79	@ 0x4f
 8004284:	461a      	mov	r2, r3
 8004286:	f00f fd26 	bl	8013cd6 <memcpy>
        HAL_UART_Transmit(&huart1, msg3, strlen((char*)msg3), 100);
 800428a:	f107 0310 	add.w	r3, r7, #16
 800428e:	4618      	mov	r0, r3
 8004290:	f7fc f80e 	bl	80002b0 <strlen>
 8004294:	4603      	mov	r3, r0
 8004296:	b29a      	uxth	r2, r3
 8004298:	f107 0110 	add.w	r1, r7, #16
 800429c:	2364      	movs	r3, #100	@ 0x64
 800429e:	481a      	ldr	r0, [pc, #104]	@ (8004308 <kml_open_compressed_file+0x1d8>)
 80042a0:	f004 fbee 	bl	8008a80 <HAL_UART_Transmit>
        
        // DMA
        UART1_Start_DMA_Reception();
 80042a4:	f7fe fbd4 	bl	8002a50 <UART1_Start_DMA_Reception>
 80042a8:	e01f      	b.n	80042ea <kml_open_compressed_file+0x1ba>
    } else {
        uint8_t msg[] = "Cannot create file for compressed data reception\r\n";
 80042aa:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80042ae:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80042b2:	4a1a      	ldr	r2, [pc, #104]	@ (800431c <kml_open_compressed_file+0x1ec>)
 80042b4:	461c      	mov	r4, r3
 80042b6:	4615      	mov	r5, r2
 80042b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80042ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80042bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80042be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80042c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80042c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80042c4:	682b      	ldr	r3, [r5, #0]
 80042c6:	461a      	mov	r2, r3
 80042c8:	8022      	strh	r2, [r4, #0]
 80042ca:	3402      	adds	r4, #2
 80042cc:	0c1b      	lsrs	r3, r3, #16
 80042ce:	7023      	strb	r3, [r4, #0]
        HAL_UART_Transmit(&huart1, msg, strlen((char*)msg), 100);
 80042d0:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80042d4:	4618      	mov	r0, r3
 80042d6:	f7fb ffeb 	bl	80002b0 <strlen>
 80042da:	4603      	mov	r3, r0
 80042dc:	b29a      	uxth	r2, r3
 80042de:	f107 0160 	add.w	r1, r7, #96	@ 0x60
 80042e2:	2364      	movs	r3, #100	@ 0x64
 80042e4:	4808      	ldr	r0, [pc, #32]	@ (8004308 <kml_open_compressed_file+0x1d8>)
 80042e6:	f004 fbcb 	bl	8008a80 <HAL_UART_Transmit>
    }
    
    return res;
 80042ea:	f897 31f3 	ldrb.w	r3, [r7, #499]	@ 0x1f3
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	f507 77fc 	add.w	r7, r7, #504	@ 0x1f8
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bdb0      	pop	{r4, r5, r7, pc}
 80042f8:	200045b8 	.word	0x200045b8
 80042fc:	200045b0 	.word	0x200045b0
 8004300:	200045bb 	.word	0x200045bb
 8004304:	08016a30 	.word	0x08016a30
 8004308:	200004bc 	.word	0x200004bc
 800430c:	20004854 	.word	0x20004854
 8004310:	08016a60 	.word	0x08016a60
 8004314:	08016a74 	.word	0x08016a74
 8004318:	08016ad0 	.word	0x08016ad0
 800431c:	08016b20 	.word	0x08016b20

08004320 <kml_process_buffers>:
 * @param sd_file_opened 
 * @param total_written 
 * @param last_print_index 
 * @return FRESULT 
 */
FRESULT kml_process_buffers(volatile uint8_t sd_file_opened, uint32_t* total_written, uint32_t* last_print_index) {
 8004320:	b580      	push	{r7, lr}
 8004322:	b0a2      	sub	sp, #136	@ 0x88
 8004324:	af00      	add	r7, sp, #0
 8004326:	4603      	mov	r3, r0
 8004328:	60b9      	str	r1, [r7, #8]
 800432a:	607a      	str	r2, [r7, #4]
 800432c:	73fb      	strb	r3, [r7, #15]
    FRESULT res = FR_OK;
 800432e:	2300      	movs	r3, #0
 8004330:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    
    // DMA
    Process_DMA_Data();
 8004334:	f7fe fb9a 	bl	8002a6c <Process_DMA_Data>
    
    // 
    for (int i = 0; i < 2; i++) {
 8004338:	2300      	movs	r3, #0
 800433a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800433e:	e05f      	b.n	8004400 <kml_process_buffers+0xe0>
        if (app_buffer_full[i] && sd_file_opened) {
 8004340:	4a34      	ldr	r2, [pc, #208]	@ (8004414 <kml_process_buffers+0xf4>)
 8004342:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004346:	4413      	add	r3, r2
 8004348:	781b      	ldrb	r3, [r3, #0]
 800434a:	b2db      	uxtb	r3, r3
 800434c:	2b00      	cmp	r3, #0
 800434e:	d052      	beq.n	80043f6 <kml_process_buffers+0xd6>
 8004350:	7bfb      	ldrb	r3, [r7, #15]
 8004352:	b2db      	uxtb	r3, r3
 8004354:	2b00      	cmp	r3, #0
 8004356:	d04e      	beq.n	80043f6 <kml_process_buffers+0xd6>
            // SD
            uint32_t bytes_to_write = app_buffer_index[i];
 8004358:	4a2f      	ldr	r2, [pc, #188]	@ (8004418 <kml_process_buffers+0xf8>)
 800435a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800435e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004362:	67fb      	str	r3, [r7, #124]	@ 0x7c
            if (bytes_to_write > 0) {
 8004364:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004366:	2b00      	cmp	r3, #0
 8004368:	d045      	beq.n	80043f6 <kml_process_buffers+0xd6>
                UINT bytes_written;
                res = kml_write_bin_to_sd(&SDFile, (uint8_t*)app_buffers[i], bytes_to_write, &bytes_written);
 800436a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800436e:	031b      	lsls	r3, r3, #12
 8004370:	4a2a      	ldr	r2, [pc, #168]	@ (800441c <kml_process_buffers+0xfc>)
 8004372:	1899      	adds	r1, r3, r2
 8004374:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8004378:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800437a:	4829      	ldr	r0, [pc, #164]	@ (8004420 <kml_process_buffers+0x100>)
 800437c:	f000 f9d4 	bl	8004728 <kml_write_bin_to_sd>
 8004380:	4603      	mov	r3, r0
 8004382:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
                if(res == FR_OK) {
 8004386:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800438a:	2b00      	cmp	r3, #0
 800438c:	d11e      	bne.n	80043cc <kml_process_buffers+0xac>
                    *total_written += bytes_written;
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004394:	441a      	add	r2, r3
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	601a      	str	r2, [r3, #0]
                    // 
                    if(*total_written - *last_print_index > 409600) {  // 400KB
 800439a:	68bb      	ldr	r3, [r7, #8]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	1ad3      	subs	r3, r2, r3
 80043a4:	f5b3 2fc8 	cmp.w	r3, #409600	@ 0x64000
 80043a8:	d903      	bls.n	80043b2 <kml_process_buffers+0x92>
                        *last_print_index = *total_written;
 80043aa:	68bb      	ldr	r3, [r7, #8]
 80043ac:	681a      	ldr	r2, [r3, #0]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	601a      	str	r2, [r3, #0]
                    }
                    // 
                    app_buffer_full[i] = 0;
 80043b2:	4a18      	ldr	r2, [pc, #96]	@ (8004414 <kml_process_buffers+0xf4>)
 80043b4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80043b8:	4413      	add	r3, r2
 80043ba:	2200      	movs	r2, #0
 80043bc:	701a      	strb	r2, [r3, #0]
                    app_buffer_index[i] = 0;
 80043be:	4a16      	ldr	r2, [pc, #88]	@ (8004418 <kml_process_buffers+0xf8>)
 80043c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80043c4:	2100      	movs	r1, #0
 80043c6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80043ca:	e014      	b.n	80043f6 <kml_process_buffers+0xd6>
                } else {
                    // 
                    uint8_t err_msg[100];
                    sprintf((char*)err_msg, "Compressed data Write error: %d\r\n", res);
 80043cc:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 80043d0:	f107 0314 	add.w	r3, r7, #20
 80043d4:	4913      	ldr	r1, [pc, #76]	@ (8004424 <kml_process_buffers+0x104>)
 80043d6:	4618      	mov	r0, r3
 80043d8:	f00f fa84 	bl	80138e4 <siprintf>
                    HAL_UART_Transmit(&huart1, err_msg, strlen((char*)err_msg), 100);
 80043dc:	f107 0314 	add.w	r3, r7, #20
 80043e0:	4618      	mov	r0, r3
 80043e2:	f7fb ff65 	bl	80002b0 <strlen>
 80043e6:	4603      	mov	r3, r0
 80043e8:	b29a      	uxth	r2, r3
 80043ea:	f107 0114 	add.w	r1, r7, #20
 80043ee:	2364      	movs	r3, #100	@ 0x64
 80043f0:	480d      	ldr	r0, [pc, #52]	@ (8004428 <kml_process_buffers+0x108>)
 80043f2:	f004 fb45 	bl	8008a80 <HAL_UART_Transmit>
    for (int i = 0; i < 2; i++) {
 80043f6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80043fa:	3301      	adds	r3, #1
 80043fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004400:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004404:	2b01      	cmp	r3, #1
 8004406:	dd9b      	ble.n	8004340 <kml_process_buffers+0x20>
                }
            }
        }
    }
    
    return res;
 8004408:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 800440c:	4618      	mov	r0, r3
 800440e:	3788      	adds	r7, #136	@ 0x88
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}
 8004414:	200045b8 	.word	0x200045b8
 8004418:	200045b0 	.word	0x200045b0
 800441c:	200025b0 	.word	0x200025b0
 8004420:	20004854 	.word	0x20004854
 8004424:	08016b54 	.word	0x08016b54
 8004428:	200004bc 	.word	0x200004bc

0800442c <kml_handle_transfer_complete>:
 * @param actual_written 
 * @param sd_file_opened 
 * @param kml_transfer_active 
 * @return FRESULT 
 */
FRESULT kml_handle_transfer_complete(const char* compressed_file, uint32_t actual_written, volatile uint8_t* sd_file_opened, volatile uint8_t* kml_transfer_active) {
 800442c:	b5b0      	push	{r4, r5, r7, lr}
 800442e:	f5ad 7d06 	sub.w	sp, sp, #536	@ 0x218
 8004432:	af00      	add	r7, sp, #0
 8004434:	f507 7406 	add.w	r4, r7, #536	@ 0x218
 8004438:	f5a4 7403 	sub.w	r4, r4, #524	@ 0x20c
 800443c:	6020      	str	r0, [r4, #0]
 800443e:	f507 7006 	add.w	r0, r7, #536	@ 0x218
 8004442:	f5a0 7004 	sub.w	r0, r0, #528	@ 0x210
 8004446:	6001      	str	r1, [r0, #0]
 8004448:	f507 7106 	add.w	r1, r7, #536	@ 0x218
 800444c:	f5a1 7105 	sub.w	r1, r1, #532	@ 0x214
 8004450:	600a      	str	r2, [r1, #0]
 8004452:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8004456:	f5a2 7206 	sub.w	r2, r2, #536	@ 0x218
 800445a:	6013      	str	r3, [r2, #0]
    FRESULT res;
    
    // 
    for (int i = 0; i < 2; i++) {
 800445c:	2300      	movs	r3, #0
 800445e:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
 8004462:	e04d      	b.n	8004500 <kml_handle_transfer_complete+0xd4>
        if (app_buffer_full[i]) {
 8004464:	4a8f      	ldr	r2, [pc, #572]	@ (80046a4 <kml_handle_transfer_complete+0x278>)
 8004466:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800446a:	4413      	add	r3, r2
 800446c:	781b      	ldrb	r3, [r3, #0]
 800446e:	b2db      	uxtb	r3, r3
 8004470:	2b00      	cmp	r3, #0
 8004472:	d040      	beq.n	80044f6 <kml_handle_transfer_complete+0xca>
            uint32_t bytes_to_write = app_buffer_index[i];
 8004474:	4a8c      	ldr	r2, [pc, #560]	@ (80046a8 <kml_handle_transfer_complete+0x27c>)
 8004476:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800447a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800447e:	f8c7 320c 	str.w	r3, [r7, #524]	@ 0x20c
            if (bytes_to_write > 0) {
 8004482:	f8d7 320c 	ldr.w	r3, [r7, #524]	@ 0x20c
 8004486:	2b00      	cmp	r3, #0
 8004488:	d035      	beq.n	80044f6 <kml_handle_transfer_complete+0xca>
                UINT bytes_written;
                res = f_write(&SDFile, (uint8_t*)app_buffers[i], bytes_to_write, &bytes_written);
 800448a:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 800448e:	031b      	lsls	r3, r3, #12
 8004490:	4a86      	ldr	r2, [pc, #536]	@ (80046ac <kml_handle_transfer_complete+0x280>)
 8004492:	1899      	adds	r1, r3, r2
 8004494:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8004498:	f8d7 220c 	ldr.w	r2, [r7, #524]	@ 0x20c
 800449c:	4884      	ldr	r0, [pc, #528]	@ (80046b0 <kml_handle_transfer_complete+0x284>)
 800449e:	f009 f995 	bl	800d7cc <f_write>
 80044a2:	4603      	mov	r3, r0
 80044a4:	f887 320b 	strb.w	r3, [r7, #523]	@ 0x20b
                if(res == FR_OK) {
 80044a8:	f897 320b 	ldrb.w	r3, [r7, #523]	@ 0x20b
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d10c      	bne.n	80044ca <kml_handle_transfer_complete+0x9e>
                    // 
                    app_buffer_full[i] = 0;
 80044b0:	4a7c      	ldr	r2, [pc, #496]	@ (80046a4 <kml_handle_transfer_complete+0x278>)
 80044b2:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 80044b6:	4413      	add	r3, r2
 80044b8:	2200      	movs	r2, #0
 80044ba:	701a      	strb	r2, [r3, #0]
                    app_buffer_index[i] = 0;
 80044bc:	4a7a      	ldr	r2, [pc, #488]	@ (80046a8 <kml_handle_transfer_complete+0x27c>)
 80044be:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 80044c2:	2100      	movs	r1, #0
 80044c4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80044c8:	e015      	b.n	80044f6 <kml_handle_transfer_complete+0xca>
                } else {
                    // 
                    uint8_t final_err_msg[100];
                    sprintf((char*)final_err_msg, "Final Compressed Write error: %d\r\n", res);
 80044ca:	f897 220b 	ldrb.w	r2, [r7, #523]	@ 0x20b
 80044ce:	f107 0310 	add.w	r3, r7, #16
 80044d2:	4978      	ldr	r1, [pc, #480]	@ (80046b4 <kml_handle_transfer_complete+0x288>)
 80044d4:	4618      	mov	r0, r3
 80044d6:	f00f fa05 	bl	80138e4 <siprintf>
                    HAL_UART_Transmit(&huart1, final_err_msg, strlen((char*)final_err_msg), 100);
 80044da:	f107 0310 	add.w	r3, r7, #16
 80044de:	4618      	mov	r0, r3
 80044e0:	f7fb fee6 	bl	80002b0 <strlen>
 80044e4:	4603      	mov	r3, r0
 80044e6:	b29a      	uxth	r2, r3
 80044e8:	f107 0110 	add.w	r1, r7, #16
 80044ec:	2364      	movs	r3, #100	@ 0x64
 80044ee:	4872      	ldr	r0, [pc, #456]	@ (80046b8 <kml_handle_transfer_complete+0x28c>)
 80044f0:	f004 fac6 	bl	8008a80 <HAL_UART_Transmit>
                    break;
 80044f4:	e008      	b.n	8004508 <kml_handle_transfer_complete+0xdc>
    for (int i = 0; i < 2; i++) {
 80044f6:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 80044fa:	3301      	adds	r3, #1
 80044fc:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
 8004500:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8004504:	2b01      	cmp	r3, #1
 8004506:	ddad      	ble.n	8004464 <kml_handle_transfer_complete+0x38>
        }
    }
    
    // 
    uint8_t final_write_msg[100];
    sprintf((char*)final_write_msg, "Final Compressed Write: Transfer complete, Total %ld bytes written\r\n", actual_written);
 8004508:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800450c:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8004510:	f507 70d2 	add.w	r0, r7, #420	@ 0x1a4
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	4969      	ldr	r1, [pc, #420]	@ (80046bc <kml_handle_transfer_complete+0x290>)
 8004518:	f00f f9e4 	bl	80138e4 <siprintf>
    HAL_UART_Transmit(&huart1, final_write_msg, strlen((char*)final_write_msg), 100);
 800451c:	f507 73d2 	add.w	r3, r7, #420	@ 0x1a4
 8004520:	4618      	mov	r0, r3
 8004522:	f7fb fec5 	bl	80002b0 <strlen>
 8004526:	4603      	mov	r3, r0
 8004528:	b29a      	uxth	r2, r3
 800452a:	f507 71d2 	add.w	r1, r7, #420	@ 0x1a4
 800452e:	2364      	movs	r3, #100	@ 0x64
 8004530:	4861      	ldr	r0, [pc, #388]	@ (80046b8 <kml_handle_transfer_complete+0x28c>)
 8004532:	f004 faa5 	bl	8008a80 <HAL_UART_Transmit>
    
    // 
    f_sync(&SDFile);
 8004536:	485e      	ldr	r0, [pc, #376]	@ (80046b0 <kml_handle_transfer_complete+0x284>)
 8004538:	f009 faec 	bl	800db14 <f_sync>
    f_close(&SDFile);
 800453c:	485c      	ldr	r0, [pc, #368]	@ (80046b0 <kml_handle_transfer_complete+0x284>)
 800453e:	f009 fb72 	bl	800dc26 <f_close>
    *sd_file_opened = 0;
 8004542:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8004546:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	2200      	movs	r2, #0
 800454e:	701a      	strb	r2, [r3, #0]
    
    // 
    uint8_t msg[120];
    sprintf((char*)msg, "=== Compressed File Transfer Complete ===\r\nFile: %s\r\nTotal Written: %ld bytes\r\n", 
 8004550:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8004554:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8004558:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 800455c:	f5a2 7203 	sub.w	r2, r2, #524	@ 0x20c
 8004560:	f507 7096 	add.w	r0, r7, #300	@ 0x12c
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	6812      	ldr	r2, [r2, #0]
 8004568:	4955      	ldr	r1, [pc, #340]	@ (80046c0 <kml_handle_transfer_complete+0x294>)
 800456a:	f00f f9bb 	bl	80138e4 <siprintf>
            compressed_file, actual_written);
    HAL_UART_Transmit(&huart1, msg, strlen((char*)msg), 100);
 800456e:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 8004572:	4618      	mov	r0, r3
 8004574:	f7fb fe9c 	bl	80002b0 <strlen>
 8004578:	4603      	mov	r3, r0
 800457a:	b29a      	uxth	r2, r3
 800457c:	f507 7196 	add.w	r1, r7, #300	@ 0x12c
 8004580:	2364      	movs	r3, #100	@ 0x64
 8004582:	484d      	ldr	r0, [pc, #308]	@ (80046b8 <kml_handle_transfer_complete+0x28c>)
 8004584:	f004 fa7c 	bl	8008a80 <HAL_UART_Transmit>
    
    // 
    res = kml_process_completed_transfer(compressed_file, actual_written);
 8004588:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800458c:	f5a3 7204 	sub.w	r2, r3, #528	@ 0x210
 8004590:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8004594:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8004598:	6811      	ldr	r1, [r2, #0]
 800459a:	6818      	ldr	r0, [r3, #0]
 800459c:	f000 f8e2 	bl	8004764 <kml_process_completed_transfer>
 80045a0:	4603      	mov	r3, r0
 80045a2:	f887 320b 	strb.w	r3, [r7, #523]	@ 0x20b
    if (res != FR_OK) {
 80045a6:	f897 320b 	ldrb.w	r3, [r7, #523]	@ 0x20b
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d014      	beq.n	80045d8 <kml_handle_transfer_complete+0x1ac>
        uint8_t err_msg[100];
        sprintf((char*)err_msg, "Error processing transfer: %d\r\n", res);
 80045ae:	f897 220b 	ldrb.w	r2, [r7, #523]	@ 0x20b
 80045b2:	f107 0310 	add.w	r3, r7, #16
 80045b6:	4943      	ldr	r1, [pc, #268]	@ (80046c4 <kml_handle_transfer_complete+0x298>)
 80045b8:	4618      	mov	r0, r3
 80045ba:	f00f f993 	bl	80138e4 <siprintf>
        HAL_UART_Transmit(&huart1, err_msg, strlen((char*)err_msg), 100);
 80045be:	f107 0310 	add.w	r3, r7, #16
 80045c2:	4618      	mov	r0, r3
 80045c4:	f7fb fe74 	bl	80002b0 <strlen>
 80045c8:	4603      	mov	r3, r0
 80045ca:	b29a      	uxth	r2, r3
 80045cc:	f107 0110 	add.w	r1, r7, #16
 80045d0:	2364      	movs	r3, #100	@ 0x64
 80045d2:	4839      	ldr	r0, [pc, #228]	@ (80046b8 <kml_handle_transfer_complete+0x28c>)
 80045d4:	f004 fa54 	bl	8008a80 <HAL_UART_Transmit>
    }
    
    // 
    for (int i = 0; i < 2; i++) {
 80045d8:	2300      	movs	r3, #0
 80045da:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
 80045de:	e010      	b.n	8004602 <kml_handle_transfer_complete+0x1d6>
        app_buffer_full[i] = 0;
 80045e0:	4a30      	ldr	r2, [pc, #192]	@ (80046a4 <kml_handle_transfer_complete+0x278>)
 80045e2:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 80045e6:	4413      	add	r3, r2
 80045e8:	2200      	movs	r2, #0
 80045ea:	701a      	strb	r2, [r3, #0]
        app_buffer_index[i] = 0;
 80045ec:	4a2e      	ldr	r2, [pc, #184]	@ (80046a8 <kml_handle_transfer_complete+0x27c>)
 80045ee:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 80045f2:	2100      	movs	r1, #0
 80045f4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < 2; i++) {
 80045f8:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 80045fc:	3301      	adds	r3, #1
 80045fe:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210
 8004602:	f8d7 3210 	ldr.w	r3, [r7, #528]	@ 0x210
 8004606:	2b01      	cmp	r3, #1
 8004608:	ddea      	ble.n	80045e0 <kml_handle_transfer_complete+0x1b4>
    }
    transfer_complete = 0;
 800460a:	4b2f      	ldr	r3, [pc, #188]	@ (80046c8 <kml_handle_transfer_complete+0x29c>)
 800460c:	2200      	movs	r2, #0
 800460e:	701a      	strb	r2, [r3, #0]
    
    vTaskDelay(pdMS_TO_TICKS(1000));
 8004610:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004614:	f00b fc82 	bl	800ff1c <vTaskDelay>
    
    // 
    *sd_file_opened = 0;
 8004618:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800461c:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	2200      	movs	r2, #0
 8004624:	701a      	strb	r2, [r3, #0]
    uint8_t ready_msg[150];
    sprintf((char*)ready_msg, "Ready for next transfer\r\nPrevious compressed file saved as: %s\r\n", compressed_file);
 8004626:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 800462a:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 800462e:	f107 0094 	add.w	r0, r7, #148	@ 0x94
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	4925      	ldr	r1, [pc, #148]	@ (80046cc <kml_handle_transfer_complete+0x2a0>)
 8004636:	f00f f955 	bl	80138e4 <siprintf>
    HAL_UART_Transmit(&huart1, ready_msg, strlen((char*)ready_msg), 100);
 800463a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800463e:	4618      	mov	r0, r3
 8004640:	f7fb fe36 	bl	80002b0 <strlen>
 8004644:	4603      	mov	r3, r0
 8004646:	b29a      	uxth	r2, r3
 8004648:	f107 0194 	add.w	r1, r7, #148	@ 0x94
 800464c:	2364      	movs	r3, #100	@ 0x64
 800464e:	481a      	ldr	r0, [pc, #104]	@ (80046b8 <kml_handle_transfer_complete+0x28c>)
 8004650:	f004 fa16 	bl	8008a80 <HAL_UART_Transmit>
    *kml_transfer_active = 1;
 8004654:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8004658:	f5a3 7306 	sub.w	r3, r3, #536	@ 0x218
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	2201      	movs	r2, #1
 8004660:	701a      	strb	r2, [r3, #0]
    
    uint8_t msg3[] = "\r\nReady for next transfer\r\n";
 8004662:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8004666:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 800466a:	4a19      	ldr	r2, [pc, #100]	@ (80046d0 <kml_handle_transfer_complete+0x2a4>)
 800466c:	461c      	mov	r4, r3
 800466e:	4615      	mov	r5, r2
 8004670:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004672:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004674:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004678:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    HAL_UART_Transmit(&huart1, msg3, strlen((char*)msg3), 100);
 800467c:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8004680:	4618      	mov	r0, r3
 8004682:	f7fb fe15 	bl	80002b0 <strlen>
 8004686:	4603      	mov	r3, r0
 8004688:	b29a      	uxth	r2, r3
 800468a:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 800468e:	2364      	movs	r3, #100	@ 0x64
 8004690:	4809      	ldr	r0, [pc, #36]	@ (80046b8 <kml_handle_transfer_complete+0x28c>)
 8004692:	f004 f9f5 	bl	8008a80 <HAL_UART_Transmit>
    
    return res;
 8004696:	f897 320b 	ldrb.w	r3, [r7, #523]	@ 0x20b
}
 800469a:	4618      	mov	r0, r3
 800469c:	f507 7706 	add.w	r7, r7, #536	@ 0x218
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bdb0      	pop	{r4, r5, r7, pc}
 80046a4:	200045b8 	.word	0x200045b8
 80046a8:	200045b0 	.word	0x200045b0
 80046ac:	200025b0 	.word	0x200025b0
 80046b0:	20004854 	.word	0x20004854
 80046b4:	08016b78 	.word	0x08016b78
 80046b8:	200004bc 	.word	0x200004bc
 80046bc:	08016b9c 	.word	0x08016b9c
 80046c0:	08016be4 	.word	0x08016be4
 80046c4:	08016c34 	.word	0x08016c34
 80046c8:	200045bb 	.word	0x200045bb
 80046cc:	08016c54 	.word	0x08016c54
 80046d0:	08016c98 	.word	0x08016c98

080046d4 <kml_init_system>:
/**
 * @brief KML
 * @return FRESULT 
 */
FRESULT kml_init_system(void)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b082      	sub	sp, #8
 80046d8:	af00      	add	r7, sp, #0
    FRESULT res;
    const char* kml_dir = "0:/kml";
 80046da:	4b10      	ldr	r3, [pc, #64]	@ (800471c <kml_init_system+0x48>)
 80046dc:	607b      	str	r3, [r7, #4]
    #if KML_ENABLE_CRC
    init_crc_table();
    #endif
    
    // 
    res = f_mount(&SDFatFS, "0:", 1);
 80046de:	2201      	movs	r2, #1
 80046e0:	490f      	ldr	r1, [pc, #60]	@ (8004720 <kml_init_system+0x4c>)
 80046e2:	4810      	ldr	r0, [pc, #64]	@ (8004724 <kml_init_system+0x50>)
 80046e4:	f008 fe38 	bl	800d358 <f_mount>
 80046e8:	4603      	mov	r3, r0
 80046ea:	70fb      	strb	r3, [r7, #3]
    if (res != FR_OK) {
 80046ec:	78fb      	ldrb	r3, [r7, #3]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d001      	beq.n	80046f6 <kml_init_system+0x22>
        return res;
 80046f2:	78fb      	ldrb	r3, [r7, #3]
 80046f4:	e00d      	b.n	8004712 <kml_init_system+0x3e>
    }
    
    // kml
    res = f_mkdir(kml_dir);
 80046f6:	6878      	ldr	r0, [r7, #4]
 80046f8:	f009 fac4 	bl	800dc84 <f_mkdir>
 80046fc:	4603      	mov	r3, r0
 80046fe:	70fb      	strb	r3, [r7, #3]
    if (res != FR_OK && res != FR_EXIST) {
 8004700:	78fb      	ldrb	r3, [r7, #3]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d004      	beq.n	8004710 <kml_init_system+0x3c>
 8004706:	78fb      	ldrb	r3, [r7, #3]
 8004708:	2b08      	cmp	r3, #8
 800470a:	d001      	beq.n	8004710 <kml_init_system+0x3c>
        return res;
 800470c:	78fb      	ldrb	r3, [r7, #3]
 800470e:	e000      	b.n	8004712 <kml_init_system+0x3e>
    }
    
    return FR_OK;
 8004710:	2300      	movs	r3, #0
}
 8004712:	4618      	mov	r0, r3
 8004714:	3708      	adds	r7, #8
 8004716:	46bd      	mov	sp, r7
 8004718:	bd80      	pop	{r7, pc}
 800471a:	bf00      	nop
 800471c:	08016cb4 	.word	0x08016cb4
 8004720:	08016cbc 	.word	0x08016cbc
 8004724:	2000461c 	.word	0x2000461c

08004728 <kml_write_bin_to_sd>:
 * @param buffer_size 
 * @param bytes_written 
 * @return FRESULT 
 */
FRESULT kml_write_bin_to_sd(FIL *file, uint8_t *buffer, uint32_t buffer_size, UINT *bytes_written)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b084      	sub	sp, #16
 800472c:	af00      	add	r7, sp, #0
 800472e:	60f8      	str	r0, [r7, #12]
 8004730:	60b9      	str	r1, [r7, #8]
 8004732:	607a      	str	r2, [r7, #4]
 8004734:	603b      	str	r3, [r7, #0]
    if (!file || !buffer || buffer_size == 0) {
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d005      	beq.n	8004748 <kml_write_bin_to_sd+0x20>
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d002      	beq.n	8004748 <kml_write_bin_to_sd+0x20>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d101      	bne.n	800474c <kml_write_bin_to_sd+0x24>
        return FR_INVALID_PARAMETER;
 8004748:	2313      	movs	r3, #19
 800474a:	e006      	b.n	800475a <kml_write_bin_to_sd+0x32>
    }
    
    return f_write(file, buffer, buffer_size, bytes_written);
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	68b9      	ldr	r1, [r7, #8]
 8004752:	68f8      	ldr	r0, [r7, #12]
 8004754:	f009 f83a 	bl	800d7cc <f_write>
 8004758:	4603      	mov	r3, r0
}
 800475a:	4618      	mov	r0, r3
 800475c:	3710      	adds	r7, #16
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}
	...

08004764 <kml_process_completed_transfer>:
 * @param compressed_file 
 * @param total_written 
 * @return FRESULT 
 */
FRESULT kml_process_completed_transfer(const char *compressed_file, uint32_t total_written)
{
 8004764:	b5b0      	push	{r4, r5, r7, lr}
 8004766:	b08c      	sub	sp, #48	@ 0x30
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
 800476c:	6039      	str	r1, [r7, #0]
    FRESULT res = FR_OK;
 800476e:	2300      	movs	r3, #0
 8004770:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (res != FR_OK) {
        return res;
    }
    #else
    // 
    uint8_t msg[] = "Decompression disabled, skipping...\r\n";
 8004774:	4b0f      	ldr	r3, [pc, #60]	@ (80047b4 <kml_process_completed_transfer+0x50>)
 8004776:	f107 0408 	add.w	r4, r7, #8
 800477a:	461d      	mov	r5, r3
 800477c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800477e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004780:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004782:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004784:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004788:	6020      	str	r0, [r4, #0]
 800478a:	3404      	adds	r4, #4
 800478c:	8021      	strh	r1, [r4, #0]
    HAL_UART_Transmit(&huart1, msg, strlen((char*)msg), 100);
 800478e:	f107 0308 	add.w	r3, r7, #8
 8004792:	4618      	mov	r0, r3
 8004794:	f7fb fd8c 	bl	80002b0 <strlen>
 8004798:	4603      	mov	r3, r0
 800479a:	b29a      	uxth	r2, r3
 800479c:	f107 0108 	add.w	r1, r7, #8
 80047a0:	2364      	movs	r3, #100	@ 0x64
 80047a2:	4805      	ldr	r0, [pc, #20]	@ (80047b8 <kml_process_completed_transfer+0x54>)
 80047a4:	f004 f96c 	bl	8008a80 <HAL_UART_Transmit>
    #endif
    
    return res;
 80047a8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80047ac:	4618      	mov	r0, r3
 80047ae:	3730      	adds	r7, #48	@ 0x30
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bdb0      	pop	{r4, r5, r7, pc}
 80047b4:	08016cc0 	.word	0x08016cc0
 80047b8:	200004bc 	.word	0x200004bc

080047bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80047c0:	4b0e      	ldr	r3, [pc, #56]	@ (80047fc <HAL_Init+0x40>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	4a0d      	ldr	r2, [pc, #52]	@ (80047fc <HAL_Init+0x40>)
 80047c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80047ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80047cc:	4b0b      	ldr	r3, [pc, #44]	@ (80047fc <HAL_Init+0x40>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a0a      	ldr	r2, [pc, #40]	@ (80047fc <HAL_Init+0x40>)
 80047d2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80047d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80047d8:	4b08      	ldr	r3, [pc, #32]	@ (80047fc <HAL_Init+0x40>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a07      	ldr	r2, [pc, #28]	@ (80047fc <HAL_Init+0x40>)
 80047de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80047e4:	2003      	movs	r0, #3
 80047e6:	f000 f8fc 	bl	80049e2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80047ea:	2000      	movs	r0, #0
 80047ec:	f7fd fdda 	bl	80023a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80047f0:	f7fd fdac 	bl	800234c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80047f4:	2300      	movs	r3, #0
}
 80047f6:	4618      	mov	r0, r3
 80047f8:	bd80      	pop	{r7, pc}
 80047fa:	bf00      	nop
 80047fc:	40023c00 	.word	0x40023c00

08004800 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004800:	b480      	push	{r7}
 8004802:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004804:	4b06      	ldr	r3, [pc, #24]	@ (8004820 <HAL_IncTick+0x20>)
 8004806:	781b      	ldrb	r3, [r3, #0]
 8004808:	461a      	mov	r2, r3
 800480a:	4b06      	ldr	r3, [pc, #24]	@ (8004824 <HAL_IncTick+0x24>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4413      	add	r3, r2
 8004810:	4a04      	ldr	r2, [pc, #16]	@ (8004824 <HAL_IncTick+0x24>)
 8004812:	6013      	str	r3, [r2, #0]
}
 8004814:	bf00      	nop
 8004816:	46bd      	mov	sp, r7
 8004818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481c:	4770      	bx	lr
 800481e:	bf00      	nop
 8004820:	2000000c 	.word	0x2000000c
 8004824:	20004610 	.word	0x20004610

08004828 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004828:	b480      	push	{r7}
 800482a:	af00      	add	r7, sp, #0
  return uwTick;
 800482c:	4b03      	ldr	r3, [pc, #12]	@ (800483c <HAL_GetTick+0x14>)
 800482e:	681b      	ldr	r3, [r3, #0]
}
 8004830:	4618      	mov	r0, r3
 8004832:	46bd      	mov	sp, r7
 8004834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004838:	4770      	bx	lr
 800483a:	bf00      	nop
 800483c:	20004610 	.word	0x20004610

08004840 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b084      	sub	sp, #16
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004848:	f7ff ffee 	bl	8004828 <HAL_GetTick>
 800484c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004858:	d005      	beq.n	8004866 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800485a:	4b0a      	ldr	r3, [pc, #40]	@ (8004884 <HAL_Delay+0x44>)
 800485c:	781b      	ldrb	r3, [r3, #0]
 800485e:	461a      	mov	r2, r3
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	4413      	add	r3, r2
 8004864:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004866:	bf00      	nop
 8004868:	f7ff ffde 	bl	8004828 <HAL_GetTick>
 800486c:	4602      	mov	r2, r0
 800486e:	68bb      	ldr	r3, [r7, #8]
 8004870:	1ad3      	subs	r3, r2, r3
 8004872:	68fa      	ldr	r2, [r7, #12]
 8004874:	429a      	cmp	r2, r3
 8004876:	d8f7      	bhi.n	8004868 <HAL_Delay+0x28>
  {
  }
}
 8004878:	bf00      	nop
 800487a:	bf00      	nop
 800487c:	3710      	adds	r7, #16
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}
 8004882:	bf00      	nop
 8004884:	2000000c 	.word	0x2000000c

08004888 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004888:	b480      	push	{r7}
 800488a:	b085      	sub	sp, #20
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	f003 0307 	and.w	r3, r3, #7
 8004896:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004898:	4b0c      	ldr	r3, [pc, #48]	@ (80048cc <__NVIC_SetPriorityGrouping+0x44>)
 800489a:	68db      	ldr	r3, [r3, #12]
 800489c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800489e:	68ba      	ldr	r2, [r7, #8]
 80048a0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80048a4:	4013      	ands	r3, r2
 80048a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80048b0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80048b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80048b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80048ba:	4a04      	ldr	r2, [pc, #16]	@ (80048cc <__NVIC_SetPriorityGrouping+0x44>)
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	60d3      	str	r3, [r2, #12]
}
 80048c0:	bf00      	nop
 80048c2:	3714      	adds	r7, #20
 80048c4:	46bd      	mov	sp, r7
 80048c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ca:	4770      	bx	lr
 80048cc:	e000ed00 	.word	0xe000ed00

080048d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80048d0:	b480      	push	{r7}
 80048d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80048d4:	4b04      	ldr	r3, [pc, #16]	@ (80048e8 <__NVIC_GetPriorityGrouping+0x18>)
 80048d6:	68db      	ldr	r3, [r3, #12]
 80048d8:	0a1b      	lsrs	r3, r3, #8
 80048da:	f003 0307 	and.w	r3, r3, #7
}
 80048de:	4618      	mov	r0, r3
 80048e0:	46bd      	mov	sp, r7
 80048e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e6:	4770      	bx	lr
 80048e8:	e000ed00 	.word	0xe000ed00

080048ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b083      	sub	sp, #12
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	4603      	mov	r3, r0
 80048f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80048f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	db0b      	blt.n	8004916 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80048fe:	79fb      	ldrb	r3, [r7, #7]
 8004900:	f003 021f 	and.w	r2, r3, #31
 8004904:	4907      	ldr	r1, [pc, #28]	@ (8004924 <__NVIC_EnableIRQ+0x38>)
 8004906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800490a:	095b      	lsrs	r3, r3, #5
 800490c:	2001      	movs	r0, #1
 800490e:	fa00 f202 	lsl.w	r2, r0, r2
 8004912:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004916:	bf00      	nop
 8004918:	370c      	adds	r7, #12
 800491a:	46bd      	mov	sp, r7
 800491c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004920:	4770      	bx	lr
 8004922:	bf00      	nop
 8004924:	e000e100 	.word	0xe000e100

08004928 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004928:	b480      	push	{r7}
 800492a:	b083      	sub	sp, #12
 800492c:	af00      	add	r7, sp, #0
 800492e:	4603      	mov	r3, r0
 8004930:	6039      	str	r1, [r7, #0]
 8004932:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004934:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004938:	2b00      	cmp	r3, #0
 800493a:	db0a      	blt.n	8004952 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	b2da      	uxtb	r2, r3
 8004940:	490c      	ldr	r1, [pc, #48]	@ (8004974 <__NVIC_SetPriority+0x4c>)
 8004942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004946:	0112      	lsls	r2, r2, #4
 8004948:	b2d2      	uxtb	r2, r2
 800494a:	440b      	add	r3, r1
 800494c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004950:	e00a      	b.n	8004968 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	b2da      	uxtb	r2, r3
 8004956:	4908      	ldr	r1, [pc, #32]	@ (8004978 <__NVIC_SetPriority+0x50>)
 8004958:	79fb      	ldrb	r3, [r7, #7]
 800495a:	f003 030f 	and.w	r3, r3, #15
 800495e:	3b04      	subs	r3, #4
 8004960:	0112      	lsls	r2, r2, #4
 8004962:	b2d2      	uxtb	r2, r2
 8004964:	440b      	add	r3, r1
 8004966:	761a      	strb	r2, [r3, #24]
}
 8004968:	bf00      	nop
 800496a:	370c      	adds	r7, #12
 800496c:	46bd      	mov	sp, r7
 800496e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004972:	4770      	bx	lr
 8004974:	e000e100 	.word	0xe000e100
 8004978:	e000ed00 	.word	0xe000ed00

0800497c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800497c:	b480      	push	{r7}
 800497e:	b089      	sub	sp, #36	@ 0x24
 8004980:	af00      	add	r7, sp, #0
 8004982:	60f8      	str	r0, [r7, #12]
 8004984:	60b9      	str	r1, [r7, #8]
 8004986:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	f003 0307 	and.w	r3, r3, #7
 800498e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004990:	69fb      	ldr	r3, [r7, #28]
 8004992:	f1c3 0307 	rsb	r3, r3, #7
 8004996:	2b04      	cmp	r3, #4
 8004998:	bf28      	it	cs
 800499a:	2304      	movcs	r3, #4
 800499c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800499e:	69fb      	ldr	r3, [r7, #28]
 80049a0:	3304      	adds	r3, #4
 80049a2:	2b06      	cmp	r3, #6
 80049a4:	d902      	bls.n	80049ac <NVIC_EncodePriority+0x30>
 80049a6:	69fb      	ldr	r3, [r7, #28]
 80049a8:	3b03      	subs	r3, #3
 80049aa:	e000      	b.n	80049ae <NVIC_EncodePriority+0x32>
 80049ac:	2300      	movs	r3, #0
 80049ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049b0:	f04f 32ff 	mov.w	r2, #4294967295
 80049b4:	69bb      	ldr	r3, [r7, #24]
 80049b6:	fa02 f303 	lsl.w	r3, r2, r3
 80049ba:	43da      	mvns	r2, r3
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	401a      	ands	r2, r3
 80049c0:	697b      	ldr	r3, [r7, #20]
 80049c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80049c4:	f04f 31ff 	mov.w	r1, #4294967295
 80049c8:	697b      	ldr	r3, [r7, #20]
 80049ca:	fa01 f303 	lsl.w	r3, r1, r3
 80049ce:	43d9      	mvns	r1, r3
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049d4:	4313      	orrs	r3, r2
         );
}
 80049d6:	4618      	mov	r0, r3
 80049d8:	3724      	adds	r7, #36	@ 0x24
 80049da:	46bd      	mov	sp, r7
 80049dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e0:	4770      	bx	lr

080049e2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80049e2:	b580      	push	{r7, lr}
 80049e4:	b082      	sub	sp, #8
 80049e6:	af00      	add	r7, sp, #0
 80049e8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	f7ff ff4c 	bl	8004888 <__NVIC_SetPriorityGrouping>
}
 80049f0:	bf00      	nop
 80049f2:	3708      	adds	r7, #8
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}

080049f8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b086      	sub	sp, #24
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	4603      	mov	r3, r0
 8004a00:	60b9      	str	r1, [r7, #8]
 8004a02:	607a      	str	r2, [r7, #4]
 8004a04:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004a06:	2300      	movs	r3, #0
 8004a08:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004a0a:	f7ff ff61 	bl	80048d0 <__NVIC_GetPriorityGrouping>
 8004a0e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004a10:	687a      	ldr	r2, [r7, #4]
 8004a12:	68b9      	ldr	r1, [r7, #8]
 8004a14:	6978      	ldr	r0, [r7, #20]
 8004a16:	f7ff ffb1 	bl	800497c <NVIC_EncodePriority>
 8004a1a:	4602      	mov	r2, r0
 8004a1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a20:	4611      	mov	r1, r2
 8004a22:	4618      	mov	r0, r3
 8004a24:	f7ff ff80 	bl	8004928 <__NVIC_SetPriority>
}
 8004a28:	bf00      	nop
 8004a2a:	3718      	adds	r7, #24
 8004a2c:	46bd      	mov	sp, r7
 8004a2e:	bd80      	pop	{r7, pc}

08004a30 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b082      	sub	sp, #8
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	4603      	mov	r3, r0
 8004a38:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a3e:	4618      	mov	r0, r3
 8004a40:	f7ff ff54 	bl	80048ec <__NVIC_EnableIRQ>
}
 8004a44:	bf00      	nop
 8004a46:	3708      	adds	r7, #8
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}

08004a4c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b086      	sub	sp, #24
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004a54:	2300      	movs	r3, #0
 8004a56:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004a58:	f7ff fee6 	bl	8004828 <HAL_GetTick>
 8004a5c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d101      	bne.n	8004a68 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004a64:	2301      	movs	r3, #1
 8004a66:	e099      	b.n	8004b9c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2202      	movs	r2, #2
 8004a6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2200      	movs	r2, #0
 8004a74:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	681a      	ldr	r2, [r3, #0]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f022 0201 	bic.w	r2, r2, #1
 8004a86:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a88:	e00f      	b.n	8004aaa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004a8a:	f7ff fecd 	bl	8004828 <HAL_GetTick>
 8004a8e:	4602      	mov	r2, r0
 8004a90:	693b      	ldr	r3, [r7, #16]
 8004a92:	1ad3      	subs	r3, r2, r3
 8004a94:	2b05      	cmp	r3, #5
 8004a96:	d908      	bls.n	8004aaa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2220      	movs	r2, #32
 8004a9c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2203      	movs	r2, #3
 8004aa2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8004aa6:	2303      	movs	r3, #3
 8004aa8:	e078      	b.n	8004b9c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f003 0301 	and.w	r3, r3, #1
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d1e8      	bne.n	8004a8a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004ac0:	697a      	ldr	r2, [r7, #20]
 8004ac2:	4b38      	ldr	r3, [pc, #224]	@ (8004ba4 <HAL_DMA_Init+0x158>)
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	685a      	ldr	r2, [r3, #4]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004ad6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	691b      	ldr	r3, [r3, #16]
 8004adc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ae2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	699b      	ldr	r3, [r3, #24]
 8004ae8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004aee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6a1b      	ldr	r3, [r3, #32]
 8004af4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004af6:	697a      	ldr	r2, [r7, #20]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b00:	2b04      	cmp	r3, #4
 8004b02:	d107      	bne.n	8004b14 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	697a      	ldr	r2, [r7, #20]
 8004b10:	4313      	orrs	r3, r2
 8004b12:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	697a      	ldr	r2, [r7, #20]
 8004b1a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	695b      	ldr	r3, [r3, #20]
 8004b22:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004b24:	697b      	ldr	r3, [r7, #20]
 8004b26:	f023 0307 	bic.w	r3, r3, #7
 8004b2a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b30:	697a      	ldr	r2, [r7, #20]
 8004b32:	4313      	orrs	r3, r2
 8004b34:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b3a:	2b04      	cmp	r3, #4
 8004b3c:	d117      	bne.n	8004b6e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b42:	697a      	ldr	r2, [r7, #20]
 8004b44:	4313      	orrs	r3, r2
 8004b46:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d00e      	beq.n	8004b6e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004b50:	6878      	ldr	r0, [r7, #4]
 8004b52:	f000 fb0d 	bl	8005170 <DMA_CheckFifoParam>
 8004b56:	4603      	mov	r3, r0
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d008      	beq.n	8004b6e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2240      	movs	r2, #64	@ 0x40
 8004b60:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2201      	movs	r2, #1
 8004b66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	e016      	b.n	8004b9c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	697a      	ldr	r2, [r7, #20]
 8004b74:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f000 fac4 	bl	8005104 <DMA_CalcBaseAndBitshift>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b84:	223f      	movs	r2, #63	@ 0x3f
 8004b86:	409a      	lsls	r2, r3
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2201      	movs	r2, #1
 8004b96:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004b9a:	2300      	movs	r3, #0
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	3718      	adds	r7, #24
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}
 8004ba4:	f010803f 	.word	0xf010803f

08004ba8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b086      	sub	sp, #24
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	60f8      	str	r0, [r7, #12]
 8004bb0:	60b9      	str	r1, [r7, #8]
 8004bb2:	607a      	str	r2, [r7, #4]
 8004bb4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bbe:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004bc6:	2b01      	cmp	r3, #1
 8004bc8:	d101      	bne.n	8004bce <HAL_DMA_Start_IT+0x26>
 8004bca:	2302      	movs	r3, #2
 8004bcc:	e040      	b.n	8004c50 <HAL_DMA_Start_IT+0xa8>
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2201      	movs	r2, #1
 8004bd2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004bdc:	b2db      	uxtb	r3, r3
 8004bde:	2b01      	cmp	r3, #1
 8004be0:	d12f      	bne.n	8004c42 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	2202      	movs	r2, #2
 8004be6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2200      	movs	r2, #0
 8004bee:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	687a      	ldr	r2, [r7, #4]
 8004bf4:	68b9      	ldr	r1, [r7, #8]
 8004bf6:	68f8      	ldr	r0, [r7, #12]
 8004bf8:	f000 fa56 	bl	80050a8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c00:	223f      	movs	r2, #63	@ 0x3f
 8004c02:	409a      	lsls	r2, r3
 8004c04:	693b      	ldr	r3, [r7, #16]
 8004c06:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681a      	ldr	r2, [r3, #0]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f042 0216 	orr.w	r2, r2, #22
 8004c16:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d007      	beq.n	8004c30 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f042 0208 	orr.w	r2, r2, #8
 8004c2e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f042 0201 	orr.w	r2, r2, #1
 8004c3e:	601a      	str	r2, [r3, #0]
 8004c40:	e005      	b.n	8004c4e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2200      	movs	r2, #0
 8004c46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004c4a:	2302      	movs	r3, #2
 8004c4c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004c4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	3718      	adds	r7, #24
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}

08004c58 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b084      	sub	sp, #16
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c64:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004c66:	f7ff fddf 	bl	8004828 <HAL_GetTick>
 8004c6a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004c72:	b2db      	uxtb	r3, r3
 8004c74:	2b02      	cmp	r3, #2
 8004c76:	d008      	beq.n	8004c8a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2280      	movs	r2, #128	@ 0x80
 8004c7c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2200      	movs	r2, #0
 8004c82:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	e052      	b.n	8004d30 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	681a      	ldr	r2, [r3, #0]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f022 0216 	bic.w	r2, r2, #22
 8004c98:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	695a      	ldr	r2, [r3, #20]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004ca8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d103      	bne.n	8004cba <HAL_DMA_Abort+0x62>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d007      	beq.n	8004cca <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f022 0208 	bic.w	r2, r2, #8
 8004cc8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	681a      	ldr	r2, [r3, #0]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f022 0201 	bic.w	r2, r2, #1
 8004cd8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004cda:	e013      	b.n	8004d04 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004cdc:	f7ff fda4 	bl	8004828 <HAL_GetTick>
 8004ce0:	4602      	mov	r2, r0
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	1ad3      	subs	r3, r2, r3
 8004ce6:	2b05      	cmp	r3, #5
 8004ce8:	d90c      	bls.n	8004d04 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2220      	movs	r2, #32
 8004cee:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2203      	movs	r2, #3
 8004cf4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004d00:	2303      	movs	r3, #3
 8004d02:	e015      	b.n	8004d30 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f003 0301 	and.w	r3, r3, #1
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d1e4      	bne.n	8004cdc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d16:	223f      	movs	r2, #63	@ 0x3f
 8004d18:	409a      	lsls	r2, r3
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2201      	movs	r2, #1
 8004d22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004d2e:	2300      	movs	r3, #0
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	3710      	adds	r7, #16
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}

08004d38 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	b083      	sub	sp, #12
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004d46:	b2db      	uxtb	r3, r3
 8004d48:	2b02      	cmp	r3, #2
 8004d4a:	d004      	beq.n	8004d56 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2280      	movs	r2, #128	@ 0x80
 8004d50:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004d52:	2301      	movs	r3, #1
 8004d54:	e00c      	b.n	8004d70 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2205      	movs	r2, #5
 8004d5a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	681a      	ldr	r2, [r3, #0]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f022 0201 	bic.w	r2, r2, #1
 8004d6c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004d6e:	2300      	movs	r3, #0
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	370c      	adds	r7, #12
 8004d74:	46bd      	mov	sp, r7
 8004d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7a:	4770      	bx	lr

08004d7c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b086      	sub	sp, #24
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004d84:	2300      	movs	r3, #0
 8004d86:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004d88:	4b8e      	ldr	r3, [pc, #568]	@ (8004fc4 <HAL_DMA_IRQHandler+0x248>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a8e      	ldr	r2, [pc, #568]	@ (8004fc8 <HAL_DMA_IRQHandler+0x24c>)
 8004d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8004d92:	0a9b      	lsrs	r3, r3, #10
 8004d94:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d9a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004d9c:	693b      	ldr	r3, [r7, #16]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004da6:	2208      	movs	r2, #8
 8004da8:	409a      	lsls	r2, r3
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	4013      	ands	r3, r2
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d01a      	beq.n	8004de8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 0304 	and.w	r3, r3, #4
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d013      	beq.n	8004de8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f022 0204 	bic.w	r2, r2, #4
 8004dce:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dd4:	2208      	movs	r2, #8
 8004dd6:	409a      	lsls	r2, r3
 8004dd8:	693b      	ldr	r3, [r7, #16]
 8004dda:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004de0:	f043 0201 	orr.w	r2, r3, #1
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dec:	2201      	movs	r2, #1
 8004dee:	409a      	lsls	r2, r3
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	4013      	ands	r3, r2
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d012      	beq.n	8004e1e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	695b      	ldr	r3, [r3, #20]
 8004dfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d00b      	beq.n	8004e1e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	409a      	lsls	r2, r3
 8004e0e:	693b      	ldr	r3, [r7, #16]
 8004e10:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e16:	f043 0202 	orr.w	r2, r3, #2
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e22:	2204      	movs	r2, #4
 8004e24:	409a      	lsls	r2, r3
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	4013      	ands	r3, r2
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d012      	beq.n	8004e54 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	f003 0302 	and.w	r3, r3, #2
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d00b      	beq.n	8004e54 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e40:	2204      	movs	r2, #4
 8004e42:	409a      	lsls	r2, r3
 8004e44:	693b      	ldr	r3, [r7, #16]
 8004e46:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e4c:	f043 0204 	orr.w	r2, r3, #4
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e58:	2210      	movs	r2, #16
 8004e5a:	409a      	lsls	r2, r3
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	4013      	ands	r3, r2
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d043      	beq.n	8004eec <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f003 0308 	and.w	r3, r3, #8
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d03c      	beq.n	8004eec <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e76:	2210      	movs	r2, #16
 8004e78:	409a      	lsls	r2, r3
 8004e7a:	693b      	ldr	r3, [r7, #16]
 8004e7c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d018      	beq.n	8004ebe <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d108      	bne.n	8004eac <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d024      	beq.n	8004eec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	4798      	blx	r3
 8004eaa:	e01f      	b.n	8004eec <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d01b      	beq.n	8004eec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004eb8:	6878      	ldr	r0, [r7, #4]
 8004eba:	4798      	blx	r3
 8004ebc:	e016      	b.n	8004eec <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d107      	bne.n	8004edc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	681a      	ldr	r2, [r3, #0]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f022 0208 	bic.w	r2, r2, #8
 8004eda:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d003      	beq.n	8004eec <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ee8:	6878      	ldr	r0, [r7, #4]
 8004eea:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ef0:	2220      	movs	r2, #32
 8004ef2:	409a      	lsls	r2, r3
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	4013      	ands	r3, r2
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	f000 808f 	beq.w	800501c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f003 0310 	and.w	r3, r3, #16
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	f000 8087 	beq.w	800501c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f12:	2220      	movs	r2, #32
 8004f14:	409a      	lsls	r2, r3
 8004f16:	693b      	ldr	r3, [r7, #16]
 8004f18:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004f20:	b2db      	uxtb	r3, r3
 8004f22:	2b05      	cmp	r3, #5
 8004f24:	d136      	bne.n	8004f94 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	681a      	ldr	r2, [r3, #0]
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f022 0216 	bic.w	r2, r2, #22
 8004f34:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	695a      	ldr	r2, [r3, #20]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004f44:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d103      	bne.n	8004f56 <HAL_DMA_IRQHandler+0x1da>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d007      	beq.n	8004f66 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f022 0208 	bic.w	r2, r2, #8
 8004f64:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f6a:	223f      	movs	r2, #63	@ 0x3f
 8004f6c:	409a      	lsls	r2, r3
 8004f6e:	693b      	ldr	r3, [r7, #16]
 8004f70:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2201      	movs	r2, #1
 8004f76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	2200      	movs	r2, #0
 8004f7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d07e      	beq.n	8005088 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	4798      	blx	r3
        }
        return;
 8004f92:	e079      	b.n	8005088 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d01d      	beq.n	8004fde <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d10d      	bne.n	8004fcc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d031      	beq.n	800501c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fbc:	6878      	ldr	r0, [r7, #4]
 8004fbe:	4798      	blx	r3
 8004fc0:	e02c      	b.n	800501c <HAL_DMA_IRQHandler+0x2a0>
 8004fc2:	bf00      	nop
 8004fc4:	20000000 	.word	0x20000000
 8004fc8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d023      	beq.n	800501c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fd8:	6878      	ldr	r0, [r7, #4]
 8004fda:	4798      	blx	r3
 8004fdc:	e01e      	b.n	800501c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d10f      	bne.n	800500c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	681a      	ldr	r2, [r3, #0]
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f022 0210 	bic.w	r2, r2, #16
 8004ffa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2201      	movs	r2, #1
 8005000:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2200      	movs	r2, #0
 8005008:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005010:	2b00      	cmp	r3, #0
 8005012:	d003      	beq.n	800501c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005018:	6878      	ldr	r0, [r7, #4]
 800501a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005020:	2b00      	cmp	r3, #0
 8005022:	d032      	beq.n	800508a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005028:	f003 0301 	and.w	r3, r3, #1
 800502c:	2b00      	cmp	r3, #0
 800502e:	d022      	beq.n	8005076 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2205      	movs	r2, #5
 8005034:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	681a      	ldr	r2, [r3, #0]
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f022 0201 	bic.w	r2, r2, #1
 8005046:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	3301      	adds	r3, #1
 800504c:	60bb      	str	r3, [r7, #8]
 800504e:	697a      	ldr	r2, [r7, #20]
 8005050:	429a      	cmp	r2, r3
 8005052:	d307      	bcc.n	8005064 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f003 0301 	and.w	r3, r3, #1
 800505e:	2b00      	cmp	r3, #0
 8005060:	d1f2      	bne.n	8005048 <HAL_DMA_IRQHandler+0x2cc>
 8005062:	e000      	b.n	8005066 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005064:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2201      	movs	r2, #1
 800506a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2200      	movs	r2, #0
 8005072:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800507a:	2b00      	cmp	r3, #0
 800507c:	d005      	beq.n	800508a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	4798      	blx	r3
 8005086:	e000      	b.n	800508a <HAL_DMA_IRQHandler+0x30e>
        return;
 8005088:	bf00      	nop
    }
  }
}
 800508a:	3718      	adds	r7, #24
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}

08005090 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8005090:	b480      	push	{r7}
 8005092:	b083      	sub	sp, #12
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 800509c:	4618      	mov	r0, r3
 800509e:	370c      	adds	r7, #12
 80050a0:	46bd      	mov	sp, r7
 80050a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a6:	4770      	bx	lr

080050a8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b085      	sub	sp, #20
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	60f8      	str	r0, [r7, #12]
 80050b0:	60b9      	str	r1, [r7, #8]
 80050b2:	607a      	str	r2, [r7, #4]
 80050b4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	681a      	ldr	r2, [r3, #0]
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80050c4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	683a      	ldr	r2, [r7, #0]
 80050cc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	2b40      	cmp	r3, #64	@ 0x40
 80050d4:	d108      	bne.n	80050e8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	687a      	ldr	r2, [r7, #4]
 80050dc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	68ba      	ldr	r2, [r7, #8]
 80050e4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80050e6:	e007      	b.n	80050f8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	68ba      	ldr	r2, [r7, #8]
 80050ee:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	687a      	ldr	r2, [r7, #4]
 80050f6:	60da      	str	r2, [r3, #12]
}
 80050f8:	bf00      	nop
 80050fa:	3714      	adds	r7, #20
 80050fc:	46bd      	mov	sp, r7
 80050fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005102:	4770      	bx	lr

08005104 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005104:	b480      	push	{r7}
 8005106:	b085      	sub	sp, #20
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	b2db      	uxtb	r3, r3
 8005112:	3b10      	subs	r3, #16
 8005114:	4a14      	ldr	r2, [pc, #80]	@ (8005168 <DMA_CalcBaseAndBitshift+0x64>)
 8005116:	fba2 2303 	umull	r2, r3, r2, r3
 800511a:	091b      	lsrs	r3, r3, #4
 800511c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800511e:	4a13      	ldr	r2, [pc, #76]	@ (800516c <DMA_CalcBaseAndBitshift+0x68>)
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	4413      	add	r3, r2
 8005124:	781b      	ldrb	r3, [r3, #0]
 8005126:	461a      	mov	r2, r3
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2b03      	cmp	r3, #3
 8005130:	d909      	bls.n	8005146 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800513a:	f023 0303 	bic.w	r3, r3, #3
 800513e:	1d1a      	adds	r2, r3, #4
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	659a      	str	r2, [r3, #88]	@ 0x58
 8005144:	e007      	b.n	8005156 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800514e:	f023 0303 	bic.w	r3, r3, #3
 8005152:	687a      	ldr	r2, [r7, #4]
 8005154:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800515a:	4618      	mov	r0, r3
 800515c:	3714      	adds	r7, #20
 800515e:	46bd      	mov	sp, r7
 8005160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005164:	4770      	bx	lr
 8005166:	bf00      	nop
 8005168:	aaaaaaab 	.word	0xaaaaaaab
 800516c:	08016da8 	.word	0x08016da8

08005170 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005170:	b480      	push	{r7}
 8005172:	b085      	sub	sp, #20
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005178:	2300      	movs	r3, #0
 800517a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005180:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	699b      	ldr	r3, [r3, #24]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d11f      	bne.n	80051ca <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800518a:	68bb      	ldr	r3, [r7, #8]
 800518c:	2b03      	cmp	r3, #3
 800518e:	d856      	bhi.n	800523e <DMA_CheckFifoParam+0xce>
 8005190:	a201      	add	r2, pc, #4	@ (adr r2, 8005198 <DMA_CheckFifoParam+0x28>)
 8005192:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005196:	bf00      	nop
 8005198:	080051a9 	.word	0x080051a9
 800519c:	080051bb 	.word	0x080051bb
 80051a0:	080051a9 	.word	0x080051a9
 80051a4:	0800523f 	.word	0x0800523f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051ac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d046      	beq.n	8005242 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051b8:	e043      	b.n	8005242 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051be:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80051c2:	d140      	bne.n	8005246 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80051c4:	2301      	movs	r3, #1
 80051c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051c8:	e03d      	b.n	8005246 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	699b      	ldr	r3, [r3, #24]
 80051ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051d2:	d121      	bne.n	8005218 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	2b03      	cmp	r3, #3
 80051d8:	d837      	bhi.n	800524a <DMA_CheckFifoParam+0xda>
 80051da:	a201      	add	r2, pc, #4	@ (adr r2, 80051e0 <DMA_CheckFifoParam+0x70>)
 80051dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051e0:	080051f1 	.word	0x080051f1
 80051e4:	080051f7 	.word	0x080051f7
 80051e8:	080051f1 	.word	0x080051f1
 80051ec:	08005209 	.word	0x08005209
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80051f0:	2301      	movs	r3, #1
 80051f2:	73fb      	strb	r3, [r7, #15]
      break;
 80051f4:	e030      	b.n	8005258 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051fa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d025      	beq.n	800524e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005202:	2301      	movs	r3, #1
 8005204:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005206:	e022      	b.n	800524e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800520c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005210:	d11f      	bne.n	8005252 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005212:	2301      	movs	r3, #1
 8005214:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005216:	e01c      	b.n	8005252 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	2b02      	cmp	r3, #2
 800521c:	d903      	bls.n	8005226 <DMA_CheckFifoParam+0xb6>
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	2b03      	cmp	r3, #3
 8005222:	d003      	beq.n	800522c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005224:	e018      	b.n	8005258 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005226:	2301      	movs	r3, #1
 8005228:	73fb      	strb	r3, [r7, #15]
      break;
 800522a:	e015      	b.n	8005258 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005230:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005234:	2b00      	cmp	r3, #0
 8005236:	d00e      	beq.n	8005256 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	73fb      	strb	r3, [r7, #15]
      break;
 800523c:	e00b      	b.n	8005256 <DMA_CheckFifoParam+0xe6>
      break;
 800523e:	bf00      	nop
 8005240:	e00a      	b.n	8005258 <DMA_CheckFifoParam+0xe8>
      break;
 8005242:	bf00      	nop
 8005244:	e008      	b.n	8005258 <DMA_CheckFifoParam+0xe8>
      break;
 8005246:	bf00      	nop
 8005248:	e006      	b.n	8005258 <DMA_CheckFifoParam+0xe8>
      break;
 800524a:	bf00      	nop
 800524c:	e004      	b.n	8005258 <DMA_CheckFifoParam+0xe8>
      break;
 800524e:	bf00      	nop
 8005250:	e002      	b.n	8005258 <DMA_CheckFifoParam+0xe8>
      break;   
 8005252:	bf00      	nop
 8005254:	e000      	b.n	8005258 <DMA_CheckFifoParam+0xe8>
      break;
 8005256:	bf00      	nop
    }
  } 
  
  return status; 
 8005258:	7bfb      	ldrb	r3, [r7, #15]
}
 800525a:	4618      	mov	r0, r3
 800525c:	3714      	adds	r7, #20
 800525e:	46bd      	mov	sp, r7
 8005260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005264:	4770      	bx	lr
 8005266:	bf00      	nop

08005268 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005268:	b480      	push	{r7}
 800526a:	b089      	sub	sp, #36	@ 0x24
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
 8005270:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005272:	2300      	movs	r3, #0
 8005274:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005276:	2300      	movs	r3, #0
 8005278:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800527a:	2300      	movs	r3, #0
 800527c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800527e:	2300      	movs	r3, #0
 8005280:	61fb      	str	r3, [r7, #28]
 8005282:	e14d      	b.n	8005520 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005284:	2201      	movs	r2, #1
 8005286:	69fb      	ldr	r3, [r7, #28]
 8005288:	fa02 f303 	lsl.w	r3, r2, r3
 800528c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	697a      	ldr	r2, [r7, #20]
 8005294:	4013      	ands	r3, r2
 8005296:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005298:	693a      	ldr	r2, [r7, #16]
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	429a      	cmp	r2, r3
 800529e:	f040 813c 	bne.w	800551a <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	f003 0303 	and.w	r3, r3, #3
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	d005      	beq.n	80052ba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80052b6:	2b02      	cmp	r3, #2
 80052b8:	d130      	bne.n	800531c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80052c0:	69fb      	ldr	r3, [r7, #28]
 80052c2:	005b      	lsls	r3, r3, #1
 80052c4:	2203      	movs	r2, #3
 80052c6:	fa02 f303 	lsl.w	r3, r2, r3
 80052ca:	43db      	mvns	r3, r3
 80052cc:	69ba      	ldr	r2, [r7, #24]
 80052ce:	4013      	ands	r3, r2
 80052d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	68da      	ldr	r2, [r3, #12]
 80052d6:	69fb      	ldr	r3, [r7, #28]
 80052d8:	005b      	lsls	r3, r3, #1
 80052da:	fa02 f303 	lsl.w	r3, r2, r3
 80052de:	69ba      	ldr	r2, [r7, #24]
 80052e0:	4313      	orrs	r3, r2
 80052e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	69ba      	ldr	r2, [r7, #24]
 80052e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80052f0:	2201      	movs	r2, #1
 80052f2:	69fb      	ldr	r3, [r7, #28]
 80052f4:	fa02 f303 	lsl.w	r3, r2, r3
 80052f8:	43db      	mvns	r3, r3
 80052fa:	69ba      	ldr	r2, [r7, #24]
 80052fc:	4013      	ands	r3, r2
 80052fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	091b      	lsrs	r3, r3, #4
 8005306:	f003 0201 	and.w	r2, r3, #1
 800530a:	69fb      	ldr	r3, [r7, #28]
 800530c:	fa02 f303 	lsl.w	r3, r2, r3
 8005310:	69ba      	ldr	r2, [r7, #24]
 8005312:	4313      	orrs	r3, r2
 8005314:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	69ba      	ldr	r2, [r7, #24]
 800531a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	f003 0303 	and.w	r3, r3, #3
 8005324:	2b03      	cmp	r3, #3
 8005326:	d017      	beq.n	8005358 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	68db      	ldr	r3, [r3, #12]
 800532c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800532e:	69fb      	ldr	r3, [r7, #28]
 8005330:	005b      	lsls	r3, r3, #1
 8005332:	2203      	movs	r2, #3
 8005334:	fa02 f303 	lsl.w	r3, r2, r3
 8005338:	43db      	mvns	r3, r3
 800533a:	69ba      	ldr	r2, [r7, #24]
 800533c:	4013      	ands	r3, r2
 800533e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	689a      	ldr	r2, [r3, #8]
 8005344:	69fb      	ldr	r3, [r7, #28]
 8005346:	005b      	lsls	r3, r3, #1
 8005348:	fa02 f303 	lsl.w	r3, r2, r3
 800534c:	69ba      	ldr	r2, [r7, #24]
 800534e:	4313      	orrs	r3, r2
 8005350:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	69ba      	ldr	r2, [r7, #24]
 8005356:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	f003 0303 	and.w	r3, r3, #3
 8005360:	2b02      	cmp	r3, #2
 8005362:	d123      	bne.n	80053ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005364:	69fb      	ldr	r3, [r7, #28]
 8005366:	08da      	lsrs	r2, r3, #3
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	3208      	adds	r2, #8
 800536c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005370:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005372:	69fb      	ldr	r3, [r7, #28]
 8005374:	f003 0307 	and.w	r3, r3, #7
 8005378:	009b      	lsls	r3, r3, #2
 800537a:	220f      	movs	r2, #15
 800537c:	fa02 f303 	lsl.w	r3, r2, r3
 8005380:	43db      	mvns	r3, r3
 8005382:	69ba      	ldr	r2, [r7, #24]
 8005384:	4013      	ands	r3, r2
 8005386:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	691a      	ldr	r2, [r3, #16]
 800538c:	69fb      	ldr	r3, [r7, #28]
 800538e:	f003 0307 	and.w	r3, r3, #7
 8005392:	009b      	lsls	r3, r3, #2
 8005394:	fa02 f303 	lsl.w	r3, r2, r3
 8005398:	69ba      	ldr	r2, [r7, #24]
 800539a:	4313      	orrs	r3, r2
 800539c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800539e:	69fb      	ldr	r3, [r7, #28]
 80053a0:	08da      	lsrs	r2, r3, #3
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	3208      	adds	r2, #8
 80053a6:	69b9      	ldr	r1, [r7, #24]
 80053a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80053b2:	69fb      	ldr	r3, [r7, #28]
 80053b4:	005b      	lsls	r3, r3, #1
 80053b6:	2203      	movs	r2, #3
 80053b8:	fa02 f303 	lsl.w	r3, r2, r3
 80053bc:	43db      	mvns	r3, r3
 80053be:	69ba      	ldr	r2, [r7, #24]
 80053c0:	4013      	ands	r3, r2
 80053c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	f003 0203 	and.w	r2, r3, #3
 80053cc:	69fb      	ldr	r3, [r7, #28]
 80053ce:	005b      	lsls	r3, r3, #1
 80053d0:	fa02 f303 	lsl.w	r3, r2, r3
 80053d4:	69ba      	ldr	r2, [r7, #24]
 80053d6:	4313      	orrs	r3, r2
 80053d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	69ba      	ldr	r2, [r7, #24]
 80053de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	685b      	ldr	r3, [r3, #4]
 80053e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	f000 8096 	beq.w	800551a <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80053ee:	2300      	movs	r3, #0
 80053f0:	60fb      	str	r3, [r7, #12]
 80053f2:	4b51      	ldr	r3, [pc, #324]	@ (8005538 <HAL_GPIO_Init+0x2d0>)
 80053f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053f6:	4a50      	ldr	r2, [pc, #320]	@ (8005538 <HAL_GPIO_Init+0x2d0>)
 80053f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80053fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80053fe:	4b4e      	ldr	r3, [pc, #312]	@ (8005538 <HAL_GPIO_Init+0x2d0>)
 8005400:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005402:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005406:	60fb      	str	r3, [r7, #12]
 8005408:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800540a:	4a4c      	ldr	r2, [pc, #304]	@ (800553c <HAL_GPIO_Init+0x2d4>)
 800540c:	69fb      	ldr	r3, [r7, #28]
 800540e:	089b      	lsrs	r3, r3, #2
 8005410:	3302      	adds	r3, #2
 8005412:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005416:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005418:	69fb      	ldr	r3, [r7, #28]
 800541a:	f003 0303 	and.w	r3, r3, #3
 800541e:	009b      	lsls	r3, r3, #2
 8005420:	220f      	movs	r2, #15
 8005422:	fa02 f303 	lsl.w	r3, r2, r3
 8005426:	43db      	mvns	r3, r3
 8005428:	69ba      	ldr	r2, [r7, #24]
 800542a:	4013      	ands	r3, r2
 800542c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	4a43      	ldr	r2, [pc, #268]	@ (8005540 <HAL_GPIO_Init+0x2d8>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d00d      	beq.n	8005452 <HAL_GPIO_Init+0x1ea>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	4a42      	ldr	r2, [pc, #264]	@ (8005544 <HAL_GPIO_Init+0x2dc>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d007      	beq.n	800544e <HAL_GPIO_Init+0x1e6>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	4a41      	ldr	r2, [pc, #260]	@ (8005548 <HAL_GPIO_Init+0x2e0>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d101      	bne.n	800544a <HAL_GPIO_Init+0x1e2>
 8005446:	2302      	movs	r3, #2
 8005448:	e004      	b.n	8005454 <HAL_GPIO_Init+0x1ec>
 800544a:	2307      	movs	r3, #7
 800544c:	e002      	b.n	8005454 <HAL_GPIO_Init+0x1ec>
 800544e:	2301      	movs	r3, #1
 8005450:	e000      	b.n	8005454 <HAL_GPIO_Init+0x1ec>
 8005452:	2300      	movs	r3, #0
 8005454:	69fa      	ldr	r2, [r7, #28]
 8005456:	f002 0203 	and.w	r2, r2, #3
 800545a:	0092      	lsls	r2, r2, #2
 800545c:	4093      	lsls	r3, r2
 800545e:	69ba      	ldr	r2, [r7, #24]
 8005460:	4313      	orrs	r3, r2
 8005462:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005464:	4935      	ldr	r1, [pc, #212]	@ (800553c <HAL_GPIO_Init+0x2d4>)
 8005466:	69fb      	ldr	r3, [r7, #28]
 8005468:	089b      	lsrs	r3, r3, #2
 800546a:	3302      	adds	r3, #2
 800546c:	69ba      	ldr	r2, [r7, #24]
 800546e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005472:	4b36      	ldr	r3, [pc, #216]	@ (800554c <HAL_GPIO_Init+0x2e4>)
 8005474:	689b      	ldr	r3, [r3, #8]
 8005476:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	43db      	mvns	r3, r3
 800547c:	69ba      	ldr	r2, [r7, #24]
 800547e:	4013      	ands	r3, r2
 8005480:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800548a:	2b00      	cmp	r3, #0
 800548c:	d003      	beq.n	8005496 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 800548e:	69ba      	ldr	r2, [r7, #24]
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	4313      	orrs	r3, r2
 8005494:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005496:	4a2d      	ldr	r2, [pc, #180]	@ (800554c <HAL_GPIO_Init+0x2e4>)
 8005498:	69bb      	ldr	r3, [r7, #24]
 800549a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800549c:	4b2b      	ldr	r3, [pc, #172]	@ (800554c <HAL_GPIO_Init+0x2e4>)
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80054a2:	693b      	ldr	r3, [r7, #16]
 80054a4:	43db      	mvns	r3, r3
 80054a6:	69ba      	ldr	r2, [r7, #24]
 80054a8:	4013      	ands	r3, r2
 80054aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d003      	beq.n	80054c0 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 80054b8:	69ba      	ldr	r2, [r7, #24]
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	4313      	orrs	r3, r2
 80054be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80054c0:	4a22      	ldr	r2, [pc, #136]	@ (800554c <HAL_GPIO_Init+0x2e4>)
 80054c2:	69bb      	ldr	r3, [r7, #24]
 80054c4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80054c6:	4b21      	ldr	r3, [pc, #132]	@ (800554c <HAL_GPIO_Init+0x2e4>)
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80054cc:	693b      	ldr	r3, [r7, #16]
 80054ce:	43db      	mvns	r3, r3
 80054d0:	69ba      	ldr	r2, [r7, #24]
 80054d2:	4013      	ands	r3, r2
 80054d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d003      	beq.n	80054ea <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80054e2:	69ba      	ldr	r2, [r7, #24]
 80054e4:	693b      	ldr	r3, [r7, #16]
 80054e6:	4313      	orrs	r3, r2
 80054e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80054ea:	4a18      	ldr	r2, [pc, #96]	@ (800554c <HAL_GPIO_Init+0x2e4>)
 80054ec:	69bb      	ldr	r3, [r7, #24]
 80054ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80054f0:	4b16      	ldr	r3, [pc, #88]	@ (800554c <HAL_GPIO_Init+0x2e4>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80054f6:	693b      	ldr	r3, [r7, #16]
 80054f8:	43db      	mvns	r3, r3
 80054fa:	69ba      	ldr	r2, [r7, #24]
 80054fc:	4013      	ands	r3, r2
 80054fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005508:	2b00      	cmp	r3, #0
 800550a:	d003      	beq.n	8005514 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800550c:	69ba      	ldr	r2, [r7, #24]
 800550e:	693b      	ldr	r3, [r7, #16]
 8005510:	4313      	orrs	r3, r2
 8005512:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005514:	4a0d      	ldr	r2, [pc, #52]	@ (800554c <HAL_GPIO_Init+0x2e4>)
 8005516:	69bb      	ldr	r3, [r7, #24]
 8005518:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800551a:	69fb      	ldr	r3, [r7, #28]
 800551c:	3301      	adds	r3, #1
 800551e:	61fb      	str	r3, [r7, #28]
 8005520:	69fb      	ldr	r3, [r7, #28]
 8005522:	2b0f      	cmp	r3, #15
 8005524:	f67f aeae 	bls.w	8005284 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005528:	bf00      	nop
 800552a:	bf00      	nop
 800552c:	3724      	adds	r7, #36	@ 0x24
 800552e:	46bd      	mov	sp, r7
 8005530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005534:	4770      	bx	lr
 8005536:	bf00      	nop
 8005538:	40023800 	.word	0x40023800
 800553c:	40013800 	.word	0x40013800
 8005540:	40020000 	.word	0x40020000
 8005544:	40020400 	.word	0x40020400
 8005548:	40020800 	.word	0x40020800
 800554c:	40013c00 	.word	0x40013c00

08005550 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005550:	b480      	push	{r7}
 8005552:	b085      	sub	sp, #20
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
 8005558:	460b      	mov	r3, r1
 800555a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	691a      	ldr	r2, [r3, #16]
 8005560:	887b      	ldrh	r3, [r7, #2]
 8005562:	4013      	ands	r3, r2
 8005564:	2b00      	cmp	r3, #0
 8005566:	d002      	beq.n	800556e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005568:	2301      	movs	r3, #1
 800556a:	73fb      	strb	r3, [r7, #15]
 800556c:	e001      	b.n	8005572 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800556e:	2300      	movs	r3, #0
 8005570:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005572:	7bfb      	ldrb	r3, [r7, #15]
}
 8005574:	4618      	mov	r0, r3
 8005576:	3714      	adds	r7, #20
 8005578:	46bd      	mov	sp, r7
 800557a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557e:	4770      	bx	lr

08005580 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005580:	b480      	push	{r7}
 8005582:	b083      	sub	sp, #12
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
 8005588:	460b      	mov	r3, r1
 800558a:	807b      	strh	r3, [r7, #2]
 800558c:	4613      	mov	r3, r2
 800558e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005590:	787b      	ldrb	r3, [r7, #1]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d003      	beq.n	800559e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005596:	887a      	ldrh	r2, [r7, #2]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800559c:	e003      	b.n	80055a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800559e:	887b      	ldrh	r3, [r7, #2]
 80055a0:	041a      	lsls	r2, r3, #16
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	619a      	str	r2, [r3, #24]
}
 80055a6:	bf00      	nop
 80055a8:	370c      	adds	r7, #12
 80055aa:	46bd      	mov	sp, r7
 80055ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b0:	4770      	bx	lr

080055b2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80055b2:	b480      	push	{r7}
 80055b4:	b085      	sub	sp, #20
 80055b6:	af00      	add	r7, sp, #0
 80055b8:	6078      	str	r0, [r7, #4]
 80055ba:	460b      	mov	r3, r1
 80055bc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	695b      	ldr	r3, [r3, #20]
 80055c2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80055c4:	887a      	ldrh	r2, [r7, #2]
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	4013      	ands	r3, r2
 80055ca:	041a      	lsls	r2, r3, #16
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	43d9      	mvns	r1, r3
 80055d0:	887b      	ldrh	r3, [r7, #2]
 80055d2:	400b      	ands	r3, r1
 80055d4:	431a      	orrs	r2, r3
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	619a      	str	r2, [r3, #24]
}
 80055da:	bf00      	nop
 80055dc:	3714      	adds	r7, #20
 80055de:	46bd      	mov	sp, r7
 80055e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e4:	4770      	bx	lr
	...

080055e8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b082      	sub	sp, #8
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	4603      	mov	r3, r0
 80055f0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80055f2:	4b08      	ldr	r3, [pc, #32]	@ (8005614 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80055f4:	695a      	ldr	r2, [r3, #20]
 80055f6:	88fb      	ldrh	r3, [r7, #6]
 80055f8:	4013      	ands	r3, r2
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d006      	beq.n	800560c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80055fe:	4a05      	ldr	r2, [pc, #20]	@ (8005614 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005600:	88fb      	ldrh	r3, [r7, #6]
 8005602:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005604:	88fb      	ldrh	r3, [r7, #6]
 8005606:	4618      	mov	r0, r3
 8005608:	f7fb ff5c 	bl	80014c4 <HAL_GPIO_EXTI_Callback>
  }
}
 800560c:	bf00      	nop
 800560e:	3708      	adds	r7, #8
 8005610:	46bd      	mov	sp, r7
 8005612:	bd80      	pop	{r7, pc}
 8005614:	40013c00 	.word	0x40013c00

08005618 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b084      	sub	sp, #16
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
 8005620:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d101      	bne.n	800562c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005628:	2301      	movs	r3, #1
 800562a:	e0cc      	b.n	80057c6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800562c:	4b68      	ldr	r3, [pc, #416]	@ (80057d0 <HAL_RCC_ClockConfig+0x1b8>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	f003 0307 	and.w	r3, r3, #7
 8005634:	683a      	ldr	r2, [r7, #0]
 8005636:	429a      	cmp	r2, r3
 8005638:	d90c      	bls.n	8005654 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800563a:	4b65      	ldr	r3, [pc, #404]	@ (80057d0 <HAL_RCC_ClockConfig+0x1b8>)
 800563c:	683a      	ldr	r2, [r7, #0]
 800563e:	b2d2      	uxtb	r2, r2
 8005640:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005642:	4b63      	ldr	r3, [pc, #396]	@ (80057d0 <HAL_RCC_ClockConfig+0x1b8>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f003 0307 	and.w	r3, r3, #7
 800564a:	683a      	ldr	r2, [r7, #0]
 800564c:	429a      	cmp	r2, r3
 800564e:	d001      	beq.n	8005654 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005650:	2301      	movs	r3, #1
 8005652:	e0b8      	b.n	80057c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f003 0302 	and.w	r3, r3, #2
 800565c:	2b00      	cmp	r3, #0
 800565e:	d020      	beq.n	80056a2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f003 0304 	and.w	r3, r3, #4
 8005668:	2b00      	cmp	r3, #0
 800566a:	d005      	beq.n	8005678 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800566c:	4b59      	ldr	r3, [pc, #356]	@ (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 800566e:	689b      	ldr	r3, [r3, #8]
 8005670:	4a58      	ldr	r2, [pc, #352]	@ (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 8005672:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005676:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f003 0308 	and.w	r3, r3, #8
 8005680:	2b00      	cmp	r3, #0
 8005682:	d005      	beq.n	8005690 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005684:	4b53      	ldr	r3, [pc, #332]	@ (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	4a52      	ldr	r2, [pc, #328]	@ (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 800568a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800568e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005690:	4b50      	ldr	r3, [pc, #320]	@ (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 8005692:	689b      	ldr	r3, [r3, #8]
 8005694:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	494d      	ldr	r1, [pc, #308]	@ (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 800569e:	4313      	orrs	r3, r2
 80056a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f003 0301 	and.w	r3, r3, #1
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d044      	beq.n	8005738 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	2b01      	cmp	r3, #1
 80056b4:	d107      	bne.n	80056c6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056b6:	4b47      	ldr	r3, [pc, #284]	@ (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d119      	bne.n	80056f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	e07f      	b.n	80057c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	2b02      	cmp	r3, #2
 80056cc:	d003      	beq.n	80056d6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80056d2:	2b03      	cmp	r3, #3
 80056d4:	d107      	bne.n	80056e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056d6:	4b3f      	ldr	r3, [pc, #252]	@ (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d109      	bne.n	80056f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056e2:	2301      	movs	r3, #1
 80056e4:	e06f      	b.n	80057c6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056e6:	4b3b      	ldr	r3, [pc, #236]	@ (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f003 0302 	and.w	r3, r3, #2
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d101      	bne.n	80056f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056f2:	2301      	movs	r3, #1
 80056f4:	e067      	b.n	80057c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80056f6:	4b37      	ldr	r3, [pc, #220]	@ (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 80056f8:	689b      	ldr	r3, [r3, #8]
 80056fa:	f023 0203 	bic.w	r2, r3, #3
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	4934      	ldr	r1, [pc, #208]	@ (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 8005704:	4313      	orrs	r3, r2
 8005706:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005708:	f7ff f88e 	bl	8004828 <HAL_GetTick>
 800570c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800570e:	e00a      	b.n	8005726 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005710:	f7ff f88a 	bl	8004828 <HAL_GetTick>
 8005714:	4602      	mov	r2, r0
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	1ad3      	subs	r3, r2, r3
 800571a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800571e:	4293      	cmp	r3, r2
 8005720:	d901      	bls.n	8005726 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005722:	2303      	movs	r3, #3
 8005724:	e04f      	b.n	80057c6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005726:	4b2b      	ldr	r3, [pc, #172]	@ (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 8005728:	689b      	ldr	r3, [r3, #8]
 800572a:	f003 020c 	and.w	r2, r3, #12
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	685b      	ldr	r3, [r3, #4]
 8005732:	009b      	lsls	r3, r3, #2
 8005734:	429a      	cmp	r2, r3
 8005736:	d1eb      	bne.n	8005710 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005738:	4b25      	ldr	r3, [pc, #148]	@ (80057d0 <HAL_RCC_ClockConfig+0x1b8>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f003 0307 	and.w	r3, r3, #7
 8005740:	683a      	ldr	r2, [r7, #0]
 8005742:	429a      	cmp	r2, r3
 8005744:	d20c      	bcs.n	8005760 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005746:	4b22      	ldr	r3, [pc, #136]	@ (80057d0 <HAL_RCC_ClockConfig+0x1b8>)
 8005748:	683a      	ldr	r2, [r7, #0]
 800574a:	b2d2      	uxtb	r2, r2
 800574c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800574e:	4b20      	ldr	r3, [pc, #128]	@ (80057d0 <HAL_RCC_ClockConfig+0x1b8>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f003 0307 	and.w	r3, r3, #7
 8005756:	683a      	ldr	r2, [r7, #0]
 8005758:	429a      	cmp	r2, r3
 800575a:	d001      	beq.n	8005760 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800575c:	2301      	movs	r3, #1
 800575e:	e032      	b.n	80057c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f003 0304 	and.w	r3, r3, #4
 8005768:	2b00      	cmp	r3, #0
 800576a:	d008      	beq.n	800577e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800576c:	4b19      	ldr	r3, [pc, #100]	@ (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 800576e:	689b      	ldr	r3, [r3, #8]
 8005770:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	68db      	ldr	r3, [r3, #12]
 8005778:	4916      	ldr	r1, [pc, #88]	@ (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 800577a:	4313      	orrs	r3, r2
 800577c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f003 0308 	and.w	r3, r3, #8
 8005786:	2b00      	cmp	r3, #0
 8005788:	d009      	beq.n	800579e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800578a:	4b12      	ldr	r3, [pc, #72]	@ (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 800578c:	689b      	ldr	r3, [r3, #8]
 800578e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	691b      	ldr	r3, [r3, #16]
 8005796:	00db      	lsls	r3, r3, #3
 8005798:	490e      	ldr	r1, [pc, #56]	@ (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 800579a:	4313      	orrs	r3, r2
 800579c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800579e:	f000 f821 	bl	80057e4 <HAL_RCC_GetSysClockFreq>
 80057a2:	4602      	mov	r2, r0
 80057a4:	4b0b      	ldr	r3, [pc, #44]	@ (80057d4 <HAL_RCC_ClockConfig+0x1bc>)
 80057a6:	689b      	ldr	r3, [r3, #8]
 80057a8:	091b      	lsrs	r3, r3, #4
 80057aa:	f003 030f 	and.w	r3, r3, #15
 80057ae:	490a      	ldr	r1, [pc, #40]	@ (80057d8 <HAL_RCC_ClockConfig+0x1c0>)
 80057b0:	5ccb      	ldrb	r3, [r1, r3]
 80057b2:	fa22 f303 	lsr.w	r3, r2, r3
 80057b6:	4a09      	ldr	r2, [pc, #36]	@ (80057dc <HAL_RCC_ClockConfig+0x1c4>)
 80057b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80057ba:	4b09      	ldr	r3, [pc, #36]	@ (80057e0 <HAL_RCC_ClockConfig+0x1c8>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	4618      	mov	r0, r3
 80057c0:	f7fc fdf0 	bl	80023a4 <HAL_InitTick>

  return HAL_OK;
 80057c4:	2300      	movs	r3, #0
}
 80057c6:	4618      	mov	r0, r3
 80057c8:	3710      	adds	r7, #16
 80057ca:	46bd      	mov	sp, r7
 80057cc:	bd80      	pop	{r7, pc}
 80057ce:	bf00      	nop
 80057d0:	40023c00 	.word	0x40023c00
 80057d4:	40023800 	.word	0x40023800
 80057d8:	08016d90 	.word	0x08016d90
 80057dc:	20000000 	.word	0x20000000
 80057e0:	20000008 	.word	0x20000008

080057e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80057e8:	b090      	sub	sp, #64	@ 0x40
 80057ea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80057ec:	2300      	movs	r3, #0
 80057ee:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80057f0:	2300      	movs	r3, #0
 80057f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80057f4:	2300      	movs	r3, #0
 80057f6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80057f8:	2300      	movs	r3, #0
 80057fa:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80057fc:	4b59      	ldr	r3, [pc, #356]	@ (8005964 <HAL_RCC_GetSysClockFreq+0x180>)
 80057fe:	689b      	ldr	r3, [r3, #8]
 8005800:	f003 030c 	and.w	r3, r3, #12
 8005804:	2b08      	cmp	r3, #8
 8005806:	d00d      	beq.n	8005824 <HAL_RCC_GetSysClockFreq+0x40>
 8005808:	2b08      	cmp	r3, #8
 800580a:	f200 80a1 	bhi.w	8005950 <HAL_RCC_GetSysClockFreq+0x16c>
 800580e:	2b00      	cmp	r3, #0
 8005810:	d002      	beq.n	8005818 <HAL_RCC_GetSysClockFreq+0x34>
 8005812:	2b04      	cmp	r3, #4
 8005814:	d003      	beq.n	800581e <HAL_RCC_GetSysClockFreq+0x3a>
 8005816:	e09b      	b.n	8005950 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005818:	4b53      	ldr	r3, [pc, #332]	@ (8005968 <HAL_RCC_GetSysClockFreq+0x184>)
 800581a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800581c:	e09b      	b.n	8005956 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800581e:	4b53      	ldr	r3, [pc, #332]	@ (800596c <HAL_RCC_GetSysClockFreq+0x188>)
 8005820:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005822:	e098      	b.n	8005956 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005824:	4b4f      	ldr	r3, [pc, #316]	@ (8005964 <HAL_RCC_GetSysClockFreq+0x180>)
 8005826:	685b      	ldr	r3, [r3, #4]
 8005828:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800582c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800582e:	4b4d      	ldr	r3, [pc, #308]	@ (8005964 <HAL_RCC_GetSysClockFreq+0x180>)
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005836:	2b00      	cmp	r3, #0
 8005838:	d028      	beq.n	800588c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800583a:	4b4a      	ldr	r3, [pc, #296]	@ (8005964 <HAL_RCC_GetSysClockFreq+0x180>)
 800583c:	685b      	ldr	r3, [r3, #4]
 800583e:	099b      	lsrs	r3, r3, #6
 8005840:	2200      	movs	r2, #0
 8005842:	623b      	str	r3, [r7, #32]
 8005844:	627a      	str	r2, [r7, #36]	@ 0x24
 8005846:	6a3b      	ldr	r3, [r7, #32]
 8005848:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800584c:	2100      	movs	r1, #0
 800584e:	4b47      	ldr	r3, [pc, #284]	@ (800596c <HAL_RCC_GetSysClockFreq+0x188>)
 8005850:	fb03 f201 	mul.w	r2, r3, r1
 8005854:	2300      	movs	r3, #0
 8005856:	fb00 f303 	mul.w	r3, r0, r3
 800585a:	4413      	add	r3, r2
 800585c:	4a43      	ldr	r2, [pc, #268]	@ (800596c <HAL_RCC_GetSysClockFreq+0x188>)
 800585e:	fba0 1202 	umull	r1, r2, r0, r2
 8005862:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005864:	460a      	mov	r2, r1
 8005866:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005868:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800586a:	4413      	add	r3, r2
 800586c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800586e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005870:	2200      	movs	r2, #0
 8005872:	61bb      	str	r3, [r7, #24]
 8005874:	61fa      	str	r2, [r7, #28]
 8005876:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800587a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800587e:	f7fb fa23 	bl	8000cc8 <__aeabi_uldivmod>
 8005882:	4602      	mov	r2, r0
 8005884:	460b      	mov	r3, r1
 8005886:	4613      	mov	r3, r2
 8005888:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800588a:	e053      	b.n	8005934 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800588c:	4b35      	ldr	r3, [pc, #212]	@ (8005964 <HAL_RCC_GetSysClockFreq+0x180>)
 800588e:	685b      	ldr	r3, [r3, #4]
 8005890:	099b      	lsrs	r3, r3, #6
 8005892:	2200      	movs	r2, #0
 8005894:	613b      	str	r3, [r7, #16]
 8005896:	617a      	str	r2, [r7, #20]
 8005898:	693b      	ldr	r3, [r7, #16]
 800589a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800589e:	f04f 0b00 	mov.w	fp, #0
 80058a2:	4652      	mov	r2, sl
 80058a4:	465b      	mov	r3, fp
 80058a6:	f04f 0000 	mov.w	r0, #0
 80058aa:	f04f 0100 	mov.w	r1, #0
 80058ae:	0159      	lsls	r1, r3, #5
 80058b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80058b4:	0150      	lsls	r0, r2, #5
 80058b6:	4602      	mov	r2, r0
 80058b8:	460b      	mov	r3, r1
 80058ba:	ebb2 080a 	subs.w	r8, r2, sl
 80058be:	eb63 090b 	sbc.w	r9, r3, fp
 80058c2:	f04f 0200 	mov.w	r2, #0
 80058c6:	f04f 0300 	mov.w	r3, #0
 80058ca:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80058ce:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80058d2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80058d6:	ebb2 0408 	subs.w	r4, r2, r8
 80058da:	eb63 0509 	sbc.w	r5, r3, r9
 80058de:	f04f 0200 	mov.w	r2, #0
 80058e2:	f04f 0300 	mov.w	r3, #0
 80058e6:	00eb      	lsls	r3, r5, #3
 80058e8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80058ec:	00e2      	lsls	r2, r4, #3
 80058ee:	4614      	mov	r4, r2
 80058f0:	461d      	mov	r5, r3
 80058f2:	eb14 030a 	adds.w	r3, r4, sl
 80058f6:	603b      	str	r3, [r7, #0]
 80058f8:	eb45 030b 	adc.w	r3, r5, fp
 80058fc:	607b      	str	r3, [r7, #4]
 80058fe:	f04f 0200 	mov.w	r2, #0
 8005902:	f04f 0300 	mov.w	r3, #0
 8005906:	e9d7 4500 	ldrd	r4, r5, [r7]
 800590a:	4629      	mov	r1, r5
 800590c:	028b      	lsls	r3, r1, #10
 800590e:	4621      	mov	r1, r4
 8005910:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005914:	4621      	mov	r1, r4
 8005916:	028a      	lsls	r2, r1, #10
 8005918:	4610      	mov	r0, r2
 800591a:	4619      	mov	r1, r3
 800591c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800591e:	2200      	movs	r2, #0
 8005920:	60bb      	str	r3, [r7, #8]
 8005922:	60fa      	str	r2, [r7, #12]
 8005924:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005928:	f7fb f9ce 	bl	8000cc8 <__aeabi_uldivmod>
 800592c:	4602      	mov	r2, r0
 800592e:	460b      	mov	r3, r1
 8005930:	4613      	mov	r3, r2
 8005932:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005934:	4b0b      	ldr	r3, [pc, #44]	@ (8005964 <HAL_RCC_GetSysClockFreq+0x180>)
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	0c1b      	lsrs	r3, r3, #16
 800593a:	f003 0303 	and.w	r3, r3, #3
 800593e:	3301      	adds	r3, #1
 8005940:	005b      	lsls	r3, r3, #1
 8005942:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005944:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005948:	fbb2 f3f3 	udiv	r3, r2, r3
 800594c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800594e:	e002      	b.n	8005956 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005950:	4b05      	ldr	r3, [pc, #20]	@ (8005968 <HAL_RCC_GetSysClockFreq+0x184>)
 8005952:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005954:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005956:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005958:	4618      	mov	r0, r3
 800595a:	3740      	adds	r7, #64	@ 0x40
 800595c:	46bd      	mov	sp, r7
 800595e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005962:	bf00      	nop
 8005964:	40023800 	.word	0x40023800
 8005968:	00f42400 	.word	0x00f42400
 800596c:	017d7840 	.word	0x017d7840

08005970 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005970:	b480      	push	{r7}
 8005972:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005974:	4b03      	ldr	r3, [pc, #12]	@ (8005984 <HAL_RCC_GetHCLKFreq+0x14>)
 8005976:	681b      	ldr	r3, [r3, #0]
}
 8005978:	4618      	mov	r0, r3
 800597a:	46bd      	mov	sp, r7
 800597c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005980:	4770      	bx	lr
 8005982:	bf00      	nop
 8005984:	20000000 	.word	0x20000000

08005988 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005988:	b580      	push	{r7, lr}
 800598a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800598c:	f7ff fff0 	bl	8005970 <HAL_RCC_GetHCLKFreq>
 8005990:	4602      	mov	r2, r0
 8005992:	4b05      	ldr	r3, [pc, #20]	@ (80059a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005994:	689b      	ldr	r3, [r3, #8]
 8005996:	0a9b      	lsrs	r3, r3, #10
 8005998:	f003 0307 	and.w	r3, r3, #7
 800599c:	4903      	ldr	r1, [pc, #12]	@ (80059ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800599e:	5ccb      	ldrb	r3, [r1, r3]
 80059a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	bd80      	pop	{r7, pc}
 80059a8:	40023800 	.word	0x40023800
 80059ac:	08016da0 	.word	0x08016da0

080059b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80059b4:	f7ff ffdc 	bl	8005970 <HAL_RCC_GetHCLKFreq>
 80059b8:	4602      	mov	r2, r0
 80059ba:	4b05      	ldr	r3, [pc, #20]	@ (80059d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80059bc:	689b      	ldr	r3, [r3, #8]
 80059be:	0b5b      	lsrs	r3, r3, #13
 80059c0:	f003 0307 	and.w	r3, r3, #7
 80059c4:	4903      	ldr	r1, [pc, #12]	@ (80059d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80059c6:	5ccb      	ldrb	r3, [r1, r3]
 80059c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80059cc:	4618      	mov	r0, r3
 80059ce:	bd80      	pop	{r7, pc}
 80059d0:	40023800 	.word	0x40023800
 80059d4:	08016da0 	.word	0x08016da0

080059d8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80059d8:	b480      	push	{r7}
 80059da:	b083      	sub	sp, #12
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
 80059e0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	220f      	movs	r2, #15
 80059e6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80059e8:	4b12      	ldr	r3, [pc, #72]	@ (8005a34 <HAL_RCC_GetClockConfig+0x5c>)
 80059ea:	689b      	ldr	r3, [r3, #8]
 80059ec:	f003 0203 	and.w	r2, r3, #3
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80059f4:	4b0f      	ldr	r3, [pc, #60]	@ (8005a34 <HAL_RCC_GetClockConfig+0x5c>)
 80059f6:	689b      	ldr	r3, [r3, #8]
 80059f8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005a00:	4b0c      	ldr	r3, [pc, #48]	@ (8005a34 <HAL_RCC_GetClockConfig+0x5c>)
 8005a02:	689b      	ldr	r3, [r3, #8]
 8005a04:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005a0c:	4b09      	ldr	r3, [pc, #36]	@ (8005a34 <HAL_RCC_GetClockConfig+0x5c>)
 8005a0e:	689b      	ldr	r3, [r3, #8]
 8005a10:	08db      	lsrs	r3, r3, #3
 8005a12:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005a1a:	4b07      	ldr	r3, [pc, #28]	@ (8005a38 <HAL_RCC_GetClockConfig+0x60>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f003 0207 	and.w	r2, r3, #7
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	601a      	str	r2, [r3, #0]
}
 8005a26:	bf00      	nop
 8005a28:	370c      	adds	r7, #12
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a30:	4770      	bx	lr
 8005a32:	bf00      	nop
 8005a34:	40023800 	.word	0x40023800
 8005a38:	40023c00 	.word	0x40023c00

08005a3c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b086      	sub	sp, #24
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005a44:	2300      	movs	r3, #0
 8005a46:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0U;
 8005a48:	2300      	movs	r3, #0
 8005a4a:	60fb      	str	r3, [r7, #12]
#if defined(STM32F413xx) || defined(STM32F423xx)
  uint32_t plli2sq = 0U;
#endif /* STM32F413xx || STM32F423xx */
  uint32_t plli2sused = 0U;
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	617b      	str	r3, [r7, #20]

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S APB1 configuration ---------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f003 0301 	and.w	r3, r3, #1
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d010      	beq.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0x42>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8005a5c:	4b87      	ldr	r3, [pc, #540]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005a5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a62:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	695b      	ldr	r3, [r3, #20]
 8005a6a:	4984      	ldr	r1, [pc, #528]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	695b      	ldr	r3, [r3, #20]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d101      	bne.n	8005a7e <HAL_RCCEx_PeriphCLKConfig+0x42>
    {
      plli2sused = 1U;
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	617b      	str	r3, [r7, #20]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------------- I2S APB2 configuration ---------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f003 0302 	and.w	r3, r3, #2
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d010      	beq.n	8005aac <HAL_RCCEx_PeriphCLKConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8005a8a:	4b7c      	ldr	r3, [pc, #496]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005a8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a90:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	699b      	ldr	r3, [r3, #24]
 8005a98:	4978      	ldr	r1, [pc, #480]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005a9a:	4313      	orrs	r3, r2
 8005a9c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	699b      	ldr	r3, [r3, #24]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d101      	bne.n	8005aac <HAL_RCCEx_PeriphCLKConfig+0x70>
    {
      plli2sused = 1U;
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	617b      	str	r3, [r7, #20]
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  /*------------------------------------ RTC configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f003 0308 	and.w	r3, r3, #8
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	f000 8083 	beq.w	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005aba:	2300      	movs	r3, #0
 8005abc:	60bb      	str	r3, [r7, #8]
 8005abe:	4b6f      	ldr	r3, [pc, #444]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ac2:	4a6e      	ldr	r2, [pc, #440]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005ac4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ac8:	6413      	str	r3, [r2, #64]	@ 0x40
 8005aca:	4b6c      	ldr	r3, [pc, #432]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ace:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ad2:	60bb      	str	r3, [r7, #8]
 8005ad4:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005ad6:	4b6a      	ldr	r3, [pc, #424]	@ (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4a69      	ldr	r2, [pc, #420]	@ (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8005adc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ae0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005ae2:	f7fe fea1 	bl	8004828 <HAL_GetTick>
 8005ae6:	6138      	str	r0, [r7, #16]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005ae8:	e008      	b.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0xc0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005aea:	f7fe fe9d 	bl	8004828 <HAL_GetTick>
 8005aee:	4602      	mov	r2, r0
 8005af0:	693b      	ldr	r3, [r7, #16]
 8005af2:	1ad3      	subs	r3, r2, r3
 8005af4:	2b02      	cmp	r3, #2
 8005af6:	d901      	bls.n	8005afc <HAL_RCCEx_PeriphCLKConfig+0xc0>
      {
        return HAL_TIMEOUT;
 8005af8:	2303      	movs	r3, #3
 8005afa:	e162      	b.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x386>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005afc:	4b60      	ldr	r3, [pc, #384]	@ (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d0f0      	beq.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0xae>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005b08:	4b5c      	ldr	r3, [pc, #368]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005b0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b0c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b10:	60fb      	str	r3, [r7, #12]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d02f      	beq.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	69db      	ldr	r3, [r3, #28]
 8005b1c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b20:	68fa      	ldr	r2, [r7, #12]
 8005b22:	429a      	cmp	r2, r3
 8005b24:	d028      	beq.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005b26:	4b55      	ldr	r3, [pc, #340]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005b28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b2a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b2e:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005b30:	4b54      	ldr	r3, [pc, #336]	@ (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005b32:	2201      	movs	r2, #1
 8005b34:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005b36:	4b53      	ldr	r3, [pc, #332]	@ (8005c84 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8005b38:	2200      	movs	r2, #0
 8005b3a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005b3c:	4a4f      	ldr	r2, [pc, #316]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005b42:	4b4e      	ldr	r3, [pc, #312]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005b44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b46:	f003 0301 	and.w	r3, r3, #1
 8005b4a:	2b01      	cmp	r3, #1
 8005b4c:	d114      	bne.n	8005b78 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005b4e:	f7fe fe6b 	bl	8004828 <HAL_GetTick>
 8005b52:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b54:	e00a      	b.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x130>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b56:	f7fe fe67 	bl	8004828 <HAL_GetTick>
 8005b5a:	4602      	mov	r2, r0
 8005b5c:	693b      	ldr	r3, [r7, #16]
 8005b5e:	1ad3      	subs	r3, r2, r3
 8005b60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d901      	bls.n	8005b6c <HAL_RCCEx_PeriphCLKConfig+0x130>
          {
            return HAL_TIMEOUT;
 8005b68:	2303      	movs	r3, #3
 8005b6a:	e12a      	b.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x386>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b6c:	4b43      	ldr	r3, [pc, #268]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005b6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005b70:	f003 0302 	and.w	r3, r3, #2
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d0ee      	beq.n	8005b56 <HAL_RCCEx_PeriphCLKConfig+0x11a>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	69db      	ldr	r3, [r3, #28]
 8005b7c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b80:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b84:	d10d      	bne.n	8005ba2 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8005b86:	4b3d      	ldr	r3, [pc, #244]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005b88:	689b      	ldr	r3, [r3, #8]
 8005b8a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	69db      	ldr	r3, [r3, #28]
 8005b92:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005b96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b9a:	4938      	ldr	r1, [pc, #224]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	608b      	str	r3, [r1, #8]
 8005ba0:	e005      	b.n	8005bae <HAL_RCCEx_PeriphCLKConfig+0x172>
 8005ba2:	4b36      	ldr	r3, [pc, #216]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005ba4:	689b      	ldr	r3, [r3, #8]
 8005ba6:	4a35      	ldr	r2, [pc, #212]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005ba8:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005bac:	6093      	str	r3, [r2, #8]
 8005bae:	4b33      	ldr	r3, [pc, #204]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005bb0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	69db      	ldr	r3, [r3, #28]
 8005bb6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005bba:	4930      	ldr	r1, [pc, #192]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------ TIM configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f003 0304 	and.w	r3, r3, #4
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d004      	beq.n	8005bd6 <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	f893 2038 	ldrb.w	r2, [r3, #56]	@ 0x38
 8005bd2:	4b2d      	ldr	r3, [pc, #180]	@ (8005c88 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8005bd4:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- FMPI2C1 Configuration --------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f003 0310 	and.w	r3, r3, #16
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d00a      	beq.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8005be2:	4b26      	ldr	r3, [pc, #152]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005be4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005be8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bf0:	4922      	ldr	r1, [pc, #136]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- CLK48 Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f003 0320 	and.w	r3, r3, #32
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d011      	beq.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005c04:	4b1d      	ldr	r3, [pc, #116]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005c06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c0a:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c12:	491a      	ldr	r1, [pc, #104]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005c14:	4313      	orrs	r3, r2
 8005c16:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLI2S when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c1e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005c22:	d101      	bne.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    {
      plli2sused = 1U;
 8005c24:	2301      	movs	r3, #1
 8005c26:	617b      	str	r3, [r7, #20]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- SDIO Configuration -----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d00a      	beq.n	8005c4a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8005c34:	4b11      	ldr	r3, [pc, #68]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005c36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c3a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6a1b      	ldr	r3, [r3, #32]
 8005c42:	490e      	ldr	r1, [pc, #56]	@ (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8005c44:	4313      	orrs	r3, r2
 8005c46:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  /*--------------------------------------------------------------------------*/

  /*-------------------------------------- PLLI2S Configuration --------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : I2S on APB1 or
     I2S on APB2*/
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8005c4a:	697b      	ldr	r3, [r7, #20]
 8005c4c:	2b01      	cmp	r3, #1
 8005c4e:	d004      	beq.n	8005c5a <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	2b80      	cmp	r3, #128	@ 0x80
 8005c56:	f040 8091 	bne.w	8005d7c <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005c5a:	4b0c      	ldr	r3, [pc, #48]	@ (8005c8c <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005c60:	f7fe fde2 	bl	8004828 <HAL_GetTick>
 8005c64:	6138      	str	r0, [r7, #16]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005c66:	e013      	b.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005c68:	f7fe fdde 	bl	8004828 <HAL_GetTick>
 8005c6c:	4602      	mov	r2, r0
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	1ad3      	subs	r3, r2, r3
 8005c72:	2b02      	cmp	r3, #2
 8005c74:	d90c      	bls.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0x254>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005c76:	2303      	movs	r3, #3
 8005c78:	e0a3      	b.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x386>
 8005c7a:	bf00      	nop
 8005c7c:	40023800 	.word	0x40023800
 8005c80:	40007000 	.word	0x40007000
 8005c84:	42470e40 	.word	0x42470e40
 8005c88:	424711e0 	.word	0x424711e0
 8005c8c:	42470068 	.word	0x42470068
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005c90:	4b4e      	ldr	r3, [pc, #312]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d1e5      	bne.n	8005c68 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SCLKSOURCE(PeriphClkInit->PLLI2SSelection));
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
    /*-------------------- Set the PLL I2S clock -----------------------------*/
    __HAL_RCC_PLL_I2S_CONFIG(PeriphClkInit->PLLI2SSelection);
 8005c9c:	4a4c      	ldr	r2, [pc, #304]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x394>)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ca2:	6013      	str	r3, [r2, #0]

    /*------- In Case of PLLI2S is selected as source clock for I2S ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f003 0301 	and.w	r3, r3, #1
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d003      	beq.n	8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	695b      	ldr	r3, [r3, #20]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d023      	beq.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d003      	beq.n	8005ccc <HAL_RCCEx_PeriphCLKConfig+0x290>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	699b      	ldr	r3, [r3, #24]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d019      	beq.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f003 0320 	and.w	r3, r3, #32
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d004      	beq.n	8005ce2 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cdc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ce0:	d00e      	beq.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d019      	beq.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6a1b      	ldr	r3, [r3, #32]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d115      	bne.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cfa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005cfe:	d110      	bne.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	685a      	ldr	r2, [r3, #4]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	689b      	ldr	r3, [r3, #8]
 8005d08:	019b      	lsls	r3, r3, #6
 8005d0a:	431a      	orrs	r2, r3
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	68db      	ldr	r3, [r3, #12]
 8005d10:	061b      	lsls	r3, r3, #24
 8005d12:	431a      	orrs	r2, r3
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	691b      	ldr	r3, [r3, #16]
 8005d18:	071b      	lsls	r3, r3, #28
 8005d1a:	492c      	ldr	r1, [pc, #176]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLI2SDivR);
    }
#endif /* STM32F413xx || STM32F423xx */

    /*----------------- In Case of PLLI2S is just selected  ------------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d010      	beq.n	8005d50 <HAL_RCCEx_PeriphCLKConfig+0x314>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	685a      	ldr	r2, [r3, #4]
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	689b      	ldr	r3, [r3, #8]
 8005d36:	019b      	lsls	r3, r3, #6
 8005d38:	431a      	orrs	r2, r3
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	68db      	ldr	r3, [r3, #12]
 8005d3e:	061b      	lsls	r3, r3, #24
 8005d40:	431a      	orrs	r2, r3
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	691b      	ldr	r3, [r3, #16]
 8005d46:	071b      	lsls	r3, r3, #28
 8005d48:	4920      	ldr	r1, [pc, #128]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005d50:	4b20      	ldr	r3, [pc, #128]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 8005d52:	2201      	movs	r2, #1
 8005d54:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005d56:	f7fe fd67 	bl	8004828 <HAL_GetTick>
 8005d5a:	6138      	str	r0, [r7, #16]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005d5c:	e008      	b.n	8005d70 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005d5e:	f7fe fd63 	bl	8004828 <HAL_GetTick>
 8005d62:	4602      	mov	r2, r0
 8005d64:	693b      	ldr	r3, [r7, #16]
 8005d66:	1ad3      	subs	r3, r2, r3
 8005d68:	2b02      	cmp	r3, #2
 8005d6a:	d901      	bls.n	8005d70 <HAL_RCCEx_PeriphCLKConfig+0x334>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005d6c:	2303      	movs	r3, #3
 8005d6e:	e028      	b.n	8005dc2 <HAL_RCCEx_PeriphCLKConfig+0x386>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005d70:	4b16      	ldr	r3, [pc, #88]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d0f0      	beq.n	8005d5e <HAL_RCCEx_PeriphCLKConfig+0x322>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d00a      	beq.n	8005d9e <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005d88:	4b10      	ldr	r3, [pc, #64]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8005d8a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005d8e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d96:	490d      	ldr	r1, [pc, #52]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 Audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d00a      	beq.n	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x384>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005daa:	4b08      	ldr	r3, [pc, #32]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8005dac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005db0:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005db8:	4904      	ldr	r1, [pc, #16]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  return HAL_OK;
 8005dc0:	2300      	movs	r3, #0
}
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	3718      	adds	r7, #24
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bd80      	pop	{r7, pc}
 8005dca:	bf00      	nop
 8005dcc:	40023800 	.word	0x40023800
 8005dd0:	424710d8 	.word	0x424710d8
 8005dd4:	42470068 	.word	0x42470068

08005dd8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b086      	sub	sp, #24
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d101      	bne.n	8005dea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005de6:	2301      	movs	r3, #1
 8005de8:	e273      	b.n	80062d2 <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f003 0301 	and.w	r3, r3, #1
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d075      	beq.n	8005ee2 <HAL_RCC_OscConfig+0x10a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005df6:	4b88      	ldr	r3, [pc, #544]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005df8:	689b      	ldr	r3, [r3, #8]
 8005dfa:	f003 030c 	and.w	r3, r3, #12
 8005dfe:	2b04      	cmp	r3, #4
 8005e00:	d00c      	beq.n	8005e1c <HAL_RCC_OscConfig+0x44>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e02:	4b85      	ldr	r3, [pc, #532]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005e04:	689b      	ldr	r3, [r3, #8]
 8005e06:	f003 030c 	and.w	r3, r3, #12
        || \
 8005e0a:	2b08      	cmp	r3, #8
 8005e0c:	d112      	bne.n	8005e34 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005e0e:	4b82      	ldr	r3, [pc, #520]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e16:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005e1a:	d10b      	bne.n	8005e34 <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e1c:	4b7e      	ldr	r3, [pc, #504]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d05b      	beq.n	8005ee0 <HAL_RCC_OscConfig+0x108>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	685b      	ldr	r3, [r3, #4]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d157      	bne.n	8005ee0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005e30:	2301      	movs	r3, #1
 8005e32:	e24e      	b.n	80062d2 <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e3c:	d106      	bne.n	8005e4c <HAL_RCC_OscConfig+0x74>
 8005e3e:	4b76      	ldr	r3, [pc, #472]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4a75      	ldr	r2, [pc, #468]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005e44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e48:	6013      	str	r3, [r2, #0]
 8005e4a:	e01d      	b.n	8005e88 <HAL_RCC_OscConfig+0xb0>
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005e54:	d10c      	bne.n	8005e70 <HAL_RCC_OscConfig+0x98>
 8005e56:	4b70      	ldr	r3, [pc, #448]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a6f      	ldr	r2, [pc, #444]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005e5c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005e60:	6013      	str	r3, [r2, #0]
 8005e62:	4b6d      	ldr	r3, [pc, #436]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	4a6c      	ldr	r2, [pc, #432]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005e68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e6c:	6013      	str	r3, [r2, #0]
 8005e6e:	e00b      	b.n	8005e88 <HAL_RCC_OscConfig+0xb0>
 8005e70:	4b69      	ldr	r3, [pc, #420]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4a68      	ldr	r2, [pc, #416]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005e76:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e7a:	6013      	str	r3, [r2, #0]
 8005e7c:	4b66      	ldr	r3, [pc, #408]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4a65      	ldr	r2, [pc, #404]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005e82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005e86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d013      	beq.n	8005eb8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e90:	f7fe fcca 	bl	8004828 <HAL_GetTick>
 8005e94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e96:	e008      	b.n	8005eaa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005e98:	f7fe fcc6 	bl	8004828 <HAL_GetTick>
 8005e9c:	4602      	mov	r2, r0
 8005e9e:	693b      	ldr	r3, [r7, #16]
 8005ea0:	1ad3      	subs	r3, r2, r3
 8005ea2:	2b64      	cmp	r3, #100	@ 0x64
 8005ea4:	d901      	bls.n	8005eaa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005ea6:	2303      	movs	r3, #3
 8005ea8:	e213      	b.n	80062d2 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005eaa:	4b5b      	ldr	r3, [pc, #364]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d0f0      	beq.n	8005e98 <HAL_RCC_OscConfig+0xc0>
 8005eb6:	e014      	b.n	8005ee2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005eb8:	f7fe fcb6 	bl	8004828 <HAL_GetTick>
 8005ebc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ebe:	e008      	b.n	8005ed2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ec0:	f7fe fcb2 	bl	8004828 <HAL_GetTick>
 8005ec4:	4602      	mov	r2, r0
 8005ec6:	693b      	ldr	r3, [r7, #16]
 8005ec8:	1ad3      	subs	r3, r2, r3
 8005eca:	2b64      	cmp	r3, #100	@ 0x64
 8005ecc:	d901      	bls.n	8005ed2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005ece:	2303      	movs	r3, #3
 8005ed0:	e1ff      	b.n	80062d2 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ed2:	4b51      	ldr	r3, [pc, #324]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d1f0      	bne.n	8005ec0 <HAL_RCC_OscConfig+0xe8>
 8005ede:	e000      	b.n	8005ee2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ee0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f003 0302 	and.w	r3, r3, #2
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d063      	beq.n	8005fb6 <HAL_RCC_OscConfig+0x1de>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005eee:	4b4a      	ldr	r3, [pc, #296]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005ef0:	689b      	ldr	r3, [r3, #8]
 8005ef2:	f003 030c 	and.w	r3, r3, #12
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d00b      	beq.n	8005f12 <HAL_RCC_OscConfig+0x13a>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005efa:	4b47      	ldr	r3, [pc, #284]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005efc:	689b      	ldr	r3, [r3, #8]
 8005efe:	f003 030c 	and.w	r3, r3, #12
        || \
 8005f02:	2b08      	cmp	r3, #8
 8005f04:	d11c      	bne.n	8005f40 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005f06:	4b44      	ldr	r3, [pc, #272]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d116      	bne.n	8005f40 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f12:	4b41      	ldr	r3, [pc, #260]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f003 0302 	and.w	r3, r3, #2
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d005      	beq.n	8005f2a <HAL_RCC_OscConfig+0x152>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	68db      	ldr	r3, [r3, #12]
 8005f22:	2b01      	cmp	r3, #1
 8005f24:	d001      	beq.n	8005f2a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005f26:	2301      	movs	r3, #1
 8005f28:	e1d3      	b.n	80062d2 <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f2a:	4b3b      	ldr	r3, [pc, #236]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	691b      	ldr	r3, [r3, #16]
 8005f36:	00db      	lsls	r3, r3, #3
 8005f38:	4937      	ldr	r1, [pc, #220]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005f3a:	4313      	orrs	r3, r2
 8005f3c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005f3e:	e03a      	b.n	8005fb6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	68db      	ldr	r3, [r3, #12]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d020      	beq.n	8005f8a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005f48:	4b34      	ldr	r3, [pc, #208]	@ (800601c <HAL_RCC_OscConfig+0x244>)
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f4e:	f7fe fc6b 	bl	8004828 <HAL_GetTick>
 8005f52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f54:	e008      	b.n	8005f68 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005f56:	f7fe fc67 	bl	8004828 <HAL_GetTick>
 8005f5a:	4602      	mov	r2, r0
 8005f5c:	693b      	ldr	r3, [r7, #16]
 8005f5e:	1ad3      	subs	r3, r2, r3
 8005f60:	2b02      	cmp	r3, #2
 8005f62:	d901      	bls.n	8005f68 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005f64:	2303      	movs	r3, #3
 8005f66:	e1b4      	b.n	80062d2 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f68:	4b2b      	ldr	r3, [pc, #172]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f003 0302 	and.w	r3, r3, #2
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d0f0      	beq.n	8005f56 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005f74:	4b28      	ldr	r3, [pc, #160]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	691b      	ldr	r3, [r3, #16]
 8005f80:	00db      	lsls	r3, r3, #3
 8005f82:	4925      	ldr	r1, [pc, #148]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005f84:	4313      	orrs	r3, r2
 8005f86:	600b      	str	r3, [r1, #0]
 8005f88:	e015      	b.n	8005fb6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005f8a:	4b24      	ldr	r3, [pc, #144]	@ (800601c <HAL_RCC_OscConfig+0x244>)
 8005f8c:	2200      	movs	r2, #0
 8005f8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f90:	f7fe fc4a 	bl	8004828 <HAL_GetTick>
 8005f94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005f96:	e008      	b.n	8005faa <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005f98:	f7fe fc46 	bl	8004828 <HAL_GetTick>
 8005f9c:	4602      	mov	r2, r0
 8005f9e:	693b      	ldr	r3, [r7, #16]
 8005fa0:	1ad3      	subs	r3, r2, r3
 8005fa2:	2b02      	cmp	r3, #2
 8005fa4:	d901      	bls.n	8005faa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005fa6:	2303      	movs	r3, #3
 8005fa8:	e193      	b.n	80062d2 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005faa:	4b1b      	ldr	r3, [pc, #108]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f003 0302 	and.w	r3, r3, #2
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d1f0      	bne.n	8005f98 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f003 0308 	and.w	r3, r3, #8
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d036      	beq.n	8006030 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	695b      	ldr	r3, [r3, #20]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d016      	beq.n	8005ff8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005fca:	4b15      	ldr	r3, [pc, #84]	@ (8006020 <HAL_RCC_OscConfig+0x248>)
 8005fcc:	2201      	movs	r2, #1
 8005fce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fd0:	f7fe fc2a 	bl	8004828 <HAL_GetTick>
 8005fd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005fd6:	e008      	b.n	8005fea <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005fd8:	f7fe fc26 	bl	8004828 <HAL_GetTick>
 8005fdc:	4602      	mov	r2, r0
 8005fde:	693b      	ldr	r3, [r7, #16]
 8005fe0:	1ad3      	subs	r3, r2, r3
 8005fe2:	2b02      	cmp	r3, #2
 8005fe4:	d901      	bls.n	8005fea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005fe6:	2303      	movs	r3, #3
 8005fe8:	e173      	b.n	80062d2 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005fea:	4b0b      	ldr	r3, [pc, #44]	@ (8006018 <HAL_RCC_OscConfig+0x240>)
 8005fec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005fee:	f003 0302 	and.w	r3, r3, #2
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d0f0      	beq.n	8005fd8 <HAL_RCC_OscConfig+0x200>
 8005ff6:	e01b      	b.n	8006030 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ff8:	4b09      	ldr	r3, [pc, #36]	@ (8006020 <HAL_RCC_OscConfig+0x248>)
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ffe:	f7fe fc13 	bl	8004828 <HAL_GetTick>
 8006002:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006004:	e00e      	b.n	8006024 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006006:	f7fe fc0f 	bl	8004828 <HAL_GetTick>
 800600a:	4602      	mov	r2, r0
 800600c:	693b      	ldr	r3, [r7, #16]
 800600e:	1ad3      	subs	r3, r2, r3
 8006010:	2b02      	cmp	r3, #2
 8006012:	d907      	bls.n	8006024 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006014:	2303      	movs	r3, #3
 8006016:	e15c      	b.n	80062d2 <HAL_RCC_OscConfig+0x4fa>
 8006018:	40023800 	.word	0x40023800
 800601c:	42470000 	.word	0x42470000
 8006020:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006024:	4b8a      	ldr	r3, [pc, #552]	@ (8006250 <HAL_RCC_OscConfig+0x478>)
 8006026:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006028:	f003 0302 	and.w	r3, r3, #2
 800602c:	2b00      	cmp	r3, #0
 800602e:	d1ea      	bne.n	8006006 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f003 0304 	and.w	r3, r3, #4
 8006038:	2b00      	cmp	r3, #0
 800603a:	f000 8097 	beq.w	800616c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800603e:	2300      	movs	r3, #0
 8006040:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006042:	4b83      	ldr	r3, [pc, #524]	@ (8006250 <HAL_RCC_OscConfig+0x478>)
 8006044:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006046:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800604a:	2b00      	cmp	r3, #0
 800604c:	d10f      	bne.n	800606e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800604e:	2300      	movs	r3, #0
 8006050:	60bb      	str	r3, [r7, #8]
 8006052:	4b7f      	ldr	r3, [pc, #508]	@ (8006250 <HAL_RCC_OscConfig+0x478>)
 8006054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006056:	4a7e      	ldr	r2, [pc, #504]	@ (8006250 <HAL_RCC_OscConfig+0x478>)
 8006058:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800605c:	6413      	str	r3, [r2, #64]	@ 0x40
 800605e:	4b7c      	ldr	r3, [pc, #496]	@ (8006250 <HAL_RCC_OscConfig+0x478>)
 8006060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006062:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006066:	60bb      	str	r3, [r7, #8]
 8006068:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800606a:	2301      	movs	r3, #1
 800606c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800606e:	4b79      	ldr	r3, [pc, #484]	@ (8006254 <HAL_RCC_OscConfig+0x47c>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006076:	2b00      	cmp	r3, #0
 8006078:	d118      	bne.n	80060ac <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800607a:	4b76      	ldr	r3, [pc, #472]	@ (8006254 <HAL_RCC_OscConfig+0x47c>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	4a75      	ldr	r2, [pc, #468]	@ (8006254 <HAL_RCC_OscConfig+0x47c>)
 8006080:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006084:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006086:	f7fe fbcf 	bl	8004828 <HAL_GetTick>
 800608a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800608c:	e008      	b.n	80060a0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800608e:	f7fe fbcb 	bl	8004828 <HAL_GetTick>
 8006092:	4602      	mov	r2, r0
 8006094:	693b      	ldr	r3, [r7, #16]
 8006096:	1ad3      	subs	r3, r2, r3
 8006098:	2b02      	cmp	r3, #2
 800609a:	d901      	bls.n	80060a0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800609c:	2303      	movs	r3, #3
 800609e:	e118      	b.n	80062d2 <HAL_RCC_OscConfig+0x4fa>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80060a0:	4b6c      	ldr	r3, [pc, #432]	@ (8006254 <HAL_RCC_OscConfig+0x47c>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d0f0      	beq.n	800608e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	689b      	ldr	r3, [r3, #8]
 80060b0:	2b01      	cmp	r3, #1
 80060b2:	d106      	bne.n	80060c2 <HAL_RCC_OscConfig+0x2ea>
 80060b4:	4b66      	ldr	r3, [pc, #408]	@ (8006250 <HAL_RCC_OscConfig+0x478>)
 80060b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060b8:	4a65      	ldr	r2, [pc, #404]	@ (8006250 <HAL_RCC_OscConfig+0x478>)
 80060ba:	f043 0301 	orr.w	r3, r3, #1
 80060be:	6713      	str	r3, [r2, #112]	@ 0x70
 80060c0:	e01c      	b.n	80060fc <HAL_RCC_OscConfig+0x324>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	689b      	ldr	r3, [r3, #8]
 80060c6:	2b05      	cmp	r3, #5
 80060c8:	d10c      	bne.n	80060e4 <HAL_RCC_OscConfig+0x30c>
 80060ca:	4b61      	ldr	r3, [pc, #388]	@ (8006250 <HAL_RCC_OscConfig+0x478>)
 80060cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060ce:	4a60      	ldr	r2, [pc, #384]	@ (8006250 <HAL_RCC_OscConfig+0x478>)
 80060d0:	f043 0304 	orr.w	r3, r3, #4
 80060d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80060d6:	4b5e      	ldr	r3, [pc, #376]	@ (8006250 <HAL_RCC_OscConfig+0x478>)
 80060d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060da:	4a5d      	ldr	r2, [pc, #372]	@ (8006250 <HAL_RCC_OscConfig+0x478>)
 80060dc:	f043 0301 	orr.w	r3, r3, #1
 80060e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80060e2:	e00b      	b.n	80060fc <HAL_RCC_OscConfig+0x324>
 80060e4:	4b5a      	ldr	r3, [pc, #360]	@ (8006250 <HAL_RCC_OscConfig+0x478>)
 80060e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060e8:	4a59      	ldr	r2, [pc, #356]	@ (8006250 <HAL_RCC_OscConfig+0x478>)
 80060ea:	f023 0301 	bic.w	r3, r3, #1
 80060ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80060f0:	4b57      	ldr	r3, [pc, #348]	@ (8006250 <HAL_RCC_OscConfig+0x478>)
 80060f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060f4:	4a56      	ldr	r2, [pc, #344]	@ (8006250 <HAL_RCC_OscConfig+0x478>)
 80060f6:	f023 0304 	bic.w	r3, r3, #4
 80060fa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	689b      	ldr	r3, [r3, #8]
 8006100:	2b00      	cmp	r3, #0
 8006102:	d015      	beq.n	8006130 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006104:	f7fe fb90 	bl	8004828 <HAL_GetTick>
 8006108:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800610a:	e00a      	b.n	8006122 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800610c:	f7fe fb8c 	bl	8004828 <HAL_GetTick>
 8006110:	4602      	mov	r2, r0
 8006112:	693b      	ldr	r3, [r7, #16]
 8006114:	1ad3      	subs	r3, r2, r3
 8006116:	f241 3288 	movw	r2, #5000	@ 0x1388
 800611a:	4293      	cmp	r3, r2
 800611c:	d901      	bls.n	8006122 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800611e:	2303      	movs	r3, #3
 8006120:	e0d7      	b.n	80062d2 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006122:	4b4b      	ldr	r3, [pc, #300]	@ (8006250 <HAL_RCC_OscConfig+0x478>)
 8006124:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006126:	f003 0302 	and.w	r3, r3, #2
 800612a:	2b00      	cmp	r3, #0
 800612c:	d0ee      	beq.n	800610c <HAL_RCC_OscConfig+0x334>
 800612e:	e014      	b.n	800615a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006130:	f7fe fb7a 	bl	8004828 <HAL_GetTick>
 8006134:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006136:	e00a      	b.n	800614e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006138:	f7fe fb76 	bl	8004828 <HAL_GetTick>
 800613c:	4602      	mov	r2, r0
 800613e:	693b      	ldr	r3, [r7, #16]
 8006140:	1ad3      	subs	r3, r2, r3
 8006142:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006146:	4293      	cmp	r3, r2
 8006148:	d901      	bls.n	800614e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800614a:	2303      	movs	r3, #3
 800614c:	e0c1      	b.n	80062d2 <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800614e:	4b40      	ldr	r3, [pc, #256]	@ (8006250 <HAL_RCC_OscConfig+0x478>)
 8006150:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006152:	f003 0302 	and.w	r3, r3, #2
 8006156:	2b00      	cmp	r3, #0
 8006158:	d1ee      	bne.n	8006138 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800615a:	7dfb      	ldrb	r3, [r7, #23]
 800615c:	2b01      	cmp	r3, #1
 800615e:	d105      	bne.n	800616c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006160:	4b3b      	ldr	r3, [pc, #236]	@ (8006250 <HAL_RCC_OscConfig+0x478>)
 8006162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006164:	4a3a      	ldr	r2, [pc, #232]	@ (8006250 <HAL_RCC_OscConfig+0x478>)
 8006166:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800616a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	699b      	ldr	r3, [r3, #24]
 8006170:	2b00      	cmp	r3, #0
 8006172:	f000 80ad 	beq.w	80062d0 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006176:	4b36      	ldr	r3, [pc, #216]	@ (8006250 <HAL_RCC_OscConfig+0x478>)
 8006178:	689b      	ldr	r3, [r3, #8]
 800617a:	f003 030c 	and.w	r3, r3, #12
 800617e:	2b08      	cmp	r3, #8
 8006180:	d060      	beq.n	8006244 <HAL_RCC_OscConfig+0x46c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	699b      	ldr	r3, [r3, #24]
 8006186:	2b02      	cmp	r3, #2
 8006188:	d145      	bne.n	8006216 <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800618a:	4b33      	ldr	r3, [pc, #204]	@ (8006258 <HAL_RCC_OscConfig+0x480>)
 800618c:	2200      	movs	r2, #0
 800618e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006190:	f7fe fb4a 	bl	8004828 <HAL_GetTick>
 8006194:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006196:	e008      	b.n	80061aa <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006198:	f7fe fb46 	bl	8004828 <HAL_GetTick>
 800619c:	4602      	mov	r2, r0
 800619e:	693b      	ldr	r3, [r7, #16]
 80061a0:	1ad3      	subs	r3, r2, r3
 80061a2:	2b02      	cmp	r3, #2
 80061a4:	d901      	bls.n	80061aa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80061a6:	2303      	movs	r3, #3
 80061a8:	e093      	b.n	80062d2 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061aa:	4b29      	ldr	r3, [pc, #164]	@ (8006250 <HAL_RCC_OscConfig+0x478>)
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d1f0      	bne.n	8006198 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	69da      	ldr	r2, [r3, #28]
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6a1b      	ldr	r3, [r3, #32]
 80061be:	431a      	orrs	r2, r3
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061c4:	019b      	lsls	r3, r3, #6
 80061c6:	431a      	orrs	r2, r3
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061cc:	085b      	lsrs	r3, r3, #1
 80061ce:	3b01      	subs	r3, #1
 80061d0:	041b      	lsls	r3, r3, #16
 80061d2:	431a      	orrs	r2, r3
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061d8:	061b      	lsls	r3, r3, #24
 80061da:	431a      	orrs	r2, r3
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061e0:	071b      	lsls	r3, r3, #28
 80061e2:	491b      	ldr	r1, [pc, #108]	@ (8006250 <HAL_RCC_OscConfig+0x478>)
 80061e4:	4313      	orrs	r3, r2
 80061e6:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80061e8:	4b1b      	ldr	r3, [pc, #108]	@ (8006258 <HAL_RCC_OscConfig+0x480>)
 80061ea:	2201      	movs	r2, #1
 80061ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061ee:	f7fe fb1b 	bl	8004828 <HAL_GetTick>
 80061f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80061f4:	e008      	b.n	8006208 <HAL_RCC_OscConfig+0x430>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80061f6:	f7fe fb17 	bl	8004828 <HAL_GetTick>
 80061fa:	4602      	mov	r2, r0
 80061fc:	693b      	ldr	r3, [r7, #16]
 80061fe:	1ad3      	subs	r3, r2, r3
 8006200:	2b02      	cmp	r3, #2
 8006202:	d901      	bls.n	8006208 <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 8006204:	2303      	movs	r3, #3
 8006206:	e064      	b.n	80062d2 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006208:	4b11      	ldr	r3, [pc, #68]	@ (8006250 <HAL_RCC_OscConfig+0x478>)
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006210:	2b00      	cmp	r3, #0
 8006212:	d0f0      	beq.n	80061f6 <HAL_RCC_OscConfig+0x41e>
 8006214:	e05c      	b.n	80062d0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006216:	4b10      	ldr	r3, [pc, #64]	@ (8006258 <HAL_RCC_OscConfig+0x480>)
 8006218:	2200      	movs	r2, #0
 800621a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800621c:	f7fe fb04 	bl	8004828 <HAL_GetTick>
 8006220:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006222:	e008      	b.n	8006236 <HAL_RCC_OscConfig+0x45e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006224:	f7fe fb00 	bl	8004828 <HAL_GetTick>
 8006228:	4602      	mov	r2, r0
 800622a:	693b      	ldr	r3, [r7, #16]
 800622c:	1ad3      	subs	r3, r2, r3
 800622e:	2b02      	cmp	r3, #2
 8006230:	d901      	bls.n	8006236 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8006232:	2303      	movs	r3, #3
 8006234:	e04d      	b.n	80062d2 <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006236:	4b06      	ldr	r3, [pc, #24]	@ (8006250 <HAL_RCC_OscConfig+0x478>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800623e:	2b00      	cmp	r3, #0
 8006240:	d1f0      	bne.n	8006224 <HAL_RCC_OscConfig+0x44c>
 8006242:	e045      	b.n	80062d0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	699b      	ldr	r3, [r3, #24]
 8006248:	2b01      	cmp	r3, #1
 800624a:	d107      	bne.n	800625c <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 800624c:	2301      	movs	r3, #1
 800624e:	e040      	b.n	80062d2 <HAL_RCC_OscConfig+0x4fa>
 8006250:	40023800 	.word	0x40023800
 8006254:	40007000 	.word	0x40007000
 8006258:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800625c:	4b1f      	ldr	r3, [pc, #124]	@ (80062dc <HAL_RCC_OscConfig+0x504>)
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	699b      	ldr	r3, [r3, #24]
 8006266:	2b01      	cmp	r3, #1
 8006268:	d030      	beq.n	80062cc <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006274:	429a      	cmp	r2, r3
 8006276:	d129      	bne.n	80062cc <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006282:	429a      	cmp	r2, r3
 8006284:	d122      	bne.n	80062cc <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006286:	68fa      	ldr	r2, [r7, #12]
 8006288:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800628c:	4013      	ands	r3, r2
 800628e:	687a      	ldr	r2, [r7, #4]
 8006290:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006292:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006294:	4293      	cmp	r3, r2
 8006296:	d119      	bne.n	80062cc <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062a2:	085b      	lsrs	r3, r3, #1
 80062a4:	3b01      	subs	r3, #1
 80062a6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80062a8:	429a      	cmp	r2, r3
 80062aa:	d10f      	bne.n	80062cc <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062b6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80062b8:	429a      	cmp	r2, r3
 80062ba:	d107      	bne.n	80062cc <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062c6:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80062c8:	429a      	cmp	r2, r3
 80062ca:	d001      	beq.n	80062d0 <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80062cc:	2301      	movs	r3, #1
 80062ce:	e000      	b.n	80062d2 <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 80062d0:	2300      	movs	r3, #0
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	3718      	adds	r7, #24
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}
 80062da:	bf00      	nop
 80062dc:	40023800 	.word	0x40023800

080062e0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b084      	sub	sp, #16
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d101      	bne.n	80062f2 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80062ee:	2301      	movs	r3, #1
 80062f0:	e073      	b.n	80063da <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	7f5b      	ldrb	r3, [r3, #29]
 80062f6:	b2db      	uxtb	r3, r3
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d105      	bne.n	8006308 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2200      	movs	r2, #0
 8006300:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	f7fb fb5e 	bl	80019c4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	2202      	movs	r2, #2
 800630c:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	68db      	ldr	r3, [r3, #12]
 8006314:	f003 0310 	and.w	r3, r3, #16
 8006318:	2b10      	cmp	r3, #16
 800631a:	d055      	beq.n	80063c8 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	22ca      	movs	r2, #202	@ 0xca
 8006322:	625a      	str	r2, [r3, #36]	@ 0x24
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	2253      	movs	r2, #83	@ 0x53
 800632a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800632c:	6878      	ldr	r0, [r7, #4]
 800632e:	f000 fa49 	bl	80067c4 <RTC_EnterInitMode>
 8006332:	4603      	mov	r3, r0
 8006334:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8006336:	7bfb      	ldrb	r3, [r7, #15]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d12c      	bne.n	8006396 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	687a      	ldr	r2, [r7, #4]
 8006344:	6812      	ldr	r2, [r2, #0]
 8006346:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800634a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800634e:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	6899      	ldr	r1, [r3, #8]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	685a      	ldr	r2, [r3, #4]
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	691b      	ldr	r3, [r3, #16]
 800635e:	431a      	orrs	r2, r3
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	695b      	ldr	r3, [r3, #20]
 8006364:	431a      	orrs	r2, r3
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	430a      	orrs	r2, r1
 800636c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	687a      	ldr	r2, [r7, #4]
 8006374:	68d2      	ldr	r2, [r2, #12]
 8006376:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	6919      	ldr	r1, [r3, #16]
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	689b      	ldr	r3, [r3, #8]
 8006382:	041a      	lsls	r2, r3, #16
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	430a      	orrs	r2, r1
 800638a:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800638c:	6878      	ldr	r0, [r7, #4]
 800638e:	f000 fa50 	bl	8006832 <RTC_ExitInitMode>
 8006392:	4603      	mov	r3, r0
 8006394:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8006396:	7bfb      	ldrb	r3, [r7, #15]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d110      	bne.n	80063be <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80063aa:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	699a      	ldr	r2, [r3, #24]
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	430a      	orrs	r2, r1
 80063bc:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	22ff      	movs	r2, #255	@ 0xff
 80063c4:	625a      	str	r2, [r3, #36]	@ 0x24
 80063c6:	e001      	b.n	80063cc <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80063c8:	2300      	movs	r3, #0
 80063ca:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80063cc:	7bfb      	ldrb	r3, [r7, #15]
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d102      	bne.n	80063d8 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2201      	movs	r2, #1
 80063d6:	775a      	strb	r2, [r3, #29]
  }

  return status;
 80063d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80063da:	4618      	mov	r0, r3
 80063dc:	3710      	adds	r7, #16
 80063de:	46bd      	mov	sp, r7
 80063e0:	bd80      	pop	{r7, pc}

080063e2 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80063e2:	b590      	push	{r4, r7, lr}
 80063e4:	b087      	sub	sp, #28
 80063e6:	af00      	add	r7, sp, #0
 80063e8:	60f8      	str	r0, [r7, #12]
 80063ea:	60b9      	str	r1, [r7, #8]
 80063ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80063ee:	2300      	movs	r3, #0
 80063f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	7f1b      	ldrb	r3, [r3, #28]
 80063f6:	2b01      	cmp	r3, #1
 80063f8:	d101      	bne.n	80063fe <HAL_RTC_SetTime+0x1c>
 80063fa:	2302      	movs	r3, #2
 80063fc:	e087      	b.n	800650e <HAL_RTC_SetTime+0x12c>
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2201      	movs	r2, #1
 8006402:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2202      	movs	r2, #2
 8006408:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d126      	bne.n	800645e <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	689b      	ldr	r3, [r3, #8]
 8006416:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800641a:	2b00      	cmp	r3, #0
 800641c:	d102      	bne.n	8006424 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	2200      	movs	r2, #0
 8006422:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	781b      	ldrb	r3, [r3, #0]
 8006428:	4618      	mov	r0, r3
 800642a:	f000 fa27 	bl	800687c <RTC_ByteToBcd2>
 800642e:	4603      	mov	r3, r0
 8006430:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	785b      	ldrb	r3, [r3, #1]
 8006436:	4618      	mov	r0, r3
 8006438:	f000 fa20 	bl	800687c <RTC_ByteToBcd2>
 800643c:	4603      	mov	r3, r0
 800643e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006440:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8006442:	68bb      	ldr	r3, [r7, #8]
 8006444:	789b      	ldrb	r3, [r3, #2]
 8006446:	4618      	mov	r0, r3
 8006448:	f000 fa18 	bl	800687c <RTC_ByteToBcd2>
 800644c:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800644e:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8006452:	68bb      	ldr	r3, [r7, #8]
 8006454:	78db      	ldrb	r3, [r3, #3]
 8006456:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006458:	4313      	orrs	r3, r2
 800645a:	617b      	str	r3, [r7, #20]
 800645c:	e018      	b.n	8006490 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	689b      	ldr	r3, [r3, #8]
 8006464:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006468:	2b00      	cmp	r3, #0
 800646a:	d102      	bne.n	8006472 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800646c:	68bb      	ldr	r3, [r7, #8]
 800646e:	2200      	movs	r2, #0
 8006470:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006472:	68bb      	ldr	r3, [r7, #8]
 8006474:	781b      	ldrb	r3, [r3, #0]
 8006476:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006478:	68bb      	ldr	r3, [r7, #8]
 800647a:	785b      	ldrb	r3, [r3, #1]
 800647c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800647e:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8006480:	68ba      	ldr	r2, [r7, #8]
 8006482:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006484:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006486:	68bb      	ldr	r3, [r7, #8]
 8006488:	78db      	ldrb	r3, [r3, #3]
 800648a:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800648c:	4313      	orrs	r3, r2
 800648e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	22ca      	movs	r2, #202	@ 0xca
 8006496:	625a      	str	r2, [r3, #36]	@ 0x24
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	2253      	movs	r2, #83	@ 0x53
 800649e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80064a0:	68f8      	ldr	r0, [r7, #12]
 80064a2:	f000 f98f 	bl	80067c4 <RTC_EnterInitMode>
 80064a6:	4603      	mov	r3, r0
 80064a8:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80064aa:	7cfb      	ldrb	r3, [r7, #19]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d120      	bne.n	80064f2 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681a      	ldr	r2, [r3, #0]
 80064b4:	697b      	ldr	r3, [r7, #20]
 80064b6:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80064ba:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80064be:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	689a      	ldr	r2, [r3, #8]
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80064ce:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	6899      	ldr	r1, [r3, #8]
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	68da      	ldr	r2, [r3, #12]
 80064da:	68bb      	ldr	r3, [r7, #8]
 80064dc:	691b      	ldr	r3, [r3, #16]
 80064de:	431a      	orrs	r2, r3
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	430a      	orrs	r2, r1
 80064e6:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80064e8:	68f8      	ldr	r0, [r7, #12]
 80064ea:	f000 f9a2 	bl	8006832 <RTC_ExitInitMode>
 80064ee:	4603      	mov	r3, r0
 80064f0:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80064f2:	7cfb      	ldrb	r3, [r7, #19]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d102      	bne.n	80064fe <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	2201      	movs	r2, #1
 80064fc:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	22ff      	movs	r2, #255	@ 0xff
 8006504:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	2200      	movs	r2, #0
 800650a:	771a      	strb	r2, [r3, #28]

  return status;
 800650c:	7cfb      	ldrb	r3, [r7, #19]
}
 800650e:	4618      	mov	r0, r3
 8006510:	371c      	adds	r7, #28
 8006512:	46bd      	mov	sp, r7
 8006514:	bd90      	pop	{r4, r7, pc}

08006516 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006516:	b580      	push	{r7, lr}
 8006518:	b086      	sub	sp, #24
 800651a:	af00      	add	r7, sp, #0
 800651c:	60f8      	str	r0, [r7, #12]
 800651e:	60b9      	str	r1, [r7, #8]
 8006520:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006522:	2300      	movs	r3, #0
 8006524:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	691b      	ldr	r3, [r3, #16]
 8006536:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8006548:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800654c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800654e:	697b      	ldr	r3, [r7, #20]
 8006550:	0c1b      	lsrs	r3, r3, #16
 8006552:	b2db      	uxtb	r3, r3
 8006554:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006558:	b2da      	uxtb	r2, r3
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	0a1b      	lsrs	r3, r3, #8
 8006562:	b2db      	uxtb	r3, r3
 8006564:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006568:	b2da      	uxtb	r2, r3
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800656e:	697b      	ldr	r3, [r7, #20]
 8006570:	b2db      	uxtb	r3, r3
 8006572:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006576:	b2da      	uxtb	r2, r3
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	0d9b      	lsrs	r3, r3, #22
 8006580:	b2db      	uxtb	r3, r3
 8006582:	f003 0301 	and.w	r3, r3, #1
 8006586:	b2da      	uxtb	r2, r3
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2b00      	cmp	r3, #0
 8006590:	d11a      	bne.n	80065c8 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8006592:	68bb      	ldr	r3, [r7, #8]
 8006594:	781b      	ldrb	r3, [r3, #0]
 8006596:	4618      	mov	r0, r3
 8006598:	f000 f98e 	bl	80068b8 <RTC_Bcd2ToByte>
 800659c:	4603      	mov	r3, r0
 800659e:	461a      	mov	r2, r3
 80065a0:	68bb      	ldr	r3, [r7, #8]
 80065a2:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	785b      	ldrb	r3, [r3, #1]
 80065a8:	4618      	mov	r0, r3
 80065aa:	f000 f985 	bl	80068b8 <RTC_Bcd2ToByte>
 80065ae:	4603      	mov	r3, r0
 80065b0:	461a      	mov	r2, r3
 80065b2:	68bb      	ldr	r3, [r7, #8]
 80065b4:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	789b      	ldrb	r3, [r3, #2]
 80065ba:	4618      	mov	r0, r3
 80065bc:	f000 f97c 	bl	80068b8 <RTC_Bcd2ToByte>
 80065c0:	4603      	mov	r3, r0
 80065c2:	461a      	mov	r2, r3
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80065c8:	2300      	movs	r3, #0
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3718      	adds	r7, #24
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bd80      	pop	{r7, pc}

080065d2 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80065d2:	b590      	push	{r4, r7, lr}
 80065d4:	b087      	sub	sp, #28
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	60f8      	str	r0, [r7, #12]
 80065da:	60b9      	str	r1, [r7, #8]
 80065dc:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80065de:	2300      	movs	r3, #0
 80065e0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	7f1b      	ldrb	r3, [r3, #28]
 80065e6:	2b01      	cmp	r3, #1
 80065e8:	d101      	bne.n	80065ee <HAL_RTC_SetDate+0x1c>
 80065ea:	2302      	movs	r3, #2
 80065ec:	e071      	b.n	80066d2 <HAL_RTC_SetDate+0x100>
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	2201      	movs	r2, #1
 80065f2:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	2202      	movs	r2, #2
 80065f8:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d10e      	bne.n	800661e <HAL_RTC_SetDate+0x4c>
 8006600:	68bb      	ldr	r3, [r7, #8]
 8006602:	785b      	ldrb	r3, [r3, #1]
 8006604:	f003 0310 	and.w	r3, r3, #16
 8006608:	2b00      	cmp	r3, #0
 800660a:	d008      	beq.n	800661e <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	785b      	ldrb	r3, [r3, #1]
 8006610:	f023 0310 	bic.w	r3, r3, #16
 8006614:	b2db      	uxtb	r3, r3
 8006616:	330a      	adds	r3, #10
 8006618:	b2da      	uxtb	r2, r3
 800661a:	68bb      	ldr	r3, [r7, #8]
 800661c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d11c      	bne.n	800665e <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	78db      	ldrb	r3, [r3, #3]
 8006628:	4618      	mov	r0, r3
 800662a:	f000 f927 	bl	800687c <RTC_ByteToBcd2>
 800662e:	4603      	mov	r3, r0
 8006630:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006632:	68bb      	ldr	r3, [r7, #8]
 8006634:	785b      	ldrb	r3, [r3, #1]
 8006636:	4618      	mov	r0, r3
 8006638:	f000 f920 	bl	800687c <RTC_ByteToBcd2>
 800663c:	4603      	mov	r3, r0
 800663e:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006640:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	789b      	ldrb	r3, [r3, #2]
 8006646:	4618      	mov	r0, r3
 8006648:	f000 f918 	bl	800687c <RTC_ByteToBcd2>
 800664c:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800664e:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8006652:	68bb      	ldr	r3, [r7, #8]
 8006654:	781b      	ldrb	r3, [r3, #0]
 8006656:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006658:	4313      	orrs	r3, r2
 800665a:	617b      	str	r3, [r7, #20]
 800665c:	e00e      	b.n	800667c <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800665e:	68bb      	ldr	r3, [r7, #8]
 8006660:	78db      	ldrb	r3, [r3, #3]
 8006662:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006664:	68bb      	ldr	r3, [r7, #8]
 8006666:	785b      	ldrb	r3, [r3, #1]
 8006668:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800666a:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800666c:	68ba      	ldr	r2, [r7, #8]
 800666e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006670:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	781b      	ldrb	r3, [r3, #0]
 8006676:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006678:	4313      	orrs	r3, r2
 800667a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	22ca      	movs	r2, #202	@ 0xca
 8006682:	625a      	str	r2, [r3, #36]	@ 0x24
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	2253      	movs	r2, #83	@ 0x53
 800668a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800668c:	68f8      	ldr	r0, [r7, #12]
 800668e:	f000 f899 	bl	80067c4 <RTC_EnterInitMode>
 8006692:	4603      	mov	r3, r0
 8006694:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006696:	7cfb      	ldrb	r3, [r7, #19]
 8006698:	2b00      	cmp	r3, #0
 800669a:	d10c      	bne.n	80066b6 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681a      	ldr	r2, [r3, #0]
 80066a0:	697b      	ldr	r3, [r7, #20]
 80066a2:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80066a6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80066aa:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80066ac:	68f8      	ldr	r0, [r7, #12]
 80066ae:	f000 f8c0 	bl	8006832 <RTC_ExitInitMode>
 80066b2:	4603      	mov	r3, r0
 80066b4:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80066b6:	7cfb      	ldrb	r3, [r7, #19]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d102      	bne.n	80066c2 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	2201      	movs	r2, #1
 80066c0:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	22ff      	movs	r2, #255	@ 0xff
 80066c8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	2200      	movs	r2, #0
 80066ce:	771a      	strb	r2, [r3, #28]

  return status;
 80066d0:	7cfb      	ldrb	r3, [r7, #19]
}
 80066d2:	4618      	mov	r0, r3
 80066d4:	371c      	adds	r7, #28
 80066d6:	46bd      	mov	sp, r7
 80066d8:	bd90      	pop	{r4, r7, pc}

080066da <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80066da:	b580      	push	{r7, lr}
 80066dc:	b086      	sub	sp, #24
 80066de:	af00      	add	r7, sp, #0
 80066e0:	60f8      	str	r0, [r7, #12]
 80066e2:	60b9      	str	r1, [r7, #8]
 80066e4:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80066e6:	2300      	movs	r3, #0
 80066e8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	685b      	ldr	r3, [r3, #4]
 80066f0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80066f4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80066f8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80066fa:	697b      	ldr	r3, [r7, #20]
 80066fc:	0c1b      	lsrs	r3, r3, #16
 80066fe:	b2da      	uxtb	r2, r3
 8006700:	68bb      	ldr	r3, [r7, #8]
 8006702:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8006704:	697b      	ldr	r3, [r7, #20]
 8006706:	0a1b      	lsrs	r3, r3, #8
 8006708:	b2db      	uxtb	r3, r3
 800670a:	f003 031f 	and.w	r3, r3, #31
 800670e:	b2da      	uxtb	r2, r3
 8006710:	68bb      	ldr	r3, [r7, #8]
 8006712:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8006714:	697b      	ldr	r3, [r7, #20]
 8006716:	b2db      	uxtb	r3, r3
 8006718:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800671c:	b2da      	uxtb	r2, r3
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8006722:	697b      	ldr	r3, [r7, #20]
 8006724:	0b5b      	lsrs	r3, r3, #13
 8006726:	b2db      	uxtb	r3, r3
 8006728:	f003 0307 	and.w	r3, r3, #7
 800672c:	b2da      	uxtb	r2, r3
 800672e:	68bb      	ldr	r3, [r7, #8]
 8006730:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d11a      	bne.n	800676e <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	78db      	ldrb	r3, [r3, #3]
 800673c:	4618      	mov	r0, r3
 800673e:	f000 f8bb 	bl	80068b8 <RTC_Bcd2ToByte>
 8006742:	4603      	mov	r3, r0
 8006744:	461a      	mov	r2, r3
 8006746:	68bb      	ldr	r3, [r7, #8]
 8006748:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800674a:	68bb      	ldr	r3, [r7, #8]
 800674c:	785b      	ldrb	r3, [r3, #1]
 800674e:	4618      	mov	r0, r3
 8006750:	f000 f8b2 	bl	80068b8 <RTC_Bcd2ToByte>
 8006754:	4603      	mov	r3, r0
 8006756:	461a      	mov	r2, r3
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800675c:	68bb      	ldr	r3, [r7, #8]
 800675e:	789b      	ldrb	r3, [r3, #2]
 8006760:	4618      	mov	r0, r3
 8006762:	f000 f8a9 	bl	80068b8 <RTC_Bcd2ToByte>
 8006766:	4603      	mov	r3, r0
 8006768:	461a      	mov	r2, r3
 800676a:	68bb      	ldr	r3, [r7, #8]
 800676c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800676e:	2300      	movs	r3, #0
}
 8006770:	4618      	mov	r0, r3
 8006772:	3718      	adds	r7, #24
 8006774:	46bd      	mov	sp, r7
 8006776:	bd80      	pop	{r7, pc}

08006778 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b084      	sub	sp, #16
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006780:	2300      	movs	r3, #0
 8006782:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	4a0d      	ldr	r2, [pc, #52]	@ (80067c0 <HAL_RTC_WaitForSynchro+0x48>)
 800678a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800678c:	f7fe f84c 	bl	8004828 <HAL_GetTick>
 8006790:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006792:	e009      	b.n	80067a8 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006794:	f7fe f848 	bl	8004828 <HAL_GetTick>
 8006798:	4602      	mov	r2, r0
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	1ad3      	subs	r3, r2, r3
 800679e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80067a2:	d901      	bls.n	80067a8 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80067a4:	2303      	movs	r3, #3
 80067a6:	e007      	b.n	80067b8 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	68db      	ldr	r3, [r3, #12]
 80067ae:	f003 0320 	and.w	r3, r3, #32
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d0ee      	beq.n	8006794 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80067b6:	2300      	movs	r3, #0
}
 80067b8:	4618      	mov	r0, r3
 80067ba:	3710      	adds	r7, #16
 80067bc:	46bd      	mov	sp, r7
 80067be:	bd80      	pop	{r7, pc}
 80067c0:	00013f5f 	.word	0x00013f5f

080067c4 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b084      	sub	sp, #16
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80067cc:	2300      	movs	r3, #0
 80067ce:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80067d0:	2300      	movs	r3, #0
 80067d2:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	68db      	ldr	r3, [r3, #12]
 80067da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d122      	bne.n	8006828 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	68da      	ldr	r2, [r3, #12]
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80067f0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80067f2:	f7fe f819 	bl	8004828 <HAL_GetTick>
 80067f6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80067f8:	e00c      	b.n	8006814 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80067fa:	f7fe f815 	bl	8004828 <HAL_GetTick>
 80067fe:	4602      	mov	r2, r0
 8006800:	68bb      	ldr	r3, [r7, #8]
 8006802:	1ad3      	subs	r3, r2, r3
 8006804:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006808:	d904      	bls.n	8006814 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2204      	movs	r2, #4
 800680e:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8006810:	2301      	movs	r3, #1
 8006812:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	68db      	ldr	r3, [r3, #12]
 800681a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800681e:	2b00      	cmp	r3, #0
 8006820:	d102      	bne.n	8006828 <RTC_EnterInitMode+0x64>
 8006822:	7bfb      	ldrb	r3, [r7, #15]
 8006824:	2b01      	cmp	r3, #1
 8006826:	d1e8      	bne.n	80067fa <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8006828:	7bfb      	ldrb	r3, [r7, #15]
}
 800682a:	4618      	mov	r0, r3
 800682c:	3710      	adds	r7, #16
 800682e:	46bd      	mov	sp, r7
 8006830:	bd80      	pop	{r7, pc}

08006832 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006832:	b580      	push	{r7, lr}
 8006834:	b084      	sub	sp, #16
 8006836:	af00      	add	r7, sp, #0
 8006838:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800683a:	2300      	movs	r3, #0
 800683c:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	68da      	ldr	r2, [r3, #12]
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800684c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	689b      	ldr	r3, [r3, #8]
 8006854:	f003 0320 	and.w	r3, r3, #32
 8006858:	2b00      	cmp	r3, #0
 800685a:	d10a      	bne.n	8006872 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800685c:	6878      	ldr	r0, [r7, #4]
 800685e:	f7ff ff8b 	bl	8006778 <HAL_RTC_WaitForSynchro>
 8006862:	4603      	mov	r3, r0
 8006864:	2b00      	cmp	r3, #0
 8006866:	d004      	beq.n	8006872 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2204      	movs	r2, #4
 800686c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800686e:	2301      	movs	r3, #1
 8006870:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006872:	7bfb      	ldrb	r3, [r7, #15]
}
 8006874:	4618      	mov	r0, r3
 8006876:	3710      	adds	r7, #16
 8006878:	46bd      	mov	sp, r7
 800687a:	bd80      	pop	{r7, pc}

0800687c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800687c:	b480      	push	{r7}
 800687e:	b085      	sub	sp, #20
 8006880:	af00      	add	r7, sp, #0
 8006882:	4603      	mov	r3, r0
 8006884:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8006886:	2300      	movs	r3, #0
 8006888:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800688a:	e005      	b.n	8006898 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	3301      	adds	r3, #1
 8006890:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8006892:	79fb      	ldrb	r3, [r7, #7]
 8006894:	3b0a      	subs	r3, #10
 8006896:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8006898:	79fb      	ldrb	r3, [r7, #7]
 800689a:	2b09      	cmp	r3, #9
 800689c:	d8f6      	bhi.n	800688c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	b2db      	uxtb	r3, r3
 80068a2:	011b      	lsls	r3, r3, #4
 80068a4:	b2da      	uxtb	r2, r3
 80068a6:	79fb      	ldrb	r3, [r7, #7]
 80068a8:	4313      	orrs	r3, r2
 80068aa:	b2db      	uxtb	r3, r3
}
 80068ac:	4618      	mov	r0, r3
 80068ae:	3714      	adds	r7, #20
 80068b0:	46bd      	mov	sp, r7
 80068b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b6:	4770      	bx	lr

080068b8 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80068b8:	b480      	push	{r7}
 80068ba:	b085      	sub	sp, #20
 80068bc:	af00      	add	r7, sp, #0
 80068be:	4603      	mov	r3, r0
 80068c0:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 80068c2:	2300      	movs	r3, #0
 80068c4:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 80068c6:	79fb      	ldrb	r3, [r7, #7]
 80068c8:	091b      	lsrs	r3, r3, #4
 80068ca:	b2db      	uxtb	r3, r3
 80068cc:	461a      	mov	r2, r3
 80068ce:	4613      	mov	r3, r2
 80068d0:	009b      	lsls	r3, r3, #2
 80068d2:	4413      	add	r3, r2
 80068d4:	005b      	lsls	r3, r3, #1
 80068d6:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	b2da      	uxtb	r2, r3
 80068dc:	79fb      	ldrb	r3, [r7, #7]
 80068de:	f003 030f 	and.w	r3, r3, #15
 80068e2:	b2db      	uxtb	r3, r3
 80068e4:	4413      	add	r3, r2
 80068e6:	b2db      	uxtb	r3, r3
}
 80068e8:	4618      	mov	r0, r3
 80068ea:	3714      	adds	r7, #20
 80068ec:	46bd      	mov	sp, r7
 80068ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f2:	4770      	bx	lr

080068f4 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b082      	sub	sp, #8
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d101      	bne.n	8006906 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8006902:	2301      	movs	r3, #1
 8006904:	e022      	b.n	800694c <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800690c:	b2db      	uxtb	r3, r3
 800690e:	2b00      	cmp	r3, #0
 8006910:	d105      	bne.n	800691e <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2200      	movs	r2, #0
 8006916:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8006918:	6878      	ldr	r0, [r7, #4]
 800691a:	f7fb f87d 	bl	8001a18 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2203      	movs	r2, #3
 8006922:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8006926:	6878      	ldr	r0, [r7, #4]
 8006928:	f000 f814 	bl	8006954 <HAL_SD_InitCard>
 800692c:	4603      	mov	r3, r0
 800692e:	2b00      	cmp	r3, #0
 8006930:	d001      	beq.n	8006936 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8006932:	2301      	movs	r3, #1
 8006934:	e00a      	b.n	800694c <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2200      	movs	r2, #0
 800693a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2200      	movs	r2, #0
 8006940:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	2201      	movs	r2, #1
 8006946:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800694a:	2300      	movs	r3, #0
}
 800694c:	4618      	mov	r0, r3
 800694e:	3708      	adds	r7, #8
 8006950:	46bd      	mov	sp, r7
 8006952:	bd80      	pop	{r7, pc}

08006954 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006954:	b5b0      	push	{r4, r5, r7, lr}
 8006956:	b08e      	sub	sp, #56	@ 0x38
 8006958:	af04      	add	r7, sp, #16
 800695a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800695c:	2300      	movs	r3, #0
 800695e:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8006960:	2300      	movs	r3, #0
 8006962:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8006964:	2300      	movs	r3, #0
 8006966:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8006968:	2300      	movs	r3, #0
 800696a:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800696c:	2300      	movs	r3, #0
 800696e:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8006970:	2376      	movs	r3, #118	@ 0x76
 8006972:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681d      	ldr	r5, [r3, #0]
 8006978:	466c      	mov	r4, sp
 800697a:	f107 0318 	add.w	r3, r7, #24
 800697e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006982:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006986:	f107 030c 	add.w	r3, r7, #12
 800698a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800698c:	4628      	mov	r0, r5
 800698e:	f003 fb3b 	bl	800a008 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8006992:	4b2a      	ldr	r3, [pc, #168]	@ (8006a3c <HAL_SD_InitCard+0xe8>)
 8006994:	2200      	movs	r2, #0
 8006996:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	4618      	mov	r0, r3
 800699e:	f003 fb7c 	bl	800a09a <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80069a2:	4b26      	ldr	r3, [pc, #152]	@ (8006a3c <HAL_SD_InitCard+0xe8>)
 80069a4:	2201      	movs	r2, #1
 80069a6:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 80069a8:	2002      	movs	r0, #2
 80069aa:	f7fd ff49 	bl	8004840 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f000 fff0 	bl	8007994 <SD_PowerON>
 80069b4:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80069b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d00b      	beq.n	80069d4 <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2201      	movs	r2, #1
 80069c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80069c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069ca:	431a      	orrs	r2, r3
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80069d0:	2301      	movs	r3, #1
 80069d2:	e02e      	b.n	8006a32 <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80069d4:	6878      	ldr	r0, [r7, #4]
 80069d6:	f000 ff0f 	bl	80077f8 <SD_InitCard>
 80069da:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 80069dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d00b      	beq.n	80069fa <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2201      	movs	r2, #1
 80069e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80069ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069f0:	431a      	orrs	r2, r3
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80069f6:	2301      	movs	r3, #1
 80069f8:	e01b      	b.n	8006a32 <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006a02:	4618      	mov	r0, r3
 8006a04:	f003 fbdb 	bl	800a1be <SDMMC_CmdBlockLength>
 8006a08:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8006a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d00f      	beq.n	8006a30 <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	4a0a      	ldr	r2, [pc, #40]	@ (8006a40 <HAL_SD_InitCard+0xec>)
 8006a16:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a1e:	431a      	orrs	r2, r3
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	2201      	movs	r2, #1
 8006a28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	e000      	b.n	8006a32 <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 8006a30:	2300      	movs	r3, #0
}
 8006a32:	4618      	mov	r0, r3
 8006a34:	3728      	adds	r7, #40	@ 0x28
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bdb0      	pop	{r4, r5, r7, pc}
 8006a3a:	bf00      	nop
 8006a3c:	422580a0 	.word	0x422580a0
 8006a40:	004005ff 	.word	0x004005ff

08006a44 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b08c      	sub	sp, #48	@ 0x30
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	60f8      	str	r0, [r7, #12]
 8006a4c:	60b9      	str	r1, [r7, #8]
 8006a4e:	607a      	str	r2, [r7, #4]
 8006a50:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d107      	bne.n	8006a6c <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a60:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006a68:	2301      	movs	r3, #1
 8006a6a:	e0be      	b.n	8006bea <HAL_SD_ReadBlocks_DMA+0x1a6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006a72:	b2db      	uxtb	r3, r3
 8006a74:	2b01      	cmp	r3, #1
 8006a76:	f040 80b7 	bne.w	8006be8 <HAL_SD_ReadBlocks_DMA+0x1a4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006a80:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006a82:	683b      	ldr	r3, [r7, #0]
 8006a84:	441a      	add	r2, r3
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006a8a:	429a      	cmp	r2, r3
 8006a8c:	d907      	bls.n	8006a9e <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a92:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	e0a5      	b.n	8006bea <HAL_SD_ReadBlocks_DMA+0x1a6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	2203      	movs	r2, #3
 8006aa2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	2200      	movs	r2, #0
 8006aac:	62da      	str	r2, [r3, #44]	@ 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 8006abc:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ac2:	4a4c      	ldr	r2, [pc, #304]	@ (8006bf4 <HAL_SD_ReadBlocks_DMA+0x1b0>)
 8006ac4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aca:	4a4b      	ldr	r2, [pc, #300]	@ (8006bf8 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8006acc:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ada:	2200      	movs	r2, #0
 8006adc:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aee:	689a      	ldr	r2, [r3, #8]
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	430a      	orrs	r2, r1
 8006af8:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	3380      	adds	r3, #128	@ 0x80
 8006b04:	4619      	mov	r1, r3
 8006b06:	68ba      	ldr	r2, [r7, #8]
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	025b      	lsls	r3, r3, #9
 8006b0c:	089b      	lsrs	r3, r3, #2
 8006b0e:	f7fe f84b 	bl	8004ba8 <HAL_DMA_Start_IT>
 8006b12:	4603      	mov	r3, r0
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d017      	beq.n	8006b48 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 8006b26:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	4a33      	ldr	r2, [pc, #204]	@ (8006bfc <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8006b2e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b34:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	2201      	movs	r2, #1
 8006b40:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8006b44:	2301      	movs	r3, #1
 8006b46:	e050      	b.n	8006bea <HAL_SD_ReadBlocks_DMA+0x1a6>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8006b48:	4b2d      	ldr	r3, [pc, #180]	@ (8006c00 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8006b4a:	2201      	movs	r2, #1
 8006b4c:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b52:	2b01      	cmp	r3, #1
 8006b54:	d002      	beq.n	8006b5c <HAL_SD_ReadBlocks_DMA+0x118>
      {
        add *= 512U;
 8006b56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b58:	025b      	lsls	r3, r3, #9
 8006b5a:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006b5c:	f04f 33ff 	mov.w	r3, #4294967295
 8006b60:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	025b      	lsls	r3, r3, #9
 8006b66:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006b68:	2390      	movs	r3, #144	@ 0x90
 8006b6a:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8006b6c:	2302      	movs	r3, #2
 8006b6e:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006b70:	2300      	movs	r3, #0
 8006b72:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8006b74:	2301      	movs	r3, #1
 8006b76:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f107 0210 	add.w	r2, r7, #16
 8006b80:	4611      	mov	r1, r2
 8006b82:	4618      	mov	r0, r3
 8006b84:	f003 faef 	bl	800a166 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	2b01      	cmp	r3, #1
 8006b8c:	d90a      	bls.n	8006ba4 <HAL_SD_ReadBlocks_DMA+0x160>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	2282      	movs	r2, #130	@ 0x82
 8006b92:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f003 fb53 	bl	800a246 <SDMMC_CmdReadMultiBlock>
 8006ba0:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8006ba2:	e009      	b.n	8006bb8 <HAL_SD_ReadBlocks_DMA+0x174>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	2281      	movs	r2, #129	@ 0x81
 8006ba8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006bb0:	4618      	mov	r0, r3
 8006bb2:	f003 fb26 	bl	800a202 <SDMMC_CmdReadSingleBlock>
 8006bb6:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8006bb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d012      	beq.n	8006be4 <HAL_SD_ReadBlocks_DMA+0x1a0>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	4a0e      	ldr	r2, [pc, #56]	@ (8006bfc <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8006bc4:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006bca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bcc:	431a      	orrs	r2, r3
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	2201      	movs	r2, #1
 8006bd6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8006be0:	2301      	movs	r3, #1
 8006be2:	e002      	b.n	8006bea <HAL_SD_ReadBlocks_DMA+0x1a6>
      }

      return HAL_OK;
 8006be4:	2300      	movs	r3, #0
 8006be6:	e000      	b.n	8006bea <HAL_SD_ReadBlocks_DMA+0x1a6>
    }
  }
  else
  {
    return HAL_BUSY;
 8006be8:	2302      	movs	r3, #2
  }
}
 8006bea:	4618      	mov	r0, r3
 8006bec:	3730      	adds	r7, #48	@ 0x30
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}
 8006bf2:	bf00      	nop
 8006bf4:	08007607 	.word	0x08007607
 8006bf8:	08007679 	.word	0x08007679
 8006bfc:	004005ff 	.word	0x004005ff
 8006c00:	4225858c 	.word	0x4225858c

08006c04 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b08c      	sub	sp, #48	@ 0x30
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	60f8      	str	r0, [r7, #12]
 8006c0c:	60b9      	str	r1, [r7, #8]
 8006c0e:	607a      	str	r2, [r7, #4]
 8006c10:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8006c16:	68bb      	ldr	r3, [r7, #8]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d107      	bne.n	8006c2c <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c20:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006c28:	2301      	movs	r3, #1
 8006c2a:	e0c1      	b.n	8006db0 <HAL_SD_WriteBlocks_DMA+0x1ac>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006c32:	b2db      	uxtb	r3, r3
 8006c34:	2b01      	cmp	r3, #1
 8006c36:	f040 80ba 	bne.w	8006dae <HAL_SD_WriteBlocks_DMA+0x1aa>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006c40:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	441a      	add	r2, r3
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006c4a:	429a      	cmp	r2, r3
 8006c4c:	d907      	bls.n	8006c5e <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006c52:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	e0a8      	b.n	8006db0 <HAL_SD_WriteBlocks_DMA+0x1ac>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	2203      	movs	r2, #3
 8006c62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f042 021a 	orr.w	r2, r2, #26
 8006c7c:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c82:	4a4d      	ldr	r2, [pc, #308]	@ (8006db8 <HAL_SD_WriteBlocks_DMA+0x1b4>)
 8006c84:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c8a:	4a4c      	ldr	r2, [pc, #304]	@ (8006dbc <HAL_SD_WriteBlocks_DMA+0x1b8>)
 8006c8c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c92:	2200      	movs	r2, #0
 8006c94:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c9a:	2b01      	cmp	r3, #1
 8006c9c:	d002      	beq.n	8006ca4 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 8006c9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ca0:	025b      	lsls	r3, r3, #9
 8006ca2:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8006ca4:	683b      	ldr	r3, [r7, #0]
 8006ca6:	2b01      	cmp	r3, #1
 8006ca8:	d90a      	bls.n	8006cc0 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	22a0      	movs	r2, #160	@ 0xa0
 8006cae:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f003 fb09 	bl	800a2ce <SDMMC_CmdWriteMultiBlock>
 8006cbc:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8006cbe:	e009      	b.n	8006cd4 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	2290      	movs	r2, #144	@ 0x90
 8006cc4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006ccc:	4618      	mov	r0, r3
 8006cce:	f003 fadc 	bl	800a28a <SDMMC_CmdWriteSingleBlock>
 8006cd2:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8006cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d012      	beq.n	8006d00 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	4a38      	ldr	r2, [pc, #224]	@ (8006dc0 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8006ce0:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006ce6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ce8:	431a      	orrs	r2, r3
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	2201      	movs	r2, #1
 8006cf2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8006cfc:	2301      	movs	r3, #1
 8006cfe:	e057      	b.n	8006db0 <HAL_SD_WriteBlocks_DMA+0x1ac>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8006d00:	4b30      	ldr	r3, [pc, #192]	@ (8006dc4 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8006d02:	2201      	movs	r2, #1
 8006d04:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d0a:	2240      	movs	r2, #64	@ 0x40
 8006d0c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d1e:	689a      	ldr	r2, [r3, #8]
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	430a      	orrs	r2, r1
 8006d28:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8006d2e:	68b9      	ldr	r1, [r7, #8]
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	3380      	adds	r3, #128	@ 0x80
 8006d36:	461a      	mov	r2, r3
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	025b      	lsls	r3, r3, #9
 8006d3c:	089b      	lsrs	r3, r3, #2
 8006d3e:	f7fd ff33 	bl	8004ba8 <HAL_DMA_Start_IT>
 8006d42:	4603      	mov	r3, r0
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d01a      	beq.n	8006d7e <HAL_SD_WriteBlocks_DMA+0x17a>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f022 021a 	bic.w	r2, r2, #26
 8006d56:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	4a18      	ldr	r2, [pc, #96]	@ (8006dc0 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8006d5e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d64:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	2201      	movs	r2, #1
 8006d70:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	2200      	movs	r2, #0
 8006d78:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8006d7a:	2301      	movs	r3, #1
 8006d7c:	e018      	b.n	8006db0 <HAL_SD_WriteBlocks_DMA+0x1ac>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006d7e:	f04f 33ff 	mov.w	r3, #4294967295
 8006d82:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	025b      	lsls	r3, r3, #9
 8006d88:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006d8a:	2390      	movs	r3, #144	@ 0x90
 8006d8c:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8006d8e:	2300      	movs	r3, #0
 8006d90:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006d92:	2300      	movs	r3, #0
 8006d94:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8006d96:	2301      	movs	r3, #1
 8006d98:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f107 0210 	add.w	r2, r7, #16
 8006da2:	4611      	mov	r1, r2
 8006da4:	4618      	mov	r0, r3
 8006da6:	f003 f9de 	bl	800a166 <SDIO_ConfigData>

      return HAL_OK;
 8006daa:	2300      	movs	r3, #0
 8006dac:	e000      	b.n	8006db0 <HAL_SD_WriteBlocks_DMA+0x1ac>
    }
  }
  else
  {
    return HAL_BUSY;
 8006dae:	2302      	movs	r3, #2
  }
}
 8006db0:	4618      	mov	r0, r3
 8006db2:	3730      	adds	r7, #48	@ 0x30
 8006db4:	46bd      	mov	sp, r7
 8006db6:	bd80      	pop	{r7, pc}
 8006db8:	080075dd 	.word	0x080075dd
 8006dbc:	08007679 	.word	0x08007679
 8006dc0:	004005ff 	.word	0x004005ff
 8006dc4:	4225858c 	.word	0x4225858c

08006dc8 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b084      	sub	sp, #16
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dd4:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ddc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d008      	beq.n	8006df6 <HAL_SD_IRQHandler+0x2e>
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	f003 0308 	and.w	r3, r3, #8
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d003      	beq.n	8006df6 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8006dee:	6878      	ldr	r0, [r7, #4]
 8006df0:	f000 ffef 	bl	8007dd2 <SD_Read_IT>
 8006df4:	e155      	b.n	80070a2 <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006dfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	f000 808f 	beq.w	8006f24 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006e0e:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e16:	687a      	ldr	r2, [r7, #4]
 8006e18:	6812      	ldr	r2, [r2, #0]
 8006e1a:	f423 4341 	bic.w	r3, r3, #49408	@ 0xc100
 8006e1e:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 8006e22:	63d3      	str	r3, [r2, #60]	@ 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f022 0201 	bic.w	r2, r2, #1
 8006e32:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	f003 0308 	and.w	r3, r3, #8
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d039      	beq.n	8006eb2 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	f003 0302 	and.w	r3, r3, #2
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d104      	bne.n	8006e52 <HAL_SD_IRQHandler+0x8a>
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	f003 0320 	and.w	r3, r3, #32
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d011      	beq.n	8006e76 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	4618      	mov	r0, r3
 8006e58:	f003 fa5c 	bl	800a314 <SDMMC_CmdStopTransfer>
 8006e5c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d008      	beq.n	8006e76 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e68:	68bb      	ldr	r3, [r7, #8]
 8006e6a:	431a      	orrs	r2, r3
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8006e70:	6878      	ldr	r0, [r7, #4]
 8006e72:	f000 f91f 	bl	80070b4 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f240 523a 	movw	r2, #1338	@ 0x53a
 8006e7e:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2201      	movs	r2, #1
 8006e84:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	f003 0301 	and.w	r3, r3, #1
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d104      	bne.n	8006ea2 <HAL_SD_IRQHandler+0xda>
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	f003 0302 	and.w	r3, r3, #2
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d003      	beq.n	8006eaa <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8006ea2:	6878      	ldr	r0, [r7, #4]
 8006ea4:	f003 fec8 	bl	800ac38 <HAL_SD_RxCpltCallback>
 8006ea8:	e0fb      	b.n	80070a2 <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f003 feba 	bl	800ac24 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8006eb0:	e0f7      	b.n	80070a2 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	f000 80f2 	beq.w	80070a2 <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	f003 0320 	and.w	r3, r3, #32
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d011      	beq.n	8006eec <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4618      	mov	r0, r3
 8006ece:	f003 fa21 	bl	800a314 <SDMMC_CmdStopTransfer>
 8006ed2:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8006ed4:	68bb      	ldr	r3, [r7, #8]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d008      	beq.n	8006eec <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	431a      	orrs	r2, r3
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 8006ee6:	6878      	ldr	r0, [r7, #4]
 8006ee8:	f000 f8e4 	bl	80070b4 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	f003 0301 	and.w	r3, r3, #1
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	f040 80d5 	bne.w	80070a2 <HAL_SD_IRQHandler+0x2da>
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	f003 0302 	and.w	r3, r3, #2
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	f040 80cf 	bne.w	80070a2 <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	f022 0208 	bic.w	r2, r2, #8
 8006f12:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2201      	movs	r2, #1
 8006f18:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 8006f1c:	6878      	ldr	r0, [r7, #4]
 8006f1e:	f003 fe81 	bl	800ac24 <HAL_SD_TxCpltCallback>
}
 8006f22:	e0be      	b.n	80070a2 <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d008      	beq.n	8006f44 <HAL_SD_IRQHandler+0x17c>
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	f003 0308 	and.w	r3, r3, #8
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d003      	beq.n	8006f44 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8006f3c:	6878      	ldr	r0, [r7, #4]
 8006f3e:	f000 ff99 	bl	8007e74 <SD_Write_IT>
 8006f42:	e0ae      	b.n	80070a2 <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f4a:	f003 033a 	and.w	r3, r3, #58	@ 0x3a
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	f000 80a7 	beq.w	80070a2 <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f5a:	f003 0302 	and.w	r3, r3, #2
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d005      	beq.n	8006f6e <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f66:	f043 0202 	orr.w	r2, r3, #2
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f74:	f003 0308 	and.w	r3, r3, #8
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d005      	beq.n	8006f88 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f80:	f043 0208 	orr.w	r2, r3, #8
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f8e:	f003 0320 	and.w	r3, r3, #32
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d005      	beq.n	8006fa2 <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f9a:	f043 0220 	orr.w	r2, r3, #32
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fa8:	f003 0310 	and.w	r3, r3, #16
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d005      	beq.n	8006fbc <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fb4:	f043 0210 	orr.w	r2, r3, #16
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f240 523a 	movw	r2, #1338	@ 0x53a
 8006fc4:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8006fd4:	63da      	str	r2, [r3, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	4618      	mov	r0, r3
 8006fdc:	f003 f99a 	bl	800a314 <SDMMC_CmdStopTransfer>
 8006fe0:	4602      	mov	r2, r0
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fe6:	431a      	orrs	r2, r3
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	f003 0308 	and.w	r3, r3, #8
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d00a      	beq.n	800700c <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2201      	movs	r2, #1
 8006ffa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2200      	movs	r2, #0
 8007002:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 8007004:	6878      	ldr	r0, [r7, #4]
 8007006:	f000 f855 	bl	80070b4 <HAL_SD_ErrorCallback>
}
 800700a:	e04a      	b.n	80070a2 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007012:	2b00      	cmp	r3, #0
 8007014:	d045      	beq.n	80070a2 <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	f003 0310 	and.w	r3, r3, #16
 800701c:	2b00      	cmp	r3, #0
 800701e:	d104      	bne.n	800702a <HAL_SD_IRQHandler+0x262>
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	f003 0320 	and.w	r3, r3, #32
 8007026:	2b00      	cmp	r3, #0
 8007028:	d011      	beq.n	800704e <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800702e:	4a1f      	ldr	r2, [pc, #124]	@ (80070ac <HAL_SD_IRQHandler+0x2e4>)
 8007030:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007036:	4618      	mov	r0, r3
 8007038:	f7fd fe7e 	bl	8004d38 <HAL_DMA_Abort_IT>
 800703c:	4603      	mov	r3, r0
 800703e:	2b00      	cmp	r3, #0
 8007040:	d02f      	beq.n	80070a2 <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007046:	4618      	mov	r0, r3
 8007048:	f000 fb68 	bl	800771c <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800704c:	e029      	b.n	80070a2 <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	f003 0301 	and.w	r3, r3, #1
 8007054:	2b00      	cmp	r3, #0
 8007056:	d104      	bne.n	8007062 <HAL_SD_IRQHandler+0x29a>
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	f003 0302 	and.w	r3, r3, #2
 800705e:	2b00      	cmp	r3, #0
 8007060:	d011      	beq.n	8007086 <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007066:	4a12      	ldr	r2, [pc, #72]	@ (80070b0 <HAL_SD_IRQHandler+0x2e8>)
 8007068:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800706e:	4618      	mov	r0, r3
 8007070:	f7fd fe62 	bl	8004d38 <HAL_DMA_Abort_IT>
 8007074:	4603      	mov	r3, r0
 8007076:	2b00      	cmp	r3, #0
 8007078:	d013      	beq.n	80070a2 <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800707e:	4618      	mov	r0, r3
 8007080:	f000 fb83 	bl	800778a <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8007084:	e00d      	b.n	80070a2 <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	2200      	movs	r2, #0
 800708a:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2201      	movs	r2, #1
 8007090:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2200      	movs	r2, #0
 8007098:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 800709a:	6878      	ldr	r0, [r7, #4]
 800709c:	f003 fdb8 	bl	800ac10 <HAL_SD_AbortCallback>
}
 80070a0:	e7ff      	b.n	80070a2 <HAL_SD_IRQHandler+0x2da>
 80070a2:	bf00      	nop
 80070a4:	3710      	adds	r7, #16
 80070a6:	46bd      	mov	sp, r7
 80070a8:	bd80      	pop	{r7, pc}
 80070aa:	bf00      	nop
 80070ac:	0800771d 	.word	0x0800771d
 80070b0:	0800778b 	.word	0x0800778b

080070b4 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80070b4:	b480      	push	{r7}
 80070b6:	b083      	sub	sp, #12
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80070bc:	bf00      	nop
 80070be:	370c      	adds	r7, #12
 80070c0:	46bd      	mov	sp, r7
 80070c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c6:	4770      	bx	lr

080070c8 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80070c8:	b480      	push	{r7}
 80070ca:	b083      	sub	sp, #12
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
 80070d0:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80070d6:	0f9b      	lsrs	r3, r3, #30
 80070d8:	b2da      	uxtb	r2, r3
 80070da:	683b      	ldr	r3, [r7, #0]
 80070dc:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80070e2:	0e9b      	lsrs	r3, r3, #26
 80070e4:	b2db      	uxtb	r3, r3
 80070e6:	f003 030f 	and.w	r3, r3, #15
 80070ea:	b2da      	uxtb	r2, r3
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80070f4:	0e1b      	lsrs	r3, r3, #24
 80070f6:	b2db      	uxtb	r3, r3
 80070f8:	f003 0303 	and.w	r3, r3, #3
 80070fc:	b2da      	uxtb	r2, r3
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007106:	0c1b      	lsrs	r3, r3, #16
 8007108:	b2da      	uxtb	r2, r3
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007112:	0a1b      	lsrs	r3, r3, #8
 8007114:	b2da      	uxtb	r2, r3
 8007116:	683b      	ldr	r3, [r7, #0]
 8007118:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800711e:	b2da      	uxtb	r2, r3
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007128:	0d1b      	lsrs	r3, r3, #20
 800712a:	b29a      	uxth	r2, r3
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007134:	0c1b      	lsrs	r3, r3, #16
 8007136:	b2db      	uxtb	r3, r3
 8007138:	f003 030f 	and.w	r3, r3, #15
 800713c:	b2da      	uxtb	r2, r3
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007146:	0bdb      	lsrs	r3, r3, #15
 8007148:	b2db      	uxtb	r3, r3
 800714a:	f003 0301 	and.w	r3, r3, #1
 800714e:	b2da      	uxtb	r2, r3
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007158:	0b9b      	lsrs	r3, r3, #14
 800715a:	b2db      	uxtb	r3, r3
 800715c:	f003 0301 	and.w	r3, r3, #1
 8007160:	b2da      	uxtb	r2, r3
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800716a:	0b5b      	lsrs	r3, r3, #13
 800716c:	b2db      	uxtb	r3, r3
 800716e:	f003 0301 	and.w	r3, r3, #1
 8007172:	b2da      	uxtb	r2, r3
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800717c:	0b1b      	lsrs	r3, r3, #12
 800717e:	b2db      	uxtb	r3, r3
 8007180:	f003 0301 	and.w	r3, r3, #1
 8007184:	b2da      	uxtb	r2, r3
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	2200      	movs	r2, #0
 800718e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007194:	2b00      	cmp	r3, #0
 8007196:	d163      	bne.n	8007260 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800719c:	009a      	lsls	r2, r3, #2
 800719e:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80071a2:	4013      	ands	r3, r2
 80071a4:	687a      	ldr	r2, [r7, #4]
 80071a6:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 80071a8:	0f92      	lsrs	r2, r2, #30
 80071aa:	431a      	orrs	r2, r3
 80071ac:	683b      	ldr	r3, [r7, #0]
 80071ae:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80071b4:	0edb      	lsrs	r3, r3, #27
 80071b6:	b2db      	uxtb	r3, r3
 80071b8:	f003 0307 	and.w	r3, r3, #7
 80071bc:	b2da      	uxtb	r2, r3
 80071be:	683b      	ldr	r3, [r7, #0]
 80071c0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80071c6:	0e1b      	lsrs	r3, r3, #24
 80071c8:	b2db      	uxtb	r3, r3
 80071ca:	f003 0307 	and.w	r3, r3, #7
 80071ce:	b2da      	uxtb	r2, r3
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80071d8:	0d5b      	lsrs	r3, r3, #21
 80071da:	b2db      	uxtb	r3, r3
 80071dc:	f003 0307 	and.w	r3, r3, #7
 80071e0:	b2da      	uxtb	r2, r3
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80071ea:	0c9b      	lsrs	r3, r3, #18
 80071ec:	b2db      	uxtb	r3, r3
 80071ee:	f003 0307 	and.w	r3, r3, #7
 80071f2:	b2da      	uxtb	r2, r3
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80071fc:	0bdb      	lsrs	r3, r3, #15
 80071fe:	b2db      	uxtb	r3, r3
 8007200:	f003 0307 	and.w	r3, r3, #7
 8007204:	b2da      	uxtb	r2, r3
 8007206:	683b      	ldr	r3, [r7, #0]
 8007208:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	691b      	ldr	r3, [r3, #16]
 800720e:	1c5a      	adds	r2, r3, #1
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	7e1b      	ldrb	r3, [r3, #24]
 8007218:	b2db      	uxtb	r3, r3
 800721a:	f003 0307 	and.w	r3, r3, #7
 800721e:	3302      	adds	r3, #2
 8007220:	2201      	movs	r2, #1
 8007222:	fa02 f303 	lsl.w	r3, r2, r3
 8007226:	687a      	ldr	r2, [r7, #4]
 8007228:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800722a:	fb03 f202 	mul.w	r2, r3, r2
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	7a1b      	ldrb	r3, [r3, #8]
 8007236:	b2db      	uxtb	r3, r3
 8007238:	f003 030f 	and.w	r3, r3, #15
 800723c:	2201      	movs	r2, #1
 800723e:	409a      	lsls	r2, r3
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007248:	687a      	ldr	r2, [r7, #4]
 800724a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800724c:	0a52      	lsrs	r2, r2, #9
 800724e:	fb03 f202 	mul.w	r2, r3, r2
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800725c:	661a      	str	r2, [r3, #96]	@ 0x60
 800725e:	e031      	b.n	80072c4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007264:	2b01      	cmp	r3, #1
 8007266:	d11d      	bne.n	80072a4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800726c:	041b      	lsls	r3, r3, #16
 800726e:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007276:	0c1b      	lsrs	r3, r3, #16
 8007278:	431a      	orrs	r2, r3
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	691b      	ldr	r3, [r3, #16]
 8007282:	3301      	adds	r3, #1
 8007284:	029a      	lsls	r2, r3, #10
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007298:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	661a      	str	r2, [r3, #96]	@ 0x60
 80072a2:	e00f      	b.n	80072c4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	4a58      	ldr	r2, [pc, #352]	@ (800740c <HAL_SD_GetCardCSD+0x344>)
 80072aa:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072b0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2201      	movs	r2, #1
 80072bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80072c0:	2301      	movs	r3, #1
 80072c2:	e09d      	b.n	8007400 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80072c8:	0b9b      	lsrs	r3, r3, #14
 80072ca:	b2db      	uxtb	r3, r3
 80072cc:	f003 0301 	and.w	r3, r3, #1
 80072d0:	b2da      	uxtb	r2, r3
 80072d2:	683b      	ldr	r3, [r7, #0]
 80072d4:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80072da:	09db      	lsrs	r3, r3, #7
 80072dc:	b2db      	uxtb	r3, r3
 80072de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80072e2:	b2da      	uxtb	r2, r3
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80072ec:	b2db      	uxtb	r3, r3
 80072ee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80072f2:	b2da      	uxtb	r2, r3
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80072fc:	0fdb      	lsrs	r3, r3, #31
 80072fe:	b2da      	uxtb	r2, r3
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007308:	0f5b      	lsrs	r3, r3, #29
 800730a:	b2db      	uxtb	r3, r3
 800730c:	f003 0303 	and.w	r3, r3, #3
 8007310:	b2da      	uxtb	r2, r3
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800731a:	0e9b      	lsrs	r3, r3, #26
 800731c:	b2db      	uxtb	r3, r3
 800731e:	f003 0307 	and.w	r3, r3, #7
 8007322:	b2da      	uxtb	r2, r3
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800732c:	0d9b      	lsrs	r3, r3, #22
 800732e:	b2db      	uxtb	r3, r3
 8007330:	f003 030f 	and.w	r3, r3, #15
 8007334:	b2da      	uxtb	r2, r3
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800733e:	0d5b      	lsrs	r3, r3, #21
 8007340:	b2db      	uxtb	r3, r3
 8007342:	f003 0301 	and.w	r3, r3, #1
 8007346:	b2da      	uxtb	r2, r3
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	2200      	movs	r2, #0
 8007352:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800735a:	0c1b      	lsrs	r3, r3, #16
 800735c:	b2db      	uxtb	r3, r3
 800735e:	f003 0301 	and.w	r3, r3, #1
 8007362:	b2da      	uxtb	r2, r3
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800736e:	0bdb      	lsrs	r3, r3, #15
 8007370:	b2db      	uxtb	r3, r3
 8007372:	f003 0301 	and.w	r3, r3, #1
 8007376:	b2da      	uxtb	r2, r3
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007382:	0b9b      	lsrs	r3, r3, #14
 8007384:	b2db      	uxtb	r3, r3
 8007386:	f003 0301 	and.w	r3, r3, #1
 800738a:	b2da      	uxtb	r2, r3
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007396:	0b5b      	lsrs	r3, r3, #13
 8007398:	b2db      	uxtb	r3, r3
 800739a:	f003 0301 	and.w	r3, r3, #1
 800739e:	b2da      	uxtb	r2, r3
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073aa:	0b1b      	lsrs	r3, r3, #12
 80073ac:	b2db      	uxtb	r3, r3
 80073ae:	f003 0301 	and.w	r3, r3, #1
 80073b2:	b2da      	uxtb	r2, r3
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073be:	0a9b      	lsrs	r3, r3, #10
 80073c0:	b2db      	uxtb	r3, r3
 80073c2:	f003 0303 	and.w	r3, r3, #3
 80073c6:	b2da      	uxtb	r2, r3
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073d2:	0a1b      	lsrs	r3, r3, #8
 80073d4:	b2db      	uxtb	r3, r3
 80073d6:	f003 0303 	and.w	r3, r3, #3
 80073da:	b2da      	uxtb	r2, r3
 80073dc:	683b      	ldr	r3, [r7, #0]
 80073de:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073e6:	085b      	lsrs	r3, r3, #1
 80073e8:	b2db      	uxtb	r3, r3
 80073ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80073ee:	b2da      	uxtb	r2, r3
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	2201      	movs	r2, #1
 80073fa:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 80073fe:	2300      	movs	r3, #0
}
 8007400:	4618      	mov	r0, r3
 8007402:	370c      	adds	r7, #12
 8007404:	46bd      	mov	sp, r7
 8007406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740a:	4770      	bx	lr
 800740c:	004005ff 	.word	0x004005ff

08007410 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8007410:	b480      	push	{r7}
 8007412:	b083      	sub	sp, #12
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
 8007418:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800741e:	683b      	ldr	r3, [r7, #0]
 8007420:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800743e:	683b      	ldr	r3, [r7, #0]
 8007440:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800744e:	683b      	ldr	r3, [r7, #0]
 8007450:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8007456:	683b      	ldr	r3, [r7, #0]
 8007458:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800745a:	2300      	movs	r3, #0
}
 800745c:	4618      	mov	r0, r3
 800745e:	370c      	adds	r7, #12
 8007460:	46bd      	mov	sp, r7
 8007462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007466:	4770      	bx	lr

08007468 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8007468:	b5b0      	push	{r4, r5, r7, lr}
 800746a:	b08e      	sub	sp, #56	@ 0x38
 800746c:	af04      	add	r7, sp, #16
 800746e:	6078      	str	r0, [r7, #4]
 8007470:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8007472:	2300      	movs	r3, #0
 8007474:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2203      	movs	r2, #3
 800747c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007484:	2b03      	cmp	r3, #3
 8007486:	d02e      	beq.n	80074e6 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800748e:	d106      	bne.n	800749e <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007494:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	639a      	str	r2, [r3, #56]	@ 0x38
 800749c:	e029      	b.n	80074f2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80074a4:	d10a      	bne.n	80074bc <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80074a6:	6878      	ldr	r0, [r7, #4]
 80074a8:	f000 fb2a 	bl	8007b00 <SD_WideBus_Enable>
 80074ac:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80074b2:	6a3b      	ldr	r3, [r7, #32]
 80074b4:	431a      	orrs	r2, r3
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	639a      	str	r2, [r3, #56]	@ 0x38
 80074ba:	e01a      	b.n	80074f2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d10a      	bne.n	80074d8 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80074c2:	6878      	ldr	r0, [r7, #4]
 80074c4:	f000 fb67 	bl	8007b96 <SD_WideBus_Disable>
 80074c8:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80074ce:	6a3b      	ldr	r3, [r7, #32]
 80074d0:	431a      	orrs	r2, r3
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	639a      	str	r2, [r3, #56]	@ 0x38
 80074d6:	e00c      	b.n	80074f2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074dc:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	639a      	str	r2, [r3, #56]	@ 0x38
 80074e4:	e005      	b.n	80074f2 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074ea:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d00b      	beq.n	8007512 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	4a26      	ldr	r2, [pc, #152]	@ (8007598 <HAL_SD_ConfigWideBusOperation+0x130>)
 8007500:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2201      	movs	r2, #1
 8007506:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800750a:	2301      	movs	r3, #1
 800750c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8007510:	e01f      	b.n	8007552 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	685b      	ldr	r3, [r3, #4]
 8007516:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	689b      	ldr	r3, [r3, #8]
 800751c:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	68db      	ldr	r3, [r3, #12]
 8007522:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8007524:	683b      	ldr	r3, [r7, #0]
 8007526:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	695b      	ldr	r3, [r3, #20]
 800752c:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	699b      	ldr	r3, [r3, #24]
 8007532:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681d      	ldr	r5, [r3, #0]
 8007538:	466c      	mov	r4, sp
 800753a:	f107 0314 	add.w	r3, r7, #20
 800753e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007542:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007546:	f107 0308 	add.w	r3, r7, #8
 800754a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800754c:	4628      	mov	r0, r5
 800754e:	f002 fd5b 	bl	800a008 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800755a:	4618      	mov	r0, r3
 800755c:	f002 fe2f 	bl	800a1be <SDMMC_CmdBlockLength>
 8007560:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007562:	6a3b      	ldr	r3, [r7, #32]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d00c      	beq.n	8007582 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	4a0a      	ldr	r2, [pc, #40]	@ (8007598 <HAL_SD_ConfigWideBusOperation+0x130>)
 800756e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007574:	6a3b      	ldr	r3, [r7, #32]
 8007576:	431a      	orrs	r2, r3
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800757c:	2301      	movs	r3, #1
 800757e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2201      	movs	r2, #1
 8007586:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 800758a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800758e:	4618      	mov	r0, r3
 8007590:	3728      	adds	r7, #40	@ 0x28
 8007592:	46bd      	mov	sp, r7
 8007594:	bdb0      	pop	{r4, r5, r7, pc}
 8007596:	bf00      	nop
 8007598:	004005ff 	.word	0x004005ff

0800759c <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800759c:	b580      	push	{r7, lr}
 800759e:	b086      	sub	sp, #24
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80075a4:	2300      	movs	r3, #0
 80075a6:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80075a8:	f107 030c 	add.w	r3, r7, #12
 80075ac:	4619      	mov	r1, r3
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f000 fa7e 	bl	8007ab0 <SD_SendStatus>
 80075b4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80075b6:	697b      	ldr	r3, [r7, #20]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d005      	beq.n	80075c8 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80075c0:	697b      	ldr	r3, [r7, #20]
 80075c2:	431a      	orrs	r2, r3
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	0a5b      	lsrs	r3, r3, #9
 80075cc:	f003 030f 	and.w	r3, r3, #15
 80075d0:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80075d2:	693b      	ldr	r3, [r7, #16]
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	3718      	adds	r7, #24
 80075d8:	46bd      	mov	sp, r7
 80075da:	bd80      	pop	{r7, pc}

080075dc <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80075dc:	b480      	push	{r7}
 80075de:	b085      	sub	sp, #20
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075e8:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80075f8:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80075fa:	bf00      	nop
 80075fc:	3714      	adds	r7, #20
 80075fe:	46bd      	mov	sp, r7
 8007600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007604:	4770      	bx	lr

08007606 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007606:	b580      	push	{r7, lr}
 8007608:	b084      	sub	sp, #16
 800760a:	af00      	add	r7, sp, #0
 800760c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007612:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007618:	2b82      	cmp	r3, #130	@ 0x82
 800761a:	d111      	bne.n	8007640 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	4618      	mov	r0, r3
 8007622:	f002 fe77 	bl	800a314 <SDMMC_CmdStopTransfer>
 8007626:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007628:	68bb      	ldr	r3, [r7, #8]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d008      	beq.n	8007640 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007632:	68bb      	ldr	r3, [r7, #8]
 8007634:	431a      	orrs	r2, r3
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800763a:	68f8      	ldr	r0, [r7, #12]
 800763c:	f7ff fd3a 	bl	80070b4 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f022 0208 	bic.w	r2, r2, #8
 800764e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	f240 523a 	movw	r2, #1338	@ 0x53a
 8007658:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	2201      	movs	r2, #1
 800765e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	2200      	movs	r2, #0
 8007666:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8007668:	68f8      	ldr	r0, [r7, #12]
 800766a:	f003 fae5 	bl	800ac38 <HAL_SD_RxCpltCallback>
#endif
}
 800766e:	bf00      	nop
 8007670:	3710      	adds	r7, #16
 8007672:	46bd      	mov	sp, r7
 8007674:	bd80      	pop	{r7, pc}
	...

08007678 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b086      	sub	sp, #24
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007684:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8007686:	6878      	ldr	r0, [r7, #4]
 8007688:	f7fd fd02 	bl	8005090 <HAL_DMA_GetError>
 800768c:	4603      	mov	r3, r0
 800768e:	2b02      	cmp	r3, #2
 8007690:	d03e      	beq.n	8007710 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8007692:	697b      	ldr	r3, [r7, #20]
 8007694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007696:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007698:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800769a:	697b      	ldr	r3, [r7, #20]
 800769c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800769e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076a0:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 80076a2:	693b      	ldr	r3, [r7, #16]
 80076a4:	2b01      	cmp	r3, #1
 80076a6:	d002      	beq.n	80076ae <SD_DMAError+0x36>
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	2b01      	cmp	r3, #1
 80076ac:	d12d      	bne.n	800770a <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	4a19      	ldr	r2, [pc, #100]	@ (8007718 <SD_DMAError+0xa0>)
 80076b4:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80076b6:	697b      	ldr	r3, [r7, #20]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80076bc:	697b      	ldr	r3, [r7, #20]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 80076c4:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80076c6:	697b      	ldr	r3, [r7, #20]
 80076c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076ca:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80076ce:	697b      	ldr	r3, [r7, #20]
 80076d0:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 80076d2:	6978      	ldr	r0, [r7, #20]
 80076d4:	f7ff ff62 	bl	800759c <HAL_SD_GetCardState>
 80076d8:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80076da:	68bb      	ldr	r3, [r7, #8]
 80076dc:	2b06      	cmp	r3, #6
 80076de:	d002      	beq.n	80076e6 <SD_DMAError+0x6e>
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	2b05      	cmp	r3, #5
 80076e4:	d10a      	bne.n	80076fc <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80076e6:	697b      	ldr	r3, [r7, #20]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	4618      	mov	r0, r3
 80076ec:	f002 fe12 	bl	800a314 <SDMMC_CmdStopTransfer>
 80076f0:	4602      	mov	r2, r0
 80076f2:	697b      	ldr	r3, [r7, #20]
 80076f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076f6:	431a      	orrs	r2, r3
 80076f8:	697b      	ldr	r3, [r7, #20]
 80076fa:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 80076fc:	697b      	ldr	r3, [r7, #20]
 80076fe:	2201      	movs	r2, #1
 8007700:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007704:	697b      	ldr	r3, [r7, #20]
 8007706:	2200      	movs	r2, #0
 8007708:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800770a:	6978      	ldr	r0, [r7, #20]
 800770c:	f7ff fcd2 	bl	80070b4 <HAL_SD_ErrorCallback>
#endif
  }
}
 8007710:	bf00      	nop
 8007712:	3718      	adds	r7, #24
 8007714:	46bd      	mov	sp, r7
 8007716:	bd80      	pop	{r7, pc}
 8007718:	004005ff 	.word	0x004005ff

0800771c <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800771c:	b580      	push	{r7, lr}
 800771e:	b084      	sub	sp, #16
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007728:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	f240 523a 	movw	r2, #1338	@ 0x53a
 8007732:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8007734:	68f8      	ldr	r0, [r7, #12]
 8007736:	f7ff ff31 	bl	800759c <HAL_SD_GetCardState>
 800773a:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	2201      	movs	r2, #1
 8007740:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	2200      	movs	r2, #0
 8007748:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800774a:	68bb      	ldr	r3, [r7, #8]
 800774c:	2b06      	cmp	r3, #6
 800774e:	d002      	beq.n	8007756 <SD_DMATxAbort+0x3a>
 8007750:	68bb      	ldr	r3, [r7, #8]
 8007752:	2b05      	cmp	r3, #5
 8007754:	d10a      	bne.n	800776c <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	4618      	mov	r0, r3
 800775c:	f002 fdda 	bl	800a314 <SDMMC_CmdStopTransfer>
 8007760:	4602      	mov	r2, r0
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007766:	431a      	orrs	r2, r3
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007770:	2b00      	cmp	r3, #0
 8007772:	d103      	bne.n	800777c <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8007774:	68f8      	ldr	r0, [r7, #12]
 8007776:	f003 fa4b 	bl	800ac10 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800777a:	e002      	b.n	8007782 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800777c:	68f8      	ldr	r0, [r7, #12]
 800777e:	f7ff fc99 	bl	80070b4 <HAL_SD_ErrorCallback>
}
 8007782:	bf00      	nop
 8007784:	3710      	adds	r7, #16
 8007786:	46bd      	mov	sp, r7
 8007788:	bd80      	pop	{r7, pc}

0800778a <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800778a:	b580      	push	{r7, lr}
 800778c:	b084      	sub	sp, #16
 800778e:	af00      	add	r7, sp, #0
 8007790:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007796:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f240 523a 	movw	r2, #1338	@ 0x53a
 80077a0:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80077a2:	68f8      	ldr	r0, [r7, #12]
 80077a4:	f7ff fefa 	bl	800759c <HAL_SD_GetCardState>
 80077a8:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	2201      	movs	r2, #1
 80077ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	2200      	movs	r2, #0
 80077b6:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80077b8:	68bb      	ldr	r3, [r7, #8]
 80077ba:	2b06      	cmp	r3, #6
 80077bc:	d002      	beq.n	80077c4 <SD_DMARxAbort+0x3a>
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	2b05      	cmp	r3, #5
 80077c2:	d10a      	bne.n	80077da <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	4618      	mov	r0, r3
 80077ca:	f002 fda3 	bl	800a314 <SDMMC_CmdStopTransfer>
 80077ce:	4602      	mov	r2, r0
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077d4:	431a      	orrs	r2, r3
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077de:	2b00      	cmp	r3, #0
 80077e0:	d103      	bne.n	80077ea <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80077e2:	68f8      	ldr	r0, [r7, #12]
 80077e4:	f003 fa14 	bl	800ac10 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80077e8:	e002      	b.n	80077f0 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80077ea:	68f8      	ldr	r0, [r7, #12]
 80077ec:	f7ff fc62 	bl	80070b4 <HAL_SD_ErrorCallback>
}
 80077f0:	bf00      	nop
 80077f2:	3710      	adds	r7, #16
 80077f4:	46bd      	mov	sp, r7
 80077f6:	bd80      	pop	{r7, pc}

080077f8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80077f8:	b5b0      	push	{r4, r5, r7, lr}
 80077fa:	b094      	sub	sp, #80	@ 0x50
 80077fc:	af04      	add	r7, sp, #16
 80077fe:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8007800:	2301      	movs	r3, #1
 8007802:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	4618      	mov	r0, r3
 800780a:	f002 fc54 	bl	800a0b6 <SDIO_GetPowerState>
 800780e:	4603      	mov	r3, r0
 8007810:	2b00      	cmp	r3, #0
 8007812:	d102      	bne.n	800781a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007814:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8007818:	e0b8      	b.n	800798c <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800781e:	2b03      	cmp	r3, #3
 8007820:	d02f      	beq.n	8007882 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	4618      	mov	r0, r3
 8007828:	f002 fe7e 	bl	800a528 <SDMMC_CmdSendCID>
 800782c:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800782e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007830:	2b00      	cmp	r3, #0
 8007832:	d001      	beq.n	8007838 <SD_InitCard+0x40>
    {
      return errorstate;
 8007834:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007836:	e0a9      	b.n	800798c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	2100      	movs	r1, #0
 800783e:	4618      	mov	r0, r3
 8007840:	f002 fc7e 	bl	800a140 <SDIO_GetResponse>
 8007844:	4602      	mov	r2, r0
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	2104      	movs	r1, #4
 8007850:	4618      	mov	r0, r3
 8007852:	f002 fc75 	bl	800a140 <SDIO_GetResponse>
 8007856:	4602      	mov	r2, r0
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	2108      	movs	r1, #8
 8007862:	4618      	mov	r0, r3
 8007864:	f002 fc6c 	bl	800a140 <SDIO_GetResponse>
 8007868:	4602      	mov	r2, r0
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	210c      	movs	r1, #12
 8007874:	4618      	mov	r0, r3
 8007876:	f002 fc63 	bl	800a140 <SDIO_GetResponse>
 800787a:	4602      	mov	r2, r0
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007886:	2b03      	cmp	r3, #3
 8007888:	d00d      	beq.n	80078a6 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	f107 020e 	add.w	r2, r7, #14
 8007892:	4611      	mov	r1, r2
 8007894:	4618      	mov	r0, r3
 8007896:	f002 fe84 	bl	800a5a2 <SDMMC_CmdSetRelAdd>
 800789a:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800789c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d001      	beq.n	80078a6 <SD_InitCard+0xae>
    {
      return errorstate;
 80078a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078a4:	e072      	b.n	800798c <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078aa:	2b03      	cmp	r3, #3
 80078ac:	d036      	beq.n	800791c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80078ae:	89fb      	ldrh	r3, [r7, #14]
 80078b0:	461a      	mov	r2, r3
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681a      	ldr	r2, [r3, #0]
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80078be:	041b      	lsls	r3, r3, #16
 80078c0:	4619      	mov	r1, r3
 80078c2:	4610      	mov	r0, r2
 80078c4:	f002 fe4e 	bl	800a564 <SDMMC_CmdSendCSD>
 80078c8:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80078ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d001      	beq.n	80078d4 <SD_InitCard+0xdc>
    {
      return errorstate;
 80078d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078d2:	e05b      	b.n	800798c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	2100      	movs	r1, #0
 80078da:	4618      	mov	r0, r3
 80078dc:	f002 fc30 	bl	800a140 <SDIO_GetResponse>
 80078e0:	4602      	mov	r2, r0
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	2104      	movs	r1, #4
 80078ec:	4618      	mov	r0, r3
 80078ee:	f002 fc27 	bl	800a140 <SDIO_GetResponse>
 80078f2:	4602      	mov	r2, r0
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	2108      	movs	r1, #8
 80078fe:	4618      	mov	r0, r3
 8007900:	f002 fc1e 	bl	800a140 <SDIO_GetResponse>
 8007904:	4602      	mov	r2, r0
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	210c      	movs	r1, #12
 8007910:	4618      	mov	r0, r3
 8007912:	f002 fc15 	bl	800a140 <SDIO_GetResponse>
 8007916:	4602      	mov	r2, r0
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	2104      	movs	r1, #4
 8007922:	4618      	mov	r0, r3
 8007924:	f002 fc0c 	bl	800a140 <SDIO_GetResponse>
 8007928:	4603      	mov	r3, r0
 800792a:	0d1a      	lsrs	r2, r3, #20
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8007930:	f107 0310 	add.w	r3, r7, #16
 8007934:	4619      	mov	r1, r3
 8007936:	6878      	ldr	r0, [r7, #4]
 8007938:	f7ff fbc6 	bl	80070c8 <HAL_SD_GetCardCSD>
 800793c:	4603      	mov	r3, r0
 800793e:	2b00      	cmp	r3, #0
 8007940:	d002      	beq.n	8007948 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007942:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8007946:	e021      	b.n	800798c <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	6819      	ldr	r1, [r3, #0]
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007950:	041b      	lsls	r3, r3, #16
 8007952:	2200      	movs	r2, #0
 8007954:	461c      	mov	r4, r3
 8007956:	4615      	mov	r5, r2
 8007958:	4622      	mov	r2, r4
 800795a:	462b      	mov	r3, r5
 800795c:	4608      	mov	r0, r1
 800795e:	f002 fcfb 	bl	800a358 <SDMMC_CmdSelDesel>
 8007962:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8007964:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007966:	2b00      	cmp	r3, #0
 8007968:	d001      	beq.n	800796e <SD_InitCard+0x176>
  {
    return errorstate;
 800796a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800796c:	e00e      	b.n	800798c <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681d      	ldr	r5, [r3, #0]
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	466c      	mov	r4, sp
 8007976:	f103 0210 	add.w	r2, r3, #16
 800797a:	ca07      	ldmia	r2, {r0, r1, r2}
 800797c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007980:	3304      	adds	r3, #4
 8007982:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007984:	4628      	mov	r0, r5
 8007986:	f002 fb3f 	bl	800a008 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800798a:	2300      	movs	r3, #0
}
 800798c:	4618      	mov	r0, r3
 800798e:	3740      	adds	r7, #64	@ 0x40
 8007990:	46bd      	mov	sp, r7
 8007992:	bdb0      	pop	{r4, r5, r7, pc}

08007994 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8007994:	b580      	push	{r7, lr}
 8007996:	b086      	sub	sp, #24
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800799c:	2300      	movs	r3, #0
 800799e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80079a0:	2300      	movs	r3, #0
 80079a2:	617b      	str	r3, [r7, #20]
 80079a4:	2300      	movs	r3, #0
 80079a6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	4618      	mov	r0, r3
 80079ae:	f002 fcf6 	bl	800a39e <SDMMC_CmdGoIdleState>
 80079b2:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d001      	beq.n	80079be <SD_PowerON+0x2a>
  {
    return errorstate;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	e072      	b.n	8007aa4 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	4618      	mov	r0, r3
 80079c4:	f002 fd09 	bl	800a3da <SDMMC_CmdOperCond>
 80079c8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d00d      	beq.n	80079ec <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2200      	movs	r2, #0
 80079d4:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	4618      	mov	r0, r3
 80079dc:	f002 fcdf 	bl	800a39e <SDMMC_CmdGoIdleState>
 80079e0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d004      	beq.n	80079f2 <SD_PowerON+0x5e>
    {
      return errorstate;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	e05b      	b.n	8007aa4 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2201      	movs	r2, #1
 80079f0:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079f6:	2b01      	cmp	r3, #1
 80079f8:	d137      	bne.n	8007a6a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	2100      	movs	r1, #0
 8007a00:	4618      	mov	r0, r3
 8007a02:	f002 fd09 	bl	800a418 <SDMMC_CmdAppCommand>
 8007a06:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d02d      	beq.n	8007a6a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007a0e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8007a12:	e047      	b.n	8007aa4 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	2100      	movs	r1, #0
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	f002 fcfc 	bl	800a418 <SDMMC_CmdAppCommand>
 8007a20:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d001      	beq.n	8007a2c <SD_PowerON+0x98>
    {
      return errorstate;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	e03b      	b.n	8007aa4 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	491e      	ldr	r1, [pc, #120]	@ (8007aac <SD_PowerON+0x118>)
 8007a32:	4618      	mov	r0, r3
 8007a34:	f002 fd12 	bl	800a45c <SDMMC_CmdAppOperCommand>
 8007a38:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d002      	beq.n	8007a46 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007a40:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8007a44:	e02e      	b.n	8007aa4 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	2100      	movs	r1, #0
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	f002 fb77 	bl	800a140 <SDIO_GetResponse>
 8007a52:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8007a54:	697b      	ldr	r3, [r7, #20]
 8007a56:	0fdb      	lsrs	r3, r3, #31
 8007a58:	2b01      	cmp	r3, #1
 8007a5a:	d101      	bne.n	8007a60 <SD_PowerON+0xcc>
 8007a5c:	2301      	movs	r3, #1
 8007a5e:	e000      	b.n	8007a62 <SD_PowerON+0xce>
 8007a60:	2300      	movs	r3, #0
 8007a62:	613b      	str	r3, [r7, #16]

    count++;
 8007a64:	68bb      	ldr	r3, [r7, #8]
 8007a66:	3301      	adds	r3, #1
 8007a68:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8007a6a:	68bb      	ldr	r3, [r7, #8]
 8007a6c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8007a70:	4293      	cmp	r3, r2
 8007a72:	d802      	bhi.n	8007a7a <SD_PowerON+0xe6>
 8007a74:	693b      	ldr	r3, [r7, #16]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d0cc      	beq.n	8007a14 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8007a80:	4293      	cmp	r3, r2
 8007a82:	d902      	bls.n	8007a8a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8007a84:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007a88:	e00c      	b.n	8007aa4 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8007a8a:	697b      	ldr	r3, [r7, #20]
 8007a8c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d003      	beq.n	8007a9c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	2201      	movs	r2, #1
 8007a98:	645a      	str	r2, [r3, #68]	@ 0x44
 8007a9a:	e002      	b.n	8007aa2 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8007aa2:	2300      	movs	r3, #0
}
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	3718      	adds	r7, #24
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	bd80      	pop	{r7, pc}
 8007aac:	c1100000 	.word	0xc1100000

08007ab0 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b084      	sub	sp, #16
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
 8007ab8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8007aba:	683b      	ldr	r3, [r7, #0]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d102      	bne.n	8007ac6 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8007ac0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007ac4:	e018      	b.n	8007af8 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681a      	ldr	r2, [r3, #0]
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ace:	041b      	lsls	r3, r3, #16
 8007ad0:	4619      	mov	r1, r3
 8007ad2:	4610      	mov	r0, r2
 8007ad4:	f002 fd86 	bl	800a5e4 <SDMMC_CmdSendStatus>
 8007ad8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d001      	beq.n	8007ae4 <SD_SendStatus+0x34>
  {
    return errorstate;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	e009      	b.n	8007af8 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	2100      	movs	r1, #0
 8007aea:	4618      	mov	r0, r3
 8007aec:	f002 fb28 	bl	800a140 <SDIO_GetResponse>
 8007af0:	4602      	mov	r2, r0
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8007af6:	2300      	movs	r3, #0
}
 8007af8:	4618      	mov	r0, r3
 8007afa:	3710      	adds	r7, #16
 8007afc:	46bd      	mov	sp, r7
 8007afe:	bd80      	pop	{r7, pc}

08007b00 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b086      	sub	sp, #24
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007b08:	2300      	movs	r3, #0
 8007b0a:	60fb      	str	r3, [r7, #12]
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	2100      	movs	r1, #0
 8007b16:	4618      	mov	r0, r3
 8007b18:	f002 fb12 	bl	800a140 <SDIO_GetResponse>
 8007b1c:	4603      	mov	r3, r0
 8007b1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007b22:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007b26:	d102      	bne.n	8007b2e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007b28:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007b2c:	e02f      	b.n	8007b8e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007b2e:	f107 030c 	add.w	r3, r7, #12
 8007b32:	4619      	mov	r1, r3
 8007b34:	6878      	ldr	r0, [r7, #4]
 8007b36:	f000 f879 	bl	8007c2c <SD_FindSCR>
 8007b3a:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007b3c:	697b      	ldr	r3, [r7, #20]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d001      	beq.n	8007b46 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8007b42:	697b      	ldr	r3, [r7, #20]
 8007b44:	e023      	b.n	8007b8e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007b46:	693b      	ldr	r3, [r7, #16]
 8007b48:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d01c      	beq.n	8007b8a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681a      	ldr	r2, [r3, #0]
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b58:	041b      	lsls	r3, r3, #16
 8007b5a:	4619      	mov	r1, r3
 8007b5c:	4610      	mov	r0, r2
 8007b5e:	f002 fc5b 	bl	800a418 <SDMMC_CmdAppCommand>
 8007b62:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007b64:	697b      	ldr	r3, [r7, #20]
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d001      	beq.n	8007b6e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8007b6a:	697b      	ldr	r3, [r7, #20]
 8007b6c:	e00f      	b.n	8007b8e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	2102      	movs	r1, #2
 8007b74:	4618      	mov	r0, r3
 8007b76:	f002 fc94 	bl	800a4a2 <SDMMC_CmdBusWidth>
 8007b7a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007b7c:	697b      	ldr	r3, [r7, #20]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d001      	beq.n	8007b86 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8007b82:	697b      	ldr	r3, [r7, #20]
 8007b84:	e003      	b.n	8007b8e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007b86:	2300      	movs	r3, #0
 8007b88:	e001      	b.n	8007b8e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007b8a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8007b8e:	4618      	mov	r0, r3
 8007b90:	3718      	adds	r7, #24
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bd80      	pop	{r7, pc}

08007b96 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8007b96:	b580      	push	{r7, lr}
 8007b98:	b086      	sub	sp, #24
 8007b9a:	af00      	add	r7, sp, #0
 8007b9c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	60fb      	str	r3, [r7, #12]
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	2100      	movs	r1, #0
 8007bac:	4618      	mov	r0, r3
 8007bae:	f002 fac7 	bl	800a140 <SDIO_GetResponse>
 8007bb2:	4603      	mov	r3, r0
 8007bb4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007bb8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007bbc:	d102      	bne.n	8007bc4 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007bbe:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007bc2:	e02f      	b.n	8007c24 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007bc4:	f107 030c 	add.w	r3, r7, #12
 8007bc8:	4619      	mov	r1, r3
 8007bca:	6878      	ldr	r0, [r7, #4]
 8007bcc:	f000 f82e 	bl	8007c2c <SD_FindSCR>
 8007bd0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007bd2:	697b      	ldr	r3, [r7, #20]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d001      	beq.n	8007bdc <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8007bd8:	697b      	ldr	r3, [r7, #20]
 8007bda:	e023      	b.n	8007c24 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007bdc:	693b      	ldr	r3, [r7, #16]
 8007bde:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d01c      	beq.n	8007c20 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681a      	ldr	r2, [r3, #0]
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007bee:	041b      	lsls	r3, r3, #16
 8007bf0:	4619      	mov	r1, r3
 8007bf2:	4610      	mov	r0, r2
 8007bf4:	f002 fc10 	bl	800a418 <SDMMC_CmdAppCommand>
 8007bf8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007bfa:	697b      	ldr	r3, [r7, #20]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d001      	beq.n	8007c04 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8007c00:	697b      	ldr	r3, [r7, #20]
 8007c02:	e00f      	b.n	8007c24 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	2100      	movs	r1, #0
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	f002 fc49 	bl	800a4a2 <SDMMC_CmdBusWidth>
 8007c10:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007c12:	697b      	ldr	r3, [r7, #20]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d001      	beq.n	8007c1c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8007c18:	697b      	ldr	r3, [r7, #20]
 8007c1a:	e003      	b.n	8007c24 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	e001      	b.n	8007c24 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007c20:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	3718      	adds	r7, #24
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	bd80      	pop	{r7, pc}

08007c2c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8007c2c:	b590      	push	{r4, r7, lr}
 8007c2e:	b08f      	sub	sp, #60	@ 0x3c
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
 8007c34:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8007c36:	f7fc fdf7 	bl	8004828 <HAL_GetTick>
 8007c3a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8007c40:	2300      	movs	r3, #0
 8007c42:	60bb      	str	r3, [r7, #8]
 8007c44:	2300      	movs	r3, #0
 8007c46:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	2108      	movs	r1, #8
 8007c52:	4618      	mov	r0, r3
 8007c54:	f002 fab3 	bl	800a1be <SDMMC_CmdBlockLength>
 8007c58:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007c5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d001      	beq.n	8007c64 <SD_FindSCR+0x38>
  {
    return errorstate;
 8007c60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c62:	e0b2      	b.n	8007dca <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681a      	ldr	r2, [r3, #0]
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c6c:	041b      	lsls	r3, r3, #16
 8007c6e:	4619      	mov	r1, r3
 8007c70:	4610      	mov	r0, r2
 8007c72:	f002 fbd1 	bl	800a418 <SDMMC_CmdAppCommand>
 8007c76:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007c78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d001      	beq.n	8007c82 <SD_FindSCR+0x56>
  {
    return errorstate;
 8007c7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c80:	e0a3      	b.n	8007dca <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007c82:	f04f 33ff 	mov.w	r3, #4294967295
 8007c86:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8007c88:	2308      	movs	r3, #8
 8007c8a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8007c8c:	2330      	movs	r3, #48	@ 0x30
 8007c8e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8007c90:	2302      	movs	r3, #2
 8007c92:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007c94:	2300      	movs	r3, #0
 8007c96:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8007c98:	2301      	movs	r3, #1
 8007c9a:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	f107 0210 	add.w	r2, r7, #16
 8007ca4:	4611      	mov	r1, r2
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	f002 fa5d 	bl	800a166 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	f002 fc18 	bl	800a4e6 <SDMMC_CmdSendSCR>
 8007cb6:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007cb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d02a      	beq.n	8007d14 <SD_FindSCR+0xe8>
  {
    return errorstate;
 8007cbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cc0:	e083      	b.n	8007dca <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cc8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d00f      	beq.n	8007cf0 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	6819      	ldr	r1, [r3, #0]
 8007cd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cd6:	009b      	lsls	r3, r3, #2
 8007cd8:	f107 0208 	add.w	r2, r7, #8
 8007cdc:	18d4      	adds	r4, r2, r3
 8007cde:	4608      	mov	r0, r1
 8007ce0:	f002 f9bd 	bl	800a05e <SDIO_ReadFIFO>
 8007ce4:	4603      	mov	r3, r0
 8007ce6:	6023      	str	r3, [r4, #0]
      index++;
 8007ce8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cea:	3301      	adds	r3, #1
 8007cec:	637b      	str	r3, [r7, #52]	@ 0x34
 8007cee:	e006      	b.n	8007cfe <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007cf6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d012      	beq.n	8007d24 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8007cfe:	f7fc fd93 	bl	8004828 <HAL_GetTick>
 8007d02:	4602      	mov	r2, r0
 8007d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d06:	1ad3      	subs	r3, r2, r3
 8007d08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d0c:	d102      	bne.n	8007d14 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8007d0e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007d12:	e05a      	b.n	8007dca <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d1a:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d0cf      	beq.n	8007cc2 <SD_FindSCR+0x96>
 8007d22:	e000      	b.n	8007d26 <SD_FindSCR+0xfa>
      break;
 8007d24:	bf00      	nop
  }

#if defined(SDIO_STA_STBITERR)
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
#else /* SDIO_STA_STBITERR not defined */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d2c:	f003 0308 	and.w	r3, r3, #8
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d005      	beq.n	8007d40 <SD_FindSCR+0x114>
#endif /* SDIO_STA_STBITERR */
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	2208      	movs	r2, #8
 8007d3a:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8007d3c:	2308      	movs	r3, #8
 8007d3e:	e044      	b.n	8007dca <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d46:	f003 0302 	and.w	r3, r3, #2
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d005      	beq.n	8007d5a <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	2202      	movs	r2, #2
 8007d54:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8007d56:	2302      	movs	r3, #2
 8007d58:	e037      	b.n	8007dca <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d60:	f003 0320 	and.w	r3, r3, #32
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d005      	beq.n	8007d74 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	2220      	movs	r2, #32
 8007d6e:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8007d70:	2320      	movs	r3, #32
 8007d72:	e02a      	b.n	8007dca <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	f240 523a 	movw	r2, #1338	@ 0x53a
 8007d7c:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	061a      	lsls	r2, r3, #24
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	021b      	lsls	r3, r3, #8
 8007d86:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007d8a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	0a1b      	lsrs	r3, r3, #8
 8007d90:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007d94:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	0e1b      	lsrs	r3, r3, #24
 8007d9a:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007d9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d9e:	601a      	str	r2, [r3, #0]
    scr++;
 8007da0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007da2:	3304      	adds	r3, #4
 8007da4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007da6:	68bb      	ldr	r3, [r7, #8]
 8007da8:	061a      	lsls	r2, r3, #24
 8007daa:	68bb      	ldr	r3, [r7, #8]
 8007dac:	021b      	lsls	r3, r3, #8
 8007dae:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007db2:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	0a1b      	lsrs	r3, r3, #8
 8007db8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007dbc:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007dbe:	68bb      	ldr	r3, [r7, #8]
 8007dc0:	0e1b      	lsrs	r3, r3, #24
 8007dc2:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007dc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dc6:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8007dc8:	2300      	movs	r3, #0
}
 8007dca:	4618      	mov	r0, r3
 8007dcc:	373c      	adds	r7, #60	@ 0x3c
 8007dce:	46bd      	mov	sp, r7
 8007dd0:	bd90      	pop	{r4, r7, pc}

08007dd2 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8007dd2:	b580      	push	{r7, lr}
 8007dd4:	b086      	sub	sp, #24
 8007dd6:	af00      	add	r7, sp, #0
 8007dd8:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dde:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007de4:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8007de6:	693b      	ldr	r3, [r7, #16]
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d03f      	beq.n	8007e6c <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8007dec:	2300      	movs	r3, #0
 8007dee:	617b      	str	r3, [r7, #20]
 8007df0:	e033      	b.n	8007e5a <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	4618      	mov	r0, r3
 8007df8:	f002 f931 	bl	800a05e <SDIO_ReadFIFO>
 8007dfc:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8007dfe:	68bb      	ldr	r3, [r7, #8]
 8007e00:	b2da      	uxtb	r2, r3
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	3301      	adds	r3, #1
 8007e0a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007e0c:	693b      	ldr	r3, [r7, #16]
 8007e0e:	3b01      	subs	r3, #1
 8007e10:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8007e12:	68bb      	ldr	r3, [r7, #8]
 8007e14:	0a1b      	lsrs	r3, r3, #8
 8007e16:	b2da      	uxtb	r2, r3
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	3301      	adds	r3, #1
 8007e20:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007e22:	693b      	ldr	r3, [r7, #16]
 8007e24:	3b01      	subs	r3, #1
 8007e26:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8007e28:	68bb      	ldr	r3, [r7, #8]
 8007e2a:	0c1b      	lsrs	r3, r3, #16
 8007e2c:	b2da      	uxtb	r2, r3
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	3301      	adds	r3, #1
 8007e36:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007e38:	693b      	ldr	r3, [r7, #16]
 8007e3a:	3b01      	subs	r3, #1
 8007e3c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8007e3e:	68bb      	ldr	r3, [r7, #8]
 8007e40:	0e1b      	lsrs	r3, r3, #24
 8007e42:	b2da      	uxtb	r2, r3
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	3301      	adds	r3, #1
 8007e4c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007e4e:	693b      	ldr	r3, [r7, #16]
 8007e50:	3b01      	subs	r3, #1
 8007e52:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8007e54:	697b      	ldr	r3, [r7, #20]
 8007e56:	3301      	adds	r3, #1
 8007e58:	617b      	str	r3, [r7, #20]
 8007e5a:	697b      	ldr	r3, [r7, #20]
 8007e5c:	2b07      	cmp	r3, #7
 8007e5e:	d9c8      	bls.n	8007df2 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	68fa      	ldr	r2, [r7, #12]
 8007e64:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	693a      	ldr	r2, [r7, #16]
 8007e6a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 8007e6c:	bf00      	nop
 8007e6e:	3718      	adds	r7, #24
 8007e70:	46bd      	mov	sp, r7
 8007e72:	bd80      	pop	{r7, pc}

08007e74 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b086      	sub	sp, #24
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	6a1b      	ldr	r3, [r3, #32]
 8007e80:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e86:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8007e88:	693b      	ldr	r3, [r7, #16]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d043      	beq.n	8007f16 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8007e8e:	2300      	movs	r3, #0
 8007e90:	617b      	str	r3, [r7, #20]
 8007e92:	e037      	b.n	8007f04 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	781b      	ldrb	r3, [r3, #0]
 8007e98:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	3301      	adds	r3, #1
 8007e9e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007ea0:	693b      	ldr	r3, [r7, #16]
 8007ea2:	3b01      	subs	r3, #1
 8007ea4:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	781b      	ldrb	r3, [r3, #0]
 8007eaa:	021a      	lsls	r2, r3, #8
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	4313      	orrs	r3, r2
 8007eb0:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	3301      	adds	r3, #1
 8007eb6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007eb8:	693b      	ldr	r3, [r7, #16]
 8007eba:	3b01      	subs	r3, #1
 8007ebc:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	781b      	ldrb	r3, [r3, #0]
 8007ec2:	041a      	lsls	r2, r3, #16
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	4313      	orrs	r3, r2
 8007ec8:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007eca:	68fb      	ldr	r3, [r7, #12]
 8007ecc:	3301      	adds	r3, #1
 8007ece:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007ed0:	693b      	ldr	r3, [r7, #16]
 8007ed2:	3b01      	subs	r3, #1
 8007ed4:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	781b      	ldrb	r3, [r3, #0]
 8007eda:	061a      	lsls	r2, r3, #24
 8007edc:	68bb      	ldr	r3, [r7, #8]
 8007ede:	4313      	orrs	r3, r2
 8007ee0:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	3301      	adds	r3, #1
 8007ee6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007ee8:	693b      	ldr	r3, [r7, #16]
 8007eea:	3b01      	subs	r3, #1
 8007eec:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f107 0208 	add.w	r2, r7, #8
 8007ef6:	4611      	mov	r1, r2
 8007ef8:	4618      	mov	r0, r3
 8007efa:	f002 f8bd 	bl	800a078 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8007efe:	697b      	ldr	r3, [r7, #20]
 8007f00:	3301      	adds	r3, #1
 8007f02:	617b      	str	r3, [r7, #20]
 8007f04:	697b      	ldr	r3, [r7, #20]
 8007f06:	2b07      	cmp	r3, #7
 8007f08:	d9c4      	bls.n	8007e94 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	68fa      	ldr	r2, [r7, #12]
 8007f0e:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	693a      	ldr	r2, [r7, #16]
 8007f14:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8007f16:	bf00      	nop
 8007f18:	3718      	adds	r7, #24
 8007f1a:	46bd      	mov	sp, r7
 8007f1c:	bd80      	pop	{r7, pc}

08007f1e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007f1e:	b580      	push	{r7, lr}
 8007f20:	b082      	sub	sp, #8
 8007f22:	af00      	add	r7, sp, #0
 8007f24:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d101      	bne.n	8007f30 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007f2c:	2301      	movs	r3, #1
 8007f2e:	e07b      	b.n	8008028 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d108      	bne.n	8007f4a <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	685b      	ldr	r3, [r3, #4]
 8007f3c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007f40:	d009      	beq.n	8007f56 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2200      	movs	r2, #0
 8007f46:	61da      	str	r2, [r3, #28]
 8007f48:	e005      	b.n	8007f56 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2200      	movs	r2, #0
 8007f54:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007f62:	b2db      	uxtb	r3, r3
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d106      	bne.n	8007f76 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007f70:	6878      	ldr	r0, [r7, #4]
 8007f72:	f7fa f971 	bl	8002258 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2202      	movs	r2, #2
 8007f7a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	681a      	ldr	r2, [r3, #0]
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007f8c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	685b      	ldr	r3, [r3, #4]
 8007f92:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	689b      	ldr	r3, [r3, #8]
 8007f9a:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007f9e:	431a      	orrs	r2, r3
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	68db      	ldr	r3, [r3, #12]
 8007fa4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007fa8:	431a      	orrs	r2, r3
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	691b      	ldr	r3, [r3, #16]
 8007fae:	f003 0302 	and.w	r3, r3, #2
 8007fb2:	431a      	orrs	r2, r3
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	695b      	ldr	r3, [r3, #20]
 8007fb8:	f003 0301 	and.w	r3, r3, #1
 8007fbc:	431a      	orrs	r2, r3
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	699b      	ldr	r3, [r3, #24]
 8007fc2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007fc6:	431a      	orrs	r2, r3
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	69db      	ldr	r3, [r3, #28]
 8007fcc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007fd0:	431a      	orrs	r2, r3
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6a1b      	ldr	r3, [r3, #32]
 8007fd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fda:	ea42 0103 	orr.w	r1, r2, r3
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fe2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	430a      	orrs	r2, r1
 8007fec:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	699b      	ldr	r3, [r3, #24]
 8007ff2:	0c1b      	lsrs	r3, r3, #16
 8007ff4:	f003 0104 	and.w	r1, r3, #4
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ffc:	f003 0210 	and.w	r2, r3, #16
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	430a      	orrs	r2, r1
 8008006:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	69da      	ldr	r2, [r3, #28]
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008016:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2200      	movs	r2, #0
 800801c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2201      	movs	r2, #1
 8008022:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8008026:	2300      	movs	r3, #0
}
 8008028:	4618      	mov	r0, r3
 800802a:	3708      	adds	r7, #8
 800802c:	46bd      	mov	sp, r7
 800802e:	bd80      	pop	{r7, pc}

08008030 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008030:	b580      	push	{r7, lr}
 8008032:	b082      	sub	sp, #8
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	2b00      	cmp	r3, #0
 800803c:	d101      	bne.n	8008042 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800803e:	2301      	movs	r3, #1
 8008040:	e041      	b.n	80080c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008048:	b2db      	uxtb	r3, r3
 800804a:	2b00      	cmp	r3, #0
 800804c:	d106      	bne.n	800805c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	2200      	movs	r2, #0
 8008052:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008056:	6878      	ldr	r0, [r7, #4]
 8008058:	f7fa fbc6 	bl	80027e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2202      	movs	r2, #2
 8008060:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681a      	ldr	r2, [r3, #0]
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	3304      	adds	r3, #4
 800806c:	4619      	mov	r1, r3
 800806e:	4610      	mov	r0, r2
 8008070:	f000 fae6 	bl	8008640 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2201      	movs	r2, #1
 8008078:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2201      	movs	r2, #1
 8008080:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2201      	movs	r2, #1
 8008088:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2201      	movs	r2, #1
 8008090:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	2201      	movs	r2, #1
 8008098:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2201      	movs	r2, #1
 80080a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2201      	movs	r2, #1
 80080a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2201      	movs	r2, #1
 80080b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2201      	movs	r2, #1
 80080b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	2201      	movs	r2, #1
 80080c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80080c4:	2300      	movs	r3, #0
}
 80080c6:	4618      	mov	r0, r3
 80080c8:	3708      	adds	r7, #8
 80080ca:	46bd      	mov	sp, r7
 80080cc:	bd80      	pop	{r7, pc}
	...

080080d0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80080d0:	b480      	push	{r7}
 80080d2:	b085      	sub	sp, #20
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80080de:	b2db      	uxtb	r3, r3
 80080e0:	2b01      	cmp	r3, #1
 80080e2:	d001      	beq.n	80080e8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80080e4:	2301      	movs	r3, #1
 80080e6:	e046      	b.n	8008176 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	2202      	movs	r2, #2
 80080ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	4a23      	ldr	r2, [pc, #140]	@ (8008184 <HAL_TIM_Base_Start+0xb4>)
 80080f6:	4293      	cmp	r3, r2
 80080f8:	d022      	beq.n	8008140 <HAL_TIM_Base_Start+0x70>
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008102:	d01d      	beq.n	8008140 <HAL_TIM_Base_Start+0x70>
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	4a1f      	ldr	r2, [pc, #124]	@ (8008188 <HAL_TIM_Base_Start+0xb8>)
 800810a:	4293      	cmp	r3, r2
 800810c:	d018      	beq.n	8008140 <HAL_TIM_Base_Start+0x70>
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	4a1e      	ldr	r2, [pc, #120]	@ (800818c <HAL_TIM_Base_Start+0xbc>)
 8008114:	4293      	cmp	r3, r2
 8008116:	d013      	beq.n	8008140 <HAL_TIM_Base_Start+0x70>
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	4a1c      	ldr	r2, [pc, #112]	@ (8008190 <HAL_TIM_Base_Start+0xc0>)
 800811e:	4293      	cmp	r3, r2
 8008120:	d00e      	beq.n	8008140 <HAL_TIM_Base_Start+0x70>
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	4a1b      	ldr	r2, [pc, #108]	@ (8008194 <HAL_TIM_Base_Start+0xc4>)
 8008128:	4293      	cmp	r3, r2
 800812a:	d009      	beq.n	8008140 <HAL_TIM_Base_Start+0x70>
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	4a19      	ldr	r2, [pc, #100]	@ (8008198 <HAL_TIM_Base_Start+0xc8>)
 8008132:	4293      	cmp	r3, r2
 8008134:	d004      	beq.n	8008140 <HAL_TIM_Base_Start+0x70>
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	4a18      	ldr	r2, [pc, #96]	@ (800819c <HAL_TIM_Base_Start+0xcc>)
 800813c:	4293      	cmp	r3, r2
 800813e:	d111      	bne.n	8008164 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	689b      	ldr	r3, [r3, #8]
 8008146:	f003 0307 	and.w	r3, r3, #7
 800814a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	2b06      	cmp	r3, #6
 8008150:	d010      	beq.n	8008174 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	681a      	ldr	r2, [r3, #0]
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f042 0201 	orr.w	r2, r2, #1
 8008160:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008162:	e007      	b.n	8008174 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	681a      	ldr	r2, [r3, #0]
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	f042 0201 	orr.w	r2, r2, #1
 8008172:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008174:	2300      	movs	r3, #0
}
 8008176:	4618      	mov	r0, r3
 8008178:	3714      	adds	r7, #20
 800817a:	46bd      	mov	sp, r7
 800817c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008180:	4770      	bx	lr
 8008182:	bf00      	nop
 8008184:	40010000 	.word	0x40010000
 8008188:	40000400 	.word	0x40000400
 800818c:	40000800 	.word	0x40000800
 8008190:	40000c00 	.word	0x40000c00
 8008194:	40010400 	.word	0x40010400
 8008198:	40014000 	.word	0x40014000
 800819c:	40001800 	.word	0x40001800

080081a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80081a0:	b480      	push	{r7}
 80081a2:	b085      	sub	sp, #20
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80081ae:	b2db      	uxtb	r3, r3
 80081b0:	2b01      	cmp	r3, #1
 80081b2:	d001      	beq.n	80081b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80081b4:	2301      	movs	r3, #1
 80081b6:	e04e      	b.n	8008256 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2202      	movs	r2, #2
 80081bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	68da      	ldr	r2, [r3, #12]
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	f042 0201 	orr.w	r2, r2, #1
 80081ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	4a23      	ldr	r2, [pc, #140]	@ (8008264 <HAL_TIM_Base_Start_IT+0xc4>)
 80081d6:	4293      	cmp	r3, r2
 80081d8:	d022      	beq.n	8008220 <HAL_TIM_Base_Start_IT+0x80>
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081e2:	d01d      	beq.n	8008220 <HAL_TIM_Base_Start_IT+0x80>
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	4a1f      	ldr	r2, [pc, #124]	@ (8008268 <HAL_TIM_Base_Start_IT+0xc8>)
 80081ea:	4293      	cmp	r3, r2
 80081ec:	d018      	beq.n	8008220 <HAL_TIM_Base_Start_IT+0x80>
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	4a1e      	ldr	r2, [pc, #120]	@ (800826c <HAL_TIM_Base_Start_IT+0xcc>)
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d013      	beq.n	8008220 <HAL_TIM_Base_Start_IT+0x80>
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	4a1c      	ldr	r2, [pc, #112]	@ (8008270 <HAL_TIM_Base_Start_IT+0xd0>)
 80081fe:	4293      	cmp	r3, r2
 8008200:	d00e      	beq.n	8008220 <HAL_TIM_Base_Start_IT+0x80>
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	4a1b      	ldr	r2, [pc, #108]	@ (8008274 <HAL_TIM_Base_Start_IT+0xd4>)
 8008208:	4293      	cmp	r3, r2
 800820a:	d009      	beq.n	8008220 <HAL_TIM_Base_Start_IT+0x80>
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	4a19      	ldr	r2, [pc, #100]	@ (8008278 <HAL_TIM_Base_Start_IT+0xd8>)
 8008212:	4293      	cmp	r3, r2
 8008214:	d004      	beq.n	8008220 <HAL_TIM_Base_Start_IT+0x80>
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	4a18      	ldr	r2, [pc, #96]	@ (800827c <HAL_TIM_Base_Start_IT+0xdc>)
 800821c:	4293      	cmp	r3, r2
 800821e:	d111      	bne.n	8008244 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	689b      	ldr	r3, [r3, #8]
 8008226:	f003 0307 	and.w	r3, r3, #7
 800822a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	2b06      	cmp	r3, #6
 8008230:	d010      	beq.n	8008254 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	681a      	ldr	r2, [r3, #0]
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	f042 0201 	orr.w	r2, r2, #1
 8008240:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008242:	e007      	b.n	8008254 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	681a      	ldr	r2, [r3, #0]
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	f042 0201 	orr.w	r2, r2, #1
 8008252:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008254:	2300      	movs	r3, #0
}
 8008256:	4618      	mov	r0, r3
 8008258:	3714      	adds	r7, #20
 800825a:	46bd      	mov	sp, r7
 800825c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008260:	4770      	bx	lr
 8008262:	bf00      	nop
 8008264:	40010000 	.word	0x40010000
 8008268:	40000400 	.word	0x40000400
 800826c:	40000800 	.word	0x40000800
 8008270:	40000c00 	.word	0x40000c00
 8008274:	40010400 	.word	0x40010400
 8008278:	40014000 	.word	0x40014000
 800827c:	40001800 	.word	0x40001800

08008280 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008280:	b580      	push	{r7, lr}
 8008282:	b084      	sub	sp, #16
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	68db      	ldr	r3, [r3, #12]
 800828e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	691b      	ldr	r3, [r3, #16]
 8008296:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008298:	68bb      	ldr	r3, [r7, #8]
 800829a:	f003 0302 	and.w	r3, r3, #2
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d020      	beq.n	80082e4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	f003 0302 	and.w	r3, r3, #2
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d01b      	beq.n	80082e4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f06f 0202 	mvn.w	r2, #2
 80082b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2201      	movs	r2, #1
 80082ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	699b      	ldr	r3, [r3, #24]
 80082c2:	f003 0303 	and.w	r3, r3, #3
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d003      	beq.n	80082d2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80082ca:	6878      	ldr	r0, [r7, #4]
 80082cc:	f000 f999 	bl	8008602 <HAL_TIM_IC_CaptureCallback>
 80082d0:	e005      	b.n	80082de <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80082d2:	6878      	ldr	r0, [r7, #4]
 80082d4:	f000 f98b 	bl	80085ee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80082d8:	6878      	ldr	r0, [r7, #4]
 80082da:	f000 f99c 	bl	8008616 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	2200      	movs	r2, #0
 80082e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80082e4:	68bb      	ldr	r3, [r7, #8]
 80082e6:	f003 0304 	and.w	r3, r3, #4
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d020      	beq.n	8008330 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	f003 0304 	and.w	r3, r3, #4
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d01b      	beq.n	8008330 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	f06f 0204 	mvn.w	r2, #4
 8008300:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2202      	movs	r2, #2
 8008306:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	699b      	ldr	r3, [r3, #24]
 800830e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008312:	2b00      	cmp	r3, #0
 8008314:	d003      	beq.n	800831e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008316:	6878      	ldr	r0, [r7, #4]
 8008318:	f000 f973 	bl	8008602 <HAL_TIM_IC_CaptureCallback>
 800831c:	e005      	b.n	800832a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800831e:	6878      	ldr	r0, [r7, #4]
 8008320:	f000 f965 	bl	80085ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f000 f976 	bl	8008616 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2200      	movs	r2, #0
 800832e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	f003 0308 	and.w	r3, r3, #8
 8008336:	2b00      	cmp	r3, #0
 8008338:	d020      	beq.n	800837c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	f003 0308 	and.w	r3, r3, #8
 8008340:	2b00      	cmp	r3, #0
 8008342:	d01b      	beq.n	800837c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	f06f 0208 	mvn.w	r2, #8
 800834c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	2204      	movs	r2, #4
 8008352:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	69db      	ldr	r3, [r3, #28]
 800835a:	f003 0303 	and.w	r3, r3, #3
 800835e:	2b00      	cmp	r3, #0
 8008360:	d003      	beq.n	800836a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008362:	6878      	ldr	r0, [r7, #4]
 8008364:	f000 f94d 	bl	8008602 <HAL_TIM_IC_CaptureCallback>
 8008368:	e005      	b.n	8008376 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	f000 f93f 	bl	80085ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008370:	6878      	ldr	r0, [r7, #4]
 8008372:	f000 f950 	bl	8008616 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	2200      	movs	r2, #0
 800837a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800837c:	68bb      	ldr	r3, [r7, #8]
 800837e:	f003 0310 	and.w	r3, r3, #16
 8008382:	2b00      	cmp	r3, #0
 8008384:	d020      	beq.n	80083c8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	f003 0310 	and.w	r3, r3, #16
 800838c:	2b00      	cmp	r3, #0
 800838e:	d01b      	beq.n	80083c8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f06f 0210 	mvn.w	r2, #16
 8008398:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	2208      	movs	r2, #8
 800839e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	69db      	ldr	r3, [r3, #28]
 80083a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d003      	beq.n	80083b6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	f000 f927 	bl	8008602 <HAL_TIM_IC_CaptureCallback>
 80083b4:	e005      	b.n	80083c2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80083b6:	6878      	ldr	r0, [r7, #4]
 80083b8:	f000 f919 	bl	80085ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80083bc:	6878      	ldr	r0, [r7, #4]
 80083be:	f000 f92a 	bl	8008616 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	2200      	movs	r2, #0
 80083c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	f003 0301 	and.w	r3, r3, #1
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d00c      	beq.n	80083ec <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	f003 0301 	and.w	r3, r3, #1
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d007      	beq.n	80083ec <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	f06f 0201 	mvn.w	r2, #1
 80083e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80083e6:	6878      	ldr	r0, [r7, #4]
 80083e8:	f7f9 fa7a 	bl	80018e0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80083ec:	68bb      	ldr	r3, [r7, #8]
 80083ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d00c      	beq.n	8008410 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d007      	beq.n	8008410 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008408:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800840a:	6878      	ldr	r0, [r7, #4]
 800840c:	f000 fade 	bl	80089cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008410:	68bb      	ldr	r3, [r7, #8]
 8008412:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008416:	2b00      	cmp	r3, #0
 8008418:	d00c      	beq.n	8008434 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008420:	2b00      	cmp	r3, #0
 8008422:	d007      	beq.n	8008434 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800842c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800842e:	6878      	ldr	r0, [r7, #4]
 8008430:	f000 f8fb 	bl	800862a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008434:	68bb      	ldr	r3, [r7, #8]
 8008436:	f003 0320 	and.w	r3, r3, #32
 800843a:	2b00      	cmp	r3, #0
 800843c:	d00c      	beq.n	8008458 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	f003 0320 	and.w	r3, r3, #32
 8008444:	2b00      	cmp	r3, #0
 8008446:	d007      	beq.n	8008458 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	f06f 0220 	mvn.w	r2, #32
 8008450:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	f000 fab0 	bl	80089b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008458:	bf00      	nop
 800845a:	3710      	adds	r7, #16
 800845c:	46bd      	mov	sp, r7
 800845e:	bd80      	pop	{r7, pc}

08008460 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b084      	sub	sp, #16
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
 8008468:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800846a:	2300      	movs	r3, #0
 800846c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008474:	2b01      	cmp	r3, #1
 8008476:	d101      	bne.n	800847c <HAL_TIM_ConfigClockSource+0x1c>
 8008478:	2302      	movs	r3, #2
 800847a:	e0b4      	b.n	80085e6 <HAL_TIM_ConfigClockSource+0x186>
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	2201      	movs	r2, #1
 8008480:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2202      	movs	r2, #2
 8008488:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	689b      	ldr	r3, [r3, #8]
 8008492:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800849a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800849c:	68bb      	ldr	r3, [r7, #8]
 800849e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80084a2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	68ba      	ldr	r2, [r7, #8]
 80084aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80084ac:	683b      	ldr	r3, [r7, #0]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80084b4:	d03e      	beq.n	8008534 <HAL_TIM_ConfigClockSource+0xd4>
 80084b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80084ba:	f200 8087 	bhi.w	80085cc <HAL_TIM_ConfigClockSource+0x16c>
 80084be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80084c2:	f000 8086 	beq.w	80085d2 <HAL_TIM_ConfigClockSource+0x172>
 80084c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80084ca:	d87f      	bhi.n	80085cc <HAL_TIM_ConfigClockSource+0x16c>
 80084cc:	2b70      	cmp	r3, #112	@ 0x70
 80084ce:	d01a      	beq.n	8008506 <HAL_TIM_ConfigClockSource+0xa6>
 80084d0:	2b70      	cmp	r3, #112	@ 0x70
 80084d2:	d87b      	bhi.n	80085cc <HAL_TIM_ConfigClockSource+0x16c>
 80084d4:	2b60      	cmp	r3, #96	@ 0x60
 80084d6:	d050      	beq.n	800857a <HAL_TIM_ConfigClockSource+0x11a>
 80084d8:	2b60      	cmp	r3, #96	@ 0x60
 80084da:	d877      	bhi.n	80085cc <HAL_TIM_ConfigClockSource+0x16c>
 80084dc:	2b50      	cmp	r3, #80	@ 0x50
 80084de:	d03c      	beq.n	800855a <HAL_TIM_ConfigClockSource+0xfa>
 80084e0:	2b50      	cmp	r3, #80	@ 0x50
 80084e2:	d873      	bhi.n	80085cc <HAL_TIM_ConfigClockSource+0x16c>
 80084e4:	2b40      	cmp	r3, #64	@ 0x40
 80084e6:	d058      	beq.n	800859a <HAL_TIM_ConfigClockSource+0x13a>
 80084e8:	2b40      	cmp	r3, #64	@ 0x40
 80084ea:	d86f      	bhi.n	80085cc <HAL_TIM_ConfigClockSource+0x16c>
 80084ec:	2b30      	cmp	r3, #48	@ 0x30
 80084ee:	d064      	beq.n	80085ba <HAL_TIM_ConfigClockSource+0x15a>
 80084f0:	2b30      	cmp	r3, #48	@ 0x30
 80084f2:	d86b      	bhi.n	80085cc <HAL_TIM_ConfigClockSource+0x16c>
 80084f4:	2b20      	cmp	r3, #32
 80084f6:	d060      	beq.n	80085ba <HAL_TIM_ConfigClockSource+0x15a>
 80084f8:	2b20      	cmp	r3, #32
 80084fa:	d867      	bhi.n	80085cc <HAL_TIM_ConfigClockSource+0x16c>
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d05c      	beq.n	80085ba <HAL_TIM_ConfigClockSource+0x15a>
 8008500:	2b10      	cmp	r3, #16
 8008502:	d05a      	beq.n	80085ba <HAL_TIM_ConfigClockSource+0x15a>
 8008504:	e062      	b.n	80085cc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800850a:	683b      	ldr	r3, [r7, #0]
 800850c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800850e:	683b      	ldr	r3, [r7, #0]
 8008510:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008512:	683b      	ldr	r3, [r7, #0]
 8008514:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008516:	f000 f9b3 	bl	8008880 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	689b      	ldr	r3, [r3, #8]
 8008520:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008522:	68bb      	ldr	r3, [r7, #8]
 8008524:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008528:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	68ba      	ldr	r2, [r7, #8]
 8008530:	609a      	str	r2, [r3, #8]
      break;
 8008532:	e04f      	b.n	80085d4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800853c:	683b      	ldr	r3, [r7, #0]
 800853e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008540:	683b      	ldr	r3, [r7, #0]
 8008542:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008544:	f000 f99c 	bl	8008880 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	689a      	ldr	r2, [r3, #8]
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008556:	609a      	str	r2, [r3, #8]
      break;
 8008558:	e03c      	b.n	80085d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008566:	461a      	mov	r2, r3
 8008568:	f000 f910 	bl	800878c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	2150      	movs	r1, #80	@ 0x50
 8008572:	4618      	mov	r0, r3
 8008574:	f000 f969 	bl	800884a <TIM_ITRx_SetConfig>
      break;
 8008578:	e02c      	b.n	80085d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800857e:	683b      	ldr	r3, [r7, #0]
 8008580:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008586:	461a      	mov	r2, r3
 8008588:	f000 f92f 	bl	80087ea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	2160      	movs	r1, #96	@ 0x60
 8008592:	4618      	mov	r0, r3
 8008594:	f000 f959 	bl	800884a <TIM_ITRx_SetConfig>
      break;
 8008598:	e01c      	b.n	80085d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800859e:	683b      	ldr	r3, [r7, #0]
 80085a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80085a2:	683b      	ldr	r3, [r7, #0]
 80085a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80085a6:	461a      	mov	r2, r3
 80085a8:	f000 f8f0 	bl	800878c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	2140      	movs	r1, #64	@ 0x40
 80085b2:	4618      	mov	r0, r3
 80085b4:	f000 f949 	bl	800884a <TIM_ITRx_SetConfig>
      break;
 80085b8:	e00c      	b.n	80085d4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681a      	ldr	r2, [r3, #0]
 80085be:	683b      	ldr	r3, [r7, #0]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	4619      	mov	r1, r3
 80085c4:	4610      	mov	r0, r2
 80085c6:	f000 f940 	bl	800884a <TIM_ITRx_SetConfig>
      break;
 80085ca:	e003      	b.n	80085d4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80085cc:	2301      	movs	r3, #1
 80085ce:	73fb      	strb	r3, [r7, #15]
      break;
 80085d0:	e000      	b.n	80085d4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80085d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	2201      	movs	r2, #1
 80085d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	2200      	movs	r2, #0
 80085e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80085e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80085e6:	4618      	mov	r0, r3
 80085e8:	3710      	adds	r7, #16
 80085ea:	46bd      	mov	sp, r7
 80085ec:	bd80      	pop	{r7, pc}

080085ee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80085ee:	b480      	push	{r7}
 80085f0:	b083      	sub	sp, #12
 80085f2:	af00      	add	r7, sp, #0
 80085f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80085f6:	bf00      	nop
 80085f8:	370c      	adds	r7, #12
 80085fa:	46bd      	mov	sp, r7
 80085fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008600:	4770      	bx	lr

08008602 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008602:	b480      	push	{r7}
 8008604:	b083      	sub	sp, #12
 8008606:	af00      	add	r7, sp, #0
 8008608:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800860a:	bf00      	nop
 800860c:	370c      	adds	r7, #12
 800860e:	46bd      	mov	sp, r7
 8008610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008614:	4770      	bx	lr

08008616 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008616:	b480      	push	{r7}
 8008618:	b083      	sub	sp, #12
 800861a:	af00      	add	r7, sp, #0
 800861c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800861e:	bf00      	nop
 8008620:	370c      	adds	r7, #12
 8008622:	46bd      	mov	sp, r7
 8008624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008628:	4770      	bx	lr

0800862a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800862a:	b480      	push	{r7}
 800862c:	b083      	sub	sp, #12
 800862e:	af00      	add	r7, sp, #0
 8008630:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008632:	bf00      	nop
 8008634:	370c      	adds	r7, #12
 8008636:	46bd      	mov	sp, r7
 8008638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863c:	4770      	bx	lr
	...

08008640 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008640:	b480      	push	{r7}
 8008642:	b085      	sub	sp, #20
 8008644:	af00      	add	r7, sp, #0
 8008646:	6078      	str	r0, [r7, #4]
 8008648:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	4a43      	ldr	r2, [pc, #268]	@ (8008760 <TIM_Base_SetConfig+0x120>)
 8008654:	4293      	cmp	r3, r2
 8008656:	d013      	beq.n	8008680 <TIM_Base_SetConfig+0x40>
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800865e:	d00f      	beq.n	8008680 <TIM_Base_SetConfig+0x40>
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	4a40      	ldr	r2, [pc, #256]	@ (8008764 <TIM_Base_SetConfig+0x124>)
 8008664:	4293      	cmp	r3, r2
 8008666:	d00b      	beq.n	8008680 <TIM_Base_SetConfig+0x40>
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	4a3f      	ldr	r2, [pc, #252]	@ (8008768 <TIM_Base_SetConfig+0x128>)
 800866c:	4293      	cmp	r3, r2
 800866e:	d007      	beq.n	8008680 <TIM_Base_SetConfig+0x40>
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	4a3e      	ldr	r2, [pc, #248]	@ (800876c <TIM_Base_SetConfig+0x12c>)
 8008674:	4293      	cmp	r3, r2
 8008676:	d003      	beq.n	8008680 <TIM_Base_SetConfig+0x40>
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	4a3d      	ldr	r2, [pc, #244]	@ (8008770 <TIM_Base_SetConfig+0x130>)
 800867c:	4293      	cmp	r3, r2
 800867e:	d108      	bne.n	8008692 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008686:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	685b      	ldr	r3, [r3, #4]
 800868c:	68fa      	ldr	r2, [r7, #12]
 800868e:	4313      	orrs	r3, r2
 8008690:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	4a32      	ldr	r2, [pc, #200]	@ (8008760 <TIM_Base_SetConfig+0x120>)
 8008696:	4293      	cmp	r3, r2
 8008698:	d02b      	beq.n	80086f2 <TIM_Base_SetConfig+0xb2>
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086a0:	d027      	beq.n	80086f2 <TIM_Base_SetConfig+0xb2>
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	4a2f      	ldr	r2, [pc, #188]	@ (8008764 <TIM_Base_SetConfig+0x124>)
 80086a6:	4293      	cmp	r3, r2
 80086a8:	d023      	beq.n	80086f2 <TIM_Base_SetConfig+0xb2>
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	4a2e      	ldr	r2, [pc, #184]	@ (8008768 <TIM_Base_SetConfig+0x128>)
 80086ae:	4293      	cmp	r3, r2
 80086b0:	d01f      	beq.n	80086f2 <TIM_Base_SetConfig+0xb2>
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	4a2d      	ldr	r2, [pc, #180]	@ (800876c <TIM_Base_SetConfig+0x12c>)
 80086b6:	4293      	cmp	r3, r2
 80086b8:	d01b      	beq.n	80086f2 <TIM_Base_SetConfig+0xb2>
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	4a2c      	ldr	r2, [pc, #176]	@ (8008770 <TIM_Base_SetConfig+0x130>)
 80086be:	4293      	cmp	r3, r2
 80086c0:	d017      	beq.n	80086f2 <TIM_Base_SetConfig+0xb2>
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	4a2b      	ldr	r2, [pc, #172]	@ (8008774 <TIM_Base_SetConfig+0x134>)
 80086c6:	4293      	cmp	r3, r2
 80086c8:	d013      	beq.n	80086f2 <TIM_Base_SetConfig+0xb2>
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	4a2a      	ldr	r2, [pc, #168]	@ (8008778 <TIM_Base_SetConfig+0x138>)
 80086ce:	4293      	cmp	r3, r2
 80086d0:	d00f      	beq.n	80086f2 <TIM_Base_SetConfig+0xb2>
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	4a29      	ldr	r2, [pc, #164]	@ (800877c <TIM_Base_SetConfig+0x13c>)
 80086d6:	4293      	cmp	r3, r2
 80086d8:	d00b      	beq.n	80086f2 <TIM_Base_SetConfig+0xb2>
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	4a28      	ldr	r2, [pc, #160]	@ (8008780 <TIM_Base_SetConfig+0x140>)
 80086de:	4293      	cmp	r3, r2
 80086e0:	d007      	beq.n	80086f2 <TIM_Base_SetConfig+0xb2>
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	4a27      	ldr	r2, [pc, #156]	@ (8008784 <TIM_Base_SetConfig+0x144>)
 80086e6:	4293      	cmp	r3, r2
 80086e8:	d003      	beq.n	80086f2 <TIM_Base_SetConfig+0xb2>
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	4a26      	ldr	r2, [pc, #152]	@ (8008788 <TIM_Base_SetConfig+0x148>)
 80086ee:	4293      	cmp	r3, r2
 80086f0:	d108      	bne.n	8008704 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80086f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	68db      	ldr	r3, [r3, #12]
 80086fe:	68fa      	ldr	r2, [r7, #12]
 8008700:	4313      	orrs	r3, r2
 8008702:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	695b      	ldr	r3, [r3, #20]
 800870e:	4313      	orrs	r3, r2
 8008710:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	689a      	ldr	r2, [r3, #8]
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	681a      	ldr	r2, [r3, #0]
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	4a0e      	ldr	r2, [pc, #56]	@ (8008760 <TIM_Base_SetConfig+0x120>)
 8008726:	4293      	cmp	r3, r2
 8008728:	d003      	beq.n	8008732 <TIM_Base_SetConfig+0xf2>
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	4a10      	ldr	r2, [pc, #64]	@ (8008770 <TIM_Base_SetConfig+0x130>)
 800872e:	4293      	cmp	r3, r2
 8008730:	d103      	bne.n	800873a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008732:	683b      	ldr	r3, [r7, #0]
 8008734:	691a      	ldr	r2, [r3, #16]
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	f043 0204 	orr.w	r2, r3, #4
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2201      	movs	r2, #1
 800874a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	68fa      	ldr	r2, [r7, #12]
 8008750:	601a      	str	r2, [r3, #0]
}
 8008752:	bf00      	nop
 8008754:	3714      	adds	r7, #20
 8008756:	46bd      	mov	sp, r7
 8008758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875c:	4770      	bx	lr
 800875e:	bf00      	nop
 8008760:	40010000 	.word	0x40010000
 8008764:	40000400 	.word	0x40000400
 8008768:	40000800 	.word	0x40000800
 800876c:	40000c00 	.word	0x40000c00
 8008770:	40010400 	.word	0x40010400
 8008774:	40014000 	.word	0x40014000
 8008778:	40014400 	.word	0x40014400
 800877c:	40014800 	.word	0x40014800
 8008780:	40001800 	.word	0x40001800
 8008784:	40001c00 	.word	0x40001c00
 8008788:	40002000 	.word	0x40002000

0800878c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800878c:	b480      	push	{r7}
 800878e:	b087      	sub	sp, #28
 8008790:	af00      	add	r7, sp, #0
 8008792:	60f8      	str	r0, [r7, #12]
 8008794:	60b9      	str	r1, [r7, #8]
 8008796:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	6a1b      	ldr	r3, [r3, #32]
 800879c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	6a1b      	ldr	r3, [r3, #32]
 80087a2:	f023 0201 	bic.w	r2, r3, #1
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	699b      	ldr	r3, [r3, #24]
 80087ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80087b0:	693b      	ldr	r3, [r7, #16]
 80087b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80087b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	011b      	lsls	r3, r3, #4
 80087bc:	693a      	ldr	r2, [r7, #16]
 80087be:	4313      	orrs	r3, r2
 80087c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80087c2:	697b      	ldr	r3, [r7, #20]
 80087c4:	f023 030a 	bic.w	r3, r3, #10
 80087c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80087ca:	697a      	ldr	r2, [r7, #20]
 80087cc:	68bb      	ldr	r3, [r7, #8]
 80087ce:	4313      	orrs	r3, r2
 80087d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	693a      	ldr	r2, [r7, #16]
 80087d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	697a      	ldr	r2, [r7, #20]
 80087dc:	621a      	str	r2, [r3, #32]
}
 80087de:	bf00      	nop
 80087e0:	371c      	adds	r7, #28
 80087e2:	46bd      	mov	sp, r7
 80087e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e8:	4770      	bx	lr

080087ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80087ea:	b480      	push	{r7}
 80087ec:	b087      	sub	sp, #28
 80087ee:	af00      	add	r7, sp, #0
 80087f0:	60f8      	str	r0, [r7, #12]
 80087f2:	60b9      	str	r1, [r7, #8]
 80087f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	6a1b      	ldr	r3, [r3, #32]
 80087fa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	6a1b      	ldr	r3, [r3, #32]
 8008800:	f023 0210 	bic.w	r2, r3, #16
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	699b      	ldr	r3, [r3, #24]
 800880c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800880e:	693b      	ldr	r3, [r7, #16]
 8008810:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008814:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	031b      	lsls	r3, r3, #12
 800881a:	693a      	ldr	r2, [r7, #16]
 800881c:	4313      	orrs	r3, r2
 800881e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008820:	697b      	ldr	r3, [r7, #20]
 8008822:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008826:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008828:	68bb      	ldr	r3, [r7, #8]
 800882a:	011b      	lsls	r3, r3, #4
 800882c:	697a      	ldr	r2, [r7, #20]
 800882e:	4313      	orrs	r3, r2
 8008830:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	693a      	ldr	r2, [r7, #16]
 8008836:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	697a      	ldr	r2, [r7, #20]
 800883c:	621a      	str	r2, [r3, #32]
}
 800883e:	bf00      	nop
 8008840:	371c      	adds	r7, #28
 8008842:	46bd      	mov	sp, r7
 8008844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008848:	4770      	bx	lr

0800884a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800884a:	b480      	push	{r7}
 800884c:	b085      	sub	sp, #20
 800884e:	af00      	add	r7, sp, #0
 8008850:	6078      	str	r0, [r7, #4]
 8008852:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	689b      	ldr	r3, [r3, #8]
 8008858:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008860:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008862:	683a      	ldr	r2, [r7, #0]
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	4313      	orrs	r3, r2
 8008868:	f043 0307 	orr.w	r3, r3, #7
 800886c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	68fa      	ldr	r2, [r7, #12]
 8008872:	609a      	str	r2, [r3, #8]
}
 8008874:	bf00      	nop
 8008876:	3714      	adds	r7, #20
 8008878:	46bd      	mov	sp, r7
 800887a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887e:	4770      	bx	lr

08008880 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008880:	b480      	push	{r7}
 8008882:	b087      	sub	sp, #28
 8008884:	af00      	add	r7, sp, #0
 8008886:	60f8      	str	r0, [r7, #12]
 8008888:	60b9      	str	r1, [r7, #8]
 800888a:	607a      	str	r2, [r7, #4]
 800888c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	689b      	ldr	r3, [r3, #8]
 8008892:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008894:	697b      	ldr	r3, [r7, #20]
 8008896:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800889a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	021a      	lsls	r2, r3, #8
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	431a      	orrs	r2, r3
 80088a4:	68bb      	ldr	r3, [r7, #8]
 80088a6:	4313      	orrs	r3, r2
 80088a8:	697a      	ldr	r2, [r7, #20]
 80088aa:	4313      	orrs	r3, r2
 80088ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	697a      	ldr	r2, [r7, #20]
 80088b2:	609a      	str	r2, [r3, #8]
}
 80088b4:	bf00      	nop
 80088b6:	371c      	adds	r7, #28
 80088b8:	46bd      	mov	sp, r7
 80088ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088be:	4770      	bx	lr

080088c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80088c0:	b480      	push	{r7}
 80088c2:	b085      	sub	sp, #20
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
 80088c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80088d0:	2b01      	cmp	r3, #1
 80088d2:	d101      	bne.n	80088d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80088d4:	2302      	movs	r3, #2
 80088d6:	e05a      	b.n	800898e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2201      	movs	r2, #1
 80088dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	2202      	movs	r2, #2
 80088e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	685b      	ldr	r3, [r3, #4]
 80088ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	689b      	ldr	r3, [r3, #8]
 80088f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008900:	683b      	ldr	r3, [r7, #0]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	68fa      	ldr	r2, [r7, #12]
 8008906:	4313      	orrs	r3, r2
 8008908:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	68fa      	ldr	r2, [r7, #12]
 8008910:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	4a21      	ldr	r2, [pc, #132]	@ (800899c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008918:	4293      	cmp	r3, r2
 800891a:	d022      	beq.n	8008962 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008924:	d01d      	beq.n	8008962 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	4a1d      	ldr	r2, [pc, #116]	@ (80089a0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800892c:	4293      	cmp	r3, r2
 800892e:	d018      	beq.n	8008962 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	4a1b      	ldr	r2, [pc, #108]	@ (80089a4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008936:	4293      	cmp	r3, r2
 8008938:	d013      	beq.n	8008962 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	4a1a      	ldr	r2, [pc, #104]	@ (80089a8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008940:	4293      	cmp	r3, r2
 8008942:	d00e      	beq.n	8008962 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	4a18      	ldr	r2, [pc, #96]	@ (80089ac <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800894a:	4293      	cmp	r3, r2
 800894c:	d009      	beq.n	8008962 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	4a17      	ldr	r2, [pc, #92]	@ (80089b0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008954:	4293      	cmp	r3, r2
 8008956:	d004      	beq.n	8008962 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	4a15      	ldr	r2, [pc, #84]	@ (80089b4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800895e:	4293      	cmp	r3, r2
 8008960:	d10c      	bne.n	800897c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008962:	68bb      	ldr	r3, [r7, #8]
 8008964:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008968:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	685b      	ldr	r3, [r3, #4]
 800896e:	68ba      	ldr	r2, [r7, #8]
 8008970:	4313      	orrs	r3, r2
 8008972:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	68ba      	ldr	r2, [r7, #8]
 800897a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	2201      	movs	r2, #1
 8008980:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	2200      	movs	r2, #0
 8008988:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800898c:	2300      	movs	r3, #0
}
 800898e:	4618      	mov	r0, r3
 8008990:	3714      	adds	r7, #20
 8008992:	46bd      	mov	sp, r7
 8008994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008998:	4770      	bx	lr
 800899a:	bf00      	nop
 800899c:	40010000 	.word	0x40010000
 80089a0:	40000400 	.word	0x40000400
 80089a4:	40000800 	.word	0x40000800
 80089a8:	40000c00 	.word	0x40000c00
 80089ac:	40010400 	.word	0x40010400
 80089b0:	40014000 	.word	0x40014000
 80089b4:	40001800 	.word	0x40001800

080089b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80089b8:	b480      	push	{r7}
 80089ba:	b083      	sub	sp, #12
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80089c0:	bf00      	nop
 80089c2:	370c      	adds	r7, #12
 80089c4:	46bd      	mov	sp, r7
 80089c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ca:	4770      	bx	lr

080089cc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80089cc:	b480      	push	{r7}
 80089ce:	b083      	sub	sp, #12
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80089d4:	bf00      	nop
 80089d6:	370c      	adds	r7, #12
 80089d8:	46bd      	mov	sp, r7
 80089da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089de:	4770      	bx	lr

080089e0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b082      	sub	sp, #8
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d101      	bne.n	80089f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80089ee:	2301      	movs	r3, #1
 80089f0:	e042      	b.n	8008a78 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80089f8:	b2db      	uxtb	r3, r3
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d106      	bne.n	8008a0c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	2200      	movs	r2, #0
 8008a02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008a06:	6878      	ldr	r0, [r7, #4]
 8008a08:	f7f9 ff62 	bl	80028d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	2224      	movs	r2, #36	@ 0x24
 8008a10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	68da      	ldr	r2, [r3, #12]
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008a22:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008a24:	6878      	ldr	r0, [r7, #4]
 8008a26:	f001 f87b 	bl	8009b20 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	691a      	ldr	r2, [r3, #16]
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008a38:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	695a      	ldr	r2, [r3, #20]
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008a48:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	68da      	ldr	r2, [r3, #12]
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008a58:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2220      	movs	r2, #32
 8008a64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	2220      	movs	r2, #32
 8008a6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	2200      	movs	r2, #0
 8008a74:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008a76:	2300      	movs	r3, #0
}
 8008a78:	4618      	mov	r0, r3
 8008a7a:	3708      	adds	r7, #8
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	bd80      	pop	{r7, pc}

08008a80 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b08a      	sub	sp, #40	@ 0x28
 8008a84:	af02      	add	r7, sp, #8
 8008a86:	60f8      	str	r0, [r7, #12]
 8008a88:	60b9      	str	r1, [r7, #8]
 8008a8a:	603b      	str	r3, [r7, #0]
 8008a8c:	4613      	mov	r3, r2
 8008a8e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008a90:	2300      	movs	r3, #0
 8008a92:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008a9a:	b2db      	uxtb	r3, r3
 8008a9c:	2b20      	cmp	r3, #32
 8008a9e:	d175      	bne.n	8008b8c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008aa0:	68bb      	ldr	r3, [r7, #8]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d002      	beq.n	8008aac <HAL_UART_Transmit+0x2c>
 8008aa6:	88fb      	ldrh	r3, [r7, #6]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d101      	bne.n	8008ab0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008aac:	2301      	movs	r3, #1
 8008aae:	e06e      	b.n	8008b8e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	2221      	movs	r2, #33	@ 0x21
 8008aba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008abe:	f7fb feb3 	bl	8004828 <HAL_GetTick>
 8008ac2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	88fa      	ldrh	r2, [r7, #6]
 8008ac8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	88fa      	ldrh	r2, [r7, #6]
 8008ace:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	689b      	ldr	r3, [r3, #8]
 8008ad4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ad8:	d108      	bne.n	8008aec <HAL_UART_Transmit+0x6c>
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	691b      	ldr	r3, [r3, #16]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d104      	bne.n	8008aec <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008ae6:	68bb      	ldr	r3, [r7, #8]
 8008ae8:	61bb      	str	r3, [r7, #24]
 8008aea:	e003      	b.n	8008af4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008aec:	68bb      	ldr	r3, [r7, #8]
 8008aee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008af0:	2300      	movs	r3, #0
 8008af2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008af4:	e02e      	b.n	8008b54 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008af6:	683b      	ldr	r3, [r7, #0]
 8008af8:	9300      	str	r3, [sp, #0]
 8008afa:	697b      	ldr	r3, [r7, #20]
 8008afc:	2200      	movs	r2, #0
 8008afe:	2180      	movs	r1, #128	@ 0x80
 8008b00:	68f8      	ldr	r0, [r7, #12]
 8008b02:	f000 fd4b 	bl	800959c <UART_WaitOnFlagUntilTimeout>
 8008b06:	4603      	mov	r3, r0
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d005      	beq.n	8008b18 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	2220      	movs	r2, #32
 8008b10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008b14:	2303      	movs	r3, #3
 8008b16:	e03a      	b.n	8008b8e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008b18:	69fb      	ldr	r3, [r7, #28]
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d10b      	bne.n	8008b36 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008b1e:	69bb      	ldr	r3, [r7, #24]
 8008b20:	881b      	ldrh	r3, [r3, #0]
 8008b22:	461a      	mov	r2, r3
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008b2c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008b2e:	69bb      	ldr	r3, [r7, #24]
 8008b30:	3302      	adds	r3, #2
 8008b32:	61bb      	str	r3, [r7, #24]
 8008b34:	e007      	b.n	8008b46 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008b36:	69fb      	ldr	r3, [r7, #28]
 8008b38:	781a      	ldrb	r2, [r3, #0]
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008b40:	69fb      	ldr	r3, [r7, #28]
 8008b42:	3301      	adds	r3, #1
 8008b44:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008b4a:	b29b      	uxth	r3, r3
 8008b4c:	3b01      	subs	r3, #1
 8008b4e:	b29a      	uxth	r2, r3
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008b58:	b29b      	uxth	r3, r3
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d1cb      	bne.n	8008af6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	9300      	str	r3, [sp, #0]
 8008b62:	697b      	ldr	r3, [r7, #20]
 8008b64:	2200      	movs	r2, #0
 8008b66:	2140      	movs	r1, #64	@ 0x40
 8008b68:	68f8      	ldr	r0, [r7, #12]
 8008b6a:	f000 fd17 	bl	800959c <UART_WaitOnFlagUntilTimeout>
 8008b6e:	4603      	mov	r3, r0
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d005      	beq.n	8008b80 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	2220      	movs	r2, #32
 8008b78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008b7c:	2303      	movs	r3, #3
 8008b7e:	e006      	b.n	8008b8e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	2220      	movs	r2, #32
 8008b84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008b88:	2300      	movs	r3, #0
 8008b8a:	e000      	b.n	8008b8e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008b8c:	2302      	movs	r3, #2
  }
}
 8008b8e:	4618      	mov	r0, r3
 8008b90:	3720      	adds	r7, #32
 8008b92:	46bd      	mov	sp, r7
 8008b94:	bd80      	pop	{r7, pc}

08008b96 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008b96:	b580      	push	{r7, lr}
 8008b98:	b08a      	sub	sp, #40	@ 0x28
 8008b9a:	af02      	add	r7, sp, #8
 8008b9c:	60f8      	str	r0, [r7, #12]
 8008b9e:	60b9      	str	r1, [r7, #8]
 8008ba0:	603b      	str	r3, [r7, #0]
 8008ba2:	4613      	mov	r3, r2
 8008ba4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008bb0:	b2db      	uxtb	r3, r3
 8008bb2:	2b20      	cmp	r3, #32
 8008bb4:	f040 8081 	bne.w	8008cba <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8008bb8:	68bb      	ldr	r3, [r7, #8]
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d002      	beq.n	8008bc4 <HAL_UART_Receive+0x2e>
 8008bbe:	88fb      	ldrh	r3, [r7, #6]
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d101      	bne.n	8008bc8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8008bc4:	2301      	movs	r3, #1
 8008bc6:	e079      	b.n	8008cbc <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	2200      	movs	r2, #0
 8008bcc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	2222      	movs	r2, #34	@ 0x22
 8008bd2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	2200      	movs	r2, #0
 8008bda:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008bdc:	f7fb fe24 	bl	8004828 <HAL_GetTick>
 8008be0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	88fa      	ldrh	r2, [r7, #6]
 8008be6:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	88fa      	ldrh	r2, [r7, #6]
 8008bec:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	689b      	ldr	r3, [r3, #8]
 8008bf2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008bf6:	d108      	bne.n	8008c0a <HAL_UART_Receive+0x74>
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	691b      	ldr	r3, [r3, #16]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d104      	bne.n	8008c0a <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8008c00:	2300      	movs	r3, #0
 8008c02:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008c04:	68bb      	ldr	r3, [r7, #8]
 8008c06:	61bb      	str	r3, [r7, #24]
 8008c08:	e003      	b.n	8008c12 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8008c0a:	68bb      	ldr	r3, [r7, #8]
 8008c0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008c0e:	2300      	movs	r3, #0
 8008c10:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8008c12:	e047      	b.n	8008ca4 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	9300      	str	r3, [sp, #0]
 8008c18:	697b      	ldr	r3, [r7, #20]
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	2120      	movs	r1, #32
 8008c1e:	68f8      	ldr	r0, [r7, #12]
 8008c20:	f000 fcbc 	bl	800959c <UART_WaitOnFlagUntilTimeout>
 8008c24:	4603      	mov	r3, r0
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d005      	beq.n	8008c36 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	2220      	movs	r2, #32
 8008c2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8008c32:	2303      	movs	r3, #3
 8008c34:	e042      	b.n	8008cbc <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8008c36:	69fb      	ldr	r3, [r7, #28]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d10c      	bne.n	8008c56 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	685b      	ldr	r3, [r3, #4]
 8008c42:	b29b      	uxth	r3, r3
 8008c44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c48:	b29a      	uxth	r2, r3
 8008c4a:	69bb      	ldr	r3, [r7, #24]
 8008c4c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8008c4e:	69bb      	ldr	r3, [r7, #24]
 8008c50:	3302      	adds	r3, #2
 8008c52:	61bb      	str	r3, [r7, #24]
 8008c54:	e01f      	b.n	8008c96 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	689b      	ldr	r3, [r3, #8]
 8008c5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c5e:	d007      	beq.n	8008c70 <HAL_UART_Receive+0xda>
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	689b      	ldr	r3, [r3, #8]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d10a      	bne.n	8008c7e <HAL_UART_Receive+0xe8>
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	691b      	ldr	r3, [r3, #16]
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d106      	bne.n	8008c7e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	685b      	ldr	r3, [r3, #4]
 8008c76:	b2da      	uxtb	r2, r3
 8008c78:	69fb      	ldr	r3, [r7, #28]
 8008c7a:	701a      	strb	r2, [r3, #0]
 8008c7c:	e008      	b.n	8008c90 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	685b      	ldr	r3, [r3, #4]
 8008c84:	b2db      	uxtb	r3, r3
 8008c86:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008c8a:	b2da      	uxtb	r2, r3
 8008c8c:	69fb      	ldr	r3, [r7, #28]
 8008c8e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8008c90:	69fb      	ldr	r3, [r7, #28]
 8008c92:	3301      	adds	r3, #1
 8008c94:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008c9a:	b29b      	uxth	r3, r3
 8008c9c:	3b01      	subs	r3, #1
 8008c9e:	b29a      	uxth	r2, r3
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008ca8:	b29b      	uxth	r3, r3
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d1b2      	bne.n	8008c14 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	2220      	movs	r2, #32
 8008cb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	e000      	b.n	8008cbc <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8008cba:	2302      	movs	r3, #2
  }
}
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	3720      	adds	r7, #32
 8008cc0:	46bd      	mov	sp, r7
 8008cc2:	bd80      	pop	{r7, pc}

08008cc4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	b084      	sub	sp, #16
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	60f8      	str	r0, [r7, #12]
 8008ccc:	60b9      	str	r1, [r7, #8]
 8008cce:	4613      	mov	r3, r2
 8008cd0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008cd8:	b2db      	uxtb	r3, r3
 8008cda:	2b20      	cmp	r3, #32
 8008cdc:	d112      	bne.n	8008d04 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008cde:	68bb      	ldr	r3, [r7, #8]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d002      	beq.n	8008cea <HAL_UART_Receive_DMA+0x26>
 8008ce4:	88fb      	ldrh	r3, [r7, #6]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d101      	bne.n	8008cee <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8008cea:	2301      	movs	r3, #1
 8008cec:	e00b      	b.n	8008d06 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	2200      	movs	r2, #0
 8008cf2:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8008cf4:	88fb      	ldrh	r3, [r7, #6]
 8008cf6:	461a      	mov	r2, r3
 8008cf8:	68b9      	ldr	r1, [r7, #8]
 8008cfa:	68f8      	ldr	r0, [r7, #12]
 8008cfc:	f000 fca8 	bl	8009650 <UART_Start_Receive_DMA>
 8008d00:	4603      	mov	r3, r0
 8008d02:	e000      	b.n	8008d06 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8008d04:	2302      	movs	r3, #2
  }
}
 8008d06:	4618      	mov	r0, r3
 8008d08:	3710      	adds	r7, #16
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	bd80      	pop	{r7, pc}

08008d0e <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8008d0e:	b580      	push	{r7, lr}
 8008d10:	b090      	sub	sp, #64	@ 0x40
 8008d12:	af00      	add	r7, sp, #0
 8008d14:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008d16:	2300      	movs	r3, #0
 8008d18:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	695b      	ldr	r3, [r3, #20]
 8008d20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d24:	2b80      	cmp	r3, #128	@ 0x80
 8008d26:	bf0c      	ite	eq
 8008d28:	2301      	moveq	r3, #1
 8008d2a:	2300      	movne	r3, #0
 8008d2c:	b2db      	uxtb	r3, r3
 8008d2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008d36:	b2db      	uxtb	r3, r3
 8008d38:	2b21      	cmp	r3, #33	@ 0x21
 8008d3a:	d128      	bne.n	8008d8e <HAL_UART_DMAStop+0x80>
 8008d3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d025      	beq.n	8008d8e <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	3314      	adds	r3, #20
 8008d48:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d4c:	e853 3f00 	ldrex	r3, [r3]
 8008d50:	623b      	str	r3, [r7, #32]
   return(result);
 8008d52:	6a3b      	ldr	r3, [r7, #32]
 8008d54:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008d58:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	3314      	adds	r3, #20
 8008d60:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008d62:	633a      	str	r2, [r7, #48]	@ 0x30
 8008d64:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d6a:	e841 2300 	strex	r3, r2, [r1]
 8008d6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008d70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d1e5      	bne.n	8008d42 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d004      	beq.n	8008d88 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d82:	4618      	mov	r0, r3
 8008d84:	f7fb ff68 	bl	8004c58 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8008d88:	6878      	ldr	r0, [r7, #4]
 8008d8a:	f000 fd07 	bl	800979c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	695b      	ldr	r3, [r3, #20]
 8008d94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d98:	2b40      	cmp	r3, #64	@ 0x40
 8008d9a:	bf0c      	ite	eq
 8008d9c:	2301      	moveq	r3, #1
 8008d9e:	2300      	movne	r3, #0
 8008da0:	b2db      	uxtb	r3, r3
 8008da2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008daa:	b2db      	uxtb	r3, r3
 8008dac:	2b22      	cmp	r3, #34	@ 0x22
 8008dae:	d128      	bne.n	8008e02 <HAL_UART_DMAStop+0xf4>
 8008db0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d025      	beq.n	8008e02 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	3314      	adds	r3, #20
 8008dbc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dbe:	693b      	ldr	r3, [r7, #16]
 8008dc0:	e853 3f00 	ldrex	r3, [r3]
 8008dc4:	60fb      	str	r3, [r7, #12]
   return(result);
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008dcc:	637b      	str	r3, [r7, #52]	@ 0x34
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	3314      	adds	r3, #20
 8008dd4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008dd6:	61fa      	str	r2, [r7, #28]
 8008dd8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dda:	69b9      	ldr	r1, [r7, #24]
 8008ddc:	69fa      	ldr	r2, [r7, #28]
 8008dde:	e841 2300 	strex	r3, r2, [r1]
 8008de2:	617b      	str	r3, [r7, #20]
   return(result);
 8008de4:	697b      	ldr	r3, [r7, #20]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d1e5      	bne.n	8008db6 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d004      	beq.n	8008dfc <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008df6:	4618      	mov	r0, r3
 8008df8:	f7fb ff2e 	bl	8004c58 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8008dfc:	6878      	ldr	r0, [r7, #4]
 8008dfe:	f000 fcf5 	bl	80097ec <UART_EndRxTransfer>
  }

  return HAL_OK;
 8008e02:	2300      	movs	r3, #0
}
 8008e04:	4618      	mov	r0, r3
 8008e06:	3740      	adds	r7, #64	@ 0x40
 8008e08:	46bd      	mov	sp, r7
 8008e0a:	bd80      	pop	{r7, pc}

08008e0c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008e0c:	b580      	push	{r7, lr}
 8008e0e:	b0ba      	sub	sp, #232	@ 0xe8
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	68db      	ldr	r3, [r3, #12]
 8008e24:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	695b      	ldr	r3, [r3, #20]
 8008e2e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008e32:	2300      	movs	r3, #0
 8008e34:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008e38:	2300      	movs	r3, #0
 8008e3a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008e3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e42:	f003 030f 	and.w	r3, r3, #15
 8008e46:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008e4a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d10f      	bne.n	8008e72 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008e52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e56:	f003 0320 	and.w	r3, r3, #32
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d009      	beq.n	8008e72 <HAL_UART_IRQHandler+0x66>
 8008e5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e62:	f003 0320 	and.w	r3, r3, #32
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d003      	beq.n	8008e72 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008e6a:	6878      	ldr	r0, [r7, #4]
 8008e6c:	f000 fd9a 	bl	80099a4 <UART_Receive_IT>
      return;
 8008e70:	e273      	b.n	800935a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008e72:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	f000 80de 	beq.w	8009038 <HAL_UART_IRQHandler+0x22c>
 8008e7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008e80:	f003 0301 	and.w	r3, r3, #1
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d106      	bne.n	8008e96 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008e88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e8c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	f000 80d1 	beq.w	8009038 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008e96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e9a:	f003 0301 	and.w	r3, r3, #1
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d00b      	beq.n	8008eba <HAL_UART_IRQHandler+0xae>
 8008ea2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ea6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d005      	beq.n	8008eba <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008eb2:	f043 0201 	orr.w	r2, r3, #1
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008eba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ebe:	f003 0304 	and.w	r3, r3, #4
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d00b      	beq.n	8008ede <HAL_UART_IRQHandler+0xd2>
 8008ec6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008eca:	f003 0301 	and.w	r3, r3, #1
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d005      	beq.n	8008ede <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ed6:	f043 0202 	orr.w	r2, r3, #2
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008ede:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ee2:	f003 0302 	and.w	r3, r3, #2
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d00b      	beq.n	8008f02 <HAL_UART_IRQHandler+0xf6>
 8008eea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008eee:	f003 0301 	and.w	r3, r3, #1
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d005      	beq.n	8008f02 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008efa:	f043 0204 	orr.w	r2, r3, #4
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008f02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f06:	f003 0308 	and.w	r3, r3, #8
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d011      	beq.n	8008f32 <HAL_UART_IRQHandler+0x126>
 8008f0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f12:	f003 0320 	and.w	r3, r3, #32
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d105      	bne.n	8008f26 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008f1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008f1e:	f003 0301 	and.w	r3, r3, #1
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d005      	beq.n	8008f32 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f2a:	f043 0208 	orr.w	r2, r3, #8
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	f000 820a 	beq.w	8009350 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008f3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f40:	f003 0320 	and.w	r3, r3, #32
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d008      	beq.n	8008f5a <HAL_UART_IRQHandler+0x14e>
 8008f48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f4c:	f003 0320 	and.w	r3, r3, #32
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d002      	beq.n	8008f5a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008f54:	6878      	ldr	r0, [r7, #4]
 8008f56:	f000 fd25 	bl	80099a4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	695b      	ldr	r3, [r3, #20]
 8008f60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f64:	2b40      	cmp	r3, #64	@ 0x40
 8008f66:	bf0c      	ite	eq
 8008f68:	2301      	moveq	r3, #1
 8008f6a:	2300      	movne	r3, #0
 8008f6c:	b2db      	uxtb	r3, r3
 8008f6e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008f76:	f003 0308 	and.w	r3, r3, #8
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d103      	bne.n	8008f86 <HAL_UART_IRQHandler+0x17a>
 8008f7e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d04f      	beq.n	8009026 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008f86:	6878      	ldr	r0, [r7, #4]
 8008f88:	f000 fc30 	bl	80097ec <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	695b      	ldr	r3, [r3, #20]
 8008f92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f96:	2b40      	cmp	r3, #64	@ 0x40
 8008f98:	d141      	bne.n	800901e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	3314      	adds	r3, #20
 8008fa0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fa4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008fa8:	e853 3f00 	ldrex	r3, [r3]
 8008fac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008fb0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008fb4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008fb8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	3314      	adds	r3, #20
 8008fc2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008fc6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008fca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008fd2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008fd6:	e841 2300 	strex	r3, r2, [r1]
 8008fda:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008fde:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d1d9      	bne.n	8008f9a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d013      	beq.n	8009016 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ff2:	4a8a      	ldr	r2, [pc, #552]	@ (800921c <HAL_UART_IRQHandler+0x410>)
 8008ff4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	f7fb fe9c 	bl	8004d38 <HAL_DMA_Abort_IT>
 8009000:	4603      	mov	r3, r0
 8009002:	2b00      	cmp	r3, #0
 8009004:	d016      	beq.n	8009034 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800900a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800900c:	687a      	ldr	r2, [r7, #4]
 800900e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009010:	4610      	mov	r0, r2
 8009012:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009014:	e00e      	b.n	8009034 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009016:	6878      	ldr	r0, [r7, #4]
 8009018:	f000 f9ac 	bl	8009374 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800901c:	e00a      	b.n	8009034 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800901e:	6878      	ldr	r0, [r7, #4]
 8009020:	f000 f9a8 	bl	8009374 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009024:	e006      	b.n	8009034 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009026:	6878      	ldr	r0, [r7, #4]
 8009028:	f000 f9a4 	bl	8009374 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	2200      	movs	r2, #0
 8009030:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8009032:	e18d      	b.n	8009350 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009034:	bf00      	nop
    return;
 8009036:	e18b      	b.n	8009350 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800903c:	2b01      	cmp	r3, #1
 800903e:	f040 8167 	bne.w	8009310 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009042:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009046:	f003 0310 	and.w	r3, r3, #16
 800904a:	2b00      	cmp	r3, #0
 800904c:	f000 8160 	beq.w	8009310 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8009050:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009054:	f003 0310 	and.w	r3, r3, #16
 8009058:	2b00      	cmp	r3, #0
 800905a:	f000 8159 	beq.w	8009310 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800905e:	2300      	movs	r3, #0
 8009060:	60bb      	str	r3, [r7, #8]
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	60bb      	str	r3, [r7, #8]
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	685b      	ldr	r3, [r3, #4]
 8009070:	60bb      	str	r3, [r7, #8]
 8009072:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	695b      	ldr	r3, [r3, #20]
 800907a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800907e:	2b40      	cmp	r3, #64	@ 0x40
 8009080:	f040 80ce 	bne.w	8009220 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	685b      	ldr	r3, [r3, #4]
 800908c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009090:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009094:	2b00      	cmp	r3, #0
 8009096:	f000 80a9 	beq.w	80091ec <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800909e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80090a2:	429a      	cmp	r2, r3
 80090a4:	f080 80a2 	bcs.w	80091ec <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80090ae:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80090b4:	69db      	ldr	r3, [r3, #28]
 80090b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80090ba:	f000 8088 	beq.w	80091ce <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	330c      	adds	r3, #12
 80090c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80090cc:	e853 3f00 	ldrex	r3, [r3]
 80090d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80090d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80090d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80090dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	330c      	adds	r3, #12
 80090e6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80090ea:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80090ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090f2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80090f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80090fa:	e841 2300 	strex	r3, r2, [r1]
 80090fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009102:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009106:	2b00      	cmp	r3, #0
 8009108:	d1d9      	bne.n	80090be <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	3314      	adds	r3, #20
 8009110:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009112:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009114:	e853 3f00 	ldrex	r3, [r3]
 8009118:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800911a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800911c:	f023 0301 	bic.w	r3, r3, #1
 8009120:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	3314      	adds	r3, #20
 800912a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800912e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009132:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009134:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009136:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800913a:	e841 2300 	strex	r3, r2, [r1]
 800913e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009140:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009142:	2b00      	cmp	r3, #0
 8009144:	d1e1      	bne.n	800910a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	3314      	adds	r3, #20
 800914c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800914e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009150:	e853 3f00 	ldrex	r3, [r3]
 8009154:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009156:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009158:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800915c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	3314      	adds	r3, #20
 8009166:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800916a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800916c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800916e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009170:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009172:	e841 2300 	strex	r3, r2, [r1]
 8009176:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009178:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800917a:	2b00      	cmp	r3, #0
 800917c:	d1e3      	bne.n	8009146 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	2220      	movs	r2, #32
 8009182:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	2200      	movs	r2, #0
 800918a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	330c      	adds	r3, #12
 8009192:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009194:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009196:	e853 3f00 	ldrex	r3, [r3]
 800919a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800919c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800919e:	f023 0310 	bic.w	r3, r3, #16
 80091a2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	330c      	adds	r3, #12
 80091ac:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80091b0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80091b2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091b4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80091b6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80091b8:	e841 2300 	strex	r3, r2, [r1]
 80091bc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80091be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d1e3      	bne.n	800918c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091c8:	4618      	mov	r0, r3
 80091ca:	f7fb fd45 	bl	8004c58 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	2202      	movs	r2, #2
 80091d2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80091dc:	b29b      	uxth	r3, r3
 80091de:	1ad3      	subs	r3, r2, r3
 80091e0:	b29b      	uxth	r3, r3
 80091e2:	4619      	mov	r1, r3
 80091e4:	6878      	ldr	r0, [r7, #4]
 80091e6:	f000 f8cf 	bl	8009388 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80091ea:	e0b3      	b.n	8009354 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80091f0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80091f4:	429a      	cmp	r2, r3
 80091f6:	f040 80ad 	bne.w	8009354 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091fe:	69db      	ldr	r3, [r3, #28]
 8009200:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009204:	f040 80a6 	bne.w	8009354 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	2202      	movs	r2, #2
 800920c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009212:	4619      	mov	r1, r3
 8009214:	6878      	ldr	r0, [r7, #4]
 8009216:	f000 f8b7 	bl	8009388 <HAL_UARTEx_RxEventCallback>
      return;
 800921a:	e09b      	b.n	8009354 <HAL_UART_IRQHandler+0x548>
 800921c:	080098b3 	.word	0x080098b3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009228:	b29b      	uxth	r3, r3
 800922a:	1ad3      	subs	r3, r2, r3
 800922c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009234:	b29b      	uxth	r3, r3
 8009236:	2b00      	cmp	r3, #0
 8009238:	f000 808e 	beq.w	8009358 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800923c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009240:	2b00      	cmp	r3, #0
 8009242:	f000 8089 	beq.w	8009358 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	330c      	adds	r3, #12
 800924c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800924e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009250:	e853 3f00 	ldrex	r3, [r3]
 8009254:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009256:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009258:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800925c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	330c      	adds	r3, #12
 8009266:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800926a:	647a      	str	r2, [r7, #68]	@ 0x44
 800926c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800926e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009270:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009272:	e841 2300 	strex	r3, r2, [r1]
 8009276:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009278:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800927a:	2b00      	cmp	r3, #0
 800927c:	d1e3      	bne.n	8009246 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	3314      	adds	r3, #20
 8009284:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009288:	e853 3f00 	ldrex	r3, [r3]
 800928c:	623b      	str	r3, [r7, #32]
   return(result);
 800928e:	6a3b      	ldr	r3, [r7, #32]
 8009290:	f023 0301 	bic.w	r3, r3, #1
 8009294:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	3314      	adds	r3, #20
 800929e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80092a2:	633a      	str	r2, [r7, #48]	@ 0x30
 80092a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80092a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80092aa:	e841 2300 	strex	r3, r2, [r1]
 80092ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80092b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d1e3      	bne.n	800927e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	2220      	movs	r2, #32
 80092ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	2200      	movs	r2, #0
 80092c2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	330c      	adds	r3, #12
 80092ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092cc:	693b      	ldr	r3, [r7, #16]
 80092ce:	e853 3f00 	ldrex	r3, [r3]
 80092d2:	60fb      	str	r3, [r7, #12]
   return(result);
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	f023 0310 	bic.w	r3, r3, #16
 80092da:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	330c      	adds	r3, #12
 80092e4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80092e8:	61fa      	str	r2, [r7, #28]
 80092ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092ec:	69b9      	ldr	r1, [r7, #24]
 80092ee:	69fa      	ldr	r2, [r7, #28]
 80092f0:	e841 2300 	strex	r3, r2, [r1]
 80092f4:	617b      	str	r3, [r7, #20]
   return(result);
 80092f6:	697b      	ldr	r3, [r7, #20]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d1e3      	bne.n	80092c4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	2202      	movs	r2, #2
 8009300:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009302:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009306:	4619      	mov	r1, r3
 8009308:	6878      	ldr	r0, [r7, #4]
 800930a:	f000 f83d 	bl	8009388 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800930e:	e023      	b.n	8009358 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009310:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009314:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009318:	2b00      	cmp	r3, #0
 800931a:	d009      	beq.n	8009330 <HAL_UART_IRQHandler+0x524>
 800931c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009320:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009324:	2b00      	cmp	r3, #0
 8009326:	d003      	beq.n	8009330 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8009328:	6878      	ldr	r0, [r7, #4]
 800932a:	f000 fad3 	bl	80098d4 <UART_Transmit_IT>
    return;
 800932e:	e014      	b.n	800935a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009330:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009334:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009338:	2b00      	cmp	r3, #0
 800933a:	d00e      	beq.n	800935a <HAL_UART_IRQHandler+0x54e>
 800933c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009340:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009344:	2b00      	cmp	r3, #0
 8009346:	d008      	beq.n	800935a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8009348:	6878      	ldr	r0, [r7, #4]
 800934a:	f000 fb13 	bl	8009974 <UART_EndTransmit_IT>
    return;
 800934e:	e004      	b.n	800935a <HAL_UART_IRQHandler+0x54e>
    return;
 8009350:	bf00      	nop
 8009352:	e002      	b.n	800935a <HAL_UART_IRQHandler+0x54e>
      return;
 8009354:	bf00      	nop
 8009356:	e000      	b.n	800935a <HAL_UART_IRQHandler+0x54e>
      return;
 8009358:	bf00      	nop
  }
}
 800935a:	37e8      	adds	r7, #232	@ 0xe8
 800935c:	46bd      	mov	sp, r7
 800935e:	bd80      	pop	{r7, pc}

08009360 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009360:	b480      	push	{r7}
 8009362:	b083      	sub	sp, #12
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009368:	bf00      	nop
 800936a:	370c      	adds	r7, #12
 800936c:	46bd      	mov	sp, r7
 800936e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009372:	4770      	bx	lr

08009374 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009374:	b480      	push	{r7}
 8009376:	b083      	sub	sp, #12
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800937c:	bf00      	nop
 800937e:	370c      	adds	r7, #12
 8009380:	46bd      	mov	sp, r7
 8009382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009386:	4770      	bx	lr

08009388 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009388:	b480      	push	{r7}
 800938a:	b083      	sub	sp, #12
 800938c:	af00      	add	r7, sp, #0
 800938e:	6078      	str	r0, [r7, #4]
 8009390:	460b      	mov	r3, r1
 8009392:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009394:	bf00      	nop
 8009396:	370c      	adds	r7, #12
 8009398:	46bd      	mov	sp, r7
 800939a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939e:	4770      	bx	lr

080093a0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b09c      	sub	sp, #112	@ 0x70
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093ac:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d172      	bne.n	80094a2 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80093bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80093be:	2200      	movs	r2, #0
 80093c0:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80093c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	330c      	adds	r3, #12
 80093c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80093cc:	e853 3f00 	ldrex	r3, [r3]
 80093d0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80093d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80093d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80093d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80093da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	330c      	adds	r3, #12
 80093e0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80093e2:	65ba      	str	r2, [r7, #88]	@ 0x58
 80093e4:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093e6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80093e8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80093ea:	e841 2300 	strex	r3, r2, [r1]
 80093ee:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80093f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d1e5      	bne.n	80093c2 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	3314      	adds	r3, #20
 80093fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009400:	e853 3f00 	ldrex	r3, [r3]
 8009404:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009406:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009408:	f023 0301 	bic.w	r3, r3, #1
 800940c:	667b      	str	r3, [r7, #100]	@ 0x64
 800940e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	3314      	adds	r3, #20
 8009414:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009416:	647a      	str	r2, [r7, #68]	@ 0x44
 8009418:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800941a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800941c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800941e:	e841 2300 	strex	r3, r2, [r1]
 8009422:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009424:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009426:	2b00      	cmp	r3, #0
 8009428:	d1e5      	bne.n	80093f6 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800942a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	3314      	adds	r3, #20
 8009430:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009434:	e853 3f00 	ldrex	r3, [r3]
 8009438:	623b      	str	r3, [r7, #32]
   return(result);
 800943a:	6a3b      	ldr	r3, [r7, #32]
 800943c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009440:	663b      	str	r3, [r7, #96]	@ 0x60
 8009442:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	3314      	adds	r3, #20
 8009448:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800944a:	633a      	str	r2, [r7, #48]	@ 0x30
 800944c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800944e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009450:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009452:	e841 2300 	strex	r3, r2, [r1]
 8009456:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009458:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800945a:	2b00      	cmp	r3, #0
 800945c:	d1e5      	bne.n	800942a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800945e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009460:	2220      	movs	r2, #32
 8009462:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009466:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800946a:	2b01      	cmp	r3, #1
 800946c:	d119      	bne.n	80094a2 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800946e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	330c      	adds	r3, #12
 8009474:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009476:	693b      	ldr	r3, [r7, #16]
 8009478:	e853 3f00 	ldrex	r3, [r3]
 800947c:	60fb      	str	r3, [r7, #12]
   return(result);
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	f023 0310 	bic.w	r3, r3, #16
 8009484:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009486:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	330c      	adds	r3, #12
 800948c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800948e:	61fa      	str	r2, [r7, #28]
 8009490:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009492:	69b9      	ldr	r1, [r7, #24]
 8009494:	69fa      	ldr	r2, [r7, #28]
 8009496:	e841 2300 	strex	r3, r2, [r1]
 800949a:	617b      	str	r3, [r7, #20]
   return(result);
 800949c:	697b      	ldr	r3, [r7, #20]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d1e5      	bne.n	800946e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80094a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80094a4:	2200      	movs	r2, #0
 80094a6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80094a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80094aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094ac:	2b01      	cmp	r3, #1
 80094ae:	d106      	bne.n	80094be <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80094b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80094b2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80094b4:	4619      	mov	r1, r3
 80094b6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80094b8:	f7ff ff66 	bl	8009388 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80094bc:	e002      	b.n	80094c4 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80094be:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80094c0:	f7f9 fc46 	bl	8002d50 <HAL_UART_RxCpltCallback>
}
 80094c4:	bf00      	nop
 80094c6:	3770      	adds	r7, #112	@ 0x70
 80094c8:	46bd      	mov	sp, r7
 80094ca:	bd80      	pop	{r7, pc}

080094cc <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80094cc:	b580      	push	{r7, lr}
 80094ce:	b084      	sub	sp, #16
 80094d0:	af00      	add	r7, sp, #0
 80094d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094d8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	2201      	movs	r2, #1
 80094de:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094e4:	2b01      	cmp	r3, #1
 80094e6:	d108      	bne.n	80094fa <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80094ec:	085b      	lsrs	r3, r3, #1
 80094ee:	b29b      	uxth	r3, r3
 80094f0:	4619      	mov	r1, r3
 80094f2:	68f8      	ldr	r0, [r7, #12]
 80094f4:	f7ff ff48 	bl	8009388 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80094f8:	e002      	b.n	8009500 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80094fa:	68f8      	ldr	r0, [r7, #12]
 80094fc:	f7f9 fc1e 	bl	8002d3c <HAL_UART_RxHalfCpltCallback>
}
 8009500:	bf00      	nop
 8009502:	3710      	adds	r7, #16
 8009504:	46bd      	mov	sp, r7
 8009506:	bd80      	pop	{r7, pc}

08009508 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009508:	b580      	push	{r7, lr}
 800950a:	b084      	sub	sp, #16
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009510:	2300      	movs	r3, #0
 8009512:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009518:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800951a:	68bb      	ldr	r3, [r7, #8]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	695b      	ldr	r3, [r3, #20]
 8009520:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009524:	2b80      	cmp	r3, #128	@ 0x80
 8009526:	bf0c      	ite	eq
 8009528:	2301      	moveq	r3, #1
 800952a:	2300      	movne	r3, #0
 800952c:	b2db      	uxtb	r3, r3
 800952e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009530:	68bb      	ldr	r3, [r7, #8]
 8009532:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009536:	b2db      	uxtb	r3, r3
 8009538:	2b21      	cmp	r3, #33	@ 0x21
 800953a:	d108      	bne.n	800954e <UART_DMAError+0x46>
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	2b00      	cmp	r3, #0
 8009540:	d005      	beq.n	800954e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009542:	68bb      	ldr	r3, [r7, #8]
 8009544:	2200      	movs	r2, #0
 8009546:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8009548:	68b8      	ldr	r0, [r7, #8]
 800954a:	f000 f927 	bl	800979c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800954e:	68bb      	ldr	r3, [r7, #8]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	695b      	ldr	r3, [r3, #20]
 8009554:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009558:	2b40      	cmp	r3, #64	@ 0x40
 800955a:	bf0c      	ite	eq
 800955c:	2301      	moveq	r3, #1
 800955e:	2300      	movne	r3, #0
 8009560:	b2db      	uxtb	r3, r3
 8009562:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009564:	68bb      	ldr	r3, [r7, #8]
 8009566:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800956a:	b2db      	uxtb	r3, r3
 800956c:	2b22      	cmp	r3, #34	@ 0x22
 800956e:	d108      	bne.n	8009582 <UART_DMAError+0x7a>
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	2b00      	cmp	r3, #0
 8009574:	d005      	beq.n	8009582 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009576:	68bb      	ldr	r3, [r7, #8]
 8009578:	2200      	movs	r2, #0
 800957a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800957c:	68b8      	ldr	r0, [r7, #8]
 800957e:	f000 f935 	bl	80097ec <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009582:	68bb      	ldr	r3, [r7, #8]
 8009584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009586:	f043 0210 	orr.w	r2, r3, #16
 800958a:	68bb      	ldr	r3, [r7, #8]
 800958c:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800958e:	68b8      	ldr	r0, [r7, #8]
 8009590:	f7ff fef0 	bl	8009374 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009594:	bf00      	nop
 8009596:	3710      	adds	r7, #16
 8009598:	46bd      	mov	sp, r7
 800959a:	bd80      	pop	{r7, pc}

0800959c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800959c:	b580      	push	{r7, lr}
 800959e:	b086      	sub	sp, #24
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	60f8      	str	r0, [r7, #12]
 80095a4:	60b9      	str	r1, [r7, #8]
 80095a6:	603b      	str	r3, [r7, #0]
 80095a8:	4613      	mov	r3, r2
 80095aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80095ac:	e03b      	b.n	8009626 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80095ae:	6a3b      	ldr	r3, [r7, #32]
 80095b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095b4:	d037      	beq.n	8009626 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80095b6:	f7fb f937 	bl	8004828 <HAL_GetTick>
 80095ba:	4602      	mov	r2, r0
 80095bc:	683b      	ldr	r3, [r7, #0]
 80095be:	1ad3      	subs	r3, r2, r3
 80095c0:	6a3a      	ldr	r2, [r7, #32]
 80095c2:	429a      	cmp	r2, r3
 80095c4:	d302      	bcc.n	80095cc <UART_WaitOnFlagUntilTimeout+0x30>
 80095c6:	6a3b      	ldr	r3, [r7, #32]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d101      	bne.n	80095d0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80095cc:	2303      	movs	r3, #3
 80095ce:	e03a      	b.n	8009646 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	681b      	ldr	r3, [r3, #0]
 80095d4:	68db      	ldr	r3, [r3, #12]
 80095d6:	f003 0304 	and.w	r3, r3, #4
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d023      	beq.n	8009626 <UART_WaitOnFlagUntilTimeout+0x8a>
 80095de:	68bb      	ldr	r3, [r7, #8]
 80095e0:	2b80      	cmp	r3, #128	@ 0x80
 80095e2:	d020      	beq.n	8009626 <UART_WaitOnFlagUntilTimeout+0x8a>
 80095e4:	68bb      	ldr	r3, [r7, #8]
 80095e6:	2b40      	cmp	r3, #64	@ 0x40
 80095e8:	d01d      	beq.n	8009626 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	f003 0308 	and.w	r3, r3, #8
 80095f4:	2b08      	cmp	r3, #8
 80095f6:	d116      	bne.n	8009626 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80095f8:	2300      	movs	r3, #0
 80095fa:	617b      	str	r3, [r7, #20]
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	617b      	str	r3, [r7, #20]
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	685b      	ldr	r3, [r3, #4]
 800960a:	617b      	str	r3, [r7, #20]
 800960c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800960e:	68f8      	ldr	r0, [r7, #12]
 8009610:	f000 f8ec 	bl	80097ec <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	2208      	movs	r2, #8
 8009618:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	2200      	movs	r2, #0
 800961e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8009622:	2301      	movs	r3, #1
 8009624:	e00f      	b.n	8009646 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	681a      	ldr	r2, [r3, #0]
 800962c:	68bb      	ldr	r3, [r7, #8]
 800962e:	4013      	ands	r3, r2
 8009630:	68ba      	ldr	r2, [r7, #8]
 8009632:	429a      	cmp	r2, r3
 8009634:	bf0c      	ite	eq
 8009636:	2301      	moveq	r3, #1
 8009638:	2300      	movne	r3, #0
 800963a:	b2db      	uxtb	r3, r3
 800963c:	461a      	mov	r2, r3
 800963e:	79fb      	ldrb	r3, [r7, #7]
 8009640:	429a      	cmp	r2, r3
 8009642:	d0b4      	beq.n	80095ae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009644:	2300      	movs	r3, #0
}
 8009646:	4618      	mov	r0, r3
 8009648:	3718      	adds	r7, #24
 800964a:	46bd      	mov	sp, r7
 800964c:	bd80      	pop	{r7, pc}
	...

08009650 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009650:	b580      	push	{r7, lr}
 8009652:	b098      	sub	sp, #96	@ 0x60
 8009654:	af00      	add	r7, sp, #0
 8009656:	60f8      	str	r0, [r7, #12]
 8009658:	60b9      	str	r1, [r7, #8]
 800965a:	4613      	mov	r3, r2
 800965c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800965e:	68ba      	ldr	r2, [r7, #8]
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	88fa      	ldrh	r2, [r7, #6]
 8009668:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	2200      	movs	r2, #0
 800966e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	2222      	movs	r2, #34	@ 0x22
 8009674:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800967c:	4a44      	ldr	r2, [pc, #272]	@ (8009790 <UART_Start_Receive_DMA+0x140>)
 800967e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009684:	4a43      	ldr	r2, [pc, #268]	@ (8009794 <UART_Start_Receive_DMA+0x144>)
 8009686:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800968c:	4a42      	ldr	r2, [pc, #264]	@ (8009798 <UART_Start_Receive_DMA+0x148>)
 800968e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009694:	2200      	movs	r2, #0
 8009696:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8009698:	f107 0308 	add.w	r3, r7, #8
 800969c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	3304      	adds	r3, #4
 80096a8:	4619      	mov	r1, r3
 80096aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80096ac:	681a      	ldr	r2, [r3, #0]
 80096ae:	88fb      	ldrh	r3, [r7, #6]
 80096b0:	f7fb fa7a 	bl	8004ba8 <HAL_DMA_Start_IT>
 80096b4:	4603      	mov	r3, r0
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d008      	beq.n	80096cc <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	2210      	movs	r2, #16
 80096be:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	2220      	movs	r2, #32
 80096c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 80096c8:	2301      	movs	r3, #1
 80096ca:	e05d      	b.n	8009788 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80096cc:	2300      	movs	r3, #0
 80096ce:	613b      	str	r3, [r7, #16]
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	613b      	str	r3, [r7, #16]
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	685b      	ldr	r3, [r3, #4]
 80096de:	613b      	str	r3, [r7, #16]
 80096e0:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	691b      	ldr	r3, [r3, #16]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d019      	beq.n	800971e <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	330c      	adds	r3, #12
 80096f0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80096f4:	e853 3f00 	ldrex	r3, [r3]
 80096f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80096fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009700:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	330c      	adds	r3, #12
 8009708:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800970a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800970c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800970e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8009710:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009712:	e841 2300 	strex	r3, r2, [r1]
 8009716:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009718:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800971a:	2b00      	cmp	r3, #0
 800971c:	d1e5      	bne.n	80096ea <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	3314      	adds	r3, #20
 8009724:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009726:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009728:	e853 3f00 	ldrex	r3, [r3]
 800972c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800972e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009730:	f043 0301 	orr.w	r3, r3, #1
 8009734:	657b      	str	r3, [r7, #84]	@ 0x54
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	3314      	adds	r3, #20
 800973c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800973e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8009740:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009742:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8009744:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009746:	e841 2300 	strex	r3, r2, [r1]
 800974a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800974c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800974e:	2b00      	cmp	r3, #0
 8009750:	d1e5      	bne.n	800971e <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	3314      	adds	r3, #20
 8009758:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800975a:	69bb      	ldr	r3, [r7, #24]
 800975c:	e853 3f00 	ldrex	r3, [r3]
 8009760:	617b      	str	r3, [r7, #20]
   return(result);
 8009762:	697b      	ldr	r3, [r7, #20]
 8009764:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009768:	653b      	str	r3, [r7, #80]	@ 0x50
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	3314      	adds	r3, #20
 8009770:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009772:	627a      	str	r2, [r7, #36]	@ 0x24
 8009774:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009776:	6a39      	ldr	r1, [r7, #32]
 8009778:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800977a:	e841 2300 	strex	r3, r2, [r1]
 800977e:	61fb      	str	r3, [r7, #28]
   return(result);
 8009780:	69fb      	ldr	r3, [r7, #28]
 8009782:	2b00      	cmp	r3, #0
 8009784:	d1e5      	bne.n	8009752 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8009786:	2300      	movs	r3, #0
}
 8009788:	4618      	mov	r0, r3
 800978a:	3760      	adds	r7, #96	@ 0x60
 800978c:	46bd      	mov	sp, r7
 800978e:	bd80      	pop	{r7, pc}
 8009790:	080093a1 	.word	0x080093a1
 8009794:	080094cd 	.word	0x080094cd
 8009798:	08009509 	.word	0x08009509

0800979c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800979c:	b480      	push	{r7}
 800979e:	b089      	sub	sp, #36	@ 0x24
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	330c      	adds	r3, #12
 80097aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	e853 3f00 	ldrex	r3, [r3]
 80097b2:	60bb      	str	r3, [r7, #8]
   return(result);
 80097b4:	68bb      	ldr	r3, [r7, #8]
 80097b6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80097ba:	61fb      	str	r3, [r7, #28]
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	330c      	adds	r3, #12
 80097c2:	69fa      	ldr	r2, [r7, #28]
 80097c4:	61ba      	str	r2, [r7, #24]
 80097c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097c8:	6979      	ldr	r1, [r7, #20]
 80097ca:	69ba      	ldr	r2, [r7, #24]
 80097cc:	e841 2300 	strex	r3, r2, [r1]
 80097d0:	613b      	str	r3, [r7, #16]
   return(result);
 80097d2:	693b      	ldr	r3, [r7, #16]
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d1e5      	bne.n	80097a4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	2220      	movs	r2, #32
 80097dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80097e0:	bf00      	nop
 80097e2:	3724      	adds	r7, #36	@ 0x24
 80097e4:	46bd      	mov	sp, r7
 80097e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ea:	4770      	bx	lr

080097ec <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80097ec:	b480      	push	{r7}
 80097ee:	b095      	sub	sp, #84	@ 0x54
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	330c      	adds	r3, #12
 80097fa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097fe:	e853 3f00 	ldrex	r3, [r3]
 8009802:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009806:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800980a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	330c      	adds	r3, #12
 8009812:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009814:	643a      	str	r2, [r7, #64]	@ 0x40
 8009816:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009818:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800981a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800981c:	e841 2300 	strex	r3, r2, [r1]
 8009820:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009822:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009824:	2b00      	cmp	r3, #0
 8009826:	d1e5      	bne.n	80097f4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	3314      	adds	r3, #20
 800982e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009830:	6a3b      	ldr	r3, [r7, #32]
 8009832:	e853 3f00 	ldrex	r3, [r3]
 8009836:	61fb      	str	r3, [r7, #28]
   return(result);
 8009838:	69fb      	ldr	r3, [r7, #28]
 800983a:	f023 0301 	bic.w	r3, r3, #1
 800983e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	3314      	adds	r3, #20
 8009846:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009848:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800984a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800984c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800984e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009850:	e841 2300 	strex	r3, r2, [r1]
 8009854:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009858:	2b00      	cmp	r3, #0
 800985a:	d1e5      	bne.n	8009828 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009860:	2b01      	cmp	r3, #1
 8009862:	d119      	bne.n	8009898 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	330c      	adds	r3, #12
 800986a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	e853 3f00 	ldrex	r3, [r3]
 8009872:	60bb      	str	r3, [r7, #8]
   return(result);
 8009874:	68bb      	ldr	r3, [r7, #8]
 8009876:	f023 0310 	bic.w	r3, r3, #16
 800987a:	647b      	str	r3, [r7, #68]	@ 0x44
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	330c      	adds	r3, #12
 8009882:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009884:	61ba      	str	r2, [r7, #24]
 8009886:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009888:	6979      	ldr	r1, [r7, #20]
 800988a:	69ba      	ldr	r2, [r7, #24]
 800988c:	e841 2300 	strex	r3, r2, [r1]
 8009890:	613b      	str	r3, [r7, #16]
   return(result);
 8009892:	693b      	ldr	r3, [r7, #16]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d1e5      	bne.n	8009864 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	2220      	movs	r2, #32
 800989c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	2200      	movs	r2, #0
 80098a4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80098a6:	bf00      	nop
 80098a8:	3754      	adds	r7, #84	@ 0x54
 80098aa:	46bd      	mov	sp, r7
 80098ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b0:	4770      	bx	lr

080098b2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80098b2:	b580      	push	{r7, lr}
 80098b4:	b084      	sub	sp, #16
 80098b6:	af00      	add	r7, sp, #0
 80098b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098be:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	2200      	movs	r2, #0
 80098c4:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80098c6:	68f8      	ldr	r0, [r7, #12]
 80098c8:	f7ff fd54 	bl	8009374 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80098cc:	bf00      	nop
 80098ce:	3710      	adds	r7, #16
 80098d0:	46bd      	mov	sp, r7
 80098d2:	bd80      	pop	{r7, pc}

080098d4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80098d4:	b480      	push	{r7}
 80098d6:	b085      	sub	sp, #20
 80098d8:	af00      	add	r7, sp, #0
 80098da:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80098e2:	b2db      	uxtb	r3, r3
 80098e4:	2b21      	cmp	r3, #33	@ 0x21
 80098e6:	d13e      	bne.n	8009966 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	689b      	ldr	r3, [r3, #8]
 80098ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80098f0:	d114      	bne.n	800991c <UART_Transmit_IT+0x48>
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	691b      	ldr	r3, [r3, #16]
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d110      	bne.n	800991c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	6a1b      	ldr	r3, [r3, #32]
 80098fe:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	881b      	ldrh	r3, [r3, #0]
 8009904:	461a      	mov	r2, r3
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800990e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	6a1b      	ldr	r3, [r3, #32]
 8009914:	1c9a      	adds	r2, r3, #2
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	621a      	str	r2, [r3, #32]
 800991a:	e008      	b.n	800992e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	6a1b      	ldr	r3, [r3, #32]
 8009920:	1c59      	adds	r1, r3, #1
 8009922:	687a      	ldr	r2, [r7, #4]
 8009924:	6211      	str	r1, [r2, #32]
 8009926:	781a      	ldrb	r2, [r3, #0]
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009932:	b29b      	uxth	r3, r3
 8009934:	3b01      	subs	r3, #1
 8009936:	b29b      	uxth	r3, r3
 8009938:	687a      	ldr	r2, [r7, #4]
 800993a:	4619      	mov	r1, r3
 800993c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800993e:	2b00      	cmp	r3, #0
 8009940:	d10f      	bne.n	8009962 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	68da      	ldr	r2, [r3, #12]
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009950:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	68da      	ldr	r2, [r3, #12]
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009960:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009962:	2300      	movs	r3, #0
 8009964:	e000      	b.n	8009968 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009966:	2302      	movs	r3, #2
  }
}
 8009968:	4618      	mov	r0, r3
 800996a:	3714      	adds	r7, #20
 800996c:	46bd      	mov	sp, r7
 800996e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009972:	4770      	bx	lr

08009974 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009974:	b580      	push	{r7, lr}
 8009976:	b082      	sub	sp, #8
 8009978:	af00      	add	r7, sp, #0
 800997a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	68da      	ldr	r2, [r3, #12]
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800998a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	2220      	movs	r2, #32
 8009990:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009994:	6878      	ldr	r0, [r7, #4]
 8009996:	f7ff fce3 	bl	8009360 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800999a:	2300      	movs	r3, #0
}
 800999c:	4618      	mov	r0, r3
 800999e:	3708      	adds	r7, #8
 80099a0:	46bd      	mov	sp, r7
 80099a2:	bd80      	pop	{r7, pc}

080099a4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b08c      	sub	sp, #48	@ 0x30
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80099ac:	2300      	movs	r3, #0
 80099ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80099b0:	2300      	movs	r3, #0
 80099b2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80099ba:	b2db      	uxtb	r3, r3
 80099bc:	2b22      	cmp	r3, #34	@ 0x22
 80099be:	f040 80aa 	bne.w	8009b16 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	689b      	ldr	r3, [r3, #8]
 80099c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80099ca:	d115      	bne.n	80099f8 <UART_Receive_IT+0x54>
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	691b      	ldr	r3, [r3, #16]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d111      	bne.n	80099f8 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099d8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	685b      	ldr	r3, [r3, #4]
 80099e0:	b29b      	uxth	r3, r3
 80099e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80099e6:	b29a      	uxth	r2, r3
 80099e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099ea:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099f0:	1c9a      	adds	r2, r3, #2
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	629a      	str	r2, [r3, #40]	@ 0x28
 80099f6:	e024      	b.n	8009a42 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80099fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	689b      	ldr	r3, [r3, #8]
 8009a02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a06:	d007      	beq.n	8009a18 <UART_Receive_IT+0x74>
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	689b      	ldr	r3, [r3, #8]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d10a      	bne.n	8009a26 <UART_Receive_IT+0x82>
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	691b      	ldr	r3, [r3, #16]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d106      	bne.n	8009a26 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	685b      	ldr	r3, [r3, #4]
 8009a1e:	b2da      	uxtb	r2, r3
 8009a20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a22:	701a      	strb	r2, [r3, #0]
 8009a24:	e008      	b.n	8009a38 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	685b      	ldr	r3, [r3, #4]
 8009a2c:	b2db      	uxtb	r3, r3
 8009a2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a32:	b2da      	uxtb	r2, r3
 8009a34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a36:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a3c:	1c5a      	adds	r2, r3, #1
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009a46:	b29b      	uxth	r3, r3
 8009a48:	3b01      	subs	r3, #1
 8009a4a:	b29b      	uxth	r3, r3
 8009a4c:	687a      	ldr	r2, [r7, #4]
 8009a4e:	4619      	mov	r1, r3
 8009a50:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d15d      	bne.n	8009b12 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	68da      	ldr	r2, [r3, #12]
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	f022 0220 	bic.w	r2, r2, #32
 8009a64:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	68da      	ldr	r2, [r3, #12]
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009a74:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	695a      	ldr	r2, [r3, #20]
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	f022 0201 	bic.w	r2, r2, #1
 8009a84:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	2220      	movs	r2, #32
 8009a8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	2200      	movs	r2, #0
 8009a92:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a98:	2b01      	cmp	r3, #1
 8009a9a:	d135      	bne.n	8009b08 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	330c      	adds	r3, #12
 8009aa8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009aaa:	697b      	ldr	r3, [r7, #20]
 8009aac:	e853 3f00 	ldrex	r3, [r3]
 8009ab0:	613b      	str	r3, [r7, #16]
   return(result);
 8009ab2:	693b      	ldr	r3, [r7, #16]
 8009ab4:	f023 0310 	bic.w	r3, r3, #16
 8009ab8:	627b      	str	r3, [r7, #36]	@ 0x24
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	330c      	adds	r3, #12
 8009ac0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009ac2:	623a      	str	r2, [r7, #32]
 8009ac4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ac6:	69f9      	ldr	r1, [r7, #28]
 8009ac8:	6a3a      	ldr	r2, [r7, #32]
 8009aca:	e841 2300 	strex	r3, r2, [r1]
 8009ace:	61bb      	str	r3, [r7, #24]
   return(result);
 8009ad0:	69bb      	ldr	r3, [r7, #24]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d1e5      	bne.n	8009aa2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	f003 0310 	and.w	r3, r3, #16
 8009ae0:	2b10      	cmp	r3, #16
 8009ae2:	d10a      	bne.n	8009afa <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	60fb      	str	r3, [r7, #12]
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	60fb      	str	r3, [r7, #12]
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	685b      	ldr	r3, [r3, #4]
 8009af6:	60fb      	str	r3, [r7, #12]
 8009af8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009afe:	4619      	mov	r1, r3
 8009b00:	6878      	ldr	r0, [r7, #4]
 8009b02:	f7ff fc41 	bl	8009388 <HAL_UARTEx_RxEventCallback>
 8009b06:	e002      	b.n	8009b0e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009b08:	6878      	ldr	r0, [r7, #4]
 8009b0a:	f7f9 f921 	bl	8002d50 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009b0e:	2300      	movs	r3, #0
 8009b10:	e002      	b.n	8009b18 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8009b12:	2300      	movs	r3, #0
 8009b14:	e000      	b.n	8009b18 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8009b16:	2302      	movs	r3, #2
  }
}
 8009b18:	4618      	mov	r0, r3
 8009b1a:	3730      	adds	r7, #48	@ 0x30
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	bd80      	pop	{r7, pc}

08009b20 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009b20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009b24:	b0c0      	sub	sp, #256	@ 0x100
 8009b26:	af00      	add	r7, sp, #0
 8009b28:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009b2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	691b      	ldr	r3, [r3, #16]
 8009b34:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8009b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b3c:	68d9      	ldr	r1, [r3, #12]
 8009b3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b42:	681a      	ldr	r2, [r3, #0]
 8009b44:	ea40 0301 	orr.w	r3, r0, r1
 8009b48:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009b4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b4e:	689a      	ldr	r2, [r3, #8]
 8009b50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b54:	691b      	ldr	r3, [r3, #16]
 8009b56:	431a      	orrs	r2, r3
 8009b58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b5c:	695b      	ldr	r3, [r3, #20]
 8009b5e:	431a      	orrs	r2, r3
 8009b60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b64:	69db      	ldr	r3, [r3, #28]
 8009b66:	4313      	orrs	r3, r2
 8009b68:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009b6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	68db      	ldr	r3, [r3, #12]
 8009b74:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8009b78:	f021 010c 	bic.w	r1, r1, #12
 8009b7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b80:	681a      	ldr	r2, [r3, #0]
 8009b82:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8009b86:	430b      	orrs	r3, r1
 8009b88:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009b8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	695b      	ldr	r3, [r3, #20]
 8009b92:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8009b96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b9a:	6999      	ldr	r1, [r3, #24]
 8009b9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ba0:	681a      	ldr	r2, [r3, #0]
 8009ba2:	ea40 0301 	orr.w	r3, r0, r1
 8009ba6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009ba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009bac:	681a      	ldr	r2, [r3, #0]
 8009bae:	4b8f      	ldr	r3, [pc, #572]	@ (8009dec <UART_SetConfig+0x2cc>)
 8009bb0:	429a      	cmp	r2, r3
 8009bb2:	d005      	beq.n	8009bc0 <UART_SetConfig+0xa0>
 8009bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009bb8:	681a      	ldr	r2, [r3, #0]
 8009bba:	4b8d      	ldr	r3, [pc, #564]	@ (8009df0 <UART_SetConfig+0x2d0>)
 8009bbc:	429a      	cmp	r2, r3
 8009bbe:	d104      	bne.n	8009bca <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009bc0:	f7fb fef6 	bl	80059b0 <HAL_RCC_GetPCLK2Freq>
 8009bc4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009bc8:	e003      	b.n	8009bd2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009bca:	f7fb fedd 	bl	8005988 <HAL_RCC_GetPCLK1Freq>
 8009bce:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009bd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009bd6:	69db      	ldr	r3, [r3, #28]
 8009bd8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009bdc:	f040 810c 	bne.w	8009df8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009be0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009be4:	2200      	movs	r2, #0
 8009be6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009bea:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009bee:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009bf2:	4622      	mov	r2, r4
 8009bf4:	462b      	mov	r3, r5
 8009bf6:	1891      	adds	r1, r2, r2
 8009bf8:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009bfa:	415b      	adcs	r3, r3
 8009bfc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009bfe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009c02:	4621      	mov	r1, r4
 8009c04:	eb12 0801 	adds.w	r8, r2, r1
 8009c08:	4629      	mov	r1, r5
 8009c0a:	eb43 0901 	adc.w	r9, r3, r1
 8009c0e:	f04f 0200 	mov.w	r2, #0
 8009c12:	f04f 0300 	mov.w	r3, #0
 8009c16:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009c1a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009c1e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009c22:	4690      	mov	r8, r2
 8009c24:	4699      	mov	r9, r3
 8009c26:	4623      	mov	r3, r4
 8009c28:	eb18 0303 	adds.w	r3, r8, r3
 8009c2c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009c30:	462b      	mov	r3, r5
 8009c32:	eb49 0303 	adc.w	r3, r9, r3
 8009c36:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8009c3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009c3e:	685b      	ldr	r3, [r3, #4]
 8009c40:	2200      	movs	r2, #0
 8009c42:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009c46:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8009c4a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009c4e:	460b      	mov	r3, r1
 8009c50:	18db      	adds	r3, r3, r3
 8009c52:	653b      	str	r3, [r7, #80]	@ 0x50
 8009c54:	4613      	mov	r3, r2
 8009c56:	eb42 0303 	adc.w	r3, r2, r3
 8009c5a:	657b      	str	r3, [r7, #84]	@ 0x54
 8009c5c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009c60:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009c64:	f7f7 f830 	bl	8000cc8 <__aeabi_uldivmod>
 8009c68:	4602      	mov	r2, r0
 8009c6a:	460b      	mov	r3, r1
 8009c6c:	4b61      	ldr	r3, [pc, #388]	@ (8009df4 <UART_SetConfig+0x2d4>)
 8009c6e:	fba3 2302 	umull	r2, r3, r3, r2
 8009c72:	095b      	lsrs	r3, r3, #5
 8009c74:	011c      	lsls	r4, r3, #4
 8009c76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009c80:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009c84:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009c88:	4642      	mov	r2, r8
 8009c8a:	464b      	mov	r3, r9
 8009c8c:	1891      	adds	r1, r2, r2
 8009c8e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009c90:	415b      	adcs	r3, r3
 8009c92:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009c94:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009c98:	4641      	mov	r1, r8
 8009c9a:	eb12 0a01 	adds.w	sl, r2, r1
 8009c9e:	4649      	mov	r1, r9
 8009ca0:	eb43 0b01 	adc.w	fp, r3, r1
 8009ca4:	f04f 0200 	mov.w	r2, #0
 8009ca8:	f04f 0300 	mov.w	r3, #0
 8009cac:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009cb0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009cb4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009cb8:	4692      	mov	sl, r2
 8009cba:	469b      	mov	fp, r3
 8009cbc:	4643      	mov	r3, r8
 8009cbe:	eb1a 0303 	adds.w	r3, sl, r3
 8009cc2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009cc6:	464b      	mov	r3, r9
 8009cc8:	eb4b 0303 	adc.w	r3, fp, r3
 8009ccc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009cd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009cd4:	685b      	ldr	r3, [r3, #4]
 8009cd6:	2200      	movs	r2, #0
 8009cd8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009cdc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009ce0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009ce4:	460b      	mov	r3, r1
 8009ce6:	18db      	adds	r3, r3, r3
 8009ce8:	643b      	str	r3, [r7, #64]	@ 0x40
 8009cea:	4613      	mov	r3, r2
 8009cec:	eb42 0303 	adc.w	r3, r2, r3
 8009cf0:	647b      	str	r3, [r7, #68]	@ 0x44
 8009cf2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009cf6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009cfa:	f7f6 ffe5 	bl	8000cc8 <__aeabi_uldivmod>
 8009cfe:	4602      	mov	r2, r0
 8009d00:	460b      	mov	r3, r1
 8009d02:	4611      	mov	r1, r2
 8009d04:	4b3b      	ldr	r3, [pc, #236]	@ (8009df4 <UART_SetConfig+0x2d4>)
 8009d06:	fba3 2301 	umull	r2, r3, r3, r1
 8009d0a:	095b      	lsrs	r3, r3, #5
 8009d0c:	2264      	movs	r2, #100	@ 0x64
 8009d0e:	fb02 f303 	mul.w	r3, r2, r3
 8009d12:	1acb      	subs	r3, r1, r3
 8009d14:	00db      	lsls	r3, r3, #3
 8009d16:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009d1a:	4b36      	ldr	r3, [pc, #216]	@ (8009df4 <UART_SetConfig+0x2d4>)
 8009d1c:	fba3 2302 	umull	r2, r3, r3, r2
 8009d20:	095b      	lsrs	r3, r3, #5
 8009d22:	005b      	lsls	r3, r3, #1
 8009d24:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009d28:	441c      	add	r4, r3
 8009d2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009d2e:	2200      	movs	r2, #0
 8009d30:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009d34:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009d38:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009d3c:	4642      	mov	r2, r8
 8009d3e:	464b      	mov	r3, r9
 8009d40:	1891      	adds	r1, r2, r2
 8009d42:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009d44:	415b      	adcs	r3, r3
 8009d46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009d48:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009d4c:	4641      	mov	r1, r8
 8009d4e:	1851      	adds	r1, r2, r1
 8009d50:	6339      	str	r1, [r7, #48]	@ 0x30
 8009d52:	4649      	mov	r1, r9
 8009d54:	414b      	adcs	r3, r1
 8009d56:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d58:	f04f 0200 	mov.w	r2, #0
 8009d5c:	f04f 0300 	mov.w	r3, #0
 8009d60:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009d64:	4659      	mov	r1, fp
 8009d66:	00cb      	lsls	r3, r1, #3
 8009d68:	4651      	mov	r1, sl
 8009d6a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009d6e:	4651      	mov	r1, sl
 8009d70:	00ca      	lsls	r2, r1, #3
 8009d72:	4610      	mov	r0, r2
 8009d74:	4619      	mov	r1, r3
 8009d76:	4603      	mov	r3, r0
 8009d78:	4642      	mov	r2, r8
 8009d7a:	189b      	adds	r3, r3, r2
 8009d7c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009d80:	464b      	mov	r3, r9
 8009d82:	460a      	mov	r2, r1
 8009d84:	eb42 0303 	adc.w	r3, r2, r3
 8009d88:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009d8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009d90:	685b      	ldr	r3, [r3, #4]
 8009d92:	2200      	movs	r2, #0
 8009d94:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009d98:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009d9c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009da0:	460b      	mov	r3, r1
 8009da2:	18db      	adds	r3, r3, r3
 8009da4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009da6:	4613      	mov	r3, r2
 8009da8:	eb42 0303 	adc.w	r3, r2, r3
 8009dac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009dae:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009db2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8009db6:	f7f6 ff87 	bl	8000cc8 <__aeabi_uldivmod>
 8009dba:	4602      	mov	r2, r0
 8009dbc:	460b      	mov	r3, r1
 8009dbe:	4b0d      	ldr	r3, [pc, #52]	@ (8009df4 <UART_SetConfig+0x2d4>)
 8009dc0:	fba3 1302 	umull	r1, r3, r3, r2
 8009dc4:	095b      	lsrs	r3, r3, #5
 8009dc6:	2164      	movs	r1, #100	@ 0x64
 8009dc8:	fb01 f303 	mul.w	r3, r1, r3
 8009dcc:	1ad3      	subs	r3, r2, r3
 8009dce:	00db      	lsls	r3, r3, #3
 8009dd0:	3332      	adds	r3, #50	@ 0x32
 8009dd2:	4a08      	ldr	r2, [pc, #32]	@ (8009df4 <UART_SetConfig+0x2d4>)
 8009dd4:	fba2 2303 	umull	r2, r3, r2, r3
 8009dd8:	095b      	lsrs	r3, r3, #5
 8009dda:	f003 0207 	and.w	r2, r3, #7
 8009dde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	4422      	add	r2, r4
 8009de6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009de8:	e106      	b.n	8009ff8 <UART_SetConfig+0x4d8>
 8009dea:	bf00      	nop
 8009dec:	40011000 	.word	0x40011000
 8009df0:	40011400 	.word	0x40011400
 8009df4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009df8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009e02:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009e06:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009e0a:	4642      	mov	r2, r8
 8009e0c:	464b      	mov	r3, r9
 8009e0e:	1891      	adds	r1, r2, r2
 8009e10:	6239      	str	r1, [r7, #32]
 8009e12:	415b      	adcs	r3, r3
 8009e14:	627b      	str	r3, [r7, #36]	@ 0x24
 8009e16:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009e1a:	4641      	mov	r1, r8
 8009e1c:	1854      	adds	r4, r2, r1
 8009e1e:	4649      	mov	r1, r9
 8009e20:	eb43 0501 	adc.w	r5, r3, r1
 8009e24:	f04f 0200 	mov.w	r2, #0
 8009e28:	f04f 0300 	mov.w	r3, #0
 8009e2c:	00eb      	lsls	r3, r5, #3
 8009e2e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009e32:	00e2      	lsls	r2, r4, #3
 8009e34:	4614      	mov	r4, r2
 8009e36:	461d      	mov	r5, r3
 8009e38:	4643      	mov	r3, r8
 8009e3a:	18e3      	adds	r3, r4, r3
 8009e3c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009e40:	464b      	mov	r3, r9
 8009e42:	eb45 0303 	adc.w	r3, r5, r3
 8009e46:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009e4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009e4e:	685b      	ldr	r3, [r3, #4]
 8009e50:	2200      	movs	r2, #0
 8009e52:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009e56:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009e5a:	f04f 0200 	mov.w	r2, #0
 8009e5e:	f04f 0300 	mov.w	r3, #0
 8009e62:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009e66:	4629      	mov	r1, r5
 8009e68:	008b      	lsls	r3, r1, #2
 8009e6a:	4621      	mov	r1, r4
 8009e6c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009e70:	4621      	mov	r1, r4
 8009e72:	008a      	lsls	r2, r1, #2
 8009e74:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009e78:	f7f6 ff26 	bl	8000cc8 <__aeabi_uldivmod>
 8009e7c:	4602      	mov	r2, r0
 8009e7e:	460b      	mov	r3, r1
 8009e80:	4b60      	ldr	r3, [pc, #384]	@ (800a004 <UART_SetConfig+0x4e4>)
 8009e82:	fba3 2302 	umull	r2, r3, r3, r2
 8009e86:	095b      	lsrs	r3, r3, #5
 8009e88:	011c      	lsls	r4, r3, #4
 8009e8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009e8e:	2200      	movs	r2, #0
 8009e90:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009e94:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009e98:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009e9c:	4642      	mov	r2, r8
 8009e9e:	464b      	mov	r3, r9
 8009ea0:	1891      	adds	r1, r2, r2
 8009ea2:	61b9      	str	r1, [r7, #24]
 8009ea4:	415b      	adcs	r3, r3
 8009ea6:	61fb      	str	r3, [r7, #28]
 8009ea8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009eac:	4641      	mov	r1, r8
 8009eae:	1851      	adds	r1, r2, r1
 8009eb0:	6139      	str	r1, [r7, #16]
 8009eb2:	4649      	mov	r1, r9
 8009eb4:	414b      	adcs	r3, r1
 8009eb6:	617b      	str	r3, [r7, #20]
 8009eb8:	f04f 0200 	mov.w	r2, #0
 8009ebc:	f04f 0300 	mov.w	r3, #0
 8009ec0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009ec4:	4659      	mov	r1, fp
 8009ec6:	00cb      	lsls	r3, r1, #3
 8009ec8:	4651      	mov	r1, sl
 8009eca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009ece:	4651      	mov	r1, sl
 8009ed0:	00ca      	lsls	r2, r1, #3
 8009ed2:	4610      	mov	r0, r2
 8009ed4:	4619      	mov	r1, r3
 8009ed6:	4603      	mov	r3, r0
 8009ed8:	4642      	mov	r2, r8
 8009eda:	189b      	adds	r3, r3, r2
 8009edc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009ee0:	464b      	mov	r3, r9
 8009ee2:	460a      	mov	r2, r1
 8009ee4:	eb42 0303 	adc.w	r3, r2, r3
 8009ee8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ef0:	685b      	ldr	r3, [r3, #4]
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009ef6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009ef8:	f04f 0200 	mov.w	r2, #0
 8009efc:	f04f 0300 	mov.w	r3, #0
 8009f00:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009f04:	4649      	mov	r1, r9
 8009f06:	008b      	lsls	r3, r1, #2
 8009f08:	4641      	mov	r1, r8
 8009f0a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009f0e:	4641      	mov	r1, r8
 8009f10:	008a      	lsls	r2, r1, #2
 8009f12:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009f16:	f7f6 fed7 	bl	8000cc8 <__aeabi_uldivmod>
 8009f1a:	4602      	mov	r2, r0
 8009f1c:	460b      	mov	r3, r1
 8009f1e:	4611      	mov	r1, r2
 8009f20:	4b38      	ldr	r3, [pc, #224]	@ (800a004 <UART_SetConfig+0x4e4>)
 8009f22:	fba3 2301 	umull	r2, r3, r3, r1
 8009f26:	095b      	lsrs	r3, r3, #5
 8009f28:	2264      	movs	r2, #100	@ 0x64
 8009f2a:	fb02 f303 	mul.w	r3, r2, r3
 8009f2e:	1acb      	subs	r3, r1, r3
 8009f30:	011b      	lsls	r3, r3, #4
 8009f32:	3332      	adds	r3, #50	@ 0x32
 8009f34:	4a33      	ldr	r2, [pc, #204]	@ (800a004 <UART_SetConfig+0x4e4>)
 8009f36:	fba2 2303 	umull	r2, r3, r2, r3
 8009f3a:	095b      	lsrs	r3, r3, #5
 8009f3c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009f40:	441c      	add	r4, r3
 8009f42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009f46:	2200      	movs	r2, #0
 8009f48:	673b      	str	r3, [r7, #112]	@ 0x70
 8009f4a:	677a      	str	r2, [r7, #116]	@ 0x74
 8009f4c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009f50:	4642      	mov	r2, r8
 8009f52:	464b      	mov	r3, r9
 8009f54:	1891      	adds	r1, r2, r2
 8009f56:	60b9      	str	r1, [r7, #8]
 8009f58:	415b      	adcs	r3, r3
 8009f5a:	60fb      	str	r3, [r7, #12]
 8009f5c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009f60:	4641      	mov	r1, r8
 8009f62:	1851      	adds	r1, r2, r1
 8009f64:	6039      	str	r1, [r7, #0]
 8009f66:	4649      	mov	r1, r9
 8009f68:	414b      	adcs	r3, r1
 8009f6a:	607b      	str	r3, [r7, #4]
 8009f6c:	f04f 0200 	mov.w	r2, #0
 8009f70:	f04f 0300 	mov.w	r3, #0
 8009f74:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009f78:	4659      	mov	r1, fp
 8009f7a:	00cb      	lsls	r3, r1, #3
 8009f7c:	4651      	mov	r1, sl
 8009f7e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009f82:	4651      	mov	r1, sl
 8009f84:	00ca      	lsls	r2, r1, #3
 8009f86:	4610      	mov	r0, r2
 8009f88:	4619      	mov	r1, r3
 8009f8a:	4603      	mov	r3, r0
 8009f8c:	4642      	mov	r2, r8
 8009f8e:	189b      	adds	r3, r3, r2
 8009f90:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009f92:	464b      	mov	r3, r9
 8009f94:	460a      	mov	r2, r1
 8009f96:	eb42 0303 	adc.w	r3, r2, r3
 8009f9a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009f9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009fa0:	685b      	ldr	r3, [r3, #4]
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	663b      	str	r3, [r7, #96]	@ 0x60
 8009fa6:	667a      	str	r2, [r7, #100]	@ 0x64
 8009fa8:	f04f 0200 	mov.w	r2, #0
 8009fac:	f04f 0300 	mov.w	r3, #0
 8009fb0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009fb4:	4649      	mov	r1, r9
 8009fb6:	008b      	lsls	r3, r1, #2
 8009fb8:	4641      	mov	r1, r8
 8009fba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009fbe:	4641      	mov	r1, r8
 8009fc0:	008a      	lsls	r2, r1, #2
 8009fc2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009fc6:	f7f6 fe7f 	bl	8000cc8 <__aeabi_uldivmod>
 8009fca:	4602      	mov	r2, r0
 8009fcc:	460b      	mov	r3, r1
 8009fce:	4b0d      	ldr	r3, [pc, #52]	@ (800a004 <UART_SetConfig+0x4e4>)
 8009fd0:	fba3 1302 	umull	r1, r3, r3, r2
 8009fd4:	095b      	lsrs	r3, r3, #5
 8009fd6:	2164      	movs	r1, #100	@ 0x64
 8009fd8:	fb01 f303 	mul.w	r3, r1, r3
 8009fdc:	1ad3      	subs	r3, r2, r3
 8009fde:	011b      	lsls	r3, r3, #4
 8009fe0:	3332      	adds	r3, #50	@ 0x32
 8009fe2:	4a08      	ldr	r2, [pc, #32]	@ (800a004 <UART_SetConfig+0x4e4>)
 8009fe4:	fba2 2303 	umull	r2, r3, r2, r3
 8009fe8:	095b      	lsrs	r3, r3, #5
 8009fea:	f003 020f 	and.w	r2, r3, #15
 8009fee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	4422      	add	r2, r4
 8009ff6:	609a      	str	r2, [r3, #8]
}
 8009ff8:	bf00      	nop
 8009ffa:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009ffe:	46bd      	mov	sp, r7
 800a000:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a004:	51eb851f 	.word	0x51eb851f

0800a008 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800a008:	b084      	sub	sp, #16
 800a00a:	b480      	push	{r7}
 800a00c:	b085      	sub	sp, #20
 800a00e:	af00      	add	r7, sp, #0
 800a010:	6078      	str	r0, [r7, #4]
 800a012:	f107 001c 	add.w	r0, r7, #28
 800a016:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800a01a:	2300      	movs	r3, #0
 800a01c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800a01e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800a020:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800a022:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800a024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800a026:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800a028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 800a02a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800a02c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 800a02e:	431a      	orrs	r2, r3
             Init.ClockDiv
 800a030:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800a032:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800a034:	68fa      	ldr	r2, [r7, #12]
 800a036:	4313      	orrs	r3, r2
 800a038:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	685b      	ldr	r3, [r3, #4]
 800a03e:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 800a042:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a046:	68fa      	ldr	r2, [r7, #12]
 800a048:	431a      	orrs	r2, r3
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800a04e:	2300      	movs	r3, #0
}
 800a050:	4618      	mov	r0, r3
 800a052:	3714      	adds	r7, #20
 800a054:	46bd      	mov	sp, r7
 800a056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a05a:	b004      	add	sp, #16
 800a05c:	4770      	bx	lr

0800a05e <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800a05e:	b480      	push	{r7}
 800a060:	b083      	sub	sp, #12
 800a062:	af00      	add	r7, sp, #0
 800a064:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800a06c:	4618      	mov	r0, r3
 800a06e:	370c      	adds	r7, #12
 800a070:	46bd      	mov	sp, r7
 800a072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a076:	4770      	bx	lr

0800a078 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800a078:	b480      	push	{r7}
 800a07a:	b083      	sub	sp, #12
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	6078      	str	r0, [r7, #4]
 800a080:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800a082:	683b      	ldr	r3, [r7, #0]
 800a084:	681a      	ldr	r2, [r3, #0]
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800a08c:	2300      	movs	r3, #0
}
 800a08e:	4618      	mov	r0, r3
 800a090:	370c      	adds	r7, #12
 800a092:	46bd      	mov	sp, r7
 800a094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a098:	4770      	bx	lr

0800a09a <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800a09a:	b480      	push	{r7}
 800a09c:	b083      	sub	sp, #12
 800a09e:	af00      	add	r7, sp, #0
 800a0a0:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	2203      	movs	r2, #3
 800a0a6:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800a0a8:	2300      	movs	r3, #0
}
 800a0aa:	4618      	mov	r0, r3
 800a0ac:	370c      	adds	r7, #12
 800a0ae:	46bd      	mov	sp, r7
 800a0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b4:	4770      	bx	lr

0800a0b6 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800a0b6:	b480      	push	{r7}
 800a0b8:	b083      	sub	sp, #12
 800a0ba:	af00      	add	r7, sp, #0
 800a0bc:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	f003 0303 	and.w	r3, r3, #3
}
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	370c      	adds	r7, #12
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d0:	4770      	bx	lr

0800a0d2 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800a0d2:	b480      	push	{r7}
 800a0d4:	b085      	sub	sp, #20
 800a0d6:	af00      	add	r7, sp, #0
 800a0d8:	6078      	str	r0, [r7, #4]
 800a0da:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a0dc:	2300      	movs	r3, #0
 800a0de:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800a0e0:	683b      	ldr	r3, [r7, #0]
 800a0e2:	681a      	ldr	r2, [r3, #0]
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a0e8:	683b      	ldr	r3, [r7, #0]
 800a0ea:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800a0ec:	683b      	ldr	r3, [r7, #0]
 800a0ee:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a0f0:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800a0f2:	683b      	ldr	r3, [r7, #0]
 800a0f4:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800a0f6:	431a      	orrs	r2, r3
                       Command->CPSM);
 800a0f8:	683b      	ldr	r3, [r7, #0]
 800a0fa:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800a0fc:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a0fe:	68fa      	ldr	r2, [r7, #12]
 800a100:	4313      	orrs	r3, r2
 800a102:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	68db      	ldr	r3, [r3, #12]
 800a108:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800a10c:	f023 030f 	bic.w	r3, r3, #15
 800a110:	68fa      	ldr	r2, [r7, #12]
 800a112:	431a      	orrs	r2, r3
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800a118:	2300      	movs	r3, #0
}
 800a11a:	4618      	mov	r0, r3
 800a11c:	3714      	adds	r7, #20
 800a11e:	46bd      	mov	sp, r7
 800a120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a124:	4770      	bx	lr

0800a126 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800a126:	b480      	push	{r7}
 800a128:	b083      	sub	sp, #12
 800a12a:	af00      	add	r7, sp, #0
 800a12c:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	691b      	ldr	r3, [r3, #16]
 800a132:	b2db      	uxtb	r3, r3
}
 800a134:	4618      	mov	r0, r3
 800a136:	370c      	adds	r7, #12
 800a138:	46bd      	mov	sp, r7
 800a13a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13e:	4770      	bx	lr

0800a140 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800a140:	b480      	push	{r7}
 800a142:	b085      	sub	sp, #20
 800a144:	af00      	add	r7, sp, #0
 800a146:	6078      	str	r0, [r7, #4]
 800a148:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	3314      	adds	r3, #20
 800a14e:	461a      	mov	r2, r3
 800a150:	683b      	ldr	r3, [r7, #0]
 800a152:	4413      	add	r3, r2
 800a154:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	681b      	ldr	r3, [r3, #0]
}  
 800a15a:	4618      	mov	r0, r3
 800a15c:	3714      	adds	r7, #20
 800a15e:	46bd      	mov	sp, r7
 800a160:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a164:	4770      	bx	lr

0800a166 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800a166:	b480      	push	{r7}
 800a168:	b085      	sub	sp, #20
 800a16a:	af00      	add	r7, sp, #0
 800a16c:	6078      	str	r0, [r7, #4]
 800a16e:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a170:	2300      	movs	r3, #0
 800a172:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800a174:	683b      	ldr	r3, [r7, #0]
 800a176:	681a      	ldr	r2, [r3, #0]
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800a17c:	683b      	ldr	r3, [r7, #0]
 800a17e:	685a      	ldr	r2, [r3, #4]
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a184:	683b      	ldr	r3, [r7, #0]
 800a186:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800a188:	683b      	ldr	r3, [r7, #0]
 800a18a:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a18c:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800a18e:	683b      	ldr	r3, [r7, #0]
 800a190:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800a192:	431a      	orrs	r2, r3
                       Data->DPSM);
 800a194:	683b      	ldr	r3, [r7, #0]
 800a196:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800a198:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a19a:	68fa      	ldr	r2, [r7, #12]
 800a19c:	4313      	orrs	r3, r2
 800a19e:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1a4:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	431a      	orrs	r2, r3
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800a1b0:	2300      	movs	r3, #0

}
 800a1b2:	4618      	mov	r0, r3
 800a1b4:	3714      	adds	r7, #20
 800a1b6:	46bd      	mov	sp, r7
 800a1b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1bc:	4770      	bx	lr

0800a1be <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800a1be:	b580      	push	{r7, lr}
 800a1c0:	b088      	sub	sp, #32
 800a1c2:	af00      	add	r7, sp, #0
 800a1c4:	6078      	str	r0, [r7, #4]
 800a1c6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800a1c8:	683b      	ldr	r3, [r7, #0]
 800a1ca:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800a1cc:	2310      	movs	r3, #16
 800a1ce:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a1d0:	2340      	movs	r3, #64	@ 0x40
 800a1d2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a1d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a1dc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a1de:	f107 0308 	add.w	r3, r7, #8
 800a1e2:	4619      	mov	r1, r3
 800a1e4:	6878      	ldr	r0, [r7, #4]
 800a1e6:	f7ff ff74 	bl	800a0d2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800a1ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a1ee:	2110      	movs	r1, #16
 800a1f0:	6878      	ldr	r0, [r7, #4]
 800a1f2:	f000 fa19 	bl	800a628 <SDMMC_GetCmdResp1>
 800a1f6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a1f8:	69fb      	ldr	r3, [r7, #28]
}
 800a1fa:	4618      	mov	r0, r3
 800a1fc:	3720      	adds	r7, #32
 800a1fe:	46bd      	mov	sp, r7
 800a200:	bd80      	pop	{r7, pc}

0800a202 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800a202:	b580      	push	{r7, lr}
 800a204:	b088      	sub	sp, #32
 800a206:	af00      	add	r7, sp, #0
 800a208:	6078      	str	r0, [r7, #4]
 800a20a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a20c:	683b      	ldr	r3, [r7, #0]
 800a20e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800a210:	2311      	movs	r3, #17
 800a212:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a214:	2340      	movs	r3, #64	@ 0x40
 800a216:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a218:	2300      	movs	r3, #0
 800a21a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a21c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a220:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a222:	f107 0308 	add.w	r3, r7, #8
 800a226:	4619      	mov	r1, r3
 800a228:	6878      	ldr	r0, [r7, #4]
 800a22a:	f7ff ff52 	bl	800a0d2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800a22e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a232:	2111      	movs	r1, #17
 800a234:	6878      	ldr	r0, [r7, #4]
 800a236:	f000 f9f7 	bl	800a628 <SDMMC_GetCmdResp1>
 800a23a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a23c:	69fb      	ldr	r3, [r7, #28]
}
 800a23e:	4618      	mov	r0, r3
 800a240:	3720      	adds	r7, #32
 800a242:	46bd      	mov	sp, r7
 800a244:	bd80      	pop	{r7, pc}

0800a246 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800a246:	b580      	push	{r7, lr}
 800a248:	b088      	sub	sp, #32
 800a24a:	af00      	add	r7, sp, #0
 800a24c:	6078      	str	r0, [r7, #4]
 800a24e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800a254:	2312      	movs	r3, #18
 800a256:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a258:	2340      	movs	r3, #64	@ 0x40
 800a25a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a25c:	2300      	movs	r3, #0
 800a25e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a260:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a264:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a266:	f107 0308 	add.w	r3, r7, #8
 800a26a:	4619      	mov	r1, r3
 800a26c:	6878      	ldr	r0, [r7, #4]
 800a26e:	f7ff ff30 	bl	800a0d2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800a272:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a276:	2112      	movs	r1, #18
 800a278:	6878      	ldr	r0, [r7, #4]
 800a27a:	f000 f9d5 	bl	800a628 <SDMMC_GetCmdResp1>
 800a27e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a280:	69fb      	ldr	r3, [r7, #28]
}
 800a282:	4618      	mov	r0, r3
 800a284:	3720      	adds	r7, #32
 800a286:	46bd      	mov	sp, r7
 800a288:	bd80      	pop	{r7, pc}

0800a28a <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800a28a:	b580      	push	{r7, lr}
 800a28c:	b088      	sub	sp, #32
 800a28e:	af00      	add	r7, sp, #0
 800a290:	6078      	str	r0, [r7, #4]
 800a292:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800a294:	683b      	ldr	r3, [r7, #0]
 800a296:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800a298:	2318      	movs	r3, #24
 800a29a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a29c:	2340      	movs	r3, #64	@ 0x40
 800a29e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a2a0:	2300      	movs	r3, #0
 800a2a2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a2a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a2a8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a2aa:	f107 0308 	add.w	r3, r7, #8
 800a2ae:	4619      	mov	r1, r3
 800a2b0:	6878      	ldr	r0, [r7, #4]
 800a2b2:	f7ff ff0e 	bl	800a0d2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800a2b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a2ba:	2118      	movs	r1, #24
 800a2bc:	6878      	ldr	r0, [r7, #4]
 800a2be:	f000 f9b3 	bl	800a628 <SDMMC_GetCmdResp1>
 800a2c2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a2c4:	69fb      	ldr	r3, [r7, #28]
}
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	3720      	adds	r7, #32
 800a2ca:	46bd      	mov	sp, r7
 800a2cc:	bd80      	pop	{r7, pc}

0800a2ce <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800a2ce:	b580      	push	{r7, lr}
 800a2d0:	b088      	sub	sp, #32
 800a2d2:	af00      	add	r7, sp, #0
 800a2d4:	6078      	str	r0, [r7, #4]
 800a2d6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800a2d8:	683b      	ldr	r3, [r7, #0]
 800a2da:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800a2dc:	2319      	movs	r3, #25
 800a2de:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a2e0:	2340      	movs	r3, #64	@ 0x40
 800a2e2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a2e4:	2300      	movs	r3, #0
 800a2e6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a2e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a2ec:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a2ee:	f107 0308 	add.w	r3, r7, #8
 800a2f2:	4619      	mov	r1, r3
 800a2f4:	6878      	ldr	r0, [r7, #4]
 800a2f6:	f7ff feec 	bl	800a0d2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800a2fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a2fe:	2119      	movs	r1, #25
 800a300:	6878      	ldr	r0, [r7, #4]
 800a302:	f000 f991 	bl	800a628 <SDMMC_GetCmdResp1>
 800a306:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a308:	69fb      	ldr	r3, [r7, #28]
}
 800a30a:	4618      	mov	r0, r3
 800a30c:	3720      	adds	r7, #32
 800a30e:	46bd      	mov	sp, r7
 800a310:	bd80      	pop	{r7, pc}
	...

0800a314 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800a314:	b580      	push	{r7, lr}
 800a316:	b088      	sub	sp, #32
 800a318:	af00      	add	r7, sp, #0
 800a31a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800a31c:	2300      	movs	r3, #0
 800a31e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800a320:	230c      	movs	r3, #12
 800a322:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a324:	2340      	movs	r3, #64	@ 0x40
 800a326:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a328:	2300      	movs	r3, #0
 800a32a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a32c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a330:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a332:	f107 0308 	add.w	r3, r7, #8
 800a336:	4619      	mov	r1, r3
 800a338:	6878      	ldr	r0, [r7, #4]
 800a33a:	f7ff feca 	bl	800a0d2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800a33e:	4a05      	ldr	r2, [pc, #20]	@ (800a354 <SDMMC_CmdStopTransfer+0x40>)
 800a340:	210c      	movs	r1, #12
 800a342:	6878      	ldr	r0, [r7, #4]
 800a344:	f000 f970 	bl	800a628 <SDMMC_GetCmdResp1>
 800a348:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a34a:	69fb      	ldr	r3, [r7, #28]
}
 800a34c:	4618      	mov	r0, r3
 800a34e:	3720      	adds	r7, #32
 800a350:	46bd      	mov	sp, r7
 800a352:	bd80      	pop	{r7, pc}
 800a354:	05f5e100 	.word	0x05f5e100

0800a358 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800a358:	b580      	push	{r7, lr}
 800a35a:	b08a      	sub	sp, #40	@ 0x28
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	60f8      	str	r0, [r7, #12]
 800a360:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800a364:	683b      	ldr	r3, [r7, #0]
 800a366:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800a368:	2307      	movs	r3, #7
 800a36a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a36c:	2340      	movs	r3, #64	@ 0x40
 800a36e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a370:	2300      	movs	r3, #0
 800a372:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a374:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a378:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a37a:	f107 0310 	add.w	r3, r7, #16
 800a37e:	4619      	mov	r1, r3
 800a380:	68f8      	ldr	r0, [r7, #12]
 800a382:	f7ff fea6 	bl	800a0d2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800a386:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a38a:	2107      	movs	r1, #7
 800a38c:	68f8      	ldr	r0, [r7, #12]
 800a38e:	f000 f94b 	bl	800a628 <SDMMC_GetCmdResp1>
 800a392:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800a394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a396:	4618      	mov	r0, r3
 800a398:	3728      	adds	r7, #40	@ 0x28
 800a39a:	46bd      	mov	sp, r7
 800a39c:	bd80      	pop	{r7, pc}

0800a39e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800a39e:	b580      	push	{r7, lr}
 800a3a0:	b088      	sub	sp, #32
 800a3a2:	af00      	add	r7, sp, #0
 800a3a4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800a3aa:	2300      	movs	r3, #0
 800a3ac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800a3ae:	2300      	movs	r3, #0
 800a3b0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a3b2:	2300      	movs	r3, #0
 800a3b4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a3b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a3ba:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a3bc:	f107 0308 	add.w	r3, r7, #8
 800a3c0:	4619      	mov	r1, r3
 800a3c2:	6878      	ldr	r0, [r7, #4]
 800a3c4:	f7ff fe85 	bl	800a0d2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800a3c8:	6878      	ldr	r0, [r7, #4]
 800a3ca:	f000 fb65 	bl	800aa98 <SDMMC_GetCmdError>
 800a3ce:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a3d0:	69fb      	ldr	r3, [r7, #28]
}
 800a3d2:	4618      	mov	r0, r3
 800a3d4:	3720      	adds	r7, #32
 800a3d6:	46bd      	mov	sp, r7
 800a3d8:	bd80      	pop	{r7, pc}

0800a3da <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800a3da:	b580      	push	{r7, lr}
 800a3dc:	b088      	sub	sp, #32
 800a3de:	af00      	add	r7, sp, #0
 800a3e0:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800a3e2:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800a3e6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800a3e8:	2308      	movs	r3, #8
 800a3ea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a3ec:	2340      	movs	r3, #64	@ 0x40
 800a3ee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a3f0:	2300      	movs	r3, #0
 800a3f2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a3f4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a3f8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a3fa:	f107 0308 	add.w	r3, r7, #8
 800a3fe:	4619      	mov	r1, r3
 800a400:	6878      	ldr	r0, [r7, #4]
 800a402:	f7ff fe66 	bl	800a0d2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800a406:	6878      	ldr	r0, [r7, #4]
 800a408:	f000 faf8 	bl	800a9fc <SDMMC_GetCmdResp7>
 800a40c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a40e:	69fb      	ldr	r3, [r7, #28]
}
 800a410:	4618      	mov	r0, r3
 800a412:	3720      	adds	r7, #32
 800a414:	46bd      	mov	sp, r7
 800a416:	bd80      	pop	{r7, pc}

0800a418 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a418:	b580      	push	{r7, lr}
 800a41a:	b088      	sub	sp, #32
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	6078      	str	r0, [r7, #4]
 800a420:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800a422:	683b      	ldr	r3, [r7, #0]
 800a424:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800a426:	2337      	movs	r3, #55	@ 0x37
 800a428:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a42a:	2340      	movs	r3, #64	@ 0x40
 800a42c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a42e:	2300      	movs	r3, #0
 800a430:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a432:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a436:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a438:	f107 0308 	add.w	r3, r7, #8
 800a43c:	4619      	mov	r1, r3
 800a43e:	6878      	ldr	r0, [r7, #4]
 800a440:	f7ff fe47 	bl	800a0d2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800a444:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a448:	2137      	movs	r1, #55	@ 0x37
 800a44a:	6878      	ldr	r0, [r7, #4]
 800a44c:	f000 f8ec 	bl	800a628 <SDMMC_GetCmdResp1>
 800a450:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a452:	69fb      	ldr	r3, [r7, #28]
}
 800a454:	4618      	mov	r0, r3
 800a456:	3720      	adds	r7, #32
 800a458:	46bd      	mov	sp, r7
 800a45a:	bd80      	pop	{r7, pc}

0800a45c <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a45c:	b580      	push	{r7, lr}
 800a45e:	b088      	sub	sp, #32
 800a460:	af00      	add	r7, sp, #0
 800a462:	6078      	str	r0, [r7, #4]
 800a464:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800a466:	683b      	ldr	r3, [r7, #0]
 800a468:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800a46c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a470:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800a472:	2329      	movs	r3, #41	@ 0x29
 800a474:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a476:	2340      	movs	r3, #64	@ 0x40
 800a478:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a47a:	2300      	movs	r3, #0
 800a47c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a47e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a482:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a484:	f107 0308 	add.w	r3, r7, #8
 800a488:	4619      	mov	r1, r3
 800a48a:	6878      	ldr	r0, [r7, #4]
 800a48c:	f7ff fe21 	bl	800a0d2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800a490:	6878      	ldr	r0, [r7, #4]
 800a492:	f000 f9ff 	bl	800a894 <SDMMC_GetCmdResp3>
 800a496:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a498:	69fb      	ldr	r3, [r7, #28]
}
 800a49a:	4618      	mov	r0, r3
 800a49c:	3720      	adds	r7, #32
 800a49e:	46bd      	mov	sp, r7
 800a4a0:	bd80      	pop	{r7, pc}

0800a4a2 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800a4a2:	b580      	push	{r7, lr}
 800a4a4:	b088      	sub	sp, #32
 800a4a6:	af00      	add	r7, sp, #0
 800a4a8:	6078      	str	r0, [r7, #4]
 800a4aa:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800a4ac:	683b      	ldr	r3, [r7, #0]
 800a4ae:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800a4b0:	2306      	movs	r3, #6
 800a4b2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a4b4:	2340      	movs	r3, #64	@ 0x40
 800a4b6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a4bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a4c0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a4c2:	f107 0308 	add.w	r3, r7, #8
 800a4c6:	4619      	mov	r1, r3
 800a4c8:	6878      	ldr	r0, [r7, #4]
 800a4ca:	f7ff fe02 	bl	800a0d2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800a4ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a4d2:	2106      	movs	r1, #6
 800a4d4:	6878      	ldr	r0, [r7, #4]
 800a4d6:	f000 f8a7 	bl	800a628 <SDMMC_GetCmdResp1>
 800a4da:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a4dc:	69fb      	ldr	r3, [r7, #28]
}
 800a4de:	4618      	mov	r0, r3
 800a4e0:	3720      	adds	r7, #32
 800a4e2:	46bd      	mov	sp, r7
 800a4e4:	bd80      	pop	{r7, pc}

0800a4e6 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800a4e6:	b580      	push	{r7, lr}
 800a4e8:	b088      	sub	sp, #32
 800a4ea:	af00      	add	r7, sp, #0
 800a4ec:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800a4f2:	2333      	movs	r3, #51	@ 0x33
 800a4f4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a4f6:	2340      	movs	r3, #64	@ 0x40
 800a4f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a4fa:	2300      	movs	r3, #0
 800a4fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a4fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a502:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a504:	f107 0308 	add.w	r3, r7, #8
 800a508:	4619      	mov	r1, r3
 800a50a:	6878      	ldr	r0, [r7, #4]
 800a50c:	f7ff fde1 	bl	800a0d2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800a510:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a514:	2133      	movs	r1, #51	@ 0x33
 800a516:	6878      	ldr	r0, [r7, #4]
 800a518:	f000 f886 	bl	800a628 <SDMMC_GetCmdResp1>
 800a51c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a51e:	69fb      	ldr	r3, [r7, #28]
}
 800a520:	4618      	mov	r0, r3
 800a522:	3720      	adds	r7, #32
 800a524:	46bd      	mov	sp, r7
 800a526:	bd80      	pop	{r7, pc}

0800a528 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800a528:	b580      	push	{r7, lr}
 800a52a:	b088      	sub	sp, #32
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800a530:	2300      	movs	r3, #0
 800a532:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800a534:	2302      	movs	r3, #2
 800a536:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800a538:	23c0      	movs	r3, #192	@ 0xc0
 800a53a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a53c:	2300      	movs	r3, #0
 800a53e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a540:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a544:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a546:	f107 0308 	add.w	r3, r7, #8
 800a54a:	4619      	mov	r1, r3
 800a54c:	6878      	ldr	r0, [r7, #4]
 800a54e:	f7ff fdc0 	bl	800a0d2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800a552:	6878      	ldr	r0, [r7, #4]
 800a554:	f000 f956 	bl	800a804 <SDMMC_GetCmdResp2>
 800a558:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a55a:	69fb      	ldr	r3, [r7, #28]
}
 800a55c:	4618      	mov	r0, r3
 800a55e:	3720      	adds	r7, #32
 800a560:	46bd      	mov	sp, r7
 800a562:	bd80      	pop	{r7, pc}

0800a564 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a564:	b580      	push	{r7, lr}
 800a566:	b088      	sub	sp, #32
 800a568:	af00      	add	r7, sp, #0
 800a56a:	6078      	str	r0, [r7, #4]
 800a56c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800a56e:	683b      	ldr	r3, [r7, #0]
 800a570:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800a572:	2309      	movs	r3, #9
 800a574:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800a576:	23c0      	movs	r3, #192	@ 0xc0
 800a578:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a57a:	2300      	movs	r3, #0
 800a57c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a57e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a582:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a584:	f107 0308 	add.w	r3, r7, #8
 800a588:	4619      	mov	r1, r3
 800a58a:	6878      	ldr	r0, [r7, #4]
 800a58c:	f7ff fda1 	bl	800a0d2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800a590:	6878      	ldr	r0, [r7, #4]
 800a592:	f000 f937 	bl	800a804 <SDMMC_GetCmdResp2>
 800a596:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a598:	69fb      	ldr	r3, [r7, #28]
}
 800a59a:	4618      	mov	r0, r3
 800a59c:	3720      	adds	r7, #32
 800a59e:	46bd      	mov	sp, r7
 800a5a0:	bd80      	pop	{r7, pc}

0800a5a2 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800a5a2:	b580      	push	{r7, lr}
 800a5a4:	b088      	sub	sp, #32
 800a5a6:	af00      	add	r7, sp, #0
 800a5a8:	6078      	str	r0, [r7, #4]
 800a5aa:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800a5b0:	2303      	movs	r3, #3
 800a5b2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a5b4:	2340      	movs	r3, #64	@ 0x40
 800a5b6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a5bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a5c0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a5c2:	f107 0308 	add.w	r3, r7, #8
 800a5c6:	4619      	mov	r1, r3
 800a5c8:	6878      	ldr	r0, [r7, #4]
 800a5ca:	f7ff fd82 	bl	800a0d2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800a5ce:	683a      	ldr	r2, [r7, #0]
 800a5d0:	2103      	movs	r1, #3
 800a5d2:	6878      	ldr	r0, [r7, #4]
 800a5d4:	f000 f99c 	bl	800a910 <SDMMC_GetCmdResp6>
 800a5d8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a5da:	69fb      	ldr	r3, [r7, #28]
}
 800a5dc:	4618      	mov	r0, r3
 800a5de:	3720      	adds	r7, #32
 800a5e0:	46bd      	mov	sp, r7
 800a5e2:	bd80      	pop	{r7, pc}

0800a5e4 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b088      	sub	sp, #32
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
 800a5ec:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800a5ee:	683b      	ldr	r3, [r7, #0]
 800a5f0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800a5f2:	230d      	movs	r3, #13
 800a5f4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a5f6:	2340      	movs	r3, #64	@ 0x40
 800a5f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a5fa:	2300      	movs	r3, #0
 800a5fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a5fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a602:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a604:	f107 0308 	add.w	r3, r7, #8
 800a608:	4619      	mov	r1, r3
 800a60a:	6878      	ldr	r0, [r7, #4]
 800a60c:	f7ff fd61 	bl	800a0d2 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800a610:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a614:	210d      	movs	r1, #13
 800a616:	6878      	ldr	r0, [r7, #4]
 800a618:	f000 f806 	bl	800a628 <SDMMC_GetCmdResp1>
 800a61c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a61e:	69fb      	ldr	r3, [r7, #28]
}
 800a620:	4618      	mov	r0, r3
 800a622:	3720      	adds	r7, #32
 800a624:	46bd      	mov	sp, r7
 800a626:	bd80      	pop	{r7, pc}

0800a628 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b088      	sub	sp, #32
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	60f8      	str	r0, [r7, #12]
 800a630:	460b      	mov	r3, r1
 800a632:	607a      	str	r2, [r7, #4]
 800a634:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800a636:	4b70      	ldr	r3, [pc, #448]	@ (800a7f8 <SDMMC_GetCmdResp1+0x1d0>)
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	4a70      	ldr	r2, [pc, #448]	@ (800a7fc <SDMMC_GetCmdResp1+0x1d4>)
 800a63c:	fba2 2303 	umull	r2, r3, r2, r3
 800a640:	0a5a      	lsrs	r2, r3, #9
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	fb02 f303 	mul.w	r3, r2, r3
 800a648:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800a64a:	69fb      	ldr	r3, [r7, #28]
 800a64c:	1e5a      	subs	r2, r3, #1
 800a64e:	61fa      	str	r2, [r7, #28]
 800a650:	2b00      	cmp	r3, #0
 800a652:	d102      	bne.n	800a65a <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a654:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a658:	e0c9      	b.n	800a7ee <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a65e:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a660:	69bb      	ldr	r3, [r7, #24]
 800a662:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a666:	2b00      	cmp	r3, #0
 800a668:	d0ef      	beq.n	800a64a <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a66a:	69bb      	ldr	r3, [r7, #24]
 800a66c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a670:	2b00      	cmp	r3, #0
 800a672:	d1ea      	bne.n	800a64a <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a678:	f003 0304 	and.w	r3, r3, #4
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d004      	beq.n	800a68a <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	2204      	movs	r2, #4
 800a684:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a686:	2304      	movs	r3, #4
 800a688:	e0b1      	b.n	800a7ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a68e:	f003 0301 	and.w	r3, r3, #1
 800a692:	2b00      	cmp	r3, #0
 800a694:	d004      	beq.n	800a6a0 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	2201      	movs	r2, #1
 800a69a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a69c:	2301      	movs	r3, #1
 800a69e:	e0a6      	b.n	800a7ee <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	22c5      	movs	r2, #197	@ 0xc5
 800a6a4:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800a6a6:	68f8      	ldr	r0, [r7, #12]
 800a6a8:	f7ff fd3d 	bl	800a126 <SDIO_GetCommandResponse>
 800a6ac:	4603      	mov	r3, r0
 800a6ae:	461a      	mov	r2, r3
 800a6b0:	7afb      	ldrb	r3, [r7, #11]
 800a6b2:	4293      	cmp	r3, r2
 800a6b4:	d001      	beq.n	800a6ba <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a6b6:	2301      	movs	r3, #1
 800a6b8:	e099      	b.n	800a7ee <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800a6ba:	2100      	movs	r1, #0
 800a6bc:	68f8      	ldr	r0, [r7, #12]
 800a6be:	f7ff fd3f 	bl	800a140 <SDIO_GetResponse>
 800a6c2:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800a6c4:	697a      	ldr	r2, [r7, #20]
 800a6c6:	4b4e      	ldr	r3, [pc, #312]	@ (800a800 <SDMMC_GetCmdResp1+0x1d8>)
 800a6c8:	4013      	ands	r3, r2
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d101      	bne.n	800a6d2 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800a6ce:	2300      	movs	r3, #0
 800a6d0:	e08d      	b.n	800a7ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800a6d2:	697b      	ldr	r3, [r7, #20]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	da02      	bge.n	800a6de <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800a6d8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a6dc:	e087      	b.n	800a7ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800a6de:	697b      	ldr	r3, [r7, #20]
 800a6e0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d001      	beq.n	800a6ec <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800a6e8:	2340      	movs	r3, #64	@ 0x40
 800a6ea:	e080      	b.n	800a7ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800a6ec:	697b      	ldr	r3, [r7, #20]
 800a6ee:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d001      	beq.n	800a6fa <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800a6f6:	2380      	movs	r3, #128	@ 0x80
 800a6f8:	e079      	b.n	800a7ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800a6fa:	697b      	ldr	r3, [r7, #20]
 800a6fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a700:	2b00      	cmp	r3, #0
 800a702:	d002      	beq.n	800a70a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800a704:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a708:	e071      	b.n	800a7ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800a70a:	697b      	ldr	r3, [r7, #20]
 800a70c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a710:	2b00      	cmp	r3, #0
 800a712:	d002      	beq.n	800a71a <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800a714:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a718:	e069      	b.n	800a7ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800a71a:	697b      	ldr	r3, [r7, #20]
 800a71c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a720:	2b00      	cmp	r3, #0
 800a722:	d002      	beq.n	800a72a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800a724:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a728:	e061      	b.n	800a7ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800a72a:	697b      	ldr	r3, [r7, #20]
 800a72c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800a730:	2b00      	cmp	r3, #0
 800a732:	d002      	beq.n	800a73a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800a734:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800a738:	e059      	b.n	800a7ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800a73a:	697b      	ldr	r3, [r7, #20]
 800a73c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a740:	2b00      	cmp	r3, #0
 800a742:	d002      	beq.n	800a74a <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a744:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a748:	e051      	b.n	800a7ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800a74a:	697b      	ldr	r3, [r7, #20]
 800a74c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a750:	2b00      	cmp	r3, #0
 800a752:	d002      	beq.n	800a75a <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a754:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a758:	e049      	b.n	800a7ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800a75a:	697b      	ldr	r3, [r7, #20]
 800a75c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a760:	2b00      	cmp	r3, #0
 800a762:	d002      	beq.n	800a76a <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800a764:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800a768:	e041      	b.n	800a7ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800a76a:	697b      	ldr	r3, [r7, #20]
 800a76c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a770:	2b00      	cmp	r3, #0
 800a772:	d002      	beq.n	800a77a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800a774:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a778:	e039      	b.n	800a7ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800a77a:	697b      	ldr	r3, [r7, #20]
 800a77c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a780:	2b00      	cmp	r3, #0
 800a782:	d002      	beq.n	800a78a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800a784:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800a788:	e031      	b.n	800a7ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800a78a:	697b      	ldr	r3, [r7, #20]
 800a78c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a790:	2b00      	cmp	r3, #0
 800a792:	d002      	beq.n	800a79a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800a794:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800a798:	e029      	b.n	800a7ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800a79a:	697b      	ldr	r3, [r7, #20]
 800a79c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d002      	beq.n	800a7aa <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800a7a4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800a7a8:	e021      	b.n	800a7ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800a7aa:	697b      	ldr	r3, [r7, #20]
 800a7ac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d002      	beq.n	800a7ba <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800a7b4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800a7b8:	e019      	b.n	800a7ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800a7ba:	697b      	ldr	r3, [r7, #20]
 800a7bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d002      	beq.n	800a7ca <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800a7c4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800a7c8:	e011      	b.n	800a7ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800a7ca:	697b      	ldr	r3, [r7, #20]
 800a7cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d002      	beq.n	800a7da <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800a7d4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800a7d8:	e009      	b.n	800a7ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800a7da:	697b      	ldr	r3, [r7, #20]
 800a7dc:	f003 0308 	and.w	r3, r3, #8
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d002      	beq.n	800a7ea <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800a7e4:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800a7e8:	e001      	b.n	800a7ee <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a7ea:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	3720      	adds	r7, #32
 800a7f2:	46bd      	mov	sp, r7
 800a7f4:	bd80      	pop	{r7, pc}
 800a7f6:	bf00      	nop
 800a7f8:	20000000 	.word	0x20000000
 800a7fc:	10624dd3 	.word	0x10624dd3
 800a800:	fdffe008 	.word	0xfdffe008

0800a804 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800a804:	b480      	push	{r7}
 800a806:	b085      	sub	sp, #20
 800a808:	af00      	add	r7, sp, #0
 800a80a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a80c:	4b1f      	ldr	r3, [pc, #124]	@ (800a88c <SDMMC_GetCmdResp2+0x88>)
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	4a1f      	ldr	r2, [pc, #124]	@ (800a890 <SDMMC_GetCmdResp2+0x8c>)
 800a812:	fba2 2303 	umull	r2, r3, r2, r3
 800a816:	0a5b      	lsrs	r3, r3, #9
 800a818:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a81c:	fb02 f303 	mul.w	r3, r2, r3
 800a820:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	1e5a      	subs	r2, r3, #1
 800a826:	60fa      	str	r2, [r7, #12]
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d102      	bne.n	800a832 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a82c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a830:	e026      	b.n	800a880 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a836:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a838:	68bb      	ldr	r3, [r7, #8]
 800a83a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d0ef      	beq.n	800a822 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a842:	68bb      	ldr	r3, [r7, #8]
 800a844:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d1ea      	bne.n	800a822 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a850:	f003 0304 	and.w	r3, r3, #4
 800a854:	2b00      	cmp	r3, #0
 800a856:	d004      	beq.n	800a862 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	2204      	movs	r2, #4
 800a85c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a85e:	2304      	movs	r3, #4
 800a860:	e00e      	b.n	800a880 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a866:	f003 0301 	and.w	r3, r3, #1
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d004      	beq.n	800a878 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	2201      	movs	r2, #1
 800a872:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a874:	2301      	movs	r3, #1
 800a876:	e003      	b.n	800a880 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	22c5      	movs	r2, #197	@ 0xc5
 800a87c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800a87e:	2300      	movs	r3, #0
}
 800a880:	4618      	mov	r0, r3
 800a882:	3714      	adds	r7, #20
 800a884:	46bd      	mov	sp, r7
 800a886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88a:	4770      	bx	lr
 800a88c:	20000000 	.word	0x20000000
 800a890:	10624dd3 	.word	0x10624dd3

0800a894 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800a894:	b480      	push	{r7}
 800a896:	b085      	sub	sp, #20
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a89c:	4b1a      	ldr	r3, [pc, #104]	@ (800a908 <SDMMC_GetCmdResp3+0x74>)
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	4a1a      	ldr	r2, [pc, #104]	@ (800a90c <SDMMC_GetCmdResp3+0x78>)
 800a8a2:	fba2 2303 	umull	r2, r3, r2, r3
 800a8a6:	0a5b      	lsrs	r3, r3, #9
 800a8a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a8ac:	fb02 f303 	mul.w	r3, r2, r3
 800a8b0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	1e5a      	subs	r2, r3, #1
 800a8b6:	60fa      	str	r2, [r7, #12]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d102      	bne.n	800a8c2 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a8bc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a8c0:	e01b      	b.n	800a8fa <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a8c6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a8c8:	68bb      	ldr	r3, [r7, #8]
 800a8ca:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d0ef      	beq.n	800a8b2 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a8d2:	68bb      	ldr	r3, [r7, #8]
 800a8d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d1ea      	bne.n	800a8b2 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a8e0:	f003 0304 	and.w	r3, r3, #4
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d004      	beq.n	800a8f2 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	2204      	movs	r2, #4
 800a8ec:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a8ee:	2304      	movs	r3, #4
 800a8f0:	e003      	b.n	800a8fa <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	22c5      	movs	r2, #197	@ 0xc5
 800a8f6:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a8f8:	2300      	movs	r3, #0
}
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	3714      	adds	r7, #20
 800a8fe:	46bd      	mov	sp, r7
 800a900:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a904:	4770      	bx	lr
 800a906:	bf00      	nop
 800a908:	20000000 	.word	0x20000000
 800a90c:	10624dd3 	.word	0x10624dd3

0800a910 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800a910:	b580      	push	{r7, lr}
 800a912:	b088      	sub	sp, #32
 800a914:	af00      	add	r7, sp, #0
 800a916:	60f8      	str	r0, [r7, #12]
 800a918:	460b      	mov	r3, r1
 800a91a:	607a      	str	r2, [r7, #4]
 800a91c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a91e:	4b35      	ldr	r3, [pc, #212]	@ (800a9f4 <SDMMC_GetCmdResp6+0xe4>)
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	4a35      	ldr	r2, [pc, #212]	@ (800a9f8 <SDMMC_GetCmdResp6+0xe8>)
 800a924:	fba2 2303 	umull	r2, r3, r2, r3
 800a928:	0a5b      	lsrs	r3, r3, #9
 800a92a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a92e:	fb02 f303 	mul.w	r3, r2, r3
 800a932:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800a934:	69fb      	ldr	r3, [r7, #28]
 800a936:	1e5a      	subs	r2, r3, #1
 800a938:	61fa      	str	r2, [r7, #28]
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d102      	bne.n	800a944 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a93e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800a942:	e052      	b.n	800a9ea <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a948:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a94a:	69bb      	ldr	r3, [r7, #24]
 800a94c:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800a950:	2b00      	cmp	r3, #0
 800a952:	d0ef      	beq.n	800a934 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a954:	69bb      	ldr	r3, [r7, #24]
 800a956:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d1ea      	bne.n	800a934 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a962:	f003 0304 	and.w	r3, r3, #4
 800a966:	2b00      	cmp	r3, #0
 800a968:	d004      	beq.n	800a974 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	2204      	movs	r2, #4
 800a96e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a970:	2304      	movs	r3, #4
 800a972:	e03a      	b.n	800a9ea <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a978:	f003 0301 	and.w	r3, r3, #1
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d004      	beq.n	800a98a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a980:	68fb      	ldr	r3, [r7, #12]
 800a982:	2201      	movs	r2, #1
 800a984:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a986:	2301      	movs	r3, #1
 800a988:	e02f      	b.n	800a9ea <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800a98a:	68f8      	ldr	r0, [r7, #12]
 800a98c:	f7ff fbcb 	bl	800a126 <SDIO_GetCommandResponse>
 800a990:	4603      	mov	r3, r0
 800a992:	461a      	mov	r2, r3
 800a994:	7afb      	ldrb	r3, [r7, #11]
 800a996:	4293      	cmp	r3, r2
 800a998:	d001      	beq.n	800a99e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a99a:	2301      	movs	r3, #1
 800a99c:	e025      	b.n	800a9ea <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	22c5      	movs	r2, #197	@ 0xc5
 800a9a2:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800a9a4:	2100      	movs	r1, #0
 800a9a6:	68f8      	ldr	r0, [r7, #12]
 800a9a8:	f7ff fbca 	bl	800a140 <SDIO_GetResponse>
 800a9ac:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800a9ae:	697b      	ldr	r3, [r7, #20]
 800a9b0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d106      	bne.n	800a9c6 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800a9b8:	697b      	ldr	r3, [r7, #20]
 800a9ba:	0c1b      	lsrs	r3, r3, #16
 800a9bc:	b29a      	uxth	r2, r3
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	e011      	b.n	800a9ea <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800a9c6:	697b      	ldr	r3, [r7, #20]
 800a9c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d002      	beq.n	800a9d6 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a9d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800a9d4:	e009      	b.n	800a9ea <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800a9d6:	697b      	ldr	r3, [r7, #20]
 800a9d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d002      	beq.n	800a9e6 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a9e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a9e4:	e001      	b.n	800a9ea <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a9e6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800a9ea:	4618      	mov	r0, r3
 800a9ec:	3720      	adds	r7, #32
 800a9ee:	46bd      	mov	sp, r7
 800a9f0:	bd80      	pop	{r7, pc}
 800a9f2:	bf00      	nop
 800a9f4:	20000000 	.word	0x20000000
 800a9f8:	10624dd3 	.word	0x10624dd3

0800a9fc <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800a9fc:	b480      	push	{r7}
 800a9fe:	b085      	sub	sp, #20
 800aa00:	af00      	add	r7, sp, #0
 800aa02:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800aa04:	4b22      	ldr	r3, [pc, #136]	@ (800aa90 <SDMMC_GetCmdResp7+0x94>)
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	4a22      	ldr	r2, [pc, #136]	@ (800aa94 <SDMMC_GetCmdResp7+0x98>)
 800aa0a:	fba2 2303 	umull	r2, r3, r2, r3
 800aa0e:	0a5b      	lsrs	r3, r3, #9
 800aa10:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aa14:	fb02 f303 	mul.w	r3, r2, r3
 800aa18:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	1e5a      	subs	r2, r3, #1
 800aa1e:	60fa      	str	r2, [r7, #12]
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d102      	bne.n	800aa2a <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800aa24:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800aa28:	e02c      	b.n	800aa84 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa2e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800aa30:	68bb      	ldr	r3, [r7, #8]
 800aa32:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d0ef      	beq.n	800aa1a <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800aa3a:	68bb      	ldr	r3, [r7, #8]
 800aa3c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d1ea      	bne.n	800aa1a <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa48:	f003 0304 	and.w	r3, r3, #4
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d004      	beq.n	800aa5a <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	2204      	movs	r2, #4
 800aa54:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800aa56:	2304      	movs	r3, #4
 800aa58:	e014      	b.n	800aa84 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa5e:	f003 0301 	and.w	r3, r3, #1
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d004      	beq.n	800aa70 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	2201      	movs	r2, #1
 800aa6a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800aa6c:	2301      	movs	r3, #1
 800aa6e:	e009      	b.n	800aa84 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d002      	beq.n	800aa82 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	2240      	movs	r2, #64	@ 0x40
 800aa80:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800aa82:	2300      	movs	r3, #0
  
}
 800aa84:	4618      	mov	r0, r3
 800aa86:	3714      	adds	r7, #20
 800aa88:	46bd      	mov	sp, r7
 800aa8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa8e:	4770      	bx	lr
 800aa90:	20000000 	.word	0x20000000
 800aa94:	10624dd3 	.word	0x10624dd3

0800aa98 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800aa98:	b480      	push	{r7}
 800aa9a:	b085      	sub	sp, #20
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800aaa0:	4b11      	ldr	r3, [pc, #68]	@ (800aae8 <SDMMC_GetCmdError+0x50>)
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	4a11      	ldr	r2, [pc, #68]	@ (800aaec <SDMMC_GetCmdError+0x54>)
 800aaa6:	fba2 2303 	umull	r2, r3, r2, r3
 800aaaa:	0a5b      	lsrs	r3, r3, #9
 800aaac:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aab0:	fb02 f303 	mul.w	r3, r2, r3
 800aab4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	1e5a      	subs	r2, r3, #1
 800aaba:	60fa      	str	r2, [r7, #12]
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d102      	bne.n	800aac6 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800aac0:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800aac4:	e009      	b.n	800aada <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aaca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d0f1      	beq.n	800aab6 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	22c5      	movs	r2, #197	@ 0xc5
 800aad6:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800aad8:	2300      	movs	r3, #0
}
 800aada:	4618      	mov	r0, r3
 800aadc:	3714      	adds	r7, #20
 800aade:	46bd      	mov	sp, r7
 800aae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae4:	4770      	bx	lr
 800aae6:	bf00      	nop
 800aae8:	20000000 	.word	0x20000000
 800aaec:	10624dd3 	.word	0x10624dd3

0800aaf0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800aaf4:	4909      	ldr	r1, [pc, #36]	@ (800ab1c <MX_FATFS_Init+0x2c>)
 800aaf6:	480a      	ldr	r0, [pc, #40]	@ (800ab20 <MX_FATFS_Init+0x30>)
 800aaf8:	f003 fa34 	bl	800df64 <FATFS_LinkDriver>
 800aafc:	4603      	mov	r3, r0
 800aafe:	461a      	mov	r2, r3
 800ab00:	4b08      	ldr	r3, [pc, #32]	@ (800ab24 <MX_FATFS_Init+0x34>)
 800ab02:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  // 
  if(retSD == 0)
 800ab04:	4b07      	ldr	r3, [pc, #28]	@ (800ab24 <MX_FATFS_Init+0x34>)
 800ab06:	781b      	ldrb	r3, [r3, #0]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d104      	bne.n	800ab16 <MX_FATFS_Init+0x26>
  {
    f_mount(&SDFatFS, SDPath, 1);
 800ab0c:	2201      	movs	r2, #1
 800ab0e:	4903      	ldr	r1, [pc, #12]	@ (800ab1c <MX_FATFS_Init+0x2c>)
 800ab10:	4805      	ldr	r0, [pc, #20]	@ (800ab28 <MX_FATFS_Init+0x38>)
 800ab12:	f002 fc21 	bl	800d358 <f_mount>
  }
  /* USER CODE END Init */
}
 800ab16:	bf00      	nop
 800ab18:	bd80      	pop	{r7, pc}
 800ab1a:	bf00      	nop
 800ab1c:	20004618 	.word	0x20004618
 800ab20:	08016db0 	.word	0x08016db0
 800ab24:	20004614 	.word	0x20004614
 800ab28:	2000461c 	.word	0x2000461c

0800ab2c <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800ab2c:	b580      	push	{r7, lr}
 800ab2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return fat_GetFatTimeFromRTC();
 800ab30:	f7f9 fabc 	bl	80040ac <fat_GetFatTimeFromRTC>
 800ab34:	4603      	mov	r3, r0
  /* USER CODE END get_fattime */
}
 800ab36:	4618      	mov	r0, r3
 800ab38:	bd80      	pop	{r7, pc}
	...

0800ab3c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b082      	sub	sp, #8
 800ab40:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800ab42:	2300      	movs	r3, #0
 800ab44:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800ab46:	f000 f888 	bl	800ac5a <BSP_SD_IsDetected>
 800ab4a:	4603      	mov	r3, r0
 800ab4c:	2b01      	cmp	r3, #1
 800ab4e:	d001      	beq.n	800ab54 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800ab50:	2301      	movs	r3, #1
 800ab52:	e005      	b.n	800ab60 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800ab54:	4804      	ldr	r0, [pc, #16]	@ (800ab68 <BSP_SD_Init+0x2c>)
 800ab56:	f7fb fecd 	bl	80068f4 <HAL_SD_Init>
 800ab5a:	4603      	mov	r3, r0
 800ab5c:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 800ab5e:	79fb      	ldrb	r3, [r7, #7]
}
 800ab60:	4618      	mov	r0, r3
 800ab62:	3708      	adds	r7, #8
 800ab64:	46bd      	mov	sp, r7
 800ab66:	bd80      	pop	{r7, pc}
 800ab68:	2000022c 	.word	0x2000022c

0800ab6c <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800ab6c:	b580      	push	{r7, lr}
 800ab6e:	b086      	sub	sp, #24
 800ab70:	af00      	add	r7, sp, #0
 800ab72:	60f8      	str	r0, [r7, #12]
 800ab74:	60b9      	str	r1, [r7, #8]
 800ab76:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800ab78:	2300      	movs	r3, #0
 800ab7a:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	68ba      	ldr	r2, [r7, #8]
 800ab80:	68f9      	ldr	r1, [r7, #12]
 800ab82:	4806      	ldr	r0, [pc, #24]	@ (800ab9c <BSP_SD_ReadBlocks_DMA+0x30>)
 800ab84:	f7fb ff5e 	bl	8006a44 <HAL_SD_ReadBlocks_DMA>
 800ab88:	4603      	mov	r3, r0
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d001      	beq.n	800ab92 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800ab8e:	2301      	movs	r3, #1
 800ab90:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800ab92:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab94:	4618      	mov	r0, r3
 800ab96:	3718      	adds	r7, #24
 800ab98:	46bd      	mov	sp, r7
 800ab9a:	bd80      	pop	{r7, pc}
 800ab9c:	2000022c 	.word	0x2000022c

0800aba0 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800aba0:	b580      	push	{r7, lr}
 800aba2:	b086      	sub	sp, #24
 800aba4:	af00      	add	r7, sp, #0
 800aba6:	60f8      	str	r0, [r7, #12]
 800aba8:	60b9      	str	r1, [r7, #8]
 800abaa:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800abac:	2300      	movs	r3, #0
 800abae:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	68ba      	ldr	r2, [r7, #8]
 800abb4:	68f9      	ldr	r1, [r7, #12]
 800abb6:	4806      	ldr	r0, [pc, #24]	@ (800abd0 <BSP_SD_WriteBlocks_DMA+0x30>)
 800abb8:	f7fc f824 	bl	8006c04 <HAL_SD_WriteBlocks_DMA>
 800abbc:	4603      	mov	r3, r0
 800abbe:	2b00      	cmp	r3, #0
 800abc0:	d001      	beq.n	800abc6 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800abc2:	2301      	movs	r3, #1
 800abc4:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800abc6:	7dfb      	ldrb	r3, [r7, #23]
}
 800abc8:	4618      	mov	r0, r3
 800abca:	3718      	adds	r7, #24
 800abcc:	46bd      	mov	sp, r7
 800abce:	bd80      	pop	{r7, pc}
 800abd0:	2000022c 	.word	0x2000022c

0800abd4 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800abd4:	b580      	push	{r7, lr}
 800abd6:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800abd8:	4805      	ldr	r0, [pc, #20]	@ (800abf0 <BSP_SD_GetCardState+0x1c>)
 800abda:	f7fc fcdf 	bl	800759c <HAL_SD_GetCardState>
 800abde:	4603      	mov	r3, r0
 800abe0:	2b04      	cmp	r3, #4
 800abe2:	bf14      	ite	ne
 800abe4:	2301      	movne	r3, #1
 800abe6:	2300      	moveq	r3, #0
 800abe8:	b2db      	uxtb	r3, r3
}
 800abea:	4618      	mov	r0, r3
 800abec:	bd80      	pop	{r7, pc}
 800abee:	bf00      	nop
 800abf0:	2000022c 	.word	0x2000022c

0800abf4 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800abf4:	b580      	push	{r7, lr}
 800abf6:	b082      	sub	sp, #8
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800abfc:	6879      	ldr	r1, [r7, #4]
 800abfe:	4803      	ldr	r0, [pc, #12]	@ (800ac0c <BSP_SD_GetCardInfo+0x18>)
 800ac00:	f7fc fc06 	bl	8007410 <HAL_SD_GetCardInfo>
}
 800ac04:	bf00      	nop
 800ac06:	3708      	adds	r7, #8
 800ac08:	46bd      	mov	sp, r7
 800ac0a:	bd80      	pop	{r7, pc}
 800ac0c:	2000022c 	.word	0x2000022c

0800ac10 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800ac10:	b580      	push	{r7, lr}
 800ac12:	b082      	sub	sp, #8
 800ac14:	af00      	add	r7, sp, #0
 800ac16:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800ac18:	f000 f818 	bl	800ac4c <BSP_SD_AbortCallback>
}
 800ac1c:	bf00      	nop
 800ac1e:	3708      	adds	r7, #8
 800ac20:	46bd      	mov	sp, r7
 800ac22:	bd80      	pop	{r7, pc}

0800ac24 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800ac24:	b580      	push	{r7, lr}
 800ac26:	b082      	sub	sp, #8
 800ac28:	af00      	add	r7, sp, #0
 800ac2a:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800ac2c:	f000 f99a 	bl	800af64 <BSP_SD_WriteCpltCallback>
}
 800ac30:	bf00      	nop
 800ac32:	3708      	adds	r7, #8
 800ac34:	46bd      	mov	sp, r7
 800ac36:	bd80      	pop	{r7, pc}

0800ac38 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800ac38:	b580      	push	{r7, lr}
 800ac3a:	b082      	sub	sp, #8
 800ac3c:	af00      	add	r7, sp, #0
 800ac3e:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800ac40:	f000 f9a2 	bl	800af88 <BSP_SD_ReadCpltCallback>
}
 800ac44:	bf00      	nop
 800ac46:	3708      	adds	r7, #8
 800ac48:	46bd      	mov	sp, r7
 800ac4a:	bd80      	pop	{r7, pc}

0800ac4c <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800ac4c:	b480      	push	{r7}
 800ac4e:	af00      	add	r7, sp, #0

}
 800ac50:	bf00      	nop
 800ac52:	46bd      	mov	sp, r7
 800ac54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac58:	4770      	bx	lr

0800ac5a <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800ac5a:	b480      	push	{r7}
 800ac5c:	b083      	sub	sp, #12
 800ac5e:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800ac60:	2301      	movs	r3, #1
 800ac62:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* SD */
  status = SD_PRESENT;
 800ac64:	2301      	movs	r3, #1
 800ac66:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END 1 */

  return status;
 800ac68:	79fb      	ldrb	r3, [r7, #7]
 800ac6a:	b2db      	uxtb	r3, r3
}
 800ac6c:	4618      	mov	r0, r3
 800ac6e:	370c      	adds	r7, #12
 800ac70:	46bd      	mov	sp, r7
 800ac72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac76:	4770      	bx	lr

0800ac78 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800ac78:	b580      	push	{r7, lr}
 800ac7a:	b084      	sub	sp, #16
 800ac7c:	af00      	add	r7, sp, #0
 800ac7e:	6078      	str	r0, [r7, #4]
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
  while( osKernelSysTick() - timer < timeout)
#else
  timer = osKernelGetTickCount();
 800ac80:	f003 fb76 	bl	800e370 <osKernelGetTickCount>
 800ac84:	60f8      	str	r0, [r7, #12]
  while( osKernelGetTickCount() - timer < timeout)
 800ac86:	e006      	b.n	800ac96 <SD_CheckStatusWithTimeout+0x1e>
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ac88:	f7ff ffa4 	bl	800abd4 <BSP_SD_GetCardState>
 800ac8c:	4603      	mov	r3, r0
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d101      	bne.n	800ac96 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800ac92:	2300      	movs	r3, #0
 800ac94:	e009      	b.n	800acaa <SD_CheckStatusWithTimeout+0x32>
  while( osKernelGetTickCount() - timer < timeout)
 800ac96:	f003 fb6b 	bl	800e370 <osKernelGetTickCount>
 800ac9a:	4602      	mov	r2, r0
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	1ad3      	subs	r3, r2, r3
 800aca0:	687a      	ldr	r2, [r7, #4]
 800aca2:	429a      	cmp	r2, r3
 800aca4:	d8f0      	bhi.n	800ac88 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800aca6:	f04f 33ff 	mov.w	r3, #4294967295
}
 800acaa:	4618      	mov	r0, r3
 800acac:	3710      	adds	r7, #16
 800acae:	46bd      	mov	sp, r7
 800acb0:	bd80      	pop	{r7, pc}
	...

0800acb4 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800acb4:	b580      	push	{r7, lr}
 800acb6:	b082      	sub	sp, #8
 800acb8:	af00      	add	r7, sp, #0
 800acba:	4603      	mov	r3, r0
 800acbc:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800acbe:	4b0b      	ldr	r3, [pc, #44]	@ (800acec <SD_CheckStatus+0x38>)
 800acc0:	2201      	movs	r2, #1
 800acc2:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800acc4:	f7ff ff86 	bl	800abd4 <BSP_SD_GetCardState>
 800acc8:	4603      	mov	r3, r0
 800acca:	2b00      	cmp	r3, #0
 800accc:	d107      	bne.n	800acde <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800acce:	4b07      	ldr	r3, [pc, #28]	@ (800acec <SD_CheckStatus+0x38>)
 800acd0:	781b      	ldrb	r3, [r3, #0]
 800acd2:	b2db      	uxtb	r3, r3
 800acd4:	f023 0301 	bic.w	r3, r3, #1
 800acd8:	b2da      	uxtb	r2, r3
 800acda:	4b04      	ldr	r3, [pc, #16]	@ (800acec <SD_CheckStatus+0x38>)
 800acdc:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800acde:	4b03      	ldr	r3, [pc, #12]	@ (800acec <SD_CheckStatus+0x38>)
 800ace0:	781b      	ldrb	r3, [r3, #0]
 800ace2:	b2db      	uxtb	r3, r3
}
 800ace4:	4618      	mov	r0, r3
 800ace6:	3708      	adds	r7, #8
 800ace8:	46bd      	mov	sp, r7
 800acea:	bd80      	pop	{r7, pc}
 800acec:	2000000d 	.word	0x2000000d

0800acf0 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800acf0:	b580      	push	{r7, lr}
 800acf2:	b082      	sub	sp, #8
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	4603      	mov	r3, r0
 800acf8:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800acfa:	4b1c      	ldr	r3, [pc, #112]	@ (800ad6c <SD_initialize+0x7c>)
 800acfc:	2201      	movs	r2, #1
 800acfe:	701a      	strb	r2, [r3, #0]
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
#else
  if(osKernelGetState() == osKernelRunning)
 800ad00:	f003 faee 	bl	800e2e0 <osKernelGetState>
 800ad04:	4603      	mov	r3, r0
 800ad06:	2b02      	cmp	r3, #2
 800ad08:	d129      	bne.n	800ad5e <SD_initialize+0x6e>
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800ad0a:	f7ff ff17 	bl	800ab3c <BSP_SD_Init>
 800ad0e:	4603      	mov	r3, r0
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d107      	bne.n	800ad24 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800ad14:	79fb      	ldrb	r3, [r7, #7]
 800ad16:	4618      	mov	r0, r3
 800ad18:	f7ff ffcc 	bl	800acb4 <SD_CheckStatus>
 800ad1c:	4603      	mov	r3, r0
 800ad1e:	461a      	mov	r2, r3
 800ad20:	4b12      	ldr	r3, [pc, #72]	@ (800ad6c <SD_initialize+0x7c>)
 800ad22:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800ad24:	4b11      	ldr	r3, [pc, #68]	@ (800ad6c <SD_initialize+0x7c>)
 800ad26:	781b      	ldrb	r3, [r3, #0]
 800ad28:	b2db      	uxtb	r3, r3
 800ad2a:	2b01      	cmp	r3, #1
 800ad2c:	d017      	beq.n	800ad5e <SD_initialize+0x6e>
    {
      if (SDQueueID == NULL)
 800ad2e:	4b10      	ldr	r3, [pc, #64]	@ (800ad70 <SD_initialize+0x80>)
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d107      	bne.n	800ad46 <SD_initialize+0x56>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
 800ad36:	2200      	movs	r2, #0
 800ad38:	2102      	movs	r1, #2
 800ad3a:	200a      	movs	r0, #10
 800ad3c:	f003 fd02 	bl	800e744 <osMessageQueueNew>
 800ad40:	4603      	mov	r3, r0
 800ad42:	4a0b      	ldr	r2, [pc, #44]	@ (800ad70 <SD_initialize+0x80>)
 800ad44:	6013      	str	r3, [r2, #0]
#endif
      }

      if (SDQueueID == NULL)
 800ad46:	4b0a      	ldr	r3, [pc, #40]	@ (800ad70 <SD_initialize+0x80>)
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d107      	bne.n	800ad5e <SD_initialize+0x6e>
      {
        Stat |= STA_NOINIT;
 800ad4e:	4b07      	ldr	r3, [pc, #28]	@ (800ad6c <SD_initialize+0x7c>)
 800ad50:	781b      	ldrb	r3, [r3, #0]
 800ad52:	b2db      	uxtb	r3, r3
 800ad54:	f043 0301 	orr.w	r3, r3, #1
 800ad58:	b2da      	uxtb	r2, r3
 800ad5a:	4b04      	ldr	r3, [pc, #16]	@ (800ad6c <SD_initialize+0x7c>)
 800ad5c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800ad5e:	4b03      	ldr	r3, [pc, #12]	@ (800ad6c <SD_initialize+0x7c>)
 800ad60:	781b      	ldrb	r3, [r3, #0]
 800ad62:	b2db      	uxtb	r3, r3
}
 800ad64:	4618      	mov	r0, r3
 800ad66:	3708      	adds	r7, #8
 800ad68:	46bd      	mov	sp, r7
 800ad6a:	bd80      	pop	{r7, pc}
 800ad6c:	2000000d 	.word	0x2000000d
 800ad70:	20004a84 	.word	0x20004a84

0800ad74 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800ad74:	b580      	push	{r7, lr}
 800ad76:	b082      	sub	sp, #8
 800ad78:	af00      	add	r7, sp, #0
 800ad7a:	4603      	mov	r3, r0
 800ad7c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800ad7e:	79fb      	ldrb	r3, [r7, #7]
 800ad80:	4618      	mov	r0, r3
 800ad82:	f7ff ff97 	bl	800acb4 <SD_CheckStatus>
 800ad86:	4603      	mov	r3, r0
}
 800ad88:	4618      	mov	r0, r3
 800ad8a:	3708      	adds	r7, #8
 800ad8c:	46bd      	mov	sp, r7
 800ad8e:	bd80      	pop	{r7, pc}

0800ad90 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800ad90:	b580      	push	{r7, lr}
 800ad92:	b088      	sub	sp, #32
 800ad94:	af00      	add	r7, sp, #0
 800ad96:	60b9      	str	r1, [r7, #8]
 800ad98:	607a      	str	r2, [r7, #4]
 800ad9a:	603b      	str	r3, [r7, #0]
 800ad9c:	4603      	mov	r3, r0
 800ad9e:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800ada0:	2301      	movs	r3, #1
 800ada2:	77fb      	strb	r3, [r7, #31]
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800ada4:	f247 5030 	movw	r0, #30000	@ 0x7530
 800ada8:	f7ff ff66 	bl	800ac78 <SD_CheckStatusWithTimeout>
 800adac:	4603      	mov	r3, r0
 800adae:	2b00      	cmp	r3, #0
 800adb0:	da01      	bge.n	800adb6 <SD_read+0x26>
  {
    return res;
 800adb2:	7ffb      	ldrb	r3, [r7, #31]
 800adb4:	e02f      	b.n	800ae16 <SD_read+0x86>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800adb6:	683a      	ldr	r2, [r7, #0]
 800adb8:	6879      	ldr	r1, [r7, #4]
 800adba:	68b8      	ldr	r0, [r7, #8]
 800adbc:	f7ff fed6 	bl	800ab6c <BSP_SD_ReadBlocks_DMA>
 800adc0:	4603      	mov	r3, r0
 800adc2:	77bb      	strb	r3, [r7, #30]

    if (ret == MSD_OK) {
 800adc4:	7fbb      	ldrb	r3, [r7, #30]
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d124      	bne.n	800ae14 <SD_read+0x84>
      {
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
#else
          status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800adca:	4b15      	ldr	r3, [pc, #84]	@ (800ae20 <SD_read+0x90>)
 800adcc:	6818      	ldr	r0, [r3, #0]
 800adce:	f107 0112 	add.w	r1, r7, #18
 800add2:	f247 5330 	movw	r3, #30000	@ 0x7530
 800add6:	2200      	movs	r2, #0
 800add8:	f003 fd88 	bl	800e8ec <osMessageQueueGet>
 800addc:	61b8      	str	r0, [r7, #24]
          if ((status == osOK) && (event == READ_CPLT_MSG))
 800adde:	69bb      	ldr	r3, [r7, #24]
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d117      	bne.n	800ae14 <SD_read+0x84>
 800ade4:	8a7b      	ldrh	r3, [r7, #18]
 800ade6:	2b01      	cmp	r3, #1
 800ade8:	d114      	bne.n	800ae14 <SD_read+0x84>
          {
            timer = osKernelGetTickCount();
 800adea:	f003 fac1 	bl	800e370 <osKernelGetTickCount>
 800adee:	6178      	str	r0, [r7, #20]
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800adf0:	e007      	b.n	800ae02 <SD_read+0x72>
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800adf2:	f7ff feef 	bl	800abd4 <BSP_SD_GetCardState>
 800adf6:	4603      	mov	r3, r0
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d102      	bne.n	800ae02 <SD_read+0x72>
              {
                res = RES_OK;
 800adfc:	2300      	movs	r3, #0
 800adfe:	77fb      	strb	r3, [r7, #31]
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800ae00:	e008      	b.n	800ae14 <SD_read+0x84>
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800ae02:	f003 fab5 	bl	800e370 <osKernelGetTickCount>
 800ae06:	4602      	mov	r2, r0
 800ae08:	697b      	ldr	r3, [r7, #20]
 800ae0a:	1ad3      	subs	r3, r2, r3
 800ae0c:	f247 522f 	movw	r2, #29999	@ 0x752f
 800ae10:	4293      	cmp	r3, r2
 800ae12:	d9ee      	bls.n	800adf2 <SD_read+0x62>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800ae14:	7ffb      	ldrb	r3, [r7, #31]
}
 800ae16:	4618      	mov	r0, r3
 800ae18:	3720      	adds	r7, #32
 800ae1a:	46bd      	mov	sp, r7
 800ae1c:	bd80      	pop	{r7, pc}
 800ae1e:	bf00      	nop
 800ae20:	20004a84 	.word	0x20004a84

0800ae24 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800ae24:	b580      	push	{r7, lr}
 800ae26:	b088      	sub	sp, #32
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	60b9      	str	r1, [r7, #8]
 800ae2c:	607a      	str	r2, [r7, #4]
 800ae2e:	603b      	str	r3, [r7, #0]
 800ae30:	4603      	mov	r3, r0
 800ae32:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800ae34:	2301      	movs	r3, #1
 800ae36:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800ae38:	f247 5030 	movw	r0, #30000	@ 0x7530
 800ae3c:	f7ff ff1c 	bl	800ac78 <SD_CheckStatusWithTimeout>
 800ae40:	4603      	mov	r3, r0
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	da01      	bge.n	800ae4a <SD_write+0x26>
  {
    return res;
 800ae46:	7ffb      	ldrb	r3, [r7, #31]
 800ae48:	e02d      	b.n	800aea6 <SD_write+0x82>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800ae4a:	683a      	ldr	r2, [r7, #0]
 800ae4c:	6879      	ldr	r1, [r7, #4]
 800ae4e:	68b8      	ldr	r0, [r7, #8]
 800ae50:	f7ff fea6 	bl	800aba0 <BSP_SD_WriteBlocks_DMA>
 800ae54:	4603      	mov	r3, r0
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d124      	bne.n	800aea4 <SD_write+0x80>
    if (event.status == osEventMessage)
    {
      if (event.value.v == WRITE_CPLT_MSG)
      {
#else
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800ae5a:	4b15      	ldr	r3, [pc, #84]	@ (800aeb0 <SD_write+0x8c>)
 800ae5c:	6818      	ldr	r0, [r3, #0]
 800ae5e:	f107 0112 	add.w	r1, r7, #18
 800ae62:	f247 5330 	movw	r3, #30000	@ 0x7530
 800ae66:	2200      	movs	r2, #0
 800ae68:	f003 fd40 	bl	800e8ec <osMessageQueueGet>
 800ae6c:	61b8      	str	r0, [r7, #24]
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
 800ae6e:	69bb      	ldr	r3, [r7, #24]
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d117      	bne.n	800aea4 <SD_write+0x80>
 800ae74:	8a7b      	ldrh	r3, [r7, #18]
 800ae76:	2b02      	cmp	r3, #2
 800ae78:	d114      	bne.n	800aea4 <SD_write+0x80>
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
#else
        timer = osKernelGetTickCount();
 800ae7a:	f003 fa79 	bl	800e370 <osKernelGetTickCount>
 800ae7e:	6178      	str	r0, [r7, #20]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800ae80:	e007      	b.n	800ae92 <SD_write+0x6e>
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ae82:	f7ff fea7 	bl	800abd4 <BSP_SD_GetCardState>
 800ae86:	4603      	mov	r3, r0
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d102      	bne.n	800ae92 <SD_write+0x6e>
          {
            res = RES_OK;
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	77fb      	strb	r3, [r7, #31]
            break;
 800ae90:	e008      	b.n	800aea4 <SD_write+0x80>
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800ae92:	f003 fa6d 	bl	800e370 <osKernelGetTickCount>
 800ae96:	4602      	mov	r2, r0
 800ae98:	697b      	ldr	r3, [r7, #20]
 800ae9a:	1ad3      	subs	r3, r2, r3
 800ae9c:	f247 522f 	movw	r2, #29999	@ 0x752f
 800aea0:	4293      	cmp	r3, r2
 800aea2:	d9ee      	bls.n	800ae82 <SD_write+0x5e>
    }

  }
#endif

  return res;
 800aea4:	7ffb      	ldrb	r3, [r7, #31]
}
 800aea6:	4618      	mov	r0, r3
 800aea8:	3720      	adds	r7, #32
 800aeaa:	46bd      	mov	sp, r7
 800aeac:	bd80      	pop	{r7, pc}
 800aeae:	bf00      	nop
 800aeb0:	20004a84 	.word	0x20004a84

0800aeb4 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800aeb4:	b580      	push	{r7, lr}
 800aeb6:	b08c      	sub	sp, #48	@ 0x30
 800aeb8:	af00      	add	r7, sp, #0
 800aeba:	4603      	mov	r3, r0
 800aebc:	603a      	str	r2, [r7, #0]
 800aebe:	71fb      	strb	r3, [r7, #7]
 800aec0:	460b      	mov	r3, r1
 800aec2:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800aec4:	2301      	movs	r3, #1
 800aec6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800aeca:	4b25      	ldr	r3, [pc, #148]	@ (800af60 <SD_ioctl+0xac>)
 800aecc:	781b      	ldrb	r3, [r3, #0]
 800aece:	b2db      	uxtb	r3, r3
 800aed0:	f003 0301 	and.w	r3, r3, #1
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d001      	beq.n	800aedc <SD_ioctl+0x28>
 800aed8:	2303      	movs	r3, #3
 800aeda:	e03c      	b.n	800af56 <SD_ioctl+0xa2>

  switch (cmd)
 800aedc:	79bb      	ldrb	r3, [r7, #6]
 800aede:	2b03      	cmp	r3, #3
 800aee0:	d834      	bhi.n	800af4c <SD_ioctl+0x98>
 800aee2:	a201      	add	r2, pc, #4	@ (adr r2, 800aee8 <SD_ioctl+0x34>)
 800aee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aee8:	0800aef9 	.word	0x0800aef9
 800aeec:	0800af01 	.word	0x0800af01
 800aef0:	0800af19 	.word	0x0800af19
 800aef4:	0800af33 	.word	0x0800af33
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800aef8:	2300      	movs	r3, #0
 800aefa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800aefe:	e028      	b.n	800af52 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800af00:	f107 030c 	add.w	r3, r7, #12
 800af04:	4618      	mov	r0, r3
 800af06:	f7ff fe75 	bl	800abf4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800af0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800af0c:	683b      	ldr	r3, [r7, #0]
 800af0e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800af10:	2300      	movs	r3, #0
 800af12:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800af16:	e01c      	b.n	800af52 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800af18:	f107 030c 	add.w	r3, r7, #12
 800af1c:	4618      	mov	r0, r3
 800af1e:	f7ff fe69 	bl	800abf4 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800af22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af24:	b29a      	uxth	r2, r3
 800af26:	683b      	ldr	r3, [r7, #0]
 800af28:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800af2a:	2300      	movs	r3, #0
 800af2c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800af30:	e00f      	b.n	800af52 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800af32:	f107 030c 	add.w	r3, r7, #12
 800af36:	4618      	mov	r0, r3
 800af38:	f7ff fe5c 	bl	800abf4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800af3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af3e:	0a5a      	lsrs	r2, r3, #9
 800af40:	683b      	ldr	r3, [r7, #0]
 800af42:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800af44:	2300      	movs	r3, #0
 800af46:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800af4a:	e002      	b.n	800af52 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800af4c:	2304      	movs	r3, #4
 800af4e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800af52:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800af56:	4618      	mov	r0, r3
 800af58:	3730      	adds	r7, #48	@ 0x30
 800af5a:	46bd      	mov	sp, r7
 800af5c:	bd80      	pop	{r7, pc}
 800af5e:	bf00      	nop
 800af60:	2000000d 	.word	0x2000000d

0800af64 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800af64:	b580      	push	{r7, lr}
 800af66:	b082      	sub	sp, #8
 800af68:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
#else
   const uint16_t msg = WRITE_CPLT_MSG;
 800af6a:	2302      	movs	r3, #2
 800af6c:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 800af6e:	4b05      	ldr	r3, [pc, #20]	@ (800af84 <BSP_SD_WriteCpltCallback+0x20>)
 800af70:	6818      	ldr	r0, [r3, #0]
 800af72:	1db9      	adds	r1, r7, #6
 800af74:	2300      	movs	r3, #0
 800af76:	2200      	movs	r2, #0
 800af78:	f003 fc58 	bl	800e82c <osMessageQueuePut>
#endif
}
 800af7c:	bf00      	nop
 800af7e:	3708      	adds	r7, #8
 800af80:	46bd      	mov	sp, r7
 800af82:	bd80      	pop	{r7, pc}
 800af84:	20004a84 	.word	0x20004a84

0800af88 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800af88:	b580      	push	{r7, lr}
 800af8a:	b082      	sub	sp, #8
 800af8c:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
#else
   const uint16_t msg = READ_CPLT_MSG;
 800af8e:	2301      	movs	r3, #1
 800af90:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
 800af92:	4b05      	ldr	r3, [pc, #20]	@ (800afa8 <BSP_SD_ReadCpltCallback+0x20>)
 800af94:	6818      	ldr	r0, [r3, #0]
 800af96:	1db9      	adds	r1, r7, #6
 800af98:	2300      	movs	r3, #0
 800af9a:	2200      	movs	r2, #0
 800af9c:	f003 fc46 	bl	800e82c <osMessageQueuePut>
#endif
}
 800afa0:	bf00      	nop
 800afa2:	3708      	adds	r7, #8
 800afa4:	46bd      	mov	sp, r7
 800afa6:	bd80      	pop	{r7, pc}
 800afa8:	20004a84 	.word	0x20004a84

0800afac <lv_tick_inc>:
/**
 * You have to call this function periodically
 * @param tick_period the call period of this function in milliseconds
 */
LV_ATTRIBUTE_TICK_INC void lv_tick_inc(uint32_t tick_period)
{
 800afac:	b480      	push	{r7}
 800afae:	b083      	sub	sp, #12
 800afb0:	af00      	add	r7, sp, #0
 800afb2:	6078      	str	r0, [r7, #4]
    tick_irq_flag = 0;
 800afb4:	4b07      	ldr	r3, [pc, #28]	@ (800afd4 <lv_tick_inc+0x28>)
 800afb6:	2200      	movs	r2, #0
 800afb8:	701a      	strb	r2, [r3, #0]
    sys_time += tick_period;
 800afba:	4b07      	ldr	r3, [pc, #28]	@ (800afd8 <lv_tick_inc+0x2c>)
 800afbc:	681a      	ldr	r2, [r3, #0]
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	4413      	add	r3, r2
 800afc2:	4a05      	ldr	r2, [pc, #20]	@ (800afd8 <lv_tick_inc+0x2c>)
 800afc4:	6013      	str	r3, [r2, #0]
}
 800afc6:	bf00      	nop
 800afc8:	370c      	adds	r7, #12
 800afca:	46bd      	mov	sp, r7
 800afcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd0:	4770      	bx	lr
 800afd2:	bf00      	nop
 800afd4:	20004a8c 	.word	0x20004a8c
 800afd8:	20004a88 	.word	0x20004a88

0800afdc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800afdc:	b580      	push	{r7, lr}
 800afde:	b084      	sub	sp, #16
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	4603      	mov	r3, r0
 800afe4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800afe6:	79fb      	ldrb	r3, [r7, #7]
 800afe8:	4a08      	ldr	r2, [pc, #32]	@ (800b00c <disk_status+0x30>)
 800afea:	009b      	lsls	r3, r3, #2
 800afec:	4413      	add	r3, r2
 800afee:	685b      	ldr	r3, [r3, #4]
 800aff0:	685b      	ldr	r3, [r3, #4]
 800aff2:	79fa      	ldrb	r2, [r7, #7]
 800aff4:	4905      	ldr	r1, [pc, #20]	@ (800b00c <disk_status+0x30>)
 800aff6:	440a      	add	r2, r1
 800aff8:	7a12      	ldrb	r2, [r2, #8]
 800affa:	4610      	mov	r0, r2
 800affc:	4798      	blx	r3
 800affe:	4603      	mov	r3, r0
 800b000:	73fb      	strb	r3, [r7, #15]
  return stat;
 800b002:	7bfb      	ldrb	r3, [r7, #15]
}
 800b004:	4618      	mov	r0, r3
 800b006:	3710      	adds	r7, #16
 800b008:	46bd      	mov	sp, r7
 800b00a:	bd80      	pop	{r7, pc}
 800b00c:	20004af8 	.word	0x20004af8

0800b010 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800b010:	b580      	push	{r7, lr}
 800b012:	b084      	sub	sp, #16
 800b014:	af00      	add	r7, sp, #0
 800b016:	4603      	mov	r3, r0
 800b018:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800b01a:	2300      	movs	r3, #0
 800b01c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800b01e:	79fb      	ldrb	r3, [r7, #7]
 800b020:	4a0e      	ldr	r2, [pc, #56]	@ (800b05c <disk_initialize+0x4c>)
 800b022:	5cd3      	ldrb	r3, [r2, r3]
 800b024:	2b00      	cmp	r3, #0
 800b026:	d114      	bne.n	800b052 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800b028:	79fb      	ldrb	r3, [r7, #7]
 800b02a:	4a0c      	ldr	r2, [pc, #48]	@ (800b05c <disk_initialize+0x4c>)
 800b02c:	009b      	lsls	r3, r3, #2
 800b02e:	4413      	add	r3, r2
 800b030:	685b      	ldr	r3, [r3, #4]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	79fa      	ldrb	r2, [r7, #7]
 800b036:	4909      	ldr	r1, [pc, #36]	@ (800b05c <disk_initialize+0x4c>)
 800b038:	440a      	add	r2, r1
 800b03a:	7a12      	ldrb	r2, [r2, #8]
 800b03c:	4610      	mov	r0, r2
 800b03e:	4798      	blx	r3
 800b040:	4603      	mov	r3, r0
 800b042:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800b044:	7bfb      	ldrb	r3, [r7, #15]
 800b046:	2b00      	cmp	r3, #0
 800b048:	d103      	bne.n	800b052 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800b04a:	79fb      	ldrb	r3, [r7, #7]
 800b04c:	4a03      	ldr	r2, [pc, #12]	@ (800b05c <disk_initialize+0x4c>)
 800b04e:	2101      	movs	r1, #1
 800b050:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800b052:	7bfb      	ldrb	r3, [r7, #15]
}
 800b054:	4618      	mov	r0, r3
 800b056:	3710      	adds	r7, #16
 800b058:	46bd      	mov	sp, r7
 800b05a:	bd80      	pop	{r7, pc}
 800b05c:	20004af8 	.word	0x20004af8

0800b060 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800b060:	b590      	push	{r4, r7, lr}
 800b062:	b087      	sub	sp, #28
 800b064:	af00      	add	r7, sp, #0
 800b066:	60b9      	str	r1, [r7, #8]
 800b068:	607a      	str	r2, [r7, #4]
 800b06a:	603b      	str	r3, [r7, #0]
 800b06c:	4603      	mov	r3, r0
 800b06e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800b070:	7bfb      	ldrb	r3, [r7, #15]
 800b072:	4a0a      	ldr	r2, [pc, #40]	@ (800b09c <disk_read+0x3c>)
 800b074:	009b      	lsls	r3, r3, #2
 800b076:	4413      	add	r3, r2
 800b078:	685b      	ldr	r3, [r3, #4]
 800b07a:	689c      	ldr	r4, [r3, #8]
 800b07c:	7bfb      	ldrb	r3, [r7, #15]
 800b07e:	4a07      	ldr	r2, [pc, #28]	@ (800b09c <disk_read+0x3c>)
 800b080:	4413      	add	r3, r2
 800b082:	7a18      	ldrb	r0, [r3, #8]
 800b084:	683b      	ldr	r3, [r7, #0]
 800b086:	687a      	ldr	r2, [r7, #4]
 800b088:	68b9      	ldr	r1, [r7, #8]
 800b08a:	47a0      	blx	r4
 800b08c:	4603      	mov	r3, r0
 800b08e:	75fb      	strb	r3, [r7, #23]
  return res;
 800b090:	7dfb      	ldrb	r3, [r7, #23]
}
 800b092:	4618      	mov	r0, r3
 800b094:	371c      	adds	r7, #28
 800b096:	46bd      	mov	sp, r7
 800b098:	bd90      	pop	{r4, r7, pc}
 800b09a:	bf00      	nop
 800b09c:	20004af8 	.word	0x20004af8

0800b0a0 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800b0a0:	b590      	push	{r4, r7, lr}
 800b0a2:	b087      	sub	sp, #28
 800b0a4:	af00      	add	r7, sp, #0
 800b0a6:	60b9      	str	r1, [r7, #8]
 800b0a8:	607a      	str	r2, [r7, #4]
 800b0aa:	603b      	str	r3, [r7, #0]
 800b0ac:	4603      	mov	r3, r0
 800b0ae:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800b0b0:	7bfb      	ldrb	r3, [r7, #15]
 800b0b2:	4a0a      	ldr	r2, [pc, #40]	@ (800b0dc <disk_write+0x3c>)
 800b0b4:	009b      	lsls	r3, r3, #2
 800b0b6:	4413      	add	r3, r2
 800b0b8:	685b      	ldr	r3, [r3, #4]
 800b0ba:	68dc      	ldr	r4, [r3, #12]
 800b0bc:	7bfb      	ldrb	r3, [r7, #15]
 800b0be:	4a07      	ldr	r2, [pc, #28]	@ (800b0dc <disk_write+0x3c>)
 800b0c0:	4413      	add	r3, r2
 800b0c2:	7a18      	ldrb	r0, [r3, #8]
 800b0c4:	683b      	ldr	r3, [r7, #0]
 800b0c6:	687a      	ldr	r2, [r7, #4]
 800b0c8:	68b9      	ldr	r1, [r7, #8]
 800b0ca:	47a0      	blx	r4
 800b0cc:	4603      	mov	r3, r0
 800b0ce:	75fb      	strb	r3, [r7, #23]
  return res;
 800b0d0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	371c      	adds	r7, #28
 800b0d6:	46bd      	mov	sp, r7
 800b0d8:	bd90      	pop	{r4, r7, pc}
 800b0da:	bf00      	nop
 800b0dc:	20004af8 	.word	0x20004af8

0800b0e0 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800b0e0:	b580      	push	{r7, lr}
 800b0e2:	b084      	sub	sp, #16
 800b0e4:	af00      	add	r7, sp, #0
 800b0e6:	4603      	mov	r3, r0
 800b0e8:	603a      	str	r2, [r7, #0]
 800b0ea:	71fb      	strb	r3, [r7, #7]
 800b0ec:	460b      	mov	r3, r1
 800b0ee:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800b0f0:	79fb      	ldrb	r3, [r7, #7]
 800b0f2:	4a09      	ldr	r2, [pc, #36]	@ (800b118 <disk_ioctl+0x38>)
 800b0f4:	009b      	lsls	r3, r3, #2
 800b0f6:	4413      	add	r3, r2
 800b0f8:	685b      	ldr	r3, [r3, #4]
 800b0fa:	691b      	ldr	r3, [r3, #16]
 800b0fc:	79fa      	ldrb	r2, [r7, #7]
 800b0fe:	4906      	ldr	r1, [pc, #24]	@ (800b118 <disk_ioctl+0x38>)
 800b100:	440a      	add	r2, r1
 800b102:	7a10      	ldrb	r0, [r2, #8]
 800b104:	79b9      	ldrb	r1, [r7, #6]
 800b106:	683a      	ldr	r2, [r7, #0]
 800b108:	4798      	blx	r3
 800b10a:	4603      	mov	r3, r0
 800b10c:	73fb      	strb	r3, [r7, #15]
  return res;
 800b10e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b110:	4618      	mov	r0, r3
 800b112:	3710      	adds	r7, #16
 800b114:	46bd      	mov	sp, r7
 800b116:	bd80      	pop	{r7, pc}
 800b118:	20004af8 	.word	0x20004af8

0800b11c <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800b11c:	b480      	push	{r7}
 800b11e:	b085      	sub	sp, #20
 800b120:	af00      	add	r7, sp, #0
 800b122:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	3301      	adds	r3, #1
 800b128:	781b      	ldrb	r3, [r3, #0]
 800b12a:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800b12c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800b130:	021b      	lsls	r3, r3, #8
 800b132:	b21a      	sxth	r2, r3
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	781b      	ldrb	r3, [r3, #0]
 800b138:	b21b      	sxth	r3, r3
 800b13a:	4313      	orrs	r3, r2
 800b13c:	b21b      	sxth	r3, r3
 800b13e:	81fb      	strh	r3, [r7, #14]
	return rv;
 800b140:	89fb      	ldrh	r3, [r7, #14]
}
 800b142:	4618      	mov	r0, r3
 800b144:	3714      	adds	r7, #20
 800b146:	46bd      	mov	sp, r7
 800b148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b14c:	4770      	bx	lr

0800b14e <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800b14e:	b480      	push	{r7}
 800b150:	b085      	sub	sp, #20
 800b152:	af00      	add	r7, sp, #0
 800b154:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	3303      	adds	r3, #3
 800b15a:	781b      	ldrb	r3, [r3, #0]
 800b15c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	021b      	lsls	r3, r3, #8
 800b162:	687a      	ldr	r2, [r7, #4]
 800b164:	3202      	adds	r2, #2
 800b166:	7812      	ldrb	r2, [r2, #0]
 800b168:	4313      	orrs	r3, r2
 800b16a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	021b      	lsls	r3, r3, #8
 800b170:	687a      	ldr	r2, [r7, #4]
 800b172:	3201      	adds	r2, #1
 800b174:	7812      	ldrb	r2, [r2, #0]
 800b176:	4313      	orrs	r3, r2
 800b178:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	021b      	lsls	r3, r3, #8
 800b17e:	687a      	ldr	r2, [r7, #4]
 800b180:	7812      	ldrb	r2, [r2, #0]
 800b182:	4313      	orrs	r3, r2
 800b184:	60fb      	str	r3, [r7, #12]
	return rv;
 800b186:	68fb      	ldr	r3, [r7, #12]
}
 800b188:	4618      	mov	r0, r3
 800b18a:	3714      	adds	r7, #20
 800b18c:	46bd      	mov	sp, r7
 800b18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b192:	4770      	bx	lr

0800b194 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800b194:	b480      	push	{r7}
 800b196:	b083      	sub	sp, #12
 800b198:	af00      	add	r7, sp, #0
 800b19a:	6078      	str	r0, [r7, #4]
 800b19c:	460b      	mov	r3, r1
 800b19e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	1c5a      	adds	r2, r3, #1
 800b1a4:	607a      	str	r2, [r7, #4]
 800b1a6:	887a      	ldrh	r2, [r7, #2]
 800b1a8:	b2d2      	uxtb	r2, r2
 800b1aa:	701a      	strb	r2, [r3, #0]
 800b1ac:	887b      	ldrh	r3, [r7, #2]
 800b1ae:	0a1b      	lsrs	r3, r3, #8
 800b1b0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	1c5a      	adds	r2, r3, #1
 800b1b6:	607a      	str	r2, [r7, #4]
 800b1b8:	887a      	ldrh	r2, [r7, #2]
 800b1ba:	b2d2      	uxtb	r2, r2
 800b1bc:	701a      	strb	r2, [r3, #0]
}
 800b1be:	bf00      	nop
 800b1c0:	370c      	adds	r7, #12
 800b1c2:	46bd      	mov	sp, r7
 800b1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c8:	4770      	bx	lr

0800b1ca <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800b1ca:	b480      	push	{r7}
 800b1cc:	b083      	sub	sp, #12
 800b1ce:	af00      	add	r7, sp, #0
 800b1d0:	6078      	str	r0, [r7, #4]
 800b1d2:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	1c5a      	adds	r2, r3, #1
 800b1d8:	607a      	str	r2, [r7, #4]
 800b1da:	683a      	ldr	r2, [r7, #0]
 800b1dc:	b2d2      	uxtb	r2, r2
 800b1de:	701a      	strb	r2, [r3, #0]
 800b1e0:	683b      	ldr	r3, [r7, #0]
 800b1e2:	0a1b      	lsrs	r3, r3, #8
 800b1e4:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	1c5a      	adds	r2, r3, #1
 800b1ea:	607a      	str	r2, [r7, #4]
 800b1ec:	683a      	ldr	r2, [r7, #0]
 800b1ee:	b2d2      	uxtb	r2, r2
 800b1f0:	701a      	strb	r2, [r3, #0]
 800b1f2:	683b      	ldr	r3, [r7, #0]
 800b1f4:	0a1b      	lsrs	r3, r3, #8
 800b1f6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	1c5a      	adds	r2, r3, #1
 800b1fc:	607a      	str	r2, [r7, #4]
 800b1fe:	683a      	ldr	r2, [r7, #0]
 800b200:	b2d2      	uxtb	r2, r2
 800b202:	701a      	strb	r2, [r3, #0]
 800b204:	683b      	ldr	r3, [r7, #0]
 800b206:	0a1b      	lsrs	r3, r3, #8
 800b208:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	1c5a      	adds	r2, r3, #1
 800b20e:	607a      	str	r2, [r7, #4]
 800b210:	683a      	ldr	r2, [r7, #0]
 800b212:	b2d2      	uxtb	r2, r2
 800b214:	701a      	strb	r2, [r3, #0]
}
 800b216:	bf00      	nop
 800b218:	370c      	adds	r7, #12
 800b21a:	46bd      	mov	sp, r7
 800b21c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b220:	4770      	bx	lr

0800b222 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800b222:	b480      	push	{r7}
 800b224:	b087      	sub	sp, #28
 800b226:	af00      	add	r7, sp, #0
 800b228:	60f8      	str	r0, [r7, #12]
 800b22a:	60b9      	str	r1, [r7, #8]
 800b22c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800b232:	68bb      	ldr	r3, [r7, #8]
 800b234:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d00d      	beq.n	800b258 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800b23c:	693a      	ldr	r2, [r7, #16]
 800b23e:	1c53      	adds	r3, r2, #1
 800b240:	613b      	str	r3, [r7, #16]
 800b242:	697b      	ldr	r3, [r7, #20]
 800b244:	1c59      	adds	r1, r3, #1
 800b246:	6179      	str	r1, [r7, #20]
 800b248:	7812      	ldrb	r2, [r2, #0]
 800b24a:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	3b01      	subs	r3, #1
 800b250:	607b      	str	r3, [r7, #4]
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	2b00      	cmp	r3, #0
 800b256:	d1f1      	bne.n	800b23c <mem_cpy+0x1a>
	}
}
 800b258:	bf00      	nop
 800b25a:	371c      	adds	r7, #28
 800b25c:	46bd      	mov	sp, r7
 800b25e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b262:	4770      	bx	lr

0800b264 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800b264:	b480      	push	{r7}
 800b266:	b087      	sub	sp, #28
 800b268:	af00      	add	r7, sp, #0
 800b26a:	60f8      	str	r0, [r7, #12]
 800b26c:	60b9      	str	r1, [r7, #8]
 800b26e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800b274:	697b      	ldr	r3, [r7, #20]
 800b276:	1c5a      	adds	r2, r3, #1
 800b278:	617a      	str	r2, [r7, #20]
 800b27a:	68ba      	ldr	r2, [r7, #8]
 800b27c:	b2d2      	uxtb	r2, r2
 800b27e:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	3b01      	subs	r3, #1
 800b284:	607b      	str	r3, [r7, #4]
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d1f3      	bne.n	800b274 <mem_set+0x10>
}
 800b28c:	bf00      	nop
 800b28e:	bf00      	nop
 800b290:	371c      	adds	r7, #28
 800b292:	46bd      	mov	sp, r7
 800b294:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b298:	4770      	bx	lr

0800b29a <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800b29a:	b480      	push	{r7}
 800b29c:	b089      	sub	sp, #36	@ 0x24
 800b29e:	af00      	add	r7, sp, #0
 800b2a0:	60f8      	str	r0, [r7, #12]
 800b2a2:	60b9      	str	r1, [r7, #8]
 800b2a4:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	61fb      	str	r3, [r7, #28]
 800b2aa:	68bb      	ldr	r3, [r7, #8]
 800b2ac:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800b2ae:	2300      	movs	r3, #0
 800b2b0:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800b2b2:	69fb      	ldr	r3, [r7, #28]
 800b2b4:	1c5a      	adds	r2, r3, #1
 800b2b6:	61fa      	str	r2, [r7, #28]
 800b2b8:	781b      	ldrb	r3, [r3, #0]
 800b2ba:	4619      	mov	r1, r3
 800b2bc:	69bb      	ldr	r3, [r7, #24]
 800b2be:	1c5a      	adds	r2, r3, #1
 800b2c0:	61ba      	str	r2, [r7, #24]
 800b2c2:	781b      	ldrb	r3, [r3, #0]
 800b2c4:	1acb      	subs	r3, r1, r3
 800b2c6:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	3b01      	subs	r3, #1
 800b2cc:	607b      	str	r3, [r7, #4]
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d002      	beq.n	800b2da <mem_cmp+0x40>
 800b2d4:	697b      	ldr	r3, [r7, #20]
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d0eb      	beq.n	800b2b2 <mem_cmp+0x18>

	return r;
 800b2da:	697b      	ldr	r3, [r7, #20]
}
 800b2dc:	4618      	mov	r0, r3
 800b2de:	3724      	adds	r7, #36	@ 0x24
 800b2e0:	46bd      	mov	sp, r7
 800b2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e6:	4770      	bx	lr

0800b2e8 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800b2e8:	b480      	push	{r7}
 800b2ea:	b083      	sub	sp, #12
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	6078      	str	r0, [r7, #4]
 800b2f0:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800b2f2:	e002      	b.n	800b2fa <chk_chr+0x12>
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	3301      	adds	r3, #1
 800b2f8:	607b      	str	r3, [r7, #4]
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	781b      	ldrb	r3, [r3, #0]
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d005      	beq.n	800b30e <chk_chr+0x26>
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	781b      	ldrb	r3, [r3, #0]
 800b306:	461a      	mov	r2, r3
 800b308:	683b      	ldr	r3, [r7, #0]
 800b30a:	4293      	cmp	r3, r2
 800b30c:	d1f2      	bne.n	800b2f4 <chk_chr+0xc>
	return *str;
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	781b      	ldrb	r3, [r3, #0]
}
 800b312:	4618      	mov	r0, r3
 800b314:	370c      	adds	r7, #12
 800b316:	46bd      	mov	sp, r7
 800b318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b31c:	4770      	bx	lr

0800b31e <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800b31e:	b580      	push	{r7, lr}
 800b320:	b082      	sub	sp, #8
 800b322:	af00      	add	r7, sp, #0
 800b324:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d009      	beq.n	800b340 <lock_fs+0x22>
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	691b      	ldr	r3, [r3, #16]
 800b330:	4618      	mov	r0, r3
 800b332:	f002 ff36 	bl	800e1a2 <ff_req_grant>
 800b336:	4603      	mov	r3, r0
 800b338:	2b00      	cmp	r3, #0
 800b33a:	d001      	beq.n	800b340 <lock_fs+0x22>
 800b33c:	2301      	movs	r3, #1
 800b33e:	e000      	b.n	800b342 <lock_fs+0x24>
 800b340:	2300      	movs	r3, #0
}
 800b342:	4618      	mov	r0, r3
 800b344:	3708      	adds	r7, #8
 800b346:	46bd      	mov	sp, r7
 800b348:	bd80      	pop	{r7, pc}

0800b34a <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800b34a:	b580      	push	{r7, lr}
 800b34c:	b082      	sub	sp, #8
 800b34e:	af00      	add	r7, sp, #0
 800b350:	6078      	str	r0, [r7, #4]
 800b352:	460b      	mov	r3, r1
 800b354:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d00d      	beq.n	800b378 <unlock_fs+0x2e>
 800b35c:	78fb      	ldrb	r3, [r7, #3]
 800b35e:	2b0c      	cmp	r3, #12
 800b360:	d00a      	beq.n	800b378 <unlock_fs+0x2e>
 800b362:	78fb      	ldrb	r3, [r7, #3]
 800b364:	2b0b      	cmp	r3, #11
 800b366:	d007      	beq.n	800b378 <unlock_fs+0x2e>
 800b368:	78fb      	ldrb	r3, [r7, #3]
 800b36a:	2b0f      	cmp	r3, #15
 800b36c:	d004      	beq.n	800b378 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	691b      	ldr	r3, [r3, #16]
 800b372:	4618      	mov	r0, r3
 800b374:	f002 ff2a 	bl	800e1cc <ff_rel_grant>
	}
}
 800b378:	bf00      	nop
 800b37a:	3708      	adds	r7, #8
 800b37c:	46bd      	mov	sp, r7
 800b37e:	bd80      	pop	{r7, pc}

0800b380 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800b380:	b480      	push	{r7}
 800b382:	b085      	sub	sp, #20
 800b384:	af00      	add	r7, sp, #0
 800b386:	6078      	str	r0, [r7, #4]
 800b388:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b38a:	2300      	movs	r3, #0
 800b38c:	60bb      	str	r3, [r7, #8]
 800b38e:	68bb      	ldr	r3, [r7, #8]
 800b390:	60fb      	str	r3, [r7, #12]
 800b392:	e029      	b.n	800b3e8 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800b394:	4a27      	ldr	r2, [pc, #156]	@ (800b434 <chk_lock+0xb4>)
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	011b      	lsls	r3, r3, #4
 800b39a:	4413      	add	r3, r2
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d01d      	beq.n	800b3de <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b3a2:	4a24      	ldr	r2, [pc, #144]	@ (800b434 <chk_lock+0xb4>)
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	011b      	lsls	r3, r3, #4
 800b3a8:	4413      	add	r3, r2
 800b3aa:	681a      	ldr	r2, [r3, #0]
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	429a      	cmp	r2, r3
 800b3b2:	d116      	bne.n	800b3e2 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800b3b4:	4a1f      	ldr	r2, [pc, #124]	@ (800b434 <chk_lock+0xb4>)
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	011b      	lsls	r3, r3, #4
 800b3ba:	4413      	add	r3, r2
 800b3bc:	3304      	adds	r3, #4
 800b3be:	681a      	ldr	r2, [r3, #0]
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b3c4:	429a      	cmp	r2, r3
 800b3c6:	d10c      	bne.n	800b3e2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b3c8:	4a1a      	ldr	r2, [pc, #104]	@ (800b434 <chk_lock+0xb4>)
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	011b      	lsls	r3, r3, #4
 800b3ce:	4413      	add	r3, r2
 800b3d0:	3308      	adds	r3, #8
 800b3d2:	681a      	ldr	r2, [r3, #0]
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800b3d8:	429a      	cmp	r2, r3
 800b3da:	d102      	bne.n	800b3e2 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b3dc:	e007      	b.n	800b3ee <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800b3de:	2301      	movs	r3, #1
 800b3e0:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	3301      	adds	r3, #1
 800b3e6:	60fb      	str	r3, [r7, #12]
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	2b05      	cmp	r3, #5
 800b3ec:	d9d2      	bls.n	800b394 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	2b06      	cmp	r3, #6
 800b3f2:	d109      	bne.n	800b408 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800b3f4:	68bb      	ldr	r3, [r7, #8]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d102      	bne.n	800b400 <chk_lock+0x80>
 800b3fa:	683b      	ldr	r3, [r7, #0]
 800b3fc:	2b02      	cmp	r3, #2
 800b3fe:	d101      	bne.n	800b404 <chk_lock+0x84>
 800b400:	2300      	movs	r3, #0
 800b402:	e010      	b.n	800b426 <chk_lock+0xa6>
 800b404:	2312      	movs	r3, #18
 800b406:	e00e      	b.n	800b426 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800b408:	683b      	ldr	r3, [r7, #0]
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d108      	bne.n	800b420 <chk_lock+0xa0>
 800b40e:	4a09      	ldr	r2, [pc, #36]	@ (800b434 <chk_lock+0xb4>)
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	011b      	lsls	r3, r3, #4
 800b414:	4413      	add	r3, r2
 800b416:	330c      	adds	r3, #12
 800b418:	881b      	ldrh	r3, [r3, #0]
 800b41a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b41e:	d101      	bne.n	800b424 <chk_lock+0xa4>
 800b420:	2310      	movs	r3, #16
 800b422:	e000      	b.n	800b426 <chk_lock+0xa6>
 800b424:	2300      	movs	r3, #0
}
 800b426:	4618      	mov	r0, r3
 800b428:	3714      	adds	r7, #20
 800b42a:	46bd      	mov	sp, r7
 800b42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b430:	4770      	bx	lr
 800b432:	bf00      	nop
 800b434:	20004a98 	.word	0x20004a98

0800b438 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800b438:	b480      	push	{r7}
 800b43a:	b083      	sub	sp, #12
 800b43c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800b43e:	2300      	movs	r3, #0
 800b440:	607b      	str	r3, [r7, #4]
 800b442:	e002      	b.n	800b44a <enq_lock+0x12>
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	3301      	adds	r3, #1
 800b448:	607b      	str	r3, [r7, #4]
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	2b05      	cmp	r3, #5
 800b44e:	d806      	bhi.n	800b45e <enq_lock+0x26>
 800b450:	4a09      	ldr	r2, [pc, #36]	@ (800b478 <enq_lock+0x40>)
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	011b      	lsls	r3, r3, #4
 800b456:	4413      	add	r3, r2
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d1f2      	bne.n	800b444 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	2b06      	cmp	r3, #6
 800b462:	bf14      	ite	ne
 800b464:	2301      	movne	r3, #1
 800b466:	2300      	moveq	r3, #0
 800b468:	b2db      	uxtb	r3, r3
}
 800b46a:	4618      	mov	r0, r3
 800b46c:	370c      	adds	r7, #12
 800b46e:	46bd      	mov	sp, r7
 800b470:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b474:	4770      	bx	lr
 800b476:	bf00      	nop
 800b478:	20004a98 	.word	0x20004a98

0800b47c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800b47c:	b480      	push	{r7}
 800b47e:	b085      	sub	sp, #20
 800b480:	af00      	add	r7, sp, #0
 800b482:	6078      	str	r0, [r7, #4]
 800b484:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800b486:	2300      	movs	r3, #0
 800b488:	60fb      	str	r3, [r7, #12]
 800b48a:	e01f      	b.n	800b4cc <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800b48c:	4a41      	ldr	r2, [pc, #260]	@ (800b594 <inc_lock+0x118>)
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	011b      	lsls	r3, r3, #4
 800b492:	4413      	add	r3, r2
 800b494:	681a      	ldr	r2, [r3, #0]
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	429a      	cmp	r2, r3
 800b49c:	d113      	bne.n	800b4c6 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800b49e:	4a3d      	ldr	r2, [pc, #244]	@ (800b594 <inc_lock+0x118>)
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	011b      	lsls	r3, r3, #4
 800b4a4:	4413      	add	r3, r2
 800b4a6:	3304      	adds	r3, #4
 800b4a8:	681a      	ldr	r2, [r3, #0]
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800b4ae:	429a      	cmp	r2, r3
 800b4b0:	d109      	bne.n	800b4c6 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800b4b2:	4a38      	ldr	r2, [pc, #224]	@ (800b594 <inc_lock+0x118>)
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	011b      	lsls	r3, r3, #4
 800b4b8:	4413      	add	r3, r2
 800b4ba:	3308      	adds	r3, #8
 800b4bc:	681a      	ldr	r2, [r3, #0]
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800b4c2:	429a      	cmp	r2, r3
 800b4c4:	d006      	beq.n	800b4d4 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	3301      	adds	r3, #1
 800b4ca:	60fb      	str	r3, [r7, #12]
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	2b05      	cmp	r3, #5
 800b4d0:	d9dc      	bls.n	800b48c <inc_lock+0x10>
 800b4d2:	e000      	b.n	800b4d6 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800b4d4:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	2b06      	cmp	r3, #6
 800b4da:	d132      	bne.n	800b542 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800b4dc:	2300      	movs	r3, #0
 800b4de:	60fb      	str	r3, [r7, #12]
 800b4e0:	e002      	b.n	800b4e8 <inc_lock+0x6c>
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	3301      	adds	r3, #1
 800b4e6:	60fb      	str	r3, [r7, #12]
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	2b05      	cmp	r3, #5
 800b4ec:	d806      	bhi.n	800b4fc <inc_lock+0x80>
 800b4ee:	4a29      	ldr	r2, [pc, #164]	@ (800b594 <inc_lock+0x118>)
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	011b      	lsls	r3, r3, #4
 800b4f4:	4413      	add	r3, r2
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d1f2      	bne.n	800b4e2 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	2b06      	cmp	r3, #6
 800b500:	d101      	bne.n	800b506 <inc_lock+0x8a>
 800b502:	2300      	movs	r3, #0
 800b504:	e040      	b.n	800b588 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	681a      	ldr	r2, [r3, #0]
 800b50a:	4922      	ldr	r1, [pc, #136]	@ (800b594 <inc_lock+0x118>)
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	011b      	lsls	r3, r3, #4
 800b510:	440b      	add	r3, r1
 800b512:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	689a      	ldr	r2, [r3, #8]
 800b518:	491e      	ldr	r1, [pc, #120]	@ (800b594 <inc_lock+0x118>)
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	011b      	lsls	r3, r3, #4
 800b51e:	440b      	add	r3, r1
 800b520:	3304      	adds	r3, #4
 800b522:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	695a      	ldr	r2, [r3, #20]
 800b528:	491a      	ldr	r1, [pc, #104]	@ (800b594 <inc_lock+0x118>)
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	011b      	lsls	r3, r3, #4
 800b52e:	440b      	add	r3, r1
 800b530:	3308      	adds	r3, #8
 800b532:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800b534:	4a17      	ldr	r2, [pc, #92]	@ (800b594 <inc_lock+0x118>)
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	011b      	lsls	r3, r3, #4
 800b53a:	4413      	add	r3, r2
 800b53c:	330c      	adds	r3, #12
 800b53e:	2200      	movs	r2, #0
 800b540:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800b542:	683b      	ldr	r3, [r7, #0]
 800b544:	2b00      	cmp	r3, #0
 800b546:	d009      	beq.n	800b55c <inc_lock+0xe0>
 800b548:	4a12      	ldr	r2, [pc, #72]	@ (800b594 <inc_lock+0x118>)
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	011b      	lsls	r3, r3, #4
 800b54e:	4413      	add	r3, r2
 800b550:	330c      	adds	r3, #12
 800b552:	881b      	ldrh	r3, [r3, #0]
 800b554:	2b00      	cmp	r3, #0
 800b556:	d001      	beq.n	800b55c <inc_lock+0xe0>
 800b558:	2300      	movs	r3, #0
 800b55a:	e015      	b.n	800b588 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800b55c:	683b      	ldr	r3, [r7, #0]
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d108      	bne.n	800b574 <inc_lock+0xf8>
 800b562:	4a0c      	ldr	r2, [pc, #48]	@ (800b594 <inc_lock+0x118>)
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	011b      	lsls	r3, r3, #4
 800b568:	4413      	add	r3, r2
 800b56a:	330c      	adds	r3, #12
 800b56c:	881b      	ldrh	r3, [r3, #0]
 800b56e:	3301      	adds	r3, #1
 800b570:	b29a      	uxth	r2, r3
 800b572:	e001      	b.n	800b578 <inc_lock+0xfc>
 800b574:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b578:	4906      	ldr	r1, [pc, #24]	@ (800b594 <inc_lock+0x118>)
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	011b      	lsls	r3, r3, #4
 800b57e:	440b      	add	r3, r1
 800b580:	330c      	adds	r3, #12
 800b582:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	3301      	adds	r3, #1
}
 800b588:	4618      	mov	r0, r3
 800b58a:	3714      	adds	r7, #20
 800b58c:	46bd      	mov	sp, r7
 800b58e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b592:	4770      	bx	lr
 800b594:	20004a98 	.word	0x20004a98

0800b598 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800b598:	b480      	push	{r7}
 800b59a:	b085      	sub	sp, #20
 800b59c:	af00      	add	r7, sp, #0
 800b59e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	3b01      	subs	r3, #1
 800b5a4:	607b      	str	r3, [r7, #4]
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	2b05      	cmp	r3, #5
 800b5aa:	d825      	bhi.n	800b5f8 <dec_lock+0x60>
		n = Files[i].ctr;
 800b5ac:	4a17      	ldr	r2, [pc, #92]	@ (800b60c <dec_lock+0x74>)
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	011b      	lsls	r3, r3, #4
 800b5b2:	4413      	add	r3, r2
 800b5b4:	330c      	adds	r3, #12
 800b5b6:	881b      	ldrh	r3, [r3, #0]
 800b5b8:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800b5ba:	89fb      	ldrh	r3, [r7, #14]
 800b5bc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b5c0:	d101      	bne.n	800b5c6 <dec_lock+0x2e>
 800b5c2:	2300      	movs	r3, #0
 800b5c4:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800b5c6:	89fb      	ldrh	r3, [r7, #14]
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d002      	beq.n	800b5d2 <dec_lock+0x3a>
 800b5cc:	89fb      	ldrh	r3, [r7, #14]
 800b5ce:	3b01      	subs	r3, #1
 800b5d0:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800b5d2:	4a0e      	ldr	r2, [pc, #56]	@ (800b60c <dec_lock+0x74>)
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	011b      	lsls	r3, r3, #4
 800b5d8:	4413      	add	r3, r2
 800b5da:	330c      	adds	r3, #12
 800b5dc:	89fa      	ldrh	r2, [r7, #14]
 800b5de:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800b5e0:	89fb      	ldrh	r3, [r7, #14]
 800b5e2:	2b00      	cmp	r3, #0
 800b5e4:	d105      	bne.n	800b5f2 <dec_lock+0x5a>
 800b5e6:	4a09      	ldr	r2, [pc, #36]	@ (800b60c <dec_lock+0x74>)
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	011b      	lsls	r3, r3, #4
 800b5ec:	4413      	add	r3, r2
 800b5ee:	2200      	movs	r2, #0
 800b5f0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800b5f2:	2300      	movs	r3, #0
 800b5f4:	737b      	strb	r3, [r7, #13]
 800b5f6:	e001      	b.n	800b5fc <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800b5f8:	2302      	movs	r3, #2
 800b5fa:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800b5fc:	7b7b      	ldrb	r3, [r7, #13]
}
 800b5fe:	4618      	mov	r0, r3
 800b600:	3714      	adds	r7, #20
 800b602:	46bd      	mov	sp, r7
 800b604:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b608:	4770      	bx	lr
 800b60a:	bf00      	nop
 800b60c:	20004a98 	.word	0x20004a98

0800b610 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800b610:	b480      	push	{r7}
 800b612:	b085      	sub	sp, #20
 800b614:	af00      	add	r7, sp, #0
 800b616:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800b618:	2300      	movs	r3, #0
 800b61a:	60fb      	str	r3, [r7, #12]
 800b61c:	e010      	b.n	800b640 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800b61e:	4a0d      	ldr	r2, [pc, #52]	@ (800b654 <clear_lock+0x44>)
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	011b      	lsls	r3, r3, #4
 800b624:	4413      	add	r3, r2
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	687a      	ldr	r2, [r7, #4]
 800b62a:	429a      	cmp	r2, r3
 800b62c:	d105      	bne.n	800b63a <clear_lock+0x2a>
 800b62e:	4a09      	ldr	r2, [pc, #36]	@ (800b654 <clear_lock+0x44>)
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	011b      	lsls	r3, r3, #4
 800b634:	4413      	add	r3, r2
 800b636:	2200      	movs	r2, #0
 800b638:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	3301      	adds	r3, #1
 800b63e:	60fb      	str	r3, [r7, #12]
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	2b05      	cmp	r3, #5
 800b644:	d9eb      	bls.n	800b61e <clear_lock+0xe>
	}
}
 800b646:	bf00      	nop
 800b648:	bf00      	nop
 800b64a:	3714      	adds	r7, #20
 800b64c:	46bd      	mov	sp, r7
 800b64e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b652:	4770      	bx	lr
 800b654:	20004a98 	.word	0x20004a98

0800b658 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800b658:	b580      	push	{r7, lr}
 800b65a:	b086      	sub	sp, #24
 800b65c:	af00      	add	r7, sp, #0
 800b65e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800b660:	2300      	movs	r3, #0
 800b662:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	78db      	ldrb	r3, [r3, #3]
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d034      	beq.n	800b6d6 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b670:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	7858      	ldrb	r0, [r3, #1]
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800b67c:	2301      	movs	r3, #1
 800b67e:	697a      	ldr	r2, [r7, #20]
 800b680:	f7ff fd0e 	bl	800b0a0 <disk_write>
 800b684:	4603      	mov	r3, r0
 800b686:	2b00      	cmp	r3, #0
 800b688:	d002      	beq.n	800b690 <sync_window+0x38>
			res = FR_DISK_ERR;
 800b68a:	2301      	movs	r3, #1
 800b68c:	73fb      	strb	r3, [r7, #15]
 800b68e:	e022      	b.n	800b6d6 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	2200      	movs	r2, #0
 800b694:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b69a:	697a      	ldr	r2, [r7, #20]
 800b69c:	1ad2      	subs	r2, r2, r3
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	6a1b      	ldr	r3, [r3, #32]
 800b6a2:	429a      	cmp	r2, r3
 800b6a4:	d217      	bcs.n	800b6d6 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	789b      	ldrb	r3, [r3, #2]
 800b6aa:	613b      	str	r3, [r7, #16]
 800b6ac:	e010      	b.n	800b6d0 <sync_window+0x78>
					wsect += fs->fsize;
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	6a1b      	ldr	r3, [r3, #32]
 800b6b2:	697a      	ldr	r2, [r7, #20]
 800b6b4:	4413      	add	r3, r2
 800b6b6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	7858      	ldrb	r0, [r3, #1]
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800b6c2:	2301      	movs	r3, #1
 800b6c4:	697a      	ldr	r2, [r7, #20]
 800b6c6:	f7ff fceb 	bl	800b0a0 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800b6ca:	693b      	ldr	r3, [r7, #16]
 800b6cc:	3b01      	subs	r3, #1
 800b6ce:	613b      	str	r3, [r7, #16]
 800b6d0:	693b      	ldr	r3, [r7, #16]
 800b6d2:	2b01      	cmp	r3, #1
 800b6d4:	d8eb      	bhi.n	800b6ae <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800b6d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6d8:	4618      	mov	r0, r3
 800b6da:	3718      	adds	r7, #24
 800b6dc:	46bd      	mov	sp, r7
 800b6de:	bd80      	pop	{r7, pc}

0800b6e0 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800b6e0:	b580      	push	{r7, lr}
 800b6e2:	b084      	sub	sp, #16
 800b6e4:	af00      	add	r7, sp, #0
 800b6e6:	6078      	str	r0, [r7, #4]
 800b6e8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800b6ea:	2300      	movs	r3, #0
 800b6ec:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b6f2:	683a      	ldr	r2, [r7, #0]
 800b6f4:	429a      	cmp	r2, r3
 800b6f6:	d01b      	beq.n	800b730 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800b6f8:	6878      	ldr	r0, [r7, #4]
 800b6fa:	f7ff ffad 	bl	800b658 <sync_window>
 800b6fe:	4603      	mov	r3, r0
 800b700:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800b702:	7bfb      	ldrb	r3, [r7, #15]
 800b704:	2b00      	cmp	r3, #0
 800b706:	d113      	bne.n	800b730 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	7858      	ldrb	r0, [r3, #1]
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800b712:	2301      	movs	r3, #1
 800b714:	683a      	ldr	r2, [r7, #0]
 800b716:	f7ff fca3 	bl	800b060 <disk_read>
 800b71a:	4603      	mov	r3, r0
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d004      	beq.n	800b72a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800b720:	f04f 33ff 	mov.w	r3, #4294967295
 800b724:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800b726:	2301      	movs	r3, #1
 800b728:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	683a      	ldr	r2, [r7, #0]
 800b72e:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 800b730:	7bfb      	ldrb	r3, [r7, #15]
}
 800b732:	4618      	mov	r0, r3
 800b734:	3710      	adds	r7, #16
 800b736:	46bd      	mov	sp, r7
 800b738:	bd80      	pop	{r7, pc}
	...

0800b73c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800b73c:	b580      	push	{r7, lr}
 800b73e:	b084      	sub	sp, #16
 800b740:	af00      	add	r7, sp, #0
 800b742:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800b744:	6878      	ldr	r0, [r7, #4]
 800b746:	f7ff ff87 	bl	800b658 <sync_window>
 800b74a:	4603      	mov	r3, r0
 800b74c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800b74e:	7bfb      	ldrb	r3, [r7, #15]
 800b750:	2b00      	cmp	r3, #0
 800b752:	d158      	bne.n	800b806 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	781b      	ldrb	r3, [r3, #0]
 800b758:	2b03      	cmp	r3, #3
 800b75a:	d148      	bne.n	800b7ee <sync_fs+0xb2>
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	791b      	ldrb	r3, [r3, #4]
 800b760:	2b01      	cmp	r3, #1
 800b762:	d144      	bne.n	800b7ee <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	3338      	adds	r3, #56	@ 0x38
 800b768:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b76c:	2100      	movs	r1, #0
 800b76e:	4618      	mov	r0, r3
 800b770:	f7ff fd78 	bl	800b264 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	3338      	adds	r3, #56	@ 0x38
 800b778:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800b77c:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800b780:	4618      	mov	r0, r3
 800b782:	f7ff fd07 	bl	800b194 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	3338      	adds	r3, #56	@ 0x38
 800b78a:	4921      	ldr	r1, [pc, #132]	@ (800b810 <sync_fs+0xd4>)
 800b78c:	4618      	mov	r0, r3
 800b78e:	f7ff fd1c 	bl	800b1ca <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	3338      	adds	r3, #56	@ 0x38
 800b796:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800b79a:	491e      	ldr	r1, [pc, #120]	@ (800b814 <sync_fs+0xd8>)
 800b79c:	4618      	mov	r0, r3
 800b79e:	f7ff fd14 	bl	800b1ca <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	3338      	adds	r3, #56	@ 0x38
 800b7a6:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	699b      	ldr	r3, [r3, #24]
 800b7ae:	4619      	mov	r1, r3
 800b7b0:	4610      	mov	r0, r2
 800b7b2:	f7ff fd0a 	bl	800b1ca <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	3338      	adds	r3, #56	@ 0x38
 800b7ba:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	695b      	ldr	r3, [r3, #20]
 800b7c2:	4619      	mov	r1, r3
 800b7c4:	4610      	mov	r0, r2
 800b7c6:	f7ff fd00 	bl	800b1ca <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800b7ca:	687b      	ldr	r3, [r7, #4]
 800b7cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7ce:	1c5a      	adds	r2, r3, #1
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	7858      	ldrb	r0, [r3, #1]
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b7e2:	2301      	movs	r3, #1
 800b7e4:	f7ff fc5c 	bl	800b0a0 <disk_write>
			fs->fsi_flag = 0;
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	2200      	movs	r2, #0
 800b7ec:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	785b      	ldrb	r3, [r3, #1]
 800b7f2:	2200      	movs	r2, #0
 800b7f4:	2100      	movs	r1, #0
 800b7f6:	4618      	mov	r0, r3
 800b7f8:	f7ff fc72 	bl	800b0e0 <disk_ioctl>
 800b7fc:	4603      	mov	r3, r0
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d001      	beq.n	800b806 <sync_fs+0xca>
 800b802:	2301      	movs	r3, #1
 800b804:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800b806:	7bfb      	ldrb	r3, [r7, #15]
}
 800b808:	4618      	mov	r0, r3
 800b80a:	3710      	adds	r7, #16
 800b80c:	46bd      	mov	sp, r7
 800b80e:	bd80      	pop	{r7, pc}
 800b810:	41615252 	.word	0x41615252
 800b814:	61417272 	.word	0x61417272

0800b818 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800b818:	b480      	push	{r7}
 800b81a:	b083      	sub	sp, #12
 800b81c:	af00      	add	r7, sp, #0
 800b81e:	6078      	str	r0, [r7, #4]
 800b820:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800b822:	683b      	ldr	r3, [r7, #0]
 800b824:	3b02      	subs	r3, #2
 800b826:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	69db      	ldr	r3, [r3, #28]
 800b82c:	3b02      	subs	r3, #2
 800b82e:	683a      	ldr	r2, [r7, #0]
 800b830:	429a      	cmp	r2, r3
 800b832:	d301      	bcc.n	800b838 <clust2sect+0x20>
 800b834:	2300      	movs	r3, #0
 800b836:	e008      	b.n	800b84a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	895b      	ldrh	r3, [r3, #10]
 800b83c:	461a      	mov	r2, r3
 800b83e:	683b      	ldr	r3, [r7, #0]
 800b840:	fb03 f202 	mul.w	r2, r3, r2
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b848:	4413      	add	r3, r2
}
 800b84a:	4618      	mov	r0, r3
 800b84c:	370c      	adds	r7, #12
 800b84e:	46bd      	mov	sp, r7
 800b850:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b854:	4770      	bx	lr

0800b856 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800b856:	b580      	push	{r7, lr}
 800b858:	b086      	sub	sp, #24
 800b85a:	af00      	add	r7, sp, #0
 800b85c:	6078      	str	r0, [r7, #4]
 800b85e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800b866:	683b      	ldr	r3, [r7, #0]
 800b868:	2b01      	cmp	r3, #1
 800b86a:	d904      	bls.n	800b876 <get_fat+0x20>
 800b86c:	693b      	ldr	r3, [r7, #16]
 800b86e:	69db      	ldr	r3, [r3, #28]
 800b870:	683a      	ldr	r2, [r7, #0]
 800b872:	429a      	cmp	r2, r3
 800b874:	d302      	bcc.n	800b87c <get_fat+0x26>
		val = 1;	/* Internal error */
 800b876:	2301      	movs	r3, #1
 800b878:	617b      	str	r3, [r7, #20]
 800b87a:	e08e      	b.n	800b99a <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800b87c:	f04f 33ff 	mov.w	r3, #4294967295
 800b880:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800b882:	693b      	ldr	r3, [r7, #16]
 800b884:	781b      	ldrb	r3, [r3, #0]
 800b886:	2b03      	cmp	r3, #3
 800b888:	d061      	beq.n	800b94e <get_fat+0xf8>
 800b88a:	2b03      	cmp	r3, #3
 800b88c:	dc7b      	bgt.n	800b986 <get_fat+0x130>
 800b88e:	2b01      	cmp	r3, #1
 800b890:	d002      	beq.n	800b898 <get_fat+0x42>
 800b892:	2b02      	cmp	r3, #2
 800b894:	d041      	beq.n	800b91a <get_fat+0xc4>
 800b896:	e076      	b.n	800b986 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800b898:	683b      	ldr	r3, [r7, #0]
 800b89a:	60fb      	str	r3, [r7, #12]
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	085b      	lsrs	r3, r3, #1
 800b8a0:	68fa      	ldr	r2, [r7, #12]
 800b8a2:	4413      	add	r3, r2
 800b8a4:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b8a6:	693b      	ldr	r3, [r7, #16]
 800b8a8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	0a5b      	lsrs	r3, r3, #9
 800b8ae:	4413      	add	r3, r2
 800b8b0:	4619      	mov	r1, r3
 800b8b2:	6938      	ldr	r0, [r7, #16]
 800b8b4:	f7ff ff14 	bl	800b6e0 <move_window>
 800b8b8:	4603      	mov	r3, r0
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d166      	bne.n	800b98c <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	1c5a      	adds	r2, r3, #1
 800b8c2:	60fa      	str	r2, [r7, #12]
 800b8c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b8c8:	693a      	ldr	r2, [r7, #16]
 800b8ca:	4413      	add	r3, r2
 800b8cc:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b8d0:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b8d2:	693b      	ldr	r3, [r7, #16]
 800b8d4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	0a5b      	lsrs	r3, r3, #9
 800b8da:	4413      	add	r3, r2
 800b8dc:	4619      	mov	r1, r3
 800b8de:	6938      	ldr	r0, [r7, #16]
 800b8e0:	f7ff fefe 	bl	800b6e0 <move_window>
 800b8e4:	4603      	mov	r3, r0
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d152      	bne.n	800b990 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b8f0:	693a      	ldr	r2, [r7, #16]
 800b8f2:	4413      	add	r3, r2
 800b8f4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b8f8:	021b      	lsls	r3, r3, #8
 800b8fa:	68ba      	ldr	r2, [r7, #8]
 800b8fc:	4313      	orrs	r3, r2
 800b8fe:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800b900:	683b      	ldr	r3, [r7, #0]
 800b902:	f003 0301 	and.w	r3, r3, #1
 800b906:	2b00      	cmp	r3, #0
 800b908:	d002      	beq.n	800b910 <get_fat+0xba>
 800b90a:	68bb      	ldr	r3, [r7, #8]
 800b90c:	091b      	lsrs	r3, r3, #4
 800b90e:	e002      	b.n	800b916 <get_fat+0xc0>
 800b910:	68bb      	ldr	r3, [r7, #8]
 800b912:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b916:	617b      	str	r3, [r7, #20]
			break;
 800b918:	e03f      	b.n	800b99a <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b91a:	693b      	ldr	r3, [r7, #16]
 800b91c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b91e:	683b      	ldr	r3, [r7, #0]
 800b920:	0a1b      	lsrs	r3, r3, #8
 800b922:	4413      	add	r3, r2
 800b924:	4619      	mov	r1, r3
 800b926:	6938      	ldr	r0, [r7, #16]
 800b928:	f7ff feda 	bl	800b6e0 <move_window>
 800b92c:	4603      	mov	r3, r0
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d130      	bne.n	800b994 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800b932:	693b      	ldr	r3, [r7, #16]
 800b934:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800b938:	683b      	ldr	r3, [r7, #0]
 800b93a:	005b      	lsls	r3, r3, #1
 800b93c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800b940:	4413      	add	r3, r2
 800b942:	4618      	mov	r0, r3
 800b944:	f7ff fbea 	bl	800b11c <ld_word>
 800b948:	4603      	mov	r3, r0
 800b94a:	617b      	str	r3, [r7, #20]
			break;
 800b94c:	e025      	b.n	800b99a <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b94e:	693b      	ldr	r3, [r7, #16]
 800b950:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b952:	683b      	ldr	r3, [r7, #0]
 800b954:	09db      	lsrs	r3, r3, #7
 800b956:	4413      	add	r3, r2
 800b958:	4619      	mov	r1, r3
 800b95a:	6938      	ldr	r0, [r7, #16]
 800b95c:	f7ff fec0 	bl	800b6e0 <move_window>
 800b960:	4603      	mov	r3, r0
 800b962:	2b00      	cmp	r3, #0
 800b964:	d118      	bne.n	800b998 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800b966:	693b      	ldr	r3, [r7, #16]
 800b968:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800b96c:	683b      	ldr	r3, [r7, #0]
 800b96e:	009b      	lsls	r3, r3, #2
 800b970:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800b974:	4413      	add	r3, r2
 800b976:	4618      	mov	r0, r3
 800b978:	f7ff fbe9 	bl	800b14e <ld_dword>
 800b97c:	4603      	mov	r3, r0
 800b97e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800b982:	617b      	str	r3, [r7, #20]
			break;
 800b984:	e009      	b.n	800b99a <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800b986:	2301      	movs	r3, #1
 800b988:	617b      	str	r3, [r7, #20]
 800b98a:	e006      	b.n	800b99a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b98c:	bf00      	nop
 800b98e:	e004      	b.n	800b99a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b990:	bf00      	nop
 800b992:	e002      	b.n	800b99a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b994:	bf00      	nop
 800b996:	e000      	b.n	800b99a <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b998:	bf00      	nop
		}
	}

	return val;
 800b99a:	697b      	ldr	r3, [r7, #20]
}
 800b99c:	4618      	mov	r0, r3
 800b99e:	3718      	adds	r7, #24
 800b9a0:	46bd      	mov	sp, r7
 800b9a2:	bd80      	pop	{r7, pc}

0800b9a4 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800b9a4:	b590      	push	{r4, r7, lr}
 800b9a6:	b089      	sub	sp, #36	@ 0x24
 800b9a8:	af00      	add	r7, sp, #0
 800b9aa:	60f8      	str	r0, [r7, #12]
 800b9ac:	60b9      	str	r1, [r7, #8]
 800b9ae:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800b9b0:	2302      	movs	r3, #2
 800b9b2:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800b9b4:	68bb      	ldr	r3, [r7, #8]
 800b9b6:	2b01      	cmp	r3, #1
 800b9b8:	f240 80d9 	bls.w	800bb6e <put_fat+0x1ca>
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	69db      	ldr	r3, [r3, #28]
 800b9c0:	68ba      	ldr	r2, [r7, #8]
 800b9c2:	429a      	cmp	r2, r3
 800b9c4:	f080 80d3 	bcs.w	800bb6e <put_fat+0x1ca>
		switch (fs->fs_type) {
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	781b      	ldrb	r3, [r3, #0]
 800b9cc:	2b03      	cmp	r3, #3
 800b9ce:	f000 8096 	beq.w	800bafe <put_fat+0x15a>
 800b9d2:	2b03      	cmp	r3, #3
 800b9d4:	f300 80cb 	bgt.w	800bb6e <put_fat+0x1ca>
 800b9d8:	2b01      	cmp	r3, #1
 800b9da:	d002      	beq.n	800b9e2 <put_fat+0x3e>
 800b9dc:	2b02      	cmp	r3, #2
 800b9de:	d06e      	beq.n	800babe <put_fat+0x11a>
 800b9e0:	e0c5      	b.n	800bb6e <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800b9e2:	68bb      	ldr	r3, [r7, #8]
 800b9e4:	61bb      	str	r3, [r7, #24]
 800b9e6:	69bb      	ldr	r3, [r7, #24]
 800b9e8:	085b      	lsrs	r3, r3, #1
 800b9ea:	69ba      	ldr	r2, [r7, #24]
 800b9ec:	4413      	add	r3, r2
 800b9ee:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b9f4:	69bb      	ldr	r3, [r7, #24]
 800b9f6:	0a5b      	lsrs	r3, r3, #9
 800b9f8:	4413      	add	r3, r2
 800b9fa:	4619      	mov	r1, r3
 800b9fc:	68f8      	ldr	r0, [r7, #12]
 800b9fe:	f7ff fe6f 	bl	800b6e0 <move_window>
 800ba02:	4603      	mov	r3, r0
 800ba04:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ba06:	7ffb      	ldrb	r3, [r7, #31]
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	f040 80a9 	bne.w	800bb60 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800ba14:	69bb      	ldr	r3, [r7, #24]
 800ba16:	1c59      	adds	r1, r3, #1
 800ba18:	61b9      	str	r1, [r7, #24]
 800ba1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ba1e:	4413      	add	r3, r2
 800ba20:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800ba22:	68bb      	ldr	r3, [r7, #8]
 800ba24:	f003 0301 	and.w	r3, r3, #1
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d00d      	beq.n	800ba48 <put_fat+0xa4>
 800ba2c:	697b      	ldr	r3, [r7, #20]
 800ba2e:	781b      	ldrb	r3, [r3, #0]
 800ba30:	b25b      	sxtb	r3, r3
 800ba32:	f003 030f 	and.w	r3, r3, #15
 800ba36:	b25a      	sxtb	r2, r3
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	b25b      	sxtb	r3, r3
 800ba3c:	011b      	lsls	r3, r3, #4
 800ba3e:	b25b      	sxtb	r3, r3
 800ba40:	4313      	orrs	r3, r2
 800ba42:	b25b      	sxtb	r3, r3
 800ba44:	b2db      	uxtb	r3, r3
 800ba46:	e001      	b.n	800ba4c <put_fat+0xa8>
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	b2db      	uxtb	r3, r3
 800ba4c:	697a      	ldr	r2, [r7, #20]
 800ba4e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800ba50:	68fb      	ldr	r3, [r7, #12]
 800ba52:	2201      	movs	r2, #1
 800ba54:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ba56:	68fb      	ldr	r3, [r7, #12]
 800ba58:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800ba5a:	69bb      	ldr	r3, [r7, #24]
 800ba5c:	0a5b      	lsrs	r3, r3, #9
 800ba5e:	4413      	add	r3, r2
 800ba60:	4619      	mov	r1, r3
 800ba62:	68f8      	ldr	r0, [r7, #12]
 800ba64:	f7ff fe3c 	bl	800b6e0 <move_window>
 800ba68:	4603      	mov	r3, r0
 800ba6a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ba6c:	7ffb      	ldrb	r3, [r7, #31]
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d178      	bne.n	800bb64 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800ba78:	69bb      	ldr	r3, [r7, #24]
 800ba7a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ba7e:	4413      	add	r3, r2
 800ba80:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800ba82:	68bb      	ldr	r3, [r7, #8]
 800ba84:	f003 0301 	and.w	r3, r3, #1
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d003      	beq.n	800ba94 <put_fat+0xf0>
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	091b      	lsrs	r3, r3, #4
 800ba90:	b2db      	uxtb	r3, r3
 800ba92:	e00e      	b.n	800bab2 <put_fat+0x10e>
 800ba94:	697b      	ldr	r3, [r7, #20]
 800ba96:	781b      	ldrb	r3, [r3, #0]
 800ba98:	b25b      	sxtb	r3, r3
 800ba9a:	f023 030f 	bic.w	r3, r3, #15
 800ba9e:	b25a      	sxtb	r2, r3
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	0a1b      	lsrs	r3, r3, #8
 800baa4:	b25b      	sxtb	r3, r3
 800baa6:	f003 030f 	and.w	r3, r3, #15
 800baaa:	b25b      	sxtb	r3, r3
 800baac:	4313      	orrs	r3, r2
 800baae:	b25b      	sxtb	r3, r3
 800bab0:	b2db      	uxtb	r3, r3
 800bab2:	697a      	ldr	r2, [r7, #20]
 800bab4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	2201      	movs	r2, #1
 800baba:	70da      	strb	r2, [r3, #3]
			break;
 800babc:	e057      	b.n	800bb6e <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800bac2:	68bb      	ldr	r3, [r7, #8]
 800bac4:	0a1b      	lsrs	r3, r3, #8
 800bac6:	4413      	add	r3, r2
 800bac8:	4619      	mov	r1, r3
 800baca:	68f8      	ldr	r0, [r7, #12]
 800bacc:	f7ff fe08 	bl	800b6e0 <move_window>
 800bad0:	4603      	mov	r3, r0
 800bad2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800bad4:	7ffb      	ldrb	r3, [r7, #31]
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d146      	bne.n	800bb68 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800bae0:	68bb      	ldr	r3, [r7, #8]
 800bae2:	005b      	lsls	r3, r3, #1
 800bae4:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800bae8:	4413      	add	r3, r2
 800baea:	687a      	ldr	r2, [r7, #4]
 800baec:	b292      	uxth	r2, r2
 800baee:	4611      	mov	r1, r2
 800baf0:	4618      	mov	r0, r3
 800baf2:	f7ff fb4f 	bl	800b194 <st_word>
			fs->wflag = 1;
 800baf6:	68fb      	ldr	r3, [r7, #12]
 800baf8:	2201      	movs	r2, #1
 800bafa:	70da      	strb	r2, [r3, #3]
			break;
 800bafc:	e037      	b.n	800bb6e <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800bb02:	68bb      	ldr	r3, [r7, #8]
 800bb04:	09db      	lsrs	r3, r3, #7
 800bb06:	4413      	add	r3, r2
 800bb08:	4619      	mov	r1, r3
 800bb0a:	68f8      	ldr	r0, [r7, #12]
 800bb0c:	f7ff fde8 	bl	800b6e0 <move_window>
 800bb10:	4603      	mov	r3, r0
 800bb12:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800bb14:	7ffb      	ldrb	r3, [r7, #31]
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d128      	bne.n	800bb6c <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800bb26:	68bb      	ldr	r3, [r7, #8]
 800bb28:	009b      	lsls	r3, r3, #2
 800bb2a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800bb2e:	4413      	add	r3, r2
 800bb30:	4618      	mov	r0, r3
 800bb32:	f7ff fb0c 	bl	800b14e <ld_dword>
 800bb36:	4603      	mov	r3, r0
 800bb38:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800bb3c:	4323      	orrs	r3, r4
 800bb3e:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800bb46:	68bb      	ldr	r3, [r7, #8]
 800bb48:	009b      	lsls	r3, r3, #2
 800bb4a:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800bb4e:	4413      	add	r3, r2
 800bb50:	6879      	ldr	r1, [r7, #4]
 800bb52:	4618      	mov	r0, r3
 800bb54:	f7ff fb39 	bl	800b1ca <st_dword>
			fs->wflag = 1;
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	2201      	movs	r2, #1
 800bb5c:	70da      	strb	r2, [r3, #3]
			break;
 800bb5e:	e006      	b.n	800bb6e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800bb60:	bf00      	nop
 800bb62:	e004      	b.n	800bb6e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800bb64:	bf00      	nop
 800bb66:	e002      	b.n	800bb6e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800bb68:	bf00      	nop
 800bb6a:	e000      	b.n	800bb6e <put_fat+0x1ca>
			if (res != FR_OK) break;
 800bb6c:	bf00      	nop
		}
	}
	return res;
 800bb6e:	7ffb      	ldrb	r3, [r7, #31]
}
 800bb70:	4618      	mov	r0, r3
 800bb72:	3724      	adds	r7, #36	@ 0x24
 800bb74:	46bd      	mov	sp, r7
 800bb76:	bd90      	pop	{r4, r7, pc}

0800bb78 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800bb78:	b580      	push	{r7, lr}
 800bb7a:	b088      	sub	sp, #32
 800bb7c:	af00      	add	r7, sp, #0
 800bb7e:	60f8      	str	r0, [r7, #12]
 800bb80:	60b9      	str	r1, [r7, #8]
 800bb82:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800bb84:	2300      	movs	r3, #0
 800bb86:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800bb88:	68fb      	ldr	r3, [r7, #12]
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800bb8e:	68bb      	ldr	r3, [r7, #8]
 800bb90:	2b01      	cmp	r3, #1
 800bb92:	d904      	bls.n	800bb9e <remove_chain+0x26>
 800bb94:	69bb      	ldr	r3, [r7, #24]
 800bb96:	69db      	ldr	r3, [r3, #28]
 800bb98:	68ba      	ldr	r2, [r7, #8]
 800bb9a:	429a      	cmp	r2, r3
 800bb9c:	d301      	bcc.n	800bba2 <remove_chain+0x2a>
 800bb9e:	2302      	movs	r3, #2
 800bba0:	e04b      	b.n	800bc3a <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d00c      	beq.n	800bbc2 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800bba8:	f04f 32ff 	mov.w	r2, #4294967295
 800bbac:	6879      	ldr	r1, [r7, #4]
 800bbae:	69b8      	ldr	r0, [r7, #24]
 800bbb0:	f7ff fef8 	bl	800b9a4 <put_fat>
 800bbb4:	4603      	mov	r3, r0
 800bbb6:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800bbb8:	7ffb      	ldrb	r3, [r7, #31]
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d001      	beq.n	800bbc2 <remove_chain+0x4a>
 800bbbe:	7ffb      	ldrb	r3, [r7, #31]
 800bbc0:	e03b      	b.n	800bc3a <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800bbc2:	68b9      	ldr	r1, [r7, #8]
 800bbc4:	68f8      	ldr	r0, [r7, #12]
 800bbc6:	f7ff fe46 	bl	800b856 <get_fat>
 800bbca:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800bbcc:	697b      	ldr	r3, [r7, #20]
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d031      	beq.n	800bc36 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800bbd2:	697b      	ldr	r3, [r7, #20]
 800bbd4:	2b01      	cmp	r3, #1
 800bbd6:	d101      	bne.n	800bbdc <remove_chain+0x64>
 800bbd8:	2302      	movs	r3, #2
 800bbda:	e02e      	b.n	800bc3a <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800bbdc:	697b      	ldr	r3, [r7, #20]
 800bbde:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbe2:	d101      	bne.n	800bbe8 <remove_chain+0x70>
 800bbe4:	2301      	movs	r3, #1
 800bbe6:	e028      	b.n	800bc3a <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800bbe8:	2200      	movs	r2, #0
 800bbea:	68b9      	ldr	r1, [r7, #8]
 800bbec:	69b8      	ldr	r0, [r7, #24]
 800bbee:	f7ff fed9 	bl	800b9a4 <put_fat>
 800bbf2:	4603      	mov	r3, r0
 800bbf4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800bbf6:	7ffb      	ldrb	r3, [r7, #31]
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d001      	beq.n	800bc00 <remove_chain+0x88>
 800bbfc:	7ffb      	ldrb	r3, [r7, #31]
 800bbfe:	e01c      	b.n	800bc3a <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800bc00:	69bb      	ldr	r3, [r7, #24]
 800bc02:	699a      	ldr	r2, [r3, #24]
 800bc04:	69bb      	ldr	r3, [r7, #24]
 800bc06:	69db      	ldr	r3, [r3, #28]
 800bc08:	3b02      	subs	r3, #2
 800bc0a:	429a      	cmp	r2, r3
 800bc0c:	d20b      	bcs.n	800bc26 <remove_chain+0xae>
			fs->free_clst++;
 800bc0e:	69bb      	ldr	r3, [r7, #24]
 800bc10:	699b      	ldr	r3, [r3, #24]
 800bc12:	1c5a      	adds	r2, r3, #1
 800bc14:	69bb      	ldr	r3, [r7, #24]
 800bc16:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800bc18:	69bb      	ldr	r3, [r7, #24]
 800bc1a:	791b      	ldrb	r3, [r3, #4]
 800bc1c:	f043 0301 	orr.w	r3, r3, #1
 800bc20:	b2da      	uxtb	r2, r3
 800bc22:	69bb      	ldr	r3, [r7, #24]
 800bc24:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800bc26:	697b      	ldr	r3, [r7, #20]
 800bc28:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800bc2a:	69bb      	ldr	r3, [r7, #24]
 800bc2c:	69db      	ldr	r3, [r3, #28]
 800bc2e:	68ba      	ldr	r2, [r7, #8]
 800bc30:	429a      	cmp	r2, r3
 800bc32:	d3c6      	bcc.n	800bbc2 <remove_chain+0x4a>
 800bc34:	e000      	b.n	800bc38 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800bc36:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800bc38:	2300      	movs	r3, #0
}
 800bc3a:	4618      	mov	r0, r3
 800bc3c:	3720      	adds	r7, #32
 800bc3e:	46bd      	mov	sp, r7
 800bc40:	bd80      	pop	{r7, pc}

0800bc42 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800bc42:	b580      	push	{r7, lr}
 800bc44:	b088      	sub	sp, #32
 800bc46:	af00      	add	r7, sp, #0
 800bc48:	6078      	str	r0, [r7, #4]
 800bc4a:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800bc52:	683b      	ldr	r3, [r7, #0]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d10d      	bne.n	800bc74 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800bc58:	693b      	ldr	r3, [r7, #16]
 800bc5a:	695b      	ldr	r3, [r3, #20]
 800bc5c:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800bc5e:	69bb      	ldr	r3, [r7, #24]
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d004      	beq.n	800bc6e <create_chain+0x2c>
 800bc64:	693b      	ldr	r3, [r7, #16]
 800bc66:	69db      	ldr	r3, [r3, #28]
 800bc68:	69ba      	ldr	r2, [r7, #24]
 800bc6a:	429a      	cmp	r2, r3
 800bc6c:	d31b      	bcc.n	800bca6 <create_chain+0x64>
 800bc6e:	2301      	movs	r3, #1
 800bc70:	61bb      	str	r3, [r7, #24]
 800bc72:	e018      	b.n	800bca6 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800bc74:	6839      	ldr	r1, [r7, #0]
 800bc76:	6878      	ldr	r0, [r7, #4]
 800bc78:	f7ff fded 	bl	800b856 <get_fat>
 800bc7c:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	2b01      	cmp	r3, #1
 800bc82:	d801      	bhi.n	800bc88 <create_chain+0x46>
 800bc84:	2301      	movs	r3, #1
 800bc86:	e070      	b.n	800bd6a <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc8e:	d101      	bne.n	800bc94 <create_chain+0x52>
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	e06a      	b.n	800bd6a <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800bc94:	693b      	ldr	r3, [r7, #16]
 800bc96:	69db      	ldr	r3, [r3, #28]
 800bc98:	68fa      	ldr	r2, [r7, #12]
 800bc9a:	429a      	cmp	r2, r3
 800bc9c:	d201      	bcs.n	800bca2 <create_chain+0x60>
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	e063      	b.n	800bd6a <create_chain+0x128>
		scl = clst;
 800bca2:	683b      	ldr	r3, [r7, #0]
 800bca4:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800bca6:	69bb      	ldr	r3, [r7, #24]
 800bca8:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800bcaa:	69fb      	ldr	r3, [r7, #28]
 800bcac:	3301      	adds	r3, #1
 800bcae:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800bcb0:	693b      	ldr	r3, [r7, #16]
 800bcb2:	69db      	ldr	r3, [r3, #28]
 800bcb4:	69fa      	ldr	r2, [r7, #28]
 800bcb6:	429a      	cmp	r2, r3
 800bcb8:	d307      	bcc.n	800bcca <create_chain+0x88>
				ncl = 2;
 800bcba:	2302      	movs	r3, #2
 800bcbc:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800bcbe:	69fa      	ldr	r2, [r7, #28]
 800bcc0:	69bb      	ldr	r3, [r7, #24]
 800bcc2:	429a      	cmp	r2, r3
 800bcc4:	d901      	bls.n	800bcca <create_chain+0x88>
 800bcc6:	2300      	movs	r3, #0
 800bcc8:	e04f      	b.n	800bd6a <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800bcca:	69f9      	ldr	r1, [r7, #28]
 800bccc:	6878      	ldr	r0, [r7, #4]
 800bcce:	f7ff fdc2 	bl	800b856 <get_fat>
 800bcd2:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800bcd4:	68fb      	ldr	r3, [r7, #12]
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d00e      	beq.n	800bcf8 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	2b01      	cmp	r3, #1
 800bcde:	d003      	beq.n	800bce8 <create_chain+0xa6>
 800bce0:	68fb      	ldr	r3, [r7, #12]
 800bce2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bce6:	d101      	bne.n	800bcec <create_chain+0xaa>
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	e03e      	b.n	800bd6a <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800bcec:	69fa      	ldr	r2, [r7, #28]
 800bcee:	69bb      	ldr	r3, [r7, #24]
 800bcf0:	429a      	cmp	r2, r3
 800bcf2:	d1da      	bne.n	800bcaa <create_chain+0x68>
 800bcf4:	2300      	movs	r3, #0
 800bcf6:	e038      	b.n	800bd6a <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800bcf8:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800bcfa:	f04f 32ff 	mov.w	r2, #4294967295
 800bcfe:	69f9      	ldr	r1, [r7, #28]
 800bd00:	6938      	ldr	r0, [r7, #16]
 800bd02:	f7ff fe4f 	bl	800b9a4 <put_fat>
 800bd06:	4603      	mov	r3, r0
 800bd08:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800bd0a:	7dfb      	ldrb	r3, [r7, #23]
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d109      	bne.n	800bd24 <create_chain+0xe2>
 800bd10:	683b      	ldr	r3, [r7, #0]
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d006      	beq.n	800bd24 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800bd16:	69fa      	ldr	r2, [r7, #28]
 800bd18:	6839      	ldr	r1, [r7, #0]
 800bd1a:	6938      	ldr	r0, [r7, #16]
 800bd1c:	f7ff fe42 	bl	800b9a4 <put_fat>
 800bd20:	4603      	mov	r3, r0
 800bd22:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800bd24:	7dfb      	ldrb	r3, [r7, #23]
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d116      	bne.n	800bd58 <create_chain+0x116>
		fs->last_clst = ncl;
 800bd2a:	693b      	ldr	r3, [r7, #16]
 800bd2c:	69fa      	ldr	r2, [r7, #28]
 800bd2e:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800bd30:	693b      	ldr	r3, [r7, #16]
 800bd32:	699a      	ldr	r2, [r3, #24]
 800bd34:	693b      	ldr	r3, [r7, #16]
 800bd36:	69db      	ldr	r3, [r3, #28]
 800bd38:	3b02      	subs	r3, #2
 800bd3a:	429a      	cmp	r2, r3
 800bd3c:	d804      	bhi.n	800bd48 <create_chain+0x106>
 800bd3e:	693b      	ldr	r3, [r7, #16]
 800bd40:	699b      	ldr	r3, [r3, #24]
 800bd42:	1e5a      	subs	r2, r3, #1
 800bd44:	693b      	ldr	r3, [r7, #16]
 800bd46:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800bd48:	693b      	ldr	r3, [r7, #16]
 800bd4a:	791b      	ldrb	r3, [r3, #4]
 800bd4c:	f043 0301 	orr.w	r3, r3, #1
 800bd50:	b2da      	uxtb	r2, r3
 800bd52:	693b      	ldr	r3, [r7, #16]
 800bd54:	711a      	strb	r2, [r3, #4]
 800bd56:	e007      	b.n	800bd68 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800bd58:	7dfb      	ldrb	r3, [r7, #23]
 800bd5a:	2b01      	cmp	r3, #1
 800bd5c:	d102      	bne.n	800bd64 <create_chain+0x122>
 800bd5e:	f04f 33ff 	mov.w	r3, #4294967295
 800bd62:	e000      	b.n	800bd66 <create_chain+0x124>
 800bd64:	2301      	movs	r3, #1
 800bd66:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800bd68:	69fb      	ldr	r3, [r7, #28]
}
 800bd6a:	4618      	mov	r0, r3
 800bd6c:	3720      	adds	r7, #32
 800bd6e:	46bd      	mov	sp, r7
 800bd70:	bd80      	pop	{r7, pc}

0800bd72 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800bd72:	b480      	push	{r7}
 800bd74:	b087      	sub	sp, #28
 800bd76:	af00      	add	r7, sp, #0
 800bd78:	6078      	str	r0, [r7, #4]
 800bd7a:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd86:	3304      	adds	r3, #4
 800bd88:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800bd8a:	683b      	ldr	r3, [r7, #0]
 800bd8c:	0a5b      	lsrs	r3, r3, #9
 800bd8e:	68fa      	ldr	r2, [r7, #12]
 800bd90:	8952      	ldrh	r2, [r2, #10]
 800bd92:	fbb3 f3f2 	udiv	r3, r3, r2
 800bd96:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800bd98:	693b      	ldr	r3, [r7, #16]
 800bd9a:	1d1a      	adds	r2, r3, #4
 800bd9c:	613a      	str	r2, [r7, #16]
 800bd9e:	681b      	ldr	r3, [r3, #0]
 800bda0:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800bda2:	68bb      	ldr	r3, [r7, #8]
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d101      	bne.n	800bdac <clmt_clust+0x3a>
 800bda8:	2300      	movs	r3, #0
 800bdaa:	e010      	b.n	800bdce <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800bdac:	697a      	ldr	r2, [r7, #20]
 800bdae:	68bb      	ldr	r3, [r7, #8]
 800bdb0:	429a      	cmp	r2, r3
 800bdb2:	d307      	bcc.n	800bdc4 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800bdb4:	697a      	ldr	r2, [r7, #20]
 800bdb6:	68bb      	ldr	r3, [r7, #8]
 800bdb8:	1ad3      	subs	r3, r2, r3
 800bdba:	617b      	str	r3, [r7, #20]
 800bdbc:	693b      	ldr	r3, [r7, #16]
 800bdbe:	3304      	adds	r3, #4
 800bdc0:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800bdc2:	e7e9      	b.n	800bd98 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800bdc4:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800bdc6:	693b      	ldr	r3, [r7, #16]
 800bdc8:	681a      	ldr	r2, [r3, #0]
 800bdca:	697b      	ldr	r3, [r7, #20]
 800bdcc:	4413      	add	r3, r2
}
 800bdce:	4618      	mov	r0, r3
 800bdd0:	371c      	adds	r7, #28
 800bdd2:	46bd      	mov	sp, r7
 800bdd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdd8:	4770      	bx	lr

0800bdda <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800bdda:	b580      	push	{r7, lr}
 800bddc:	b086      	sub	sp, #24
 800bdde:	af00      	add	r7, sp, #0
 800bde0:	6078      	str	r0, [r7, #4]
 800bde2:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800bdea:	683b      	ldr	r3, [r7, #0]
 800bdec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bdf0:	d204      	bcs.n	800bdfc <dir_sdi+0x22>
 800bdf2:	683b      	ldr	r3, [r7, #0]
 800bdf4:	f003 031f 	and.w	r3, r3, #31
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d001      	beq.n	800be00 <dir_sdi+0x26>
		return FR_INT_ERR;
 800bdfc:	2302      	movs	r3, #2
 800bdfe:	e063      	b.n	800bec8 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	683a      	ldr	r2, [r7, #0]
 800be04:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	689b      	ldr	r3, [r3, #8]
 800be0a:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800be0c:	697b      	ldr	r3, [r7, #20]
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d106      	bne.n	800be20 <dir_sdi+0x46>
 800be12:	693b      	ldr	r3, [r7, #16]
 800be14:	781b      	ldrb	r3, [r3, #0]
 800be16:	2b02      	cmp	r3, #2
 800be18:	d902      	bls.n	800be20 <dir_sdi+0x46>
		clst = fs->dirbase;
 800be1a:	693b      	ldr	r3, [r7, #16]
 800be1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be1e:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800be20:	697b      	ldr	r3, [r7, #20]
 800be22:	2b00      	cmp	r3, #0
 800be24:	d10c      	bne.n	800be40 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800be26:	683b      	ldr	r3, [r7, #0]
 800be28:	095b      	lsrs	r3, r3, #5
 800be2a:	693a      	ldr	r2, [r7, #16]
 800be2c:	8912      	ldrh	r2, [r2, #8]
 800be2e:	4293      	cmp	r3, r2
 800be30:	d301      	bcc.n	800be36 <dir_sdi+0x5c>
 800be32:	2302      	movs	r3, #2
 800be34:	e048      	b.n	800bec8 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800be36:	693b      	ldr	r3, [r7, #16]
 800be38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	61da      	str	r2, [r3, #28]
 800be3e:	e029      	b.n	800be94 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800be40:	693b      	ldr	r3, [r7, #16]
 800be42:	895b      	ldrh	r3, [r3, #10]
 800be44:	025b      	lsls	r3, r3, #9
 800be46:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800be48:	e019      	b.n	800be7e <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	6979      	ldr	r1, [r7, #20]
 800be4e:	4618      	mov	r0, r3
 800be50:	f7ff fd01 	bl	800b856 <get_fat>
 800be54:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800be56:	697b      	ldr	r3, [r7, #20]
 800be58:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be5c:	d101      	bne.n	800be62 <dir_sdi+0x88>
 800be5e:	2301      	movs	r3, #1
 800be60:	e032      	b.n	800bec8 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800be62:	697b      	ldr	r3, [r7, #20]
 800be64:	2b01      	cmp	r3, #1
 800be66:	d904      	bls.n	800be72 <dir_sdi+0x98>
 800be68:	693b      	ldr	r3, [r7, #16]
 800be6a:	69db      	ldr	r3, [r3, #28]
 800be6c:	697a      	ldr	r2, [r7, #20]
 800be6e:	429a      	cmp	r2, r3
 800be70:	d301      	bcc.n	800be76 <dir_sdi+0x9c>
 800be72:	2302      	movs	r3, #2
 800be74:	e028      	b.n	800bec8 <dir_sdi+0xee>
			ofs -= csz;
 800be76:	683a      	ldr	r2, [r7, #0]
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	1ad3      	subs	r3, r2, r3
 800be7c:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800be7e:	683a      	ldr	r2, [r7, #0]
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	429a      	cmp	r2, r3
 800be84:	d2e1      	bcs.n	800be4a <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800be86:	6979      	ldr	r1, [r7, #20]
 800be88:	6938      	ldr	r0, [r7, #16]
 800be8a:	f7ff fcc5 	bl	800b818 <clust2sect>
 800be8e:	4602      	mov	r2, r0
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	697a      	ldr	r2, [r7, #20]
 800be98:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	69db      	ldr	r3, [r3, #28]
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d101      	bne.n	800bea6 <dir_sdi+0xcc>
 800bea2:	2302      	movs	r3, #2
 800bea4:	e010      	b.n	800bec8 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	69da      	ldr	r2, [r3, #28]
 800beaa:	683b      	ldr	r3, [r7, #0]
 800beac:	0a5b      	lsrs	r3, r3, #9
 800beae:	441a      	add	r2, r3
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800beb4:	693b      	ldr	r3, [r7, #16]
 800beb6:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800beba:	683b      	ldr	r3, [r7, #0]
 800bebc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bec0:	441a      	add	r2, r3
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800bec6:	2300      	movs	r3, #0
}
 800bec8:	4618      	mov	r0, r3
 800beca:	3718      	adds	r7, #24
 800becc:	46bd      	mov	sp, r7
 800bece:	bd80      	pop	{r7, pc}

0800bed0 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800bed0:	b580      	push	{r7, lr}
 800bed2:	b086      	sub	sp, #24
 800bed4:	af00      	add	r7, sp, #0
 800bed6:	6078      	str	r0, [r7, #4]
 800bed8:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	695b      	ldr	r3, [r3, #20]
 800bee4:	3320      	adds	r3, #32
 800bee6:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	69db      	ldr	r3, [r3, #28]
 800beec:	2b00      	cmp	r3, #0
 800beee:	d003      	beq.n	800bef8 <dir_next+0x28>
 800bef0:	68bb      	ldr	r3, [r7, #8]
 800bef2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bef6:	d301      	bcc.n	800befc <dir_next+0x2c>
 800bef8:	2304      	movs	r3, #4
 800befa:	e0aa      	b.n	800c052 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800befc:	68bb      	ldr	r3, [r7, #8]
 800befe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	f040 8098 	bne.w	800c038 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	69db      	ldr	r3, [r3, #28]
 800bf0c:	1c5a      	adds	r2, r3, #1
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	699b      	ldr	r3, [r3, #24]
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d10b      	bne.n	800bf32 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800bf1a:	68bb      	ldr	r3, [r7, #8]
 800bf1c:	095b      	lsrs	r3, r3, #5
 800bf1e:	68fa      	ldr	r2, [r7, #12]
 800bf20:	8912      	ldrh	r2, [r2, #8]
 800bf22:	4293      	cmp	r3, r2
 800bf24:	f0c0 8088 	bcc.w	800c038 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	2200      	movs	r2, #0
 800bf2c:	61da      	str	r2, [r3, #28]
 800bf2e:	2304      	movs	r3, #4
 800bf30:	e08f      	b.n	800c052 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800bf32:	68bb      	ldr	r3, [r7, #8]
 800bf34:	0a5b      	lsrs	r3, r3, #9
 800bf36:	68fa      	ldr	r2, [r7, #12]
 800bf38:	8952      	ldrh	r2, [r2, #10]
 800bf3a:	3a01      	subs	r2, #1
 800bf3c:	4013      	ands	r3, r2
 800bf3e:	2b00      	cmp	r3, #0
 800bf40:	d17a      	bne.n	800c038 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800bf42:	687a      	ldr	r2, [r7, #4]
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	699b      	ldr	r3, [r3, #24]
 800bf48:	4619      	mov	r1, r3
 800bf4a:	4610      	mov	r0, r2
 800bf4c:	f7ff fc83 	bl	800b856 <get_fat>
 800bf50:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800bf52:	697b      	ldr	r3, [r7, #20]
 800bf54:	2b01      	cmp	r3, #1
 800bf56:	d801      	bhi.n	800bf5c <dir_next+0x8c>
 800bf58:	2302      	movs	r3, #2
 800bf5a:	e07a      	b.n	800c052 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800bf5c:	697b      	ldr	r3, [r7, #20]
 800bf5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf62:	d101      	bne.n	800bf68 <dir_next+0x98>
 800bf64:	2301      	movs	r3, #1
 800bf66:	e074      	b.n	800c052 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800bf68:	68fb      	ldr	r3, [r7, #12]
 800bf6a:	69db      	ldr	r3, [r3, #28]
 800bf6c:	697a      	ldr	r2, [r7, #20]
 800bf6e:	429a      	cmp	r2, r3
 800bf70:	d358      	bcc.n	800c024 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800bf72:	683b      	ldr	r3, [r7, #0]
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d104      	bne.n	800bf82 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	2200      	movs	r2, #0
 800bf7c:	61da      	str	r2, [r3, #28]
 800bf7e:	2304      	movs	r3, #4
 800bf80:	e067      	b.n	800c052 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800bf82:	687a      	ldr	r2, [r7, #4]
 800bf84:	687b      	ldr	r3, [r7, #4]
 800bf86:	699b      	ldr	r3, [r3, #24]
 800bf88:	4619      	mov	r1, r3
 800bf8a:	4610      	mov	r0, r2
 800bf8c:	f7ff fe59 	bl	800bc42 <create_chain>
 800bf90:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800bf92:	697b      	ldr	r3, [r7, #20]
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d101      	bne.n	800bf9c <dir_next+0xcc>
 800bf98:	2307      	movs	r3, #7
 800bf9a:	e05a      	b.n	800c052 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800bf9c:	697b      	ldr	r3, [r7, #20]
 800bf9e:	2b01      	cmp	r3, #1
 800bfa0:	d101      	bne.n	800bfa6 <dir_next+0xd6>
 800bfa2:	2302      	movs	r3, #2
 800bfa4:	e055      	b.n	800c052 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800bfa6:	697b      	ldr	r3, [r7, #20]
 800bfa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bfac:	d101      	bne.n	800bfb2 <dir_next+0xe2>
 800bfae:	2301      	movs	r3, #1
 800bfb0:	e04f      	b.n	800c052 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800bfb2:	68f8      	ldr	r0, [r7, #12]
 800bfb4:	f7ff fb50 	bl	800b658 <sync_window>
 800bfb8:	4603      	mov	r3, r0
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d001      	beq.n	800bfc2 <dir_next+0xf2>
 800bfbe:	2301      	movs	r3, #1
 800bfc0:	e047      	b.n	800c052 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	3338      	adds	r3, #56	@ 0x38
 800bfc6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bfca:	2100      	movs	r1, #0
 800bfcc:	4618      	mov	r0, r3
 800bfce:	f7ff f949 	bl	800b264 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800bfd2:	2300      	movs	r3, #0
 800bfd4:	613b      	str	r3, [r7, #16]
 800bfd6:	6979      	ldr	r1, [r7, #20]
 800bfd8:	68f8      	ldr	r0, [r7, #12]
 800bfda:	f7ff fc1d 	bl	800b818 <clust2sect>
 800bfde:	4602      	mov	r2, r0
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	635a      	str	r2, [r3, #52]	@ 0x34
 800bfe4:	e012      	b.n	800c00c <dir_next+0x13c>
						fs->wflag = 1;
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	2201      	movs	r2, #1
 800bfea:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800bfec:	68f8      	ldr	r0, [r7, #12]
 800bfee:	f7ff fb33 	bl	800b658 <sync_window>
 800bff2:	4603      	mov	r3, r0
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d001      	beq.n	800bffc <dir_next+0x12c>
 800bff8:	2301      	movs	r3, #1
 800bffa:	e02a      	b.n	800c052 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800bffc:	693b      	ldr	r3, [r7, #16]
 800bffe:	3301      	adds	r3, #1
 800c000:	613b      	str	r3, [r7, #16]
 800c002:	68fb      	ldr	r3, [r7, #12]
 800c004:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c006:	1c5a      	adds	r2, r3, #1
 800c008:	68fb      	ldr	r3, [r7, #12]
 800c00a:	635a      	str	r2, [r3, #52]	@ 0x34
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	895b      	ldrh	r3, [r3, #10]
 800c010:	461a      	mov	r2, r3
 800c012:	693b      	ldr	r3, [r7, #16]
 800c014:	4293      	cmp	r3, r2
 800c016:	d3e6      	bcc.n	800bfe6 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800c018:	68fb      	ldr	r3, [r7, #12]
 800c01a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c01c:	693b      	ldr	r3, [r7, #16]
 800c01e:	1ad2      	subs	r2, r2, r3
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	697a      	ldr	r2, [r7, #20]
 800c028:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800c02a:	6979      	ldr	r1, [r7, #20]
 800c02c:	68f8      	ldr	r0, [r7, #12]
 800c02e:	f7ff fbf3 	bl	800b818 <clust2sect>
 800c032:	4602      	mov	r2, r0
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	68ba      	ldr	r2, [r7, #8]
 800c03c:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800c044:	68bb      	ldr	r3, [r7, #8]
 800c046:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c04a:	441a      	add	r2, r3
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c050:	2300      	movs	r3, #0
}
 800c052:	4618      	mov	r0, r3
 800c054:	3718      	adds	r7, #24
 800c056:	46bd      	mov	sp, r7
 800c058:	bd80      	pop	{r7, pc}

0800c05a <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800c05a:	b580      	push	{r7, lr}
 800c05c:	b086      	sub	sp, #24
 800c05e:	af00      	add	r7, sp, #0
 800c060:	6078      	str	r0, [r7, #4]
 800c062:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	681b      	ldr	r3, [r3, #0]
 800c068:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800c06a:	2100      	movs	r1, #0
 800c06c:	6878      	ldr	r0, [r7, #4]
 800c06e:	f7ff feb4 	bl	800bdda <dir_sdi>
 800c072:	4603      	mov	r3, r0
 800c074:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800c076:	7dfb      	ldrb	r3, [r7, #23]
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d12b      	bne.n	800c0d4 <dir_alloc+0x7a>
		n = 0;
 800c07c:	2300      	movs	r3, #0
 800c07e:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	69db      	ldr	r3, [r3, #28]
 800c084:	4619      	mov	r1, r3
 800c086:	68f8      	ldr	r0, [r7, #12]
 800c088:	f7ff fb2a 	bl	800b6e0 <move_window>
 800c08c:	4603      	mov	r3, r0
 800c08e:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c090:	7dfb      	ldrb	r3, [r7, #23]
 800c092:	2b00      	cmp	r3, #0
 800c094:	d11d      	bne.n	800c0d2 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	6a1b      	ldr	r3, [r3, #32]
 800c09a:	781b      	ldrb	r3, [r3, #0]
 800c09c:	2be5      	cmp	r3, #229	@ 0xe5
 800c09e:	d004      	beq.n	800c0aa <dir_alloc+0x50>
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	6a1b      	ldr	r3, [r3, #32]
 800c0a4:	781b      	ldrb	r3, [r3, #0]
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d107      	bne.n	800c0ba <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800c0aa:	693b      	ldr	r3, [r7, #16]
 800c0ac:	3301      	adds	r3, #1
 800c0ae:	613b      	str	r3, [r7, #16]
 800c0b0:	693a      	ldr	r2, [r7, #16]
 800c0b2:	683b      	ldr	r3, [r7, #0]
 800c0b4:	429a      	cmp	r2, r3
 800c0b6:	d102      	bne.n	800c0be <dir_alloc+0x64>
 800c0b8:	e00c      	b.n	800c0d4 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800c0ba:	2300      	movs	r3, #0
 800c0bc:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800c0be:	2101      	movs	r1, #1
 800c0c0:	6878      	ldr	r0, [r7, #4]
 800c0c2:	f7ff ff05 	bl	800bed0 <dir_next>
 800c0c6:	4603      	mov	r3, r0
 800c0c8:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800c0ca:	7dfb      	ldrb	r3, [r7, #23]
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d0d7      	beq.n	800c080 <dir_alloc+0x26>
 800c0d0:	e000      	b.n	800c0d4 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800c0d2:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800c0d4:	7dfb      	ldrb	r3, [r7, #23]
 800c0d6:	2b04      	cmp	r3, #4
 800c0d8:	d101      	bne.n	800c0de <dir_alloc+0x84>
 800c0da:	2307      	movs	r3, #7
 800c0dc:	75fb      	strb	r3, [r7, #23]
	return res;
 800c0de:	7dfb      	ldrb	r3, [r7, #23]
}
 800c0e0:	4618      	mov	r0, r3
 800c0e2:	3718      	adds	r7, #24
 800c0e4:	46bd      	mov	sp, r7
 800c0e6:	bd80      	pop	{r7, pc}

0800c0e8 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800c0e8:	b580      	push	{r7, lr}
 800c0ea:	b084      	sub	sp, #16
 800c0ec:	af00      	add	r7, sp, #0
 800c0ee:	6078      	str	r0, [r7, #4]
 800c0f0:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800c0f2:	683b      	ldr	r3, [r7, #0]
 800c0f4:	331a      	adds	r3, #26
 800c0f6:	4618      	mov	r0, r3
 800c0f8:	f7ff f810 	bl	800b11c <ld_word>
 800c0fc:	4603      	mov	r3, r0
 800c0fe:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	781b      	ldrb	r3, [r3, #0]
 800c104:	2b03      	cmp	r3, #3
 800c106:	d109      	bne.n	800c11c <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800c108:	683b      	ldr	r3, [r7, #0]
 800c10a:	3314      	adds	r3, #20
 800c10c:	4618      	mov	r0, r3
 800c10e:	f7ff f805 	bl	800b11c <ld_word>
 800c112:	4603      	mov	r3, r0
 800c114:	041b      	lsls	r3, r3, #16
 800c116:	68fa      	ldr	r2, [r7, #12]
 800c118:	4313      	orrs	r3, r2
 800c11a:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800c11c:	68fb      	ldr	r3, [r7, #12]
}
 800c11e:	4618      	mov	r0, r3
 800c120:	3710      	adds	r7, #16
 800c122:	46bd      	mov	sp, r7
 800c124:	bd80      	pop	{r7, pc}

0800c126 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800c126:	b580      	push	{r7, lr}
 800c128:	b084      	sub	sp, #16
 800c12a:	af00      	add	r7, sp, #0
 800c12c:	60f8      	str	r0, [r7, #12]
 800c12e:	60b9      	str	r1, [r7, #8]
 800c130:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800c132:	68bb      	ldr	r3, [r7, #8]
 800c134:	331a      	adds	r3, #26
 800c136:	687a      	ldr	r2, [r7, #4]
 800c138:	b292      	uxth	r2, r2
 800c13a:	4611      	mov	r1, r2
 800c13c:	4618      	mov	r0, r3
 800c13e:	f7ff f829 	bl	800b194 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	781b      	ldrb	r3, [r3, #0]
 800c146:	2b03      	cmp	r3, #3
 800c148:	d109      	bne.n	800c15e <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800c14a:	68bb      	ldr	r3, [r7, #8]
 800c14c:	f103 0214 	add.w	r2, r3, #20
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	0c1b      	lsrs	r3, r3, #16
 800c154:	b29b      	uxth	r3, r3
 800c156:	4619      	mov	r1, r3
 800c158:	4610      	mov	r0, r2
 800c15a:	f7ff f81b 	bl	800b194 <st_word>
	}
}
 800c15e:	bf00      	nop
 800c160:	3710      	adds	r7, #16
 800c162:	46bd      	mov	sp, r7
 800c164:	bd80      	pop	{r7, pc}
	...

0800c168 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800c168:	b590      	push	{r4, r7, lr}
 800c16a:	b087      	sub	sp, #28
 800c16c:	af00      	add	r7, sp, #0
 800c16e:	6078      	str	r0, [r7, #4]
 800c170:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800c172:	683b      	ldr	r3, [r7, #0]
 800c174:	331a      	adds	r3, #26
 800c176:	4618      	mov	r0, r3
 800c178:	f7fe ffd0 	bl	800b11c <ld_word>
 800c17c:	4603      	mov	r3, r0
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d001      	beq.n	800c186 <cmp_lfn+0x1e>
 800c182:	2300      	movs	r3, #0
 800c184:	e059      	b.n	800c23a <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800c186:	683b      	ldr	r3, [r7, #0]
 800c188:	781b      	ldrb	r3, [r3, #0]
 800c18a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c18e:	1e5a      	subs	r2, r3, #1
 800c190:	4613      	mov	r3, r2
 800c192:	005b      	lsls	r3, r3, #1
 800c194:	4413      	add	r3, r2
 800c196:	009b      	lsls	r3, r3, #2
 800c198:	4413      	add	r3, r2
 800c19a:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800c19c:	2301      	movs	r3, #1
 800c19e:	81fb      	strh	r3, [r7, #14]
 800c1a0:	2300      	movs	r3, #0
 800c1a2:	613b      	str	r3, [r7, #16]
 800c1a4:	e033      	b.n	800c20e <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800c1a6:	4a27      	ldr	r2, [pc, #156]	@ (800c244 <cmp_lfn+0xdc>)
 800c1a8:	693b      	ldr	r3, [r7, #16]
 800c1aa:	4413      	add	r3, r2
 800c1ac:	781b      	ldrb	r3, [r3, #0]
 800c1ae:	461a      	mov	r2, r3
 800c1b0:	683b      	ldr	r3, [r7, #0]
 800c1b2:	4413      	add	r3, r2
 800c1b4:	4618      	mov	r0, r3
 800c1b6:	f7fe ffb1 	bl	800b11c <ld_word>
 800c1ba:	4603      	mov	r3, r0
 800c1bc:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800c1be:	89fb      	ldrh	r3, [r7, #14]
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d01a      	beq.n	800c1fa <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800c1c4:	697b      	ldr	r3, [r7, #20]
 800c1c6:	2bfe      	cmp	r3, #254	@ 0xfe
 800c1c8:	d812      	bhi.n	800c1f0 <cmp_lfn+0x88>
 800c1ca:	89bb      	ldrh	r3, [r7, #12]
 800c1cc:	4618      	mov	r0, r3
 800c1ce:	f001 ff37 	bl	800e040 <ff_wtoupper>
 800c1d2:	4603      	mov	r3, r0
 800c1d4:	461c      	mov	r4, r3
 800c1d6:	697b      	ldr	r3, [r7, #20]
 800c1d8:	1c5a      	adds	r2, r3, #1
 800c1da:	617a      	str	r2, [r7, #20]
 800c1dc:	005b      	lsls	r3, r3, #1
 800c1de:	687a      	ldr	r2, [r7, #4]
 800c1e0:	4413      	add	r3, r2
 800c1e2:	881b      	ldrh	r3, [r3, #0]
 800c1e4:	4618      	mov	r0, r3
 800c1e6:	f001 ff2b 	bl	800e040 <ff_wtoupper>
 800c1ea:	4603      	mov	r3, r0
 800c1ec:	429c      	cmp	r4, r3
 800c1ee:	d001      	beq.n	800c1f4 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800c1f0:	2300      	movs	r3, #0
 800c1f2:	e022      	b.n	800c23a <cmp_lfn+0xd2>
			}
			wc = uc;
 800c1f4:	89bb      	ldrh	r3, [r7, #12]
 800c1f6:	81fb      	strh	r3, [r7, #14]
 800c1f8:	e006      	b.n	800c208 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800c1fa:	89bb      	ldrh	r3, [r7, #12]
 800c1fc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c200:	4293      	cmp	r3, r2
 800c202:	d001      	beq.n	800c208 <cmp_lfn+0xa0>
 800c204:	2300      	movs	r3, #0
 800c206:	e018      	b.n	800c23a <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800c208:	693b      	ldr	r3, [r7, #16]
 800c20a:	3301      	adds	r3, #1
 800c20c:	613b      	str	r3, [r7, #16]
 800c20e:	693b      	ldr	r3, [r7, #16]
 800c210:	2b0c      	cmp	r3, #12
 800c212:	d9c8      	bls.n	800c1a6 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800c214:	683b      	ldr	r3, [r7, #0]
 800c216:	781b      	ldrb	r3, [r3, #0]
 800c218:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d00b      	beq.n	800c238 <cmp_lfn+0xd0>
 800c220:	89fb      	ldrh	r3, [r7, #14]
 800c222:	2b00      	cmp	r3, #0
 800c224:	d008      	beq.n	800c238 <cmp_lfn+0xd0>
 800c226:	697b      	ldr	r3, [r7, #20]
 800c228:	005b      	lsls	r3, r3, #1
 800c22a:	687a      	ldr	r2, [r7, #4]
 800c22c:	4413      	add	r3, r2
 800c22e:	881b      	ldrh	r3, [r3, #0]
 800c230:	2b00      	cmp	r3, #0
 800c232:	d001      	beq.n	800c238 <cmp_lfn+0xd0>
 800c234:	2300      	movs	r3, #0
 800c236:	e000      	b.n	800c23a <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800c238:	2301      	movs	r3, #1
}
 800c23a:	4618      	mov	r0, r3
 800c23c:	371c      	adds	r7, #28
 800c23e:	46bd      	mov	sp, r7
 800c240:	bd90      	pop	{r4, r7, pc}
 800c242:	bf00      	nop
 800c244:	08016dc4 	.word	0x08016dc4

0800c248 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800c248:	b580      	push	{r7, lr}
 800c24a:	b088      	sub	sp, #32
 800c24c:	af00      	add	r7, sp, #0
 800c24e:	60f8      	str	r0, [r7, #12]
 800c250:	60b9      	str	r1, [r7, #8]
 800c252:	4611      	mov	r1, r2
 800c254:	461a      	mov	r2, r3
 800c256:	460b      	mov	r3, r1
 800c258:	71fb      	strb	r3, [r7, #7]
 800c25a:	4613      	mov	r3, r2
 800c25c:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800c25e:	68bb      	ldr	r3, [r7, #8]
 800c260:	330d      	adds	r3, #13
 800c262:	79ba      	ldrb	r2, [r7, #6]
 800c264:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800c266:	68bb      	ldr	r3, [r7, #8]
 800c268:	330b      	adds	r3, #11
 800c26a:	220f      	movs	r2, #15
 800c26c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800c26e:	68bb      	ldr	r3, [r7, #8]
 800c270:	330c      	adds	r3, #12
 800c272:	2200      	movs	r2, #0
 800c274:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800c276:	68bb      	ldr	r3, [r7, #8]
 800c278:	331a      	adds	r3, #26
 800c27a:	2100      	movs	r1, #0
 800c27c:	4618      	mov	r0, r3
 800c27e:	f7fe ff89 	bl	800b194 <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800c282:	79fb      	ldrb	r3, [r7, #7]
 800c284:	1e5a      	subs	r2, r3, #1
 800c286:	4613      	mov	r3, r2
 800c288:	005b      	lsls	r3, r3, #1
 800c28a:	4413      	add	r3, r2
 800c28c:	009b      	lsls	r3, r3, #2
 800c28e:	4413      	add	r3, r2
 800c290:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800c292:	2300      	movs	r3, #0
 800c294:	82fb      	strh	r3, [r7, #22]
 800c296:	2300      	movs	r3, #0
 800c298:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800c29a:	8afb      	ldrh	r3, [r7, #22]
 800c29c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c2a0:	4293      	cmp	r3, r2
 800c2a2:	d007      	beq.n	800c2b4 <put_lfn+0x6c>
 800c2a4:	69fb      	ldr	r3, [r7, #28]
 800c2a6:	1c5a      	adds	r2, r3, #1
 800c2a8:	61fa      	str	r2, [r7, #28]
 800c2aa:	005b      	lsls	r3, r3, #1
 800c2ac:	68fa      	ldr	r2, [r7, #12]
 800c2ae:	4413      	add	r3, r2
 800c2b0:	881b      	ldrh	r3, [r3, #0]
 800c2b2:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800c2b4:	4a17      	ldr	r2, [pc, #92]	@ (800c314 <put_lfn+0xcc>)
 800c2b6:	69bb      	ldr	r3, [r7, #24]
 800c2b8:	4413      	add	r3, r2
 800c2ba:	781b      	ldrb	r3, [r3, #0]
 800c2bc:	461a      	mov	r2, r3
 800c2be:	68bb      	ldr	r3, [r7, #8]
 800c2c0:	4413      	add	r3, r2
 800c2c2:	8afa      	ldrh	r2, [r7, #22]
 800c2c4:	4611      	mov	r1, r2
 800c2c6:	4618      	mov	r0, r3
 800c2c8:	f7fe ff64 	bl	800b194 <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800c2cc:	8afb      	ldrh	r3, [r7, #22]
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d102      	bne.n	800c2d8 <put_lfn+0x90>
 800c2d2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c2d6:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800c2d8:	69bb      	ldr	r3, [r7, #24]
 800c2da:	3301      	adds	r3, #1
 800c2dc:	61bb      	str	r3, [r7, #24]
 800c2de:	69bb      	ldr	r3, [r7, #24]
 800c2e0:	2b0c      	cmp	r3, #12
 800c2e2:	d9da      	bls.n	800c29a <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800c2e4:	8afb      	ldrh	r3, [r7, #22]
 800c2e6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c2ea:	4293      	cmp	r3, r2
 800c2ec:	d006      	beq.n	800c2fc <put_lfn+0xb4>
 800c2ee:	69fb      	ldr	r3, [r7, #28]
 800c2f0:	005b      	lsls	r3, r3, #1
 800c2f2:	68fa      	ldr	r2, [r7, #12]
 800c2f4:	4413      	add	r3, r2
 800c2f6:	881b      	ldrh	r3, [r3, #0]
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d103      	bne.n	800c304 <put_lfn+0xbc>
 800c2fc:	79fb      	ldrb	r3, [r7, #7]
 800c2fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c302:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800c304:	68bb      	ldr	r3, [r7, #8]
 800c306:	79fa      	ldrb	r2, [r7, #7]
 800c308:	701a      	strb	r2, [r3, #0]
}
 800c30a:	bf00      	nop
 800c30c:	3720      	adds	r7, #32
 800c30e:	46bd      	mov	sp, r7
 800c310:	bd80      	pop	{r7, pc}
 800c312:	bf00      	nop
 800c314:	08016dc4 	.word	0x08016dc4

0800c318 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800c318:	b580      	push	{r7, lr}
 800c31a:	b08c      	sub	sp, #48	@ 0x30
 800c31c:	af00      	add	r7, sp, #0
 800c31e:	60f8      	str	r0, [r7, #12]
 800c320:	60b9      	str	r1, [r7, #8]
 800c322:	607a      	str	r2, [r7, #4]
 800c324:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800c326:	220b      	movs	r2, #11
 800c328:	68b9      	ldr	r1, [r7, #8]
 800c32a:	68f8      	ldr	r0, [r7, #12]
 800c32c:	f7fe ff79 	bl	800b222 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800c330:	683b      	ldr	r3, [r7, #0]
 800c332:	2b05      	cmp	r3, #5
 800c334:	d92b      	bls.n	800c38e <gen_numname+0x76>
		sr = seq;
 800c336:	683b      	ldr	r3, [r7, #0]
 800c338:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800c33a:	e022      	b.n	800c382 <gen_numname+0x6a>
			wc = *lfn++;
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	1c9a      	adds	r2, r3, #2
 800c340:	607a      	str	r2, [r7, #4]
 800c342:	881b      	ldrh	r3, [r3, #0]
 800c344:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 800c346:	2300      	movs	r3, #0
 800c348:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c34a:	e017      	b.n	800c37c <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800c34c:	69fb      	ldr	r3, [r7, #28]
 800c34e:	005a      	lsls	r2, r3, #1
 800c350:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c352:	f003 0301 	and.w	r3, r3, #1
 800c356:	4413      	add	r3, r2
 800c358:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800c35a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c35c:	085b      	lsrs	r3, r3, #1
 800c35e:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800c360:	69fb      	ldr	r3, [r7, #28]
 800c362:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c366:	2b00      	cmp	r3, #0
 800c368:	d005      	beq.n	800c376 <gen_numname+0x5e>
 800c36a:	69fb      	ldr	r3, [r7, #28]
 800c36c:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 800c370:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 800c374:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800c376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c378:	3301      	adds	r3, #1
 800c37a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c37c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c37e:	2b0f      	cmp	r3, #15
 800c380:	d9e4      	bls.n	800c34c <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	881b      	ldrh	r3, [r3, #0]
 800c386:	2b00      	cmp	r3, #0
 800c388:	d1d8      	bne.n	800c33c <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800c38a:	69fb      	ldr	r3, [r7, #28]
 800c38c:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800c38e:	2307      	movs	r3, #7
 800c390:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800c392:	683b      	ldr	r3, [r7, #0]
 800c394:	b2db      	uxtb	r3, r3
 800c396:	f003 030f 	and.w	r3, r3, #15
 800c39a:	b2db      	uxtb	r3, r3
 800c39c:	3330      	adds	r3, #48	@ 0x30
 800c39e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 800c3a2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c3a6:	2b39      	cmp	r3, #57	@ 0x39
 800c3a8:	d904      	bls.n	800c3b4 <gen_numname+0x9c>
 800c3aa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c3ae:	3307      	adds	r3, #7
 800c3b0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 800c3b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3b6:	1e5a      	subs	r2, r3, #1
 800c3b8:	62ba      	str	r2, [r7, #40]	@ 0x28
 800c3ba:	3330      	adds	r3, #48	@ 0x30
 800c3bc:	443b      	add	r3, r7
 800c3be:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800c3c2:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800c3c6:	683b      	ldr	r3, [r7, #0]
 800c3c8:	091b      	lsrs	r3, r3, #4
 800c3ca:	603b      	str	r3, [r7, #0]
	} while (seq);
 800c3cc:	683b      	ldr	r3, [r7, #0]
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d1df      	bne.n	800c392 <gen_numname+0x7a>
	ns[i] = '~';
 800c3d2:	f107 0214 	add.w	r2, r7, #20
 800c3d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3d8:	4413      	add	r3, r2
 800c3da:	227e      	movs	r2, #126	@ 0x7e
 800c3dc:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800c3de:	2300      	movs	r3, #0
 800c3e0:	627b      	str	r3, [r7, #36]	@ 0x24
 800c3e2:	e016      	b.n	800c412 <gen_numname+0xfa>
		if (IsDBCS1(dst[j])) {
 800c3e4:	68fa      	ldr	r2, [r7, #12]
 800c3e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3e8:	4413      	add	r3, r2
 800c3ea:	781b      	ldrb	r3, [r3, #0]
 800c3ec:	2b80      	cmp	r3, #128	@ 0x80
 800c3ee:	d90d      	bls.n	800c40c <gen_numname+0xf4>
 800c3f0:	68fa      	ldr	r2, [r7, #12]
 800c3f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3f4:	4413      	add	r3, r2
 800c3f6:	781b      	ldrb	r3, [r3, #0]
 800c3f8:	2bff      	cmp	r3, #255	@ 0xff
 800c3fa:	d007      	beq.n	800c40c <gen_numname+0xf4>
			if (j == i - 1) break;
 800c3fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3fe:	3b01      	subs	r3, #1
 800c400:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c402:	429a      	cmp	r2, r3
 800c404:	d010      	beq.n	800c428 <gen_numname+0x110>
			j++;
 800c406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c408:	3301      	adds	r3, #1
 800c40a:	627b      	str	r3, [r7, #36]	@ 0x24
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800c40c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c40e:	3301      	adds	r3, #1
 800c410:	627b      	str	r3, [r7, #36]	@ 0x24
 800c412:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c416:	429a      	cmp	r2, r3
 800c418:	d207      	bcs.n	800c42a <gen_numname+0x112>
 800c41a:	68fa      	ldr	r2, [r7, #12]
 800c41c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c41e:	4413      	add	r3, r2
 800c420:	781b      	ldrb	r3, [r3, #0]
 800c422:	2b20      	cmp	r3, #32
 800c424:	d1de      	bne.n	800c3e4 <gen_numname+0xcc>
 800c426:	e000      	b.n	800c42a <gen_numname+0x112>
			if (j == i - 1) break;
 800c428:	bf00      	nop
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800c42a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c42c:	2b07      	cmp	r3, #7
 800c42e:	d807      	bhi.n	800c440 <gen_numname+0x128>
 800c430:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c432:	1c5a      	adds	r2, r3, #1
 800c434:	62ba      	str	r2, [r7, #40]	@ 0x28
 800c436:	3330      	adds	r3, #48	@ 0x30
 800c438:	443b      	add	r3, r7
 800c43a:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800c43e:	e000      	b.n	800c442 <gen_numname+0x12a>
 800c440:	2120      	movs	r1, #32
 800c442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c444:	1c5a      	adds	r2, r3, #1
 800c446:	627a      	str	r2, [r7, #36]	@ 0x24
 800c448:	68fa      	ldr	r2, [r7, #12]
 800c44a:	4413      	add	r3, r2
 800c44c:	460a      	mov	r2, r1
 800c44e:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800c450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c452:	2b07      	cmp	r3, #7
 800c454:	d9e9      	bls.n	800c42a <gen_numname+0x112>
}
 800c456:	bf00      	nop
 800c458:	bf00      	nop
 800c45a:	3730      	adds	r7, #48	@ 0x30
 800c45c:	46bd      	mov	sp, r7
 800c45e:	bd80      	pop	{r7, pc}

0800c460 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800c460:	b480      	push	{r7}
 800c462:	b085      	sub	sp, #20
 800c464:	af00      	add	r7, sp, #0
 800c466:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800c468:	2300      	movs	r3, #0
 800c46a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800c46c:	230b      	movs	r3, #11
 800c46e:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800c470:	7bfb      	ldrb	r3, [r7, #15]
 800c472:	b2da      	uxtb	r2, r3
 800c474:	0852      	lsrs	r2, r2, #1
 800c476:	01db      	lsls	r3, r3, #7
 800c478:	4313      	orrs	r3, r2
 800c47a:	b2da      	uxtb	r2, r3
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	1c59      	adds	r1, r3, #1
 800c480:	6079      	str	r1, [r7, #4]
 800c482:	781b      	ldrb	r3, [r3, #0]
 800c484:	4413      	add	r3, r2
 800c486:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800c488:	68bb      	ldr	r3, [r7, #8]
 800c48a:	3b01      	subs	r3, #1
 800c48c:	60bb      	str	r3, [r7, #8]
 800c48e:	68bb      	ldr	r3, [r7, #8]
 800c490:	2b00      	cmp	r3, #0
 800c492:	d1ed      	bne.n	800c470 <sum_sfn+0x10>
	return sum;
 800c494:	7bfb      	ldrb	r3, [r7, #15]
}
 800c496:	4618      	mov	r0, r3
 800c498:	3714      	adds	r7, #20
 800c49a:	46bd      	mov	sp, r7
 800c49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4a0:	4770      	bx	lr

0800c4a2 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800c4a2:	b580      	push	{r7, lr}
 800c4a4:	b086      	sub	sp, #24
 800c4a6:	af00      	add	r7, sp, #0
 800c4a8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	681b      	ldr	r3, [r3, #0]
 800c4ae:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800c4b0:	2100      	movs	r1, #0
 800c4b2:	6878      	ldr	r0, [r7, #4]
 800c4b4:	f7ff fc91 	bl	800bdda <dir_sdi>
 800c4b8:	4603      	mov	r3, r0
 800c4ba:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800c4bc:	7dfb      	ldrb	r3, [r7, #23]
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d001      	beq.n	800c4c6 <dir_find+0x24>
 800c4c2:	7dfb      	ldrb	r3, [r7, #23]
 800c4c4:	e0a9      	b.n	800c61a <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800c4c6:	23ff      	movs	r3, #255	@ 0xff
 800c4c8:	753b      	strb	r3, [r7, #20]
 800c4ca:	7d3b      	ldrb	r3, [r7, #20]
 800c4cc:	757b      	strb	r3, [r7, #21]
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	f04f 32ff 	mov.w	r2, #4294967295
 800c4d4:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	69db      	ldr	r3, [r3, #28]
 800c4da:	4619      	mov	r1, r3
 800c4dc:	6938      	ldr	r0, [r7, #16]
 800c4de:	f7ff f8ff 	bl	800b6e0 <move_window>
 800c4e2:	4603      	mov	r3, r0
 800c4e4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800c4e6:	7dfb      	ldrb	r3, [r7, #23]
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	f040 8090 	bne.w	800c60e <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	6a1b      	ldr	r3, [r3, #32]
 800c4f2:	781b      	ldrb	r3, [r3, #0]
 800c4f4:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800c4f6:	7dbb      	ldrb	r3, [r7, #22]
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d102      	bne.n	800c502 <dir_find+0x60>
 800c4fc:	2304      	movs	r3, #4
 800c4fe:	75fb      	strb	r3, [r7, #23]
 800c500:	e08a      	b.n	800c618 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	6a1b      	ldr	r3, [r3, #32]
 800c506:	330b      	adds	r3, #11
 800c508:	781b      	ldrb	r3, [r3, #0]
 800c50a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c50e:	73fb      	strb	r3, [r7, #15]
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	7bfa      	ldrb	r2, [r7, #15]
 800c514:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800c516:	7dbb      	ldrb	r3, [r7, #22]
 800c518:	2be5      	cmp	r3, #229	@ 0xe5
 800c51a:	d007      	beq.n	800c52c <dir_find+0x8a>
 800c51c:	7bfb      	ldrb	r3, [r7, #15]
 800c51e:	f003 0308 	and.w	r3, r3, #8
 800c522:	2b00      	cmp	r3, #0
 800c524:	d009      	beq.n	800c53a <dir_find+0x98>
 800c526:	7bfb      	ldrb	r3, [r7, #15]
 800c528:	2b0f      	cmp	r3, #15
 800c52a:	d006      	beq.n	800c53a <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800c52c:	23ff      	movs	r3, #255	@ 0xff
 800c52e:	757b      	strb	r3, [r7, #21]
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	f04f 32ff 	mov.w	r2, #4294967295
 800c536:	631a      	str	r2, [r3, #48]	@ 0x30
 800c538:	e05e      	b.n	800c5f8 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800c53a:	7bfb      	ldrb	r3, [r7, #15]
 800c53c:	2b0f      	cmp	r3, #15
 800c53e:	d136      	bne.n	800c5ae <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800c546:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d154      	bne.n	800c5f8 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800c54e:	7dbb      	ldrb	r3, [r7, #22]
 800c550:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c554:	2b00      	cmp	r3, #0
 800c556:	d00d      	beq.n	800c574 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	6a1b      	ldr	r3, [r3, #32]
 800c55c:	7b5b      	ldrb	r3, [r3, #13]
 800c55e:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800c560:	7dbb      	ldrb	r3, [r7, #22]
 800c562:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c566:	75bb      	strb	r3, [r7, #22]
 800c568:	7dbb      	ldrb	r3, [r7, #22]
 800c56a:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	695a      	ldr	r2, [r3, #20]
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800c574:	7dba      	ldrb	r2, [r7, #22]
 800c576:	7d7b      	ldrb	r3, [r7, #21]
 800c578:	429a      	cmp	r2, r3
 800c57a:	d115      	bne.n	800c5a8 <dir_find+0x106>
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	6a1b      	ldr	r3, [r3, #32]
 800c580:	330d      	adds	r3, #13
 800c582:	781b      	ldrb	r3, [r3, #0]
 800c584:	7d3a      	ldrb	r2, [r7, #20]
 800c586:	429a      	cmp	r2, r3
 800c588:	d10e      	bne.n	800c5a8 <dir_find+0x106>
 800c58a:	693b      	ldr	r3, [r7, #16]
 800c58c:	68da      	ldr	r2, [r3, #12]
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	6a1b      	ldr	r3, [r3, #32]
 800c592:	4619      	mov	r1, r3
 800c594:	4610      	mov	r0, r2
 800c596:	f7ff fde7 	bl	800c168 <cmp_lfn>
 800c59a:	4603      	mov	r3, r0
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d003      	beq.n	800c5a8 <dir_find+0x106>
 800c5a0:	7d7b      	ldrb	r3, [r7, #21]
 800c5a2:	3b01      	subs	r3, #1
 800c5a4:	b2db      	uxtb	r3, r3
 800c5a6:	e000      	b.n	800c5aa <dir_find+0x108>
 800c5a8:	23ff      	movs	r3, #255	@ 0xff
 800c5aa:	757b      	strb	r3, [r7, #21]
 800c5ac:	e024      	b.n	800c5f8 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800c5ae:	7d7b      	ldrb	r3, [r7, #21]
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d109      	bne.n	800c5c8 <dir_find+0x126>
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	6a1b      	ldr	r3, [r3, #32]
 800c5b8:	4618      	mov	r0, r3
 800c5ba:	f7ff ff51 	bl	800c460 <sum_sfn>
 800c5be:	4603      	mov	r3, r0
 800c5c0:	461a      	mov	r2, r3
 800c5c2:	7d3b      	ldrb	r3, [r7, #20]
 800c5c4:	4293      	cmp	r3, r2
 800c5c6:	d024      	beq.n	800c612 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800c5ce:	f003 0301 	and.w	r3, r3, #1
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d10a      	bne.n	800c5ec <dir_find+0x14a>
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	6a18      	ldr	r0, [r3, #32]
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	3324      	adds	r3, #36	@ 0x24
 800c5de:	220b      	movs	r2, #11
 800c5e0:	4619      	mov	r1, r3
 800c5e2:	f7fe fe5a 	bl	800b29a <mem_cmp>
 800c5e6:	4603      	mov	r3, r0
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d014      	beq.n	800c616 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800c5ec:	23ff      	movs	r3, #255	@ 0xff
 800c5ee:	757b      	strb	r3, [r7, #21]
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	f04f 32ff 	mov.w	r2, #4294967295
 800c5f6:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800c5f8:	2100      	movs	r1, #0
 800c5fa:	6878      	ldr	r0, [r7, #4]
 800c5fc:	f7ff fc68 	bl	800bed0 <dir_next>
 800c600:	4603      	mov	r3, r0
 800c602:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800c604:	7dfb      	ldrb	r3, [r7, #23]
 800c606:	2b00      	cmp	r3, #0
 800c608:	f43f af65 	beq.w	800c4d6 <dir_find+0x34>
 800c60c:	e004      	b.n	800c618 <dir_find+0x176>
		if (res != FR_OK) break;
 800c60e:	bf00      	nop
 800c610:	e002      	b.n	800c618 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800c612:	bf00      	nop
 800c614:	e000      	b.n	800c618 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800c616:	bf00      	nop

	return res;
 800c618:	7dfb      	ldrb	r3, [r7, #23]
}
 800c61a:	4618      	mov	r0, r3
 800c61c:	3718      	adds	r7, #24
 800c61e:	46bd      	mov	sp, r7
 800c620:	bd80      	pop	{r7, pc}
	...

0800c624 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800c624:	b580      	push	{r7, lr}
 800c626:	b08c      	sub	sp, #48	@ 0x30
 800c628:	af00      	add	r7, sp, #0
 800c62a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800c638:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	d001      	beq.n	800c644 <dir_register+0x20>
 800c640:	2306      	movs	r3, #6
 800c642:	e0e0      	b.n	800c806 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800c644:	2300      	movs	r3, #0
 800c646:	627b      	str	r3, [r7, #36]	@ 0x24
 800c648:	e002      	b.n	800c650 <dir_register+0x2c>
 800c64a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c64c:	3301      	adds	r3, #1
 800c64e:	627b      	str	r3, [r7, #36]	@ 0x24
 800c650:	69fb      	ldr	r3, [r7, #28]
 800c652:	68da      	ldr	r2, [r3, #12]
 800c654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c656:	005b      	lsls	r3, r3, #1
 800c658:	4413      	add	r3, r2
 800c65a:	881b      	ldrh	r3, [r3, #0]
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d1f4      	bne.n	800c64a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 800c666:	f107 030c 	add.w	r3, r7, #12
 800c66a:	220c      	movs	r2, #12
 800c66c:	4618      	mov	r0, r3
 800c66e:	f7fe fdd8 	bl	800b222 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800c672:	7dfb      	ldrb	r3, [r7, #23]
 800c674:	f003 0301 	and.w	r3, r3, #1
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d032      	beq.n	800c6e2 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	2240      	movs	r2, #64	@ 0x40
 800c680:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 800c684:	2301      	movs	r3, #1
 800c686:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c688:	e016      	b.n	800c6b8 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 800c690:	69fb      	ldr	r3, [r7, #28]
 800c692:	68da      	ldr	r2, [r3, #12]
 800c694:	f107 010c 	add.w	r1, r7, #12
 800c698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c69a:	f7ff fe3d 	bl	800c318 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800c69e:	6878      	ldr	r0, [r7, #4]
 800c6a0:	f7ff feff 	bl	800c4a2 <dir_find>
 800c6a4:	4603      	mov	r3, r0
 800c6a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 800c6aa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d106      	bne.n	800c6c0 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800c6b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6b4:	3301      	adds	r3, #1
 800c6b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c6b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6ba:	2b63      	cmp	r3, #99	@ 0x63
 800c6bc:	d9e5      	bls.n	800c68a <dir_register+0x66>
 800c6be:	e000      	b.n	800c6c2 <dir_register+0x9e>
			if (res != FR_OK) break;
 800c6c0:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800c6c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6c4:	2b64      	cmp	r3, #100	@ 0x64
 800c6c6:	d101      	bne.n	800c6cc <dir_register+0xa8>
 800c6c8:	2307      	movs	r3, #7
 800c6ca:	e09c      	b.n	800c806 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800c6cc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c6d0:	2b04      	cmp	r3, #4
 800c6d2:	d002      	beq.n	800c6da <dir_register+0xb6>
 800c6d4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c6d8:	e095      	b.n	800c806 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800c6da:	7dfa      	ldrb	r2, [r7, #23]
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800c6e2:	7dfb      	ldrb	r3, [r7, #23]
 800c6e4:	f003 0302 	and.w	r3, r3, #2
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d007      	beq.n	800c6fc <dir_register+0xd8>
 800c6ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6ee:	330c      	adds	r3, #12
 800c6f0:	4a47      	ldr	r2, [pc, #284]	@ (800c810 <dir_register+0x1ec>)
 800c6f2:	fba2 2303 	umull	r2, r3, r2, r3
 800c6f6:	089b      	lsrs	r3, r3, #2
 800c6f8:	3301      	adds	r3, #1
 800c6fa:	e000      	b.n	800c6fe <dir_register+0xda>
 800c6fc:	2301      	movs	r3, #1
 800c6fe:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800c700:	6a39      	ldr	r1, [r7, #32]
 800c702:	6878      	ldr	r0, [r7, #4]
 800c704:	f7ff fca9 	bl	800c05a <dir_alloc>
 800c708:	4603      	mov	r3, r0
 800c70a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800c70e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c712:	2b00      	cmp	r3, #0
 800c714:	d148      	bne.n	800c7a8 <dir_register+0x184>
 800c716:	6a3b      	ldr	r3, [r7, #32]
 800c718:	3b01      	subs	r3, #1
 800c71a:	623b      	str	r3, [r7, #32]
 800c71c:	6a3b      	ldr	r3, [r7, #32]
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d042      	beq.n	800c7a8 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	695a      	ldr	r2, [r3, #20]
 800c726:	6a3b      	ldr	r3, [r7, #32]
 800c728:	015b      	lsls	r3, r3, #5
 800c72a:	1ad3      	subs	r3, r2, r3
 800c72c:	4619      	mov	r1, r3
 800c72e:	6878      	ldr	r0, [r7, #4]
 800c730:	f7ff fb53 	bl	800bdda <dir_sdi>
 800c734:	4603      	mov	r3, r0
 800c736:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800c73a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d132      	bne.n	800c7a8 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	3324      	adds	r3, #36	@ 0x24
 800c746:	4618      	mov	r0, r3
 800c748:	f7ff fe8a 	bl	800c460 <sum_sfn>
 800c74c:	4603      	mov	r3, r0
 800c74e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	69db      	ldr	r3, [r3, #28]
 800c754:	4619      	mov	r1, r3
 800c756:	69f8      	ldr	r0, [r7, #28]
 800c758:	f7fe ffc2 	bl	800b6e0 <move_window>
 800c75c:	4603      	mov	r3, r0
 800c75e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 800c762:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c766:	2b00      	cmp	r3, #0
 800c768:	d11d      	bne.n	800c7a6 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800c76a:	69fb      	ldr	r3, [r7, #28]
 800c76c:	68d8      	ldr	r0, [r3, #12]
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	6a19      	ldr	r1, [r3, #32]
 800c772:	6a3b      	ldr	r3, [r7, #32]
 800c774:	b2da      	uxtb	r2, r3
 800c776:	7efb      	ldrb	r3, [r7, #27]
 800c778:	f7ff fd66 	bl	800c248 <put_lfn>
				fs->wflag = 1;
 800c77c:	69fb      	ldr	r3, [r7, #28]
 800c77e:	2201      	movs	r2, #1
 800c780:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800c782:	2100      	movs	r1, #0
 800c784:	6878      	ldr	r0, [r7, #4]
 800c786:	f7ff fba3 	bl	800bed0 <dir_next>
 800c78a:	4603      	mov	r3, r0
 800c78c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 800c790:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c794:	2b00      	cmp	r3, #0
 800c796:	d107      	bne.n	800c7a8 <dir_register+0x184>
 800c798:	6a3b      	ldr	r3, [r7, #32]
 800c79a:	3b01      	subs	r3, #1
 800c79c:	623b      	str	r3, [r7, #32]
 800c79e:	6a3b      	ldr	r3, [r7, #32]
 800c7a0:	2b00      	cmp	r3, #0
 800c7a2:	d1d5      	bne.n	800c750 <dir_register+0x12c>
 800c7a4:	e000      	b.n	800c7a8 <dir_register+0x184>
				if (res != FR_OK) break;
 800c7a6:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800c7a8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d128      	bne.n	800c802 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	69db      	ldr	r3, [r3, #28]
 800c7b4:	4619      	mov	r1, r3
 800c7b6:	69f8      	ldr	r0, [r7, #28]
 800c7b8:	f7fe ff92 	bl	800b6e0 <move_window>
 800c7bc:	4603      	mov	r3, r0
 800c7be:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800c7c2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d11b      	bne.n	800c802 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	6a1b      	ldr	r3, [r3, #32]
 800c7ce:	2220      	movs	r2, #32
 800c7d0:	2100      	movs	r1, #0
 800c7d2:	4618      	mov	r0, r3
 800c7d4:	f7fe fd46 	bl	800b264 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	6a18      	ldr	r0, [r3, #32]
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	3324      	adds	r3, #36	@ 0x24
 800c7e0:	220b      	movs	r2, #11
 800c7e2:	4619      	mov	r1, r3
 800c7e4:	f7fe fd1d 	bl	800b222 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	6a1b      	ldr	r3, [r3, #32]
 800c7f2:	330c      	adds	r3, #12
 800c7f4:	f002 0218 	and.w	r2, r2, #24
 800c7f8:	b2d2      	uxtb	r2, r2
 800c7fa:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800c7fc:	69fb      	ldr	r3, [r7, #28]
 800c7fe:	2201      	movs	r2, #1
 800c800:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800c802:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800c806:	4618      	mov	r0, r3
 800c808:	3730      	adds	r7, #48	@ 0x30
 800c80a:	46bd      	mov	sp, r7
 800c80c:	bd80      	pop	{r7, pc}
 800c80e:	bf00      	nop
 800c810:	4ec4ec4f 	.word	0x4ec4ec4f

0800c814 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800c814:	b580      	push	{r7, lr}
 800c816:	b08a      	sub	sp, #40	@ 0x28
 800c818:	af00      	add	r7, sp, #0
 800c81a:	6078      	str	r0, [r7, #4]
 800c81c:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800c81e:	683b      	ldr	r3, [r7, #0]
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	613b      	str	r3, [r7, #16]
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	68db      	ldr	r3, [r3, #12]
 800c82a:	60fb      	str	r3, [r7, #12]
 800c82c:	2300      	movs	r3, #0
 800c82e:	617b      	str	r3, [r7, #20]
 800c830:	697b      	ldr	r3, [r7, #20]
 800c832:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800c834:	69bb      	ldr	r3, [r7, #24]
 800c836:	1c5a      	adds	r2, r3, #1
 800c838:	61ba      	str	r2, [r7, #24]
 800c83a:	693a      	ldr	r2, [r7, #16]
 800c83c:	4413      	add	r3, r2
 800c83e:	781b      	ldrb	r3, [r3, #0]
 800c840:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800c842:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c844:	2b1f      	cmp	r3, #31
 800c846:	d96a      	bls.n	800c91e <create_name+0x10a>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800c848:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c84a:	2b2f      	cmp	r3, #47	@ 0x2f
 800c84c:	d006      	beq.n	800c85c <create_name+0x48>
 800c84e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c850:	2b5c      	cmp	r3, #92	@ 0x5c
 800c852:	d110      	bne.n	800c876 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800c854:	e002      	b.n	800c85c <create_name+0x48>
 800c856:	69bb      	ldr	r3, [r7, #24]
 800c858:	3301      	adds	r3, #1
 800c85a:	61bb      	str	r3, [r7, #24]
 800c85c:	693a      	ldr	r2, [r7, #16]
 800c85e:	69bb      	ldr	r3, [r7, #24]
 800c860:	4413      	add	r3, r2
 800c862:	781b      	ldrb	r3, [r3, #0]
 800c864:	2b2f      	cmp	r3, #47	@ 0x2f
 800c866:	d0f6      	beq.n	800c856 <create_name+0x42>
 800c868:	693a      	ldr	r2, [r7, #16]
 800c86a:	69bb      	ldr	r3, [r7, #24]
 800c86c:	4413      	add	r3, r2
 800c86e:	781b      	ldrb	r3, [r3, #0]
 800c870:	2b5c      	cmp	r3, #92	@ 0x5c
 800c872:	d0f0      	beq.n	800c856 <create_name+0x42>
			break;
 800c874:	e054      	b.n	800c920 <create_name+0x10c>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800c876:	697b      	ldr	r3, [r7, #20]
 800c878:	2bfe      	cmp	r3, #254	@ 0xfe
 800c87a:	d901      	bls.n	800c880 <create_name+0x6c>
 800c87c:	2306      	movs	r3, #6
 800c87e:	e1bf      	b.n	800cc00 <create_name+0x3ec>
#if !_LFN_UNICODE
		w &= 0xFF;
 800c880:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c882:	b2db      	uxtb	r3, r3
 800c884:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
 800c886:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c888:	b2db      	uxtb	r3, r3
 800c88a:	2b80      	cmp	r3, #128	@ 0x80
 800c88c:	d925      	bls.n	800c8da <create_name+0xc6>
 800c88e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c890:	b2db      	uxtb	r3, r3
 800c892:	2bff      	cmp	r3, #255	@ 0xff
 800c894:	d021      	beq.n	800c8da <create_name+0xc6>
			b = (BYTE)p[si++];			/* Get 2nd byte */
 800c896:	69bb      	ldr	r3, [r7, #24]
 800c898:	1c5a      	adds	r2, r3, #1
 800c89a:	61ba      	str	r2, [r7, #24]
 800c89c:	693a      	ldr	r2, [r7, #16]
 800c89e:	4413      	add	r3, r2
 800c8a0:	781b      	ldrb	r3, [r3, #0]
 800c8a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			w = (w << 8) + b;			/* Create a DBC */
 800c8a6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c8a8:	021b      	lsls	r3, r3, #8
 800c8aa:	b29a      	uxth	r2, r3
 800c8ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c8b0:	b29b      	uxth	r3, r3
 800c8b2:	4413      	add	r3, r2
 800c8b4:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
 800c8b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c8ba:	2b3f      	cmp	r3, #63	@ 0x3f
 800c8bc:	d903      	bls.n	800c8c6 <create_name+0xb2>
 800c8be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c8c2:	2b7e      	cmp	r3, #126	@ 0x7e
 800c8c4:	d909      	bls.n	800c8da <create_name+0xc6>
 800c8c6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	da03      	bge.n	800c8d6 <create_name+0xc2>
 800c8ce:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c8d2:	2bff      	cmp	r3, #255	@ 0xff
 800c8d4:	d101      	bne.n	800c8da <create_name+0xc6>
 800c8d6:	2306      	movs	r3, #6
 800c8d8:	e192      	b.n	800cc00 <create_name+0x3ec>
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800c8da:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c8dc:	2101      	movs	r1, #1
 800c8de:	4618      	mov	r0, r3
 800c8e0:	f001 fb50 	bl	800df84 <ff_convert>
 800c8e4:	4603      	mov	r3, r0
 800c8e6:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800c8e8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d101      	bne.n	800c8f2 <create_name+0xde>
 800c8ee:	2306      	movs	r3, #6
 800c8f0:	e186      	b.n	800cc00 <create_name+0x3ec>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800c8f2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c8f4:	2b7f      	cmp	r3, #127	@ 0x7f
 800c8f6:	d809      	bhi.n	800c90c <create_name+0xf8>
 800c8f8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c8fa:	4619      	mov	r1, r3
 800c8fc:	489a      	ldr	r0, [pc, #616]	@ (800cb68 <create_name+0x354>)
 800c8fe:	f7fe fcf3 	bl	800b2e8 <chk_chr>
 800c902:	4603      	mov	r3, r0
 800c904:	2b00      	cmp	r3, #0
 800c906:	d001      	beq.n	800c90c <create_name+0xf8>
 800c908:	2306      	movs	r3, #6
 800c90a:	e179      	b.n	800cc00 <create_name+0x3ec>
		lfn[di++] = w;					/* Store the Unicode character */
 800c90c:	697b      	ldr	r3, [r7, #20]
 800c90e:	1c5a      	adds	r2, r3, #1
 800c910:	617a      	str	r2, [r7, #20]
 800c912:	005b      	lsls	r3, r3, #1
 800c914:	68fa      	ldr	r2, [r7, #12]
 800c916:	4413      	add	r3, r2
 800c918:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800c91a:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800c91c:	e78a      	b.n	800c834 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800c91e:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800c920:	693a      	ldr	r2, [r7, #16]
 800c922:	69bb      	ldr	r3, [r7, #24]
 800c924:	441a      	add	r2, r3
 800c926:	683b      	ldr	r3, [r7, #0]
 800c928:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800c92a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c92c:	2b1f      	cmp	r3, #31
 800c92e:	d801      	bhi.n	800c934 <create_name+0x120>
 800c930:	2304      	movs	r3, #4
 800c932:	e000      	b.n	800c936 <create_name+0x122>
 800c934:	2300      	movs	r3, #0
 800c936:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800c93a:	e011      	b.n	800c960 <create_name+0x14c>
		w = lfn[di - 1];
 800c93c:	697b      	ldr	r3, [r7, #20]
 800c93e:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800c942:	3b01      	subs	r3, #1
 800c944:	005b      	lsls	r3, r3, #1
 800c946:	68fa      	ldr	r2, [r7, #12]
 800c948:	4413      	add	r3, r2
 800c94a:	881b      	ldrh	r3, [r3, #0]
 800c94c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 800c94e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c950:	2b20      	cmp	r3, #32
 800c952:	d002      	beq.n	800c95a <create_name+0x146>
 800c954:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c956:	2b2e      	cmp	r3, #46	@ 0x2e
 800c958:	d106      	bne.n	800c968 <create_name+0x154>
		di--;
 800c95a:	697b      	ldr	r3, [r7, #20]
 800c95c:	3b01      	subs	r3, #1
 800c95e:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800c960:	697b      	ldr	r3, [r7, #20]
 800c962:	2b00      	cmp	r3, #0
 800c964:	d1ea      	bne.n	800c93c <create_name+0x128>
 800c966:	e000      	b.n	800c96a <create_name+0x156>
		if (w != ' ' && w != '.') break;
 800c968:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800c96a:	697b      	ldr	r3, [r7, #20]
 800c96c:	005b      	lsls	r3, r3, #1
 800c96e:	68fa      	ldr	r2, [r7, #12]
 800c970:	4413      	add	r3, r2
 800c972:	2200      	movs	r2, #0
 800c974:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800c976:	697b      	ldr	r3, [r7, #20]
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d101      	bne.n	800c980 <create_name+0x16c>
 800c97c:	2306      	movs	r3, #6
 800c97e:	e13f      	b.n	800cc00 <create_name+0x3ec>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	3324      	adds	r3, #36	@ 0x24
 800c984:	220b      	movs	r2, #11
 800c986:	2120      	movs	r1, #32
 800c988:	4618      	mov	r0, r3
 800c98a:	f7fe fc6b 	bl	800b264 <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800c98e:	2300      	movs	r3, #0
 800c990:	61bb      	str	r3, [r7, #24]
 800c992:	e002      	b.n	800c99a <create_name+0x186>
 800c994:	69bb      	ldr	r3, [r7, #24]
 800c996:	3301      	adds	r3, #1
 800c998:	61bb      	str	r3, [r7, #24]
 800c99a:	69bb      	ldr	r3, [r7, #24]
 800c99c:	005b      	lsls	r3, r3, #1
 800c99e:	68fa      	ldr	r2, [r7, #12]
 800c9a0:	4413      	add	r3, r2
 800c9a2:	881b      	ldrh	r3, [r3, #0]
 800c9a4:	2b20      	cmp	r3, #32
 800c9a6:	d0f5      	beq.n	800c994 <create_name+0x180>
 800c9a8:	69bb      	ldr	r3, [r7, #24]
 800c9aa:	005b      	lsls	r3, r3, #1
 800c9ac:	68fa      	ldr	r2, [r7, #12]
 800c9ae:	4413      	add	r3, r2
 800c9b0:	881b      	ldrh	r3, [r3, #0]
 800c9b2:	2b2e      	cmp	r3, #46	@ 0x2e
 800c9b4:	d0ee      	beq.n	800c994 <create_name+0x180>
	if (si) cf |= NS_LOSS | NS_LFN;
 800c9b6:	69bb      	ldr	r3, [r7, #24]
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	d009      	beq.n	800c9d0 <create_name+0x1bc>
 800c9bc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c9c0:	f043 0303 	orr.w	r3, r3, #3
 800c9c4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800c9c8:	e002      	b.n	800c9d0 <create_name+0x1bc>
 800c9ca:	697b      	ldr	r3, [r7, #20]
 800c9cc:	3b01      	subs	r3, #1
 800c9ce:	617b      	str	r3, [r7, #20]
 800c9d0:	697b      	ldr	r3, [r7, #20]
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	d009      	beq.n	800c9ea <create_name+0x1d6>
 800c9d6:	697b      	ldr	r3, [r7, #20]
 800c9d8:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800c9dc:	3b01      	subs	r3, #1
 800c9de:	005b      	lsls	r3, r3, #1
 800c9e0:	68fa      	ldr	r2, [r7, #12]
 800c9e2:	4413      	add	r3, r2
 800c9e4:	881b      	ldrh	r3, [r3, #0]
 800c9e6:	2b2e      	cmp	r3, #46	@ 0x2e
 800c9e8:	d1ef      	bne.n	800c9ca <create_name+0x1b6>

	i = b = 0; ni = 8;
 800c9ea:	2300      	movs	r3, #0
 800c9ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c9f0:	2300      	movs	r3, #0
 800c9f2:	623b      	str	r3, [r7, #32]
 800c9f4:	2308      	movs	r3, #8
 800c9f6:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800c9f8:	69bb      	ldr	r3, [r7, #24]
 800c9fa:	1c5a      	adds	r2, r3, #1
 800c9fc:	61ba      	str	r2, [r7, #24]
 800c9fe:	005b      	lsls	r3, r3, #1
 800ca00:	68fa      	ldr	r2, [r7, #12]
 800ca02:	4413      	add	r3, r2
 800ca04:	881b      	ldrh	r3, [r3, #0]
 800ca06:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 800ca08:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	f000 80aa 	beq.w	800cb64 <create_name+0x350>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800ca10:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ca12:	2b20      	cmp	r3, #32
 800ca14:	d006      	beq.n	800ca24 <create_name+0x210>
 800ca16:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ca18:	2b2e      	cmp	r3, #46	@ 0x2e
 800ca1a:	d10a      	bne.n	800ca32 <create_name+0x21e>
 800ca1c:	69ba      	ldr	r2, [r7, #24]
 800ca1e:	697b      	ldr	r3, [r7, #20]
 800ca20:	429a      	cmp	r2, r3
 800ca22:	d006      	beq.n	800ca32 <create_name+0x21e>
			cf |= NS_LOSS | NS_LFN; continue;
 800ca24:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ca28:	f043 0303 	orr.w	r3, r3, #3
 800ca2c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800ca30:	e097      	b.n	800cb62 <create_name+0x34e>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800ca32:	6a3a      	ldr	r2, [r7, #32]
 800ca34:	69fb      	ldr	r3, [r7, #28]
 800ca36:	429a      	cmp	r2, r3
 800ca38:	d203      	bcs.n	800ca42 <create_name+0x22e>
 800ca3a:	69ba      	ldr	r2, [r7, #24]
 800ca3c:	697b      	ldr	r3, [r7, #20]
 800ca3e:	429a      	cmp	r2, r3
 800ca40:	d123      	bne.n	800ca8a <create_name+0x276>
			if (ni == 11) {				/* Long extension */
 800ca42:	69fb      	ldr	r3, [r7, #28]
 800ca44:	2b0b      	cmp	r3, #11
 800ca46:	d106      	bne.n	800ca56 <create_name+0x242>
				cf |= NS_LOSS | NS_LFN; break;
 800ca48:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ca4c:	f043 0303 	orr.w	r3, r3, #3
 800ca50:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800ca54:	e08d      	b.n	800cb72 <create_name+0x35e>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800ca56:	69ba      	ldr	r2, [r7, #24]
 800ca58:	697b      	ldr	r3, [r7, #20]
 800ca5a:	429a      	cmp	r2, r3
 800ca5c:	d005      	beq.n	800ca6a <create_name+0x256>
 800ca5e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ca62:	f043 0303 	orr.w	r3, r3, #3
 800ca66:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			if (si > di) break;			/* No extension */
 800ca6a:	69ba      	ldr	r2, [r7, #24]
 800ca6c:	697b      	ldr	r3, [r7, #20]
 800ca6e:	429a      	cmp	r2, r3
 800ca70:	d87e      	bhi.n	800cb70 <create_name+0x35c>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800ca72:	697b      	ldr	r3, [r7, #20]
 800ca74:	61bb      	str	r3, [r7, #24]
 800ca76:	2308      	movs	r3, #8
 800ca78:	623b      	str	r3, [r7, #32]
 800ca7a:	230b      	movs	r3, #11
 800ca7c:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800ca7e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ca82:	009b      	lsls	r3, r3, #2
 800ca84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ca88:	e06b      	b.n	800cb62 <create_name+0x34e>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800ca8a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ca8c:	2b7f      	cmp	r3, #127	@ 0x7f
 800ca8e:	d910      	bls.n	800cab2 <create_name+0x29e>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
 800ca90:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ca92:	4618      	mov	r0, r3
 800ca94:	f001 fad4 	bl	800e040 <ff_wtoupper>
 800ca98:	4603      	mov	r3, r0
 800ca9a:	2100      	movs	r1, #0
 800ca9c:	4618      	mov	r0, r3
 800ca9e:	f001 fa71 	bl	800df84 <ff_convert>
 800caa2:	4603      	mov	r3, r0
 800caa4:	84bb      	strh	r3, [r7, #36]	@ 0x24
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800caa6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800caaa:	f043 0302 	orr.w	r3, r3, #2
 800caae:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		}

		if (_DF1S && w >= 0x100) {		/* Is this DBC? (always false at SBCS cfg) */
 800cab2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cab4:	2bff      	cmp	r3, #255	@ 0xff
 800cab6:	d91a      	bls.n	800caee <create_name+0x2da>
			if (i >= ni - 1) {
 800cab8:	69fb      	ldr	r3, [r7, #28]
 800caba:	3b01      	subs	r3, #1
 800cabc:	6a3a      	ldr	r2, [r7, #32]
 800cabe:	429a      	cmp	r2, r3
 800cac0:	d308      	bcc.n	800cad4 <create_name+0x2c0>
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
 800cac2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800cac6:	f043 0303 	orr.w	r3, r3, #3
 800caca:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800cace:	69fb      	ldr	r3, [r7, #28]
 800cad0:	623b      	str	r3, [r7, #32]
 800cad2:	e046      	b.n	800cb62 <create_name+0x34e>
			}
			dp->fn[i++] = (BYTE)(w >> 8);
 800cad4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cad6:	0a1b      	lsrs	r3, r3, #8
 800cad8:	b299      	uxth	r1, r3
 800cada:	6a3b      	ldr	r3, [r7, #32]
 800cadc:	1c5a      	adds	r2, r3, #1
 800cade:	623a      	str	r2, [r7, #32]
 800cae0:	b2c9      	uxtb	r1, r1
 800cae2:	687a      	ldr	r2, [r7, #4]
 800cae4:	4413      	add	r3, r2
 800cae6:	460a      	mov	r2, r1
 800cae8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800caec:	e02f      	b.n	800cb4e <create_name+0x33a>
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800caee:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d007      	beq.n	800cb04 <create_name+0x2f0>
 800caf4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800caf6:	4619      	mov	r1, r3
 800caf8:	481c      	ldr	r0, [pc, #112]	@ (800cb6c <create_name+0x358>)
 800cafa:	f7fe fbf5 	bl	800b2e8 <chk_chr>
 800cafe:	4603      	mov	r3, r0
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	d008      	beq.n	800cb16 <create_name+0x302>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800cb04:	235f      	movs	r3, #95	@ 0x5f
 800cb06:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800cb08:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800cb0c:	f043 0303 	orr.w	r3, r3, #3
 800cb10:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800cb14:	e01b      	b.n	800cb4e <create_name+0x33a>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800cb16:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cb18:	2b40      	cmp	r3, #64	@ 0x40
 800cb1a:	d909      	bls.n	800cb30 <create_name+0x31c>
 800cb1c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cb1e:	2b5a      	cmp	r3, #90	@ 0x5a
 800cb20:	d806      	bhi.n	800cb30 <create_name+0x31c>
					b |= 2;
 800cb22:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cb26:	f043 0302 	orr.w	r3, r3, #2
 800cb2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800cb2e:	e00e      	b.n	800cb4e <create_name+0x33a>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800cb30:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cb32:	2b60      	cmp	r3, #96	@ 0x60
 800cb34:	d90b      	bls.n	800cb4e <create_name+0x33a>
 800cb36:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cb38:	2b7a      	cmp	r3, #122	@ 0x7a
 800cb3a:	d808      	bhi.n	800cb4e <create_name+0x33a>
						b |= 1; w -= 0x20;
 800cb3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cb40:	f043 0301 	orr.w	r3, r3, #1
 800cb44:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800cb48:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cb4a:	3b20      	subs	r3, #32
 800cb4c:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800cb4e:	6a3b      	ldr	r3, [r7, #32]
 800cb50:	1c5a      	adds	r2, r3, #1
 800cb52:	623a      	str	r2, [r7, #32]
 800cb54:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800cb56:	b2d1      	uxtb	r1, r2
 800cb58:	687a      	ldr	r2, [r7, #4]
 800cb5a:	4413      	add	r3, r2
 800cb5c:	460a      	mov	r2, r1
 800cb5e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 800cb62:	e749      	b.n	800c9f8 <create_name+0x1e4>
		if (!w) break;					/* Break on end of the LFN */
 800cb64:	bf00      	nop
 800cb66:	e004      	b.n	800cb72 <create_name+0x35e>
 800cb68:	08016ce8 	.word	0x08016ce8
 800cb6c:	08016cf4 	.word	0x08016cf4
			if (si > di) break;			/* No extension */
 800cb70:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800cb78:	2be5      	cmp	r3, #229	@ 0xe5
 800cb7a:	d103      	bne.n	800cb84 <create_name+0x370>
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	2205      	movs	r2, #5
 800cb80:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 800cb84:	69fb      	ldr	r3, [r7, #28]
 800cb86:	2b08      	cmp	r3, #8
 800cb88:	d104      	bne.n	800cb94 <create_name+0x380>
 800cb8a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cb8e:	009b      	lsls	r3, r3, #2
 800cb90:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800cb94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cb98:	f003 030c 	and.w	r3, r3, #12
 800cb9c:	2b0c      	cmp	r3, #12
 800cb9e:	d005      	beq.n	800cbac <create_name+0x398>
 800cba0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cba4:	f003 0303 	and.w	r3, r3, #3
 800cba8:	2b03      	cmp	r3, #3
 800cbaa:	d105      	bne.n	800cbb8 <create_name+0x3a4>
 800cbac:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800cbb0:	f043 0302 	orr.w	r3, r3, #2
 800cbb4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800cbb8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800cbbc:	f003 0302 	and.w	r3, r3, #2
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	d117      	bne.n	800cbf4 <create_name+0x3e0>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800cbc4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cbc8:	f003 0303 	and.w	r3, r3, #3
 800cbcc:	2b01      	cmp	r3, #1
 800cbce:	d105      	bne.n	800cbdc <create_name+0x3c8>
 800cbd0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800cbd4:	f043 0310 	orr.w	r3, r3, #16
 800cbd8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800cbdc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cbe0:	f003 030c 	and.w	r3, r3, #12
 800cbe4:	2b04      	cmp	r3, #4
 800cbe6:	d105      	bne.n	800cbf4 <create_name+0x3e0>
 800cbe8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800cbec:	f043 0308 	orr.w	r3, r3, #8
 800cbf0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800cbfa:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 800cbfe:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800cc00:	4618      	mov	r0, r3
 800cc02:	3728      	adds	r7, #40	@ 0x28
 800cc04:	46bd      	mov	sp, r7
 800cc06:	bd80      	pop	{r7, pc}

0800cc08 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800cc08:	b580      	push	{r7, lr}
 800cc0a:	b086      	sub	sp, #24
 800cc0c:	af00      	add	r7, sp, #0
 800cc0e:	6078      	str	r0, [r7, #4]
 800cc10:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800cc16:	693b      	ldr	r3, [r7, #16]
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800cc1c:	e002      	b.n	800cc24 <follow_path+0x1c>
 800cc1e:	683b      	ldr	r3, [r7, #0]
 800cc20:	3301      	adds	r3, #1
 800cc22:	603b      	str	r3, [r7, #0]
 800cc24:	683b      	ldr	r3, [r7, #0]
 800cc26:	781b      	ldrb	r3, [r3, #0]
 800cc28:	2b2f      	cmp	r3, #47	@ 0x2f
 800cc2a:	d0f8      	beq.n	800cc1e <follow_path+0x16>
 800cc2c:	683b      	ldr	r3, [r7, #0]
 800cc2e:	781b      	ldrb	r3, [r3, #0]
 800cc30:	2b5c      	cmp	r3, #92	@ 0x5c
 800cc32:	d0f4      	beq.n	800cc1e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800cc34:	693b      	ldr	r3, [r7, #16]
 800cc36:	2200      	movs	r2, #0
 800cc38:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800cc3a:	683b      	ldr	r3, [r7, #0]
 800cc3c:	781b      	ldrb	r3, [r3, #0]
 800cc3e:	2b1f      	cmp	r3, #31
 800cc40:	d80a      	bhi.n	800cc58 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	2280      	movs	r2, #128	@ 0x80
 800cc46:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800cc4a:	2100      	movs	r1, #0
 800cc4c:	6878      	ldr	r0, [r7, #4]
 800cc4e:	f7ff f8c4 	bl	800bdda <dir_sdi>
 800cc52:	4603      	mov	r3, r0
 800cc54:	75fb      	strb	r3, [r7, #23]
 800cc56:	e043      	b.n	800cce0 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800cc58:	463b      	mov	r3, r7
 800cc5a:	4619      	mov	r1, r3
 800cc5c:	6878      	ldr	r0, [r7, #4]
 800cc5e:	f7ff fdd9 	bl	800c814 <create_name>
 800cc62:	4603      	mov	r3, r0
 800cc64:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800cc66:	7dfb      	ldrb	r3, [r7, #23]
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d134      	bne.n	800ccd6 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800cc6c:	6878      	ldr	r0, [r7, #4]
 800cc6e:	f7ff fc18 	bl	800c4a2 <dir_find>
 800cc72:	4603      	mov	r3, r0
 800cc74:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800cc7c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800cc7e:	7dfb      	ldrb	r3, [r7, #23]
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d00a      	beq.n	800cc9a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800cc84:	7dfb      	ldrb	r3, [r7, #23]
 800cc86:	2b04      	cmp	r3, #4
 800cc88:	d127      	bne.n	800ccda <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800cc8a:	7afb      	ldrb	r3, [r7, #11]
 800cc8c:	f003 0304 	and.w	r3, r3, #4
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d122      	bne.n	800ccda <follow_path+0xd2>
 800cc94:	2305      	movs	r3, #5
 800cc96:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800cc98:	e01f      	b.n	800ccda <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800cc9a:	7afb      	ldrb	r3, [r7, #11]
 800cc9c:	f003 0304 	and.w	r3, r3, #4
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	d11c      	bne.n	800ccde <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800cca4:	693b      	ldr	r3, [r7, #16]
 800cca6:	799b      	ldrb	r3, [r3, #6]
 800cca8:	f003 0310 	and.w	r3, r3, #16
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d102      	bne.n	800ccb6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800ccb0:	2305      	movs	r3, #5
 800ccb2:	75fb      	strb	r3, [r7, #23]
 800ccb4:	e014      	b.n	800cce0 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	695b      	ldr	r3, [r3, #20]
 800ccc0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ccc4:	4413      	add	r3, r2
 800ccc6:	4619      	mov	r1, r3
 800ccc8:	68f8      	ldr	r0, [r7, #12]
 800ccca:	f7ff fa0d 	bl	800c0e8 <ld_clust>
 800ccce:	4602      	mov	r2, r0
 800ccd0:	693b      	ldr	r3, [r7, #16]
 800ccd2:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800ccd4:	e7c0      	b.n	800cc58 <follow_path+0x50>
			if (res != FR_OK) break;
 800ccd6:	bf00      	nop
 800ccd8:	e002      	b.n	800cce0 <follow_path+0xd8>
				break;
 800ccda:	bf00      	nop
 800ccdc:	e000      	b.n	800cce0 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800ccde:	bf00      	nop
			}
		}
	}

	return res;
 800cce0:	7dfb      	ldrb	r3, [r7, #23]
}
 800cce2:	4618      	mov	r0, r3
 800cce4:	3718      	adds	r7, #24
 800cce6:	46bd      	mov	sp, r7
 800cce8:	bd80      	pop	{r7, pc}

0800ccea <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800ccea:	b480      	push	{r7}
 800ccec:	b087      	sub	sp, #28
 800ccee:	af00      	add	r7, sp, #0
 800ccf0:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800ccf2:	f04f 33ff 	mov.w	r3, #4294967295
 800ccf6:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	d031      	beq.n	800cd64 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	617b      	str	r3, [r7, #20]
 800cd06:	e002      	b.n	800cd0e <get_ldnumber+0x24>
 800cd08:	697b      	ldr	r3, [r7, #20]
 800cd0a:	3301      	adds	r3, #1
 800cd0c:	617b      	str	r3, [r7, #20]
 800cd0e:	697b      	ldr	r3, [r7, #20]
 800cd10:	781b      	ldrb	r3, [r3, #0]
 800cd12:	2b1f      	cmp	r3, #31
 800cd14:	d903      	bls.n	800cd1e <get_ldnumber+0x34>
 800cd16:	697b      	ldr	r3, [r7, #20]
 800cd18:	781b      	ldrb	r3, [r3, #0]
 800cd1a:	2b3a      	cmp	r3, #58	@ 0x3a
 800cd1c:	d1f4      	bne.n	800cd08 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800cd1e:	697b      	ldr	r3, [r7, #20]
 800cd20:	781b      	ldrb	r3, [r3, #0]
 800cd22:	2b3a      	cmp	r3, #58	@ 0x3a
 800cd24:	d11c      	bne.n	800cd60 <get_ldnumber+0x76>
			tp = *path;
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	1c5a      	adds	r2, r3, #1
 800cd30:	60fa      	str	r2, [r7, #12]
 800cd32:	781b      	ldrb	r3, [r3, #0]
 800cd34:	3b30      	subs	r3, #48	@ 0x30
 800cd36:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800cd38:	68bb      	ldr	r3, [r7, #8]
 800cd3a:	2b09      	cmp	r3, #9
 800cd3c:	d80e      	bhi.n	800cd5c <get_ldnumber+0x72>
 800cd3e:	68fa      	ldr	r2, [r7, #12]
 800cd40:	697b      	ldr	r3, [r7, #20]
 800cd42:	429a      	cmp	r2, r3
 800cd44:	d10a      	bne.n	800cd5c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800cd46:	68bb      	ldr	r3, [r7, #8]
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d107      	bne.n	800cd5c <get_ldnumber+0x72>
					vol = (int)i;
 800cd4c:	68bb      	ldr	r3, [r7, #8]
 800cd4e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800cd50:	697b      	ldr	r3, [r7, #20]
 800cd52:	3301      	adds	r3, #1
 800cd54:	617b      	str	r3, [r7, #20]
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	697a      	ldr	r2, [r7, #20]
 800cd5a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800cd5c:	693b      	ldr	r3, [r7, #16]
 800cd5e:	e002      	b.n	800cd66 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800cd60:	2300      	movs	r3, #0
 800cd62:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800cd64:	693b      	ldr	r3, [r7, #16]
}
 800cd66:	4618      	mov	r0, r3
 800cd68:	371c      	adds	r7, #28
 800cd6a:	46bd      	mov	sp, r7
 800cd6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd70:	4770      	bx	lr
	...

0800cd74 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800cd74:	b580      	push	{r7, lr}
 800cd76:	b082      	sub	sp, #8
 800cd78:	af00      	add	r7, sp, #0
 800cd7a:	6078      	str	r0, [r7, #4]
 800cd7c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	2200      	movs	r2, #0
 800cd82:	70da      	strb	r2, [r3, #3]
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	f04f 32ff 	mov.w	r2, #4294967295
 800cd8a:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800cd8c:	6839      	ldr	r1, [r7, #0]
 800cd8e:	6878      	ldr	r0, [r7, #4]
 800cd90:	f7fe fca6 	bl	800b6e0 <move_window>
 800cd94:	4603      	mov	r3, r0
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d001      	beq.n	800cd9e <check_fs+0x2a>
 800cd9a:	2304      	movs	r3, #4
 800cd9c:	e038      	b.n	800ce10 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	3338      	adds	r3, #56	@ 0x38
 800cda2:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800cda6:	4618      	mov	r0, r3
 800cda8:	f7fe f9b8 	bl	800b11c <ld_word>
 800cdac:	4603      	mov	r3, r0
 800cdae:	461a      	mov	r2, r3
 800cdb0:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800cdb4:	429a      	cmp	r2, r3
 800cdb6:	d001      	beq.n	800cdbc <check_fs+0x48>
 800cdb8:	2303      	movs	r3, #3
 800cdba:	e029      	b.n	800ce10 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800cdc2:	2be9      	cmp	r3, #233	@ 0xe9
 800cdc4:	d009      	beq.n	800cdda <check_fs+0x66>
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800cdcc:	2beb      	cmp	r3, #235	@ 0xeb
 800cdce:	d11e      	bne.n	800ce0e <check_fs+0x9a>
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800cdd6:	2b90      	cmp	r3, #144	@ 0x90
 800cdd8:	d119      	bne.n	800ce0e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	3338      	adds	r3, #56	@ 0x38
 800cdde:	3336      	adds	r3, #54	@ 0x36
 800cde0:	4618      	mov	r0, r3
 800cde2:	f7fe f9b4 	bl	800b14e <ld_dword>
 800cde6:	4603      	mov	r3, r0
 800cde8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800cdec:	4a0a      	ldr	r2, [pc, #40]	@ (800ce18 <check_fs+0xa4>)
 800cdee:	4293      	cmp	r3, r2
 800cdf0:	d101      	bne.n	800cdf6 <check_fs+0x82>
 800cdf2:	2300      	movs	r3, #0
 800cdf4:	e00c      	b.n	800ce10 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	3338      	adds	r3, #56	@ 0x38
 800cdfa:	3352      	adds	r3, #82	@ 0x52
 800cdfc:	4618      	mov	r0, r3
 800cdfe:	f7fe f9a6 	bl	800b14e <ld_dword>
 800ce02:	4603      	mov	r3, r0
 800ce04:	4a05      	ldr	r2, [pc, #20]	@ (800ce1c <check_fs+0xa8>)
 800ce06:	4293      	cmp	r3, r2
 800ce08:	d101      	bne.n	800ce0e <check_fs+0x9a>
 800ce0a:	2300      	movs	r3, #0
 800ce0c:	e000      	b.n	800ce10 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800ce0e:	2302      	movs	r3, #2
}
 800ce10:	4618      	mov	r0, r3
 800ce12:	3708      	adds	r7, #8
 800ce14:	46bd      	mov	sp, r7
 800ce16:	bd80      	pop	{r7, pc}
 800ce18:	00544146 	.word	0x00544146
 800ce1c:	33544146 	.word	0x33544146

0800ce20 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800ce20:	b580      	push	{r7, lr}
 800ce22:	b096      	sub	sp, #88	@ 0x58
 800ce24:	af00      	add	r7, sp, #0
 800ce26:	60f8      	str	r0, [r7, #12]
 800ce28:	60b9      	str	r1, [r7, #8]
 800ce2a:	4613      	mov	r3, r2
 800ce2c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800ce2e:	68bb      	ldr	r3, [r7, #8]
 800ce30:	2200      	movs	r2, #0
 800ce32:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800ce34:	68f8      	ldr	r0, [r7, #12]
 800ce36:	f7ff ff58 	bl	800ccea <get_ldnumber>
 800ce3a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800ce3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	da01      	bge.n	800ce46 <find_volume+0x26>
 800ce42:	230b      	movs	r3, #11
 800ce44:	e235      	b.n	800d2b2 <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800ce46:	4aa5      	ldr	r2, [pc, #660]	@ (800d0dc <find_volume+0x2bc>)
 800ce48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ce4e:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800ce50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d101      	bne.n	800ce5a <find_volume+0x3a>
 800ce56:	230c      	movs	r3, #12
 800ce58:	e22b      	b.n	800d2b2 <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 800ce5a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ce5c:	f7fe fa5f 	bl	800b31e <lock_fs>
 800ce60:	4603      	mov	r3, r0
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d101      	bne.n	800ce6a <find_volume+0x4a>
 800ce66:	230f      	movs	r3, #15
 800ce68:	e223      	b.n	800d2b2 <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 800ce6a:	68bb      	ldr	r3, [r7, #8]
 800ce6c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ce6e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800ce70:	79fb      	ldrb	r3, [r7, #7]
 800ce72:	f023 0301 	bic.w	r3, r3, #1
 800ce76:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800ce78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce7a:	781b      	ldrb	r3, [r3, #0]
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	d01a      	beq.n	800ceb6 <find_volume+0x96>
		stat = disk_status(fs->drv);
 800ce80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce82:	785b      	ldrb	r3, [r3, #1]
 800ce84:	4618      	mov	r0, r3
 800ce86:	f7fe f8a9 	bl	800afdc <disk_status>
 800ce8a:	4603      	mov	r3, r0
 800ce8c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800ce90:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ce94:	f003 0301 	and.w	r3, r3, #1
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d10c      	bne.n	800ceb6 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800ce9c:	79fb      	ldrb	r3, [r7, #7]
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d007      	beq.n	800ceb2 <find_volume+0x92>
 800cea2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cea6:	f003 0304 	and.w	r3, r3, #4
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d001      	beq.n	800ceb2 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800ceae:	230a      	movs	r3, #10
 800ceb0:	e1ff      	b.n	800d2b2 <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 800ceb2:	2300      	movs	r3, #0
 800ceb4:	e1fd      	b.n	800d2b2 <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800ceb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ceb8:	2200      	movs	r2, #0
 800ceba:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800cebc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cebe:	b2da      	uxtb	r2, r3
 800cec0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cec2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800cec4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cec6:	785b      	ldrb	r3, [r3, #1]
 800cec8:	4618      	mov	r0, r3
 800ceca:	f7fe f8a1 	bl	800b010 <disk_initialize>
 800cece:	4603      	mov	r3, r0
 800ced0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800ced4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ced8:	f003 0301 	and.w	r3, r3, #1
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d001      	beq.n	800cee4 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800cee0:	2303      	movs	r3, #3
 800cee2:	e1e6      	b.n	800d2b2 <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800cee4:	79fb      	ldrb	r3, [r7, #7]
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	d007      	beq.n	800cefa <find_volume+0xda>
 800ceea:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ceee:	f003 0304 	and.w	r3, r3, #4
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d001      	beq.n	800cefa <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800cef6:	230a      	movs	r3, #10
 800cef8:	e1db      	b.n	800d2b2 <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800cefa:	2300      	movs	r3, #0
 800cefc:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800cefe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cf00:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800cf02:	f7ff ff37 	bl	800cd74 <check_fs>
 800cf06:	4603      	mov	r3, r0
 800cf08:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800cf0c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cf10:	2b02      	cmp	r3, #2
 800cf12:	d149      	bne.n	800cfa8 <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800cf14:	2300      	movs	r3, #0
 800cf16:	643b      	str	r3, [r7, #64]	@ 0x40
 800cf18:	e01e      	b.n	800cf58 <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800cf1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf1c:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800cf20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf22:	011b      	lsls	r3, r3, #4
 800cf24:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800cf28:	4413      	add	r3, r2
 800cf2a:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800cf2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf2e:	3304      	adds	r3, #4
 800cf30:	781b      	ldrb	r3, [r3, #0]
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d006      	beq.n	800cf44 <find_volume+0x124>
 800cf36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf38:	3308      	adds	r3, #8
 800cf3a:	4618      	mov	r0, r3
 800cf3c:	f7fe f907 	bl	800b14e <ld_dword>
 800cf40:	4602      	mov	r2, r0
 800cf42:	e000      	b.n	800cf46 <find_volume+0x126>
 800cf44:	2200      	movs	r2, #0
 800cf46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf48:	009b      	lsls	r3, r3, #2
 800cf4a:	3358      	adds	r3, #88	@ 0x58
 800cf4c:	443b      	add	r3, r7
 800cf4e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800cf52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf54:	3301      	adds	r3, #1
 800cf56:	643b      	str	r3, [r7, #64]	@ 0x40
 800cf58:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf5a:	2b03      	cmp	r3, #3
 800cf5c:	d9dd      	bls.n	800cf1a <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800cf5e:	2300      	movs	r3, #0
 800cf60:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800cf62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	d002      	beq.n	800cf6e <find_volume+0x14e>
 800cf68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf6a:	3b01      	subs	r3, #1
 800cf6c:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800cf6e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf70:	009b      	lsls	r3, r3, #2
 800cf72:	3358      	adds	r3, #88	@ 0x58
 800cf74:	443b      	add	r3, r7
 800cf76:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800cf7a:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800cf7c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d005      	beq.n	800cf8e <find_volume+0x16e>
 800cf82:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cf84:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800cf86:	f7ff fef5 	bl	800cd74 <check_fs>
 800cf8a:	4603      	mov	r3, r0
 800cf8c:	e000      	b.n	800cf90 <find_volume+0x170>
 800cf8e:	2303      	movs	r3, #3
 800cf90:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800cf94:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cf98:	2b01      	cmp	r3, #1
 800cf9a:	d905      	bls.n	800cfa8 <find_volume+0x188>
 800cf9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cf9e:	3301      	adds	r3, #1
 800cfa0:	643b      	str	r3, [r7, #64]	@ 0x40
 800cfa2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cfa4:	2b03      	cmp	r3, #3
 800cfa6:	d9e2      	bls.n	800cf6e <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800cfa8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cfac:	2b04      	cmp	r3, #4
 800cfae:	d101      	bne.n	800cfb4 <find_volume+0x194>
 800cfb0:	2301      	movs	r3, #1
 800cfb2:	e17e      	b.n	800d2b2 <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800cfb4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800cfb8:	2b01      	cmp	r3, #1
 800cfba:	d901      	bls.n	800cfc0 <find_volume+0x1a0>
 800cfbc:	230d      	movs	r3, #13
 800cfbe:	e178      	b.n	800d2b2 <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800cfc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfc2:	3338      	adds	r3, #56	@ 0x38
 800cfc4:	330b      	adds	r3, #11
 800cfc6:	4618      	mov	r0, r3
 800cfc8:	f7fe f8a8 	bl	800b11c <ld_word>
 800cfcc:	4603      	mov	r3, r0
 800cfce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cfd2:	d001      	beq.n	800cfd8 <find_volume+0x1b8>
 800cfd4:	230d      	movs	r3, #13
 800cfd6:	e16c      	b.n	800d2b2 <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800cfd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfda:	3338      	adds	r3, #56	@ 0x38
 800cfdc:	3316      	adds	r3, #22
 800cfde:	4618      	mov	r0, r3
 800cfe0:	f7fe f89c 	bl	800b11c <ld_word>
 800cfe4:	4603      	mov	r3, r0
 800cfe6:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800cfe8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d106      	bne.n	800cffc <find_volume+0x1dc>
 800cfee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cff0:	3338      	adds	r3, #56	@ 0x38
 800cff2:	3324      	adds	r3, #36	@ 0x24
 800cff4:	4618      	mov	r0, r3
 800cff6:	f7fe f8aa 	bl	800b14e <ld_dword>
 800cffa:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800cffc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cffe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800d000:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800d002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d004:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800d008:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d00a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800d00c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d00e:	789b      	ldrb	r3, [r3, #2]
 800d010:	2b01      	cmp	r3, #1
 800d012:	d005      	beq.n	800d020 <find_volume+0x200>
 800d014:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d016:	789b      	ldrb	r3, [r3, #2]
 800d018:	2b02      	cmp	r3, #2
 800d01a:	d001      	beq.n	800d020 <find_volume+0x200>
 800d01c:	230d      	movs	r3, #13
 800d01e:	e148      	b.n	800d2b2 <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800d020:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d022:	789b      	ldrb	r3, [r3, #2]
 800d024:	461a      	mov	r2, r3
 800d026:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d028:	fb02 f303 	mul.w	r3, r2, r3
 800d02c:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800d02e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d030:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800d034:	461a      	mov	r2, r3
 800d036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d038:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800d03a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d03c:	895b      	ldrh	r3, [r3, #10]
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d008      	beq.n	800d054 <find_volume+0x234>
 800d042:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d044:	895b      	ldrh	r3, [r3, #10]
 800d046:	461a      	mov	r2, r3
 800d048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d04a:	895b      	ldrh	r3, [r3, #10]
 800d04c:	3b01      	subs	r3, #1
 800d04e:	4013      	ands	r3, r2
 800d050:	2b00      	cmp	r3, #0
 800d052:	d001      	beq.n	800d058 <find_volume+0x238>
 800d054:	230d      	movs	r3, #13
 800d056:	e12c      	b.n	800d2b2 <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800d058:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d05a:	3338      	adds	r3, #56	@ 0x38
 800d05c:	3311      	adds	r3, #17
 800d05e:	4618      	mov	r0, r3
 800d060:	f7fe f85c 	bl	800b11c <ld_word>
 800d064:	4603      	mov	r3, r0
 800d066:	461a      	mov	r2, r3
 800d068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d06a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800d06c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d06e:	891b      	ldrh	r3, [r3, #8]
 800d070:	f003 030f 	and.w	r3, r3, #15
 800d074:	b29b      	uxth	r3, r3
 800d076:	2b00      	cmp	r3, #0
 800d078:	d001      	beq.n	800d07e <find_volume+0x25e>
 800d07a:	230d      	movs	r3, #13
 800d07c:	e119      	b.n	800d2b2 <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800d07e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d080:	3338      	adds	r3, #56	@ 0x38
 800d082:	3313      	adds	r3, #19
 800d084:	4618      	mov	r0, r3
 800d086:	f7fe f849 	bl	800b11c <ld_word>
 800d08a:	4603      	mov	r3, r0
 800d08c:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800d08e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d090:	2b00      	cmp	r3, #0
 800d092:	d106      	bne.n	800d0a2 <find_volume+0x282>
 800d094:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d096:	3338      	adds	r3, #56	@ 0x38
 800d098:	3320      	adds	r3, #32
 800d09a:	4618      	mov	r0, r3
 800d09c:	f7fe f857 	bl	800b14e <ld_dword>
 800d0a0:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800d0a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0a4:	3338      	adds	r3, #56	@ 0x38
 800d0a6:	330e      	adds	r3, #14
 800d0a8:	4618      	mov	r0, r3
 800d0aa:	f7fe f837 	bl	800b11c <ld_word>
 800d0ae:	4603      	mov	r3, r0
 800d0b0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800d0b2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d101      	bne.n	800d0bc <find_volume+0x29c>
 800d0b8:	230d      	movs	r3, #13
 800d0ba:	e0fa      	b.n	800d2b2 <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800d0bc:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800d0be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d0c0:	4413      	add	r3, r2
 800d0c2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d0c4:	8912      	ldrh	r2, [r2, #8]
 800d0c6:	0912      	lsrs	r2, r2, #4
 800d0c8:	b292      	uxth	r2, r2
 800d0ca:	4413      	add	r3, r2
 800d0cc:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800d0ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d0d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0d2:	429a      	cmp	r2, r3
 800d0d4:	d204      	bcs.n	800d0e0 <find_volume+0x2c0>
 800d0d6:	230d      	movs	r3, #13
 800d0d8:	e0eb      	b.n	800d2b2 <find_volume+0x492>
 800d0da:	bf00      	nop
 800d0dc:	20004a90 	.word	0x20004a90
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800d0e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d0e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0e4:	1ad3      	subs	r3, r2, r3
 800d0e6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d0e8:	8952      	ldrh	r2, [r2, #10]
 800d0ea:	fbb3 f3f2 	udiv	r3, r3, r2
 800d0ee:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800d0f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d101      	bne.n	800d0fa <find_volume+0x2da>
 800d0f6:	230d      	movs	r3, #13
 800d0f8:	e0db      	b.n	800d2b2 <find_volume+0x492>
		fmt = FS_FAT32;
 800d0fa:	2303      	movs	r3, #3
 800d0fc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800d100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d102:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800d106:	4293      	cmp	r3, r2
 800d108:	d802      	bhi.n	800d110 <find_volume+0x2f0>
 800d10a:	2302      	movs	r3, #2
 800d10c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800d110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d112:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800d116:	4293      	cmp	r3, r2
 800d118:	d802      	bhi.n	800d120 <find_volume+0x300>
 800d11a:	2301      	movs	r3, #1
 800d11c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800d120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d122:	1c9a      	adds	r2, r3, #2
 800d124:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d126:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800d128:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d12a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d12c:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800d12e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800d130:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d132:	441a      	add	r2, r3
 800d134:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d136:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800d138:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d13a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d13c:	441a      	add	r2, r3
 800d13e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d140:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 800d142:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d146:	2b03      	cmp	r3, #3
 800d148:	d11e      	bne.n	800d188 <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800d14a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d14c:	3338      	adds	r3, #56	@ 0x38
 800d14e:	332a      	adds	r3, #42	@ 0x2a
 800d150:	4618      	mov	r0, r3
 800d152:	f7fd ffe3 	bl	800b11c <ld_word>
 800d156:	4603      	mov	r3, r0
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d001      	beq.n	800d160 <find_volume+0x340>
 800d15c:	230d      	movs	r3, #13
 800d15e:	e0a8      	b.n	800d2b2 <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800d160:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d162:	891b      	ldrh	r3, [r3, #8]
 800d164:	2b00      	cmp	r3, #0
 800d166:	d001      	beq.n	800d16c <find_volume+0x34c>
 800d168:	230d      	movs	r3, #13
 800d16a:	e0a2      	b.n	800d2b2 <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800d16c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d16e:	3338      	adds	r3, #56	@ 0x38
 800d170:	332c      	adds	r3, #44	@ 0x2c
 800d172:	4618      	mov	r0, r3
 800d174:	f7fd ffeb 	bl	800b14e <ld_dword>
 800d178:	4602      	mov	r2, r0
 800d17a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d17c:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800d17e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d180:	69db      	ldr	r3, [r3, #28]
 800d182:	009b      	lsls	r3, r3, #2
 800d184:	647b      	str	r3, [r7, #68]	@ 0x44
 800d186:	e01f      	b.n	800d1c8 <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800d188:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d18a:	891b      	ldrh	r3, [r3, #8]
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	d101      	bne.n	800d194 <find_volume+0x374>
 800d190:	230d      	movs	r3, #13
 800d192:	e08e      	b.n	800d2b2 <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800d194:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d196:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d198:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d19a:	441a      	add	r2, r3
 800d19c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d19e:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800d1a0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d1a4:	2b02      	cmp	r3, #2
 800d1a6:	d103      	bne.n	800d1b0 <find_volume+0x390>
 800d1a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1aa:	69db      	ldr	r3, [r3, #28]
 800d1ac:	005b      	lsls	r3, r3, #1
 800d1ae:	e00a      	b.n	800d1c6 <find_volume+0x3a6>
 800d1b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1b2:	69da      	ldr	r2, [r3, #28]
 800d1b4:	4613      	mov	r3, r2
 800d1b6:	005b      	lsls	r3, r3, #1
 800d1b8:	4413      	add	r3, r2
 800d1ba:	085a      	lsrs	r2, r3, #1
 800d1bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1be:	69db      	ldr	r3, [r3, #28]
 800d1c0:	f003 0301 	and.w	r3, r3, #1
 800d1c4:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800d1c6:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800d1c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1ca:	6a1a      	ldr	r2, [r3, #32]
 800d1cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d1ce:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800d1d2:	0a5b      	lsrs	r3, r3, #9
 800d1d4:	429a      	cmp	r2, r3
 800d1d6:	d201      	bcs.n	800d1dc <find_volume+0x3bc>
 800d1d8:	230d      	movs	r3, #13
 800d1da:	e06a      	b.n	800d2b2 <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800d1dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1de:	f04f 32ff 	mov.w	r2, #4294967295
 800d1e2:	619a      	str	r2, [r3, #24]
 800d1e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1e6:	699a      	ldr	r2, [r3, #24]
 800d1e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1ea:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800d1ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1ee:	2280      	movs	r2, #128	@ 0x80
 800d1f0:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800d1f2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800d1f6:	2b03      	cmp	r3, #3
 800d1f8:	d149      	bne.n	800d28e <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800d1fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1fc:	3338      	adds	r3, #56	@ 0x38
 800d1fe:	3330      	adds	r3, #48	@ 0x30
 800d200:	4618      	mov	r0, r3
 800d202:	f7fd ff8b 	bl	800b11c <ld_word>
 800d206:	4603      	mov	r3, r0
 800d208:	2b01      	cmp	r3, #1
 800d20a:	d140      	bne.n	800d28e <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800d20c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d20e:	3301      	adds	r3, #1
 800d210:	4619      	mov	r1, r3
 800d212:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d214:	f7fe fa64 	bl	800b6e0 <move_window>
 800d218:	4603      	mov	r3, r0
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	d137      	bne.n	800d28e <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 800d21e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d220:	2200      	movs	r2, #0
 800d222:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800d224:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d226:	3338      	adds	r3, #56	@ 0x38
 800d228:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d22c:	4618      	mov	r0, r3
 800d22e:	f7fd ff75 	bl	800b11c <ld_word>
 800d232:	4603      	mov	r3, r0
 800d234:	461a      	mov	r2, r3
 800d236:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800d23a:	429a      	cmp	r2, r3
 800d23c:	d127      	bne.n	800d28e <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800d23e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d240:	3338      	adds	r3, #56	@ 0x38
 800d242:	4618      	mov	r0, r3
 800d244:	f7fd ff83 	bl	800b14e <ld_dword>
 800d248:	4603      	mov	r3, r0
 800d24a:	4a1c      	ldr	r2, [pc, #112]	@ (800d2bc <find_volume+0x49c>)
 800d24c:	4293      	cmp	r3, r2
 800d24e:	d11e      	bne.n	800d28e <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800d250:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d252:	3338      	adds	r3, #56	@ 0x38
 800d254:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800d258:	4618      	mov	r0, r3
 800d25a:	f7fd ff78 	bl	800b14e <ld_dword>
 800d25e:	4603      	mov	r3, r0
 800d260:	4a17      	ldr	r2, [pc, #92]	@ (800d2c0 <find_volume+0x4a0>)
 800d262:	4293      	cmp	r3, r2
 800d264:	d113      	bne.n	800d28e <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800d266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d268:	3338      	adds	r3, #56	@ 0x38
 800d26a:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800d26e:	4618      	mov	r0, r3
 800d270:	f7fd ff6d 	bl	800b14e <ld_dword>
 800d274:	4602      	mov	r2, r0
 800d276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d278:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800d27a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d27c:	3338      	adds	r3, #56	@ 0x38
 800d27e:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800d282:	4618      	mov	r0, r3
 800d284:	f7fd ff63 	bl	800b14e <ld_dword>
 800d288:	4602      	mov	r2, r0
 800d28a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d28c:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800d28e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d290:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800d294:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800d296:	4b0b      	ldr	r3, [pc, #44]	@ (800d2c4 <find_volume+0x4a4>)
 800d298:	881b      	ldrh	r3, [r3, #0]
 800d29a:	3301      	adds	r3, #1
 800d29c:	b29a      	uxth	r2, r3
 800d29e:	4b09      	ldr	r3, [pc, #36]	@ (800d2c4 <find_volume+0x4a4>)
 800d2a0:	801a      	strh	r2, [r3, #0]
 800d2a2:	4b08      	ldr	r3, [pc, #32]	@ (800d2c4 <find_volume+0x4a4>)
 800d2a4:	881a      	ldrh	r2, [r3, #0]
 800d2a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d2a8:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800d2aa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800d2ac:	f7fe f9b0 	bl	800b610 <clear_lock>
#endif
	return FR_OK;
 800d2b0:	2300      	movs	r3, #0
}
 800d2b2:	4618      	mov	r0, r3
 800d2b4:	3758      	adds	r7, #88	@ 0x58
 800d2b6:	46bd      	mov	sp, r7
 800d2b8:	bd80      	pop	{r7, pc}
 800d2ba:	bf00      	nop
 800d2bc:	41615252 	.word	0x41615252
 800d2c0:	61417272 	.word	0x61417272
 800d2c4:	20004a94 	.word	0x20004a94

0800d2c8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800d2c8:	b580      	push	{r7, lr}
 800d2ca:	b084      	sub	sp, #16
 800d2cc:	af00      	add	r7, sp, #0
 800d2ce:	6078      	str	r0, [r7, #4]
 800d2d0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800d2d2:	2309      	movs	r3, #9
 800d2d4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	2b00      	cmp	r3, #0
 800d2da:	d02e      	beq.n	800d33a <validate+0x72>
 800d2dc:	687b      	ldr	r3, [r7, #4]
 800d2de:	681b      	ldr	r3, [r3, #0]
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d02a      	beq.n	800d33a <validate+0x72>
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	681b      	ldr	r3, [r3, #0]
 800d2e8:	781b      	ldrb	r3, [r3, #0]
 800d2ea:	2b00      	cmp	r3, #0
 800d2ec:	d025      	beq.n	800d33a <validate+0x72>
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	889a      	ldrh	r2, [r3, #4]
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	681b      	ldr	r3, [r3, #0]
 800d2f6:	88db      	ldrh	r3, [r3, #6]
 800d2f8:	429a      	cmp	r2, r3
 800d2fa:	d11e      	bne.n	800d33a <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	681b      	ldr	r3, [r3, #0]
 800d300:	4618      	mov	r0, r3
 800d302:	f7fe f80c 	bl	800b31e <lock_fs>
 800d306:	4603      	mov	r3, r0
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d014      	beq.n	800d336 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800d30c:	687b      	ldr	r3, [r7, #4]
 800d30e:	681b      	ldr	r3, [r3, #0]
 800d310:	785b      	ldrb	r3, [r3, #1]
 800d312:	4618      	mov	r0, r3
 800d314:	f7fd fe62 	bl	800afdc <disk_status>
 800d318:	4603      	mov	r3, r0
 800d31a:	f003 0301 	and.w	r3, r3, #1
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d102      	bne.n	800d328 <validate+0x60>
				res = FR_OK;
 800d322:	2300      	movs	r3, #0
 800d324:	73fb      	strb	r3, [r7, #15]
 800d326:	e008      	b.n	800d33a <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	2100      	movs	r1, #0
 800d32e:	4618      	mov	r0, r3
 800d330:	f7fe f80b 	bl	800b34a <unlock_fs>
 800d334:	e001      	b.n	800d33a <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800d336:	230f      	movs	r3, #15
 800d338:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800d33a:	7bfb      	ldrb	r3, [r7, #15]
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d102      	bne.n	800d346 <validate+0x7e>
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	e000      	b.n	800d348 <validate+0x80>
 800d346:	2300      	movs	r3, #0
 800d348:	683a      	ldr	r2, [r7, #0]
 800d34a:	6013      	str	r3, [r2, #0]
	return res;
 800d34c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d34e:	4618      	mov	r0, r3
 800d350:	3710      	adds	r7, #16
 800d352:	46bd      	mov	sp, r7
 800d354:	bd80      	pop	{r7, pc}
	...

0800d358 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800d358:	b580      	push	{r7, lr}
 800d35a:	b088      	sub	sp, #32
 800d35c:	af00      	add	r7, sp, #0
 800d35e:	60f8      	str	r0, [r7, #12]
 800d360:	60b9      	str	r1, [r7, #8]
 800d362:	4613      	mov	r3, r2
 800d364:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800d366:	68bb      	ldr	r3, [r7, #8]
 800d368:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800d36a:	f107 0310 	add.w	r3, r7, #16
 800d36e:	4618      	mov	r0, r3
 800d370:	f7ff fcbb 	bl	800ccea <get_ldnumber>
 800d374:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800d376:	69fb      	ldr	r3, [r7, #28]
 800d378:	2b00      	cmp	r3, #0
 800d37a:	da01      	bge.n	800d380 <f_mount+0x28>
 800d37c:	230b      	movs	r3, #11
 800d37e:	e048      	b.n	800d412 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800d380:	4a26      	ldr	r2, [pc, #152]	@ (800d41c <f_mount+0xc4>)
 800d382:	69fb      	ldr	r3, [r7, #28]
 800d384:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d388:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800d38a:	69bb      	ldr	r3, [r7, #24]
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d00f      	beq.n	800d3b0 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800d390:	69b8      	ldr	r0, [r7, #24]
 800d392:	f7fe f93d 	bl	800b610 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800d396:	69bb      	ldr	r3, [r7, #24]
 800d398:	691b      	ldr	r3, [r3, #16]
 800d39a:	4618      	mov	r0, r3
 800d39c:	f000 fef5 	bl	800e18a <ff_del_syncobj>
 800d3a0:	4603      	mov	r3, r0
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d101      	bne.n	800d3aa <f_mount+0x52>
 800d3a6:	2302      	movs	r3, #2
 800d3a8:	e033      	b.n	800d412 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800d3aa:	69bb      	ldr	r3, [r7, #24]
 800d3ac:	2200      	movs	r2, #0
 800d3ae:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800d3b0:	68fb      	ldr	r3, [r7, #12]
 800d3b2:	2b00      	cmp	r3, #0
 800d3b4:	d00f      	beq.n	800d3d6 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800d3b6:	68fb      	ldr	r3, [r7, #12]
 800d3b8:	2200      	movs	r2, #0
 800d3ba:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800d3bc:	69fb      	ldr	r3, [r7, #28]
 800d3be:	b2da      	uxtb	r2, r3
 800d3c0:	68fb      	ldr	r3, [r7, #12]
 800d3c2:	3310      	adds	r3, #16
 800d3c4:	4619      	mov	r1, r3
 800d3c6:	4610      	mov	r0, r2
 800d3c8:	f000 fec4 	bl	800e154 <ff_cre_syncobj>
 800d3cc:	4603      	mov	r3, r0
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d101      	bne.n	800d3d6 <f_mount+0x7e>
 800d3d2:	2302      	movs	r3, #2
 800d3d4:	e01d      	b.n	800d412 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800d3d6:	68fa      	ldr	r2, [r7, #12]
 800d3d8:	4910      	ldr	r1, [pc, #64]	@ (800d41c <f_mount+0xc4>)
 800d3da:	69fb      	ldr	r3, [r7, #28]
 800d3dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800d3e0:	68fb      	ldr	r3, [r7, #12]
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	d002      	beq.n	800d3ec <f_mount+0x94>
 800d3e6:	79fb      	ldrb	r3, [r7, #7]
 800d3e8:	2b01      	cmp	r3, #1
 800d3ea:	d001      	beq.n	800d3f0 <f_mount+0x98>
 800d3ec:	2300      	movs	r3, #0
 800d3ee:	e010      	b.n	800d412 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800d3f0:	f107 010c 	add.w	r1, r7, #12
 800d3f4:	f107 0308 	add.w	r3, r7, #8
 800d3f8:	2200      	movs	r2, #0
 800d3fa:	4618      	mov	r0, r3
 800d3fc:	f7ff fd10 	bl	800ce20 <find_volume>
 800d400:	4603      	mov	r3, r0
 800d402:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800d404:	68fb      	ldr	r3, [r7, #12]
 800d406:	7dfa      	ldrb	r2, [r7, #23]
 800d408:	4611      	mov	r1, r2
 800d40a:	4618      	mov	r0, r3
 800d40c:	f7fd ff9d 	bl	800b34a <unlock_fs>
 800d410:	7dfb      	ldrb	r3, [r7, #23]
}
 800d412:	4618      	mov	r0, r3
 800d414:	3720      	adds	r7, #32
 800d416:	46bd      	mov	sp, r7
 800d418:	bd80      	pop	{r7, pc}
 800d41a:	bf00      	nop
 800d41c:	20004a90 	.word	0x20004a90

0800d420 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800d420:	b580      	push	{r7, lr}
 800d422:	b09a      	sub	sp, #104	@ 0x68
 800d424:	af00      	add	r7, sp, #0
 800d426:	60f8      	str	r0, [r7, #12]
 800d428:	60b9      	str	r1, [r7, #8]
 800d42a:	4613      	mov	r3, r2
 800d42c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800d42e:	68fb      	ldr	r3, [r7, #12]
 800d430:	2b00      	cmp	r3, #0
 800d432:	d101      	bne.n	800d438 <f_open+0x18>
 800d434:	2309      	movs	r3, #9
 800d436:	e1c5      	b.n	800d7c4 <f_open+0x3a4>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800d438:	79fb      	ldrb	r3, [r7, #7]
 800d43a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d43e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800d440:	79fa      	ldrb	r2, [r7, #7]
 800d442:	f107 0110 	add.w	r1, r7, #16
 800d446:	f107 0308 	add.w	r3, r7, #8
 800d44a:	4618      	mov	r0, r3
 800d44c:	f7ff fce8 	bl	800ce20 <find_volume>
 800d450:	4603      	mov	r3, r0
 800d452:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 800d456:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	f040 81a2 	bne.w	800d7a4 <f_open+0x384>
		dj.obj.fs = fs;
 800d460:	693b      	ldr	r3, [r7, #16]
 800d462:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
 800d464:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800d468:	f000 febb 	bl	800e1e2 <ff_memalloc>
 800d46c:	65b8      	str	r0, [r7, #88]	@ 0x58
 800d46e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d470:	2b00      	cmp	r3, #0
 800d472:	d106      	bne.n	800d482 <f_open+0x62>
 800d474:	693b      	ldr	r3, [r7, #16]
 800d476:	2111      	movs	r1, #17
 800d478:	4618      	mov	r0, r3
 800d47a:	f7fd ff66 	bl	800b34a <unlock_fs>
 800d47e:	2311      	movs	r3, #17
 800d480:	e1a0      	b.n	800d7c4 <f_open+0x3a4>
 800d482:	693b      	ldr	r3, [r7, #16]
 800d484:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d486:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);	/* Follow the file path */
 800d488:	68ba      	ldr	r2, [r7, #8]
 800d48a:	f107 0314 	add.w	r3, r7, #20
 800d48e:	4611      	mov	r1, r2
 800d490:	4618      	mov	r0, r3
 800d492:	f7ff fbb9 	bl	800cc08 <follow_path>
 800d496:	4603      	mov	r3, r0
 800d498:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800d49c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d118      	bne.n	800d4d6 <f_open+0xb6>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800d4a4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800d4a8:	b25b      	sxtb	r3, r3
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	da03      	bge.n	800d4b6 <f_open+0x96>
				res = FR_INVALID_NAME;
 800d4ae:	2306      	movs	r3, #6
 800d4b0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800d4b4:	e00f      	b.n	800d4d6 <f_open+0xb6>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d4b6:	79fb      	ldrb	r3, [r7, #7]
 800d4b8:	2b01      	cmp	r3, #1
 800d4ba:	bf8c      	ite	hi
 800d4bc:	2301      	movhi	r3, #1
 800d4be:	2300      	movls	r3, #0
 800d4c0:	b2db      	uxtb	r3, r3
 800d4c2:	461a      	mov	r2, r3
 800d4c4:	f107 0314 	add.w	r3, r7, #20
 800d4c8:	4611      	mov	r1, r2
 800d4ca:	4618      	mov	r0, r3
 800d4cc:	f7fd ff58 	bl	800b380 <chk_lock>
 800d4d0:	4603      	mov	r3, r0
 800d4d2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800d4d6:	79fb      	ldrb	r3, [r7, #7]
 800d4d8:	f003 031c 	and.w	r3, r3, #28
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d07f      	beq.n	800d5e0 <f_open+0x1c0>
			if (res != FR_OK) {					/* No file, create new */
 800d4e0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800d4e4:	2b00      	cmp	r3, #0
 800d4e6:	d017      	beq.n	800d518 <f_open+0xf8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800d4e8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800d4ec:	2b04      	cmp	r3, #4
 800d4ee:	d10e      	bne.n	800d50e <f_open+0xee>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800d4f0:	f7fd ffa2 	bl	800b438 <enq_lock>
 800d4f4:	4603      	mov	r3, r0
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d006      	beq.n	800d508 <f_open+0xe8>
 800d4fa:	f107 0314 	add.w	r3, r7, #20
 800d4fe:	4618      	mov	r0, r3
 800d500:	f7ff f890 	bl	800c624 <dir_register>
 800d504:	4603      	mov	r3, r0
 800d506:	e000      	b.n	800d50a <f_open+0xea>
 800d508:	2312      	movs	r3, #18
 800d50a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800d50e:	79fb      	ldrb	r3, [r7, #7]
 800d510:	f043 0308 	orr.w	r3, r3, #8
 800d514:	71fb      	strb	r3, [r7, #7]
 800d516:	e010      	b.n	800d53a <f_open+0x11a>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800d518:	7ebb      	ldrb	r3, [r7, #26]
 800d51a:	f003 0311 	and.w	r3, r3, #17
 800d51e:	2b00      	cmp	r3, #0
 800d520:	d003      	beq.n	800d52a <f_open+0x10a>
					res = FR_DENIED;
 800d522:	2307      	movs	r3, #7
 800d524:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800d528:	e007      	b.n	800d53a <f_open+0x11a>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800d52a:	79fb      	ldrb	r3, [r7, #7]
 800d52c:	f003 0304 	and.w	r3, r3, #4
 800d530:	2b00      	cmp	r3, #0
 800d532:	d002      	beq.n	800d53a <f_open+0x11a>
 800d534:	2308      	movs	r3, #8
 800d536:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800d53a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800d53e:	2b00      	cmp	r3, #0
 800d540:	d168      	bne.n	800d614 <f_open+0x1f4>
 800d542:	79fb      	ldrb	r3, [r7, #7]
 800d544:	f003 0308 	and.w	r3, r3, #8
 800d548:	2b00      	cmp	r3, #0
 800d54a:	d063      	beq.n	800d614 <f_open+0x1f4>
				dw = GET_FATTIME();
 800d54c:	f7fd faee 	bl	800ab2c <get_fattime>
 800d550:	6578      	str	r0, [r7, #84]	@ 0x54
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800d552:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d554:	330e      	adds	r3, #14
 800d556:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d558:	4618      	mov	r0, r3
 800d55a:	f7fd fe36 	bl	800b1ca <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800d55e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d560:	3316      	adds	r3, #22
 800d562:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d564:	4618      	mov	r0, r3
 800d566:	f7fd fe30 	bl	800b1ca <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800d56a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d56c:	330b      	adds	r3, #11
 800d56e:	2220      	movs	r2, #32
 800d570:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800d572:	693b      	ldr	r3, [r7, #16]
 800d574:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d576:	4611      	mov	r1, r2
 800d578:	4618      	mov	r0, r3
 800d57a:	f7fe fdb5 	bl	800c0e8 <ld_clust>
 800d57e:	6538      	str	r0, [r7, #80]	@ 0x50
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800d580:	693b      	ldr	r3, [r7, #16]
 800d582:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800d584:	2200      	movs	r2, #0
 800d586:	4618      	mov	r0, r3
 800d588:	f7fe fdcd 	bl	800c126 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800d58c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d58e:	331c      	adds	r3, #28
 800d590:	2100      	movs	r1, #0
 800d592:	4618      	mov	r0, r3
 800d594:	f7fd fe19 	bl	800b1ca <st_dword>
					fs->wflag = 1;
 800d598:	693b      	ldr	r3, [r7, #16]
 800d59a:	2201      	movs	r2, #1
 800d59c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800d59e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d037      	beq.n	800d614 <f_open+0x1f4>
						dw = fs->winsect;
 800d5a4:	693b      	ldr	r3, [r7, #16]
 800d5a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d5a8:	657b      	str	r3, [r7, #84]	@ 0x54
						res = remove_chain(&dj.obj, cl, 0);
 800d5aa:	f107 0314 	add.w	r3, r7, #20
 800d5ae:	2200      	movs	r2, #0
 800d5b0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d5b2:	4618      	mov	r0, r3
 800d5b4:	f7fe fae0 	bl	800bb78 <remove_chain>
 800d5b8:	4603      	mov	r3, r0
 800d5ba:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 800d5be:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	d126      	bne.n	800d614 <f_open+0x1f4>
							res = move_window(fs, dw);
 800d5c6:	693b      	ldr	r3, [r7, #16]
 800d5c8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d5ca:	4618      	mov	r0, r3
 800d5cc:	f7fe f888 	bl	800b6e0 <move_window>
 800d5d0:	4603      	mov	r3, r0
 800d5d2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800d5d6:	693b      	ldr	r3, [r7, #16]
 800d5d8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d5da:	3a01      	subs	r2, #1
 800d5dc:	615a      	str	r2, [r3, #20]
 800d5de:	e019      	b.n	800d614 <f_open+0x1f4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800d5e0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d115      	bne.n	800d614 <f_open+0x1f4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800d5e8:	7ebb      	ldrb	r3, [r7, #26]
 800d5ea:	f003 0310 	and.w	r3, r3, #16
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	d003      	beq.n	800d5fa <f_open+0x1da>
					res = FR_NO_FILE;
 800d5f2:	2304      	movs	r3, #4
 800d5f4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800d5f8:	e00c      	b.n	800d614 <f_open+0x1f4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800d5fa:	79fb      	ldrb	r3, [r7, #7]
 800d5fc:	f003 0302 	and.w	r3, r3, #2
 800d600:	2b00      	cmp	r3, #0
 800d602:	d007      	beq.n	800d614 <f_open+0x1f4>
 800d604:	7ebb      	ldrb	r3, [r7, #26]
 800d606:	f003 0301 	and.w	r3, r3, #1
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	d002      	beq.n	800d614 <f_open+0x1f4>
						res = FR_DENIED;
 800d60e:	2307      	movs	r3, #7
 800d610:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800d614:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800d618:	2b00      	cmp	r3, #0
 800d61a:	d126      	bne.n	800d66a <f_open+0x24a>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800d61c:	79fb      	ldrb	r3, [r7, #7]
 800d61e:	f003 0308 	and.w	r3, r3, #8
 800d622:	2b00      	cmp	r3, #0
 800d624:	d003      	beq.n	800d62e <f_open+0x20e>
				mode |= FA_MODIFIED;
 800d626:	79fb      	ldrb	r3, [r7, #7]
 800d628:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d62c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800d62e:	693b      	ldr	r3, [r7, #16]
 800d630:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800d636:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d638:	68fb      	ldr	r3, [r7, #12]
 800d63a:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d63c:	79fb      	ldrb	r3, [r7, #7]
 800d63e:	2b01      	cmp	r3, #1
 800d640:	bf8c      	ite	hi
 800d642:	2301      	movhi	r3, #1
 800d644:	2300      	movls	r3, #0
 800d646:	b2db      	uxtb	r3, r3
 800d648:	461a      	mov	r2, r3
 800d64a:	f107 0314 	add.w	r3, r7, #20
 800d64e:	4611      	mov	r1, r2
 800d650:	4618      	mov	r0, r3
 800d652:	f7fd ff13 	bl	800b47c <inc_lock>
 800d656:	4602      	mov	r2, r0
 800d658:	68fb      	ldr	r3, [r7, #12]
 800d65a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800d65c:	68fb      	ldr	r3, [r7, #12]
 800d65e:	691b      	ldr	r3, [r3, #16]
 800d660:	2b00      	cmp	r3, #0
 800d662:	d102      	bne.n	800d66a <f_open+0x24a>
 800d664:	2302      	movs	r3, #2
 800d666:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800d66a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800d66e:	2b00      	cmp	r3, #0
 800d670:	f040 8095 	bne.w	800d79e <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800d674:	693b      	ldr	r3, [r7, #16]
 800d676:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d678:	4611      	mov	r1, r2
 800d67a:	4618      	mov	r0, r3
 800d67c:	f7fe fd34 	bl	800c0e8 <ld_clust>
 800d680:	4602      	mov	r2, r0
 800d682:	68fb      	ldr	r3, [r7, #12]
 800d684:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800d686:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d688:	331c      	adds	r3, #28
 800d68a:	4618      	mov	r0, r3
 800d68c:	f7fd fd5f 	bl	800b14e <ld_dword>
 800d690:	4602      	mov	r2, r0
 800d692:	68fb      	ldr	r3, [r7, #12]
 800d694:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800d696:	68fb      	ldr	r3, [r7, #12]
 800d698:	2200      	movs	r2, #0
 800d69a:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800d69c:	693a      	ldr	r2, [r7, #16]
 800d69e:	68fb      	ldr	r3, [r7, #12]
 800d6a0:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800d6a2:	693b      	ldr	r3, [r7, #16]
 800d6a4:	88da      	ldrh	r2, [r3, #6]
 800d6a6:	68fb      	ldr	r3, [r7, #12]
 800d6a8:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800d6aa:	68fb      	ldr	r3, [r7, #12]
 800d6ac:	79fa      	ldrb	r2, [r7, #7]
 800d6ae:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	2200      	movs	r2, #0
 800d6b4:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	2200      	movs	r2, #0
 800d6ba:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	2200      	movs	r2, #0
 800d6c0:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800d6c2:	68fb      	ldr	r3, [r7, #12]
 800d6c4:	3330      	adds	r3, #48	@ 0x30
 800d6c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d6ca:	2100      	movs	r1, #0
 800d6cc:	4618      	mov	r0, r3
 800d6ce:	f7fd fdc9 	bl	800b264 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800d6d2:	79fb      	ldrb	r3, [r7, #7]
 800d6d4:	f003 0320 	and.w	r3, r3, #32
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	d060      	beq.n	800d79e <f_open+0x37e>
 800d6dc:	68fb      	ldr	r3, [r7, #12]
 800d6de:	68db      	ldr	r3, [r3, #12]
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	d05c      	beq.n	800d79e <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800d6e4:	68fb      	ldr	r3, [r7, #12]
 800d6e6:	68da      	ldr	r2, [r3, #12]
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800d6ec:	693b      	ldr	r3, [r7, #16]
 800d6ee:	895b      	ldrh	r3, [r3, #10]
 800d6f0:	025b      	lsls	r3, r3, #9
 800d6f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	689b      	ldr	r3, [r3, #8]
 800d6f8:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d6fa:	68fb      	ldr	r3, [r7, #12]
 800d6fc:	68db      	ldr	r3, [r3, #12]
 800d6fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d700:	e016      	b.n	800d730 <f_open+0x310>
					clst = get_fat(&fp->obj, clst);
 800d702:	68fb      	ldr	r3, [r7, #12]
 800d704:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800d706:	4618      	mov	r0, r3
 800d708:	f7fe f8a5 	bl	800b856 <get_fat>
 800d70c:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800d70e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d710:	2b01      	cmp	r3, #1
 800d712:	d802      	bhi.n	800d71a <f_open+0x2fa>
 800d714:	2302      	movs	r3, #2
 800d716:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800d71a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d71c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d720:	d102      	bne.n	800d728 <f_open+0x308>
 800d722:	2301      	movs	r3, #1
 800d724:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d728:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800d72a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d72c:	1ad3      	subs	r3, r2, r3
 800d72e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d730:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800d734:	2b00      	cmp	r3, #0
 800d736:	d103      	bne.n	800d740 <f_open+0x320>
 800d738:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800d73a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d73c:	429a      	cmp	r2, r3
 800d73e:	d8e0      	bhi.n	800d702 <f_open+0x2e2>
				}
				fp->clust = clst;
 800d740:	68fb      	ldr	r3, [r7, #12]
 800d742:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d744:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800d746:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d127      	bne.n	800d79e <f_open+0x37e>
 800d74e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d750:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d754:	2b00      	cmp	r3, #0
 800d756:	d022      	beq.n	800d79e <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800d758:	693b      	ldr	r3, [r7, #16]
 800d75a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800d75c:	4618      	mov	r0, r3
 800d75e:	f7fe f85b 	bl	800b818 <clust2sect>
 800d762:	64b8      	str	r0, [r7, #72]	@ 0x48
 800d764:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d766:	2b00      	cmp	r3, #0
 800d768:	d103      	bne.n	800d772 <f_open+0x352>
						res = FR_INT_ERR;
 800d76a:	2302      	movs	r3, #2
 800d76c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800d770:	e015      	b.n	800d79e <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800d772:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d774:	0a5a      	lsrs	r2, r3, #9
 800d776:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d778:	441a      	add	r2, r3
 800d77a:	68fb      	ldr	r3, [r7, #12]
 800d77c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800d77e:	693b      	ldr	r3, [r7, #16]
 800d780:	7858      	ldrb	r0, [r3, #1]
 800d782:	68fb      	ldr	r3, [r7, #12]
 800d784:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	6a1a      	ldr	r2, [r3, #32]
 800d78c:	2301      	movs	r3, #1
 800d78e:	f7fd fc67 	bl	800b060 <disk_read>
 800d792:	4603      	mov	r3, r0
 800d794:	2b00      	cmp	r3, #0
 800d796:	d002      	beq.n	800d79e <f_open+0x37e>
 800d798:	2301      	movs	r3, #1
 800d79a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
#endif
		}

		FREE_NAMBUF();
 800d79e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800d7a0:	f000 fd2b 	bl	800e1fa <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800d7a4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d002      	beq.n	800d7b2 <f_open+0x392>
 800d7ac:	68fb      	ldr	r3, [r7, #12]
 800d7ae:	2200      	movs	r2, #0
 800d7b0:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800d7b2:	693b      	ldr	r3, [r7, #16]
 800d7b4:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800d7b8:	4611      	mov	r1, r2
 800d7ba:	4618      	mov	r0, r3
 800d7bc:	f7fd fdc5 	bl	800b34a <unlock_fs>
 800d7c0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800d7c4:	4618      	mov	r0, r3
 800d7c6:	3768      	adds	r7, #104	@ 0x68
 800d7c8:	46bd      	mov	sp, r7
 800d7ca:	bd80      	pop	{r7, pc}

0800d7cc <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800d7cc:	b580      	push	{r7, lr}
 800d7ce:	b08c      	sub	sp, #48	@ 0x30
 800d7d0:	af00      	add	r7, sp, #0
 800d7d2:	60f8      	str	r0, [r7, #12]
 800d7d4:	60b9      	str	r1, [r7, #8]
 800d7d6:	607a      	str	r2, [r7, #4]
 800d7d8:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800d7da:	68bb      	ldr	r3, [r7, #8]
 800d7dc:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800d7de:	683b      	ldr	r3, [r7, #0]
 800d7e0:	2200      	movs	r2, #0
 800d7e2:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	f107 0210 	add.w	r2, r7, #16
 800d7ea:	4611      	mov	r1, r2
 800d7ec:	4618      	mov	r0, r3
 800d7ee:	f7ff fd6b 	bl	800d2c8 <validate>
 800d7f2:	4603      	mov	r3, r0
 800d7f4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800d7f8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d107      	bne.n	800d810 <f_write+0x44>
 800d800:	68fb      	ldr	r3, [r7, #12]
 800d802:	7d5b      	ldrb	r3, [r3, #21]
 800d804:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800d808:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	d009      	beq.n	800d824 <f_write+0x58>
 800d810:	693b      	ldr	r3, [r7, #16]
 800d812:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800d816:	4611      	mov	r1, r2
 800d818:	4618      	mov	r0, r3
 800d81a:	f7fd fd96 	bl	800b34a <unlock_fs>
 800d81e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800d822:	e173      	b.n	800db0c <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	7d1b      	ldrb	r3, [r3, #20]
 800d828:	f003 0302 	and.w	r3, r3, #2
 800d82c:	2b00      	cmp	r3, #0
 800d82e:	d106      	bne.n	800d83e <f_write+0x72>
 800d830:	693b      	ldr	r3, [r7, #16]
 800d832:	2107      	movs	r1, #7
 800d834:	4618      	mov	r0, r3
 800d836:	f7fd fd88 	bl	800b34a <unlock_fs>
 800d83a:	2307      	movs	r3, #7
 800d83c:	e166      	b.n	800db0c <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800d83e:	68fb      	ldr	r3, [r7, #12]
 800d840:	699a      	ldr	r2, [r3, #24]
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	441a      	add	r2, r3
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	699b      	ldr	r3, [r3, #24]
 800d84a:	429a      	cmp	r2, r3
 800d84c:	f080 814b 	bcs.w	800dae6 <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	699b      	ldr	r3, [r3, #24]
 800d854:	43db      	mvns	r3, r3
 800d856:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800d858:	e145      	b.n	800dae6 <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800d85a:	68fb      	ldr	r3, [r7, #12]
 800d85c:	699b      	ldr	r3, [r3, #24]
 800d85e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d862:	2b00      	cmp	r3, #0
 800d864:	f040 8101 	bne.w	800da6a <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800d868:	68fb      	ldr	r3, [r7, #12]
 800d86a:	699b      	ldr	r3, [r3, #24]
 800d86c:	0a5b      	lsrs	r3, r3, #9
 800d86e:	693a      	ldr	r2, [r7, #16]
 800d870:	8952      	ldrh	r2, [r2, #10]
 800d872:	3a01      	subs	r2, #1
 800d874:	4013      	ands	r3, r2
 800d876:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800d878:	69bb      	ldr	r3, [r7, #24]
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	d14d      	bne.n	800d91a <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800d87e:	68fb      	ldr	r3, [r7, #12]
 800d880:	699b      	ldr	r3, [r3, #24]
 800d882:	2b00      	cmp	r3, #0
 800d884:	d10c      	bne.n	800d8a0 <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	689b      	ldr	r3, [r3, #8]
 800d88a:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800d88c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d11a      	bne.n	800d8c8 <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	2100      	movs	r1, #0
 800d896:	4618      	mov	r0, r3
 800d898:	f7fe f9d3 	bl	800bc42 <create_chain>
 800d89c:	62b8      	str	r0, [r7, #40]	@ 0x28
 800d89e:	e013      	b.n	800d8c8 <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800d8a0:	68fb      	ldr	r3, [r7, #12]
 800d8a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d007      	beq.n	800d8b8 <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800d8a8:	68fb      	ldr	r3, [r7, #12]
 800d8aa:	699b      	ldr	r3, [r3, #24]
 800d8ac:	4619      	mov	r1, r3
 800d8ae:	68f8      	ldr	r0, [r7, #12]
 800d8b0:	f7fe fa5f 	bl	800bd72 <clmt_clust>
 800d8b4:	62b8      	str	r0, [r7, #40]	@ 0x28
 800d8b6:	e007      	b.n	800d8c8 <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800d8b8:	68fa      	ldr	r2, [r7, #12]
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	69db      	ldr	r3, [r3, #28]
 800d8be:	4619      	mov	r1, r3
 800d8c0:	4610      	mov	r0, r2
 800d8c2:	f7fe f9be 	bl	800bc42 <create_chain>
 800d8c6:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800d8c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	f000 8110 	beq.w	800daf0 <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800d8d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8d2:	2b01      	cmp	r3, #1
 800d8d4:	d109      	bne.n	800d8ea <f_write+0x11e>
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	2202      	movs	r2, #2
 800d8da:	755a      	strb	r2, [r3, #21]
 800d8dc:	693b      	ldr	r3, [r7, #16]
 800d8de:	2102      	movs	r1, #2
 800d8e0:	4618      	mov	r0, r3
 800d8e2:	f7fd fd32 	bl	800b34a <unlock_fs>
 800d8e6:	2302      	movs	r3, #2
 800d8e8:	e110      	b.n	800db0c <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d8ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8f0:	d109      	bne.n	800d906 <f_write+0x13a>
 800d8f2:	68fb      	ldr	r3, [r7, #12]
 800d8f4:	2201      	movs	r2, #1
 800d8f6:	755a      	strb	r2, [r3, #21]
 800d8f8:	693b      	ldr	r3, [r7, #16]
 800d8fa:	2101      	movs	r1, #1
 800d8fc:	4618      	mov	r0, r3
 800d8fe:	f7fd fd24 	bl	800b34a <unlock_fs>
 800d902:	2301      	movs	r3, #1
 800d904:	e102      	b.n	800db0c <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 800d906:	68fb      	ldr	r3, [r7, #12]
 800d908:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d90a:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800d90c:	68fb      	ldr	r3, [r7, #12]
 800d90e:	689b      	ldr	r3, [r3, #8]
 800d910:	2b00      	cmp	r3, #0
 800d912:	d102      	bne.n	800d91a <f_write+0x14e>
 800d914:	68fb      	ldr	r3, [r7, #12]
 800d916:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d918:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800d91a:	68fb      	ldr	r3, [r7, #12]
 800d91c:	7d1b      	ldrb	r3, [r3, #20]
 800d91e:	b25b      	sxtb	r3, r3
 800d920:	2b00      	cmp	r3, #0
 800d922:	da1d      	bge.n	800d960 <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d924:	693b      	ldr	r3, [r7, #16]
 800d926:	7858      	ldrb	r0, [r3, #1]
 800d928:	68fb      	ldr	r3, [r7, #12]
 800d92a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d92e:	68fb      	ldr	r3, [r7, #12]
 800d930:	6a1a      	ldr	r2, [r3, #32]
 800d932:	2301      	movs	r3, #1
 800d934:	f7fd fbb4 	bl	800b0a0 <disk_write>
 800d938:	4603      	mov	r3, r0
 800d93a:	2b00      	cmp	r3, #0
 800d93c:	d009      	beq.n	800d952 <f_write+0x186>
 800d93e:	68fb      	ldr	r3, [r7, #12]
 800d940:	2201      	movs	r2, #1
 800d942:	755a      	strb	r2, [r3, #21]
 800d944:	693b      	ldr	r3, [r7, #16]
 800d946:	2101      	movs	r1, #1
 800d948:	4618      	mov	r0, r3
 800d94a:	f7fd fcfe 	bl	800b34a <unlock_fs>
 800d94e:	2301      	movs	r3, #1
 800d950:	e0dc      	b.n	800db0c <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d952:	68fb      	ldr	r3, [r7, #12]
 800d954:	7d1b      	ldrb	r3, [r3, #20]
 800d956:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d95a:	b2da      	uxtb	r2, r3
 800d95c:	68fb      	ldr	r3, [r7, #12]
 800d95e:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800d960:	693a      	ldr	r2, [r7, #16]
 800d962:	68fb      	ldr	r3, [r7, #12]
 800d964:	69db      	ldr	r3, [r3, #28]
 800d966:	4619      	mov	r1, r3
 800d968:	4610      	mov	r0, r2
 800d96a:	f7fd ff55 	bl	800b818 <clust2sect>
 800d96e:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800d970:	697b      	ldr	r3, [r7, #20]
 800d972:	2b00      	cmp	r3, #0
 800d974:	d109      	bne.n	800d98a <f_write+0x1be>
 800d976:	68fb      	ldr	r3, [r7, #12]
 800d978:	2202      	movs	r2, #2
 800d97a:	755a      	strb	r2, [r3, #21]
 800d97c:	693b      	ldr	r3, [r7, #16]
 800d97e:	2102      	movs	r1, #2
 800d980:	4618      	mov	r0, r3
 800d982:	f7fd fce2 	bl	800b34a <unlock_fs>
 800d986:	2302      	movs	r3, #2
 800d988:	e0c0      	b.n	800db0c <f_write+0x340>
			sect += csect;
 800d98a:	697a      	ldr	r2, [r7, #20]
 800d98c:	69bb      	ldr	r3, [r7, #24]
 800d98e:	4413      	add	r3, r2
 800d990:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	0a5b      	lsrs	r3, r3, #9
 800d996:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800d998:	6a3b      	ldr	r3, [r7, #32]
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d041      	beq.n	800da22 <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800d99e:	69ba      	ldr	r2, [r7, #24]
 800d9a0:	6a3b      	ldr	r3, [r7, #32]
 800d9a2:	4413      	add	r3, r2
 800d9a4:	693a      	ldr	r2, [r7, #16]
 800d9a6:	8952      	ldrh	r2, [r2, #10]
 800d9a8:	4293      	cmp	r3, r2
 800d9aa:	d905      	bls.n	800d9b8 <f_write+0x1ec>
					cc = fs->csize - csect;
 800d9ac:	693b      	ldr	r3, [r7, #16]
 800d9ae:	895b      	ldrh	r3, [r3, #10]
 800d9b0:	461a      	mov	r2, r3
 800d9b2:	69bb      	ldr	r3, [r7, #24]
 800d9b4:	1ad3      	subs	r3, r2, r3
 800d9b6:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d9b8:	693b      	ldr	r3, [r7, #16]
 800d9ba:	7858      	ldrb	r0, [r3, #1]
 800d9bc:	6a3b      	ldr	r3, [r7, #32]
 800d9be:	697a      	ldr	r2, [r7, #20]
 800d9c0:	69f9      	ldr	r1, [r7, #28]
 800d9c2:	f7fd fb6d 	bl	800b0a0 <disk_write>
 800d9c6:	4603      	mov	r3, r0
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	d009      	beq.n	800d9e0 <f_write+0x214>
 800d9cc:	68fb      	ldr	r3, [r7, #12]
 800d9ce:	2201      	movs	r2, #1
 800d9d0:	755a      	strb	r2, [r3, #21]
 800d9d2:	693b      	ldr	r3, [r7, #16]
 800d9d4:	2101      	movs	r1, #1
 800d9d6:	4618      	mov	r0, r3
 800d9d8:	f7fd fcb7 	bl	800b34a <unlock_fs>
 800d9dc:	2301      	movs	r3, #1
 800d9de:	e095      	b.n	800db0c <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800d9e0:	68fb      	ldr	r3, [r7, #12]
 800d9e2:	6a1a      	ldr	r2, [r3, #32]
 800d9e4:	697b      	ldr	r3, [r7, #20]
 800d9e6:	1ad3      	subs	r3, r2, r3
 800d9e8:	6a3a      	ldr	r2, [r7, #32]
 800d9ea:	429a      	cmp	r2, r3
 800d9ec:	d915      	bls.n	800da1a <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800d9f4:	68fb      	ldr	r3, [r7, #12]
 800d9f6:	6a1a      	ldr	r2, [r3, #32]
 800d9f8:	697b      	ldr	r3, [r7, #20]
 800d9fa:	1ad3      	subs	r3, r2, r3
 800d9fc:	025b      	lsls	r3, r3, #9
 800d9fe:	69fa      	ldr	r2, [r7, #28]
 800da00:	4413      	add	r3, r2
 800da02:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800da06:	4619      	mov	r1, r3
 800da08:	f7fd fc0b 	bl	800b222 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800da0c:	68fb      	ldr	r3, [r7, #12]
 800da0e:	7d1b      	ldrb	r3, [r3, #20]
 800da10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800da14:	b2da      	uxtb	r2, r3
 800da16:	68fb      	ldr	r3, [r7, #12]
 800da18:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800da1a:	6a3b      	ldr	r3, [r7, #32]
 800da1c:	025b      	lsls	r3, r3, #9
 800da1e:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800da20:	e044      	b.n	800daac <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	6a1b      	ldr	r3, [r3, #32]
 800da26:	697a      	ldr	r2, [r7, #20]
 800da28:	429a      	cmp	r2, r3
 800da2a:	d01b      	beq.n	800da64 <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 800da2c:	68fb      	ldr	r3, [r7, #12]
 800da2e:	699a      	ldr	r2, [r3, #24]
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800da34:	429a      	cmp	r2, r3
 800da36:	d215      	bcs.n	800da64 <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800da38:	693b      	ldr	r3, [r7, #16]
 800da3a:	7858      	ldrb	r0, [r3, #1]
 800da3c:	68fb      	ldr	r3, [r7, #12]
 800da3e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800da42:	2301      	movs	r3, #1
 800da44:	697a      	ldr	r2, [r7, #20]
 800da46:	f7fd fb0b 	bl	800b060 <disk_read>
 800da4a:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	d009      	beq.n	800da64 <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 800da50:	68fb      	ldr	r3, [r7, #12]
 800da52:	2201      	movs	r2, #1
 800da54:	755a      	strb	r2, [r3, #21]
 800da56:	693b      	ldr	r3, [r7, #16]
 800da58:	2101      	movs	r1, #1
 800da5a:	4618      	mov	r0, r3
 800da5c:	f7fd fc75 	bl	800b34a <unlock_fs>
 800da60:	2301      	movs	r3, #1
 800da62:	e053      	b.n	800db0c <f_write+0x340>
			}
#endif
			fp->sect = sect;
 800da64:	68fb      	ldr	r3, [r7, #12]
 800da66:	697a      	ldr	r2, [r7, #20]
 800da68:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800da6a:	68fb      	ldr	r3, [r7, #12]
 800da6c:	699b      	ldr	r3, [r3, #24]
 800da6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da72:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800da76:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800da78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	429a      	cmp	r2, r3
 800da7e:	d901      	bls.n	800da84 <f_write+0x2b8>
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800da84:	68fb      	ldr	r3, [r7, #12]
 800da86:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800da8a:	68fb      	ldr	r3, [r7, #12]
 800da8c:	699b      	ldr	r3, [r3, #24]
 800da8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da92:	4413      	add	r3, r2
 800da94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800da96:	69f9      	ldr	r1, [r7, #28]
 800da98:	4618      	mov	r0, r3
 800da9a:	f7fd fbc2 	bl	800b222 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800da9e:	68fb      	ldr	r3, [r7, #12]
 800daa0:	7d1b      	ldrb	r3, [r3, #20]
 800daa2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800daa6:	b2da      	uxtb	r2, r3
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800daac:	69fa      	ldr	r2, [r7, #28]
 800daae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dab0:	4413      	add	r3, r2
 800dab2:	61fb      	str	r3, [r7, #28]
 800dab4:	68fb      	ldr	r3, [r7, #12]
 800dab6:	699a      	ldr	r2, [r3, #24]
 800dab8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800daba:	441a      	add	r2, r3
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	619a      	str	r2, [r3, #24]
 800dac0:	68fb      	ldr	r3, [r7, #12]
 800dac2:	68da      	ldr	r2, [r3, #12]
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	699b      	ldr	r3, [r3, #24]
 800dac8:	429a      	cmp	r2, r3
 800daca:	bf38      	it	cc
 800dacc:	461a      	movcc	r2, r3
 800dace:	68fb      	ldr	r3, [r7, #12]
 800dad0:	60da      	str	r2, [r3, #12]
 800dad2:	683b      	ldr	r3, [r7, #0]
 800dad4:	681a      	ldr	r2, [r3, #0]
 800dad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dad8:	441a      	add	r2, r3
 800dada:	683b      	ldr	r3, [r7, #0]
 800dadc:	601a      	str	r2, [r3, #0]
 800dade:	687a      	ldr	r2, [r7, #4]
 800dae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dae2:	1ad3      	subs	r3, r2, r3
 800dae4:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	2b00      	cmp	r3, #0
 800daea:	f47f aeb6 	bne.w	800d85a <f_write+0x8e>
 800daee:	e000      	b.n	800daf2 <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800daf0:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800daf2:	68fb      	ldr	r3, [r7, #12]
 800daf4:	7d1b      	ldrb	r3, [r3, #20]
 800daf6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dafa:	b2da      	uxtb	r2, r3
 800dafc:	68fb      	ldr	r3, [r7, #12]
 800dafe:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800db00:	693b      	ldr	r3, [r7, #16]
 800db02:	2100      	movs	r1, #0
 800db04:	4618      	mov	r0, r3
 800db06:	f7fd fc20 	bl	800b34a <unlock_fs>
 800db0a:	2300      	movs	r3, #0
}
 800db0c:	4618      	mov	r0, r3
 800db0e:	3730      	adds	r7, #48	@ 0x30
 800db10:	46bd      	mov	sp, r7
 800db12:	bd80      	pop	{r7, pc}

0800db14 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800db14:	b580      	push	{r7, lr}
 800db16:	b086      	sub	sp, #24
 800db18:	af00      	add	r7, sp, #0
 800db1a:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800db1c:	687b      	ldr	r3, [r7, #4]
 800db1e:	f107 0208 	add.w	r2, r7, #8
 800db22:	4611      	mov	r1, r2
 800db24:	4618      	mov	r0, r3
 800db26:	f7ff fbcf 	bl	800d2c8 <validate>
 800db2a:	4603      	mov	r3, r0
 800db2c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800db2e:	7dfb      	ldrb	r3, [r7, #23]
 800db30:	2b00      	cmp	r3, #0
 800db32:	d16d      	bne.n	800dc10 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	7d1b      	ldrb	r3, [r3, #20]
 800db38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d067      	beq.n	800dc10 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	7d1b      	ldrb	r3, [r3, #20]
 800db44:	b25b      	sxtb	r3, r3
 800db46:	2b00      	cmp	r3, #0
 800db48:	da1a      	bge.n	800db80 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800db4a:	68bb      	ldr	r3, [r7, #8]
 800db4c:	7858      	ldrb	r0, [r3, #1]
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800db54:	687b      	ldr	r3, [r7, #4]
 800db56:	6a1a      	ldr	r2, [r3, #32]
 800db58:	2301      	movs	r3, #1
 800db5a:	f7fd faa1 	bl	800b0a0 <disk_write>
 800db5e:	4603      	mov	r3, r0
 800db60:	2b00      	cmp	r3, #0
 800db62:	d006      	beq.n	800db72 <f_sync+0x5e>
 800db64:	68bb      	ldr	r3, [r7, #8]
 800db66:	2101      	movs	r1, #1
 800db68:	4618      	mov	r0, r3
 800db6a:	f7fd fbee 	bl	800b34a <unlock_fs>
 800db6e:	2301      	movs	r3, #1
 800db70:	e055      	b.n	800dc1e <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	7d1b      	ldrb	r3, [r3, #20]
 800db76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800db7a:	b2da      	uxtb	r2, r3
 800db7c:	687b      	ldr	r3, [r7, #4]
 800db7e:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800db80:	f7fc ffd4 	bl	800ab2c <get_fattime>
 800db84:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800db86:	68ba      	ldr	r2, [r7, #8]
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db8c:	4619      	mov	r1, r3
 800db8e:	4610      	mov	r0, r2
 800db90:	f7fd fda6 	bl	800b6e0 <move_window>
 800db94:	4603      	mov	r3, r0
 800db96:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800db98:	7dfb      	ldrb	r3, [r7, #23]
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	d138      	bne.n	800dc10 <f_sync+0xfc>
					dir = fp->dir_ptr;
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dba2:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	330b      	adds	r3, #11
 800dba8:	781a      	ldrb	r2, [r3, #0]
 800dbaa:	68fb      	ldr	r3, [r7, #12]
 800dbac:	330b      	adds	r3, #11
 800dbae:	f042 0220 	orr.w	r2, r2, #32
 800dbb2:	b2d2      	uxtb	r2, r2
 800dbb4:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	6818      	ldr	r0, [r3, #0]
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	689b      	ldr	r3, [r3, #8]
 800dbbe:	461a      	mov	r2, r3
 800dbc0:	68f9      	ldr	r1, [r7, #12]
 800dbc2:	f7fe fab0 	bl	800c126 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	f103 021c 	add.w	r2, r3, #28
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	68db      	ldr	r3, [r3, #12]
 800dbd0:	4619      	mov	r1, r3
 800dbd2:	4610      	mov	r0, r2
 800dbd4:	f7fd faf9 	bl	800b1ca <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800dbd8:	68fb      	ldr	r3, [r7, #12]
 800dbda:	3316      	adds	r3, #22
 800dbdc:	6939      	ldr	r1, [r7, #16]
 800dbde:	4618      	mov	r0, r3
 800dbe0:	f7fd faf3 	bl	800b1ca <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800dbe4:	68fb      	ldr	r3, [r7, #12]
 800dbe6:	3312      	adds	r3, #18
 800dbe8:	2100      	movs	r1, #0
 800dbea:	4618      	mov	r0, r3
 800dbec:	f7fd fad2 	bl	800b194 <st_word>
					fs->wflag = 1;
 800dbf0:	68bb      	ldr	r3, [r7, #8]
 800dbf2:	2201      	movs	r2, #1
 800dbf4:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800dbf6:	68bb      	ldr	r3, [r7, #8]
 800dbf8:	4618      	mov	r0, r3
 800dbfa:	f7fd fd9f 	bl	800b73c <sync_fs>
 800dbfe:	4603      	mov	r3, r0
 800dc00:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	7d1b      	ldrb	r3, [r3, #20]
 800dc06:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800dc0a:	b2da      	uxtb	r2, r3
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800dc10:	68bb      	ldr	r3, [r7, #8]
 800dc12:	7dfa      	ldrb	r2, [r7, #23]
 800dc14:	4611      	mov	r1, r2
 800dc16:	4618      	mov	r0, r3
 800dc18:	f7fd fb97 	bl	800b34a <unlock_fs>
 800dc1c:	7dfb      	ldrb	r3, [r7, #23]
}
 800dc1e:	4618      	mov	r0, r3
 800dc20:	3718      	adds	r7, #24
 800dc22:	46bd      	mov	sp, r7
 800dc24:	bd80      	pop	{r7, pc}

0800dc26 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800dc26:	b580      	push	{r7, lr}
 800dc28:	b084      	sub	sp, #16
 800dc2a:	af00      	add	r7, sp, #0
 800dc2c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800dc2e:	6878      	ldr	r0, [r7, #4]
 800dc30:	f7ff ff70 	bl	800db14 <f_sync>
 800dc34:	4603      	mov	r3, r0
 800dc36:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800dc38:	7bfb      	ldrb	r3, [r7, #15]
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	d11d      	bne.n	800dc7a <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800dc3e:	687b      	ldr	r3, [r7, #4]
 800dc40:	f107 0208 	add.w	r2, r7, #8
 800dc44:	4611      	mov	r1, r2
 800dc46:	4618      	mov	r0, r3
 800dc48:	f7ff fb3e 	bl	800d2c8 <validate>
 800dc4c:	4603      	mov	r3, r0
 800dc4e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800dc50:	7bfb      	ldrb	r3, [r7, #15]
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	d111      	bne.n	800dc7a <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	691b      	ldr	r3, [r3, #16]
 800dc5a:	4618      	mov	r0, r3
 800dc5c:	f7fd fc9c 	bl	800b598 <dec_lock>
 800dc60:	4603      	mov	r3, r0
 800dc62:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800dc64:	7bfb      	ldrb	r3, [r7, #15]
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d102      	bne.n	800dc70 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	2200      	movs	r2, #0
 800dc6e:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 800dc70:	68bb      	ldr	r3, [r7, #8]
 800dc72:	2100      	movs	r1, #0
 800dc74:	4618      	mov	r0, r3
 800dc76:	f7fd fb68 	bl	800b34a <unlock_fs>
#endif
		}
	}
	return res;
 800dc7a:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc7c:	4618      	mov	r0, r3
 800dc7e:	3710      	adds	r7, #16
 800dc80:	46bd      	mov	sp, r7
 800dc82:	bd80      	pop	{r7, pc}

0800dc84 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 800dc84:	b580      	push	{r7, lr}
 800dc86:	b098      	sub	sp, #96	@ 0x60
 800dc88:	af00      	add	r7, sp, #0
 800dc8a:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 800dc8c:	f107 0108 	add.w	r1, r7, #8
 800dc90:	1d3b      	adds	r3, r7, #4
 800dc92:	2202      	movs	r2, #2
 800dc94:	4618      	mov	r0, r3
 800dc96:	f7ff f8c3 	bl	800ce20 <find_volume>
 800dc9a:	4603      	mov	r3, r0
 800dc9c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	dj.obj.fs = fs;
 800dca0:	68bb      	ldr	r3, [r7, #8]
 800dca2:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 800dca4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	f040 8101 	bne.w	800deb0 <f_mkdir+0x22c>
		INIT_NAMBUF(fs);
 800dcae:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800dcb2:	f000 fa96 	bl	800e1e2 <ff_memalloc>
 800dcb6:	64f8      	str	r0, [r7, #76]	@ 0x4c
 800dcb8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	d106      	bne.n	800dccc <f_mkdir+0x48>
 800dcbe:	68bb      	ldr	r3, [r7, #8]
 800dcc0:	2111      	movs	r1, #17
 800dcc2:	4618      	mov	r0, r3
 800dcc4:	f7fd fb41 	bl	800b34a <unlock_fs>
 800dcc8:	2311      	movs	r3, #17
 800dcca:	e0fa      	b.n	800dec2 <f_mkdir+0x23e>
 800dccc:	68bb      	ldr	r3, [r7, #8]
 800dcce:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800dcd0:	60da      	str	r2, [r3, #12]
		res = follow_path(&dj, path);			/* Follow the file path */
 800dcd2:	687a      	ldr	r2, [r7, #4]
 800dcd4:	f107 030c 	add.w	r3, r7, #12
 800dcd8:	4611      	mov	r1, r2
 800dcda:	4618      	mov	r0, r3
 800dcdc:	f7fe ff94 	bl	800cc08 <follow_path>
 800dce0:	4603      	mov	r3, r0
 800dce2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 800dce6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	d102      	bne.n	800dcf4 <f_mkdir+0x70>
 800dcee:	2308      	movs	r3, #8
 800dcf0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 800dcf4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800dcf8:	2b04      	cmp	r3, #4
 800dcfa:	f040 80d6 	bne.w	800deaa <f_mkdir+0x226>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 800dcfe:	f107 030c 	add.w	r3, r7, #12
 800dd02:	2100      	movs	r1, #0
 800dd04:	4618      	mov	r0, r3
 800dd06:	f7fd ff9c 	bl	800bc42 <create_chain>
 800dd0a:	64b8      	str	r0, [r7, #72]	@ 0x48
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 800dd0c:	68bb      	ldr	r3, [r7, #8]
 800dd0e:	895b      	ldrh	r3, [r3, #10]
 800dd10:	025b      	lsls	r3, r3, #9
 800dd12:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 800dd14:	2300      	movs	r3, #0
 800dd16:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 800dd1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d102      	bne.n	800dd26 <f_mkdir+0xa2>
 800dd20:	2307      	movs	r3, #7
 800dd22:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			if (dcl == 1) res = FR_INT_ERR;
 800dd26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dd28:	2b01      	cmp	r3, #1
 800dd2a:	d102      	bne.n	800dd32 <f_mkdir+0xae>
 800dd2c:	2302      	movs	r3, #2
 800dd2e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 800dd32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dd34:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd38:	d102      	bne.n	800dd40 <f_mkdir+0xbc>
 800dd3a:	2301      	movs	r3, #1
 800dd3c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 800dd40:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	d106      	bne.n	800dd56 <f_mkdir+0xd2>
 800dd48:	68bb      	ldr	r3, [r7, #8]
 800dd4a:	4618      	mov	r0, r3
 800dd4c:	f7fd fc84 	bl	800b658 <sync_window>
 800dd50:	4603      	mov	r3, r0
 800dd52:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			tm = GET_FATTIME();
 800dd56:	f7fc fee9 	bl	800ab2c <get_fattime>
 800dd5a:	6478      	str	r0, [r7, #68]	@ 0x44
			if (res == FR_OK) {					/* Initialize the new directory table */
 800dd5c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800dd60:	2b00      	cmp	r3, #0
 800dd62:	d16a      	bne.n	800de3a <f_mkdir+0x1b6>
				dsc = clust2sect(fs, dcl);
 800dd64:	68bb      	ldr	r3, [r7, #8]
 800dd66:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800dd68:	4618      	mov	r0, r3
 800dd6a:	f7fd fd55 	bl	800b818 <clust2sect>
 800dd6e:	6578      	str	r0, [r7, #84]	@ 0x54
				dir = fs->win;
 800dd70:	68bb      	ldr	r3, [r7, #8]
 800dd72:	3338      	adds	r3, #56	@ 0x38
 800dd74:	643b      	str	r3, [r7, #64]	@ 0x40
				mem_set(dir, 0, SS(fs));
 800dd76:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800dd7a:	2100      	movs	r1, #0
 800dd7c:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800dd7e:	f7fd fa71 	bl	800b264 <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 800dd82:	220b      	movs	r2, #11
 800dd84:	2120      	movs	r1, #32
 800dd86:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800dd88:	f7fd fa6c 	bl	800b264 <mem_set>
					dir[DIR_Name] = '.';
 800dd8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dd8e:	222e      	movs	r2, #46	@ 0x2e
 800dd90:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 800dd92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dd94:	330b      	adds	r3, #11
 800dd96:	2210      	movs	r2, #16
 800dd98:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 800dd9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dd9c:	3316      	adds	r3, #22
 800dd9e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800dda0:	4618      	mov	r0, r3
 800dda2:	f7fd fa12 	bl	800b1ca <st_dword>
					st_clust(fs, dir, dcl);
 800dda6:	68bb      	ldr	r3, [r7, #8]
 800dda8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ddaa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ddac:	4618      	mov	r0, r3
 800ddae:	f7fe f9ba 	bl	800c126 <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 800ddb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ddb4:	3320      	adds	r3, #32
 800ddb6:	2220      	movs	r2, #32
 800ddb8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ddba:	4618      	mov	r0, r3
 800ddbc:	f7fd fa31 	bl	800b222 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 800ddc0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ddc2:	3321      	adds	r3, #33	@ 0x21
 800ddc4:	222e      	movs	r2, #46	@ 0x2e
 800ddc6:	701a      	strb	r2, [r3, #0]
 800ddc8:	697b      	ldr	r3, [r7, #20]
 800ddca:	653b      	str	r3, [r7, #80]	@ 0x50
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 800ddcc:	68bb      	ldr	r3, [r7, #8]
 800ddce:	781b      	ldrb	r3, [r3, #0]
 800ddd0:	2b03      	cmp	r3, #3
 800ddd2:	d106      	bne.n	800dde2 <f_mkdir+0x15e>
 800ddd4:	68bb      	ldr	r3, [r7, #8]
 800ddd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddd8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ddda:	429a      	cmp	r2, r3
 800dddc:	d101      	bne.n	800dde2 <f_mkdir+0x15e>
 800ddde:	2300      	movs	r3, #0
 800dde0:	653b      	str	r3, [r7, #80]	@ 0x50
					st_clust(fs, dir + SZDIRE, pcl);
 800dde2:	68b8      	ldr	r0, [r7, #8]
 800dde4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dde6:	3320      	adds	r3, #32
 800dde8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ddea:	4619      	mov	r1, r3
 800ddec:	f7fe f99b 	bl	800c126 <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 800ddf0:	68bb      	ldr	r3, [r7, #8]
 800ddf2:	895b      	ldrh	r3, [r3, #10]
 800ddf4:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ddf6:	e01b      	b.n	800de30 <f_mkdir+0x1ac>
					fs->winsect = dsc++;
 800ddf8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ddfa:	1c5a      	adds	r2, r3, #1
 800ddfc:	657a      	str	r2, [r7, #84]	@ 0x54
 800ddfe:	68ba      	ldr	r2, [r7, #8]
 800de00:	6353      	str	r3, [r2, #52]	@ 0x34
					fs->wflag = 1;
 800de02:	68bb      	ldr	r3, [r7, #8]
 800de04:	2201      	movs	r2, #1
 800de06:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 800de08:	68bb      	ldr	r3, [r7, #8]
 800de0a:	4618      	mov	r0, r3
 800de0c:	f7fd fc24 	bl	800b658 <sync_window>
 800de10:	4603      	mov	r3, r0
 800de12:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (res != FR_OK) break;
 800de16:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	d10c      	bne.n	800de38 <f_mkdir+0x1b4>
					mem_set(dir, 0, SS(fs));
 800de1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800de22:	2100      	movs	r1, #0
 800de24:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 800de26:	f7fd fa1d 	bl	800b264 <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 800de2a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800de2c:	3b01      	subs	r3, #1
 800de2e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800de30:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800de32:	2b00      	cmp	r3, #0
 800de34:	d1e0      	bne.n	800ddf8 <f_mkdir+0x174>
 800de36:	e000      	b.n	800de3a <f_mkdir+0x1b6>
					if (res != FR_OK) break;
 800de38:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 800de3a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800de3e:	2b00      	cmp	r3, #0
 800de40:	d107      	bne.n	800de52 <f_mkdir+0x1ce>
				res = dir_register(&dj);	/* Register the object to the directoy */
 800de42:	f107 030c 	add.w	r3, r7, #12
 800de46:	4618      	mov	r0, r3
 800de48:	f7fe fbec 	bl	800c624 <dir_register>
 800de4c:	4603      	mov	r3, r0
 800de4e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
			if (res == FR_OK) {
 800de52:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800de56:	2b00      	cmp	r3, #0
 800de58:	d120      	bne.n	800de9c <f_mkdir+0x218>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 800de5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de5c:	643b      	str	r3, [r7, #64]	@ 0x40
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 800de5e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800de60:	3316      	adds	r3, #22
 800de62:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800de64:	4618      	mov	r0, r3
 800de66:	f7fd f9b0 	bl	800b1ca <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 800de6a:	68bb      	ldr	r3, [r7, #8]
 800de6c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800de6e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800de70:	4618      	mov	r0, r3
 800de72:	f7fe f958 	bl	800c126 <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 800de76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800de78:	330b      	adds	r3, #11
 800de7a:	2210      	movs	r2, #16
 800de7c:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 800de7e:	68bb      	ldr	r3, [r7, #8]
 800de80:	2201      	movs	r2, #1
 800de82:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 800de84:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d10e      	bne.n	800deaa <f_mkdir+0x226>
					res = sync_fs(fs);
 800de8c:	68bb      	ldr	r3, [r7, #8]
 800de8e:	4618      	mov	r0, r3
 800de90:	f7fd fc54 	bl	800b73c <sync_fs>
 800de94:	4603      	mov	r3, r0
 800de96:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800de9a:	e006      	b.n	800deaa <f_mkdir+0x226>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 800de9c:	f107 030c 	add.w	r3, r7, #12
 800dea0:	2200      	movs	r2, #0
 800dea2:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800dea4:	4618      	mov	r0, r3
 800dea6:	f7fd fe67 	bl	800bb78 <remove_chain>
			}
		}
		FREE_NAMBUF();
 800deaa:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800deac:	f000 f9a5 	bl	800e1fa <ff_memfree>
	}

	LEAVE_FF(fs, res);
 800deb0:	68bb      	ldr	r3, [r7, #8]
 800deb2:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 800deb6:	4611      	mov	r1, r2
 800deb8:	4618      	mov	r0, r3
 800deba:	f7fd fa46 	bl	800b34a <unlock_fs>
 800debe:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800dec2:	4618      	mov	r0, r3
 800dec4:	3760      	adds	r7, #96	@ 0x60
 800dec6:	46bd      	mov	sp, r7
 800dec8:	bd80      	pop	{r7, pc}
	...

0800decc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800decc:	b480      	push	{r7}
 800dece:	b087      	sub	sp, #28
 800ded0:	af00      	add	r7, sp, #0
 800ded2:	60f8      	str	r0, [r7, #12]
 800ded4:	60b9      	str	r1, [r7, #8]
 800ded6:	4613      	mov	r3, r2
 800ded8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800deda:	2301      	movs	r3, #1
 800dedc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800dede:	2300      	movs	r3, #0
 800dee0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800dee2:	4b1f      	ldr	r3, [pc, #124]	@ (800df60 <FATFS_LinkDriverEx+0x94>)
 800dee4:	7a5b      	ldrb	r3, [r3, #9]
 800dee6:	b2db      	uxtb	r3, r3
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d131      	bne.n	800df50 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800deec:	4b1c      	ldr	r3, [pc, #112]	@ (800df60 <FATFS_LinkDriverEx+0x94>)
 800deee:	7a5b      	ldrb	r3, [r3, #9]
 800def0:	b2db      	uxtb	r3, r3
 800def2:	461a      	mov	r2, r3
 800def4:	4b1a      	ldr	r3, [pc, #104]	@ (800df60 <FATFS_LinkDriverEx+0x94>)
 800def6:	2100      	movs	r1, #0
 800def8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800defa:	4b19      	ldr	r3, [pc, #100]	@ (800df60 <FATFS_LinkDriverEx+0x94>)
 800defc:	7a5b      	ldrb	r3, [r3, #9]
 800defe:	b2db      	uxtb	r3, r3
 800df00:	4a17      	ldr	r2, [pc, #92]	@ (800df60 <FATFS_LinkDriverEx+0x94>)
 800df02:	009b      	lsls	r3, r3, #2
 800df04:	4413      	add	r3, r2
 800df06:	68fa      	ldr	r2, [r7, #12]
 800df08:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800df0a:	4b15      	ldr	r3, [pc, #84]	@ (800df60 <FATFS_LinkDriverEx+0x94>)
 800df0c:	7a5b      	ldrb	r3, [r3, #9]
 800df0e:	b2db      	uxtb	r3, r3
 800df10:	461a      	mov	r2, r3
 800df12:	4b13      	ldr	r3, [pc, #76]	@ (800df60 <FATFS_LinkDriverEx+0x94>)
 800df14:	4413      	add	r3, r2
 800df16:	79fa      	ldrb	r2, [r7, #7]
 800df18:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800df1a:	4b11      	ldr	r3, [pc, #68]	@ (800df60 <FATFS_LinkDriverEx+0x94>)
 800df1c:	7a5b      	ldrb	r3, [r3, #9]
 800df1e:	b2db      	uxtb	r3, r3
 800df20:	1c5a      	adds	r2, r3, #1
 800df22:	b2d1      	uxtb	r1, r2
 800df24:	4a0e      	ldr	r2, [pc, #56]	@ (800df60 <FATFS_LinkDriverEx+0x94>)
 800df26:	7251      	strb	r1, [r2, #9]
 800df28:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800df2a:	7dbb      	ldrb	r3, [r7, #22]
 800df2c:	3330      	adds	r3, #48	@ 0x30
 800df2e:	b2da      	uxtb	r2, r3
 800df30:	68bb      	ldr	r3, [r7, #8]
 800df32:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800df34:	68bb      	ldr	r3, [r7, #8]
 800df36:	3301      	adds	r3, #1
 800df38:	223a      	movs	r2, #58	@ 0x3a
 800df3a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800df3c:	68bb      	ldr	r3, [r7, #8]
 800df3e:	3302      	adds	r3, #2
 800df40:	222f      	movs	r2, #47	@ 0x2f
 800df42:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800df44:	68bb      	ldr	r3, [r7, #8]
 800df46:	3303      	adds	r3, #3
 800df48:	2200      	movs	r2, #0
 800df4a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800df4c:	2300      	movs	r3, #0
 800df4e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800df50:	7dfb      	ldrb	r3, [r7, #23]
}
 800df52:	4618      	mov	r0, r3
 800df54:	371c      	adds	r7, #28
 800df56:	46bd      	mov	sp, r7
 800df58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df5c:	4770      	bx	lr
 800df5e:	bf00      	nop
 800df60:	20004af8 	.word	0x20004af8

0800df64 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800df64:	b580      	push	{r7, lr}
 800df66:	b082      	sub	sp, #8
 800df68:	af00      	add	r7, sp, #0
 800df6a:	6078      	str	r0, [r7, #4]
 800df6c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800df6e:	2200      	movs	r2, #0
 800df70:	6839      	ldr	r1, [r7, #0]
 800df72:	6878      	ldr	r0, [r7, #4]
 800df74:	f7ff ffaa 	bl	800decc <FATFS_LinkDriverEx>
 800df78:	4603      	mov	r3, r0
}
 800df7a:	4618      	mov	r0, r3
 800df7c:	3708      	adds	r7, #8
 800df7e:	46bd      	mov	sp, r7
 800df80:	bd80      	pop	{r7, pc}
	...

0800df84 <ff_convert>:

WCHAR ff_convert (	/* Converted code, 0 means conversion error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800df84:	b480      	push	{r7}
 800df86:	b089      	sub	sp, #36	@ 0x24
 800df88:	af00      	add	r7, sp, #0
 800df8a:	4603      	mov	r3, r0
 800df8c:	6039      	str	r1, [r7, #0]
 800df8e:	80fb      	strh	r3, [r7, #6]
	const WCHAR *p;
	WCHAR c;
	int i, n, li, hi;


	if (chr < 0x80) {	/* ASCII */
 800df90:	88fb      	ldrh	r3, [r7, #6]
 800df92:	2b7f      	cmp	r3, #127	@ 0x7f
 800df94:	d802      	bhi.n	800df9c <ff_convert+0x18>
		c = chr;
 800df96:	88fb      	ldrh	r3, [r7, #6]
 800df98:	837b      	strh	r3, [r7, #26]
 800df9a:	e045      	b.n	800e028 <ff_convert+0xa4>
	} else {
		if (dir) {		/* OEM code to unicode */
 800df9c:	683b      	ldr	r3, [r7, #0]
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d005      	beq.n	800dfae <ff_convert+0x2a>
			p = oem2uni;
 800dfa2:	4b25      	ldr	r3, [pc, #148]	@ (800e038 <ff_convert+0xb4>)
 800dfa4:	61fb      	str	r3, [r7, #28]
			hi = sizeof oem2uni / 4 - 1;
 800dfa6:	f245 5320 	movw	r3, #21792	@ 0x5520
 800dfaa:	60bb      	str	r3, [r7, #8]
 800dfac:	e004      	b.n	800dfb8 <ff_convert+0x34>
		} else {		/* Unicode to OEM code */
			p = uni2oem;
 800dfae:	4b23      	ldr	r3, [pc, #140]	@ (800e03c <ff_convert+0xb8>)
 800dfb0:	61fb      	str	r3, [r7, #28]
			hi = sizeof uni2oem / 4 - 1;
 800dfb2:	f245 5320 	movw	r3, #21792	@ 0x5520
 800dfb6:	60bb      	str	r3, [r7, #8]
		}
		li = 0;
 800dfb8:	2300      	movs	r3, #0
 800dfba:	60fb      	str	r3, [r7, #12]
		for (n = 16; n; n--) {
 800dfbc:	2310      	movs	r3, #16
 800dfbe:	613b      	str	r3, [r7, #16]
 800dfc0:	e021      	b.n	800e006 <ff_convert+0x82>
			i = li + (hi - li) / 2;
 800dfc2:	68ba      	ldr	r2, [r7, #8]
 800dfc4:	68fb      	ldr	r3, [r7, #12]
 800dfc6:	1ad3      	subs	r3, r2, r3
 800dfc8:	0fda      	lsrs	r2, r3, #31
 800dfca:	4413      	add	r3, r2
 800dfcc:	105b      	asrs	r3, r3, #1
 800dfce:	461a      	mov	r2, r3
 800dfd0:	68fb      	ldr	r3, [r7, #12]
 800dfd2:	4413      	add	r3, r2
 800dfd4:	617b      	str	r3, [r7, #20]
			if (chr == p[i * 2]) break;
 800dfd6:	697b      	ldr	r3, [r7, #20]
 800dfd8:	009b      	lsls	r3, r3, #2
 800dfda:	69fa      	ldr	r2, [r7, #28]
 800dfdc:	4413      	add	r3, r2
 800dfde:	881b      	ldrh	r3, [r3, #0]
 800dfe0:	88fa      	ldrh	r2, [r7, #6]
 800dfe2:	429a      	cmp	r2, r3
 800dfe4:	d013      	beq.n	800e00e <ff_convert+0x8a>
			if (chr > p[i * 2])
 800dfe6:	697b      	ldr	r3, [r7, #20]
 800dfe8:	009b      	lsls	r3, r3, #2
 800dfea:	69fa      	ldr	r2, [r7, #28]
 800dfec:	4413      	add	r3, r2
 800dfee:	881b      	ldrh	r3, [r3, #0]
 800dff0:	88fa      	ldrh	r2, [r7, #6]
 800dff2:	429a      	cmp	r2, r3
 800dff4:	d902      	bls.n	800dffc <ff_convert+0x78>
				li = i;
 800dff6:	697b      	ldr	r3, [r7, #20]
 800dff8:	60fb      	str	r3, [r7, #12]
 800dffa:	e001      	b.n	800e000 <ff_convert+0x7c>
			else
				hi = i;
 800dffc:	697b      	ldr	r3, [r7, #20]
 800dffe:	60bb      	str	r3, [r7, #8]
		for (n = 16; n; n--) {
 800e000:	693b      	ldr	r3, [r7, #16]
 800e002:	3b01      	subs	r3, #1
 800e004:	613b      	str	r3, [r7, #16]
 800e006:	693b      	ldr	r3, [r7, #16]
 800e008:	2b00      	cmp	r3, #0
 800e00a:	d1da      	bne.n	800dfc2 <ff_convert+0x3e>
 800e00c:	e000      	b.n	800e010 <ff_convert+0x8c>
			if (chr == p[i * 2]) break;
 800e00e:	bf00      	nop
		}
		c = n ? p[i * 2 + 1] : 0;
 800e010:	693b      	ldr	r3, [r7, #16]
 800e012:	2b00      	cmp	r3, #0
 800e014:	d006      	beq.n	800e024 <ff_convert+0xa0>
 800e016:	697b      	ldr	r3, [r7, #20]
 800e018:	009b      	lsls	r3, r3, #2
 800e01a:	3302      	adds	r3, #2
 800e01c:	69fa      	ldr	r2, [r7, #28]
 800e01e:	4413      	add	r3, r2
 800e020:	881b      	ldrh	r3, [r3, #0]
 800e022:	e000      	b.n	800e026 <ff_convert+0xa2>
 800e024:	2300      	movs	r3, #0
 800e026:	837b      	strh	r3, [r7, #26]
	}

	return c;
 800e028:	8b7b      	ldrh	r3, [r7, #26]
}
 800e02a:	4618      	mov	r0, r3
 800e02c:	3724      	adds	r7, #36	@ 0x24
 800e02e:	46bd      	mov	sp, r7
 800e030:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e034:	4770      	bx	lr
 800e036:	bf00      	nop
 800e038:	0802c258 	.word	0x0802c258
 800e03c:	08016dd4 	.word	0x08016dd4

0800e040 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800e040:	b480      	push	{r7}
 800e042:	b087      	sub	sp, #28
 800e044:	af00      	add	r7, sp, #0
 800e046:	4603      	mov	r3, r0
 800e048:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800e04a:	88fb      	ldrh	r3, [r7, #6]
 800e04c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e050:	d201      	bcs.n	800e056 <ff_wtoupper+0x16>
 800e052:	4b3e      	ldr	r3, [pc, #248]	@ (800e14c <ff_wtoupper+0x10c>)
 800e054:	e000      	b.n	800e058 <ff_wtoupper+0x18>
 800e056:	4b3e      	ldr	r3, [pc, #248]	@ (800e150 <ff_wtoupper+0x110>)
 800e058:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800e05a:	697b      	ldr	r3, [r7, #20]
 800e05c:	1c9a      	adds	r2, r3, #2
 800e05e:	617a      	str	r2, [r7, #20]
 800e060:	881b      	ldrh	r3, [r3, #0]
 800e062:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800e064:	8a7b      	ldrh	r3, [r7, #18]
 800e066:	2b00      	cmp	r3, #0
 800e068:	d068      	beq.n	800e13c <ff_wtoupper+0xfc>
 800e06a:	88fa      	ldrh	r2, [r7, #6]
 800e06c:	8a7b      	ldrh	r3, [r7, #18]
 800e06e:	429a      	cmp	r2, r3
 800e070:	d364      	bcc.n	800e13c <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800e072:	697b      	ldr	r3, [r7, #20]
 800e074:	1c9a      	adds	r2, r3, #2
 800e076:	617a      	str	r2, [r7, #20]
 800e078:	881b      	ldrh	r3, [r3, #0]
 800e07a:	823b      	strh	r3, [r7, #16]
 800e07c:	8a3b      	ldrh	r3, [r7, #16]
 800e07e:	0a1b      	lsrs	r3, r3, #8
 800e080:	81fb      	strh	r3, [r7, #14]
 800e082:	8a3b      	ldrh	r3, [r7, #16]
 800e084:	b2db      	uxtb	r3, r3
 800e086:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800e088:	88fa      	ldrh	r2, [r7, #6]
 800e08a:	8a79      	ldrh	r1, [r7, #18]
 800e08c:	8a3b      	ldrh	r3, [r7, #16]
 800e08e:	440b      	add	r3, r1
 800e090:	429a      	cmp	r2, r3
 800e092:	da49      	bge.n	800e128 <ff_wtoupper+0xe8>
			switch (cmd) {
 800e094:	89fb      	ldrh	r3, [r7, #14]
 800e096:	2b08      	cmp	r3, #8
 800e098:	d84f      	bhi.n	800e13a <ff_wtoupper+0xfa>
 800e09a:	a201      	add	r2, pc, #4	@ (adr r2, 800e0a0 <ff_wtoupper+0x60>)
 800e09c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0a0:	0800e0c5 	.word	0x0800e0c5
 800e0a4:	0800e0d7 	.word	0x0800e0d7
 800e0a8:	0800e0ed 	.word	0x0800e0ed
 800e0ac:	0800e0f5 	.word	0x0800e0f5
 800e0b0:	0800e0fd 	.word	0x0800e0fd
 800e0b4:	0800e105 	.word	0x0800e105
 800e0b8:	0800e10d 	.word	0x0800e10d
 800e0bc:	0800e115 	.word	0x0800e115
 800e0c0:	0800e11d 	.word	0x0800e11d
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800e0c4:	88fa      	ldrh	r2, [r7, #6]
 800e0c6:	8a7b      	ldrh	r3, [r7, #18]
 800e0c8:	1ad3      	subs	r3, r2, r3
 800e0ca:	005b      	lsls	r3, r3, #1
 800e0cc:	697a      	ldr	r2, [r7, #20]
 800e0ce:	4413      	add	r3, r2
 800e0d0:	881b      	ldrh	r3, [r3, #0]
 800e0d2:	80fb      	strh	r3, [r7, #6]
 800e0d4:	e027      	b.n	800e126 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800e0d6:	88fa      	ldrh	r2, [r7, #6]
 800e0d8:	8a7b      	ldrh	r3, [r7, #18]
 800e0da:	1ad3      	subs	r3, r2, r3
 800e0dc:	b29b      	uxth	r3, r3
 800e0de:	f003 0301 	and.w	r3, r3, #1
 800e0e2:	b29b      	uxth	r3, r3
 800e0e4:	88fa      	ldrh	r2, [r7, #6]
 800e0e6:	1ad3      	subs	r3, r2, r3
 800e0e8:	80fb      	strh	r3, [r7, #6]
 800e0ea:	e01c      	b.n	800e126 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800e0ec:	88fb      	ldrh	r3, [r7, #6]
 800e0ee:	3b10      	subs	r3, #16
 800e0f0:	80fb      	strh	r3, [r7, #6]
 800e0f2:	e018      	b.n	800e126 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800e0f4:	88fb      	ldrh	r3, [r7, #6]
 800e0f6:	3b20      	subs	r3, #32
 800e0f8:	80fb      	strh	r3, [r7, #6]
 800e0fa:	e014      	b.n	800e126 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800e0fc:	88fb      	ldrh	r3, [r7, #6]
 800e0fe:	3b30      	subs	r3, #48	@ 0x30
 800e100:	80fb      	strh	r3, [r7, #6]
 800e102:	e010      	b.n	800e126 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800e104:	88fb      	ldrh	r3, [r7, #6]
 800e106:	3b1a      	subs	r3, #26
 800e108:	80fb      	strh	r3, [r7, #6]
 800e10a:	e00c      	b.n	800e126 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800e10c:	88fb      	ldrh	r3, [r7, #6]
 800e10e:	3308      	adds	r3, #8
 800e110:	80fb      	strh	r3, [r7, #6]
 800e112:	e008      	b.n	800e126 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800e114:	88fb      	ldrh	r3, [r7, #6]
 800e116:	3b50      	subs	r3, #80	@ 0x50
 800e118:	80fb      	strh	r3, [r7, #6]
 800e11a:	e004      	b.n	800e126 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800e11c:	88fb      	ldrh	r3, [r7, #6]
 800e11e:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800e122:	80fb      	strh	r3, [r7, #6]
 800e124:	bf00      	nop
			}
			break;
 800e126:	e008      	b.n	800e13a <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800e128:	89fb      	ldrh	r3, [r7, #14]
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	d195      	bne.n	800e05a <ff_wtoupper+0x1a>
 800e12e:	8a3b      	ldrh	r3, [r7, #16]
 800e130:	005b      	lsls	r3, r3, #1
 800e132:	697a      	ldr	r2, [r7, #20]
 800e134:	4413      	add	r3, r2
 800e136:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800e138:	e78f      	b.n	800e05a <ff_wtoupper+0x1a>
			break;
 800e13a:	bf00      	nop
	}

	return chr;
 800e13c:	88fb      	ldrh	r3, [r7, #6]
}
 800e13e:	4618      	mov	r0, r3
 800e140:	371c      	adds	r7, #28
 800e142:	46bd      	mov	sp, r7
 800e144:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e148:	4770      	bx	lr
 800e14a:	bf00      	nop
 800e14c:	080416dc 	.word	0x080416dc
 800e150:	080418d0 	.word	0x080418d0

0800e154 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800e154:	b580      	push	{r7, lr}
 800e156:	b084      	sub	sp, #16
 800e158:	af00      	add	r7, sp, #0
 800e15a:	4603      	mov	r3, r0
 800e15c:	6039      	str	r1, [r7, #0]
 800e15e:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 800e160:	2200      	movs	r2, #0
 800e162:	2101      	movs	r1, #1
 800e164:	2001      	movs	r0, #1
 800e166:	f000 f9aa 	bl	800e4be <osSemaphoreNew>
 800e16a:	4602      	mov	r2, r0
 800e16c:	683b      	ldr	r3, [r7, #0]
 800e16e:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 800e170:	683b      	ldr	r3, [r7, #0]
 800e172:	681b      	ldr	r3, [r3, #0]
 800e174:	2b00      	cmp	r3, #0
 800e176:	bf14      	ite	ne
 800e178:	2301      	movne	r3, #1
 800e17a:	2300      	moveq	r3, #0
 800e17c:	b2db      	uxtb	r3, r3
 800e17e:	60fb      	str	r3, [r7, #12]

    return ret;
 800e180:	68fb      	ldr	r3, [r7, #12]
}
 800e182:	4618      	mov	r0, r3
 800e184:	3710      	adds	r7, #16
 800e186:	46bd      	mov	sp, r7
 800e188:	bd80      	pop	{r7, pc}

0800e18a <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800e18a:	b580      	push	{r7, lr}
 800e18c:	b082      	sub	sp, #8
 800e18e:	af00      	add	r7, sp, #0
 800e190:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800e192:	6878      	ldr	r0, [r7, #4]
 800e194:	f000 fab2 	bl	800e6fc <osSemaphoreDelete>
#endif
    return 1;
 800e198:	2301      	movs	r3, #1
}
 800e19a:	4618      	mov	r0, r3
 800e19c:	3708      	adds	r7, #8
 800e19e:	46bd      	mov	sp, r7
 800e1a0:	bd80      	pop	{r7, pc}

0800e1a2 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800e1a2:	b580      	push	{r7, lr}
 800e1a4:	b084      	sub	sp, #16
 800e1a6:	af00      	add	r7, sp, #0
 800e1a8:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800e1aa:	2300      	movs	r3, #0
 800e1ac:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 800e1ae:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800e1b2:	6878      	ldr	r0, [r7, #4]
 800e1b4:	f000 fa0c 	bl	800e5d0 <osSemaphoreAcquire>
 800e1b8:	4603      	mov	r3, r0
 800e1ba:	2b00      	cmp	r3, #0
 800e1bc:	d101      	bne.n	800e1c2 <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 800e1be:	2301      	movs	r3, #1
 800e1c0:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800e1c2:	68fb      	ldr	r3, [r7, #12]
}
 800e1c4:	4618      	mov	r0, r3
 800e1c6:	3710      	adds	r7, #16
 800e1c8:	46bd      	mov	sp, r7
 800e1ca:	bd80      	pop	{r7, pc}

0800e1cc <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 800e1cc:	b580      	push	{r7, lr}
 800e1ce:	b082      	sub	sp, #8
 800e1d0:	af00      	add	r7, sp, #0
 800e1d2:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 800e1d4:	6878      	ldr	r0, [r7, #4]
 800e1d6:	f000 fa4d 	bl	800e674 <osSemaphoreRelease>
#endif
}
 800e1da:	bf00      	nop
 800e1dc:	3708      	adds	r7, #8
 800e1de:	46bd      	mov	sp, r7
 800e1e0:	bd80      	pop	{r7, pc}

0800e1e2 <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 800e1e2:	b580      	push	{r7, lr}
 800e1e4:	b082      	sub	sp, #8
 800e1e6:	af00      	add	r7, sp, #0
 800e1e8:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 800e1ea:	6878      	ldr	r0, [r7, #4]
 800e1ec:	f003 fac6 	bl	801177c <pvPortMalloc>
 800e1f0:	4603      	mov	r3, r0
}
 800e1f2:	4618      	mov	r0, r3
 800e1f4:	3708      	adds	r7, #8
 800e1f6:	46bd      	mov	sp, r7
 800e1f8:	bd80      	pop	{r7, pc}

0800e1fa <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 800e1fa:	b580      	push	{r7, lr}
 800e1fc:	b082      	sub	sp, #8
 800e1fe:	af00      	add	r7, sp, #0
 800e200:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 800e202:	6878      	ldr	r0, [r7, #4]
 800e204:	f003 fb88 	bl	8011918 <vPortFree>
}
 800e208:	bf00      	nop
 800e20a:	3708      	adds	r7, #8
 800e20c:	46bd      	mov	sp, r7
 800e20e:	bd80      	pop	{r7, pc}

0800e210 <__NVIC_SetPriority>:
{
 800e210:	b480      	push	{r7}
 800e212:	b083      	sub	sp, #12
 800e214:	af00      	add	r7, sp, #0
 800e216:	4603      	mov	r3, r0
 800e218:	6039      	str	r1, [r7, #0]
 800e21a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800e21c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e220:	2b00      	cmp	r3, #0
 800e222:	db0a      	blt.n	800e23a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e224:	683b      	ldr	r3, [r7, #0]
 800e226:	b2da      	uxtb	r2, r3
 800e228:	490c      	ldr	r1, [pc, #48]	@ (800e25c <__NVIC_SetPriority+0x4c>)
 800e22a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e22e:	0112      	lsls	r2, r2, #4
 800e230:	b2d2      	uxtb	r2, r2
 800e232:	440b      	add	r3, r1
 800e234:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800e238:	e00a      	b.n	800e250 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800e23a:	683b      	ldr	r3, [r7, #0]
 800e23c:	b2da      	uxtb	r2, r3
 800e23e:	4908      	ldr	r1, [pc, #32]	@ (800e260 <__NVIC_SetPriority+0x50>)
 800e240:	79fb      	ldrb	r3, [r7, #7]
 800e242:	f003 030f 	and.w	r3, r3, #15
 800e246:	3b04      	subs	r3, #4
 800e248:	0112      	lsls	r2, r2, #4
 800e24a:	b2d2      	uxtb	r2, r2
 800e24c:	440b      	add	r3, r1
 800e24e:	761a      	strb	r2, [r3, #24]
}
 800e250:	bf00      	nop
 800e252:	370c      	adds	r7, #12
 800e254:	46bd      	mov	sp, r7
 800e256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e25a:	4770      	bx	lr
 800e25c:	e000e100 	.word	0xe000e100
 800e260:	e000ed00 	.word	0xe000ed00

0800e264 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800e264:	b580      	push	{r7, lr}
 800e266:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800e268:	4b05      	ldr	r3, [pc, #20]	@ (800e280 <SysTick_Handler+0x1c>)
 800e26a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800e26c:	f002 faf4 	bl	8010858 <xTaskGetSchedulerState>
 800e270:	4603      	mov	r3, r0
 800e272:	2b01      	cmp	r3, #1
 800e274:	d001      	beq.n	800e27a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800e276:	f003 f9ef 	bl	8011658 <xPortSysTickHandler>
  }
}
 800e27a:	bf00      	nop
 800e27c:	bd80      	pop	{r7, pc}
 800e27e:	bf00      	nop
 800e280:	e000e010 	.word	0xe000e010

0800e284 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800e284:	b580      	push	{r7, lr}
 800e286:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800e288:	2100      	movs	r1, #0
 800e28a:	f06f 0004 	mvn.w	r0, #4
 800e28e:	f7ff ffbf 	bl	800e210 <__NVIC_SetPriority>
#endif
}
 800e292:	bf00      	nop
 800e294:	bd80      	pop	{r7, pc}
	...

0800e298 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800e298:	b480      	push	{r7}
 800e29a:	b083      	sub	sp, #12
 800e29c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e29e:	f3ef 8305 	mrs	r3, IPSR
 800e2a2:	603b      	str	r3, [r7, #0]
  return(result);
 800e2a4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e2a6:	2b00      	cmp	r3, #0
 800e2a8:	d003      	beq.n	800e2b2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800e2aa:	f06f 0305 	mvn.w	r3, #5
 800e2ae:	607b      	str	r3, [r7, #4]
 800e2b0:	e00c      	b.n	800e2cc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800e2b2:	4b0a      	ldr	r3, [pc, #40]	@ (800e2dc <osKernelInitialize+0x44>)
 800e2b4:	681b      	ldr	r3, [r3, #0]
 800e2b6:	2b00      	cmp	r3, #0
 800e2b8:	d105      	bne.n	800e2c6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800e2ba:	4b08      	ldr	r3, [pc, #32]	@ (800e2dc <osKernelInitialize+0x44>)
 800e2bc:	2201      	movs	r2, #1
 800e2be:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800e2c0:	2300      	movs	r3, #0
 800e2c2:	607b      	str	r3, [r7, #4]
 800e2c4:	e002      	b.n	800e2cc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800e2c6:	f04f 33ff 	mov.w	r3, #4294967295
 800e2ca:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800e2cc:	687b      	ldr	r3, [r7, #4]
}
 800e2ce:	4618      	mov	r0, r3
 800e2d0:	370c      	adds	r7, #12
 800e2d2:	46bd      	mov	sp, r7
 800e2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2d8:	4770      	bx	lr
 800e2da:	bf00      	nop
 800e2dc:	20004b04 	.word	0x20004b04

0800e2e0 <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 800e2e0:	b580      	push	{r7, lr}
 800e2e2:	b082      	sub	sp, #8
 800e2e4:	af00      	add	r7, sp, #0
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 800e2e6:	f002 fab7 	bl	8010858 <xTaskGetSchedulerState>
 800e2ea:	4603      	mov	r3, r0
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	d004      	beq.n	800e2fa <osKernelGetState+0x1a>
 800e2f0:	2b02      	cmp	r3, #2
 800e2f2:	d105      	bne.n	800e300 <osKernelGetState+0x20>
    case taskSCHEDULER_RUNNING:
      state = osKernelRunning;
 800e2f4:	2302      	movs	r3, #2
 800e2f6:	607b      	str	r3, [r7, #4]
      break;
 800e2f8:	e00c      	b.n	800e314 <osKernelGetState+0x34>

    case taskSCHEDULER_SUSPENDED:
      state = osKernelLocked;
 800e2fa:	2303      	movs	r3, #3
 800e2fc:	607b      	str	r3, [r7, #4]
      break;
 800e2fe:	e009      	b.n	800e314 <osKernelGetState+0x34>

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 800e300:	4b07      	ldr	r3, [pc, #28]	@ (800e320 <osKernelGetState+0x40>)
 800e302:	681b      	ldr	r3, [r3, #0]
 800e304:	2b01      	cmp	r3, #1
 800e306:	d102      	bne.n	800e30e <osKernelGetState+0x2e>
        state = osKernelReady;
 800e308:	2301      	movs	r3, #1
 800e30a:	607b      	str	r3, [r7, #4]
      } else {
        state = osKernelInactive;
      }
      break;
 800e30c:	e001      	b.n	800e312 <osKernelGetState+0x32>
        state = osKernelInactive;
 800e30e:	2300      	movs	r3, #0
 800e310:	607b      	str	r3, [r7, #4]
      break;
 800e312:	bf00      	nop
  }

  return (state);
 800e314:	687b      	ldr	r3, [r7, #4]
}
 800e316:	4618      	mov	r0, r3
 800e318:	3708      	adds	r7, #8
 800e31a:	46bd      	mov	sp, r7
 800e31c:	bd80      	pop	{r7, pc}
 800e31e:	bf00      	nop
 800e320:	20004b04 	.word	0x20004b04

0800e324 <osKernelStart>:

osStatus_t osKernelStart (void) {
 800e324:	b580      	push	{r7, lr}
 800e326:	b082      	sub	sp, #8
 800e328:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e32a:	f3ef 8305 	mrs	r3, IPSR
 800e32e:	603b      	str	r3, [r7, #0]
  return(result);
 800e330:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800e332:	2b00      	cmp	r3, #0
 800e334:	d003      	beq.n	800e33e <osKernelStart+0x1a>
    stat = osErrorISR;
 800e336:	f06f 0305 	mvn.w	r3, #5
 800e33a:	607b      	str	r3, [r7, #4]
 800e33c:	e010      	b.n	800e360 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800e33e:	4b0b      	ldr	r3, [pc, #44]	@ (800e36c <osKernelStart+0x48>)
 800e340:	681b      	ldr	r3, [r3, #0]
 800e342:	2b01      	cmp	r3, #1
 800e344:	d109      	bne.n	800e35a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800e346:	f7ff ff9d 	bl	800e284 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800e34a:	4b08      	ldr	r3, [pc, #32]	@ (800e36c <osKernelStart+0x48>)
 800e34c:	2202      	movs	r2, #2
 800e34e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800e350:	f001 fe1a 	bl	800ff88 <vTaskStartScheduler>
      stat = osOK;
 800e354:	2300      	movs	r3, #0
 800e356:	607b      	str	r3, [r7, #4]
 800e358:	e002      	b.n	800e360 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800e35a:	f04f 33ff 	mov.w	r3, #4294967295
 800e35e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800e360:	687b      	ldr	r3, [r7, #4]
}
 800e362:	4618      	mov	r0, r3
 800e364:	3708      	adds	r7, #8
 800e366:	46bd      	mov	sp, r7
 800e368:	bd80      	pop	{r7, pc}
 800e36a:	bf00      	nop
 800e36c:	20004b04 	.word	0x20004b04

0800e370 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800e370:	b580      	push	{r7, lr}
 800e372:	b082      	sub	sp, #8
 800e374:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e376:	f3ef 8305 	mrs	r3, IPSR
 800e37a:	603b      	str	r3, [r7, #0]
  return(result);
 800e37c:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800e37e:	2b00      	cmp	r3, #0
 800e380:	d003      	beq.n	800e38a <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800e382:	f001 ff25 	bl	80101d0 <xTaskGetTickCountFromISR>
 800e386:	6078      	str	r0, [r7, #4]
 800e388:	e002      	b.n	800e390 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800e38a:	f001 ff11 	bl	80101b0 <xTaskGetTickCount>
 800e38e:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800e390:	687b      	ldr	r3, [r7, #4]
}
 800e392:	4618      	mov	r0, r3
 800e394:	3708      	adds	r7, #8
 800e396:	46bd      	mov	sp, r7
 800e398:	bd80      	pop	{r7, pc}

0800e39a <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800e39a:	b580      	push	{r7, lr}
 800e39c:	b08e      	sub	sp, #56	@ 0x38
 800e39e:	af04      	add	r7, sp, #16
 800e3a0:	60f8      	str	r0, [r7, #12]
 800e3a2:	60b9      	str	r1, [r7, #8]
 800e3a4:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800e3a6:	2300      	movs	r3, #0
 800e3a8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e3aa:	f3ef 8305 	mrs	r3, IPSR
 800e3ae:	617b      	str	r3, [r7, #20]
  return(result);
 800e3b0:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800e3b2:	2b00      	cmp	r3, #0
 800e3b4:	d17e      	bne.n	800e4b4 <osThreadNew+0x11a>
 800e3b6:	68fb      	ldr	r3, [r7, #12]
 800e3b8:	2b00      	cmp	r3, #0
 800e3ba:	d07b      	beq.n	800e4b4 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800e3bc:	2380      	movs	r3, #128	@ 0x80
 800e3be:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800e3c0:	2318      	movs	r3, #24
 800e3c2:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800e3c4:	2300      	movs	r3, #0
 800e3c6:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800e3c8:	f04f 33ff 	mov.w	r3, #4294967295
 800e3cc:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d045      	beq.n	800e460 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	681b      	ldr	r3, [r3, #0]
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	d002      	beq.n	800e3e2 <osThreadNew+0x48>
        name = attr->name;
 800e3dc:	687b      	ldr	r3, [r7, #4]
 800e3de:	681b      	ldr	r3, [r3, #0]
 800e3e0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	699b      	ldr	r3, [r3, #24]
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	d002      	beq.n	800e3f0 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	699b      	ldr	r3, [r3, #24]
 800e3ee:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800e3f0:	69fb      	ldr	r3, [r7, #28]
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	d008      	beq.n	800e408 <osThreadNew+0x6e>
 800e3f6:	69fb      	ldr	r3, [r7, #28]
 800e3f8:	2b38      	cmp	r3, #56	@ 0x38
 800e3fa:	d805      	bhi.n	800e408 <osThreadNew+0x6e>
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	685b      	ldr	r3, [r3, #4]
 800e400:	f003 0301 	and.w	r3, r3, #1
 800e404:	2b00      	cmp	r3, #0
 800e406:	d001      	beq.n	800e40c <osThreadNew+0x72>
        return (NULL);
 800e408:	2300      	movs	r3, #0
 800e40a:	e054      	b.n	800e4b6 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	695b      	ldr	r3, [r3, #20]
 800e410:	2b00      	cmp	r3, #0
 800e412:	d003      	beq.n	800e41c <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	695b      	ldr	r3, [r3, #20]
 800e418:	089b      	lsrs	r3, r3, #2
 800e41a:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800e41c:	687b      	ldr	r3, [r7, #4]
 800e41e:	689b      	ldr	r3, [r3, #8]
 800e420:	2b00      	cmp	r3, #0
 800e422:	d00e      	beq.n	800e442 <osThreadNew+0xa8>
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	68db      	ldr	r3, [r3, #12]
 800e428:	2b5b      	cmp	r3, #91	@ 0x5b
 800e42a:	d90a      	bls.n	800e442 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800e430:	2b00      	cmp	r3, #0
 800e432:	d006      	beq.n	800e442 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	695b      	ldr	r3, [r3, #20]
 800e438:	2b00      	cmp	r3, #0
 800e43a:	d002      	beq.n	800e442 <osThreadNew+0xa8>
        mem = 1;
 800e43c:	2301      	movs	r3, #1
 800e43e:	61bb      	str	r3, [r7, #24]
 800e440:	e010      	b.n	800e464 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	689b      	ldr	r3, [r3, #8]
 800e446:	2b00      	cmp	r3, #0
 800e448:	d10c      	bne.n	800e464 <osThreadNew+0xca>
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	68db      	ldr	r3, [r3, #12]
 800e44e:	2b00      	cmp	r3, #0
 800e450:	d108      	bne.n	800e464 <osThreadNew+0xca>
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	691b      	ldr	r3, [r3, #16]
 800e456:	2b00      	cmp	r3, #0
 800e458:	d104      	bne.n	800e464 <osThreadNew+0xca>
          mem = 0;
 800e45a:	2300      	movs	r3, #0
 800e45c:	61bb      	str	r3, [r7, #24]
 800e45e:	e001      	b.n	800e464 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800e460:	2300      	movs	r3, #0
 800e462:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800e464:	69bb      	ldr	r3, [r7, #24]
 800e466:	2b01      	cmp	r3, #1
 800e468:	d110      	bne.n	800e48c <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800e46e:	687a      	ldr	r2, [r7, #4]
 800e470:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800e472:	9202      	str	r2, [sp, #8]
 800e474:	9301      	str	r3, [sp, #4]
 800e476:	69fb      	ldr	r3, [r7, #28]
 800e478:	9300      	str	r3, [sp, #0]
 800e47a:	68bb      	ldr	r3, [r7, #8]
 800e47c:	6a3a      	ldr	r2, [r7, #32]
 800e47e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e480:	68f8      	ldr	r0, [r7, #12]
 800e482:	f001 fba5 	bl	800fbd0 <xTaskCreateStatic>
 800e486:	4603      	mov	r3, r0
 800e488:	613b      	str	r3, [r7, #16]
 800e48a:	e013      	b.n	800e4b4 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800e48c:	69bb      	ldr	r3, [r7, #24]
 800e48e:	2b00      	cmp	r3, #0
 800e490:	d110      	bne.n	800e4b4 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800e492:	6a3b      	ldr	r3, [r7, #32]
 800e494:	b29a      	uxth	r2, r3
 800e496:	f107 0310 	add.w	r3, r7, #16
 800e49a:	9301      	str	r3, [sp, #4]
 800e49c:	69fb      	ldr	r3, [r7, #28]
 800e49e:	9300      	str	r3, [sp, #0]
 800e4a0:	68bb      	ldr	r3, [r7, #8]
 800e4a2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800e4a4:	68f8      	ldr	r0, [r7, #12]
 800e4a6:	f001 fbf3 	bl	800fc90 <xTaskCreate>
 800e4aa:	4603      	mov	r3, r0
 800e4ac:	2b01      	cmp	r3, #1
 800e4ae:	d001      	beq.n	800e4b4 <osThreadNew+0x11a>
            hTask = NULL;
 800e4b0:	2300      	movs	r3, #0
 800e4b2:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800e4b4:	693b      	ldr	r3, [r7, #16]
}
 800e4b6:	4618      	mov	r0, r3
 800e4b8:	3728      	adds	r7, #40	@ 0x28
 800e4ba:	46bd      	mov	sp, r7
 800e4bc:	bd80      	pop	{r7, pc}

0800e4be <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800e4be:	b580      	push	{r7, lr}
 800e4c0:	b08a      	sub	sp, #40	@ 0x28
 800e4c2:	af02      	add	r7, sp, #8
 800e4c4:	60f8      	str	r0, [r7, #12]
 800e4c6:	60b9      	str	r1, [r7, #8]
 800e4c8:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800e4ca:	2300      	movs	r3, #0
 800e4cc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e4ce:	f3ef 8305 	mrs	r3, IPSR
 800e4d2:	613b      	str	r3, [r7, #16]
  return(result);
 800e4d4:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	d175      	bne.n	800e5c6 <osSemaphoreNew+0x108>
 800e4da:	68fb      	ldr	r3, [r7, #12]
 800e4dc:	2b00      	cmp	r3, #0
 800e4de:	d072      	beq.n	800e5c6 <osSemaphoreNew+0x108>
 800e4e0:	68ba      	ldr	r2, [r7, #8]
 800e4e2:	68fb      	ldr	r3, [r7, #12]
 800e4e4:	429a      	cmp	r2, r3
 800e4e6:	d86e      	bhi.n	800e5c6 <osSemaphoreNew+0x108>
    mem = -1;
 800e4e8:	f04f 33ff 	mov.w	r3, #4294967295
 800e4ec:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	2b00      	cmp	r3, #0
 800e4f2:	d015      	beq.n	800e520 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	689b      	ldr	r3, [r3, #8]
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	d006      	beq.n	800e50a <osSemaphoreNew+0x4c>
 800e4fc:	687b      	ldr	r3, [r7, #4]
 800e4fe:	68db      	ldr	r3, [r3, #12]
 800e500:	2b4f      	cmp	r3, #79	@ 0x4f
 800e502:	d902      	bls.n	800e50a <osSemaphoreNew+0x4c>
        mem = 1;
 800e504:	2301      	movs	r3, #1
 800e506:	61bb      	str	r3, [r7, #24]
 800e508:	e00c      	b.n	800e524 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	689b      	ldr	r3, [r3, #8]
 800e50e:	2b00      	cmp	r3, #0
 800e510:	d108      	bne.n	800e524 <osSemaphoreNew+0x66>
 800e512:	687b      	ldr	r3, [r7, #4]
 800e514:	68db      	ldr	r3, [r3, #12]
 800e516:	2b00      	cmp	r3, #0
 800e518:	d104      	bne.n	800e524 <osSemaphoreNew+0x66>
          mem = 0;
 800e51a:	2300      	movs	r3, #0
 800e51c:	61bb      	str	r3, [r7, #24]
 800e51e:	e001      	b.n	800e524 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800e520:	2300      	movs	r3, #0
 800e522:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800e524:	69bb      	ldr	r3, [r7, #24]
 800e526:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e52a:	d04c      	beq.n	800e5c6 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800e52c:	68fb      	ldr	r3, [r7, #12]
 800e52e:	2b01      	cmp	r3, #1
 800e530:	d128      	bne.n	800e584 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800e532:	69bb      	ldr	r3, [r7, #24]
 800e534:	2b01      	cmp	r3, #1
 800e536:	d10a      	bne.n	800e54e <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	689b      	ldr	r3, [r3, #8]
 800e53c:	2203      	movs	r2, #3
 800e53e:	9200      	str	r2, [sp, #0]
 800e540:	2200      	movs	r2, #0
 800e542:	2100      	movs	r1, #0
 800e544:	2001      	movs	r0, #1
 800e546:	f000 fb81 	bl	800ec4c <xQueueGenericCreateStatic>
 800e54a:	61f8      	str	r0, [r7, #28]
 800e54c:	e005      	b.n	800e55a <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800e54e:	2203      	movs	r2, #3
 800e550:	2100      	movs	r1, #0
 800e552:	2001      	movs	r0, #1
 800e554:	f000 fbf7 	bl	800ed46 <xQueueGenericCreate>
 800e558:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800e55a:	69fb      	ldr	r3, [r7, #28]
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	d022      	beq.n	800e5a6 <osSemaphoreNew+0xe8>
 800e560:	68bb      	ldr	r3, [r7, #8]
 800e562:	2b00      	cmp	r3, #0
 800e564:	d01f      	beq.n	800e5a6 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800e566:	2300      	movs	r3, #0
 800e568:	2200      	movs	r2, #0
 800e56a:	2100      	movs	r1, #0
 800e56c:	69f8      	ldr	r0, [r7, #28]
 800e56e:	f000 fcb7 	bl	800eee0 <xQueueGenericSend>
 800e572:	4603      	mov	r3, r0
 800e574:	2b01      	cmp	r3, #1
 800e576:	d016      	beq.n	800e5a6 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800e578:	69f8      	ldr	r0, [r7, #28]
 800e57a:	f001 f955 	bl	800f828 <vQueueDelete>
            hSemaphore = NULL;
 800e57e:	2300      	movs	r3, #0
 800e580:	61fb      	str	r3, [r7, #28]
 800e582:	e010      	b.n	800e5a6 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800e584:	69bb      	ldr	r3, [r7, #24]
 800e586:	2b01      	cmp	r3, #1
 800e588:	d108      	bne.n	800e59c <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800e58a:	687b      	ldr	r3, [r7, #4]
 800e58c:	689b      	ldr	r3, [r3, #8]
 800e58e:	461a      	mov	r2, r3
 800e590:	68b9      	ldr	r1, [r7, #8]
 800e592:	68f8      	ldr	r0, [r7, #12]
 800e594:	f000 fc35 	bl	800ee02 <xQueueCreateCountingSemaphoreStatic>
 800e598:	61f8      	str	r0, [r7, #28]
 800e59a:	e004      	b.n	800e5a6 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800e59c:	68b9      	ldr	r1, [r7, #8]
 800e59e:	68f8      	ldr	r0, [r7, #12]
 800e5a0:	f000 fc68 	bl	800ee74 <xQueueCreateCountingSemaphore>
 800e5a4:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800e5a6:	69fb      	ldr	r3, [r7, #28]
 800e5a8:	2b00      	cmp	r3, #0
 800e5aa:	d00c      	beq.n	800e5c6 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	d003      	beq.n	800e5ba <osSemaphoreNew+0xfc>
          name = attr->name;
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	681b      	ldr	r3, [r3, #0]
 800e5b6:	617b      	str	r3, [r7, #20]
 800e5b8:	e001      	b.n	800e5be <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800e5ba:	2300      	movs	r3, #0
 800e5bc:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800e5be:	6979      	ldr	r1, [r7, #20]
 800e5c0:	69f8      	ldr	r0, [r7, #28]
 800e5c2:	f001 fa7d 	bl	800fac0 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800e5c6:	69fb      	ldr	r3, [r7, #28]
}
 800e5c8:	4618      	mov	r0, r3
 800e5ca:	3720      	adds	r7, #32
 800e5cc:	46bd      	mov	sp, r7
 800e5ce:	bd80      	pop	{r7, pc}

0800e5d0 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800e5d0:	b580      	push	{r7, lr}
 800e5d2:	b086      	sub	sp, #24
 800e5d4:	af00      	add	r7, sp, #0
 800e5d6:	6078      	str	r0, [r7, #4]
 800e5d8:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800e5de:	2300      	movs	r3, #0
 800e5e0:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800e5e2:	693b      	ldr	r3, [r7, #16]
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	d103      	bne.n	800e5f0 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800e5e8:	f06f 0303 	mvn.w	r3, #3
 800e5ec:	617b      	str	r3, [r7, #20]
 800e5ee:	e039      	b.n	800e664 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e5f0:	f3ef 8305 	mrs	r3, IPSR
 800e5f4:	60fb      	str	r3, [r7, #12]
  return(result);
 800e5f6:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	d022      	beq.n	800e642 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800e5fc:	683b      	ldr	r3, [r7, #0]
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	d003      	beq.n	800e60a <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800e602:	f06f 0303 	mvn.w	r3, #3
 800e606:	617b      	str	r3, [r7, #20]
 800e608:	e02c      	b.n	800e664 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800e60a:	2300      	movs	r3, #0
 800e60c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800e60e:	f107 0308 	add.w	r3, r7, #8
 800e612:	461a      	mov	r2, r3
 800e614:	2100      	movs	r1, #0
 800e616:	6938      	ldr	r0, [r7, #16]
 800e618:	f001 f884 	bl	800f724 <xQueueReceiveFromISR>
 800e61c:	4603      	mov	r3, r0
 800e61e:	2b01      	cmp	r3, #1
 800e620:	d003      	beq.n	800e62a <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800e622:	f06f 0302 	mvn.w	r3, #2
 800e626:	617b      	str	r3, [r7, #20]
 800e628:	e01c      	b.n	800e664 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800e62a:	68bb      	ldr	r3, [r7, #8]
 800e62c:	2b00      	cmp	r3, #0
 800e62e:	d019      	beq.n	800e664 <osSemaphoreAcquire+0x94>
 800e630:	4b0f      	ldr	r3, [pc, #60]	@ (800e670 <osSemaphoreAcquire+0xa0>)
 800e632:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e636:	601a      	str	r2, [r3, #0]
 800e638:	f3bf 8f4f 	dsb	sy
 800e63c:	f3bf 8f6f 	isb	sy
 800e640:	e010      	b.n	800e664 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800e642:	6839      	ldr	r1, [r7, #0]
 800e644:	6938      	ldr	r0, [r7, #16]
 800e646:	f000 ff5d 	bl	800f504 <xQueueSemaphoreTake>
 800e64a:	4603      	mov	r3, r0
 800e64c:	2b01      	cmp	r3, #1
 800e64e:	d009      	beq.n	800e664 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800e650:	683b      	ldr	r3, [r7, #0]
 800e652:	2b00      	cmp	r3, #0
 800e654:	d003      	beq.n	800e65e <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800e656:	f06f 0301 	mvn.w	r3, #1
 800e65a:	617b      	str	r3, [r7, #20]
 800e65c:	e002      	b.n	800e664 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800e65e:	f06f 0302 	mvn.w	r3, #2
 800e662:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800e664:	697b      	ldr	r3, [r7, #20]
}
 800e666:	4618      	mov	r0, r3
 800e668:	3718      	adds	r7, #24
 800e66a:	46bd      	mov	sp, r7
 800e66c:	bd80      	pop	{r7, pc}
 800e66e:	bf00      	nop
 800e670:	e000ed04 	.word	0xe000ed04

0800e674 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800e674:	b580      	push	{r7, lr}
 800e676:	b086      	sub	sp, #24
 800e678:	af00      	add	r7, sp, #0
 800e67a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800e680:	2300      	movs	r3, #0
 800e682:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800e684:	693b      	ldr	r3, [r7, #16]
 800e686:	2b00      	cmp	r3, #0
 800e688:	d103      	bne.n	800e692 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800e68a:	f06f 0303 	mvn.w	r3, #3
 800e68e:	617b      	str	r3, [r7, #20]
 800e690:	e02c      	b.n	800e6ec <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e692:	f3ef 8305 	mrs	r3, IPSR
 800e696:	60fb      	str	r3, [r7, #12]
  return(result);
 800e698:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	d01a      	beq.n	800e6d4 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800e69e:	2300      	movs	r3, #0
 800e6a0:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800e6a2:	f107 0308 	add.w	r3, r7, #8
 800e6a6:	4619      	mov	r1, r3
 800e6a8:	6938      	ldr	r0, [r7, #16]
 800e6aa:	f000 fdb9 	bl	800f220 <xQueueGiveFromISR>
 800e6ae:	4603      	mov	r3, r0
 800e6b0:	2b01      	cmp	r3, #1
 800e6b2:	d003      	beq.n	800e6bc <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800e6b4:	f06f 0302 	mvn.w	r3, #2
 800e6b8:	617b      	str	r3, [r7, #20]
 800e6ba:	e017      	b.n	800e6ec <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800e6bc:	68bb      	ldr	r3, [r7, #8]
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d014      	beq.n	800e6ec <osSemaphoreRelease+0x78>
 800e6c2:	4b0d      	ldr	r3, [pc, #52]	@ (800e6f8 <osSemaphoreRelease+0x84>)
 800e6c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e6c8:	601a      	str	r2, [r3, #0]
 800e6ca:	f3bf 8f4f 	dsb	sy
 800e6ce:	f3bf 8f6f 	isb	sy
 800e6d2:	e00b      	b.n	800e6ec <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800e6d4:	2300      	movs	r3, #0
 800e6d6:	2200      	movs	r2, #0
 800e6d8:	2100      	movs	r1, #0
 800e6da:	6938      	ldr	r0, [r7, #16]
 800e6dc:	f000 fc00 	bl	800eee0 <xQueueGenericSend>
 800e6e0:	4603      	mov	r3, r0
 800e6e2:	2b01      	cmp	r3, #1
 800e6e4:	d002      	beq.n	800e6ec <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800e6e6:	f06f 0302 	mvn.w	r3, #2
 800e6ea:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800e6ec:	697b      	ldr	r3, [r7, #20]
}
 800e6ee:	4618      	mov	r0, r3
 800e6f0:	3718      	adds	r7, #24
 800e6f2:	46bd      	mov	sp, r7
 800e6f4:	bd80      	pop	{r7, pc}
 800e6f6:	bf00      	nop
 800e6f8:	e000ed04 	.word	0xe000ed04

0800e6fc <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 800e6fc:	b580      	push	{r7, lr}
 800e6fe:	b086      	sub	sp, #24
 800e700:	af00      	add	r7, sp, #0
 800e702:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e708:	f3ef 8305 	mrs	r3, IPSR
 800e70c:	60fb      	str	r3, [r7, #12]
  return(result);
 800e70e:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 800e710:	2b00      	cmp	r3, #0
 800e712:	d003      	beq.n	800e71c <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 800e714:	f06f 0305 	mvn.w	r3, #5
 800e718:	617b      	str	r3, [r7, #20]
 800e71a:	e00e      	b.n	800e73a <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 800e71c:	693b      	ldr	r3, [r7, #16]
 800e71e:	2b00      	cmp	r3, #0
 800e720:	d103      	bne.n	800e72a <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 800e722:	f06f 0303 	mvn.w	r3, #3
 800e726:	617b      	str	r3, [r7, #20]
 800e728:	e007      	b.n	800e73a <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 800e72a:	6938      	ldr	r0, [r7, #16]
 800e72c:	f001 f9f2 	bl	800fb14 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 800e730:	2300      	movs	r3, #0
 800e732:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 800e734:	6938      	ldr	r0, [r7, #16]
 800e736:	f001 f877 	bl	800f828 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 800e73a:	697b      	ldr	r3, [r7, #20]
}
 800e73c:	4618      	mov	r0, r3
 800e73e:	3718      	adds	r7, #24
 800e740:	46bd      	mov	sp, r7
 800e742:	bd80      	pop	{r7, pc}

0800e744 <osMessageQueueNew>:

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800e744:	b580      	push	{r7, lr}
 800e746:	b08a      	sub	sp, #40	@ 0x28
 800e748:	af02      	add	r7, sp, #8
 800e74a:	60f8      	str	r0, [r7, #12]
 800e74c:	60b9      	str	r1, [r7, #8]
 800e74e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800e750:	2300      	movs	r3, #0
 800e752:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e754:	f3ef 8305 	mrs	r3, IPSR
 800e758:	613b      	str	r3, [r7, #16]
  return(result);
 800e75a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d15f      	bne.n	800e820 <osMessageQueueNew+0xdc>
 800e760:	68fb      	ldr	r3, [r7, #12]
 800e762:	2b00      	cmp	r3, #0
 800e764:	d05c      	beq.n	800e820 <osMessageQueueNew+0xdc>
 800e766:	68bb      	ldr	r3, [r7, #8]
 800e768:	2b00      	cmp	r3, #0
 800e76a:	d059      	beq.n	800e820 <osMessageQueueNew+0xdc>
    mem = -1;
 800e76c:	f04f 33ff 	mov.w	r3, #4294967295
 800e770:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	2b00      	cmp	r3, #0
 800e776:	d029      	beq.n	800e7cc <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	689b      	ldr	r3, [r3, #8]
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	d012      	beq.n	800e7a6 <osMessageQueueNew+0x62>
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	68db      	ldr	r3, [r3, #12]
 800e784:	2b4f      	cmp	r3, #79	@ 0x4f
 800e786:	d90e      	bls.n	800e7a6 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800e788:	687b      	ldr	r3, [r7, #4]
 800e78a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800e78c:	2b00      	cmp	r3, #0
 800e78e:	d00a      	beq.n	800e7a6 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	695a      	ldr	r2, [r3, #20]
 800e794:	68fb      	ldr	r3, [r7, #12]
 800e796:	68b9      	ldr	r1, [r7, #8]
 800e798:	fb01 f303 	mul.w	r3, r1, r3
 800e79c:	429a      	cmp	r2, r3
 800e79e:	d302      	bcc.n	800e7a6 <osMessageQueueNew+0x62>
        mem = 1;
 800e7a0:	2301      	movs	r3, #1
 800e7a2:	61bb      	str	r3, [r7, #24]
 800e7a4:	e014      	b.n	800e7d0 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	689b      	ldr	r3, [r3, #8]
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d110      	bne.n	800e7d0 <osMessageQueueNew+0x8c>
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	68db      	ldr	r3, [r3, #12]
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d10c      	bne.n	800e7d0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800e7b6:	687b      	ldr	r3, [r7, #4]
 800e7b8:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800e7ba:	2b00      	cmp	r3, #0
 800e7bc:	d108      	bne.n	800e7d0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	695b      	ldr	r3, [r3, #20]
 800e7c2:	2b00      	cmp	r3, #0
 800e7c4:	d104      	bne.n	800e7d0 <osMessageQueueNew+0x8c>
          mem = 0;
 800e7c6:	2300      	movs	r3, #0
 800e7c8:	61bb      	str	r3, [r7, #24]
 800e7ca:	e001      	b.n	800e7d0 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800e7cc:	2300      	movs	r3, #0
 800e7ce:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800e7d0:	69bb      	ldr	r3, [r7, #24]
 800e7d2:	2b01      	cmp	r3, #1
 800e7d4:	d10b      	bne.n	800e7ee <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	691a      	ldr	r2, [r3, #16]
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	689b      	ldr	r3, [r3, #8]
 800e7de:	2100      	movs	r1, #0
 800e7e0:	9100      	str	r1, [sp, #0]
 800e7e2:	68b9      	ldr	r1, [r7, #8]
 800e7e4:	68f8      	ldr	r0, [r7, #12]
 800e7e6:	f000 fa31 	bl	800ec4c <xQueueGenericCreateStatic>
 800e7ea:	61f8      	str	r0, [r7, #28]
 800e7ec:	e008      	b.n	800e800 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800e7ee:	69bb      	ldr	r3, [r7, #24]
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	d105      	bne.n	800e800 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800e7f4:	2200      	movs	r2, #0
 800e7f6:	68b9      	ldr	r1, [r7, #8]
 800e7f8:	68f8      	ldr	r0, [r7, #12]
 800e7fa:	f000 faa4 	bl	800ed46 <xQueueGenericCreate>
 800e7fe:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800e800:	69fb      	ldr	r3, [r7, #28]
 800e802:	2b00      	cmp	r3, #0
 800e804:	d00c      	beq.n	800e820 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800e806:	687b      	ldr	r3, [r7, #4]
 800e808:	2b00      	cmp	r3, #0
 800e80a:	d003      	beq.n	800e814 <osMessageQueueNew+0xd0>
        name = attr->name;
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	681b      	ldr	r3, [r3, #0]
 800e810:	617b      	str	r3, [r7, #20]
 800e812:	e001      	b.n	800e818 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800e814:	2300      	movs	r3, #0
 800e816:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800e818:	6979      	ldr	r1, [r7, #20]
 800e81a:	69f8      	ldr	r0, [r7, #28]
 800e81c:	f001 f950 	bl	800fac0 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800e820:	69fb      	ldr	r3, [r7, #28]
}
 800e822:	4618      	mov	r0, r3
 800e824:	3720      	adds	r7, #32
 800e826:	46bd      	mov	sp, r7
 800e828:	bd80      	pop	{r7, pc}
	...

0800e82c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800e82c:	b580      	push	{r7, lr}
 800e82e:	b088      	sub	sp, #32
 800e830:	af00      	add	r7, sp, #0
 800e832:	60f8      	str	r0, [r7, #12]
 800e834:	60b9      	str	r1, [r7, #8]
 800e836:	603b      	str	r3, [r7, #0]
 800e838:	4613      	mov	r3, r2
 800e83a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800e83c:	68fb      	ldr	r3, [r7, #12]
 800e83e:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800e840:	2300      	movs	r3, #0
 800e842:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e844:	f3ef 8305 	mrs	r3, IPSR
 800e848:	617b      	str	r3, [r7, #20]
  return(result);
 800e84a:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800e84c:	2b00      	cmp	r3, #0
 800e84e:	d028      	beq.n	800e8a2 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800e850:	69bb      	ldr	r3, [r7, #24]
 800e852:	2b00      	cmp	r3, #0
 800e854:	d005      	beq.n	800e862 <osMessageQueuePut+0x36>
 800e856:	68bb      	ldr	r3, [r7, #8]
 800e858:	2b00      	cmp	r3, #0
 800e85a:	d002      	beq.n	800e862 <osMessageQueuePut+0x36>
 800e85c:	683b      	ldr	r3, [r7, #0]
 800e85e:	2b00      	cmp	r3, #0
 800e860:	d003      	beq.n	800e86a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800e862:	f06f 0303 	mvn.w	r3, #3
 800e866:	61fb      	str	r3, [r7, #28]
 800e868:	e038      	b.n	800e8dc <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800e86a:	2300      	movs	r3, #0
 800e86c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800e86e:	f107 0210 	add.w	r2, r7, #16
 800e872:	2300      	movs	r3, #0
 800e874:	68b9      	ldr	r1, [r7, #8]
 800e876:	69b8      	ldr	r0, [r7, #24]
 800e878:	f000 fc34 	bl	800f0e4 <xQueueGenericSendFromISR>
 800e87c:	4603      	mov	r3, r0
 800e87e:	2b01      	cmp	r3, #1
 800e880:	d003      	beq.n	800e88a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800e882:	f06f 0302 	mvn.w	r3, #2
 800e886:	61fb      	str	r3, [r7, #28]
 800e888:	e028      	b.n	800e8dc <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800e88a:	693b      	ldr	r3, [r7, #16]
 800e88c:	2b00      	cmp	r3, #0
 800e88e:	d025      	beq.n	800e8dc <osMessageQueuePut+0xb0>
 800e890:	4b15      	ldr	r3, [pc, #84]	@ (800e8e8 <osMessageQueuePut+0xbc>)
 800e892:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e896:	601a      	str	r2, [r3, #0]
 800e898:	f3bf 8f4f 	dsb	sy
 800e89c:	f3bf 8f6f 	isb	sy
 800e8a0:	e01c      	b.n	800e8dc <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800e8a2:	69bb      	ldr	r3, [r7, #24]
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	d002      	beq.n	800e8ae <osMessageQueuePut+0x82>
 800e8a8:	68bb      	ldr	r3, [r7, #8]
 800e8aa:	2b00      	cmp	r3, #0
 800e8ac:	d103      	bne.n	800e8b6 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800e8ae:	f06f 0303 	mvn.w	r3, #3
 800e8b2:	61fb      	str	r3, [r7, #28]
 800e8b4:	e012      	b.n	800e8dc <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800e8b6:	2300      	movs	r3, #0
 800e8b8:	683a      	ldr	r2, [r7, #0]
 800e8ba:	68b9      	ldr	r1, [r7, #8]
 800e8bc:	69b8      	ldr	r0, [r7, #24]
 800e8be:	f000 fb0f 	bl	800eee0 <xQueueGenericSend>
 800e8c2:	4603      	mov	r3, r0
 800e8c4:	2b01      	cmp	r3, #1
 800e8c6:	d009      	beq.n	800e8dc <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800e8c8:	683b      	ldr	r3, [r7, #0]
 800e8ca:	2b00      	cmp	r3, #0
 800e8cc:	d003      	beq.n	800e8d6 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800e8ce:	f06f 0301 	mvn.w	r3, #1
 800e8d2:	61fb      	str	r3, [r7, #28]
 800e8d4:	e002      	b.n	800e8dc <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800e8d6:	f06f 0302 	mvn.w	r3, #2
 800e8da:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800e8dc:	69fb      	ldr	r3, [r7, #28]
}
 800e8de:	4618      	mov	r0, r3
 800e8e0:	3720      	adds	r7, #32
 800e8e2:	46bd      	mov	sp, r7
 800e8e4:	bd80      	pop	{r7, pc}
 800e8e6:	bf00      	nop
 800e8e8:	e000ed04 	.word	0xe000ed04

0800e8ec <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800e8ec:	b580      	push	{r7, lr}
 800e8ee:	b088      	sub	sp, #32
 800e8f0:	af00      	add	r7, sp, #0
 800e8f2:	60f8      	str	r0, [r7, #12]
 800e8f4:	60b9      	str	r1, [r7, #8]
 800e8f6:	607a      	str	r2, [r7, #4]
 800e8f8:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800e8fa:	68fb      	ldr	r3, [r7, #12]
 800e8fc:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800e8fe:	2300      	movs	r3, #0
 800e900:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e902:	f3ef 8305 	mrs	r3, IPSR
 800e906:	617b      	str	r3, [r7, #20]
  return(result);
 800e908:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800e90a:	2b00      	cmp	r3, #0
 800e90c:	d028      	beq.n	800e960 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800e90e:	69bb      	ldr	r3, [r7, #24]
 800e910:	2b00      	cmp	r3, #0
 800e912:	d005      	beq.n	800e920 <osMessageQueueGet+0x34>
 800e914:	68bb      	ldr	r3, [r7, #8]
 800e916:	2b00      	cmp	r3, #0
 800e918:	d002      	beq.n	800e920 <osMessageQueueGet+0x34>
 800e91a:	683b      	ldr	r3, [r7, #0]
 800e91c:	2b00      	cmp	r3, #0
 800e91e:	d003      	beq.n	800e928 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800e920:	f06f 0303 	mvn.w	r3, #3
 800e924:	61fb      	str	r3, [r7, #28]
 800e926:	e037      	b.n	800e998 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800e928:	2300      	movs	r3, #0
 800e92a:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800e92c:	f107 0310 	add.w	r3, r7, #16
 800e930:	461a      	mov	r2, r3
 800e932:	68b9      	ldr	r1, [r7, #8]
 800e934:	69b8      	ldr	r0, [r7, #24]
 800e936:	f000 fef5 	bl	800f724 <xQueueReceiveFromISR>
 800e93a:	4603      	mov	r3, r0
 800e93c:	2b01      	cmp	r3, #1
 800e93e:	d003      	beq.n	800e948 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800e940:	f06f 0302 	mvn.w	r3, #2
 800e944:	61fb      	str	r3, [r7, #28]
 800e946:	e027      	b.n	800e998 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800e948:	693b      	ldr	r3, [r7, #16]
 800e94a:	2b00      	cmp	r3, #0
 800e94c:	d024      	beq.n	800e998 <osMessageQueueGet+0xac>
 800e94e:	4b15      	ldr	r3, [pc, #84]	@ (800e9a4 <osMessageQueueGet+0xb8>)
 800e950:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800e954:	601a      	str	r2, [r3, #0]
 800e956:	f3bf 8f4f 	dsb	sy
 800e95a:	f3bf 8f6f 	isb	sy
 800e95e:	e01b      	b.n	800e998 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800e960:	69bb      	ldr	r3, [r7, #24]
 800e962:	2b00      	cmp	r3, #0
 800e964:	d002      	beq.n	800e96c <osMessageQueueGet+0x80>
 800e966:	68bb      	ldr	r3, [r7, #8]
 800e968:	2b00      	cmp	r3, #0
 800e96a:	d103      	bne.n	800e974 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800e96c:	f06f 0303 	mvn.w	r3, #3
 800e970:	61fb      	str	r3, [r7, #28]
 800e972:	e011      	b.n	800e998 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800e974:	683a      	ldr	r2, [r7, #0]
 800e976:	68b9      	ldr	r1, [r7, #8]
 800e978:	69b8      	ldr	r0, [r7, #24]
 800e97a:	f000 fce1 	bl	800f340 <xQueueReceive>
 800e97e:	4603      	mov	r3, r0
 800e980:	2b01      	cmp	r3, #1
 800e982:	d009      	beq.n	800e998 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800e984:	683b      	ldr	r3, [r7, #0]
 800e986:	2b00      	cmp	r3, #0
 800e988:	d003      	beq.n	800e992 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800e98a:	f06f 0301 	mvn.w	r3, #1
 800e98e:	61fb      	str	r3, [r7, #28]
 800e990:	e002      	b.n	800e998 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800e992:	f06f 0302 	mvn.w	r3, #2
 800e996:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800e998:	69fb      	ldr	r3, [r7, #28]
}
 800e99a:	4618      	mov	r0, r3
 800e99c:	3720      	adds	r7, #32
 800e99e:	46bd      	mov	sp, r7
 800e9a0:	bd80      	pop	{r7, pc}
 800e9a2:	bf00      	nop
 800e9a4:	e000ed04 	.word	0xe000ed04

0800e9a8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800e9a8:	b480      	push	{r7}
 800e9aa:	b085      	sub	sp, #20
 800e9ac:	af00      	add	r7, sp, #0
 800e9ae:	60f8      	str	r0, [r7, #12]
 800e9b0:	60b9      	str	r1, [r7, #8]
 800e9b2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800e9b4:	68fb      	ldr	r3, [r7, #12]
 800e9b6:	4a07      	ldr	r2, [pc, #28]	@ (800e9d4 <vApplicationGetIdleTaskMemory+0x2c>)
 800e9b8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800e9ba:	68bb      	ldr	r3, [r7, #8]
 800e9bc:	4a06      	ldr	r2, [pc, #24]	@ (800e9d8 <vApplicationGetIdleTaskMemory+0x30>)
 800e9be:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	2280      	movs	r2, #128	@ 0x80
 800e9c4:	601a      	str	r2, [r3, #0]
}
 800e9c6:	bf00      	nop
 800e9c8:	3714      	adds	r7, #20
 800e9ca:	46bd      	mov	sp, r7
 800e9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9d0:	4770      	bx	lr
 800e9d2:	bf00      	nop
 800e9d4:	20004b08 	.word	0x20004b08
 800e9d8:	20004b64 	.word	0x20004b64

0800e9dc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800e9dc:	b480      	push	{r7}
 800e9de:	b085      	sub	sp, #20
 800e9e0:	af00      	add	r7, sp, #0
 800e9e2:	60f8      	str	r0, [r7, #12]
 800e9e4:	60b9      	str	r1, [r7, #8]
 800e9e6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800e9e8:	68fb      	ldr	r3, [r7, #12]
 800e9ea:	4a07      	ldr	r2, [pc, #28]	@ (800ea08 <vApplicationGetTimerTaskMemory+0x2c>)
 800e9ec:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800e9ee:	68bb      	ldr	r3, [r7, #8]
 800e9f0:	4a06      	ldr	r2, [pc, #24]	@ (800ea0c <vApplicationGetTimerTaskMemory+0x30>)
 800e9f2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800e9fa:	601a      	str	r2, [r3, #0]
}
 800e9fc:	bf00      	nop
 800e9fe:	3714      	adds	r7, #20
 800ea00:	46bd      	mov	sp, r7
 800ea02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea06:	4770      	bx	lr
 800ea08:	20004d64 	.word	0x20004d64
 800ea0c:	20004dc0 	.word	0x20004dc0

0800ea10 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800ea10:	b480      	push	{r7}
 800ea12:	b083      	sub	sp, #12
 800ea14:	af00      	add	r7, sp, #0
 800ea16:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	f103 0208 	add.w	r2, r3, #8
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	f04f 32ff 	mov.w	r2, #4294967295
 800ea28:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	f103 0208 	add.w	r2, r3, #8
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	f103 0208 	add.w	r2, r3, #8
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	2200      	movs	r2, #0
 800ea42:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800ea44:	bf00      	nop
 800ea46:	370c      	adds	r7, #12
 800ea48:	46bd      	mov	sp, r7
 800ea4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea4e:	4770      	bx	lr

0800ea50 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ea50:	b480      	push	{r7}
 800ea52:	b083      	sub	sp, #12
 800ea54:	af00      	add	r7, sp, #0
 800ea56:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	2200      	movs	r2, #0
 800ea5c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800ea5e:	bf00      	nop
 800ea60:	370c      	adds	r7, #12
 800ea62:	46bd      	mov	sp, r7
 800ea64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea68:	4770      	bx	lr

0800ea6a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ea6a:	b480      	push	{r7}
 800ea6c:	b085      	sub	sp, #20
 800ea6e:	af00      	add	r7, sp, #0
 800ea70:	6078      	str	r0, [r7, #4]
 800ea72:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	685b      	ldr	r3, [r3, #4]
 800ea78:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ea7a:	683b      	ldr	r3, [r7, #0]
 800ea7c:	68fa      	ldr	r2, [r7, #12]
 800ea7e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ea80:	68fb      	ldr	r3, [r7, #12]
 800ea82:	689a      	ldr	r2, [r3, #8]
 800ea84:	683b      	ldr	r3, [r7, #0]
 800ea86:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800ea88:	68fb      	ldr	r3, [r7, #12]
 800ea8a:	689b      	ldr	r3, [r3, #8]
 800ea8c:	683a      	ldr	r2, [r7, #0]
 800ea8e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800ea90:	68fb      	ldr	r3, [r7, #12]
 800ea92:	683a      	ldr	r2, [r7, #0]
 800ea94:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800ea96:	683b      	ldr	r3, [r7, #0]
 800ea98:	687a      	ldr	r2, [r7, #4]
 800ea9a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	681b      	ldr	r3, [r3, #0]
 800eaa0:	1c5a      	adds	r2, r3, #1
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	601a      	str	r2, [r3, #0]
}
 800eaa6:	bf00      	nop
 800eaa8:	3714      	adds	r7, #20
 800eaaa:	46bd      	mov	sp, r7
 800eaac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eab0:	4770      	bx	lr

0800eab2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800eab2:	b480      	push	{r7}
 800eab4:	b085      	sub	sp, #20
 800eab6:	af00      	add	r7, sp, #0
 800eab8:	6078      	str	r0, [r7, #4]
 800eaba:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800eabc:	683b      	ldr	r3, [r7, #0]
 800eabe:	681b      	ldr	r3, [r3, #0]
 800eac0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800eac2:	68bb      	ldr	r3, [r7, #8]
 800eac4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eac8:	d103      	bne.n	800ead2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	691b      	ldr	r3, [r3, #16]
 800eace:	60fb      	str	r3, [r7, #12]
 800ead0:	e00c      	b.n	800eaec <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800ead2:	687b      	ldr	r3, [r7, #4]
 800ead4:	3308      	adds	r3, #8
 800ead6:	60fb      	str	r3, [r7, #12]
 800ead8:	e002      	b.n	800eae0 <vListInsert+0x2e>
 800eada:	68fb      	ldr	r3, [r7, #12]
 800eadc:	685b      	ldr	r3, [r3, #4]
 800eade:	60fb      	str	r3, [r7, #12]
 800eae0:	68fb      	ldr	r3, [r7, #12]
 800eae2:	685b      	ldr	r3, [r3, #4]
 800eae4:	681b      	ldr	r3, [r3, #0]
 800eae6:	68ba      	ldr	r2, [r7, #8]
 800eae8:	429a      	cmp	r2, r3
 800eaea:	d2f6      	bcs.n	800eada <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800eaec:	68fb      	ldr	r3, [r7, #12]
 800eaee:	685a      	ldr	r2, [r3, #4]
 800eaf0:	683b      	ldr	r3, [r7, #0]
 800eaf2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800eaf4:	683b      	ldr	r3, [r7, #0]
 800eaf6:	685b      	ldr	r3, [r3, #4]
 800eaf8:	683a      	ldr	r2, [r7, #0]
 800eafa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800eafc:	683b      	ldr	r3, [r7, #0]
 800eafe:	68fa      	ldr	r2, [r7, #12]
 800eb00:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800eb02:	68fb      	ldr	r3, [r7, #12]
 800eb04:	683a      	ldr	r2, [r7, #0]
 800eb06:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800eb08:	683b      	ldr	r3, [r7, #0]
 800eb0a:	687a      	ldr	r2, [r7, #4]
 800eb0c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	681b      	ldr	r3, [r3, #0]
 800eb12:	1c5a      	adds	r2, r3, #1
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	601a      	str	r2, [r3, #0]
}
 800eb18:	bf00      	nop
 800eb1a:	3714      	adds	r7, #20
 800eb1c:	46bd      	mov	sp, r7
 800eb1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb22:	4770      	bx	lr

0800eb24 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800eb24:	b480      	push	{r7}
 800eb26:	b085      	sub	sp, #20
 800eb28:	af00      	add	r7, sp, #0
 800eb2a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	691b      	ldr	r3, [r3, #16]
 800eb30:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	685b      	ldr	r3, [r3, #4]
 800eb36:	687a      	ldr	r2, [r7, #4]
 800eb38:	6892      	ldr	r2, [r2, #8]
 800eb3a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	689b      	ldr	r3, [r3, #8]
 800eb40:	687a      	ldr	r2, [r7, #4]
 800eb42:	6852      	ldr	r2, [r2, #4]
 800eb44:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800eb46:	68fb      	ldr	r3, [r7, #12]
 800eb48:	685b      	ldr	r3, [r3, #4]
 800eb4a:	687a      	ldr	r2, [r7, #4]
 800eb4c:	429a      	cmp	r2, r3
 800eb4e:	d103      	bne.n	800eb58 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	689a      	ldr	r2, [r3, #8]
 800eb54:	68fb      	ldr	r3, [r7, #12]
 800eb56:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	2200      	movs	r2, #0
 800eb5c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800eb5e:	68fb      	ldr	r3, [r7, #12]
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	1e5a      	subs	r2, r3, #1
 800eb64:	68fb      	ldr	r3, [r7, #12]
 800eb66:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800eb68:	68fb      	ldr	r3, [r7, #12]
 800eb6a:	681b      	ldr	r3, [r3, #0]
}
 800eb6c:	4618      	mov	r0, r3
 800eb6e:	3714      	adds	r7, #20
 800eb70:	46bd      	mov	sp, r7
 800eb72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb76:	4770      	bx	lr

0800eb78 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800eb78:	b580      	push	{r7, lr}
 800eb7a:	b084      	sub	sp, #16
 800eb7c:	af00      	add	r7, sp, #0
 800eb7e:	6078      	str	r0, [r7, #4]
 800eb80:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800eb82:	687b      	ldr	r3, [r7, #4]
 800eb84:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800eb86:	68fb      	ldr	r3, [r7, #12]
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d10b      	bne.n	800eba4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800eb8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eb90:	f383 8811 	msr	BASEPRI, r3
 800eb94:	f3bf 8f6f 	isb	sy
 800eb98:	f3bf 8f4f 	dsb	sy
 800eb9c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800eb9e:	bf00      	nop
 800eba0:	bf00      	nop
 800eba2:	e7fd      	b.n	800eba0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800eba4:	f002 fcc8 	bl	8011538 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800eba8:	68fb      	ldr	r3, [r7, #12]
 800ebaa:	681a      	ldr	r2, [r3, #0]
 800ebac:	68fb      	ldr	r3, [r7, #12]
 800ebae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ebb0:	68f9      	ldr	r1, [r7, #12]
 800ebb2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800ebb4:	fb01 f303 	mul.w	r3, r1, r3
 800ebb8:	441a      	add	r2, r3
 800ebba:	68fb      	ldr	r3, [r7, #12]
 800ebbc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ebbe:	68fb      	ldr	r3, [r7, #12]
 800ebc0:	2200      	movs	r2, #0
 800ebc2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ebc4:	68fb      	ldr	r3, [r7, #12]
 800ebc6:	681a      	ldr	r2, [r3, #0]
 800ebc8:	68fb      	ldr	r3, [r7, #12]
 800ebca:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ebcc:	68fb      	ldr	r3, [r7, #12]
 800ebce:	681a      	ldr	r2, [r3, #0]
 800ebd0:	68fb      	ldr	r3, [r7, #12]
 800ebd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ebd4:	3b01      	subs	r3, #1
 800ebd6:	68f9      	ldr	r1, [r7, #12]
 800ebd8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800ebda:	fb01 f303 	mul.w	r3, r1, r3
 800ebde:	441a      	add	r2, r3
 800ebe0:	68fb      	ldr	r3, [r7, #12]
 800ebe2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	22ff      	movs	r2, #255	@ 0xff
 800ebe8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ebec:	68fb      	ldr	r3, [r7, #12]
 800ebee:	22ff      	movs	r2, #255	@ 0xff
 800ebf0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800ebf4:	683b      	ldr	r3, [r7, #0]
 800ebf6:	2b00      	cmp	r3, #0
 800ebf8:	d114      	bne.n	800ec24 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	691b      	ldr	r3, [r3, #16]
 800ebfe:	2b00      	cmp	r3, #0
 800ec00:	d01a      	beq.n	800ec38 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ec02:	68fb      	ldr	r3, [r7, #12]
 800ec04:	3310      	adds	r3, #16
 800ec06:	4618      	mov	r0, r3
 800ec08:	f001 fc66 	bl	80104d8 <xTaskRemoveFromEventList>
 800ec0c:	4603      	mov	r3, r0
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d012      	beq.n	800ec38 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800ec12:	4b0d      	ldr	r3, [pc, #52]	@ (800ec48 <xQueueGenericReset+0xd0>)
 800ec14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ec18:	601a      	str	r2, [r3, #0]
 800ec1a:	f3bf 8f4f 	dsb	sy
 800ec1e:	f3bf 8f6f 	isb	sy
 800ec22:	e009      	b.n	800ec38 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	3310      	adds	r3, #16
 800ec28:	4618      	mov	r0, r3
 800ec2a:	f7ff fef1 	bl	800ea10 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ec2e:	68fb      	ldr	r3, [r7, #12]
 800ec30:	3324      	adds	r3, #36	@ 0x24
 800ec32:	4618      	mov	r0, r3
 800ec34:	f7ff feec 	bl	800ea10 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ec38:	f002 fcb0 	bl	801159c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800ec3c:	2301      	movs	r3, #1
}
 800ec3e:	4618      	mov	r0, r3
 800ec40:	3710      	adds	r7, #16
 800ec42:	46bd      	mov	sp, r7
 800ec44:	bd80      	pop	{r7, pc}
 800ec46:	bf00      	nop
 800ec48:	e000ed04 	.word	0xe000ed04

0800ec4c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800ec4c:	b580      	push	{r7, lr}
 800ec4e:	b08e      	sub	sp, #56	@ 0x38
 800ec50:	af02      	add	r7, sp, #8
 800ec52:	60f8      	str	r0, [r7, #12]
 800ec54:	60b9      	str	r1, [r7, #8]
 800ec56:	607a      	str	r2, [r7, #4]
 800ec58:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ec5a:	68fb      	ldr	r3, [r7, #12]
 800ec5c:	2b00      	cmp	r3, #0
 800ec5e:	d10b      	bne.n	800ec78 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800ec60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec64:	f383 8811 	msr	BASEPRI, r3
 800ec68:	f3bf 8f6f 	isb	sy
 800ec6c:	f3bf 8f4f 	dsb	sy
 800ec70:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ec72:	bf00      	nop
 800ec74:	bf00      	nop
 800ec76:	e7fd      	b.n	800ec74 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ec78:	683b      	ldr	r3, [r7, #0]
 800ec7a:	2b00      	cmp	r3, #0
 800ec7c:	d10b      	bne.n	800ec96 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800ec7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ec82:	f383 8811 	msr	BASEPRI, r3
 800ec86:	f3bf 8f6f 	isb	sy
 800ec8a:	f3bf 8f4f 	dsb	sy
 800ec8e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ec90:	bf00      	nop
 800ec92:	bf00      	nop
 800ec94:	e7fd      	b.n	800ec92 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	d002      	beq.n	800eca2 <xQueueGenericCreateStatic+0x56>
 800ec9c:	68bb      	ldr	r3, [r7, #8]
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	d001      	beq.n	800eca6 <xQueueGenericCreateStatic+0x5a>
 800eca2:	2301      	movs	r3, #1
 800eca4:	e000      	b.n	800eca8 <xQueueGenericCreateStatic+0x5c>
 800eca6:	2300      	movs	r3, #0
 800eca8:	2b00      	cmp	r3, #0
 800ecaa:	d10b      	bne.n	800ecc4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800ecac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ecb0:	f383 8811 	msr	BASEPRI, r3
 800ecb4:	f3bf 8f6f 	isb	sy
 800ecb8:	f3bf 8f4f 	dsb	sy
 800ecbc:	623b      	str	r3, [r7, #32]
}
 800ecbe:	bf00      	nop
 800ecc0:	bf00      	nop
 800ecc2:	e7fd      	b.n	800ecc0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	2b00      	cmp	r3, #0
 800ecc8:	d102      	bne.n	800ecd0 <xQueueGenericCreateStatic+0x84>
 800ecca:	68bb      	ldr	r3, [r7, #8]
 800eccc:	2b00      	cmp	r3, #0
 800ecce:	d101      	bne.n	800ecd4 <xQueueGenericCreateStatic+0x88>
 800ecd0:	2301      	movs	r3, #1
 800ecd2:	e000      	b.n	800ecd6 <xQueueGenericCreateStatic+0x8a>
 800ecd4:	2300      	movs	r3, #0
 800ecd6:	2b00      	cmp	r3, #0
 800ecd8:	d10b      	bne.n	800ecf2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800ecda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ecde:	f383 8811 	msr	BASEPRI, r3
 800ece2:	f3bf 8f6f 	isb	sy
 800ece6:	f3bf 8f4f 	dsb	sy
 800ecea:	61fb      	str	r3, [r7, #28]
}
 800ecec:	bf00      	nop
 800ecee:	bf00      	nop
 800ecf0:	e7fd      	b.n	800ecee <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ecf2:	2350      	movs	r3, #80	@ 0x50
 800ecf4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ecf6:	697b      	ldr	r3, [r7, #20]
 800ecf8:	2b50      	cmp	r3, #80	@ 0x50
 800ecfa:	d00b      	beq.n	800ed14 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800ecfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed00:	f383 8811 	msr	BASEPRI, r3
 800ed04:	f3bf 8f6f 	isb	sy
 800ed08:	f3bf 8f4f 	dsb	sy
 800ed0c:	61bb      	str	r3, [r7, #24]
}
 800ed0e:	bf00      	nop
 800ed10:	bf00      	nop
 800ed12:	e7fd      	b.n	800ed10 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ed14:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ed16:	683b      	ldr	r3, [r7, #0]
 800ed18:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800ed1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed1c:	2b00      	cmp	r3, #0
 800ed1e:	d00d      	beq.n	800ed3c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800ed20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed22:	2201      	movs	r2, #1
 800ed24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ed28:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800ed2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ed2e:	9300      	str	r3, [sp, #0]
 800ed30:	4613      	mov	r3, r2
 800ed32:	687a      	ldr	r2, [r7, #4]
 800ed34:	68b9      	ldr	r1, [r7, #8]
 800ed36:	68f8      	ldr	r0, [r7, #12]
 800ed38:	f000 f840 	bl	800edbc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ed3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800ed3e:	4618      	mov	r0, r3
 800ed40:	3730      	adds	r7, #48	@ 0x30
 800ed42:	46bd      	mov	sp, r7
 800ed44:	bd80      	pop	{r7, pc}

0800ed46 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800ed46:	b580      	push	{r7, lr}
 800ed48:	b08a      	sub	sp, #40	@ 0x28
 800ed4a:	af02      	add	r7, sp, #8
 800ed4c:	60f8      	str	r0, [r7, #12]
 800ed4e:	60b9      	str	r1, [r7, #8]
 800ed50:	4613      	mov	r3, r2
 800ed52:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ed54:	68fb      	ldr	r3, [r7, #12]
 800ed56:	2b00      	cmp	r3, #0
 800ed58:	d10b      	bne.n	800ed72 <xQueueGenericCreate+0x2c>
	__asm volatile
 800ed5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ed5e:	f383 8811 	msr	BASEPRI, r3
 800ed62:	f3bf 8f6f 	isb	sy
 800ed66:	f3bf 8f4f 	dsb	sy
 800ed6a:	613b      	str	r3, [r7, #16]
}
 800ed6c:	bf00      	nop
 800ed6e:	bf00      	nop
 800ed70:	e7fd      	b.n	800ed6e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ed72:	68fb      	ldr	r3, [r7, #12]
 800ed74:	68ba      	ldr	r2, [r7, #8]
 800ed76:	fb02 f303 	mul.w	r3, r2, r3
 800ed7a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800ed7c:	69fb      	ldr	r3, [r7, #28]
 800ed7e:	3350      	adds	r3, #80	@ 0x50
 800ed80:	4618      	mov	r0, r3
 800ed82:	f002 fcfb 	bl	801177c <pvPortMalloc>
 800ed86:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800ed88:	69bb      	ldr	r3, [r7, #24]
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	d011      	beq.n	800edb2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800ed8e:	69bb      	ldr	r3, [r7, #24]
 800ed90:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ed92:	697b      	ldr	r3, [r7, #20]
 800ed94:	3350      	adds	r3, #80	@ 0x50
 800ed96:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800ed98:	69bb      	ldr	r3, [r7, #24]
 800ed9a:	2200      	movs	r2, #0
 800ed9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800eda0:	79fa      	ldrb	r2, [r7, #7]
 800eda2:	69bb      	ldr	r3, [r7, #24]
 800eda4:	9300      	str	r3, [sp, #0]
 800eda6:	4613      	mov	r3, r2
 800eda8:	697a      	ldr	r2, [r7, #20]
 800edaa:	68b9      	ldr	r1, [r7, #8]
 800edac:	68f8      	ldr	r0, [r7, #12]
 800edae:	f000 f805 	bl	800edbc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800edb2:	69bb      	ldr	r3, [r7, #24]
	}
 800edb4:	4618      	mov	r0, r3
 800edb6:	3720      	adds	r7, #32
 800edb8:	46bd      	mov	sp, r7
 800edba:	bd80      	pop	{r7, pc}

0800edbc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800edbc:	b580      	push	{r7, lr}
 800edbe:	b084      	sub	sp, #16
 800edc0:	af00      	add	r7, sp, #0
 800edc2:	60f8      	str	r0, [r7, #12]
 800edc4:	60b9      	str	r1, [r7, #8]
 800edc6:	607a      	str	r2, [r7, #4]
 800edc8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800edca:	68bb      	ldr	r3, [r7, #8]
 800edcc:	2b00      	cmp	r3, #0
 800edce:	d103      	bne.n	800edd8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800edd0:	69bb      	ldr	r3, [r7, #24]
 800edd2:	69ba      	ldr	r2, [r7, #24]
 800edd4:	601a      	str	r2, [r3, #0]
 800edd6:	e002      	b.n	800edde <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800edd8:	69bb      	ldr	r3, [r7, #24]
 800edda:	687a      	ldr	r2, [r7, #4]
 800eddc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800edde:	69bb      	ldr	r3, [r7, #24]
 800ede0:	68fa      	ldr	r2, [r7, #12]
 800ede2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800ede4:	69bb      	ldr	r3, [r7, #24]
 800ede6:	68ba      	ldr	r2, [r7, #8]
 800ede8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800edea:	2101      	movs	r1, #1
 800edec:	69b8      	ldr	r0, [r7, #24]
 800edee:	f7ff fec3 	bl	800eb78 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800edf2:	69bb      	ldr	r3, [r7, #24]
 800edf4:	78fa      	ldrb	r2, [r7, #3]
 800edf6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800edfa:	bf00      	nop
 800edfc:	3710      	adds	r7, #16
 800edfe:	46bd      	mov	sp, r7
 800ee00:	bd80      	pop	{r7, pc}

0800ee02 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800ee02:	b580      	push	{r7, lr}
 800ee04:	b08a      	sub	sp, #40	@ 0x28
 800ee06:	af02      	add	r7, sp, #8
 800ee08:	60f8      	str	r0, [r7, #12]
 800ee0a:	60b9      	str	r1, [r7, #8]
 800ee0c:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800ee0e:	68fb      	ldr	r3, [r7, #12]
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	d10b      	bne.n	800ee2c <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 800ee14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee18:	f383 8811 	msr	BASEPRI, r3
 800ee1c:	f3bf 8f6f 	isb	sy
 800ee20:	f3bf 8f4f 	dsb	sy
 800ee24:	61bb      	str	r3, [r7, #24]
}
 800ee26:	bf00      	nop
 800ee28:	bf00      	nop
 800ee2a:	e7fd      	b.n	800ee28 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800ee2c:	68ba      	ldr	r2, [r7, #8]
 800ee2e:	68fb      	ldr	r3, [r7, #12]
 800ee30:	429a      	cmp	r2, r3
 800ee32:	d90b      	bls.n	800ee4c <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 800ee34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee38:	f383 8811 	msr	BASEPRI, r3
 800ee3c:	f3bf 8f6f 	isb	sy
 800ee40:	f3bf 8f4f 	dsb	sy
 800ee44:	617b      	str	r3, [r7, #20]
}
 800ee46:	bf00      	nop
 800ee48:	bf00      	nop
 800ee4a:	e7fd      	b.n	800ee48 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800ee4c:	2302      	movs	r3, #2
 800ee4e:	9300      	str	r3, [sp, #0]
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	2200      	movs	r2, #0
 800ee54:	2100      	movs	r1, #0
 800ee56:	68f8      	ldr	r0, [r7, #12]
 800ee58:	f7ff fef8 	bl	800ec4c <xQueueGenericCreateStatic>
 800ee5c:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800ee5e:	69fb      	ldr	r3, [r7, #28]
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	d002      	beq.n	800ee6a <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800ee64:	69fb      	ldr	r3, [r7, #28]
 800ee66:	68ba      	ldr	r2, [r7, #8]
 800ee68:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800ee6a:	69fb      	ldr	r3, [r7, #28]
	}
 800ee6c:	4618      	mov	r0, r3
 800ee6e:	3720      	adds	r7, #32
 800ee70:	46bd      	mov	sp, r7
 800ee72:	bd80      	pop	{r7, pc}

0800ee74 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800ee74:	b580      	push	{r7, lr}
 800ee76:	b086      	sub	sp, #24
 800ee78:	af00      	add	r7, sp, #0
 800ee7a:	6078      	str	r0, [r7, #4]
 800ee7c:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	2b00      	cmp	r3, #0
 800ee82:	d10b      	bne.n	800ee9c <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 800ee84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ee88:	f383 8811 	msr	BASEPRI, r3
 800ee8c:	f3bf 8f6f 	isb	sy
 800ee90:	f3bf 8f4f 	dsb	sy
 800ee94:	613b      	str	r3, [r7, #16]
}
 800ee96:	bf00      	nop
 800ee98:	bf00      	nop
 800ee9a:	e7fd      	b.n	800ee98 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800ee9c:	683a      	ldr	r2, [r7, #0]
 800ee9e:	687b      	ldr	r3, [r7, #4]
 800eea0:	429a      	cmp	r2, r3
 800eea2:	d90b      	bls.n	800eebc <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 800eea4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800eea8:	f383 8811 	msr	BASEPRI, r3
 800eeac:	f3bf 8f6f 	isb	sy
 800eeb0:	f3bf 8f4f 	dsb	sy
 800eeb4:	60fb      	str	r3, [r7, #12]
}
 800eeb6:	bf00      	nop
 800eeb8:	bf00      	nop
 800eeba:	e7fd      	b.n	800eeb8 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800eebc:	2202      	movs	r2, #2
 800eebe:	2100      	movs	r1, #0
 800eec0:	6878      	ldr	r0, [r7, #4]
 800eec2:	f7ff ff40 	bl	800ed46 <xQueueGenericCreate>
 800eec6:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800eec8:	697b      	ldr	r3, [r7, #20]
 800eeca:	2b00      	cmp	r3, #0
 800eecc:	d002      	beq.n	800eed4 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800eece:	697b      	ldr	r3, [r7, #20]
 800eed0:	683a      	ldr	r2, [r7, #0]
 800eed2:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800eed4:	697b      	ldr	r3, [r7, #20]
	}
 800eed6:	4618      	mov	r0, r3
 800eed8:	3718      	adds	r7, #24
 800eeda:	46bd      	mov	sp, r7
 800eedc:	bd80      	pop	{r7, pc}
	...

0800eee0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800eee0:	b580      	push	{r7, lr}
 800eee2:	b08e      	sub	sp, #56	@ 0x38
 800eee4:	af00      	add	r7, sp, #0
 800eee6:	60f8      	str	r0, [r7, #12]
 800eee8:	60b9      	str	r1, [r7, #8]
 800eeea:	607a      	str	r2, [r7, #4]
 800eeec:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800eeee:	2300      	movs	r3, #0
 800eef0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800eef2:	68fb      	ldr	r3, [r7, #12]
 800eef4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800eef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	d10b      	bne.n	800ef14 <xQueueGenericSend+0x34>
	__asm volatile
 800eefc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef00:	f383 8811 	msr	BASEPRI, r3
 800ef04:	f3bf 8f6f 	isb	sy
 800ef08:	f3bf 8f4f 	dsb	sy
 800ef0c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800ef0e:	bf00      	nop
 800ef10:	bf00      	nop
 800ef12:	e7fd      	b.n	800ef10 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ef14:	68bb      	ldr	r3, [r7, #8]
 800ef16:	2b00      	cmp	r3, #0
 800ef18:	d103      	bne.n	800ef22 <xQueueGenericSend+0x42>
 800ef1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	d101      	bne.n	800ef26 <xQueueGenericSend+0x46>
 800ef22:	2301      	movs	r3, #1
 800ef24:	e000      	b.n	800ef28 <xQueueGenericSend+0x48>
 800ef26:	2300      	movs	r3, #0
 800ef28:	2b00      	cmp	r3, #0
 800ef2a:	d10b      	bne.n	800ef44 <xQueueGenericSend+0x64>
	__asm volatile
 800ef2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef30:	f383 8811 	msr	BASEPRI, r3
 800ef34:	f3bf 8f6f 	isb	sy
 800ef38:	f3bf 8f4f 	dsb	sy
 800ef3c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ef3e:	bf00      	nop
 800ef40:	bf00      	nop
 800ef42:	e7fd      	b.n	800ef40 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800ef44:	683b      	ldr	r3, [r7, #0]
 800ef46:	2b02      	cmp	r3, #2
 800ef48:	d103      	bne.n	800ef52 <xQueueGenericSend+0x72>
 800ef4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ef4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ef4e:	2b01      	cmp	r3, #1
 800ef50:	d101      	bne.n	800ef56 <xQueueGenericSend+0x76>
 800ef52:	2301      	movs	r3, #1
 800ef54:	e000      	b.n	800ef58 <xQueueGenericSend+0x78>
 800ef56:	2300      	movs	r3, #0
 800ef58:	2b00      	cmp	r3, #0
 800ef5a:	d10b      	bne.n	800ef74 <xQueueGenericSend+0x94>
	__asm volatile
 800ef5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef60:	f383 8811 	msr	BASEPRI, r3
 800ef64:	f3bf 8f6f 	isb	sy
 800ef68:	f3bf 8f4f 	dsb	sy
 800ef6c:	623b      	str	r3, [r7, #32]
}
 800ef6e:	bf00      	nop
 800ef70:	bf00      	nop
 800ef72:	e7fd      	b.n	800ef70 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ef74:	f001 fc70 	bl	8010858 <xTaskGetSchedulerState>
 800ef78:	4603      	mov	r3, r0
 800ef7a:	2b00      	cmp	r3, #0
 800ef7c:	d102      	bne.n	800ef84 <xQueueGenericSend+0xa4>
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	2b00      	cmp	r3, #0
 800ef82:	d101      	bne.n	800ef88 <xQueueGenericSend+0xa8>
 800ef84:	2301      	movs	r3, #1
 800ef86:	e000      	b.n	800ef8a <xQueueGenericSend+0xaa>
 800ef88:	2300      	movs	r3, #0
 800ef8a:	2b00      	cmp	r3, #0
 800ef8c:	d10b      	bne.n	800efa6 <xQueueGenericSend+0xc6>
	__asm volatile
 800ef8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ef92:	f383 8811 	msr	BASEPRI, r3
 800ef96:	f3bf 8f6f 	isb	sy
 800ef9a:	f3bf 8f4f 	dsb	sy
 800ef9e:	61fb      	str	r3, [r7, #28]
}
 800efa0:	bf00      	nop
 800efa2:	bf00      	nop
 800efa4:	e7fd      	b.n	800efa2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800efa6:	f002 fac7 	bl	8011538 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800efaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800efae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800efb2:	429a      	cmp	r2, r3
 800efb4:	d302      	bcc.n	800efbc <xQueueGenericSend+0xdc>
 800efb6:	683b      	ldr	r3, [r7, #0]
 800efb8:	2b02      	cmp	r3, #2
 800efba:	d129      	bne.n	800f010 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800efbc:	683a      	ldr	r2, [r7, #0]
 800efbe:	68b9      	ldr	r1, [r7, #8]
 800efc0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800efc2:	f000 fc6d 	bl	800f8a0 <prvCopyDataToQueue>
 800efc6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800efc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800efcc:	2b00      	cmp	r3, #0
 800efce:	d010      	beq.n	800eff2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800efd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efd2:	3324      	adds	r3, #36	@ 0x24
 800efd4:	4618      	mov	r0, r3
 800efd6:	f001 fa7f 	bl	80104d8 <xTaskRemoveFromEventList>
 800efda:	4603      	mov	r3, r0
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d013      	beq.n	800f008 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800efe0:	4b3f      	ldr	r3, [pc, #252]	@ (800f0e0 <xQueueGenericSend+0x200>)
 800efe2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800efe6:	601a      	str	r2, [r3, #0]
 800efe8:	f3bf 8f4f 	dsb	sy
 800efec:	f3bf 8f6f 	isb	sy
 800eff0:	e00a      	b.n	800f008 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800eff2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eff4:	2b00      	cmp	r3, #0
 800eff6:	d007      	beq.n	800f008 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800eff8:	4b39      	ldr	r3, [pc, #228]	@ (800f0e0 <xQueueGenericSend+0x200>)
 800effa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800effe:	601a      	str	r2, [r3, #0]
 800f000:	f3bf 8f4f 	dsb	sy
 800f004:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800f008:	f002 fac8 	bl	801159c <vPortExitCritical>
				return pdPASS;
 800f00c:	2301      	movs	r3, #1
 800f00e:	e063      	b.n	800f0d8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f010:	687b      	ldr	r3, [r7, #4]
 800f012:	2b00      	cmp	r3, #0
 800f014:	d103      	bne.n	800f01e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f016:	f002 fac1 	bl	801159c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800f01a:	2300      	movs	r3, #0
 800f01c:	e05c      	b.n	800f0d8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f01e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f020:	2b00      	cmp	r3, #0
 800f022:	d106      	bne.n	800f032 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f024:	f107 0314 	add.w	r3, r7, #20
 800f028:	4618      	mov	r0, r3
 800f02a:	f001 fab9 	bl	80105a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f02e:	2301      	movs	r3, #1
 800f030:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f032:	f002 fab3 	bl	801159c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f036:	f001 f80f 	bl	8010058 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f03a:	f002 fa7d 	bl	8011538 <vPortEnterCritical>
 800f03e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f040:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f044:	b25b      	sxtb	r3, r3
 800f046:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f04a:	d103      	bne.n	800f054 <xQueueGenericSend+0x174>
 800f04c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f04e:	2200      	movs	r2, #0
 800f050:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f054:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f056:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f05a:	b25b      	sxtb	r3, r3
 800f05c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f060:	d103      	bne.n	800f06a <xQueueGenericSend+0x18a>
 800f062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f064:	2200      	movs	r2, #0
 800f066:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f06a:	f002 fa97 	bl	801159c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f06e:	1d3a      	adds	r2, r7, #4
 800f070:	f107 0314 	add.w	r3, r7, #20
 800f074:	4611      	mov	r1, r2
 800f076:	4618      	mov	r0, r3
 800f078:	f001 faa8 	bl	80105cc <xTaskCheckForTimeOut>
 800f07c:	4603      	mov	r3, r0
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d124      	bne.n	800f0cc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800f082:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f084:	f000 fd04 	bl	800fa90 <prvIsQueueFull>
 800f088:	4603      	mov	r3, r0
 800f08a:	2b00      	cmp	r3, #0
 800f08c:	d018      	beq.n	800f0c0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800f08e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f090:	3310      	adds	r3, #16
 800f092:	687a      	ldr	r2, [r7, #4]
 800f094:	4611      	mov	r1, r2
 800f096:	4618      	mov	r0, r3
 800f098:	f001 f9cc 	bl	8010434 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800f09c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f09e:	f000 fc8f 	bl	800f9c0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800f0a2:	f000 ffe7 	bl	8010074 <xTaskResumeAll>
 800f0a6:	4603      	mov	r3, r0
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	f47f af7c 	bne.w	800efa6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800f0ae:	4b0c      	ldr	r3, [pc, #48]	@ (800f0e0 <xQueueGenericSend+0x200>)
 800f0b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f0b4:	601a      	str	r2, [r3, #0]
 800f0b6:	f3bf 8f4f 	dsb	sy
 800f0ba:	f3bf 8f6f 	isb	sy
 800f0be:	e772      	b.n	800efa6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800f0c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f0c2:	f000 fc7d 	bl	800f9c0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f0c6:	f000 ffd5 	bl	8010074 <xTaskResumeAll>
 800f0ca:	e76c      	b.n	800efa6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800f0cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f0ce:	f000 fc77 	bl	800f9c0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f0d2:	f000 ffcf 	bl	8010074 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800f0d6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800f0d8:	4618      	mov	r0, r3
 800f0da:	3738      	adds	r7, #56	@ 0x38
 800f0dc:	46bd      	mov	sp, r7
 800f0de:	bd80      	pop	{r7, pc}
 800f0e0:	e000ed04 	.word	0xe000ed04

0800f0e4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800f0e4:	b580      	push	{r7, lr}
 800f0e6:	b090      	sub	sp, #64	@ 0x40
 800f0e8:	af00      	add	r7, sp, #0
 800f0ea:	60f8      	str	r0, [r7, #12]
 800f0ec:	60b9      	str	r1, [r7, #8]
 800f0ee:	607a      	str	r2, [r7, #4]
 800f0f0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f0f2:	68fb      	ldr	r3, [r7, #12]
 800f0f4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800f0f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f0f8:	2b00      	cmp	r3, #0
 800f0fa:	d10b      	bne.n	800f114 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800f0fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f100:	f383 8811 	msr	BASEPRI, r3
 800f104:	f3bf 8f6f 	isb	sy
 800f108:	f3bf 8f4f 	dsb	sy
 800f10c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f10e:	bf00      	nop
 800f110:	bf00      	nop
 800f112:	e7fd      	b.n	800f110 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f114:	68bb      	ldr	r3, [r7, #8]
 800f116:	2b00      	cmp	r3, #0
 800f118:	d103      	bne.n	800f122 <xQueueGenericSendFromISR+0x3e>
 800f11a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f11c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d101      	bne.n	800f126 <xQueueGenericSendFromISR+0x42>
 800f122:	2301      	movs	r3, #1
 800f124:	e000      	b.n	800f128 <xQueueGenericSendFromISR+0x44>
 800f126:	2300      	movs	r3, #0
 800f128:	2b00      	cmp	r3, #0
 800f12a:	d10b      	bne.n	800f144 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800f12c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f130:	f383 8811 	msr	BASEPRI, r3
 800f134:	f3bf 8f6f 	isb	sy
 800f138:	f3bf 8f4f 	dsb	sy
 800f13c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f13e:	bf00      	nop
 800f140:	bf00      	nop
 800f142:	e7fd      	b.n	800f140 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f144:	683b      	ldr	r3, [r7, #0]
 800f146:	2b02      	cmp	r3, #2
 800f148:	d103      	bne.n	800f152 <xQueueGenericSendFromISR+0x6e>
 800f14a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f14c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f14e:	2b01      	cmp	r3, #1
 800f150:	d101      	bne.n	800f156 <xQueueGenericSendFromISR+0x72>
 800f152:	2301      	movs	r3, #1
 800f154:	e000      	b.n	800f158 <xQueueGenericSendFromISR+0x74>
 800f156:	2300      	movs	r3, #0
 800f158:	2b00      	cmp	r3, #0
 800f15a:	d10b      	bne.n	800f174 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800f15c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f160:	f383 8811 	msr	BASEPRI, r3
 800f164:	f3bf 8f6f 	isb	sy
 800f168:	f3bf 8f4f 	dsb	sy
 800f16c:	623b      	str	r3, [r7, #32]
}
 800f16e:	bf00      	nop
 800f170:	bf00      	nop
 800f172:	e7fd      	b.n	800f170 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f174:	f002 fac0 	bl	80116f8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800f178:	f3ef 8211 	mrs	r2, BASEPRI
 800f17c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f180:	f383 8811 	msr	BASEPRI, r3
 800f184:	f3bf 8f6f 	isb	sy
 800f188:	f3bf 8f4f 	dsb	sy
 800f18c:	61fa      	str	r2, [r7, #28]
 800f18e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800f190:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f192:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f194:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f196:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f198:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f19a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f19c:	429a      	cmp	r2, r3
 800f19e:	d302      	bcc.n	800f1a6 <xQueueGenericSendFromISR+0xc2>
 800f1a0:	683b      	ldr	r3, [r7, #0]
 800f1a2:	2b02      	cmp	r3, #2
 800f1a4:	d12f      	bne.n	800f206 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f1a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1a8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f1ac:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f1b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f1b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f1b6:	683a      	ldr	r2, [r7, #0]
 800f1b8:	68b9      	ldr	r1, [r7, #8]
 800f1ba:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f1bc:	f000 fb70 	bl	800f8a0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f1c0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800f1c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f1c8:	d112      	bne.n	800f1f0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f1ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f1ce:	2b00      	cmp	r3, #0
 800f1d0:	d016      	beq.n	800f200 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f1d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1d4:	3324      	adds	r3, #36	@ 0x24
 800f1d6:	4618      	mov	r0, r3
 800f1d8:	f001 f97e 	bl	80104d8 <xTaskRemoveFromEventList>
 800f1dc:	4603      	mov	r3, r0
 800f1de:	2b00      	cmp	r3, #0
 800f1e0:	d00e      	beq.n	800f200 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f1e2:	687b      	ldr	r3, [r7, #4]
 800f1e4:	2b00      	cmp	r3, #0
 800f1e6:	d00b      	beq.n	800f200 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	2201      	movs	r2, #1
 800f1ec:	601a      	str	r2, [r3, #0]
 800f1ee:	e007      	b.n	800f200 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f1f0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800f1f4:	3301      	adds	r3, #1
 800f1f6:	b2db      	uxtb	r3, r3
 800f1f8:	b25a      	sxtb	r2, r3
 800f1fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800f200:	2301      	movs	r3, #1
 800f202:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800f204:	e001      	b.n	800f20a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f206:	2300      	movs	r3, #0
 800f208:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f20a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f20c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800f20e:	697b      	ldr	r3, [r7, #20]
 800f210:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800f214:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f216:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800f218:	4618      	mov	r0, r3
 800f21a:	3740      	adds	r7, #64	@ 0x40
 800f21c:	46bd      	mov	sp, r7
 800f21e:	bd80      	pop	{r7, pc}

0800f220 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800f220:	b580      	push	{r7, lr}
 800f222:	b08e      	sub	sp, #56	@ 0x38
 800f224:	af00      	add	r7, sp, #0
 800f226:	6078      	str	r0, [r7, #4]
 800f228:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800f22e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f230:	2b00      	cmp	r3, #0
 800f232:	d10b      	bne.n	800f24c <xQueueGiveFromISR+0x2c>
	__asm volatile
 800f234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f238:	f383 8811 	msr	BASEPRI, r3
 800f23c:	f3bf 8f6f 	isb	sy
 800f240:	f3bf 8f4f 	dsb	sy
 800f244:	623b      	str	r3, [r7, #32]
}
 800f246:	bf00      	nop
 800f248:	bf00      	nop
 800f24a:	e7fd      	b.n	800f248 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800f24c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f24e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f250:	2b00      	cmp	r3, #0
 800f252:	d00b      	beq.n	800f26c <xQueueGiveFromISR+0x4c>
	__asm volatile
 800f254:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f258:	f383 8811 	msr	BASEPRI, r3
 800f25c:	f3bf 8f6f 	isb	sy
 800f260:	f3bf 8f4f 	dsb	sy
 800f264:	61fb      	str	r3, [r7, #28]
}
 800f266:	bf00      	nop
 800f268:	bf00      	nop
 800f26a:	e7fd      	b.n	800f268 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800f26c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f26e:	681b      	ldr	r3, [r3, #0]
 800f270:	2b00      	cmp	r3, #0
 800f272:	d103      	bne.n	800f27c <xQueueGiveFromISR+0x5c>
 800f274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f276:	689b      	ldr	r3, [r3, #8]
 800f278:	2b00      	cmp	r3, #0
 800f27a:	d101      	bne.n	800f280 <xQueueGiveFromISR+0x60>
 800f27c:	2301      	movs	r3, #1
 800f27e:	e000      	b.n	800f282 <xQueueGiveFromISR+0x62>
 800f280:	2300      	movs	r3, #0
 800f282:	2b00      	cmp	r3, #0
 800f284:	d10b      	bne.n	800f29e <xQueueGiveFromISR+0x7e>
	__asm volatile
 800f286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f28a:	f383 8811 	msr	BASEPRI, r3
 800f28e:	f3bf 8f6f 	isb	sy
 800f292:	f3bf 8f4f 	dsb	sy
 800f296:	61bb      	str	r3, [r7, #24]
}
 800f298:	bf00      	nop
 800f29a:	bf00      	nop
 800f29c:	e7fd      	b.n	800f29a <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f29e:	f002 fa2b 	bl	80116f8 <vPortValidateInterruptPriority>
	__asm volatile
 800f2a2:	f3ef 8211 	mrs	r2, BASEPRI
 800f2a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f2aa:	f383 8811 	msr	BASEPRI, r3
 800f2ae:	f3bf 8f6f 	isb	sy
 800f2b2:	f3bf 8f4f 	dsb	sy
 800f2b6:	617a      	str	r2, [r7, #20]
 800f2b8:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800f2ba:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f2bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f2be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f2c2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800f2c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f2c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f2ca:	429a      	cmp	r2, r3
 800f2cc:	d22b      	bcs.n	800f326 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f2ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2d0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f2d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800f2d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f2da:	1c5a      	adds	r2, r3, #1
 800f2dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2de:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f2e0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800f2e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f2e8:	d112      	bne.n	800f310 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f2ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f2ee:	2b00      	cmp	r3, #0
 800f2f0:	d016      	beq.n	800f320 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f2f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f2f4:	3324      	adds	r3, #36	@ 0x24
 800f2f6:	4618      	mov	r0, r3
 800f2f8:	f001 f8ee 	bl	80104d8 <xTaskRemoveFromEventList>
 800f2fc:	4603      	mov	r3, r0
 800f2fe:	2b00      	cmp	r3, #0
 800f300:	d00e      	beq.n	800f320 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f302:	683b      	ldr	r3, [r7, #0]
 800f304:	2b00      	cmp	r3, #0
 800f306:	d00b      	beq.n	800f320 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f308:	683b      	ldr	r3, [r7, #0]
 800f30a:	2201      	movs	r2, #1
 800f30c:	601a      	str	r2, [r3, #0]
 800f30e:	e007      	b.n	800f320 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f310:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f314:	3301      	adds	r3, #1
 800f316:	b2db      	uxtb	r3, r3
 800f318:	b25a      	sxtb	r2, r3
 800f31a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f31c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800f320:	2301      	movs	r3, #1
 800f322:	637b      	str	r3, [r7, #52]	@ 0x34
 800f324:	e001      	b.n	800f32a <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f326:	2300      	movs	r3, #0
 800f328:	637b      	str	r3, [r7, #52]	@ 0x34
 800f32a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f32c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800f32e:	68fb      	ldr	r3, [r7, #12]
 800f330:	f383 8811 	msr	BASEPRI, r3
}
 800f334:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f336:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800f338:	4618      	mov	r0, r3
 800f33a:	3738      	adds	r7, #56	@ 0x38
 800f33c:	46bd      	mov	sp, r7
 800f33e:	bd80      	pop	{r7, pc}

0800f340 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800f340:	b580      	push	{r7, lr}
 800f342:	b08c      	sub	sp, #48	@ 0x30
 800f344:	af00      	add	r7, sp, #0
 800f346:	60f8      	str	r0, [r7, #12]
 800f348:	60b9      	str	r1, [r7, #8]
 800f34a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800f34c:	2300      	movs	r3, #0
 800f34e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f350:	68fb      	ldr	r3, [r7, #12]
 800f352:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f354:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f356:	2b00      	cmp	r3, #0
 800f358:	d10b      	bne.n	800f372 <xQueueReceive+0x32>
	__asm volatile
 800f35a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f35e:	f383 8811 	msr	BASEPRI, r3
 800f362:	f3bf 8f6f 	isb	sy
 800f366:	f3bf 8f4f 	dsb	sy
 800f36a:	623b      	str	r3, [r7, #32]
}
 800f36c:	bf00      	nop
 800f36e:	bf00      	nop
 800f370:	e7fd      	b.n	800f36e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f372:	68bb      	ldr	r3, [r7, #8]
 800f374:	2b00      	cmp	r3, #0
 800f376:	d103      	bne.n	800f380 <xQueueReceive+0x40>
 800f378:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f37a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f37c:	2b00      	cmp	r3, #0
 800f37e:	d101      	bne.n	800f384 <xQueueReceive+0x44>
 800f380:	2301      	movs	r3, #1
 800f382:	e000      	b.n	800f386 <xQueueReceive+0x46>
 800f384:	2300      	movs	r3, #0
 800f386:	2b00      	cmp	r3, #0
 800f388:	d10b      	bne.n	800f3a2 <xQueueReceive+0x62>
	__asm volatile
 800f38a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f38e:	f383 8811 	msr	BASEPRI, r3
 800f392:	f3bf 8f6f 	isb	sy
 800f396:	f3bf 8f4f 	dsb	sy
 800f39a:	61fb      	str	r3, [r7, #28]
}
 800f39c:	bf00      	nop
 800f39e:	bf00      	nop
 800f3a0:	e7fd      	b.n	800f39e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f3a2:	f001 fa59 	bl	8010858 <xTaskGetSchedulerState>
 800f3a6:	4603      	mov	r3, r0
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	d102      	bne.n	800f3b2 <xQueueReceive+0x72>
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	2b00      	cmp	r3, #0
 800f3b0:	d101      	bne.n	800f3b6 <xQueueReceive+0x76>
 800f3b2:	2301      	movs	r3, #1
 800f3b4:	e000      	b.n	800f3b8 <xQueueReceive+0x78>
 800f3b6:	2300      	movs	r3, #0
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	d10b      	bne.n	800f3d4 <xQueueReceive+0x94>
	__asm volatile
 800f3bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f3c0:	f383 8811 	msr	BASEPRI, r3
 800f3c4:	f3bf 8f6f 	isb	sy
 800f3c8:	f3bf 8f4f 	dsb	sy
 800f3cc:	61bb      	str	r3, [r7, #24]
}
 800f3ce:	bf00      	nop
 800f3d0:	bf00      	nop
 800f3d2:	e7fd      	b.n	800f3d0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f3d4:	f002 f8b0 	bl	8011538 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f3d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f3dc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f3de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3e0:	2b00      	cmp	r3, #0
 800f3e2:	d01f      	beq.n	800f424 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f3e4:	68b9      	ldr	r1, [r7, #8]
 800f3e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f3e8:	f000 fac4 	bl	800f974 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f3ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3ee:	1e5a      	subs	r2, r3, #1
 800f3f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3f2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f3f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3f6:	691b      	ldr	r3, [r3, #16]
 800f3f8:	2b00      	cmp	r3, #0
 800f3fa:	d00f      	beq.n	800f41c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f3fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3fe:	3310      	adds	r3, #16
 800f400:	4618      	mov	r0, r3
 800f402:	f001 f869 	bl	80104d8 <xTaskRemoveFromEventList>
 800f406:	4603      	mov	r3, r0
 800f408:	2b00      	cmp	r3, #0
 800f40a:	d007      	beq.n	800f41c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f40c:	4b3c      	ldr	r3, [pc, #240]	@ (800f500 <xQueueReceive+0x1c0>)
 800f40e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f412:	601a      	str	r2, [r3, #0]
 800f414:	f3bf 8f4f 	dsb	sy
 800f418:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f41c:	f002 f8be 	bl	801159c <vPortExitCritical>
				return pdPASS;
 800f420:	2301      	movs	r3, #1
 800f422:	e069      	b.n	800f4f8 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	2b00      	cmp	r3, #0
 800f428:	d103      	bne.n	800f432 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f42a:	f002 f8b7 	bl	801159c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f42e:	2300      	movs	r3, #0
 800f430:	e062      	b.n	800f4f8 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f432:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f434:	2b00      	cmp	r3, #0
 800f436:	d106      	bne.n	800f446 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f438:	f107 0310 	add.w	r3, r7, #16
 800f43c:	4618      	mov	r0, r3
 800f43e:	f001 f8af 	bl	80105a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f442:	2301      	movs	r3, #1
 800f444:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f446:	f002 f8a9 	bl	801159c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f44a:	f000 fe05 	bl	8010058 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f44e:	f002 f873 	bl	8011538 <vPortEnterCritical>
 800f452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f454:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f458:	b25b      	sxtb	r3, r3
 800f45a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f45e:	d103      	bne.n	800f468 <xQueueReceive+0x128>
 800f460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f462:	2200      	movs	r2, #0
 800f464:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f468:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f46a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f46e:	b25b      	sxtb	r3, r3
 800f470:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f474:	d103      	bne.n	800f47e <xQueueReceive+0x13e>
 800f476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f478:	2200      	movs	r2, #0
 800f47a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f47e:	f002 f88d 	bl	801159c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f482:	1d3a      	adds	r2, r7, #4
 800f484:	f107 0310 	add.w	r3, r7, #16
 800f488:	4611      	mov	r1, r2
 800f48a:	4618      	mov	r0, r3
 800f48c:	f001 f89e 	bl	80105cc <xTaskCheckForTimeOut>
 800f490:	4603      	mov	r3, r0
 800f492:	2b00      	cmp	r3, #0
 800f494:	d123      	bne.n	800f4de <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f496:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f498:	f000 fae4 	bl	800fa64 <prvIsQueueEmpty>
 800f49c:	4603      	mov	r3, r0
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d017      	beq.n	800f4d2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f4a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f4a4:	3324      	adds	r3, #36	@ 0x24
 800f4a6:	687a      	ldr	r2, [r7, #4]
 800f4a8:	4611      	mov	r1, r2
 800f4aa:	4618      	mov	r0, r3
 800f4ac:	f000 ffc2 	bl	8010434 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f4b0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f4b2:	f000 fa85 	bl	800f9c0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f4b6:	f000 fddd 	bl	8010074 <xTaskResumeAll>
 800f4ba:	4603      	mov	r3, r0
 800f4bc:	2b00      	cmp	r3, #0
 800f4be:	d189      	bne.n	800f3d4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800f4c0:	4b0f      	ldr	r3, [pc, #60]	@ (800f500 <xQueueReceive+0x1c0>)
 800f4c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f4c6:	601a      	str	r2, [r3, #0]
 800f4c8:	f3bf 8f4f 	dsb	sy
 800f4cc:	f3bf 8f6f 	isb	sy
 800f4d0:	e780      	b.n	800f3d4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800f4d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f4d4:	f000 fa74 	bl	800f9c0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f4d8:	f000 fdcc 	bl	8010074 <xTaskResumeAll>
 800f4dc:	e77a      	b.n	800f3d4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800f4de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f4e0:	f000 fa6e 	bl	800f9c0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f4e4:	f000 fdc6 	bl	8010074 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f4e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f4ea:	f000 fabb 	bl	800fa64 <prvIsQueueEmpty>
 800f4ee:	4603      	mov	r3, r0
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	f43f af6f 	beq.w	800f3d4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f4f6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f4f8:	4618      	mov	r0, r3
 800f4fa:	3730      	adds	r7, #48	@ 0x30
 800f4fc:	46bd      	mov	sp, r7
 800f4fe:	bd80      	pop	{r7, pc}
 800f500:	e000ed04 	.word	0xe000ed04

0800f504 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800f504:	b580      	push	{r7, lr}
 800f506:	b08e      	sub	sp, #56	@ 0x38
 800f508:	af00      	add	r7, sp, #0
 800f50a:	6078      	str	r0, [r7, #4]
 800f50c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800f50e:	2300      	movs	r3, #0
 800f510:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800f516:	2300      	movs	r3, #0
 800f518:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f51a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f51c:	2b00      	cmp	r3, #0
 800f51e:	d10b      	bne.n	800f538 <xQueueSemaphoreTake+0x34>
	__asm volatile
 800f520:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f524:	f383 8811 	msr	BASEPRI, r3
 800f528:	f3bf 8f6f 	isb	sy
 800f52c:	f3bf 8f4f 	dsb	sy
 800f530:	623b      	str	r3, [r7, #32]
}
 800f532:	bf00      	nop
 800f534:	bf00      	nop
 800f536:	e7fd      	b.n	800f534 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800f538:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f53a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f53c:	2b00      	cmp	r3, #0
 800f53e:	d00b      	beq.n	800f558 <xQueueSemaphoreTake+0x54>
	__asm volatile
 800f540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f544:	f383 8811 	msr	BASEPRI, r3
 800f548:	f3bf 8f6f 	isb	sy
 800f54c:	f3bf 8f4f 	dsb	sy
 800f550:	61fb      	str	r3, [r7, #28]
}
 800f552:	bf00      	nop
 800f554:	bf00      	nop
 800f556:	e7fd      	b.n	800f554 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f558:	f001 f97e 	bl	8010858 <xTaskGetSchedulerState>
 800f55c:	4603      	mov	r3, r0
 800f55e:	2b00      	cmp	r3, #0
 800f560:	d102      	bne.n	800f568 <xQueueSemaphoreTake+0x64>
 800f562:	683b      	ldr	r3, [r7, #0]
 800f564:	2b00      	cmp	r3, #0
 800f566:	d101      	bne.n	800f56c <xQueueSemaphoreTake+0x68>
 800f568:	2301      	movs	r3, #1
 800f56a:	e000      	b.n	800f56e <xQueueSemaphoreTake+0x6a>
 800f56c:	2300      	movs	r3, #0
 800f56e:	2b00      	cmp	r3, #0
 800f570:	d10b      	bne.n	800f58a <xQueueSemaphoreTake+0x86>
	__asm volatile
 800f572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f576:	f383 8811 	msr	BASEPRI, r3
 800f57a:	f3bf 8f6f 	isb	sy
 800f57e:	f3bf 8f4f 	dsb	sy
 800f582:	61bb      	str	r3, [r7, #24]
}
 800f584:	bf00      	nop
 800f586:	bf00      	nop
 800f588:	e7fd      	b.n	800f586 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f58a:	f001 ffd5 	bl	8011538 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800f58e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f590:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f592:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800f594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f596:	2b00      	cmp	r3, #0
 800f598:	d024      	beq.n	800f5e4 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800f59a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f59c:	1e5a      	subs	r2, r3, #1
 800f59e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5a0:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f5a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	d104      	bne.n	800f5b4 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800f5aa:	f001 facf 	bl	8010b4c <pvTaskIncrementMutexHeldCount>
 800f5ae:	4602      	mov	r2, r0
 800f5b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5b2:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f5b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5b6:	691b      	ldr	r3, [r3, #16]
 800f5b8:	2b00      	cmp	r3, #0
 800f5ba:	d00f      	beq.n	800f5dc <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f5bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5be:	3310      	adds	r3, #16
 800f5c0:	4618      	mov	r0, r3
 800f5c2:	f000 ff89 	bl	80104d8 <xTaskRemoveFromEventList>
 800f5c6:	4603      	mov	r3, r0
 800f5c8:	2b00      	cmp	r3, #0
 800f5ca:	d007      	beq.n	800f5dc <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f5cc:	4b54      	ldr	r3, [pc, #336]	@ (800f720 <xQueueSemaphoreTake+0x21c>)
 800f5ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f5d2:	601a      	str	r2, [r3, #0]
 800f5d4:	f3bf 8f4f 	dsb	sy
 800f5d8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f5dc:	f001 ffde 	bl	801159c <vPortExitCritical>
				return pdPASS;
 800f5e0:	2301      	movs	r3, #1
 800f5e2:	e098      	b.n	800f716 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f5e4:	683b      	ldr	r3, [r7, #0]
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	d112      	bne.n	800f610 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800f5ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5ec:	2b00      	cmp	r3, #0
 800f5ee:	d00b      	beq.n	800f608 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800f5f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f5f4:	f383 8811 	msr	BASEPRI, r3
 800f5f8:	f3bf 8f6f 	isb	sy
 800f5fc:	f3bf 8f4f 	dsb	sy
 800f600:	617b      	str	r3, [r7, #20]
}
 800f602:	bf00      	nop
 800f604:	bf00      	nop
 800f606:	e7fd      	b.n	800f604 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800f608:	f001 ffc8 	bl	801159c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f60c:	2300      	movs	r3, #0
 800f60e:	e082      	b.n	800f716 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f610:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f612:	2b00      	cmp	r3, #0
 800f614:	d106      	bne.n	800f624 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f616:	f107 030c 	add.w	r3, r7, #12
 800f61a:	4618      	mov	r0, r3
 800f61c:	f000 ffc0 	bl	80105a0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f620:	2301      	movs	r3, #1
 800f622:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f624:	f001 ffba 	bl	801159c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f628:	f000 fd16 	bl	8010058 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f62c:	f001 ff84 	bl	8011538 <vPortEnterCritical>
 800f630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f632:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f636:	b25b      	sxtb	r3, r3
 800f638:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f63c:	d103      	bne.n	800f646 <xQueueSemaphoreTake+0x142>
 800f63e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f640:	2200      	movs	r2, #0
 800f642:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f646:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f648:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f64c:	b25b      	sxtb	r3, r3
 800f64e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f652:	d103      	bne.n	800f65c <xQueueSemaphoreTake+0x158>
 800f654:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f656:	2200      	movs	r2, #0
 800f658:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f65c:	f001 ff9e 	bl	801159c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f660:	463a      	mov	r2, r7
 800f662:	f107 030c 	add.w	r3, r7, #12
 800f666:	4611      	mov	r1, r2
 800f668:	4618      	mov	r0, r3
 800f66a:	f000 ffaf 	bl	80105cc <xTaskCheckForTimeOut>
 800f66e:	4603      	mov	r3, r0
 800f670:	2b00      	cmp	r3, #0
 800f672:	d132      	bne.n	800f6da <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f674:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f676:	f000 f9f5 	bl	800fa64 <prvIsQueueEmpty>
 800f67a:	4603      	mov	r3, r0
 800f67c:	2b00      	cmp	r3, #0
 800f67e:	d026      	beq.n	800f6ce <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f680:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f682:	681b      	ldr	r3, [r3, #0]
 800f684:	2b00      	cmp	r3, #0
 800f686:	d109      	bne.n	800f69c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800f688:	f001 ff56 	bl	8011538 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f68c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f68e:	689b      	ldr	r3, [r3, #8]
 800f690:	4618      	mov	r0, r3
 800f692:	f001 f8ff 	bl	8010894 <xTaskPriorityInherit>
 800f696:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800f698:	f001 ff80 	bl	801159c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f69c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f69e:	3324      	adds	r3, #36	@ 0x24
 800f6a0:	683a      	ldr	r2, [r7, #0]
 800f6a2:	4611      	mov	r1, r2
 800f6a4:	4618      	mov	r0, r3
 800f6a6:	f000 fec5 	bl	8010434 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f6aa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f6ac:	f000 f988 	bl	800f9c0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f6b0:	f000 fce0 	bl	8010074 <xTaskResumeAll>
 800f6b4:	4603      	mov	r3, r0
 800f6b6:	2b00      	cmp	r3, #0
 800f6b8:	f47f af67 	bne.w	800f58a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800f6bc:	4b18      	ldr	r3, [pc, #96]	@ (800f720 <xQueueSemaphoreTake+0x21c>)
 800f6be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f6c2:	601a      	str	r2, [r3, #0]
 800f6c4:	f3bf 8f4f 	dsb	sy
 800f6c8:	f3bf 8f6f 	isb	sy
 800f6cc:	e75d      	b.n	800f58a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800f6ce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f6d0:	f000 f976 	bl	800f9c0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f6d4:	f000 fcce 	bl	8010074 <xTaskResumeAll>
 800f6d8:	e757      	b.n	800f58a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800f6da:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f6dc:	f000 f970 	bl	800f9c0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f6e0:	f000 fcc8 	bl	8010074 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f6e4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f6e6:	f000 f9bd 	bl	800fa64 <prvIsQueueEmpty>
 800f6ea:	4603      	mov	r3, r0
 800f6ec:	2b00      	cmp	r3, #0
 800f6ee:	f43f af4c 	beq.w	800f58a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800f6f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6f4:	2b00      	cmp	r3, #0
 800f6f6:	d00d      	beq.n	800f714 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800f6f8:	f001 ff1e 	bl	8011538 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800f6fc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f6fe:	f000 f8b7 	bl	800f870 <prvGetDisinheritPriorityAfterTimeout>
 800f702:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800f704:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f706:	689b      	ldr	r3, [r3, #8]
 800f708:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f70a:	4618      	mov	r0, r3
 800f70c:	f001 f99a 	bl	8010a44 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800f710:	f001 ff44 	bl	801159c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f714:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f716:	4618      	mov	r0, r3
 800f718:	3738      	adds	r7, #56	@ 0x38
 800f71a:	46bd      	mov	sp, r7
 800f71c:	bd80      	pop	{r7, pc}
 800f71e:	bf00      	nop
 800f720:	e000ed04 	.word	0xe000ed04

0800f724 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800f724:	b580      	push	{r7, lr}
 800f726:	b08e      	sub	sp, #56	@ 0x38
 800f728:	af00      	add	r7, sp, #0
 800f72a:	60f8      	str	r0, [r7, #12]
 800f72c:	60b9      	str	r1, [r7, #8]
 800f72e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f730:	68fb      	ldr	r3, [r7, #12]
 800f732:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800f734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f736:	2b00      	cmp	r3, #0
 800f738:	d10b      	bne.n	800f752 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800f73a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f73e:	f383 8811 	msr	BASEPRI, r3
 800f742:	f3bf 8f6f 	isb	sy
 800f746:	f3bf 8f4f 	dsb	sy
 800f74a:	623b      	str	r3, [r7, #32]
}
 800f74c:	bf00      	nop
 800f74e:	bf00      	nop
 800f750:	e7fd      	b.n	800f74e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f752:	68bb      	ldr	r3, [r7, #8]
 800f754:	2b00      	cmp	r3, #0
 800f756:	d103      	bne.n	800f760 <xQueueReceiveFromISR+0x3c>
 800f758:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f75a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f75c:	2b00      	cmp	r3, #0
 800f75e:	d101      	bne.n	800f764 <xQueueReceiveFromISR+0x40>
 800f760:	2301      	movs	r3, #1
 800f762:	e000      	b.n	800f766 <xQueueReceiveFromISR+0x42>
 800f764:	2300      	movs	r3, #0
 800f766:	2b00      	cmp	r3, #0
 800f768:	d10b      	bne.n	800f782 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800f76a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f76e:	f383 8811 	msr	BASEPRI, r3
 800f772:	f3bf 8f6f 	isb	sy
 800f776:	f3bf 8f4f 	dsb	sy
 800f77a:	61fb      	str	r3, [r7, #28]
}
 800f77c:	bf00      	nop
 800f77e:	bf00      	nop
 800f780:	e7fd      	b.n	800f77e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f782:	f001 ffb9 	bl	80116f8 <vPortValidateInterruptPriority>
	__asm volatile
 800f786:	f3ef 8211 	mrs	r2, BASEPRI
 800f78a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f78e:	f383 8811 	msr	BASEPRI, r3
 800f792:	f3bf 8f6f 	isb	sy
 800f796:	f3bf 8f4f 	dsb	sy
 800f79a:	61ba      	str	r2, [r7, #24]
 800f79c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800f79e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f7a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f7a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f7a6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f7a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7aa:	2b00      	cmp	r3, #0
 800f7ac:	d02f      	beq.n	800f80e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800f7ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7b0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f7b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f7b8:	68b9      	ldr	r1, [r7, #8]
 800f7ba:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f7bc:	f000 f8da 	bl	800f974 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f7c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7c2:	1e5a      	subs	r2, r3, #1
 800f7c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7c6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800f7c8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800f7cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f7d0:	d112      	bne.n	800f7f8 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f7d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7d4:	691b      	ldr	r3, [r3, #16]
 800f7d6:	2b00      	cmp	r3, #0
 800f7d8:	d016      	beq.n	800f808 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f7da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7dc:	3310      	adds	r3, #16
 800f7de:	4618      	mov	r0, r3
 800f7e0:	f000 fe7a 	bl	80104d8 <xTaskRemoveFromEventList>
 800f7e4:	4603      	mov	r3, r0
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d00e      	beq.n	800f808 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	d00b      	beq.n	800f808 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	2201      	movs	r2, #1
 800f7f4:	601a      	str	r2, [r3, #0]
 800f7f6:	e007      	b.n	800f808 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800f7f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f7fc:	3301      	adds	r3, #1
 800f7fe:	b2db      	uxtb	r3, r3
 800f800:	b25a      	sxtb	r2, r3
 800f802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f804:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800f808:	2301      	movs	r3, #1
 800f80a:	637b      	str	r3, [r7, #52]	@ 0x34
 800f80c:	e001      	b.n	800f812 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800f80e:	2300      	movs	r3, #0
 800f810:	637b      	str	r3, [r7, #52]	@ 0x34
 800f812:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f814:	613b      	str	r3, [r7, #16]
	__asm volatile
 800f816:	693b      	ldr	r3, [r7, #16]
 800f818:	f383 8811 	msr	BASEPRI, r3
}
 800f81c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f81e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800f820:	4618      	mov	r0, r3
 800f822:	3738      	adds	r7, #56	@ 0x38
 800f824:	46bd      	mov	sp, r7
 800f826:	bd80      	pop	{r7, pc}

0800f828 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800f828:	b580      	push	{r7, lr}
 800f82a:	b084      	sub	sp, #16
 800f82c:	af00      	add	r7, sp, #0
 800f82e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800f834:	68fb      	ldr	r3, [r7, #12]
 800f836:	2b00      	cmp	r3, #0
 800f838:	d10b      	bne.n	800f852 <vQueueDelete+0x2a>
	__asm volatile
 800f83a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f83e:	f383 8811 	msr	BASEPRI, r3
 800f842:	f3bf 8f6f 	isb	sy
 800f846:	f3bf 8f4f 	dsb	sy
 800f84a:	60bb      	str	r3, [r7, #8]
}
 800f84c:	bf00      	nop
 800f84e:	bf00      	nop
 800f850:	e7fd      	b.n	800f84e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800f852:	68f8      	ldr	r0, [r7, #12]
 800f854:	f000 f95e 	bl	800fb14 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800f858:	68fb      	ldr	r3, [r7, #12]
 800f85a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800f85e:	2b00      	cmp	r3, #0
 800f860:	d102      	bne.n	800f868 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800f862:	68f8      	ldr	r0, [r7, #12]
 800f864:	f002 f858 	bl	8011918 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800f868:	bf00      	nop
 800f86a:	3710      	adds	r7, #16
 800f86c:	46bd      	mov	sp, r7
 800f86e:	bd80      	pop	{r7, pc}

0800f870 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800f870:	b480      	push	{r7}
 800f872:	b085      	sub	sp, #20
 800f874:	af00      	add	r7, sp, #0
 800f876:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f87c:	2b00      	cmp	r3, #0
 800f87e:	d006      	beq.n	800f88e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800f880:	687b      	ldr	r3, [r7, #4]
 800f882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f884:	681b      	ldr	r3, [r3, #0]
 800f886:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800f88a:	60fb      	str	r3, [r7, #12]
 800f88c:	e001      	b.n	800f892 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800f88e:	2300      	movs	r3, #0
 800f890:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800f892:	68fb      	ldr	r3, [r7, #12]
	}
 800f894:	4618      	mov	r0, r3
 800f896:	3714      	adds	r7, #20
 800f898:	46bd      	mov	sp, r7
 800f89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f89e:	4770      	bx	lr

0800f8a0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800f8a0:	b580      	push	{r7, lr}
 800f8a2:	b086      	sub	sp, #24
 800f8a4:	af00      	add	r7, sp, #0
 800f8a6:	60f8      	str	r0, [r7, #12]
 800f8a8:	60b9      	str	r1, [r7, #8]
 800f8aa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800f8ac:	2300      	movs	r3, #0
 800f8ae:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f8b0:	68fb      	ldr	r3, [r7, #12]
 800f8b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f8b4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800f8b6:	68fb      	ldr	r3, [r7, #12]
 800f8b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f8ba:	2b00      	cmp	r3, #0
 800f8bc:	d10d      	bne.n	800f8da <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f8be:	68fb      	ldr	r3, [r7, #12]
 800f8c0:	681b      	ldr	r3, [r3, #0]
 800f8c2:	2b00      	cmp	r3, #0
 800f8c4:	d14d      	bne.n	800f962 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f8c6:	68fb      	ldr	r3, [r7, #12]
 800f8c8:	689b      	ldr	r3, [r3, #8]
 800f8ca:	4618      	mov	r0, r3
 800f8cc:	f001 f84a 	bl	8010964 <xTaskPriorityDisinherit>
 800f8d0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800f8d2:	68fb      	ldr	r3, [r7, #12]
 800f8d4:	2200      	movs	r2, #0
 800f8d6:	609a      	str	r2, [r3, #8]
 800f8d8:	e043      	b.n	800f962 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	2b00      	cmp	r3, #0
 800f8de:	d119      	bne.n	800f914 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f8e0:	68fb      	ldr	r3, [r7, #12]
 800f8e2:	6858      	ldr	r0, [r3, #4]
 800f8e4:	68fb      	ldr	r3, [r7, #12]
 800f8e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f8e8:	461a      	mov	r2, r3
 800f8ea:	68b9      	ldr	r1, [r7, #8]
 800f8ec:	f004 f9f3 	bl	8013cd6 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f8f0:	68fb      	ldr	r3, [r7, #12]
 800f8f2:	685a      	ldr	r2, [r3, #4]
 800f8f4:	68fb      	ldr	r3, [r7, #12]
 800f8f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f8f8:	441a      	add	r2, r3
 800f8fa:	68fb      	ldr	r3, [r7, #12]
 800f8fc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f8fe:	68fb      	ldr	r3, [r7, #12]
 800f900:	685a      	ldr	r2, [r3, #4]
 800f902:	68fb      	ldr	r3, [r7, #12]
 800f904:	689b      	ldr	r3, [r3, #8]
 800f906:	429a      	cmp	r2, r3
 800f908:	d32b      	bcc.n	800f962 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800f90a:	68fb      	ldr	r3, [r7, #12]
 800f90c:	681a      	ldr	r2, [r3, #0]
 800f90e:	68fb      	ldr	r3, [r7, #12]
 800f910:	605a      	str	r2, [r3, #4]
 800f912:	e026      	b.n	800f962 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800f914:	68fb      	ldr	r3, [r7, #12]
 800f916:	68d8      	ldr	r0, [r3, #12]
 800f918:	68fb      	ldr	r3, [r7, #12]
 800f91a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f91c:	461a      	mov	r2, r3
 800f91e:	68b9      	ldr	r1, [r7, #8]
 800f920:	f004 f9d9 	bl	8013cd6 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800f924:	68fb      	ldr	r3, [r7, #12]
 800f926:	68da      	ldr	r2, [r3, #12]
 800f928:	68fb      	ldr	r3, [r7, #12]
 800f92a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f92c:	425b      	negs	r3, r3
 800f92e:	441a      	add	r2, r3
 800f930:	68fb      	ldr	r3, [r7, #12]
 800f932:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f934:	68fb      	ldr	r3, [r7, #12]
 800f936:	68da      	ldr	r2, [r3, #12]
 800f938:	68fb      	ldr	r3, [r7, #12]
 800f93a:	681b      	ldr	r3, [r3, #0]
 800f93c:	429a      	cmp	r2, r3
 800f93e:	d207      	bcs.n	800f950 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800f940:	68fb      	ldr	r3, [r7, #12]
 800f942:	689a      	ldr	r2, [r3, #8]
 800f944:	68fb      	ldr	r3, [r7, #12]
 800f946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f948:	425b      	negs	r3, r3
 800f94a:	441a      	add	r2, r3
 800f94c:	68fb      	ldr	r3, [r7, #12]
 800f94e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800f950:	687b      	ldr	r3, [r7, #4]
 800f952:	2b02      	cmp	r3, #2
 800f954:	d105      	bne.n	800f962 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f956:	693b      	ldr	r3, [r7, #16]
 800f958:	2b00      	cmp	r3, #0
 800f95a:	d002      	beq.n	800f962 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800f95c:	693b      	ldr	r3, [r7, #16]
 800f95e:	3b01      	subs	r3, #1
 800f960:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800f962:	693b      	ldr	r3, [r7, #16]
 800f964:	1c5a      	adds	r2, r3, #1
 800f966:	68fb      	ldr	r3, [r7, #12]
 800f968:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800f96a:	697b      	ldr	r3, [r7, #20]
}
 800f96c:	4618      	mov	r0, r3
 800f96e:	3718      	adds	r7, #24
 800f970:	46bd      	mov	sp, r7
 800f972:	bd80      	pop	{r7, pc}

0800f974 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800f974:	b580      	push	{r7, lr}
 800f976:	b082      	sub	sp, #8
 800f978:	af00      	add	r7, sp, #0
 800f97a:	6078      	str	r0, [r7, #4]
 800f97c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f982:	2b00      	cmp	r3, #0
 800f984:	d018      	beq.n	800f9b8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f986:	687b      	ldr	r3, [r7, #4]
 800f988:	68da      	ldr	r2, [r3, #12]
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f98e:	441a      	add	r2, r3
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	68da      	ldr	r2, [r3, #12]
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	689b      	ldr	r3, [r3, #8]
 800f99c:	429a      	cmp	r2, r3
 800f99e:	d303      	bcc.n	800f9a8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	681a      	ldr	r2, [r3, #0]
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	68d9      	ldr	r1, [r3, #12]
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f9b0:	461a      	mov	r2, r3
 800f9b2:	6838      	ldr	r0, [r7, #0]
 800f9b4:	f004 f98f 	bl	8013cd6 <memcpy>
	}
}
 800f9b8:	bf00      	nop
 800f9ba:	3708      	adds	r7, #8
 800f9bc:	46bd      	mov	sp, r7
 800f9be:	bd80      	pop	{r7, pc}

0800f9c0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800f9c0:	b580      	push	{r7, lr}
 800f9c2:	b084      	sub	sp, #16
 800f9c4:	af00      	add	r7, sp, #0
 800f9c6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800f9c8:	f001 fdb6 	bl	8011538 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f9d2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f9d4:	e011      	b.n	800f9fa <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f9da:	2b00      	cmp	r3, #0
 800f9dc:	d012      	beq.n	800fa04 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	3324      	adds	r3, #36	@ 0x24
 800f9e2:	4618      	mov	r0, r3
 800f9e4:	f000 fd78 	bl	80104d8 <xTaskRemoveFromEventList>
 800f9e8:	4603      	mov	r3, r0
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	d001      	beq.n	800f9f2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800f9ee:	f000 fe51 	bl	8010694 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800f9f2:	7bfb      	ldrb	r3, [r7, #15]
 800f9f4:	3b01      	subs	r3, #1
 800f9f6:	b2db      	uxtb	r3, r3
 800f9f8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f9fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f9fe:	2b00      	cmp	r3, #0
 800fa00:	dce9      	bgt.n	800f9d6 <prvUnlockQueue+0x16>
 800fa02:	e000      	b.n	800fa06 <prvUnlockQueue+0x46>
					break;
 800fa04:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	22ff      	movs	r2, #255	@ 0xff
 800fa0a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800fa0e:	f001 fdc5 	bl	801159c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800fa12:	f001 fd91 	bl	8011538 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fa1c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fa1e:	e011      	b.n	800fa44 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	691b      	ldr	r3, [r3, #16]
 800fa24:	2b00      	cmp	r3, #0
 800fa26:	d012      	beq.n	800fa4e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	3310      	adds	r3, #16
 800fa2c:	4618      	mov	r0, r3
 800fa2e:	f000 fd53 	bl	80104d8 <xTaskRemoveFromEventList>
 800fa32:	4603      	mov	r3, r0
 800fa34:	2b00      	cmp	r3, #0
 800fa36:	d001      	beq.n	800fa3c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800fa38:	f000 fe2c 	bl	8010694 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800fa3c:	7bbb      	ldrb	r3, [r7, #14]
 800fa3e:	3b01      	subs	r3, #1
 800fa40:	b2db      	uxtb	r3, r3
 800fa42:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fa44:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fa48:	2b00      	cmp	r3, #0
 800fa4a:	dce9      	bgt.n	800fa20 <prvUnlockQueue+0x60>
 800fa4c:	e000      	b.n	800fa50 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800fa4e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	22ff      	movs	r2, #255	@ 0xff
 800fa54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800fa58:	f001 fda0 	bl	801159c <vPortExitCritical>
}
 800fa5c:	bf00      	nop
 800fa5e:	3710      	adds	r7, #16
 800fa60:	46bd      	mov	sp, r7
 800fa62:	bd80      	pop	{r7, pc}

0800fa64 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800fa64:	b580      	push	{r7, lr}
 800fa66:	b084      	sub	sp, #16
 800fa68:	af00      	add	r7, sp, #0
 800fa6a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fa6c:	f001 fd64 	bl	8011538 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fa74:	2b00      	cmp	r3, #0
 800fa76:	d102      	bne.n	800fa7e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800fa78:	2301      	movs	r3, #1
 800fa7a:	60fb      	str	r3, [r7, #12]
 800fa7c:	e001      	b.n	800fa82 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800fa7e:	2300      	movs	r3, #0
 800fa80:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fa82:	f001 fd8b 	bl	801159c <vPortExitCritical>

	return xReturn;
 800fa86:	68fb      	ldr	r3, [r7, #12]
}
 800fa88:	4618      	mov	r0, r3
 800fa8a:	3710      	adds	r7, #16
 800fa8c:	46bd      	mov	sp, r7
 800fa8e:	bd80      	pop	{r7, pc}

0800fa90 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800fa90:	b580      	push	{r7, lr}
 800fa92:	b084      	sub	sp, #16
 800fa94:	af00      	add	r7, sp, #0
 800fa96:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fa98:	f001 fd4e 	bl	8011538 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800faa4:	429a      	cmp	r2, r3
 800faa6:	d102      	bne.n	800faae <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800faa8:	2301      	movs	r3, #1
 800faaa:	60fb      	str	r3, [r7, #12]
 800faac:	e001      	b.n	800fab2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800faae:	2300      	movs	r3, #0
 800fab0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fab2:	f001 fd73 	bl	801159c <vPortExitCritical>

	return xReturn;
 800fab6:	68fb      	ldr	r3, [r7, #12]
}
 800fab8:	4618      	mov	r0, r3
 800faba:	3710      	adds	r7, #16
 800fabc:	46bd      	mov	sp, r7
 800fabe:	bd80      	pop	{r7, pc}

0800fac0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800fac0:	b480      	push	{r7}
 800fac2:	b085      	sub	sp, #20
 800fac4:	af00      	add	r7, sp, #0
 800fac6:	6078      	str	r0, [r7, #4]
 800fac8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800faca:	2300      	movs	r3, #0
 800facc:	60fb      	str	r3, [r7, #12]
 800face:	e014      	b.n	800fafa <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800fad0:	4a0f      	ldr	r2, [pc, #60]	@ (800fb10 <vQueueAddToRegistry+0x50>)
 800fad2:	68fb      	ldr	r3, [r7, #12]
 800fad4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800fad8:	2b00      	cmp	r3, #0
 800fada:	d10b      	bne.n	800faf4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800fadc:	490c      	ldr	r1, [pc, #48]	@ (800fb10 <vQueueAddToRegistry+0x50>)
 800fade:	68fb      	ldr	r3, [r7, #12]
 800fae0:	683a      	ldr	r2, [r7, #0]
 800fae2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800fae6:	4a0a      	ldr	r2, [pc, #40]	@ (800fb10 <vQueueAddToRegistry+0x50>)
 800fae8:	68fb      	ldr	r3, [r7, #12]
 800faea:	00db      	lsls	r3, r3, #3
 800faec:	4413      	add	r3, r2
 800faee:	687a      	ldr	r2, [r7, #4]
 800faf0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800faf2:	e006      	b.n	800fb02 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800faf4:	68fb      	ldr	r3, [r7, #12]
 800faf6:	3301      	adds	r3, #1
 800faf8:	60fb      	str	r3, [r7, #12]
 800fafa:	68fb      	ldr	r3, [r7, #12]
 800fafc:	2b07      	cmp	r3, #7
 800fafe:	d9e7      	bls.n	800fad0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800fb00:	bf00      	nop
 800fb02:	bf00      	nop
 800fb04:	3714      	adds	r7, #20
 800fb06:	46bd      	mov	sp, r7
 800fb08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb0c:	4770      	bx	lr
 800fb0e:	bf00      	nop
 800fb10:	200051c0 	.word	0x200051c0

0800fb14 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800fb14:	b480      	push	{r7}
 800fb16:	b085      	sub	sp, #20
 800fb18:	af00      	add	r7, sp, #0
 800fb1a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fb1c:	2300      	movs	r3, #0
 800fb1e:	60fb      	str	r3, [r7, #12]
 800fb20:	e016      	b.n	800fb50 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800fb22:	4a10      	ldr	r2, [pc, #64]	@ (800fb64 <vQueueUnregisterQueue+0x50>)
 800fb24:	68fb      	ldr	r3, [r7, #12]
 800fb26:	00db      	lsls	r3, r3, #3
 800fb28:	4413      	add	r3, r2
 800fb2a:	685b      	ldr	r3, [r3, #4]
 800fb2c:	687a      	ldr	r2, [r7, #4]
 800fb2e:	429a      	cmp	r2, r3
 800fb30:	d10b      	bne.n	800fb4a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800fb32:	4a0c      	ldr	r2, [pc, #48]	@ (800fb64 <vQueueUnregisterQueue+0x50>)
 800fb34:	68fb      	ldr	r3, [r7, #12]
 800fb36:	2100      	movs	r1, #0
 800fb38:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800fb3c:	4a09      	ldr	r2, [pc, #36]	@ (800fb64 <vQueueUnregisterQueue+0x50>)
 800fb3e:	68fb      	ldr	r3, [r7, #12]
 800fb40:	00db      	lsls	r3, r3, #3
 800fb42:	4413      	add	r3, r2
 800fb44:	2200      	movs	r2, #0
 800fb46:	605a      	str	r2, [r3, #4]
				break;
 800fb48:	e006      	b.n	800fb58 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800fb4a:	68fb      	ldr	r3, [r7, #12]
 800fb4c:	3301      	adds	r3, #1
 800fb4e:	60fb      	str	r3, [r7, #12]
 800fb50:	68fb      	ldr	r3, [r7, #12]
 800fb52:	2b07      	cmp	r3, #7
 800fb54:	d9e5      	bls.n	800fb22 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800fb56:	bf00      	nop
 800fb58:	bf00      	nop
 800fb5a:	3714      	adds	r7, #20
 800fb5c:	46bd      	mov	sp, r7
 800fb5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb62:	4770      	bx	lr
 800fb64:	200051c0 	.word	0x200051c0

0800fb68 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800fb68:	b580      	push	{r7, lr}
 800fb6a:	b086      	sub	sp, #24
 800fb6c:	af00      	add	r7, sp, #0
 800fb6e:	60f8      	str	r0, [r7, #12]
 800fb70:	60b9      	str	r1, [r7, #8]
 800fb72:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800fb74:	68fb      	ldr	r3, [r7, #12]
 800fb76:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800fb78:	f001 fcde 	bl	8011538 <vPortEnterCritical>
 800fb7c:	697b      	ldr	r3, [r7, #20]
 800fb7e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fb82:	b25b      	sxtb	r3, r3
 800fb84:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb88:	d103      	bne.n	800fb92 <vQueueWaitForMessageRestricted+0x2a>
 800fb8a:	697b      	ldr	r3, [r7, #20]
 800fb8c:	2200      	movs	r2, #0
 800fb8e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800fb92:	697b      	ldr	r3, [r7, #20]
 800fb94:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fb98:	b25b      	sxtb	r3, r3
 800fb9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb9e:	d103      	bne.n	800fba8 <vQueueWaitForMessageRestricted+0x40>
 800fba0:	697b      	ldr	r3, [r7, #20]
 800fba2:	2200      	movs	r2, #0
 800fba4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800fba8:	f001 fcf8 	bl	801159c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800fbac:	697b      	ldr	r3, [r7, #20]
 800fbae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fbb0:	2b00      	cmp	r3, #0
 800fbb2:	d106      	bne.n	800fbc2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800fbb4:	697b      	ldr	r3, [r7, #20]
 800fbb6:	3324      	adds	r3, #36	@ 0x24
 800fbb8:	687a      	ldr	r2, [r7, #4]
 800fbba:	68b9      	ldr	r1, [r7, #8]
 800fbbc:	4618      	mov	r0, r3
 800fbbe:	f000 fc5f 	bl	8010480 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800fbc2:	6978      	ldr	r0, [r7, #20]
 800fbc4:	f7ff fefc 	bl	800f9c0 <prvUnlockQueue>
	}
 800fbc8:	bf00      	nop
 800fbca:	3718      	adds	r7, #24
 800fbcc:	46bd      	mov	sp, r7
 800fbce:	bd80      	pop	{r7, pc}

0800fbd0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800fbd0:	b580      	push	{r7, lr}
 800fbd2:	b08e      	sub	sp, #56	@ 0x38
 800fbd4:	af04      	add	r7, sp, #16
 800fbd6:	60f8      	str	r0, [r7, #12]
 800fbd8:	60b9      	str	r1, [r7, #8]
 800fbda:	607a      	str	r2, [r7, #4]
 800fbdc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800fbde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fbe0:	2b00      	cmp	r3, #0
 800fbe2:	d10b      	bne.n	800fbfc <xTaskCreateStatic+0x2c>
	__asm volatile
 800fbe4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fbe8:	f383 8811 	msr	BASEPRI, r3
 800fbec:	f3bf 8f6f 	isb	sy
 800fbf0:	f3bf 8f4f 	dsb	sy
 800fbf4:	623b      	str	r3, [r7, #32]
}
 800fbf6:	bf00      	nop
 800fbf8:	bf00      	nop
 800fbfa:	e7fd      	b.n	800fbf8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800fbfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fbfe:	2b00      	cmp	r3, #0
 800fc00:	d10b      	bne.n	800fc1a <xTaskCreateStatic+0x4a>
	__asm volatile
 800fc02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc06:	f383 8811 	msr	BASEPRI, r3
 800fc0a:	f3bf 8f6f 	isb	sy
 800fc0e:	f3bf 8f4f 	dsb	sy
 800fc12:	61fb      	str	r3, [r7, #28]
}
 800fc14:	bf00      	nop
 800fc16:	bf00      	nop
 800fc18:	e7fd      	b.n	800fc16 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800fc1a:	235c      	movs	r3, #92	@ 0x5c
 800fc1c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800fc1e:	693b      	ldr	r3, [r7, #16]
 800fc20:	2b5c      	cmp	r3, #92	@ 0x5c
 800fc22:	d00b      	beq.n	800fc3c <xTaskCreateStatic+0x6c>
	__asm volatile
 800fc24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc28:	f383 8811 	msr	BASEPRI, r3
 800fc2c:	f3bf 8f6f 	isb	sy
 800fc30:	f3bf 8f4f 	dsb	sy
 800fc34:	61bb      	str	r3, [r7, #24]
}
 800fc36:	bf00      	nop
 800fc38:	bf00      	nop
 800fc3a:	e7fd      	b.n	800fc38 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800fc3c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800fc3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc40:	2b00      	cmp	r3, #0
 800fc42:	d01e      	beq.n	800fc82 <xTaskCreateStatic+0xb2>
 800fc44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fc46:	2b00      	cmp	r3, #0
 800fc48:	d01b      	beq.n	800fc82 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800fc4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fc4c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800fc4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc50:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fc52:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800fc54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc56:	2202      	movs	r2, #2
 800fc58:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800fc5c:	2300      	movs	r3, #0
 800fc5e:	9303      	str	r3, [sp, #12]
 800fc60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fc62:	9302      	str	r3, [sp, #8]
 800fc64:	f107 0314 	add.w	r3, r7, #20
 800fc68:	9301      	str	r3, [sp, #4]
 800fc6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fc6c:	9300      	str	r3, [sp, #0]
 800fc6e:	683b      	ldr	r3, [r7, #0]
 800fc70:	687a      	ldr	r2, [r7, #4]
 800fc72:	68b9      	ldr	r1, [r7, #8]
 800fc74:	68f8      	ldr	r0, [r7, #12]
 800fc76:	f000 f850 	bl	800fd1a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fc7a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800fc7c:	f000 f8de 	bl	800fe3c <prvAddNewTaskToReadyList>
 800fc80:	e001      	b.n	800fc86 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800fc82:	2300      	movs	r3, #0
 800fc84:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800fc86:	697b      	ldr	r3, [r7, #20]
	}
 800fc88:	4618      	mov	r0, r3
 800fc8a:	3728      	adds	r7, #40	@ 0x28
 800fc8c:	46bd      	mov	sp, r7
 800fc8e:	bd80      	pop	{r7, pc}

0800fc90 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800fc90:	b580      	push	{r7, lr}
 800fc92:	b08c      	sub	sp, #48	@ 0x30
 800fc94:	af04      	add	r7, sp, #16
 800fc96:	60f8      	str	r0, [r7, #12]
 800fc98:	60b9      	str	r1, [r7, #8]
 800fc9a:	603b      	str	r3, [r7, #0]
 800fc9c:	4613      	mov	r3, r2
 800fc9e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800fca0:	88fb      	ldrh	r3, [r7, #6]
 800fca2:	009b      	lsls	r3, r3, #2
 800fca4:	4618      	mov	r0, r3
 800fca6:	f001 fd69 	bl	801177c <pvPortMalloc>
 800fcaa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800fcac:	697b      	ldr	r3, [r7, #20]
 800fcae:	2b00      	cmp	r3, #0
 800fcb0:	d00e      	beq.n	800fcd0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800fcb2:	205c      	movs	r0, #92	@ 0x5c
 800fcb4:	f001 fd62 	bl	801177c <pvPortMalloc>
 800fcb8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800fcba:	69fb      	ldr	r3, [r7, #28]
 800fcbc:	2b00      	cmp	r3, #0
 800fcbe:	d003      	beq.n	800fcc8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800fcc0:	69fb      	ldr	r3, [r7, #28]
 800fcc2:	697a      	ldr	r2, [r7, #20]
 800fcc4:	631a      	str	r2, [r3, #48]	@ 0x30
 800fcc6:	e005      	b.n	800fcd4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800fcc8:	6978      	ldr	r0, [r7, #20]
 800fcca:	f001 fe25 	bl	8011918 <vPortFree>
 800fcce:	e001      	b.n	800fcd4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800fcd0:	2300      	movs	r3, #0
 800fcd2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800fcd4:	69fb      	ldr	r3, [r7, #28]
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	d017      	beq.n	800fd0a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800fcda:	69fb      	ldr	r3, [r7, #28]
 800fcdc:	2200      	movs	r2, #0
 800fcde:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800fce2:	88fa      	ldrh	r2, [r7, #6]
 800fce4:	2300      	movs	r3, #0
 800fce6:	9303      	str	r3, [sp, #12]
 800fce8:	69fb      	ldr	r3, [r7, #28]
 800fcea:	9302      	str	r3, [sp, #8]
 800fcec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fcee:	9301      	str	r3, [sp, #4]
 800fcf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fcf2:	9300      	str	r3, [sp, #0]
 800fcf4:	683b      	ldr	r3, [r7, #0]
 800fcf6:	68b9      	ldr	r1, [r7, #8]
 800fcf8:	68f8      	ldr	r0, [r7, #12]
 800fcfa:	f000 f80e 	bl	800fd1a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fcfe:	69f8      	ldr	r0, [r7, #28]
 800fd00:	f000 f89c 	bl	800fe3c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800fd04:	2301      	movs	r3, #1
 800fd06:	61bb      	str	r3, [r7, #24]
 800fd08:	e002      	b.n	800fd10 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800fd0a:	f04f 33ff 	mov.w	r3, #4294967295
 800fd0e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800fd10:	69bb      	ldr	r3, [r7, #24]
	}
 800fd12:	4618      	mov	r0, r3
 800fd14:	3720      	adds	r7, #32
 800fd16:	46bd      	mov	sp, r7
 800fd18:	bd80      	pop	{r7, pc}

0800fd1a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800fd1a:	b580      	push	{r7, lr}
 800fd1c:	b088      	sub	sp, #32
 800fd1e:	af00      	add	r7, sp, #0
 800fd20:	60f8      	str	r0, [r7, #12]
 800fd22:	60b9      	str	r1, [r7, #8]
 800fd24:	607a      	str	r2, [r7, #4]
 800fd26:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800fd28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd2a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	009b      	lsls	r3, r3, #2
 800fd30:	461a      	mov	r2, r3
 800fd32:	21a5      	movs	r1, #165	@ 0xa5
 800fd34:	f003 feea 	bl	8013b0c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800fd38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd3a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800fd42:	3b01      	subs	r3, #1
 800fd44:	009b      	lsls	r3, r3, #2
 800fd46:	4413      	add	r3, r2
 800fd48:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800fd4a:	69bb      	ldr	r3, [r7, #24]
 800fd4c:	f023 0307 	bic.w	r3, r3, #7
 800fd50:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800fd52:	69bb      	ldr	r3, [r7, #24]
 800fd54:	f003 0307 	and.w	r3, r3, #7
 800fd58:	2b00      	cmp	r3, #0
 800fd5a:	d00b      	beq.n	800fd74 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800fd5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd60:	f383 8811 	msr	BASEPRI, r3
 800fd64:	f3bf 8f6f 	isb	sy
 800fd68:	f3bf 8f4f 	dsb	sy
 800fd6c:	617b      	str	r3, [r7, #20]
}
 800fd6e:	bf00      	nop
 800fd70:	bf00      	nop
 800fd72:	e7fd      	b.n	800fd70 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800fd74:	68bb      	ldr	r3, [r7, #8]
 800fd76:	2b00      	cmp	r3, #0
 800fd78:	d01f      	beq.n	800fdba <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800fd7a:	2300      	movs	r3, #0
 800fd7c:	61fb      	str	r3, [r7, #28]
 800fd7e:	e012      	b.n	800fda6 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800fd80:	68ba      	ldr	r2, [r7, #8]
 800fd82:	69fb      	ldr	r3, [r7, #28]
 800fd84:	4413      	add	r3, r2
 800fd86:	7819      	ldrb	r1, [r3, #0]
 800fd88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fd8a:	69fb      	ldr	r3, [r7, #28]
 800fd8c:	4413      	add	r3, r2
 800fd8e:	3334      	adds	r3, #52	@ 0x34
 800fd90:	460a      	mov	r2, r1
 800fd92:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800fd94:	68ba      	ldr	r2, [r7, #8]
 800fd96:	69fb      	ldr	r3, [r7, #28]
 800fd98:	4413      	add	r3, r2
 800fd9a:	781b      	ldrb	r3, [r3, #0]
 800fd9c:	2b00      	cmp	r3, #0
 800fd9e:	d006      	beq.n	800fdae <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800fda0:	69fb      	ldr	r3, [r7, #28]
 800fda2:	3301      	adds	r3, #1
 800fda4:	61fb      	str	r3, [r7, #28]
 800fda6:	69fb      	ldr	r3, [r7, #28]
 800fda8:	2b0f      	cmp	r3, #15
 800fdaa:	d9e9      	bls.n	800fd80 <prvInitialiseNewTask+0x66>
 800fdac:	e000      	b.n	800fdb0 <prvInitialiseNewTask+0x96>
			{
				break;
 800fdae:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800fdb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fdb2:	2200      	movs	r2, #0
 800fdb4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800fdb8:	e003      	b.n	800fdc2 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800fdba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fdbc:	2200      	movs	r2, #0
 800fdbe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800fdc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fdc4:	2b37      	cmp	r3, #55	@ 0x37
 800fdc6:	d901      	bls.n	800fdcc <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800fdc8:	2337      	movs	r3, #55	@ 0x37
 800fdca:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800fdcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fdce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fdd0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800fdd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fdd4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fdd6:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800fdd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fdda:	2200      	movs	r2, #0
 800fddc:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800fdde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fde0:	3304      	adds	r3, #4
 800fde2:	4618      	mov	r0, r3
 800fde4:	f7fe fe34 	bl	800ea50 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800fde8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fdea:	3318      	adds	r3, #24
 800fdec:	4618      	mov	r0, r3
 800fdee:	f7fe fe2f 	bl	800ea50 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800fdf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fdf4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fdf6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fdf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fdfa:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800fdfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe00:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800fe02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fe06:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800fe08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe0a:	2200      	movs	r2, #0
 800fe0c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800fe0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe10:	2200      	movs	r2, #0
 800fe12:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800fe16:	683a      	ldr	r2, [r7, #0]
 800fe18:	68f9      	ldr	r1, [r7, #12]
 800fe1a:	69b8      	ldr	r0, [r7, #24]
 800fe1c:	f001 fa58 	bl	80112d0 <pxPortInitialiseStack>
 800fe20:	4602      	mov	r2, r0
 800fe22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe24:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800fe26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe28:	2b00      	cmp	r3, #0
 800fe2a:	d002      	beq.n	800fe32 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800fe2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fe2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fe30:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fe32:	bf00      	nop
 800fe34:	3720      	adds	r7, #32
 800fe36:	46bd      	mov	sp, r7
 800fe38:	bd80      	pop	{r7, pc}
	...

0800fe3c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800fe3c:	b580      	push	{r7, lr}
 800fe3e:	b082      	sub	sp, #8
 800fe40:	af00      	add	r7, sp, #0
 800fe42:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800fe44:	f001 fb78 	bl	8011538 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800fe48:	4b2d      	ldr	r3, [pc, #180]	@ (800ff00 <prvAddNewTaskToReadyList+0xc4>)
 800fe4a:	681b      	ldr	r3, [r3, #0]
 800fe4c:	3301      	adds	r3, #1
 800fe4e:	4a2c      	ldr	r2, [pc, #176]	@ (800ff00 <prvAddNewTaskToReadyList+0xc4>)
 800fe50:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800fe52:	4b2c      	ldr	r3, [pc, #176]	@ (800ff04 <prvAddNewTaskToReadyList+0xc8>)
 800fe54:	681b      	ldr	r3, [r3, #0]
 800fe56:	2b00      	cmp	r3, #0
 800fe58:	d109      	bne.n	800fe6e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800fe5a:	4a2a      	ldr	r2, [pc, #168]	@ (800ff04 <prvAddNewTaskToReadyList+0xc8>)
 800fe5c:	687b      	ldr	r3, [r7, #4]
 800fe5e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800fe60:	4b27      	ldr	r3, [pc, #156]	@ (800ff00 <prvAddNewTaskToReadyList+0xc4>)
 800fe62:	681b      	ldr	r3, [r3, #0]
 800fe64:	2b01      	cmp	r3, #1
 800fe66:	d110      	bne.n	800fe8a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800fe68:	f000 fc38 	bl	80106dc <prvInitialiseTaskLists>
 800fe6c:	e00d      	b.n	800fe8a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800fe6e:	4b26      	ldr	r3, [pc, #152]	@ (800ff08 <prvAddNewTaskToReadyList+0xcc>)
 800fe70:	681b      	ldr	r3, [r3, #0]
 800fe72:	2b00      	cmp	r3, #0
 800fe74:	d109      	bne.n	800fe8a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800fe76:	4b23      	ldr	r3, [pc, #140]	@ (800ff04 <prvAddNewTaskToReadyList+0xc8>)
 800fe78:	681b      	ldr	r3, [r3, #0]
 800fe7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fe7c:	687b      	ldr	r3, [r7, #4]
 800fe7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fe80:	429a      	cmp	r2, r3
 800fe82:	d802      	bhi.n	800fe8a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800fe84:	4a1f      	ldr	r2, [pc, #124]	@ (800ff04 <prvAddNewTaskToReadyList+0xc8>)
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800fe8a:	4b20      	ldr	r3, [pc, #128]	@ (800ff0c <prvAddNewTaskToReadyList+0xd0>)
 800fe8c:	681b      	ldr	r3, [r3, #0]
 800fe8e:	3301      	adds	r3, #1
 800fe90:	4a1e      	ldr	r2, [pc, #120]	@ (800ff0c <prvAddNewTaskToReadyList+0xd0>)
 800fe92:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800fe94:	4b1d      	ldr	r3, [pc, #116]	@ (800ff0c <prvAddNewTaskToReadyList+0xd0>)
 800fe96:	681a      	ldr	r2, [r3, #0]
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fea0:	4b1b      	ldr	r3, [pc, #108]	@ (800ff10 <prvAddNewTaskToReadyList+0xd4>)
 800fea2:	681b      	ldr	r3, [r3, #0]
 800fea4:	429a      	cmp	r2, r3
 800fea6:	d903      	bls.n	800feb0 <prvAddNewTaskToReadyList+0x74>
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800feac:	4a18      	ldr	r2, [pc, #96]	@ (800ff10 <prvAddNewTaskToReadyList+0xd4>)
 800feae:	6013      	str	r3, [r2, #0]
 800feb0:	687b      	ldr	r3, [r7, #4]
 800feb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800feb4:	4613      	mov	r3, r2
 800feb6:	009b      	lsls	r3, r3, #2
 800feb8:	4413      	add	r3, r2
 800feba:	009b      	lsls	r3, r3, #2
 800febc:	4a15      	ldr	r2, [pc, #84]	@ (800ff14 <prvAddNewTaskToReadyList+0xd8>)
 800febe:	441a      	add	r2, r3
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	3304      	adds	r3, #4
 800fec4:	4619      	mov	r1, r3
 800fec6:	4610      	mov	r0, r2
 800fec8:	f7fe fdcf 	bl	800ea6a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800fecc:	f001 fb66 	bl	801159c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800fed0:	4b0d      	ldr	r3, [pc, #52]	@ (800ff08 <prvAddNewTaskToReadyList+0xcc>)
 800fed2:	681b      	ldr	r3, [r3, #0]
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	d00e      	beq.n	800fef6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800fed8:	4b0a      	ldr	r3, [pc, #40]	@ (800ff04 <prvAddNewTaskToReadyList+0xc8>)
 800feda:	681b      	ldr	r3, [r3, #0]
 800fedc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fede:	687b      	ldr	r3, [r7, #4]
 800fee0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fee2:	429a      	cmp	r2, r3
 800fee4:	d207      	bcs.n	800fef6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800fee6:	4b0c      	ldr	r3, [pc, #48]	@ (800ff18 <prvAddNewTaskToReadyList+0xdc>)
 800fee8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800feec:	601a      	str	r2, [r3, #0]
 800feee:	f3bf 8f4f 	dsb	sy
 800fef2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fef6:	bf00      	nop
 800fef8:	3708      	adds	r7, #8
 800fefa:	46bd      	mov	sp, r7
 800fefc:	bd80      	pop	{r7, pc}
 800fefe:	bf00      	nop
 800ff00:	200056d4 	.word	0x200056d4
 800ff04:	20005200 	.word	0x20005200
 800ff08:	200056e0 	.word	0x200056e0
 800ff0c:	200056f0 	.word	0x200056f0
 800ff10:	200056dc 	.word	0x200056dc
 800ff14:	20005204 	.word	0x20005204
 800ff18:	e000ed04 	.word	0xe000ed04

0800ff1c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ff1c:	b580      	push	{r7, lr}
 800ff1e:	b084      	sub	sp, #16
 800ff20:	af00      	add	r7, sp, #0
 800ff22:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ff24:	2300      	movs	r3, #0
 800ff26:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ff28:	687b      	ldr	r3, [r7, #4]
 800ff2a:	2b00      	cmp	r3, #0
 800ff2c:	d018      	beq.n	800ff60 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ff2e:	4b14      	ldr	r3, [pc, #80]	@ (800ff80 <vTaskDelay+0x64>)
 800ff30:	681b      	ldr	r3, [r3, #0]
 800ff32:	2b00      	cmp	r3, #0
 800ff34:	d00b      	beq.n	800ff4e <vTaskDelay+0x32>
	__asm volatile
 800ff36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff3a:	f383 8811 	msr	BASEPRI, r3
 800ff3e:	f3bf 8f6f 	isb	sy
 800ff42:	f3bf 8f4f 	dsb	sy
 800ff46:	60bb      	str	r3, [r7, #8]
}
 800ff48:	bf00      	nop
 800ff4a:	bf00      	nop
 800ff4c:	e7fd      	b.n	800ff4a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ff4e:	f000 f883 	bl	8010058 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ff52:	2100      	movs	r1, #0
 800ff54:	6878      	ldr	r0, [r7, #4]
 800ff56:	f000 fe0d 	bl	8010b74 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ff5a:	f000 f88b 	bl	8010074 <xTaskResumeAll>
 800ff5e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ff60:	68fb      	ldr	r3, [r7, #12]
 800ff62:	2b00      	cmp	r3, #0
 800ff64:	d107      	bne.n	800ff76 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800ff66:	4b07      	ldr	r3, [pc, #28]	@ (800ff84 <vTaskDelay+0x68>)
 800ff68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ff6c:	601a      	str	r2, [r3, #0]
 800ff6e:	f3bf 8f4f 	dsb	sy
 800ff72:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ff76:	bf00      	nop
 800ff78:	3710      	adds	r7, #16
 800ff7a:	46bd      	mov	sp, r7
 800ff7c:	bd80      	pop	{r7, pc}
 800ff7e:	bf00      	nop
 800ff80:	200056fc 	.word	0x200056fc
 800ff84:	e000ed04 	.word	0xe000ed04

0800ff88 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ff88:	b580      	push	{r7, lr}
 800ff8a:	b08a      	sub	sp, #40	@ 0x28
 800ff8c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ff8e:	2300      	movs	r3, #0
 800ff90:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ff92:	2300      	movs	r3, #0
 800ff94:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ff96:	463a      	mov	r2, r7
 800ff98:	1d39      	adds	r1, r7, #4
 800ff9a:	f107 0308 	add.w	r3, r7, #8
 800ff9e:	4618      	mov	r0, r3
 800ffa0:	f7fe fd02 	bl	800e9a8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ffa4:	6839      	ldr	r1, [r7, #0]
 800ffa6:	687b      	ldr	r3, [r7, #4]
 800ffa8:	68ba      	ldr	r2, [r7, #8]
 800ffaa:	9202      	str	r2, [sp, #8]
 800ffac:	9301      	str	r3, [sp, #4]
 800ffae:	2300      	movs	r3, #0
 800ffb0:	9300      	str	r3, [sp, #0]
 800ffb2:	2300      	movs	r3, #0
 800ffb4:	460a      	mov	r2, r1
 800ffb6:	4922      	ldr	r1, [pc, #136]	@ (8010040 <vTaskStartScheduler+0xb8>)
 800ffb8:	4822      	ldr	r0, [pc, #136]	@ (8010044 <vTaskStartScheduler+0xbc>)
 800ffba:	f7ff fe09 	bl	800fbd0 <xTaskCreateStatic>
 800ffbe:	4603      	mov	r3, r0
 800ffc0:	4a21      	ldr	r2, [pc, #132]	@ (8010048 <vTaskStartScheduler+0xc0>)
 800ffc2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ffc4:	4b20      	ldr	r3, [pc, #128]	@ (8010048 <vTaskStartScheduler+0xc0>)
 800ffc6:	681b      	ldr	r3, [r3, #0]
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	d002      	beq.n	800ffd2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ffcc:	2301      	movs	r3, #1
 800ffce:	617b      	str	r3, [r7, #20]
 800ffd0:	e001      	b.n	800ffd6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ffd2:	2300      	movs	r3, #0
 800ffd4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800ffd6:	697b      	ldr	r3, [r7, #20]
 800ffd8:	2b01      	cmp	r3, #1
 800ffda:	d102      	bne.n	800ffe2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800ffdc:	f000 fe1e 	bl	8010c1c <xTimerCreateTimerTask>
 800ffe0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ffe2:	697b      	ldr	r3, [r7, #20]
 800ffe4:	2b01      	cmp	r3, #1
 800ffe6:	d116      	bne.n	8010016 <vTaskStartScheduler+0x8e>
	__asm volatile
 800ffe8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ffec:	f383 8811 	msr	BASEPRI, r3
 800fff0:	f3bf 8f6f 	isb	sy
 800fff4:	f3bf 8f4f 	dsb	sy
 800fff8:	613b      	str	r3, [r7, #16]
}
 800fffa:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800fffc:	4b13      	ldr	r3, [pc, #76]	@ (801004c <vTaskStartScheduler+0xc4>)
 800fffe:	f04f 32ff 	mov.w	r2, #4294967295
 8010002:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010004:	4b12      	ldr	r3, [pc, #72]	@ (8010050 <vTaskStartScheduler+0xc8>)
 8010006:	2201      	movs	r2, #1
 8010008:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 801000a:	4b12      	ldr	r3, [pc, #72]	@ (8010054 <vTaskStartScheduler+0xcc>)
 801000c:	2200      	movs	r2, #0
 801000e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010010:	f001 f9ee 	bl	80113f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010014:	e00f      	b.n	8010036 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010016:	697b      	ldr	r3, [r7, #20]
 8010018:	f1b3 3fff 	cmp.w	r3, #4294967295
 801001c:	d10b      	bne.n	8010036 <vTaskStartScheduler+0xae>
	__asm volatile
 801001e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010022:	f383 8811 	msr	BASEPRI, r3
 8010026:	f3bf 8f6f 	isb	sy
 801002a:	f3bf 8f4f 	dsb	sy
 801002e:	60fb      	str	r3, [r7, #12]
}
 8010030:	bf00      	nop
 8010032:	bf00      	nop
 8010034:	e7fd      	b.n	8010032 <vTaskStartScheduler+0xaa>
}
 8010036:	bf00      	nop
 8010038:	3718      	adds	r7, #24
 801003a:	46bd      	mov	sp, r7
 801003c:	bd80      	pop	{r7, pc}
 801003e:	bf00      	nop
 8010040:	08016d30 	.word	0x08016d30
 8010044:	080106ad 	.word	0x080106ad
 8010048:	200056f8 	.word	0x200056f8
 801004c:	200056f4 	.word	0x200056f4
 8010050:	200056e0 	.word	0x200056e0
 8010054:	200056d8 	.word	0x200056d8

08010058 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010058:	b480      	push	{r7}
 801005a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 801005c:	4b04      	ldr	r3, [pc, #16]	@ (8010070 <vTaskSuspendAll+0x18>)
 801005e:	681b      	ldr	r3, [r3, #0]
 8010060:	3301      	adds	r3, #1
 8010062:	4a03      	ldr	r2, [pc, #12]	@ (8010070 <vTaskSuspendAll+0x18>)
 8010064:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8010066:	bf00      	nop
 8010068:	46bd      	mov	sp, r7
 801006a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801006e:	4770      	bx	lr
 8010070:	200056fc 	.word	0x200056fc

08010074 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8010074:	b580      	push	{r7, lr}
 8010076:	b084      	sub	sp, #16
 8010078:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801007a:	2300      	movs	r3, #0
 801007c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 801007e:	2300      	movs	r3, #0
 8010080:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8010082:	4b42      	ldr	r3, [pc, #264]	@ (801018c <xTaskResumeAll+0x118>)
 8010084:	681b      	ldr	r3, [r3, #0]
 8010086:	2b00      	cmp	r3, #0
 8010088:	d10b      	bne.n	80100a2 <xTaskResumeAll+0x2e>
	__asm volatile
 801008a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801008e:	f383 8811 	msr	BASEPRI, r3
 8010092:	f3bf 8f6f 	isb	sy
 8010096:	f3bf 8f4f 	dsb	sy
 801009a:	603b      	str	r3, [r7, #0]
}
 801009c:	bf00      	nop
 801009e:	bf00      	nop
 80100a0:	e7fd      	b.n	801009e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80100a2:	f001 fa49 	bl	8011538 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80100a6:	4b39      	ldr	r3, [pc, #228]	@ (801018c <xTaskResumeAll+0x118>)
 80100a8:	681b      	ldr	r3, [r3, #0]
 80100aa:	3b01      	subs	r3, #1
 80100ac:	4a37      	ldr	r2, [pc, #220]	@ (801018c <xTaskResumeAll+0x118>)
 80100ae:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80100b0:	4b36      	ldr	r3, [pc, #216]	@ (801018c <xTaskResumeAll+0x118>)
 80100b2:	681b      	ldr	r3, [r3, #0]
 80100b4:	2b00      	cmp	r3, #0
 80100b6:	d162      	bne.n	801017e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80100b8:	4b35      	ldr	r3, [pc, #212]	@ (8010190 <xTaskResumeAll+0x11c>)
 80100ba:	681b      	ldr	r3, [r3, #0]
 80100bc:	2b00      	cmp	r3, #0
 80100be:	d05e      	beq.n	801017e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80100c0:	e02f      	b.n	8010122 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80100c2:	4b34      	ldr	r3, [pc, #208]	@ (8010194 <xTaskResumeAll+0x120>)
 80100c4:	68db      	ldr	r3, [r3, #12]
 80100c6:	68db      	ldr	r3, [r3, #12]
 80100c8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80100ca:	68fb      	ldr	r3, [r7, #12]
 80100cc:	3318      	adds	r3, #24
 80100ce:	4618      	mov	r0, r3
 80100d0:	f7fe fd28 	bl	800eb24 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80100d4:	68fb      	ldr	r3, [r7, #12]
 80100d6:	3304      	adds	r3, #4
 80100d8:	4618      	mov	r0, r3
 80100da:	f7fe fd23 	bl	800eb24 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80100de:	68fb      	ldr	r3, [r7, #12]
 80100e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80100e2:	4b2d      	ldr	r3, [pc, #180]	@ (8010198 <xTaskResumeAll+0x124>)
 80100e4:	681b      	ldr	r3, [r3, #0]
 80100e6:	429a      	cmp	r2, r3
 80100e8:	d903      	bls.n	80100f2 <xTaskResumeAll+0x7e>
 80100ea:	68fb      	ldr	r3, [r7, #12]
 80100ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80100ee:	4a2a      	ldr	r2, [pc, #168]	@ (8010198 <xTaskResumeAll+0x124>)
 80100f0:	6013      	str	r3, [r2, #0]
 80100f2:	68fb      	ldr	r3, [r7, #12]
 80100f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80100f6:	4613      	mov	r3, r2
 80100f8:	009b      	lsls	r3, r3, #2
 80100fa:	4413      	add	r3, r2
 80100fc:	009b      	lsls	r3, r3, #2
 80100fe:	4a27      	ldr	r2, [pc, #156]	@ (801019c <xTaskResumeAll+0x128>)
 8010100:	441a      	add	r2, r3
 8010102:	68fb      	ldr	r3, [r7, #12]
 8010104:	3304      	adds	r3, #4
 8010106:	4619      	mov	r1, r3
 8010108:	4610      	mov	r0, r2
 801010a:	f7fe fcae 	bl	800ea6a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801010e:	68fb      	ldr	r3, [r7, #12]
 8010110:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010112:	4b23      	ldr	r3, [pc, #140]	@ (80101a0 <xTaskResumeAll+0x12c>)
 8010114:	681b      	ldr	r3, [r3, #0]
 8010116:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010118:	429a      	cmp	r2, r3
 801011a:	d302      	bcc.n	8010122 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 801011c:	4b21      	ldr	r3, [pc, #132]	@ (80101a4 <xTaskResumeAll+0x130>)
 801011e:	2201      	movs	r2, #1
 8010120:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010122:	4b1c      	ldr	r3, [pc, #112]	@ (8010194 <xTaskResumeAll+0x120>)
 8010124:	681b      	ldr	r3, [r3, #0]
 8010126:	2b00      	cmp	r3, #0
 8010128:	d1cb      	bne.n	80100c2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801012a:	68fb      	ldr	r3, [r7, #12]
 801012c:	2b00      	cmp	r3, #0
 801012e:	d001      	beq.n	8010134 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8010130:	f000 fb72 	bl	8010818 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8010134:	4b1c      	ldr	r3, [pc, #112]	@ (80101a8 <xTaskResumeAll+0x134>)
 8010136:	681b      	ldr	r3, [r3, #0]
 8010138:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	2b00      	cmp	r3, #0
 801013e:	d010      	beq.n	8010162 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8010140:	f000 f858 	bl	80101f4 <xTaskIncrementTick>
 8010144:	4603      	mov	r3, r0
 8010146:	2b00      	cmp	r3, #0
 8010148:	d002      	beq.n	8010150 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 801014a:	4b16      	ldr	r3, [pc, #88]	@ (80101a4 <xTaskResumeAll+0x130>)
 801014c:	2201      	movs	r2, #1
 801014e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8010150:	687b      	ldr	r3, [r7, #4]
 8010152:	3b01      	subs	r3, #1
 8010154:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8010156:	687b      	ldr	r3, [r7, #4]
 8010158:	2b00      	cmp	r3, #0
 801015a:	d1f1      	bne.n	8010140 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 801015c:	4b12      	ldr	r3, [pc, #72]	@ (80101a8 <xTaskResumeAll+0x134>)
 801015e:	2200      	movs	r2, #0
 8010160:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8010162:	4b10      	ldr	r3, [pc, #64]	@ (80101a4 <xTaskResumeAll+0x130>)
 8010164:	681b      	ldr	r3, [r3, #0]
 8010166:	2b00      	cmp	r3, #0
 8010168:	d009      	beq.n	801017e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801016a:	2301      	movs	r3, #1
 801016c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 801016e:	4b0f      	ldr	r3, [pc, #60]	@ (80101ac <xTaskResumeAll+0x138>)
 8010170:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010174:	601a      	str	r2, [r3, #0]
 8010176:	f3bf 8f4f 	dsb	sy
 801017a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 801017e:	f001 fa0d 	bl	801159c <vPortExitCritical>

	return xAlreadyYielded;
 8010182:	68bb      	ldr	r3, [r7, #8]
}
 8010184:	4618      	mov	r0, r3
 8010186:	3710      	adds	r7, #16
 8010188:	46bd      	mov	sp, r7
 801018a:	bd80      	pop	{r7, pc}
 801018c:	200056fc 	.word	0x200056fc
 8010190:	200056d4 	.word	0x200056d4
 8010194:	20005694 	.word	0x20005694
 8010198:	200056dc 	.word	0x200056dc
 801019c:	20005204 	.word	0x20005204
 80101a0:	20005200 	.word	0x20005200
 80101a4:	200056e8 	.word	0x200056e8
 80101a8:	200056e4 	.word	0x200056e4
 80101ac:	e000ed04 	.word	0xe000ed04

080101b0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80101b0:	b480      	push	{r7}
 80101b2:	b083      	sub	sp, #12
 80101b4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80101b6:	4b05      	ldr	r3, [pc, #20]	@ (80101cc <xTaskGetTickCount+0x1c>)
 80101b8:	681b      	ldr	r3, [r3, #0]
 80101ba:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80101bc:	687b      	ldr	r3, [r7, #4]
}
 80101be:	4618      	mov	r0, r3
 80101c0:	370c      	adds	r7, #12
 80101c2:	46bd      	mov	sp, r7
 80101c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101c8:	4770      	bx	lr
 80101ca:	bf00      	nop
 80101cc:	200056d8 	.word	0x200056d8

080101d0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80101d0:	b580      	push	{r7, lr}
 80101d2:	b082      	sub	sp, #8
 80101d4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80101d6:	f001 fa8f 	bl	80116f8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80101da:	2300      	movs	r3, #0
 80101dc:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80101de:	4b04      	ldr	r3, [pc, #16]	@ (80101f0 <xTaskGetTickCountFromISR+0x20>)
 80101e0:	681b      	ldr	r3, [r3, #0]
 80101e2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80101e4:	683b      	ldr	r3, [r7, #0]
}
 80101e6:	4618      	mov	r0, r3
 80101e8:	3708      	adds	r7, #8
 80101ea:	46bd      	mov	sp, r7
 80101ec:	bd80      	pop	{r7, pc}
 80101ee:	bf00      	nop
 80101f0:	200056d8 	.word	0x200056d8

080101f4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80101f4:	b580      	push	{r7, lr}
 80101f6:	b086      	sub	sp, #24
 80101f8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80101fa:	2300      	movs	r3, #0
 80101fc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80101fe:	4b53      	ldr	r3, [pc, #332]	@ (801034c <xTaskIncrementTick+0x158>)
 8010200:	681b      	ldr	r3, [r3, #0]
 8010202:	2b00      	cmp	r3, #0
 8010204:	f040 8096 	bne.w	8010334 <xTaskIncrementTick+0x140>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8010208:	4b51      	ldr	r3, [pc, #324]	@ (8010350 <xTaskIncrementTick+0x15c>)
 801020a:	681b      	ldr	r3, [r3, #0]
 801020c:	3301      	adds	r3, #1
 801020e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8010210:	4a4f      	ldr	r2, [pc, #316]	@ (8010350 <xTaskIncrementTick+0x15c>)
 8010212:	693b      	ldr	r3, [r7, #16]
 8010214:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8010216:	693b      	ldr	r3, [r7, #16]
 8010218:	2b00      	cmp	r3, #0
 801021a:	d121      	bne.n	8010260 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 801021c:	4b4d      	ldr	r3, [pc, #308]	@ (8010354 <xTaskIncrementTick+0x160>)
 801021e:	681b      	ldr	r3, [r3, #0]
 8010220:	681b      	ldr	r3, [r3, #0]
 8010222:	2b00      	cmp	r3, #0
 8010224:	d00b      	beq.n	801023e <xTaskIncrementTick+0x4a>
	__asm volatile
 8010226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801022a:	f383 8811 	msr	BASEPRI, r3
 801022e:	f3bf 8f6f 	isb	sy
 8010232:	f3bf 8f4f 	dsb	sy
 8010236:	603b      	str	r3, [r7, #0]
}
 8010238:	bf00      	nop
 801023a:	bf00      	nop
 801023c:	e7fd      	b.n	801023a <xTaskIncrementTick+0x46>
 801023e:	4b45      	ldr	r3, [pc, #276]	@ (8010354 <xTaskIncrementTick+0x160>)
 8010240:	681b      	ldr	r3, [r3, #0]
 8010242:	60fb      	str	r3, [r7, #12]
 8010244:	4b44      	ldr	r3, [pc, #272]	@ (8010358 <xTaskIncrementTick+0x164>)
 8010246:	681b      	ldr	r3, [r3, #0]
 8010248:	4a42      	ldr	r2, [pc, #264]	@ (8010354 <xTaskIncrementTick+0x160>)
 801024a:	6013      	str	r3, [r2, #0]
 801024c:	4a42      	ldr	r2, [pc, #264]	@ (8010358 <xTaskIncrementTick+0x164>)
 801024e:	68fb      	ldr	r3, [r7, #12]
 8010250:	6013      	str	r3, [r2, #0]
 8010252:	4b42      	ldr	r3, [pc, #264]	@ (801035c <xTaskIncrementTick+0x168>)
 8010254:	681b      	ldr	r3, [r3, #0]
 8010256:	3301      	adds	r3, #1
 8010258:	4a40      	ldr	r2, [pc, #256]	@ (801035c <xTaskIncrementTick+0x168>)
 801025a:	6013      	str	r3, [r2, #0]
 801025c:	f000 fadc 	bl	8010818 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8010260:	4b3f      	ldr	r3, [pc, #252]	@ (8010360 <xTaskIncrementTick+0x16c>)
 8010262:	681b      	ldr	r3, [r3, #0]
 8010264:	693a      	ldr	r2, [r7, #16]
 8010266:	429a      	cmp	r2, r3
 8010268:	d349      	bcc.n	80102fe <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801026a:	4b3a      	ldr	r3, [pc, #232]	@ (8010354 <xTaskIncrementTick+0x160>)
 801026c:	681b      	ldr	r3, [r3, #0]
 801026e:	681b      	ldr	r3, [r3, #0]
 8010270:	2b00      	cmp	r3, #0
 8010272:	d104      	bne.n	801027e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010274:	4b3a      	ldr	r3, [pc, #232]	@ (8010360 <xTaskIncrementTick+0x16c>)
 8010276:	f04f 32ff 	mov.w	r2, #4294967295
 801027a:	601a      	str	r2, [r3, #0]
					break;
 801027c:	e03f      	b.n	80102fe <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801027e:	4b35      	ldr	r3, [pc, #212]	@ (8010354 <xTaskIncrementTick+0x160>)
 8010280:	681b      	ldr	r3, [r3, #0]
 8010282:	68db      	ldr	r3, [r3, #12]
 8010284:	68db      	ldr	r3, [r3, #12]
 8010286:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8010288:	68bb      	ldr	r3, [r7, #8]
 801028a:	685b      	ldr	r3, [r3, #4]
 801028c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801028e:	693a      	ldr	r2, [r7, #16]
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	429a      	cmp	r2, r3
 8010294:	d203      	bcs.n	801029e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8010296:	4a32      	ldr	r2, [pc, #200]	@ (8010360 <xTaskIncrementTick+0x16c>)
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 801029c:	e02f      	b.n	80102fe <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801029e:	68bb      	ldr	r3, [r7, #8]
 80102a0:	3304      	adds	r3, #4
 80102a2:	4618      	mov	r0, r3
 80102a4:	f7fe fc3e 	bl	800eb24 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80102a8:	68bb      	ldr	r3, [r7, #8]
 80102aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	d004      	beq.n	80102ba <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80102b0:	68bb      	ldr	r3, [r7, #8]
 80102b2:	3318      	adds	r3, #24
 80102b4:	4618      	mov	r0, r3
 80102b6:	f7fe fc35 	bl	800eb24 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80102ba:	68bb      	ldr	r3, [r7, #8]
 80102bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80102be:	4b29      	ldr	r3, [pc, #164]	@ (8010364 <xTaskIncrementTick+0x170>)
 80102c0:	681b      	ldr	r3, [r3, #0]
 80102c2:	429a      	cmp	r2, r3
 80102c4:	d903      	bls.n	80102ce <xTaskIncrementTick+0xda>
 80102c6:	68bb      	ldr	r3, [r7, #8]
 80102c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102ca:	4a26      	ldr	r2, [pc, #152]	@ (8010364 <xTaskIncrementTick+0x170>)
 80102cc:	6013      	str	r3, [r2, #0]
 80102ce:	68bb      	ldr	r3, [r7, #8]
 80102d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80102d2:	4613      	mov	r3, r2
 80102d4:	009b      	lsls	r3, r3, #2
 80102d6:	4413      	add	r3, r2
 80102d8:	009b      	lsls	r3, r3, #2
 80102da:	4a23      	ldr	r2, [pc, #140]	@ (8010368 <xTaskIncrementTick+0x174>)
 80102dc:	441a      	add	r2, r3
 80102de:	68bb      	ldr	r3, [r7, #8]
 80102e0:	3304      	adds	r3, #4
 80102e2:	4619      	mov	r1, r3
 80102e4:	4610      	mov	r0, r2
 80102e6:	f7fe fbc0 	bl	800ea6a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80102ea:	68bb      	ldr	r3, [r7, #8]
 80102ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80102ee:	4b1f      	ldr	r3, [pc, #124]	@ (801036c <xTaskIncrementTick+0x178>)
 80102f0:	681b      	ldr	r3, [r3, #0]
 80102f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80102f4:	429a      	cmp	r2, r3
 80102f6:	d3b8      	bcc.n	801026a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80102f8:	2301      	movs	r3, #1
 80102fa:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80102fc:	e7b5      	b.n	801026a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80102fe:	4b1b      	ldr	r3, [pc, #108]	@ (801036c <xTaskIncrementTick+0x178>)
 8010300:	681b      	ldr	r3, [r3, #0]
 8010302:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010304:	4918      	ldr	r1, [pc, #96]	@ (8010368 <xTaskIncrementTick+0x174>)
 8010306:	4613      	mov	r3, r2
 8010308:	009b      	lsls	r3, r3, #2
 801030a:	4413      	add	r3, r2
 801030c:	009b      	lsls	r3, r3, #2
 801030e:	440b      	add	r3, r1
 8010310:	681b      	ldr	r3, [r3, #0]
 8010312:	2b01      	cmp	r3, #1
 8010314:	d901      	bls.n	801031a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8010316:	2301      	movs	r3, #1
 8010318:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( xPendedTicks == ( TickType_t ) 0 )
 801031a:	4b15      	ldr	r3, [pc, #84]	@ (8010370 <xTaskIncrementTick+0x17c>)
 801031c:	681b      	ldr	r3, [r3, #0]
 801031e:	2b00      	cmp	r3, #0
 8010320:	d101      	bne.n	8010326 <xTaskIncrementTick+0x132>
			{
				vApplicationTickHook();
 8010322:	f7f0 fedf 	bl	80010e4 <vApplicationTickHook>
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8010326:	4b13      	ldr	r3, [pc, #76]	@ (8010374 <xTaskIncrementTick+0x180>)
 8010328:	681b      	ldr	r3, [r3, #0]
 801032a:	2b00      	cmp	r3, #0
 801032c:	d009      	beq.n	8010342 <xTaskIncrementTick+0x14e>
			{
				xSwitchRequired = pdTRUE;
 801032e:	2301      	movs	r3, #1
 8010330:	617b      	str	r3, [r7, #20]
 8010332:	e006      	b.n	8010342 <xTaskIncrementTick+0x14e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8010334:	4b0e      	ldr	r3, [pc, #56]	@ (8010370 <xTaskIncrementTick+0x17c>)
 8010336:	681b      	ldr	r3, [r3, #0]
 8010338:	3301      	adds	r3, #1
 801033a:	4a0d      	ldr	r2, [pc, #52]	@ (8010370 <xTaskIncrementTick+0x17c>)
 801033c:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 801033e:	f7f0 fed1 	bl	80010e4 <vApplicationTickHook>
		}
		#endif
	}

	return xSwitchRequired;
 8010342:	697b      	ldr	r3, [r7, #20]
}
 8010344:	4618      	mov	r0, r3
 8010346:	3718      	adds	r7, #24
 8010348:	46bd      	mov	sp, r7
 801034a:	bd80      	pop	{r7, pc}
 801034c:	200056fc 	.word	0x200056fc
 8010350:	200056d8 	.word	0x200056d8
 8010354:	2000568c 	.word	0x2000568c
 8010358:	20005690 	.word	0x20005690
 801035c:	200056ec 	.word	0x200056ec
 8010360:	200056f4 	.word	0x200056f4
 8010364:	200056dc 	.word	0x200056dc
 8010368:	20005204 	.word	0x20005204
 801036c:	20005200 	.word	0x20005200
 8010370:	200056e4 	.word	0x200056e4
 8010374:	200056e8 	.word	0x200056e8

08010378 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8010378:	b480      	push	{r7}
 801037a:	b085      	sub	sp, #20
 801037c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801037e:	4b28      	ldr	r3, [pc, #160]	@ (8010420 <vTaskSwitchContext+0xa8>)
 8010380:	681b      	ldr	r3, [r3, #0]
 8010382:	2b00      	cmp	r3, #0
 8010384:	d003      	beq.n	801038e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8010386:	4b27      	ldr	r3, [pc, #156]	@ (8010424 <vTaskSwitchContext+0xac>)
 8010388:	2201      	movs	r2, #1
 801038a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 801038c:	e042      	b.n	8010414 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 801038e:	4b25      	ldr	r3, [pc, #148]	@ (8010424 <vTaskSwitchContext+0xac>)
 8010390:	2200      	movs	r2, #0
 8010392:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010394:	4b24      	ldr	r3, [pc, #144]	@ (8010428 <vTaskSwitchContext+0xb0>)
 8010396:	681b      	ldr	r3, [r3, #0]
 8010398:	60fb      	str	r3, [r7, #12]
 801039a:	e011      	b.n	80103c0 <vTaskSwitchContext+0x48>
 801039c:	68fb      	ldr	r3, [r7, #12]
 801039e:	2b00      	cmp	r3, #0
 80103a0:	d10b      	bne.n	80103ba <vTaskSwitchContext+0x42>
	__asm volatile
 80103a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80103a6:	f383 8811 	msr	BASEPRI, r3
 80103aa:	f3bf 8f6f 	isb	sy
 80103ae:	f3bf 8f4f 	dsb	sy
 80103b2:	607b      	str	r3, [r7, #4]
}
 80103b4:	bf00      	nop
 80103b6:	bf00      	nop
 80103b8:	e7fd      	b.n	80103b6 <vTaskSwitchContext+0x3e>
 80103ba:	68fb      	ldr	r3, [r7, #12]
 80103bc:	3b01      	subs	r3, #1
 80103be:	60fb      	str	r3, [r7, #12]
 80103c0:	491a      	ldr	r1, [pc, #104]	@ (801042c <vTaskSwitchContext+0xb4>)
 80103c2:	68fa      	ldr	r2, [r7, #12]
 80103c4:	4613      	mov	r3, r2
 80103c6:	009b      	lsls	r3, r3, #2
 80103c8:	4413      	add	r3, r2
 80103ca:	009b      	lsls	r3, r3, #2
 80103cc:	440b      	add	r3, r1
 80103ce:	681b      	ldr	r3, [r3, #0]
 80103d0:	2b00      	cmp	r3, #0
 80103d2:	d0e3      	beq.n	801039c <vTaskSwitchContext+0x24>
 80103d4:	68fa      	ldr	r2, [r7, #12]
 80103d6:	4613      	mov	r3, r2
 80103d8:	009b      	lsls	r3, r3, #2
 80103da:	4413      	add	r3, r2
 80103dc:	009b      	lsls	r3, r3, #2
 80103de:	4a13      	ldr	r2, [pc, #76]	@ (801042c <vTaskSwitchContext+0xb4>)
 80103e0:	4413      	add	r3, r2
 80103e2:	60bb      	str	r3, [r7, #8]
 80103e4:	68bb      	ldr	r3, [r7, #8]
 80103e6:	685b      	ldr	r3, [r3, #4]
 80103e8:	685a      	ldr	r2, [r3, #4]
 80103ea:	68bb      	ldr	r3, [r7, #8]
 80103ec:	605a      	str	r2, [r3, #4]
 80103ee:	68bb      	ldr	r3, [r7, #8]
 80103f0:	685a      	ldr	r2, [r3, #4]
 80103f2:	68bb      	ldr	r3, [r7, #8]
 80103f4:	3308      	adds	r3, #8
 80103f6:	429a      	cmp	r2, r3
 80103f8:	d104      	bne.n	8010404 <vTaskSwitchContext+0x8c>
 80103fa:	68bb      	ldr	r3, [r7, #8]
 80103fc:	685b      	ldr	r3, [r3, #4]
 80103fe:	685a      	ldr	r2, [r3, #4]
 8010400:	68bb      	ldr	r3, [r7, #8]
 8010402:	605a      	str	r2, [r3, #4]
 8010404:	68bb      	ldr	r3, [r7, #8]
 8010406:	685b      	ldr	r3, [r3, #4]
 8010408:	68db      	ldr	r3, [r3, #12]
 801040a:	4a09      	ldr	r2, [pc, #36]	@ (8010430 <vTaskSwitchContext+0xb8>)
 801040c:	6013      	str	r3, [r2, #0]
 801040e:	4a06      	ldr	r2, [pc, #24]	@ (8010428 <vTaskSwitchContext+0xb0>)
 8010410:	68fb      	ldr	r3, [r7, #12]
 8010412:	6013      	str	r3, [r2, #0]
}
 8010414:	bf00      	nop
 8010416:	3714      	adds	r7, #20
 8010418:	46bd      	mov	sp, r7
 801041a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801041e:	4770      	bx	lr
 8010420:	200056fc 	.word	0x200056fc
 8010424:	200056e8 	.word	0x200056e8
 8010428:	200056dc 	.word	0x200056dc
 801042c:	20005204 	.word	0x20005204
 8010430:	20005200 	.word	0x20005200

08010434 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8010434:	b580      	push	{r7, lr}
 8010436:	b084      	sub	sp, #16
 8010438:	af00      	add	r7, sp, #0
 801043a:	6078      	str	r0, [r7, #4]
 801043c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801043e:	687b      	ldr	r3, [r7, #4]
 8010440:	2b00      	cmp	r3, #0
 8010442:	d10b      	bne.n	801045c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8010444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010448:	f383 8811 	msr	BASEPRI, r3
 801044c:	f3bf 8f6f 	isb	sy
 8010450:	f3bf 8f4f 	dsb	sy
 8010454:	60fb      	str	r3, [r7, #12]
}
 8010456:	bf00      	nop
 8010458:	bf00      	nop
 801045a:	e7fd      	b.n	8010458 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801045c:	4b07      	ldr	r3, [pc, #28]	@ (801047c <vTaskPlaceOnEventList+0x48>)
 801045e:	681b      	ldr	r3, [r3, #0]
 8010460:	3318      	adds	r3, #24
 8010462:	4619      	mov	r1, r3
 8010464:	6878      	ldr	r0, [r7, #4]
 8010466:	f7fe fb24 	bl	800eab2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801046a:	2101      	movs	r1, #1
 801046c:	6838      	ldr	r0, [r7, #0]
 801046e:	f000 fb81 	bl	8010b74 <prvAddCurrentTaskToDelayedList>
}
 8010472:	bf00      	nop
 8010474:	3710      	adds	r7, #16
 8010476:	46bd      	mov	sp, r7
 8010478:	bd80      	pop	{r7, pc}
 801047a:	bf00      	nop
 801047c:	20005200 	.word	0x20005200

08010480 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010480:	b580      	push	{r7, lr}
 8010482:	b086      	sub	sp, #24
 8010484:	af00      	add	r7, sp, #0
 8010486:	60f8      	str	r0, [r7, #12]
 8010488:	60b9      	str	r1, [r7, #8]
 801048a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 801048c:	68fb      	ldr	r3, [r7, #12]
 801048e:	2b00      	cmp	r3, #0
 8010490:	d10b      	bne.n	80104aa <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8010492:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010496:	f383 8811 	msr	BASEPRI, r3
 801049a:	f3bf 8f6f 	isb	sy
 801049e:	f3bf 8f4f 	dsb	sy
 80104a2:	617b      	str	r3, [r7, #20]
}
 80104a4:	bf00      	nop
 80104a6:	bf00      	nop
 80104a8:	e7fd      	b.n	80104a6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80104aa:	4b0a      	ldr	r3, [pc, #40]	@ (80104d4 <vTaskPlaceOnEventListRestricted+0x54>)
 80104ac:	681b      	ldr	r3, [r3, #0]
 80104ae:	3318      	adds	r3, #24
 80104b0:	4619      	mov	r1, r3
 80104b2:	68f8      	ldr	r0, [r7, #12]
 80104b4:	f7fe fad9 	bl	800ea6a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80104b8:	687b      	ldr	r3, [r7, #4]
 80104ba:	2b00      	cmp	r3, #0
 80104bc:	d002      	beq.n	80104c4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80104be:	f04f 33ff 	mov.w	r3, #4294967295
 80104c2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80104c4:	6879      	ldr	r1, [r7, #4]
 80104c6:	68b8      	ldr	r0, [r7, #8]
 80104c8:	f000 fb54 	bl	8010b74 <prvAddCurrentTaskToDelayedList>
	}
 80104cc:	bf00      	nop
 80104ce:	3718      	adds	r7, #24
 80104d0:	46bd      	mov	sp, r7
 80104d2:	bd80      	pop	{r7, pc}
 80104d4:	20005200 	.word	0x20005200

080104d8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80104d8:	b580      	push	{r7, lr}
 80104da:	b086      	sub	sp, #24
 80104dc:	af00      	add	r7, sp, #0
 80104de:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80104e0:	687b      	ldr	r3, [r7, #4]
 80104e2:	68db      	ldr	r3, [r3, #12]
 80104e4:	68db      	ldr	r3, [r3, #12]
 80104e6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80104e8:	693b      	ldr	r3, [r7, #16]
 80104ea:	2b00      	cmp	r3, #0
 80104ec:	d10b      	bne.n	8010506 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80104ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80104f2:	f383 8811 	msr	BASEPRI, r3
 80104f6:	f3bf 8f6f 	isb	sy
 80104fa:	f3bf 8f4f 	dsb	sy
 80104fe:	60fb      	str	r3, [r7, #12]
}
 8010500:	bf00      	nop
 8010502:	bf00      	nop
 8010504:	e7fd      	b.n	8010502 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8010506:	693b      	ldr	r3, [r7, #16]
 8010508:	3318      	adds	r3, #24
 801050a:	4618      	mov	r0, r3
 801050c:	f7fe fb0a 	bl	800eb24 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010510:	4b1d      	ldr	r3, [pc, #116]	@ (8010588 <xTaskRemoveFromEventList+0xb0>)
 8010512:	681b      	ldr	r3, [r3, #0]
 8010514:	2b00      	cmp	r3, #0
 8010516:	d11d      	bne.n	8010554 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8010518:	693b      	ldr	r3, [r7, #16]
 801051a:	3304      	adds	r3, #4
 801051c:	4618      	mov	r0, r3
 801051e:	f7fe fb01 	bl	800eb24 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8010522:	693b      	ldr	r3, [r7, #16]
 8010524:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010526:	4b19      	ldr	r3, [pc, #100]	@ (801058c <xTaskRemoveFromEventList+0xb4>)
 8010528:	681b      	ldr	r3, [r3, #0]
 801052a:	429a      	cmp	r2, r3
 801052c:	d903      	bls.n	8010536 <xTaskRemoveFromEventList+0x5e>
 801052e:	693b      	ldr	r3, [r7, #16]
 8010530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010532:	4a16      	ldr	r2, [pc, #88]	@ (801058c <xTaskRemoveFromEventList+0xb4>)
 8010534:	6013      	str	r3, [r2, #0]
 8010536:	693b      	ldr	r3, [r7, #16]
 8010538:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801053a:	4613      	mov	r3, r2
 801053c:	009b      	lsls	r3, r3, #2
 801053e:	4413      	add	r3, r2
 8010540:	009b      	lsls	r3, r3, #2
 8010542:	4a13      	ldr	r2, [pc, #76]	@ (8010590 <xTaskRemoveFromEventList+0xb8>)
 8010544:	441a      	add	r2, r3
 8010546:	693b      	ldr	r3, [r7, #16]
 8010548:	3304      	adds	r3, #4
 801054a:	4619      	mov	r1, r3
 801054c:	4610      	mov	r0, r2
 801054e:	f7fe fa8c 	bl	800ea6a <vListInsertEnd>
 8010552:	e005      	b.n	8010560 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8010554:	693b      	ldr	r3, [r7, #16]
 8010556:	3318      	adds	r3, #24
 8010558:	4619      	mov	r1, r3
 801055a:	480e      	ldr	r0, [pc, #56]	@ (8010594 <xTaskRemoveFromEventList+0xbc>)
 801055c:	f7fe fa85 	bl	800ea6a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010560:	693b      	ldr	r3, [r7, #16]
 8010562:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010564:	4b0c      	ldr	r3, [pc, #48]	@ (8010598 <xTaskRemoveFromEventList+0xc0>)
 8010566:	681b      	ldr	r3, [r3, #0]
 8010568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801056a:	429a      	cmp	r2, r3
 801056c:	d905      	bls.n	801057a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 801056e:	2301      	movs	r3, #1
 8010570:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8010572:	4b0a      	ldr	r3, [pc, #40]	@ (801059c <xTaskRemoveFromEventList+0xc4>)
 8010574:	2201      	movs	r2, #1
 8010576:	601a      	str	r2, [r3, #0]
 8010578:	e001      	b.n	801057e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 801057a:	2300      	movs	r3, #0
 801057c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 801057e:	697b      	ldr	r3, [r7, #20]
}
 8010580:	4618      	mov	r0, r3
 8010582:	3718      	adds	r7, #24
 8010584:	46bd      	mov	sp, r7
 8010586:	bd80      	pop	{r7, pc}
 8010588:	200056fc 	.word	0x200056fc
 801058c:	200056dc 	.word	0x200056dc
 8010590:	20005204 	.word	0x20005204
 8010594:	20005694 	.word	0x20005694
 8010598:	20005200 	.word	0x20005200
 801059c:	200056e8 	.word	0x200056e8

080105a0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80105a0:	b480      	push	{r7}
 80105a2:	b083      	sub	sp, #12
 80105a4:	af00      	add	r7, sp, #0
 80105a6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80105a8:	4b06      	ldr	r3, [pc, #24]	@ (80105c4 <vTaskInternalSetTimeOutState+0x24>)
 80105aa:	681a      	ldr	r2, [r3, #0]
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80105b0:	4b05      	ldr	r3, [pc, #20]	@ (80105c8 <vTaskInternalSetTimeOutState+0x28>)
 80105b2:	681a      	ldr	r2, [r3, #0]
 80105b4:	687b      	ldr	r3, [r7, #4]
 80105b6:	605a      	str	r2, [r3, #4]
}
 80105b8:	bf00      	nop
 80105ba:	370c      	adds	r7, #12
 80105bc:	46bd      	mov	sp, r7
 80105be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105c2:	4770      	bx	lr
 80105c4:	200056ec 	.word	0x200056ec
 80105c8:	200056d8 	.word	0x200056d8

080105cc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80105cc:	b580      	push	{r7, lr}
 80105ce:	b088      	sub	sp, #32
 80105d0:	af00      	add	r7, sp, #0
 80105d2:	6078      	str	r0, [r7, #4]
 80105d4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80105d6:	687b      	ldr	r3, [r7, #4]
 80105d8:	2b00      	cmp	r3, #0
 80105da:	d10b      	bne.n	80105f4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80105dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80105e0:	f383 8811 	msr	BASEPRI, r3
 80105e4:	f3bf 8f6f 	isb	sy
 80105e8:	f3bf 8f4f 	dsb	sy
 80105ec:	613b      	str	r3, [r7, #16]
}
 80105ee:	bf00      	nop
 80105f0:	bf00      	nop
 80105f2:	e7fd      	b.n	80105f0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80105f4:	683b      	ldr	r3, [r7, #0]
 80105f6:	2b00      	cmp	r3, #0
 80105f8:	d10b      	bne.n	8010612 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80105fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80105fe:	f383 8811 	msr	BASEPRI, r3
 8010602:	f3bf 8f6f 	isb	sy
 8010606:	f3bf 8f4f 	dsb	sy
 801060a:	60fb      	str	r3, [r7, #12]
}
 801060c:	bf00      	nop
 801060e:	bf00      	nop
 8010610:	e7fd      	b.n	801060e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8010612:	f000 ff91 	bl	8011538 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8010616:	4b1d      	ldr	r3, [pc, #116]	@ (801068c <xTaskCheckForTimeOut+0xc0>)
 8010618:	681b      	ldr	r3, [r3, #0]
 801061a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801061c:	687b      	ldr	r3, [r7, #4]
 801061e:	685b      	ldr	r3, [r3, #4]
 8010620:	69ba      	ldr	r2, [r7, #24]
 8010622:	1ad3      	subs	r3, r2, r3
 8010624:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8010626:	683b      	ldr	r3, [r7, #0]
 8010628:	681b      	ldr	r3, [r3, #0]
 801062a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801062e:	d102      	bne.n	8010636 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8010630:	2300      	movs	r3, #0
 8010632:	61fb      	str	r3, [r7, #28]
 8010634:	e023      	b.n	801067e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	681a      	ldr	r2, [r3, #0]
 801063a:	4b15      	ldr	r3, [pc, #84]	@ (8010690 <xTaskCheckForTimeOut+0xc4>)
 801063c:	681b      	ldr	r3, [r3, #0]
 801063e:	429a      	cmp	r2, r3
 8010640:	d007      	beq.n	8010652 <xTaskCheckForTimeOut+0x86>
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	685b      	ldr	r3, [r3, #4]
 8010646:	69ba      	ldr	r2, [r7, #24]
 8010648:	429a      	cmp	r2, r3
 801064a:	d302      	bcc.n	8010652 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 801064c:	2301      	movs	r3, #1
 801064e:	61fb      	str	r3, [r7, #28]
 8010650:	e015      	b.n	801067e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8010652:	683b      	ldr	r3, [r7, #0]
 8010654:	681b      	ldr	r3, [r3, #0]
 8010656:	697a      	ldr	r2, [r7, #20]
 8010658:	429a      	cmp	r2, r3
 801065a:	d20b      	bcs.n	8010674 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 801065c:	683b      	ldr	r3, [r7, #0]
 801065e:	681a      	ldr	r2, [r3, #0]
 8010660:	697b      	ldr	r3, [r7, #20]
 8010662:	1ad2      	subs	r2, r2, r3
 8010664:	683b      	ldr	r3, [r7, #0]
 8010666:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8010668:	6878      	ldr	r0, [r7, #4]
 801066a:	f7ff ff99 	bl	80105a0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 801066e:	2300      	movs	r3, #0
 8010670:	61fb      	str	r3, [r7, #28]
 8010672:	e004      	b.n	801067e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8010674:	683b      	ldr	r3, [r7, #0]
 8010676:	2200      	movs	r2, #0
 8010678:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801067a:	2301      	movs	r3, #1
 801067c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801067e:	f000 ff8d 	bl	801159c <vPortExitCritical>

	return xReturn;
 8010682:	69fb      	ldr	r3, [r7, #28]
}
 8010684:	4618      	mov	r0, r3
 8010686:	3720      	adds	r7, #32
 8010688:	46bd      	mov	sp, r7
 801068a:	bd80      	pop	{r7, pc}
 801068c:	200056d8 	.word	0x200056d8
 8010690:	200056ec 	.word	0x200056ec

08010694 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010694:	b480      	push	{r7}
 8010696:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010698:	4b03      	ldr	r3, [pc, #12]	@ (80106a8 <vTaskMissedYield+0x14>)
 801069a:	2201      	movs	r2, #1
 801069c:	601a      	str	r2, [r3, #0]
}
 801069e:	bf00      	nop
 80106a0:	46bd      	mov	sp, r7
 80106a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106a6:	4770      	bx	lr
 80106a8:	200056e8 	.word	0x200056e8

080106ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80106ac:	b580      	push	{r7, lr}
 80106ae:	b082      	sub	sp, #8
 80106b0:	af00      	add	r7, sp, #0
 80106b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80106b4:	f000 f852 	bl	801075c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80106b8:	4b06      	ldr	r3, [pc, #24]	@ (80106d4 <prvIdleTask+0x28>)
 80106ba:	681b      	ldr	r3, [r3, #0]
 80106bc:	2b01      	cmp	r3, #1
 80106be:	d9f9      	bls.n	80106b4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80106c0:	4b05      	ldr	r3, [pc, #20]	@ (80106d8 <prvIdleTask+0x2c>)
 80106c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80106c6:	601a      	str	r2, [r3, #0]
 80106c8:	f3bf 8f4f 	dsb	sy
 80106cc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80106d0:	e7f0      	b.n	80106b4 <prvIdleTask+0x8>
 80106d2:	bf00      	nop
 80106d4:	20005204 	.word	0x20005204
 80106d8:	e000ed04 	.word	0xe000ed04

080106dc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80106dc:	b580      	push	{r7, lr}
 80106de:	b082      	sub	sp, #8
 80106e0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80106e2:	2300      	movs	r3, #0
 80106e4:	607b      	str	r3, [r7, #4]
 80106e6:	e00c      	b.n	8010702 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80106e8:	687a      	ldr	r2, [r7, #4]
 80106ea:	4613      	mov	r3, r2
 80106ec:	009b      	lsls	r3, r3, #2
 80106ee:	4413      	add	r3, r2
 80106f0:	009b      	lsls	r3, r3, #2
 80106f2:	4a12      	ldr	r2, [pc, #72]	@ (801073c <prvInitialiseTaskLists+0x60>)
 80106f4:	4413      	add	r3, r2
 80106f6:	4618      	mov	r0, r3
 80106f8:	f7fe f98a 	bl	800ea10 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80106fc:	687b      	ldr	r3, [r7, #4]
 80106fe:	3301      	adds	r3, #1
 8010700:	607b      	str	r3, [r7, #4]
 8010702:	687b      	ldr	r3, [r7, #4]
 8010704:	2b37      	cmp	r3, #55	@ 0x37
 8010706:	d9ef      	bls.n	80106e8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010708:	480d      	ldr	r0, [pc, #52]	@ (8010740 <prvInitialiseTaskLists+0x64>)
 801070a:	f7fe f981 	bl	800ea10 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801070e:	480d      	ldr	r0, [pc, #52]	@ (8010744 <prvInitialiseTaskLists+0x68>)
 8010710:	f7fe f97e 	bl	800ea10 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010714:	480c      	ldr	r0, [pc, #48]	@ (8010748 <prvInitialiseTaskLists+0x6c>)
 8010716:	f7fe f97b 	bl	800ea10 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801071a:	480c      	ldr	r0, [pc, #48]	@ (801074c <prvInitialiseTaskLists+0x70>)
 801071c:	f7fe f978 	bl	800ea10 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8010720:	480b      	ldr	r0, [pc, #44]	@ (8010750 <prvInitialiseTaskLists+0x74>)
 8010722:	f7fe f975 	bl	800ea10 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010726:	4b0b      	ldr	r3, [pc, #44]	@ (8010754 <prvInitialiseTaskLists+0x78>)
 8010728:	4a05      	ldr	r2, [pc, #20]	@ (8010740 <prvInitialiseTaskLists+0x64>)
 801072a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801072c:	4b0a      	ldr	r3, [pc, #40]	@ (8010758 <prvInitialiseTaskLists+0x7c>)
 801072e:	4a05      	ldr	r2, [pc, #20]	@ (8010744 <prvInitialiseTaskLists+0x68>)
 8010730:	601a      	str	r2, [r3, #0]
}
 8010732:	bf00      	nop
 8010734:	3708      	adds	r7, #8
 8010736:	46bd      	mov	sp, r7
 8010738:	bd80      	pop	{r7, pc}
 801073a:	bf00      	nop
 801073c:	20005204 	.word	0x20005204
 8010740:	20005664 	.word	0x20005664
 8010744:	20005678 	.word	0x20005678
 8010748:	20005694 	.word	0x20005694
 801074c:	200056a8 	.word	0x200056a8
 8010750:	200056c0 	.word	0x200056c0
 8010754:	2000568c 	.word	0x2000568c
 8010758:	20005690 	.word	0x20005690

0801075c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 801075c:	b580      	push	{r7, lr}
 801075e:	b082      	sub	sp, #8
 8010760:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010762:	e019      	b.n	8010798 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8010764:	f000 fee8 	bl	8011538 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010768:	4b10      	ldr	r3, [pc, #64]	@ (80107ac <prvCheckTasksWaitingTermination+0x50>)
 801076a:	68db      	ldr	r3, [r3, #12]
 801076c:	68db      	ldr	r3, [r3, #12]
 801076e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	3304      	adds	r3, #4
 8010774:	4618      	mov	r0, r3
 8010776:	f7fe f9d5 	bl	800eb24 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801077a:	4b0d      	ldr	r3, [pc, #52]	@ (80107b0 <prvCheckTasksWaitingTermination+0x54>)
 801077c:	681b      	ldr	r3, [r3, #0]
 801077e:	3b01      	subs	r3, #1
 8010780:	4a0b      	ldr	r2, [pc, #44]	@ (80107b0 <prvCheckTasksWaitingTermination+0x54>)
 8010782:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010784:	4b0b      	ldr	r3, [pc, #44]	@ (80107b4 <prvCheckTasksWaitingTermination+0x58>)
 8010786:	681b      	ldr	r3, [r3, #0]
 8010788:	3b01      	subs	r3, #1
 801078a:	4a0a      	ldr	r2, [pc, #40]	@ (80107b4 <prvCheckTasksWaitingTermination+0x58>)
 801078c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801078e:	f000 ff05 	bl	801159c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8010792:	6878      	ldr	r0, [r7, #4]
 8010794:	f000 f810 	bl	80107b8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010798:	4b06      	ldr	r3, [pc, #24]	@ (80107b4 <prvCheckTasksWaitingTermination+0x58>)
 801079a:	681b      	ldr	r3, [r3, #0]
 801079c:	2b00      	cmp	r3, #0
 801079e:	d1e1      	bne.n	8010764 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80107a0:	bf00      	nop
 80107a2:	bf00      	nop
 80107a4:	3708      	adds	r7, #8
 80107a6:	46bd      	mov	sp, r7
 80107a8:	bd80      	pop	{r7, pc}
 80107aa:	bf00      	nop
 80107ac:	200056a8 	.word	0x200056a8
 80107b0:	200056d4 	.word	0x200056d4
 80107b4:	200056bc 	.word	0x200056bc

080107b8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80107b8:	b580      	push	{r7, lr}
 80107ba:	b084      	sub	sp, #16
 80107bc:	af00      	add	r7, sp, #0
 80107be:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80107c0:	687b      	ldr	r3, [r7, #4]
 80107c2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80107c6:	2b00      	cmp	r3, #0
 80107c8:	d108      	bne.n	80107dc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80107ce:	4618      	mov	r0, r3
 80107d0:	f001 f8a2 	bl	8011918 <vPortFree>
				vPortFree( pxTCB );
 80107d4:	6878      	ldr	r0, [r7, #4]
 80107d6:	f001 f89f 	bl	8011918 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80107da:	e019      	b.n	8010810 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80107dc:	687b      	ldr	r3, [r7, #4]
 80107de:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80107e2:	2b01      	cmp	r3, #1
 80107e4:	d103      	bne.n	80107ee <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80107e6:	6878      	ldr	r0, [r7, #4]
 80107e8:	f001 f896 	bl	8011918 <vPortFree>
	}
 80107ec:	e010      	b.n	8010810 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80107ee:	687b      	ldr	r3, [r7, #4]
 80107f0:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80107f4:	2b02      	cmp	r3, #2
 80107f6:	d00b      	beq.n	8010810 <prvDeleteTCB+0x58>
	__asm volatile
 80107f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107fc:	f383 8811 	msr	BASEPRI, r3
 8010800:	f3bf 8f6f 	isb	sy
 8010804:	f3bf 8f4f 	dsb	sy
 8010808:	60fb      	str	r3, [r7, #12]
}
 801080a:	bf00      	nop
 801080c:	bf00      	nop
 801080e:	e7fd      	b.n	801080c <prvDeleteTCB+0x54>
	}
 8010810:	bf00      	nop
 8010812:	3710      	adds	r7, #16
 8010814:	46bd      	mov	sp, r7
 8010816:	bd80      	pop	{r7, pc}

08010818 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010818:	b480      	push	{r7}
 801081a:	b083      	sub	sp, #12
 801081c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801081e:	4b0c      	ldr	r3, [pc, #48]	@ (8010850 <prvResetNextTaskUnblockTime+0x38>)
 8010820:	681b      	ldr	r3, [r3, #0]
 8010822:	681b      	ldr	r3, [r3, #0]
 8010824:	2b00      	cmp	r3, #0
 8010826:	d104      	bne.n	8010832 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010828:	4b0a      	ldr	r3, [pc, #40]	@ (8010854 <prvResetNextTaskUnblockTime+0x3c>)
 801082a:	f04f 32ff 	mov.w	r2, #4294967295
 801082e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8010830:	e008      	b.n	8010844 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010832:	4b07      	ldr	r3, [pc, #28]	@ (8010850 <prvResetNextTaskUnblockTime+0x38>)
 8010834:	681b      	ldr	r3, [r3, #0]
 8010836:	68db      	ldr	r3, [r3, #12]
 8010838:	68db      	ldr	r3, [r3, #12]
 801083a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801083c:	687b      	ldr	r3, [r7, #4]
 801083e:	685b      	ldr	r3, [r3, #4]
 8010840:	4a04      	ldr	r2, [pc, #16]	@ (8010854 <prvResetNextTaskUnblockTime+0x3c>)
 8010842:	6013      	str	r3, [r2, #0]
}
 8010844:	bf00      	nop
 8010846:	370c      	adds	r7, #12
 8010848:	46bd      	mov	sp, r7
 801084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801084e:	4770      	bx	lr
 8010850:	2000568c 	.word	0x2000568c
 8010854:	200056f4 	.word	0x200056f4

08010858 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8010858:	b480      	push	{r7}
 801085a:	b083      	sub	sp, #12
 801085c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801085e:	4b0b      	ldr	r3, [pc, #44]	@ (801088c <xTaskGetSchedulerState+0x34>)
 8010860:	681b      	ldr	r3, [r3, #0]
 8010862:	2b00      	cmp	r3, #0
 8010864:	d102      	bne.n	801086c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8010866:	2301      	movs	r3, #1
 8010868:	607b      	str	r3, [r7, #4]
 801086a:	e008      	b.n	801087e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801086c:	4b08      	ldr	r3, [pc, #32]	@ (8010890 <xTaskGetSchedulerState+0x38>)
 801086e:	681b      	ldr	r3, [r3, #0]
 8010870:	2b00      	cmp	r3, #0
 8010872:	d102      	bne.n	801087a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8010874:	2302      	movs	r3, #2
 8010876:	607b      	str	r3, [r7, #4]
 8010878:	e001      	b.n	801087e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801087a:	2300      	movs	r3, #0
 801087c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801087e:	687b      	ldr	r3, [r7, #4]
	}
 8010880:	4618      	mov	r0, r3
 8010882:	370c      	adds	r7, #12
 8010884:	46bd      	mov	sp, r7
 8010886:	f85d 7b04 	ldr.w	r7, [sp], #4
 801088a:	4770      	bx	lr
 801088c:	200056e0 	.word	0x200056e0
 8010890:	200056fc 	.word	0x200056fc

08010894 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8010894:	b580      	push	{r7, lr}
 8010896:	b084      	sub	sp, #16
 8010898:	af00      	add	r7, sp, #0
 801089a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80108a0:	2300      	movs	r3, #0
 80108a2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80108a4:	687b      	ldr	r3, [r7, #4]
 80108a6:	2b00      	cmp	r3, #0
 80108a8:	d051      	beq.n	801094e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80108aa:	68bb      	ldr	r3, [r7, #8]
 80108ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80108ae:	4b2a      	ldr	r3, [pc, #168]	@ (8010958 <xTaskPriorityInherit+0xc4>)
 80108b0:	681b      	ldr	r3, [r3, #0]
 80108b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80108b4:	429a      	cmp	r2, r3
 80108b6:	d241      	bcs.n	801093c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80108b8:	68bb      	ldr	r3, [r7, #8]
 80108ba:	699b      	ldr	r3, [r3, #24]
 80108bc:	2b00      	cmp	r3, #0
 80108be:	db06      	blt.n	80108ce <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80108c0:	4b25      	ldr	r3, [pc, #148]	@ (8010958 <xTaskPriorityInherit+0xc4>)
 80108c2:	681b      	ldr	r3, [r3, #0]
 80108c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80108c6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80108ca:	68bb      	ldr	r3, [r7, #8]
 80108cc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80108ce:	68bb      	ldr	r3, [r7, #8]
 80108d0:	6959      	ldr	r1, [r3, #20]
 80108d2:	68bb      	ldr	r3, [r7, #8]
 80108d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80108d6:	4613      	mov	r3, r2
 80108d8:	009b      	lsls	r3, r3, #2
 80108da:	4413      	add	r3, r2
 80108dc:	009b      	lsls	r3, r3, #2
 80108de:	4a1f      	ldr	r2, [pc, #124]	@ (801095c <xTaskPriorityInherit+0xc8>)
 80108e0:	4413      	add	r3, r2
 80108e2:	4299      	cmp	r1, r3
 80108e4:	d122      	bne.n	801092c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80108e6:	68bb      	ldr	r3, [r7, #8]
 80108e8:	3304      	adds	r3, #4
 80108ea:	4618      	mov	r0, r3
 80108ec:	f7fe f91a 	bl	800eb24 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80108f0:	4b19      	ldr	r3, [pc, #100]	@ (8010958 <xTaskPriorityInherit+0xc4>)
 80108f2:	681b      	ldr	r3, [r3, #0]
 80108f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80108f6:	68bb      	ldr	r3, [r7, #8]
 80108f8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80108fa:	68bb      	ldr	r3, [r7, #8]
 80108fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80108fe:	4b18      	ldr	r3, [pc, #96]	@ (8010960 <xTaskPriorityInherit+0xcc>)
 8010900:	681b      	ldr	r3, [r3, #0]
 8010902:	429a      	cmp	r2, r3
 8010904:	d903      	bls.n	801090e <xTaskPriorityInherit+0x7a>
 8010906:	68bb      	ldr	r3, [r7, #8]
 8010908:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801090a:	4a15      	ldr	r2, [pc, #84]	@ (8010960 <xTaskPriorityInherit+0xcc>)
 801090c:	6013      	str	r3, [r2, #0]
 801090e:	68bb      	ldr	r3, [r7, #8]
 8010910:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010912:	4613      	mov	r3, r2
 8010914:	009b      	lsls	r3, r3, #2
 8010916:	4413      	add	r3, r2
 8010918:	009b      	lsls	r3, r3, #2
 801091a:	4a10      	ldr	r2, [pc, #64]	@ (801095c <xTaskPriorityInherit+0xc8>)
 801091c:	441a      	add	r2, r3
 801091e:	68bb      	ldr	r3, [r7, #8]
 8010920:	3304      	adds	r3, #4
 8010922:	4619      	mov	r1, r3
 8010924:	4610      	mov	r0, r2
 8010926:	f7fe f8a0 	bl	800ea6a <vListInsertEnd>
 801092a:	e004      	b.n	8010936 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801092c:	4b0a      	ldr	r3, [pc, #40]	@ (8010958 <xTaskPriorityInherit+0xc4>)
 801092e:	681b      	ldr	r3, [r3, #0]
 8010930:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010932:	68bb      	ldr	r3, [r7, #8]
 8010934:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8010936:	2301      	movs	r3, #1
 8010938:	60fb      	str	r3, [r7, #12]
 801093a:	e008      	b.n	801094e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 801093c:	68bb      	ldr	r3, [r7, #8]
 801093e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8010940:	4b05      	ldr	r3, [pc, #20]	@ (8010958 <xTaskPriorityInherit+0xc4>)
 8010942:	681b      	ldr	r3, [r3, #0]
 8010944:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010946:	429a      	cmp	r2, r3
 8010948:	d201      	bcs.n	801094e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 801094a:	2301      	movs	r3, #1
 801094c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801094e:	68fb      	ldr	r3, [r7, #12]
	}
 8010950:	4618      	mov	r0, r3
 8010952:	3710      	adds	r7, #16
 8010954:	46bd      	mov	sp, r7
 8010956:	bd80      	pop	{r7, pc}
 8010958:	20005200 	.word	0x20005200
 801095c:	20005204 	.word	0x20005204
 8010960:	200056dc 	.word	0x200056dc

08010964 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8010964:	b580      	push	{r7, lr}
 8010966:	b086      	sub	sp, #24
 8010968:	af00      	add	r7, sp, #0
 801096a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 801096c:	687b      	ldr	r3, [r7, #4]
 801096e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8010970:	2300      	movs	r3, #0
 8010972:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	2b00      	cmp	r3, #0
 8010978:	d058      	beq.n	8010a2c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801097a:	4b2f      	ldr	r3, [pc, #188]	@ (8010a38 <xTaskPriorityDisinherit+0xd4>)
 801097c:	681b      	ldr	r3, [r3, #0]
 801097e:	693a      	ldr	r2, [r7, #16]
 8010980:	429a      	cmp	r2, r3
 8010982:	d00b      	beq.n	801099c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8010984:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010988:	f383 8811 	msr	BASEPRI, r3
 801098c:	f3bf 8f6f 	isb	sy
 8010990:	f3bf 8f4f 	dsb	sy
 8010994:	60fb      	str	r3, [r7, #12]
}
 8010996:	bf00      	nop
 8010998:	bf00      	nop
 801099a:	e7fd      	b.n	8010998 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 801099c:	693b      	ldr	r3, [r7, #16]
 801099e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80109a0:	2b00      	cmp	r3, #0
 80109a2:	d10b      	bne.n	80109bc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80109a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80109a8:	f383 8811 	msr	BASEPRI, r3
 80109ac:	f3bf 8f6f 	isb	sy
 80109b0:	f3bf 8f4f 	dsb	sy
 80109b4:	60bb      	str	r3, [r7, #8]
}
 80109b6:	bf00      	nop
 80109b8:	bf00      	nop
 80109ba:	e7fd      	b.n	80109b8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80109bc:	693b      	ldr	r3, [r7, #16]
 80109be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80109c0:	1e5a      	subs	r2, r3, #1
 80109c2:	693b      	ldr	r3, [r7, #16]
 80109c4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80109c6:	693b      	ldr	r3, [r7, #16]
 80109c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80109ca:	693b      	ldr	r3, [r7, #16]
 80109cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80109ce:	429a      	cmp	r2, r3
 80109d0:	d02c      	beq.n	8010a2c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80109d2:	693b      	ldr	r3, [r7, #16]
 80109d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80109d6:	2b00      	cmp	r3, #0
 80109d8:	d128      	bne.n	8010a2c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80109da:	693b      	ldr	r3, [r7, #16]
 80109dc:	3304      	adds	r3, #4
 80109de:	4618      	mov	r0, r3
 80109e0:	f7fe f8a0 	bl	800eb24 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80109e4:	693b      	ldr	r3, [r7, #16]
 80109e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80109e8:	693b      	ldr	r3, [r7, #16]
 80109ea:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80109ec:	693b      	ldr	r3, [r7, #16]
 80109ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80109f0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80109f4:	693b      	ldr	r3, [r7, #16]
 80109f6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80109f8:	693b      	ldr	r3, [r7, #16]
 80109fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80109fc:	4b0f      	ldr	r3, [pc, #60]	@ (8010a3c <xTaskPriorityDisinherit+0xd8>)
 80109fe:	681b      	ldr	r3, [r3, #0]
 8010a00:	429a      	cmp	r2, r3
 8010a02:	d903      	bls.n	8010a0c <xTaskPriorityDisinherit+0xa8>
 8010a04:	693b      	ldr	r3, [r7, #16]
 8010a06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a08:	4a0c      	ldr	r2, [pc, #48]	@ (8010a3c <xTaskPriorityDisinherit+0xd8>)
 8010a0a:	6013      	str	r3, [r2, #0]
 8010a0c:	693b      	ldr	r3, [r7, #16]
 8010a0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010a10:	4613      	mov	r3, r2
 8010a12:	009b      	lsls	r3, r3, #2
 8010a14:	4413      	add	r3, r2
 8010a16:	009b      	lsls	r3, r3, #2
 8010a18:	4a09      	ldr	r2, [pc, #36]	@ (8010a40 <xTaskPriorityDisinherit+0xdc>)
 8010a1a:	441a      	add	r2, r3
 8010a1c:	693b      	ldr	r3, [r7, #16]
 8010a1e:	3304      	adds	r3, #4
 8010a20:	4619      	mov	r1, r3
 8010a22:	4610      	mov	r0, r2
 8010a24:	f7fe f821 	bl	800ea6a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8010a28:	2301      	movs	r3, #1
 8010a2a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010a2c:	697b      	ldr	r3, [r7, #20]
	}
 8010a2e:	4618      	mov	r0, r3
 8010a30:	3718      	adds	r7, #24
 8010a32:	46bd      	mov	sp, r7
 8010a34:	bd80      	pop	{r7, pc}
 8010a36:	bf00      	nop
 8010a38:	20005200 	.word	0x20005200
 8010a3c:	200056dc 	.word	0x200056dc
 8010a40:	20005204 	.word	0x20005204

08010a44 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8010a44:	b580      	push	{r7, lr}
 8010a46:	b088      	sub	sp, #32
 8010a48:	af00      	add	r7, sp, #0
 8010a4a:	6078      	str	r0, [r7, #4]
 8010a4c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8010a4e:	687b      	ldr	r3, [r7, #4]
 8010a50:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8010a52:	2301      	movs	r3, #1
 8010a54:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010a56:	687b      	ldr	r3, [r7, #4]
 8010a58:	2b00      	cmp	r3, #0
 8010a5a:	d06c      	beq.n	8010b36 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8010a5c:	69bb      	ldr	r3, [r7, #24]
 8010a5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010a60:	2b00      	cmp	r3, #0
 8010a62:	d10b      	bne.n	8010a7c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8010a64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a68:	f383 8811 	msr	BASEPRI, r3
 8010a6c:	f3bf 8f6f 	isb	sy
 8010a70:	f3bf 8f4f 	dsb	sy
 8010a74:	60fb      	str	r3, [r7, #12]
}
 8010a76:	bf00      	nop
 8010a78:	bf00      	nop
 8010a7a:	e7fd      	b.n	8010a78 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8010a7c:	69bb      	ldr	r3, [r7, #24]
 8010a7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010a80:	683a      	ldr	r2, [r7, #0]
 8010a82:	429a      	cmp	r2, r3
 8010a84:	d902      	bls.n	8010a8c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8010a86:	683b      	ldr	r3, [r7, #0]
 8010a88:	61fb      	str	r3, [r7, #28]
 8010a8a:	e002      	b.n	8010a92 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8010a8c:	69bb      	ldr	r3, [r7, #24]
 8010a8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010a90:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8010a92:	69bb      	ldr	r3, [r7, #24]
 8010a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a96:	69fa      	ldr	r2, [r7, #28]
 8010a98:	429a      	cmp	r2, r3
 8010a9a:	d04c      	beq.n	8010b36 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8010a9c:	69bb      	ldr	r3, [r7, #24]
 8010a9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010aa0:	697a      	ldr	r2, [r7, #20]
 8010aa2:	429a      	cmp	r2, r3
 8010aa4:	d147      	bne.n	8010b36 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8010aa6:	4b26      	ldr	r3, [pc, #152]	@ (8010b40 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8010aa8:	681b      	ldr	r3, [r3, #0]
 8010aaa:	69ba      	ldr	r2, [r7, #24]
 8010aac:	429a      	cmp	r2, r3
 8010aae:	d10b      	bne.n	8010ac8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8010ab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ab4:	f383 8811 	msr	BASEPRI, r3
 8010ab8:	f3bf 8f6f 	isb	sy
 8010abc:	f3bf 8f4f 	dsb	sy
 8010ac0:	60bb      	str	r3, [r7, #8]
}
 8010ac2:	bf00      	nop
 8010ac4:	bf00      	nop
 8010ac6:	e7fd      	b.n	8010ac4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8010ac8:	69bb      	ldr	r3, [r7, #24]
 8010aca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010acc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8010ace:	69bb      	ldr	r3, [r7, #24]
 8010ad0:	69fa      	ldr	r2, [r7, #28]
 8010ad2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8010ad4:	69bb      	ldr	r3, [r7, #24]
 8010ad6:	699b      	ldr	r3, [r3, #24]
 8010ad8:	2b00      	cmp	r3, #0
 8010ada:	db04      	blt.n	8010ae6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010adc:	69fb      	ldr	r3, [r7, #28]
 8010ade:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8010ae2:	69bb      	ldr	r3, [r7, #24]
 8010ae4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8010ae6:	69bb      	ldr	r3, [r7, #24]
 8010ae8:	6959      	ldr	r1, [r3, #20]
 8010aea:	693a      	ldr	r2, [r7, #16]
 8010aec:	4613      	mov	r3, r2
 8010aee:	009b      	lsls	r3, r3, #2
 8010af0:	4413      	add	r3, r2
 8010af2:	009b      	lsls	r3, r3, #2
 8010af4:	4a13      	ldr	r2, [pc, #76]	@ (8010b44 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8010af6:	4413      	add	r3, r2
 8010af8:	4299      	cmp	r1, r3
 8010afa:	d11c      	bne.n	8010b36 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010afc:	69bb      	ldr	r3, [r7, #24]
 8010afe:	3304      	adds	r3, #4
 8010b00:	4618      	mov	r0, r3
 8010b02:	f7fe f80f 	bl	800eb24 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8010b06:	69bb      	ldr	r3, [r7, #24]
 8010b08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010b0a:	4b0f      	ldr	r3, [pc, #60]	@ (8010b48 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8010b0c:	681b      	ldr	r3, [r3, #0]
 8010b0e:	429a      	cmp	r2, r3
 8010b10:	d903      	bls.n	8010b1a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8010b12:	69bb      	ldr	r3, [r7, #24]
 8010b14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010b16:	4a0c      	ldr	r2, [pc, #48]	@ (8010b48 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8010b18:	6013      	str	r3, [r2, #0]
 8010b1a:	69bb      	ldr	r3, [r7, #24]
 8010b1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010b1e:	4613      	mov	r3, r2
 8010b20:	009b      	lsls	r3, r3, #2
 8010b22:	4413      	add	r3, r2
 8010b24:	009b      	lsls	r3, r3, #2
 8010b26:	4a07      	ldr	r2, [pc, #28]	@ (8010b44 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8010b28:	441a      	add	r2, r3
 8010b2a:	69bb      	ldr	r3, [r7, #24]
 8010b2c:	3304      	adds	r3, #4
 8010b2e:	4619      	mov	r1, r3
 8010b30:	4610      	mov	r0, r2
 8010b32:	f7fd ff9a 	bl	800ea6a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010b36:	bf00      	nop
 8010b38:	3720      	adds	r7, #32
 8010b3a:	46bd      	mov	sp, r7
 8010b3c:	bd80      	pop	{r7, pc}
 8010b3e:	bf00      	nop
 8010b40:	20005200 	.word	0x20005200
 8010b44:	20005204 	.word	0x20005204
 8010b48:	200056dc 	.word	0x200056dc

08010b4c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8010b4c:	b480      	push	{r7}
 8010b4e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8010b50:	4b07      	ldr	r3, [pc, #28]	@ (8010b70 <pvTaskIncrementMutexHeldCount+0x24>)
 8010b52:	681b      	ldr	r3, [r3, #0]
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	d004      	beq.n	8010b62 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8010b58:	4b05      	ldr	r3, [pc, #20]	@ (8010b70 <pvTaskIncrementMutexHeldCount+0x24>)
 8010b5a:	681b      	ldr	r3, [r3, #0]
 8010b5c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8010b5e:	3201      	adds	r2, #1
 8010b60:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8010b62:	4b03      	ldr	r3, [pc, #12]	@ (8010b70 <pvTaskIncrementMutexHeldCount+0x24>)
 8010b64:	681b      	ldr	r3, [r3, #0]
	}
 8010b66:	4618      	mov	r0, r3
 8010b68:	46bd      	mov	sp, r7
 8010b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b6e:	4770      	bx	lr
 8010b70:	20005200 	.word	0x20005200

08010b74 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8010b74:	b580      	push	{r7, lr}
 8010b76:	b084      	sub	sp, #16
 8010b78:	af00      	add	r7, sp, #0
 8010b7a:	6078      	str	r0, [r7, #4]
 8010b7c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8010b7e:	4b21      	ldr	r3, [pc, #132]	@ (8010c04 <prvAddCurrentTaskToDelayedList+0x90>)
 8010b80:	681b      	ldr	r3, [r3, #0]
 8010b82:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010b84:	4b20      	ldr	r3, [pc, #128]	@ (8010c08 <prvAddCurrentTaskToDelayedList+0x94>)
 8010b86:	681b      	ldr	r3, [r3, #0]
 8010b88:	3304      	adds	r3, #4
 8010b8a:	4618      	mov	r0, r3
 8010b8c:	f7fd ffca 	bl	800eb24 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8010b90:	687b      	ldr	r3, [r7, #4]
 8010b92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010b96:	d10a      	bne.n	8010bae <prvAddCurrentTaskToDelayedList+0x3a>
 8010b98:	683b      	ldr	r3, [r7, #0]
 8010b9a:	2b00      	cmp	r3, #0
 8010b9c:	d007      	beq.n	8010bae <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010b9e:	4b1a      	ldr	r3, [pc, #104]	@ (8010c08 <prvAddCurrentTaskToDelayedList+0x94>)
 8010ba0:	681b      	ldr	r3, [r3, #0]
 8010ba2:	3304      	adds	r3, #4
 8010ba4:	4619      	mov	r1, r3
 8010ba6:	4819      	ldr	r0, [pc, #100]	@ (8010c0c <prvAddCurrentTaskToDelayedList+0x98>)
 8010ba8:	f7fd ff5f 	bl	800ea6a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8010bac:	e026      	b.n	8010bfc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8010bae:	68fa      	ldr	r2, [r7, #12]
 8010bb0:	687b      	ldr	r3, [r7, #4]
 8010bb2:	4413      	add	r3, r2
 8010bb4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8010bb6:	4b14      	ldr	r3, [pc, #80]	@ (8010c08 <prvAddCurrentTaskToDelayedList+0x94>)
 8010bb8:	681b      	ldr	r3, [r3, #0]
 8010bba:	68ba      	ldr	r2, [r7, #8]
 8010bbc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8010bbe:	68ba      	ldr	r2, [r7, #8]
 8010bc0:	68fb      	ldr	r3, [r7, #12]
 8010bc2:	429a      	cmp	r2, r3
 8010bc4:	d209      	bcs.n	8010bda <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010bc6:	4b12      	ldr	r3, [pc, #72]	@ (8010c10 <prvAddCurrentTaskToDelayedList+0x9c>)
 8010bc8:	681a      	ldr	r2, [r3, #0]
 8010bca:	4b0f      	ldr	r3, [pc, #60]	@ (8010c08 <prvAddCurrentTaskToDelayedList+0x94>)
 8010bcc:	681b      	ldr	r3, [r3, #0]
 8010bce:	3304      	adds	r3, #4
 8010bd0:	4619      	mov	r1, r3
 8010bd2:	4610      	mov	r0, r2
 8010bd4:	f7fd ff6d 	bl	800eab2 <vListInsert>
}
 8010bd8:	e010      	b.n	8010bfc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010bda:	4b0e      	ldr	r3, [pc, #56]	@ (8010c14 <prvAddCurrentTaskToDelayedList+0xa0>)
 8010bdc:	681a      	ldr	r2, [r3, #0]
 8010bde:	4b0a      	ldr	r3, [pc, #40]	@ (8010c08 <prvAddCurrentTaskToDelayedList+0x94>)
 8010be0:	681b      	ldr	r3, [r3, #0]
 8010be2:	3304      	adds	r3, #4
 8010be4:	4619      	mov	r1, r3
 8010be6:	4610      	mov	r0, r2
 8010be8:	f7fd ff63 	bl	800eab2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8010bec:	4b0a      	ldr	r3, [pc, #40]	@ (8010c18 <prvAddCurrentTaskToDelayedList+0xa4>)
 8010bee:	681b      	ldr	r3, [r3, #0]
 8010bf0:	68ba      	ldr	r2, [r7, #8]
 8010bf2:	429a      	cmp	r2, r3
 8010bf4:	d202      	bcs.n	8010bfc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8010bf6:	4a08      	ldr	r2, [pc, #32]	@ (8010c18 <prvAddCurrentTaskToDelayedList+0xa4>)
 8010bf8:	68bb      	ldr	r3, [r7, #8]
 8010bfa:	6013      	str	r3, [r2, #0]
}
 8010bfc:	bf00      	nop
 8010bfe:	3710      	adds	r7, #16
 8010c00:	46bd      	mov	sp, r7
 8010c02:	bd80      	pop	{r7, pc}
 8010c04:	200056d8 	.word	0x200056d8
 8010c08:	20005200 	.word	0x20005200
 8010c0c:	200056c0 	.word	0x200056c0
 8010c10:	20005690 	.word	0x20005690
 8010c14:	2000568c 	.word	0x2000568c
 8010c18:	200056f4 	.word	0x200056f4

08010c1c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8010c1c:	b580      	push	{r7, lr}
 8010c1e:	b08a      	sub	sp, #40	@ 0x28
 8010c20:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8010c22:	2300      	movs	r3, #0
 8010c24:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8010c26:	f000 fb13 	bl	8011250 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8010c2a:	4b1d      	ldr	r3, [pc, #116]	@ (8010ca0 <xTimerCreateTimerTask+0x84>)
 8010c2c:	681b      	ldr	r3, [r3, #0]
 8010c2e:	2b00      	cmp	r3, #0
 8010c30:	d021      	beq.n	8010c76 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8010c32:	2300      	movs	r3, #0
 8010c34:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8010c36:	2300      	movs	r3, #0
 8010c38:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8010c3a:	1d3a      	adds	r2, r7, #4
 8010c3c:	f107 0108 	add.w	r1, r7, #8
 8010c40:	f107 030c 	add.w	r3, r7, #12
 8010c44:	4618      	mov	r0, r3
 8010c46:	f7fd fec9 	bl	800e9dc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8010c4a:	6879      	ldr	r1, [r7, #4]
 8010c4c:	68bb      	ldr	r3, [r7, #8]
 8010c4e:	68fa      	ldr	r2, [r7, #12]
 8010c50:	9202      	str	r2, [sp, #8]
 8010c52:	9301      	str	r3, [sp, #4]
 8010c54:	2302      	movs	r3, #2
 8010c56:	9300      	str	r3, [sp, #0]
 8010c58:	2300      	movs	r3, #0
 8010c5a:	460a      	mov	r2, r1
 8010c5c:	4911      	ldr	r1, [pc, #68]	@ (8010ca4 <xTimerCreateTimerTask+0x88>)
 8010c5e:	4812      	ldr	r0, [pc, #72]	@ (8010ca8 <xTimerCreateTimerTask+0x8c>)
 8010c60:	f7fe ffb6 	bl	800fbd0 <xTaskCreateStatic>
 8010c64:	4603      	mov	r3, r0
 8010c66:	4a11      	ldr	r2, [pc, #68]	@ (8010cac <xTimerCreateTimerTask+0x90>)
 8010c68:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8010c6a:	4b10      	ldr	r3, [pc, #64]	@ (8010cac <xTimerCreateTimerTask+0x90>)
 8010c6c:	681b      	ldr	r3, [r3, #0]
 8010c6e:	2b00      	cmp	r3, #0
 8010c70:	d001      	beq.n	8010c76 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8010c72:	2301      	movs	r3, #1
 8010c74:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8010c76:	697b      	ldr	r3, [r7, #20]
 8010c78:	2b00      	cmp	r3, #0
 8010c7a:	d10b      	bne.n	8010c94 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8010c7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c80:	f383 8811 	msr	BASEPRI, r3
 8010c84:	f3bf 8f6f 	isb	sy
 8010c88:	f3bf 8f4f 	dsb	sy
 8010c8c:	613b      	str	r3, [r7, #16]
}
 8010c8e:	bf00      	nop
 8010c90:	bf00      	nop
 8010c92:	e7fd      	b.n	8010c90 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8010c94:	697b      	ldr	r3, [r7, #20]
}
 8010c96:	4618      	mov	r0, r3
 8010c98:	3718      	adds	r7, #24
 8010c9a:	46bd      	mov	sp, r7
 8010c9c:	bd80      	pop	{r7, pc}
 8010c9e:	bf00      	nop
 8010ca0:	20005730 	.word	0x20005730
 8010ca4:	08016d38 	.word	0x08016d38
 8010ca8:	08010de9 	.word	0x08010de9
 8010cac:	20005734 	.word	0x20005734

08010cb0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8010cb0:	b580      	push	{r7, lr}
 8010cb2:	b08a      	sub	sp, #40	@ 0x28
 8010cb4:	af00      	add	r7, sp, #0
 8010cb6:	60f8      	str	r0, [r7, #12]
 8010cb8:	60b9      	str	r1, [r7, #8]
 8010cba:	607a      	str	r2, [r7, #4]
 8010cbc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8010cbe:	2300      	movs	r3, #0
 8010cc0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8010cc2:	68fb      	ldr	r3, [r7, #12]
 8010cc4:	2b00      	cmp	r3, #0
 8010cc6:	d10b      	bne.n	8010ce0 <xTimerGenericCommand+0x30>
	__asm volatile
 8010cc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ccc:	f383 8811 	msr	BASEPRI, r3
 8010cd0:	f3bf 8f6f 	isb	sy
 8010cd4:	f3bf 8f4f 	dsb	sy
 8010cd8:	623b      	str	r3, [r7, #32]
}
 8010cda:	bf00      	nop
 8010cdc:	bf00      	nop
 8010cde:	e7fd      	b.n	8010cdc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8010ce0:	4b19      	ldr	r3, [pc, #100]	@ (8010d48 <xTimerGenericCommand+0x98>)
 8010ce2:	681b      	ldr	r3, [r3, #0]
 8010ce4:	2b00      	cmp	r3, #0
 8010ce6:	d02a      	beq.n	8010d3e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8010ce8:	68bb      	ldr	r3, [r7, #8]
 8010cea:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8010cec:	687b      	ldr	r3, [r7, #4]
 8010cee:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8010cf0:	68fb      	ldr	r3, [r7, #12]
 8010cf2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8010cf4:	68bb      	ldr	r3, [r7, #8]
 8010cf6:	2b05      	cmp	r3, #5
 8010cf8:	dc18      	bgt.n	8010d2c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8010cfa:	f7ff fdad 	bl	8010858 <xTaskGetSchedulerState>
 8010cfe:	4603      	mov	r3, r0
 8010d00:	2b02      	cmp	r3, #2
 8010d02:	d109      	bne.n	8010d18 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8010d04:	4b10      	ldr	r3, [pc, #64]	@ (8010d48 <xTimerGenericCommand+0x98>)
 8010d06:	6818      	ldr	r0, [r3, #0]
 8010d08:	f107 0110 	add.w	r1, r7, #16
 8010d0c:	2300      	movs	r3, #0
 8010d0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010d10:	f7fe f8e6 	bl	800eee0 <xQueueGenericSend>
 8010d14:	6278      	str	r0, [r7, #36]	@ 0x24
 8010d16:	e012      	b.n	8010d3e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8010d18:	4b0b      	ldr	r3, [pc, #44]	@ (8010d48 <xTimerGenericCommand+0x98>)
 8010d1a:	6818      	ldr	r0, [r3, #0]
 8010d1c:	f107 0110 	add.w	r1, r7, #16
 8010d20:	2300      	movs	r3, #0
 8010d22:	2200      	movs	r2, #0
 8010d24:	f7fe f8dc 	bl	800eee0 <xQueueGenericSend>
 8010d28:	6278      	str	r0, [r7, #36]	@ 0x24
 8010d2a:	e008      	b.n	8010d3e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8010d2c:	4b06      	ldr	r3, [pc, #24]	@ (8010d48 <xTimerGenericCommand+0x98>)
 8010d2e:	6818      	ldr	r0, [r3, #0]
 8010d30:	f107 0110 	add.w	r1, r7, #16
 8010d34:	2300      	movs	r3, #0
 8010d36:	683a      	ldr	r2, [r7, #0]
 8010d38:	f7fe f9d4 	bl	800f0e4 <xQueueGenericSendFromISR>
 8010d3c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8010d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8010d40:	4618      	mov	r0, r3
 8010d42:	3728      	adds	r7, #40	@ 0x28
 8010d44:	46bd      	mov	sp, r7
 8010d46:	bd80      	pop	{r7, pc}
 8010d48:	20005730 	.word	0x20005730

08010d4c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8010d4c:	b580      	push	{r7, lr}
 8010d4e:	b088      	sub	sp, #32
 8010d50:	af02      	add	r7, sp, #8
 8010d52:	6078      	str	r0, [r7, #4]
 8010d54:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010d56:	4b23      	ldr	r3, [pc, #140]	@ (8010de4 <prvProcessExpiredTimer+0x98>)
 8010d58:	681b      	ldr	r3, [r3, #0]
 8010d5a:	68db      	ldr	r3, [r3, #12]
 8010d5c:	68db      	ldr	r3, [r3, #12]
 8010d5e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8010d60:	697b      	ldr	r3, [r7, #20]
 8010d62:	3304      	adds	r3, #4
 8010d64:	4618      	mov	r0, r3
 8010d66:	f7fd fedd 	bl	800eb24 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8010d6a:	697b      	ldr	r3, [r7, #20]
 8010d6c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010d70:	f003 0304 	and.w	r3, r3, #4
 8010d74:	2b00      	cmp	r3, #0
 8010d76:	d023      	beq.n	8010dc0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8010d78:	697b      	ldr	r3, [r7, #20]
 8010d7a:	699a      	ldr	r2, [r3, #24]
 8010d7c:	687b      	ldr	r3, [r7, #4]
 8010d7e:	18d1      	adds	r1, r2, r3
 8010d80:	687b      	ldr	r3, [r7, #4]
 8010d82:	683a      	ldr	r2, [r7, #0]
 8010d84:	6978      	ldr	r0, [r7, #20]
 8010d86:	f000 f8d5 	bl	8010f34 <prvInsertTimerInActiveList>
 8010d8a:	4603      	mov	r3, r0
 8010d8c:	2b00      	cmp	r3, #0
 8010d8e:	d020      	beq.n	8010dd2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8010d90:	2300      	movs	r3, #0
 8010d92:	9300      	str	r3, [sp, #0]
 8010d94:	2300      	movs	r3, #0
 8010d96:	687a      	ldr	r2, [r7, #4]
 8010d98:	2100      	movs	r1, #0
 8010d9a:	6978      	ldr	r0, [r7, #20]
 8010d9c:	f7ff ff88 	bl	8010cb0 <xTimerGenericCommand>
 8010da0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8010da2:	693b      	ldr	r3, [r7, #16]
 8010da4:	2b00      	cmp	r3, #0
 8010da6:	d114      	bne.n	8010dd2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8010da8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010dac:	f383 8811 	msr	BASEPRI, r3
 8010db0:	f3bf 8f6f 	isb	sy
 8010db4:	f3bf 8f4f 	dsb	sy
 8010db8:	60fb      	str	r3, [r7, #12]
}
 8010dba:	bf00      	nop
 8010dbc:	bf00      	nop
 8010dbe:	e7fd      	b.n	8010dbc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8010dc0:	697b      	ldr	r3, [r7, #20]
 8010dc2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010dc6:	f023 0301 	bic.w	r3, r3, #1
 8010dca:	b2da      	uxtb	r2, r3
 8010dcc:	697b      	ldr	r3, [r7, #20]
 8010dce:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8010dd2:	697b      	ldr	r3, [r7, #20]
 8010dd4:	6a1b      	ldr	r3, [r3, #32]
 8010dd6:	6978      	ldr	r0, [r7, #20]
 8010dd8:	4798      	blx	r3
}
 8010dda:	bf00      	nop
 8010ddc:	3718      	adds	r7, #24
 8010dde:	46bd      	mov	sp, r7
 8010de0:	bd80      	pop	{r7, pc}
 8010de2:	bf00      	nop
 8010de4:	20005728 	.word	0x20005728

08010de8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8010de8:	b580      	push	{r7, lr}
 8010dea:	b084      	sub	sp, #16
 8010dec:	af00      	add	r7, sp, #0
 8010dee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010df0:	f107 0308 	add.w	r3, r7, #8
 8010df4:	4618      	mov	r0, r3
 8010df6:	f000 f859 	bl	8010eac <prvGetNextExpireTime>
 8010dfa:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8010dfc:	68bb      	ldr	r3, [r7, #8]
 8010dfe:	4619      	mov	r1, r3
 8010e00:	68f8      	ldr	r0, [r7, #12]
 8010e02:	f000 f805 	bl	8010e10 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8010e06:	f000 f8d7 	bl	8010fb8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8010e0a:	bf00      	nop
 8010e0c:	e7f0      	b.n	8010df0 <prvTimerTask+0x8>
	...

08010e10 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8010e10:	b580      	push	{r7, lr}
 8010e12:	b084      	sub	sp, #16
 8010e14:	af00      	add	r7, sp, #0
 8010e16:	6078      	str	r0, [r7, #4]
 8010e18:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8010e1a:	f7ff f91d 	bl	8010058 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8010e1e:	f107 0308 	add.w	r3, r7, #8
 8010e22:	4618      	mov	r0, r3
 8010e24:	f000 f866 	bl	8010ef4 <prvSampleTimeNow>
 8010e28:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8010e2a:	68bb      	ldr	r3, [r7, #8]
 8010e2c:	2b00      	cmp	r3, #0
 8010e2e:	d130      	bne.n	8010e92 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8010e30:	683b      	ldr	r3, [r7, #0]
 8010e32:	2b00      	cmp	r3, #0
 8010e34:	d10a      	bne.n	8010e4c <prvProcessTimerOrBlockTask+0x3c>
 8010e36:	687a      	ldr	r2, [r7, #4]
 8010e38:	68fb      	ldr	r3, [r7, #12]
 8010e3a:	429a      	cmp	r2, r3
 8010e3c:	d806      	bhi.n	8010e4c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8010e3e:	f7ff f919 	bl	8010074 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8010e42:	68f9      	ldr	r1, [r7, #12]
 8010e44:	6878      	ldr	r0, [r7, #4]
 8010e46:	f7ff ff81 	bl	8010d4c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8010e4a:	e024      	b.n	8010e96 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8010e4c:	683b      	ldr	r3, [r7, #0]
 8010e4e:	2b00      	cmp	r3, #0
 8010e50:	d008      	beq.n	8010e64 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8010e52:	4b13      	ldr	r3, [pc, #76]	@ (8010ea0 <prvProcessTimerOrBlockTask+0x90>)
 8010e54:	681b      	ldr	r3, [r3, #0]
 8010e56:	681b      	ldr	r3, [r3, #0]
 8010e58:	2b00      	cmp	r3, #0
 8010e5a:	d101      	bne.n	8010e60 <prvProcessTimerOrBlockTask+0x50>
 8010e5c:	2301      	movs	r3, #1
 8010e5e:	e000      	b.n	8010e62 <prvProcessTimerOrBlockTask+0x52>
 8010e60:	2300      	movs	r3, #0
 8010e62:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8010e64:	4b0f      	ldr	r3, [pc, #60]	@ (8010ea4 <prvProcessTimerOrBlockTask+0x94>)
 8010e66:	6818      	ldr	r0, [r3, #0]
 8010e68:	687a      	ldr	r2, [r7, #4]
 8010e6a:	68fb      	ldr	r3, [r7, #12]
 8010e6c:	1ad3      	subs	r3, r2, r3
 8010e6e:	683a      	ldr	r2, [r7, #0]
 8010e70:	4619      	mov	r1, r3
 8010e72:	f7fe fe79 	bl	800fb68 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8010e76:	f7ff f8fd 	bl	8010074 <xTaskResumeAll>
 8010e7a:	4603      	mov	r3, r0
 8010e7c:	2b00      	cmp	r3, #0
 8010e7e:	d10a      	bne.n	8010e96 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8010e80:	4b09      	ldr	r3, [pc, #36]	@ (8010ea8 <prvProcessTimerOrBlockTask+0x98>)
 8010e82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010e86:	601a      	str	r2, [r3, #0]
 8010e88:	f3bf 8f4f 	dsb	sy
 8010e8c:	f3bf 8f6f 	isb	sy
}
 8010e90:	e001      	b.n	8010e96 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8010e92:	f7ff f8ef 	bl	8010074 <xTaskResumeAll>
}
 8010e96:	bf00      	nop
 8010e98:	3710      	adds	r7, #16
 8010e9a:	46bd      	mov	sp, r7
 8010e9c:	bd80      	pop	{r7, pc}
 8010e9e:	bf00      	nop
 8010ea0:	2000572c 	.word	0x2000572c
 8010ea4:	20005730 	.word	0x20005730
 8010ea8:	e000ed04 	.word	0xe000ed04

08010eac <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8010eac:	b480      	push	{r7}
 8010eae:	b085      	sub	sp, #20
 8010eb0:	af00      	add	r7, sp, #0
 8010eb2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8010eb4:	4b0e      	ldr	r3, [pc, #56]	@ (8010ef0 <prvGetNextExpireTime+0x44>)
 8010eb6:	681b      	ldr	r3, [r3, #0]
 8010eb8:	681b      	ldr	r3, [r3, #0]
 8010eba:	2b00      	cmp	r3, #0
 8010ebc:	d101      	bne.n	8010ec2 <prvGetNextExpireTime+0x16>
 8010ebe:	2201      	movs	r2, #1
 8010ec0:	e000      	b.n	8010ec4 <prvGetNextExpireTime+0x18>
 8010ec2:	2200      	movs	r2, #0
 8010ec4:	687b      	ldr	r3, [r7, #4]
 8010ec6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8010ec8:	687b      	ldr	r3, [r7, #4]
 8010eca:	681b      	ldr	r3, [r3, #0]
 8010ecc:	2b00      	cmp	r3, #0
 8010ece:	d105      	bne.n	8010edc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8010ed0:	4b07      	ldr	r3, [pc, #28]	@ (8010ef0 <prvGetNextExpireTime+0x44>)
 8010ed2:	681b      	ldr	r3, [r3, #0]
 8010ed4:	68db      	ldr	r3, [r3, #12]
 8010ed6:	681b      	ldr	r3, [r3, #0]
 8010ed8:	60fb      	str	r3, [r7, #12]
 8010eda:	e001      	b.n	8010ee0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8010edc:	2300      	movs	r3, #0
 8010ede:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8010ee0:	68fb      	ldr	r3, [r7, #12]
}
 8010ee2:	4618      	mov	r0, r3
 8010ee4:	3714      	adds	r7, #20
 8010ee6:	46bd      	mov	sp, r7
 8010ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eec:	4770      	bx	lr
 8010eee:	bf00      	nop
 8010ef0:	20005728 	.word	0x20005728

08010ef4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8010ef4:	b580      	push	{r7, lr}
 8010ef6:	b084      	sub	sp, #16
 8010ef8:	af00      	add	r7, sp, #0
 8010efa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8010efc:	f7ff f958 	bl	80101b0 <xTaskGetTickCount>
 8010f00:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8010f02:	4b0b      	ldr	r3, [pc, #44]	@ (8010f30 <prvSampleTimeNow+0x3c>)
 8010f04:	681b      	ldr	r3, [r3, #0]
 8010f06:	68fa      	ldr	r2, [r7, #12]
 8010f08:	429a      	cmp	r2, r3
 8010f0a:	d205      	bcs.n	8010f18 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8010f0c:	f000 f93a 	bl	8011184 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8010f10:	687b      	ldr	r3, [r7, #4]
 8010f12:	2201      	movs	r2, #1
 8010f14:	601a      	str	r2, [r3, #0]
 8010f16:	e002      	b.n	8010f1e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8010f18:	687b      	ldr	r3, [r7, #4]
 8010f1a:	2200      	movs	r2, #0
 8010f1c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8010f1e:	4a04      	ldr	r2, [pc, #16]	@ (8010f30 <prvSampleTimeNow+0x3c>)
 8010f20:	68fb      	ldr	r3, [r7, #12]
 8010f22:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8010f24:	68fb      	ldr	r3, [r7, #12]
}
 8010f26:	4618      	mov	r0, r3
 8010f28:	3710      	adds	r7, #16
 8010f2a:	46bd      	mov	sp, r7
 8010f2c:	bd80      	pop	{r7, pc}
 8010f2e:	bf00      	nop
 8010f30:	20005738 	.word	0x20005738

08010f34 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8010f34:	b580      	push	{r7, lr}
 8010f36:	b086      	sub	sp, #24
 8010f38:	af00      	add	r7, sp, #0
 8010f3a:	60f8      	str	r0, [r7, #12]
 8010f3c:	60b9      	str	r1, [r7, #8]
 8010f3e:	607a      	str	r2, [r7, #4]
 8010f40:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8010f42:	2300      	movs	r3, #0
 8010f44:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8010f46:	68fb      	ldr	r3, [r7, #12]
 8010f48:	68ba      	ldr	r2, [r7, #8]
 8010f4a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8010f4c:	68fb      	ldr	r3, [r7, #12]
 8010f4e:	68fa      	ldr	r2, [r7, #12]
 8010f50:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8010f52:	68ba      	ldr	r2, [r7, #8]
 8010f54:	687b      	ldr	r3, [r7, #4]
 8010f56:	429a      	cmp	r2, r3
 8010f58:	d812      	bhi.n	8010f80 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010f5a:	687a      	ldr	r2, [r7, #4]
 8010f5c:	683b      	ldr	r3, [r7, #0]
 8010f5e:	1ad2      	subs	r2, r2, r3
 8010f60:	68fb      	ldr	r3, [r7, #12]
 8010f62:	699b      	ldr	r3, [r3, #24]
 8010f64:	429a      	cmp	r2, r3
 8010f66:	d302      	bcc.n	8010f6e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8010f68:	2301      	movs	r3, #1
 8010f6a:	617b      	str	r3, [r7, #20]
 8010f6c:	e01b      	b.n	8010fa6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8010f6e:	4b10      	ldr	r3, [pc, #64]	@ (8010fb0 <prvInsertTimerInActiveList+0x7c>)
 8010f70:	681a      	ldr	r2, [r3, #0]
 8010f72:	68fb      	ldr	r3, [r7, #12]
 8010f74:	3304      	adds	r3, #4
 8010f76:	4619      	mov	r1, r3
 8010f78:	4610      	mov	r0, r2
 8010f7a:	f7fd fd9a 	bl	800eab2 <vListInsert>
 8010f7e:	e012      	b.n	8010fa6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8010f80:	687a      	ldr	r2, [r7, #4]
 8010f82:	683b      	ldr	r3, [r7, #0]
 8010f84:	429a      	cmp	r2, r3
 8010f86:	d206      	bcs.n	8010f96 <prvInsertTimerInActiveList+0x62>
 8010f88:	68ba      	ldr	r2, [r7, #8]
 8010f8a:	683b      	ldr	r3, [r7, #0]
 8010f8c:	429a      	cmp	r2, r3
 8010f8e:	d302      	bcc.n	8010f96 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8010f90:	2301      	movs	r3, #1
 8010f92:	617b      	str	r3, [r7, #20]
 8010f94:	e007      	b.n	8010fa6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8010f96:	4b07      	ldr	r3, [pc, #28]	@ (8010fb4 <prvInsertTimerInActiveList+0x80>)
 8010f98:	681a      	ldr	r2, [r3, #0]
 8010f9a:	68fb      	ldr	r3, [r7, #12]
 8010f9c:	3304      	adds	r3, #4
 8010f9e:	4619      	mov	r1, r3
 8010fa0:	4610      	mov	r0, r2
 8010fa2:	f7fd fd86 	bl	800eab2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8010fa6:	697b      	ldr	r3, [r7, #20]
}
 8010fa8:	4618      	mov	r0, r3
 8010faa:	3718      	adds	r7, #24
 8010fac:	46bd      	mov	sp, r7
 8010fae:	bd80      	pop	{r7, pc}
 8010fb0:	2000572c 	.word	0x2000572c
 8010fb4:	20005728 	.word	0x20005728

08010fb8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8010fb8:	b580      	push	{r7, lr}
 8010fba:	b08e      	sub	sp, #56	@ 0x38
 8010fbc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8010fbe:	e0ce      	b.n	801115e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8010fc0:	687b      	ldr	r3, [r7, #4]
 8010fc2:	2b00      	cmp	r3, #0
 8010fc4:	da19      	bge.n	8010ffa <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8010fc6:	1d3b      	adds	r3, r7, #4
 8010fc8:	3304      	adds	r3, #4
 8010fca:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8010fcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010fce:	2b00      	cmp	r3, #0
 8010fd0:	d10b      	bne.n	8010fea <prvProcessReceivedCommands+0x32>
	__asm volatile
 8010fd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010fd6:	f383 8811 	msr	BASEPRI, r3
 8010fda:	f3bf 8f6f 	isb	sy
 8010fde:	f3bf 8f4f 	dsb	sy
 8010fe2:	61fb      	str	r3, [r7, #28]
}
 8010fe4:	bf00      	nop
 8010fe6:	bf00      	nop
 8010fe8:	e7fd      	b.n	8010fe6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8010fea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010fec:	681b      	ldr	r3, [r3, #0]
 8010fee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010ff0:	6850      	ldr	r0, [r2, #4]
 8010ff2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010ff4:	6892      	ldr	r2, [r2, #8]
 8010ff6:	4611      	mov	r1, r2
 8010ff8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8010ffa:	687b      	ldr	r3, [r7, #4]
 8010ffc:	2b00      	cmp	r3, #0
 8010ffe:	f2c0 80ae 	blt.w	801115e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8011002:	68fb      	ldr	r3, [r7, #12]
 8011004:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8011006:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011008:	695b      	ldr	r3, [r3, #20]
 801100a:	2b00      	cmp	r3, #0
 801100c:	d004      	beq.n	8011018 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801100e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011010:	3304      	adds	r3, #4
 8011012:	4618      	mov	r0, r3
 8011014:	f7fd fd86 	bl	800eb24 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8011018:	463b      	mov	r3, r7
 801101a:	4618      	mov	r0, r3
 801101c:	f7ff ff6a 	bl	8010ef4 <prvSampleTimeNow>
 8011020:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8011022:	687b      	ldr	r3, [r7, #4]
 8011024:	2b09      	cmp	r3, #9
 8011026:	f200 8097 	bhi.w	8011158 <prvProcessReceivedCommands+0x1a0>
 801102a:	a201      	add	r2, pc, #4	@ (adr r2, 8011030 <prvProcessReceivedCommands+0x78>)
 801102c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011030:	08011059 	.word	0x08011059
 8011034:	08011059 	.word	0x08011059
 8011038:	08011059 	.word	0x08011059
 801103c:	080110cf 	.word	0x080110cf
 8011040:	080110e3 	.word	0x080110e3
 8011044:	0801112f 	.word	0x0801112f
 8011048:	08011059 	.word	0x08011059
 801104c:	08011059 	.word	0x08011059
 8011050:	080110cf 	.word	0x080110cf
 8011054:	080110e3 	.word	0x080110e3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8011058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801105a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801105e:	f043 0301 	orr.w	r3, r3, #1
 8011062:	b2da      	uxtb	r2, r3
 8011064:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011066:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801106a:	68ba      	ldr	r2, [r7, #8]
 801106c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801106e:	699b      	ldr	r3, [r3, #24]
 8011070:	18d1      	adds	r1, r2, r3
 8011072:	68bb      	ldr	r3, [r7, #8]
 8011074:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011076:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011078:	f7ff ff5c 	bl	8010f34 <prvInsertTimerInActiveList>
 801107c:	4603      	mov	r3, r0
 801107e:	2b00      	cmp	r3, #0
 8011080:	d06c      	beq.n	801115c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011084:	6a1b      	ldr	r3, [r3, #32]
 8011086:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011088:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801108a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801108c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011090:	f003 0304 	and.w	r3, r3, #4
 8011094:	2b00      	cmp	r3, #0
 8011096:	d061      	beq.n	801115c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8011098:	68ba      	ldr	r2, [r7, #8]
 801109a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801109c:	699b      	ldr	r3, [r3, #24]
 801109e:	441a      	add	r2, r3
 80110a0:	2300      	movs	r3, #0
 80110a2:	9300      	str	r3, [sp, #0]
 80110a4:	2300      	movs	r3, #0
 80110a6:	2100      	movs	r1, #0
 80110a8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80110aa:	f7ff fe01 	bl	8010cb0 <xTimerGenericCommand>
 80110ae:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80110b0:	6a3b      	ldr	r3, [r7, #32]
 80110b2:	2b00      	cmp	r3, #0
 80110b4:	d152      	bne.n	801115c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80110b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80110ba:	f383 8811 	msr	BASEPRI, r3
 80110be:	f3bf 8f6f 	isb	sy
 80110c2:	f3bf 8f4f 	dsb	sy
 80110c6:	61bb      	str	r3, [r7, #24]
}
 80110c8:	bf00      	nop
 80110ca:	bf00      	nop
 80110cc:	e7fd      	b.n	80110ca <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80110ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110d0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80110d4:	f023 0301 	bic.w	r3, r3, #1
 80110d8:	b2da      	uxtb	r2, r3
 80110da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110dc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80110e0:	e03d      	b.n	801115e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80110e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80110e8:	f043 0301 	orr.w	r3, r3, #1
 80110ec:	b2da      	uxtb	r2, r3
 80110ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110f0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80110f4:	68ba      	ldr	r2, [r7, #8]
 80110f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110f8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80110fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110fc:	699b      	ldr	r3, [r3, #24]
 80110fe:	2b00      	cmp	r3, #0
 8011100:	d10b      	bne.n	801111a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8011102:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011106:	f383 8811 	msr	BASEPRI, r3
 801110a:	f3bf 8f6f 	isb	sy
 801110e:	f3bf 8f4f 	dsb	sy
 8011112:	617b      	str	r3, [r7, #20]
}
 8011114:	bf00      	nop
 8011116:	bf00      	nop
 8011118:	e7fd      	b.n	8011116 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 801111a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801111c:	699a      	ldr	r2, [r3, #24]
 801111e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011120:	18d1      	adds	r1, r2, r3
 8011122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011124:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011126:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8011128:	f7ff ff04 	bl	8010f34 <prvInsertTimerInActiveList>
					break;
 801112c:	e017      	b.n	801115e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 801112e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011130:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8011134:	f003 0302 	and.w	r3, r3, #2
 8011138:	2b00      	cmp	r3, #0
 801113a:	d103      	bne.n	8011144 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 801113c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801113e:	f000 fbeb 	bl	8011918 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8011142:	e00c      	b.n	801115e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011144:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011146:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801114a:	f023 0301 	bic.w	r3, r3, #1
 801114e:	b2da      	uxtb	r2, r3
 8011150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011152:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8011156:	e002      	b.n	801115e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8011158:	bf00      	nop
 801115a:	e000      	b.n	801115e <prvProcessReceivedCommands+0x1a6>
					break;
 801115c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801115e:	4b08      	ldr	r3, [pc, #32]	@ (8011180 <prvProcessReceivedCommands+0x1c8>)
 8011160:	681b      	ldr	r3, [r3, #0]
 8011162:	1d39      	adds	r1, r7, #4
 8011164:	2200      	movs	r2, #0
 8011166:	4618      	mov	r0, r3
 8011168:	f7fe f8ea 	bl	800f340 <xQueueReceive>
 801116c:	4603      	mov	r3, r0
 801116e:	2b00      	cmp	r3, #0
 8011170:	f47f af26 	bne.w	8010fc0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8011174:	bf00      	nop
 8011176:	bf00      	nop
 8011178:	3730      	adds	r7, #48	@ 0x30
 801117a:	46bd      	mov	sp, r7
 801117c:	bd80      	pop	{r7, pc}
 801117e:	bf00      	nop
 8011180:	20005730 	.word	0x20005730

08011184 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8011184:	b580      	push	{r7, lr}
 8011186:	b088      	sub	sp, #32
 8011188:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 801118a:	e049      	b.n	8011220 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801118c:	4b2e      	ldr	r3, [pc, #184]	@ (8011248 <prvSwitchTimerLists+0xc4>)
 801118e:	681b      	ldr	r3, [r3, #0]
 8011190:	68db      	ldr	r3, [r3, #12]
 8011192:	681b      	ldr	r3, [r3, #0]
 8011194:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011196:	4b2c      	ldr	r3, [pc, #176]	@ (8011248 <prvSwitchTimerLists+0xc4>)
 8011198:	681b      	ldr	r3, [r3, #0]
 801119a:	68db      	ldr	r3, [r3, #12]
 801119c:	68db      	ldr	r3, [r3, #12]
 801119e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80111a0:	68fb      	ldr	r3, [r7, #12]
 80111a2:	3304      	adds	r3, #4
 80111a4:	4618      	mov	r0, r3
 80111a6:	f7fd fcbd 	bl	800eb24 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80111aa:	68fb      	ldr	r3, [r7, #12]
 80111ac:	6a1b      	ldr	r3, [r3, #32]
 80111ae:	68f8      	ldr	r0, [r7, #12]
 80111b0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80111b2:	68fb      	ldr	r3, [r7, #12]
 80111b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80111b8:	f003 0304 	and.w	r3, r3, #4
 80111bc:	2b00      	cmp	r3, #0
 80111be:	d02f      	beq.n	8011220 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80111c0:	68fb      	ldr	r3, [r7, #12]
 80111c2:	699b      	ldr	r3, [r3, #24]
 80111c4:	693a      	ldr	r2, [r7, #16]
 80111c6:	4413      	add	r3, r2
 80111c8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80111ca:	68ba      	ldr	r2, [r7, #8]
 80111cc:	693b      	ldr	r3, [r7, #16]
 80111ce:	429a      	cmp	r2, r3
 80111d0:	d90e      	bls.n	80111f0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80111d2:	68fb      	ldr	r3, [r7, #12]
 80111d4:	68ba      	ldr	r2, [r7, #8]
 80111d6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80111d8:	68fb      	ldr	r3, [r7, #12]
 80111da:	68fa      	ldr	r2, [r7, #12]
 80111dc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80111de:	4b1a      	ldr	r3, [pc, #104]	@ (8011248 <prvSwitchTimerLists+0xc4>)
 80111e0:	681a      	ldr	r2, [r3, #0]
 80111e2:	68fb      	ldr	r3, [r7, #12]
 80111e4:	3304      	adds	r3, #4
 80111e6:	4619      	mov	r1, r3
 80111e8:	4610      	mov	r0, r2
 80111ea:	f7fd fc62 	bl	800eab2 <vListInsert>
 80111ee:	e017      	b.n	8011220 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80111f0:	2300      	movs	r3, #0
 80111f2:	9300      	str	r3, [sp, #0]
 80111f4:	2300      	movs	r3, #0
 80111f6:	693a      	ldr	r2, [r7, #16]
 80111f8:	2100      	movs	r1, #0
 80111fa:	68f8      	ldr	r0, [r7, #12]
 80111fc:	f7ff fd58 	bl	8010cb0 <xTimerGenericCommand>
 8011200:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8011202:	687b      	ldr	r3, [r7, #4]
 8011204:	2b00      	cmp	r3, #0
 8011206:	d10b      	bne.n	8011220 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8011208:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801120c:	f383 8811 	msr	BASEPRI, r3
 8011210:	f3bf 8f6f 	isb	sy
 8011214:	f3bf 8f4f 	dsb	sy
 8011218:	603b      	str	r3, [r7, #0]
}
 801121a:	bf00      	nop
 801121c:	bf00      	nop
 801121e:	e7fd      	b.n	801121c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8011220:	4b09      	ldr	r3, [pc, #36]	@ (8011248 <prvSwitchTimerLists+0xc4>)
 8011222:	681b      	ldr	r3, [r3, #0]
 8011224:	681b      	ldr	r3, [r3, #0]
 8011226:	2b00      	cmp	r3, #0
 8011228:	d1b0      	bne.n	801118c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 801122a:	4b07      	ldr	r3, [pc, #28]	@ (8011248 <prvSwitchTimerLists+0xc4>)
 801122c:	681b      	ldr	r3, [r3, #0]
 801122e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8011230:	4b06      	ldr	r3, [pc, #24]	@ (801124c <prvSwitchTimerLists+0xc8>)
 8011232:	681b      	ldr	r3, [r3, #0]
 8011234:	4a04      	ldr	r2, [pc, #16]	@ (8011248 <prvSwitchTimerLists+0xc4>)
 8011236:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8011238:	4a04      	ldr	r2, [pc, #16]	@ (801124c <prvSwitchTimerLists+0xc8>)
 801123a:	697b      	ldr	r3, [r7, #20]
 801123c:	6013      	str	r3, [r2, #0]
}
 801123e:	bf00      	nop
 8011240:	3718      	adds	r7, #24
 8011242:	46bd      	mov	sp, r7
 8011244:	bd80      	pop	{r7, pc}
 8011246:	bf00      	nop
 8011248:	20005728 	.word	0x20005728
 801124c:	2000572c 	.word	0x2000572c

08011250 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8011250:	b580      	push	{r7, lr}
 8011252:	b082      	sub	sp, #8
 8011254:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8011256:	f000 f96f 	bl	8011538 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 801125a:	4b15      	ldr	r3, [pc, #84]	@ (80112b0 <prvCheckForValidListAndQueue+0x60>)
 801125c:	681b      	ldr	r3, [r3, #0]
 801125e:	2b00      	cmp	r3, #0
 8011260:	d120      	bne.n	80112a4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8011262:	4814      	ldr	r0, [pc, #80]	@ (80112b4 <prvCheckForValidListAndQueue+0x64>)
 8011264:	f7fd fbd4 	bl	800ea10 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8011268:	4813      	ldr	r0, [pc, #76]	@ (80112b8 <prvCheckForValidListAndQueue+0x68>)
 801126a:	f7fd fbd1 	bl	800ea10 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 801126e:	4b13      	ldr	r3, [pc, #76]	@ (80112bc <prvCheckForValidListAndQueue+0x6c>)
 8011270:	4a10      	ldr	r2, [pc, #64]	@ (80112b4 <prvCheckForValidListAndQueue+0x64>)
 8011272:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8011274:	4b12      	ldr	r3, [pc, #72]	@ (80112c0 <prvCheckForValidListAndQueue+0x70>)
 8011276:	4a10      	ldr	r2, [pc, #64]	@ (80112b8 <prvCheckForValidListAndQueue+0x68>)
 8011278:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801127a:	2300      	movs	r3, #0
 801127c:	9300      	str	r3, [sp, #0]
 801127e:	4b11      	ldr	r3, [pc, #68]	@ (80112c4 <prvCheckForValidListAndQueue+0x74>)
 8011280:	4a11      	ldr	r2, [pc, #68]	@ (80112c8 <prvCheckForValidListAndQueue+0x78>)
 8011282:	2110      	movs	r1, #16
 8011284:	200a      	movs	r0, #10
 8011286:	f7fd fce1 	bl	800ec4c <xQueueGenericCreateStatic>
 801128a:	4603      	mov	r3, r0
 801128c:	4a08      	ldr	r2, [pc, #32]	@ (80112b0 <prvCheckForValidListAndQueue+0x60>)
 801128e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8011290:	4b07      	ldr	r3, [pc, #28]	@ (80112b0 <prvCheckForValidListAndQueue+0x60>)
 8011292:	681b      	ldr	r3, [r3, #0]
 8011294:	2b00      	cmp	r3, #0
 8011296:	d005      	beq.n	80112a4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8011298:	4b05      	ldr	r3, [pc, #20]	@ (80112b0 <prvCheckForValidListAndQueue+0x60>)
 801129a:	681b      	ldr	r3, [r3, #0]
 801129c:	490b      	ldr	r1, [pc, #44]	@ (80112cc <prvCheckForValidListAndQueue+0x7c>)
 801129e:	4618      	mov	r0, r3
 80112a0:	f7fe fc0e 	bl	800fac0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80112a4:	f000 f97a 	bl	801159c <vPortExitCritical>
}
 80112a8:	bf00      	nop
 80112aa:	46bd      	mov	sp, r7
 80112ac:	bd80      	pop	{r7, pc}
 80112ae:	bf00      	nop
 80112b0:	20005730 	.word	0x20005730
 80112b4:	20005700 	.word	0x20005700
 80112b8:	20005714 	.word	0x20005714
 80112bc:	20005728 	.word	0x20005728
 80112c0:	2000572c 	.word	0x2000572c
 80112c4:	200057dc 	.word	0x200057dc
 80112c8:	2000573c 	.word	0x2000573c
 80112cc:	08016d40 	.word	0x08016d40

080112d0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80112d0:	b480      	push	{r7}
 80112d2:	b085      	sub	sp, #20
 80112d4:	af00      	add	r7, sp, #0
 80112d6:	60f8      	str	r0, [r7, #12]
 80112d8:	60b9      	str	r1, [r7, #8]
 80112da:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80112dc:	68fb      	ldr	r3, [r7, #12]
 80112de:	3b04      	subs	r3, #4
 80112e0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80112e2:	68fb      	ldr	r3, [r7, #12]
 80112e4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80112e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80112ea:	68fb      	ldr	r3, [r7, #12]
 80112ec:	3b04      	subs	r3, #4
 80112ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80112f0:	68bb      	ldr	r3, [r7, #8]
 80112f2:	f023 0201 	bic.w	r2, r3, #1
 80112f6:	68fb      	ldr	r3, [r7, #12]
 80112f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80112fa:	68fb      	ldr	r3, [r7, #12]
 80112fc:	3b04      	subs	r3, #4
 80112fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8011300:	4a0c      	ldr	r2, [pc, #48]	@ (8011334 <pxPortInitialiseStack+0x64>)
 8011302:	68fb      	ldr	r3, [r7, #12]
 8011304:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8011306:	68fb      	ldr	r3, [r7, #12]
 8011308:	3b14      	subs	r3, #20
 801130a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 801130c:	687a      	ldr	r2, [r7, #4]
 801130e:	68fb      	ldr	r3, [r7, #12]
 8011310:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8011312:	68fb      	ldr	r3, [r7, #12]
 8011314:	3b04      	subs	r3, #4
 8011316:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8011318:	68fb      	ldr	r3, [r7, #12]
 801131a:	f06f 0202 	mvn.w	r2, #2
 801131e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8011320:	68fb      	ldr	r3, [r7, #12]
 8011322:	3b20      	subs	r3, #32
 8011324:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8011326:	68fb      	ldr	r3, [r7, #12]
}
 8011328:	4618      	mov	r0, r3
 801132a:	3714      	adds	r7, #20
 801132c:	46bd      	mov	sp, r7
 801132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011332:	4770      	bx	lr
 8011334:	08011339 	.word	0x08011339

08011338 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8011338:	b480      	push	{r7}
 801133a:	b085      	sub	sp, #20
 801133c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801133e:	2300      	movs	r3, #0
 8011340:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8011342:	4b13      	ldr	r3, [pc, #76]	@ (8011390 <prvTaskExitError+0x58>)
 8011344:	681b      	ldr	r3, [r3, #0]
 8011346:	f1b3 3fff 	cmp.w	r3, #4294967295
 801134a:	d00b      	beq.n	8011364 <prvTaskExitError+0x2c>
	__asm volatile
 801134c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011350:	f383 8811 	msr	BASEPRI, r3
 8011354:	f3bf 8f6f 	isb	sy
 8011358:	f3bf 8f4f 	dsb	sy
 801135c:	60fb      	str	r3, [r7, #12]
}
 801135e:	bf00      	nop
 8011360:	bf00      	nop
 8011362:	e7fd      	b.n	8011360 <prvTaskExitError+0x28>
	__asm volatile
 8011364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011368:	f383 8811 	msr	BASEPRI, r3
 801136c:	f3bf 8f6f 	isb	sy
 8011370:	f3bf 8f4f 	dsb	sy
 8011374:	60bb      	str	r3, [r7, #8]
}
 8011376:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8011378:	bf00      	nop
 801137a:	687b      	ldr	r3, [r7, #4]
 801137c:	2b00      	cmp	r3, #0
 801137e:	d0fc      	beq.n	801137a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8011380:	bf00      	nop
 8011382:	bf00      	nop
 8011384:	3714      	adds	r7, #20
 8011386:	46bd      	mov	sp, r7
 8011388:	f85d 7b04 	ldr.w	r7, [sp], #4
 801138c:	4770      	bx	lr
 801138e:	bf00      	nop
 8011390:	20000010 	.word	0x20000010
	...

080113a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80113a0:	4b07      	ldr	r3, [pc, #28]	@ (80113c0 <pxCurrentTCBConst2>)
 80113a2:	6819      	ldr	r1, [r3, #0]
 80113a4:	6808      	ldr	r0, [r1, #0]
 80113a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113aa:	f380 8809 	msr	PSP, r0
 80113ae:	f3bf 8f6f 	isb	sy
 80113b2:	f04f 0000 	mov.w	r0, #0
 80113b6:	f380 8811 	msr	BASEPRI, r0
 80113ba:	4770      	bx	lr
 80113bc:	f3af 8000 	nop.w

080113c0 <pxCurrentTCBConst2>:
 80113c0:	20005200 	.word	0x20005200
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80113c4:	bf00      	nop
 80113c6:	bf00      	nop

080113c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80113c8:	4808      	ldr	r0, [pc, #32]	@ (80113ec <prvPortStartFirstTask+0x24>)
 80113ca:	6800      	ldr	r0, [r0, #0]
 80113cc:	6800      	ldr	r0, [r0, #0]
 80113ce:	f380 8808 	msr	MSP, r0
 80113d2:	f04f 0000 	mov.w	r0, #0
 80113d6:	f380 8814 	msr	CONTROL, r0
 80113da:	b662      	cpsie	i
 80113dc:	b661      	cpsie	f
 80113de:	f3bf 8f4f 	dsb	sy
 80113e2:	f3bf 8f6f 	isb	sy
 80113e6:	df00      	svc	0
 80113e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80113ea:	bf00      	nop
 80113ec:	e000ed08 	.word	0xe000ed08

080113f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80113f0:	b580      	push	{r7, lr}
 80113f2:	b086      	sub	sp, #24
 80113f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80113f6:	4b47      	ldr	r3, [pc, #284]	@ (8011514 <xPortStartScheduler+0x124>)
 80113f8:	681b      	ldr	r3, [r3, #0]
 80113fa:	4a47      	ldr	r2, [pc, #284]	@ (8011518 <xPortStartScheduler+0x128>)
 80113fc:	4293      	cmp	r3, r2
 80113fe:	d10b      	bne.n	8011418 <xPortStartScheduler+0x28>
	__asm volatile
 8011400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011404:	f383 8811 	msr	BASEPRI, r3
 8011408:	f3bf 8f6f 	isb	sy
 801140c:	f3bf 8f4f 	dsb	sy
 8011410:	60fb      	str	r3, [r7, #12]
}
 8011412:	bf00      	nop
 8011414:	bf00      	nop
 8011416:	e7fd      	b.n	8011414 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8011418:	4b3e      	ldr	r3, [pc, #248]	@ (8011514 <xPortStartScheduler+0x124>)
 801141a:	681b      	ldr	r3, [r3, #0]
 801141c:	4a3f      	ldr	r2, [pc, #252]	@ (801151c <xPortStartScheduler+0x12c>)
 801141e:	4293      	cmp	r3, r2
 8011420:	d10b      	bne.n	801143a <xPortStartScheduler+0x4a>
	__asm volatile
 8011422:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011426:	f383 8811 	msr	BASEPRI, r3
 801142a:	f3bf 8f6f 	isb	sy
 801142e:	f3bf 8f4f 	dsb	sy
 8011432:	613b      	str	r3, [r7, #16]
}
 8011434:	bf00      	nop
 8011436:	bf00      	nop
 8011438:	e7fd      	b.n	8011436 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801143a:	4b39      	ldr	r3, [pc, #228]	@ (8011520 <xPortStartScheduler+0x130>)
 801143c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801143e:	697b      	ldr	r3, [r7, #20]
 8011440:	781b      	ldrb	r3, [r3, #0]
 8011442:	b2db      	uxtb	r3, r3
 8011444:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011446:	697b      	ldr	r3, [r7, #20]
 8011448:	22ff      	movs	r2, #255	@ 0xff
 801144a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801144c:	697b      	ldr	r3, [r7, #20]
 801144e:	781b      	ldrb	r3, [r3, #0]
 8011450:	b2db      	uxtb	r3, r3
 8011452:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011454:	78fb      	ldrb	r3, [r7, #3]
 8011456:	b2db      	uxtb	r3, r3
 8011458:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 801145c:	b2da      	uxtb	r2, r3
 801145e:	4b31      	ldr	r3, [pc, #196]	@ (8011524 <xPortStartScheduler+0x134>)
 8011460:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8011462:	4b31      	ldr	r3, [pc, #196]	@ (8011528 <xPortStartScheduler+0x138>)
 8011464:	2207      	movs	r2, #7
 8011466:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011468:	e009      	b.n	801147e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 801146a:	4b2f      	ldr	r3, [pc, #188]	@ (8011528 <xPortStartScheduler+0x138>)
 801146c:	681b      	ldr	r3, [r3, #0]
 801146e:	3b01      	subs	r3, #1
 8011470:	4a2d      	ldr	r2, [pc, #180]	@ (8011528 <xPortStartScheduler+0x138>)
 8011472:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011474:	78fb      	ldrb	r3, [r7, #3]
 8011476:	b2db      	uxtb	r3, r3
 8011478:	005b      	lsls	r3, r3, #1
 801147a:	b2db      	uxtb	r3, r3
 801147c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801147e:	78fb      	ldrb	r3, [r7, #3]
 8011480:	b2db      	uxtb	r3, r3
 8011482:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011486:	2b80      	cmp	r3, #128	@ 0x80
 8011488:	d0ef      	beq.n	801146a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801148a:	4b27      	ldr	r3, [pc, #156]	@ (8011528 <xPortStartScheduler+0x138>)
 801148c:	681b      	ldr	r3, [r3, #0]
 801148e:	f1c3 0307 	rsb	r3, r3, #7
 8011492:	2b04      	cmp	r3, #4
 8011494:	d00b      	beq.n	80114ae <xPortStartScheduler+0xbe>
	__asm volatile
 8011496:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801149a:	f383 8811 	msr	BASEPRI, r3
 801149e:	f3bf 8f6f 	isb	sy
 80114a2:	f3bf 8f4f 	dsb	sy
 80114a6:	60bb      	str	r3, [r7, #8]
}
 80114a8:	bf00      	nop
 80114aa:	bf00      	nop
 80114ac:	e7fd      	b.n	80114aa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80114ae:	4b1e      	ldr	r3, [pc, #120]	@ (8011528 <xPortStartScheduler+0x138>)
 80114b0:	681b      	ldr	r3, [r3, #0]
 80114b2:	021b      	lsls	r3, r3, #8
 80114b4:	4a1c      	ldr	r2, [pc, #112]	@ (8011528 <xPortStartScheduler+0x138>)
 80114b6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80114b8:	4b1b      	ldr	r3, [pc, #108]	@ (8011528 <xPortStartScheduler+0x138>)
 80114ba:	681b      	ldr	r3, [r3, #0]
 80114bc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80114c0:	4a19      	ldr	r2, [pc, #100]	@ (8011528 <xPortStartScheduler+0x138>)
 80114c2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80114c4:	687b      	ldr	r3, [r7, #4]
 80114c6:	b2da      	uxtb	r2, r3
 80114c8:	697b      	ldr	r3, [r7, #20]
 80114ca:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80114cc:	4b17      	ldr	r3, [pc, #92]	@ (801152c <xPortStartScheduler+0x13c>)
 80114ce:	681b      	ldr	r3, [r3, #0]
 80114d0:	4a16      	ldr	r2, [pc, #88]	@ (801152c <xPortStartScheduler+0x13c>)
 80114d2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80114d6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80114d8:	4b14      	ldr	r3, [pc, #80]	@ (801152c <xPortStartScheduler+0x13c>)
 80114da:	681b      	ldr	r3, [r3, #0]
 80114dc:	4a13      	ldr	r2, [pc, #76]	@ (801152c <xPortStartScheduler+0x13c>)
 80114de:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80114e2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80114e4:	f000 f8da 	bl	801169c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80114e8:	4b11      	ldr	r3, [pc, #68]	@ (8011530 <xPortStartScheduler+0x140>)
 80114ea:	2200      	movs	r2, #0
 80114ec:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80114ee:	f000 f8f9 	bl	80116e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80114f2:	4b10      	ldr	r3, [pc, #64]	@ (8011534 <xPortStartScheduler+0x144>)
 80114f4:	681b      	ldr	r3, [r3, #0]
 80114f6:	4a0f      	ldr	r2, [pc, #60]	@ (8011534 <xPortStartScheduler+0x144>)
 80114f8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80114fc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80114fe:	f7ff ff63 	bl	80113c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8011502:	f7fe ff39 	bl	8010378 <vTaskSwitchContext>
	prvTaskExitError();
 8011506:	f7ff ff17 	bl	8011338 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801150a:	2300      	movs	r3, #0
}
 801150c:	4618      	mov	r0, r3
 801150e:	3718      	adds	r7, #24
 8011510:	46bd      	mov	sp, r7
 8011512:	bd80      	pop	{r7, pc}
 8011514:	e000ed00 	.word	0xe000ed00
 8011518:	410fc271 	.word	0x410fc271
 801151c:	410fc270 	.word	0x410fc270
 8011520:	e000e400 	.word	0xe000e400
 8011524:	2000582c 	.word	0x2000582c
 8011528:	20005830 	.word	0x20005830
 801152c:	e000ed20 	.word	0xe000ed20
 8011530:	20000010 	.word	0x20000010
 8011534:	e000ef34 	.word	0xe000ef34

08011538 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8011538:	b480      	push	{r7}
 801153a:	b083      	sub	sp, #12
 801153c:	af00      	add	r7, sp, #0
	__asm volatile
 801153e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011542:	f383 8811 	msr	BASEPRI, r3
 8011546:	f3bf 8f6f 	isb	sy
 801154a:	f3bf 8f4f 	dsb	sy
 801154e:	607b      	str	r3, [r7, #4]
}
 8011550:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8011552:	4b10      	ldr	r3, [pc, #64]	@ (8011594 <vPortEnterCritical+0x5c>)
 8011554:	681b      	ldr	r3, [r3, #0]
 8011556:	3301      	adds	r3, #1
 8011558:	4a0e      	ldr	r2, [pc, #56]	@ (8011594 <vPortEnterCritical+0x5c>)
 801155a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 801155c:	4b0d      	ldr	r3, [pc, #52]	@ (8011594 <vPortEnterCritical+0x5c>)
 801155e:	681b      	ldr	r3, [r3, #0]
 8011560:	2b01      	cmp	r3, #1
 8011562:	d110      	bne.n	8011586 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011564:	4b0c      	ldr	r3, [pc, #48]	@ (8011598 <vPortEnterCritical+0x60>)
 8011566:	681b      	ldr	r3, [r3, #0]
 8011568:	b2db      	uxtb	r3, r3
 801156a:	2b00      	cmp	r3, #0
 801156c:	d00b      	beq.n	8011586 <vPortEnterCritical+0x4e>
	__asm volatile
 801156e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011572:	f383 8811 	msr	BASEPRI, r3
 8011576:	f3bf 8f6f 	isb	sy
 801157a:	f3bf 8f4f 	dsb	sy
 801157e:	603b      	str	r3, [r7, #0]
}
 8011580:	bf00      	nop
 8011582:	bf00      	nop
 8011584:	e7fd      	b.n	8011582 <vPortEnterCritical+0x4a>
	}
}
 8011586:	bf00      	nop
 8011588:	370c      	adds	r7, #12
 801158a:	46bd      	mov	sp, r7
 801158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011590:	4770      	bx	lr
 8011592:	bf00      	nop
 8011594:	20000010 	.word	0x20000010
 8011598:	e000ed04 	.word	0xe000ed04

0801159c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801159c:	b480      	push	{r7}
 801159e:	b083      	sub	sp, #12
 80115a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80115a2:	4b12      	ldr	r3, [pc, #72]	@ (80115ec <vPortExitCritical+0x50>)
 80115a4:	681b      	ldr	r3, [r3, #0]
 80115a6:	2b00      	cmp	r3, #0
 80115a8:	d10b      	bne.n	80115c2 <vPortExitCritical+0x26>
	__asm volatile
 80115aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80115ae:	f383 8811 	msr	BASEPRI, r3
 80115b2:	f3bf 8f6f 	isb	sy
 80115b6:	f3bf 8f4f 	dsb	sy
 80115ba:	607b      	str	r3, [r7, #4]
}
 80115bc:	bf00      	nop
 80115be:	bf00      	nop
 80115c0:	e7fd      	b.n	80115be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80115c2:	4b0a      	ldr	r3, [pc, #40]	@ (80115ec <vPortExitCritical+0x50>)
 80115c4:	681b      	ldr	r3, [r3, #0]
 80115c6:	3b01      	subs	r3, #1
 80115c8:	4a08      	ldr	r2, [pc, #32]	@ (80115ec <vPortExitCritical+0x50>)
 80115ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80115cc:	4b07      	ldr	r3, [pc, #28]	@ (80115ec <vPortExitCritical+0x50>)
 80115ce:	681b      	ldr	r3, [r3, #0]
 80115d0:	2b00      	cmp	r3, #0
 80115d2:	d105      	bne.n	80115e0 <vPortExitCritical+0x44>
 80115d4:	2300      	movs	r3, #0
 80115d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80115d8:	683b      	ldr	r3, [r7, #0]
 80115da:	f383 8811 	msr	BASEPRI, r3
}
 80115de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80115e0:	bf00      	nop
 80115e2:	370c      	adds	r7, #12
 80115e4:	46bd      	mov	sp, r7
 80115e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115ea:	4770      	bx	lr
 80115ec:	20000010 	.word	0x20000010

080115f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80115f0:	f3ef 8009 	mrs	r0, PSP
 80115f4:	f3bf 8f6f 	isb	sy
 80115f8:	4b15      	ldr	r3, [pc, #84]	@ (8011650 <pxCurrentTCBConst>)
 80115fa:	681a      	ldr	r2, [r3, #0]
 80115fc:	f01e 0f10 	tst.w	lr, #16
 8011600:	bf08      	it	eq
 8011602:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8011606:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801160a:	6010      	str	r0, [r2, #0]
 801160c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8011610:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8011614:	f380 8811 	msr	BASEPRI, r0
 8011618:	f3bf 8f4f 	dsb	sy
 801161c:	f3bf 8f6f 	isb	sy
 8011620:	f7fe feaa 	bl	8010378 <vTaskSwitchContext>
 8011624:	f04f 0000 	mov.w	r0, #0
 8011628:	f380 8811 	msr	BASEPRI, r0
 801162c:	bc09      	pop	{r0, r3}
 801162e:	6819      	ldr	r1, [r3, #0]
 8011630:	6808      	ldr	r0, [r1, #0]
 8011632:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011636:	f01e 0f10 	tst.w	lr, #16
 801163a:	bf08      	it	eq
 801163c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011640:	f380 8809 	msr	PSP, r0
 8011644:	f3bf 8f6f 	isb	sy
 8011648:	4770      	bx	lr
 801164a:	bf00      	nop
 801164c:	f3af 8000 	nop.w

08011650 <pxCurrentTCBConst>:
 8011650:	20005200 	.word	0x20005200
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011654:	bf00      	nop
 8011656:	bf00      	nop

08011658 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011658:	b580      	push	{r7, lr}
 801165a:	b082      	sub	sp, #8
 801165c:	af00      	add	r7, sp, #0
	__asm volatile
 801165e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011662:	f383 8811 	msr	BASEPRI, r3
 8011666:	f3bf 8f6f 	isb	sy
 801166a:	f3bf 8f4f 	dsb	sy
 801166e:	607b      	str	r3, [r7, #4]
}
 8011670:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011672:	f7fe fdbf 	bl	80101f4 <xTaskIncrementTick>
 8011676:	4603      	mov	r3, r0
 8011678:	2b00      	cmp	r3, #0
 801167a:	d003      	beq.n	8011684 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801167c:	4b06      	ldr	r3, [pc, #24]	@ (8011698 <xPortSysTickHandler+0x40>)
 801167e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011682:	601a      	str	r2, [r3, #0]
 8011684:	2300      	movs	r3, #0
 8011686:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011688:	683b      	ldr	r3, [r7, #0]
 801168a:	f383 8811 	msr	BASEPRI, r3
}
 801168e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011690:	bf00      	nop
 8011692:	3708      	adds	r7, #8
 8011694:	46bd      	mov	sp, r7
 8011696:	bd80      	pop	{r7, pc}
 8011698:	e000ed04 	.word	0xe000ed04

0801169c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801169c:	b480      	push	{r7}
 801169e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80116a0:	4b0b      	ldr	r3, [pc, #44]	@ (80116d0 <vPortSetupTimerInterrupt+0x34>)
 80116a2:	2200      	movs	r2, #0
 80116a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80116a6:	4b0b      	ldr	r3, [pc, #44]	@ (80116d4 <vPortSetupTimerInterrupt+0x38>)
 80116a8:	2200      	movs	r2, #0
 80116aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80116ac:	4b0a      	ldr	r3, [pc, #40]	@ (80116d8 <vPortSetupTimerInterrupt+0x3c>)
 80116ae:	681b      	ldr	r3, [r3, #0]
 80116b0:	4a0a      	ldr	r2, [pc, #40]	@ (80116dc <vPortSetupTimerInterrupt+0x40>)
 80116b2:	fba2 2303 	umull	r2, r3, r2, r3
 80116b6:	099b      	lsrs	r3, r3, #6
 80116b8:	4a09      	ldr	r2, [pc, #36]	@ (80116e0 <vPortSetupTimerInterrupt+0x44>)
 80116ba:	3b01      	subs	r3, #1
 80116bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80116be:	4b04      	ldr	r3, [pc, #16]	@ (80116d0 <vPortSetupTimerInterrupt+0x34>)
 80116c0:	2207      	movs	r2, #7
 80116c2:	601a      	str	r2, [r3, #0]
}
 80116c4:	bf00      	nop
 80116c6:	46bd      	mov	sp, r7
 80116c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116cc:	4770      	bx	lr
 80116ce:	bf00      	nop
 80116d0:	e000e010 	.word	0xe000e010
 80116d4:	e000e018 	.word	0xe000e018
 80116d8:	20000000 	.word	0x20000000
 80116dc:	10624dd3 	.word	0x10624dd3
 80116e0:	e000e014 	.word	0xe000e014

080116e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80116e4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80116f4 <vPortEnableVFP+0x10>
 80116e8:	6801      	ldr	r1, [r0, #0]
 80116ea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80116ee:	6001      	str	r1, [r0, #0]
 80116f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80116f2:	bf00      	nop
 80116f4:	e000ed88 	.word	0xe000ed88

080116f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80116f8:	b480      	push	{r7}
 80116fa:	b085      	sub	sp, #20
 80116fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80116fe:	f3ef 8305 	mrs	r3, IPSR
 8011702:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011704:	68fb      	ldr	r3, [r7, #12]
 8011706:	2b0f      	cmp	r3, #15
 8011708:	d915      	bls.n	8011736 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801170a:	4a18      	ldr	r2, [pc, #96]	@ (801176c <vPortValidateInterruptPriority+0x74>)
 801170c:	68fb      	ldr	r3, [r7, #12]
 801170e:	4413      	add	r3, r2
 8011710:	781b      	ldrb	r3, [r3, #0]
 8011712:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8011714:	4b16      	ldr	r3, [pc, #88]	@ (8011770 <vPortValidateInterruptPriority+0x78>)
 8011716:	781b      	ldrb	r3, [r3, #0]
 8011718:	7afa      	ldrb	r2, [r7, #11]
 801171a:	429a      	cmp	r2, r3
 801171c:	d20b      	bcs.n	8011736 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801171e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011722:	f383 8811 	msr	BASEPRI, r3
 8011726:	f3bf 8f6f 	isb	sy
 801172a:	f3bf 8f4f 	dsb	sy
 801172e:	607b      	str	r3, [r7, #4]
}
 8011730:	bf00      	nop
 8011732:	bf00      	nop
 8011734:	e7fd      	b.n	8011732 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011736:	4b0f      	ldr	r3, [pc, #60]	@ (8011774 <vPortValidateInterruptPriority+0x7c>)
 8011738:	681b      	ldr	r3, [r3, #0]
 801173a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801173e:	4b0e      	ldr	r3, [pc, #56]	@ (8011778 <vPortValidateInterruptPriority+0x80>)
 8011740:	681b      	ldr	r3, [r3, #0]
 8011742:	429a      	cmp	r2, r3
 8011744:	d90b      	bls.n	801175e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8011746:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801174a:	f383 8811 	msr	BASEPRI, r3
 801174e:	f3bf 8f6f 	isb	sy
 8011752:	f3bf 8f4f 	dsb	sy
 8011756:	603b      	str	r3, [r7, #0]
}
 8011758:	bf00      	nop
 801175a:	bf00      	nop
 801175c:	e7fd      	b.n	801175a <vPortValidateInterruptPriority+0x62>
	}
 801175e:	bf00      	nop
 8011760:	3714      	adds	r7, #20
 8011762:	46bd      	mov	sp, r7
 8011764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011768:	4770      	bx	lr
 801176a:	bf00      	nop
 801176c:	e000e3f0 	.word	0xe000e3f0
 8011770:	2000582c 	.word	0x2000582c
 8011774:	e000ed0c 	.word	0xe000ed0c
 8011778:	20005830 	.word	0x20005830

0801177c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801177c:	b580      	push	{r7, lr}
 801177e:	b08a      	sub	sp, #40	@ 0x28
 8011780:	af00      	add	r7, sp, #0
 8011782:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011784:	2300      	movs	r3, #0
 8011786:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011788:	f7fe fc66 	bl	8010058 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801178c:	4b5c      	ldr	r3, [pc, #368]	@ (8011900 <pvPortMalloc+0x184>)
 801178e:	681b      	ldr	r3, [r3, #0]
 8011790:	2b00      	cmp	r3, #0
 8011792:	d101      	bne.n	8011798 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011794:	f000 f924 	bl	80119e0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011798:	4b5a      	ldr	r3, [pc, #360]	@ (8011904 <pvPortMalloc+0x188>)
 801179a:	681a      	ldr	r2, [r3, #0]
 801179c:	687b      	ldr	r3, [r7, #4]
 801179e:	4013      	ands	r3, r2
 80117a0:	2b00      	cmp	r3, #0
 80117a2:	f040 8095 	bne.w	80118d0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80117a6:	687b      	ldr	r3, [r7, #4]
 80117a8:	2b00      	cmp	r3, #0
 80117aa:	d01e      	beq.n	80117ea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80117ac:	2208      	movs	r2, #8
 80117ae:	687b      	ldr	r3, [r7, #4]
 80117b0:	4413      	add	r3, r2
 80117b2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80117b4:	687b      	ldr	r3, [r7, #4]
 80117b6:	f003 0307 	and.w	r3, r3, #7
 80117ba:	2b00      	cmp	r3, #0
 80117bc:	d015      	beq.n	80117ea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80117be:	687b      	ldr	r3, [r7, #4]
 80117c0:	f023 0307 	bic.w	r3, r3, #7
 80117c4:	3308      	adds	r3, #8
 80117c6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80117c8:	687b      	ldr	r3, [r7, #4]
 80117ca:	f003 0307 	and.w	r3, r3, #7
 80117ce:	2b00      	cmp	r3, #0
 80117d0:	d00b      	beq.n	80117ea <pvPortMalloc+0x6e>
	__asm volatile
 80117d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117d6:	f383 8811 	msr	BASEPRI, r3
 80117da:	f3bf 8f6f 	isb	sy
 80117de:	f3bf 8f4f 	dsb	sy
 80117e2:	617b      	str	r3, [r7, #20]
}
 80117e4:	bf00      	nop
 80117e6:	bf00      	nop
 80117e8:	e7fd      	b.n	80117e6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80117ea:	687b      	ldr	r3, [r7, #4]
 80117ec:	2b00      	cmp	r3, #0
 80117ee:	d06f      	beq.n	80118d0 <pvPortMalloc+0x154>
 80117f0:	4b45      	ldr	r3, [pc, #276]	@ (8011908 <pvPortMalloc+0x18c>)
 80117f2:	681b      	ldr	r3, [r3, #0]
 80117f4:	687a      	ldr	r2, [r7, #4]
 80117f6:	429a      	cmp	r2, r3
 80117f8:	d86a      	bhi.n	80118d0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80117fa:	4b44      	ldr	r3, [pc, #272]	@ (801190c <pvPortMalloc+0x190>)
 80117fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80117fe:	4b43      	ldr	r3, [pc, #268]	@ (801190c <pvPortMalloc+0x190>)
 8011800:	681b      	ldr	r3, [r3, #0]
 8011802:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011804:	e004      	b.n	8011810 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8011806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011808:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801180a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801180c:	681b      	ldr	r3, [r3, #0]
 801180e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011812:	685b      	ldr	r3, [r3, #4]
 8011814:	687a      	ldr	r2, [r7, #4]
 8011816:	429a      	cmp	r2, r3
 8011818:	d903      	bls.n	8011822 <pvPortMalloc+0xa6>
 801181a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801181c:	681b      	ldr	r3, [r3, #0]
 801181e:	2b00      	cmp	r3, #0
 8011820:	d1f1      	bne.n	8011806 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8011822:	4b37      	ldr	r3, [pc, #220]	@ (8011900 <pvPortMalloc+0x184>)
 8011824:	681b      	ldr	r3, [r3, #0]
 8011826:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011828:	429a      	cmp	r2, r3
 801182a:	d051      	beq.n	80118d0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801182c:	6a3b      	ldr	r3, [r7, #32]
 801182e:	681b      	ldr	r3, [r3, #0]
 8011830:	2208      	movs	r2, #8
 8011832:	4413      	add	r3, r2
 8011834:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011838:	681a      	ldr	r2, [r3, #0]
 801183a:	6a3b      	ldr	r3, [r7, #32]
 801183c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801183e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011840:	685a      	ldr	r2, [r3, #4]
 8011842:	687b      	ldr	r3, [r7, #4]
 8011844:	1ad2      	subs	r2, r2, r3
 8011846:	2308      	movs	r3, #8
 8011848:	005b      	lsls	r3, r3, #1
 801184a:	429a      	cmp	r2, r3
 801184c:	d920      	bls.n	8011890 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801184e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011850:	687b      	ldr	r3, [r7, #4]
 8011852:	4413      	add	r3, r2
 8011854:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011856:	69bb      	ldr	r3, [r7, #24]
 8011858:	f003 0307 	and.w	r3, r3, #7
 801185c:	2b00      	cmp	r3, #0
 801185e:	d00b      	beq.n	8011878 <pvPortMalloc+0xfc>
	__asm volatile
 8011860:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011864:	f383 8811 	msr	BASEPRI, r3
 8011868:	f3bf 8f6f 	isb	sy
 801186c:	f3bf 8f4f 	dsb	sy
 8011870:	613b      	str	r3, [r7, #16]
}
 8011872:	bf00      	nop
 8011874:	bf00      	nop
 8011876:	e7fd      	b.n	8011874 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8011878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801187a:	685a      	ldr	r2, [r3, #4]
 801187c:	687b      	ldr	r3, [r7, #4]
 801187e:	1ad2      	subs	r2, r2, r3
 8011880:	69bb      	ldr	r3, [r7, #24]
 8011882:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8011884:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011886:	687a      	ldr	r2, [r7, #4]
 8011888:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801188a:	69b8      	ldr	r0, [r7, #24]
 801188c:	f000 f90a 	bl	8011aa4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011890:	4b1d      	ldr	r3, [pc, #116]	@ (8011908 <pvPortMalloc+0x18c>)
 8011892:	681a      	ldr	r2, [r3, #0]
 8011894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011896:	685b      	ldr	r3, [r3, #4]
 8011898:	1ad3      	subs	r3, r2, r3
 801189a:	4a1b      	ldr	r2, [pc, #108]	@ (8011908 <pvPortMalloc+0x18c>)
 801189c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801189e:	4b1a      	ldr	r3, [pc, #104]	@ (8011908 <pvPortMalloc+0x18c>)
 80118a0:	681a      	ldr	r2, [r3, #0]
 80118a2:	4b1b      	ldr	r3, [pc, #108]	@ (8011910 <pvPortMalloc+0x194>)
 80118a4:	681b      	ldr	r3, [r3, #0]
 80118a6:	429a      	cmp	r2, r3
 80118a8:	d203      	bcs.n	80118b2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80118aa:	4b17      	ldr	r3, [pc, #92]	@ (8011908 <pvPortMalloc+0x18c>)
 80118ac:	681b      	ldr	r3, [r3, #0]
 80118ae:	4a18      	ldr	r2, [pc, #96]	@ (8011910 <pvPortMalloc+0x194>)
 80118b0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80118b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80118b4:	685a      	ldr	r2, [r3, #4]
 80118b6:	4b13      	ldr	r3, [pc, #76]	@ (8011904 <pvPortMalloc+0x188>)
 80118b8:	681b      	ldr	r3, [r3, #0]
 80118ba:	431a      	orrs	r2, r3
 80118bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80118be:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80118c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80118c2:	2200      	movs	r2, #0
 80118c4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80118c6:	4b13      	ldr	r3, [pc, #76]	@ (8011914 <pvPortMalloc+0x198>)
 80118c8:	681b      	ldr	r3, [r3, #0]
 80118ca:	3301      	adds	r3, #1
 80118cc:	4a11      	ldr	r2, [pc, #68]	@ (8011914 <pvPortMalloc+0x198>)
 80118ce:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80118d0:	f7fe fbd0 	bl	8010074 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80118d4:	69fb      	ldr	r3, [r7, #28]
 80118d6:	f003 0307 	and.w	r3, r3, #7
 80118da:	2b00      	cmp	r3, #0
 80118dc:	d00b      	beq.n	80118f6 <pvPortMalloc+0x17a>
	__asm volatile
 80118de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80118e2:	f383 8811 	msr	BASEPRI, r3
 80118e6:	f3bf 8f6f 	isb	sy
 80118ea:	f3bf 8f4f 	dsb	sy
 80118ee:	60fb      	str	r3, [r7, #12]
}
 80118f0:	bf00      	nop
 80118f2:	bf00      	nop
 80118f4:	e7fd      	b.n	80118f2 <pvPortMalloc+0x176>
	return pvReturn;
 80118f6:	69fb      	ldr	r3, [r7, #28]
}
 80118f8:	4618      	mov	r0, r3
 80118fa:	3728      	adds	r7, #40	@ 0x28
 80118fc:	46bd      	mov	sp, r7
 80118fe:	bd80      	pop	{r7, pc}
 8011900:	2000d83c 	.word	0x2000d83c
 8011904:	2000d850 	.word	0x2000d850
 8011908:	2000d840 	.word	0x2000d840
 801190c:	2000d834 	.word	0x2000d834
 8011910:	2000d844 	.word	0x2000d844
 8011914:	2000d848 	.word	0x2000d848

08011918 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8011918:	b580      	push	{r7, lr}
 801191a:	b086      	sub	sp, #24
 801191c:	af00      	add	r7, sp, #0
 801191e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8011920:	687b      	ldr	r3, [r7, #4]
 8011922:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	2b00      	cmp	r3, #0
 8011928:	d04f      	beq.n	80119ca <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801192a:	2308      	movs	r3, #8
 801192c:	425b      	negs	r3, r3
 801192e:	697a      	ldr	r2, [r7, #20]
 8011930:	4413      	add	r3, r2
 8011932:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8011934:	697b      	ldr	r3, [r7, #20]
 8011936:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8011938:	693b      	ldr	r3, [r7, #16]
 801193a:	685a      	ldr	r2, [r3, #4]
 801193c:	4b25      	ldr	r3, [pc, #148]	@ (80119d4 <vPortFree+0xbc>)
 801193e:	681b      	ldr	r3, [r3, #0]
 8011940:	4013      	ands	r3, r2
 8011942:	2b00      	cmp	r3, #0
 8011944:	d10b      	bne.n	801195e <vPortFree+0x46>
	__asm volatile
 8011946:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801194a:	f383 8811 	msr	BASEPRI, r3
 801194e:	f3bf 8f6f 	isb	sy
 8011952:	f3bf 8f4f 	dsb	sy
 8011956:	60fb      	str	r3, [r7, #12]
}
 8011958:	bf00      	nop
 801195a:	bf00      	nop
 801195c:	e7fd      	b.n	801195a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801195e:	693b      	ldr	r3, [r7, #16]
 8011960:	681b      	ldr	r3, [r3, #0]
 8011962:	2b00      	cmp	r3, #0
 8011964:	d00b      	beq.n	801197e <vPortFree+0x66>
	__asm volatile
 8011966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801196a:	f383 8811 	msr	BASEPRI, r3
 801196e:	f3bf 8f6f 	isb	sy
 8011972:	f3bf 8f4f 	dsb	sy
 8011976:	60bb      	str	r3, [r7, #8]
}
 8011978:	bf00      	nop
 801197a:	bf00      	nop
 801197c:	e7fd      	b.n	801197a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801197e:	693b      	ldr	r3, [r7, #16]
 8011980:	685a      	ldr	r2, [r3, #4]
 8011982:	4b14      	ldr	r3, [pc, #80]	@ (80119d4 <vPortFree+0xbc>)
 8011984:	681b      	ldr	r3, [r3, #0]
 8011986:	4013      	ands	r3, r2
 8011988:	2b00      	cmp	r3, #0
 801198a:	d01e      	beq.n	80119ca <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801198c:	693b      	ldr	r3, [r7, #16]
 801198e:	681b      	ldr	r3, [r3, #0]
 8011990:	2b00      	cmp	r3, #0
 8011992:	d11a      	bne.n	80119ca <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011994:	693b      	ldr	r3, [r7, #16]
 8011996:	685a      	ldr	r2, [r3, #4]
 8011998:	4b0e      	ldr	r3, [pc, #56]	@ (80119d4 <vPortFree+0xbc>)
 801199a:	681b      	ldr	r3, [r3, #0]
 801199c:	43db      	mvns	r3, r3
 801199e:	401a      	ands	r2, r3
 80119a0:	693b      	ldr	r3, [r7, #16]
 80119a2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80119a4:	f7fe fb58 	bl	8010058 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80119a8:	693b      	ldr	r3, [r7, #16]
 80119aa:	685a      	ldr	r2, [r3, #4]
 80119ac:	4b0a      	ldr	r3, [pc, #40]	@ (80119d8 <vPortFree+0xc0>)
 80119ae:	681b      	ldr	r3, [r3, #0]
 80119b0:	4413      	add	r3, r2
 80119b2:	4a09      	ldr	r2, [pc, #36]	@ (80119d8 <vPortFree+0xc0>)
 80119b4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80119b6:	6938      	ldr	r0, [r7, #16]
 80119b8:	f000 f874 	bl	8011aa4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80119bc:	4b07      	ldr	r3, [pc, #28]	@ (80119dc <vPortFree+0xc4>)
 80119be:	681b      	ldr	r3, [r3, #0]
 80119c0:	3301      	adds	r3, #1
 80119c2:	4a06      	ldr	r2, [pc, #24]	@ (80119dc <vPortFree+0xc4>)
 80119c4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80119c6:	f7fe fb55 	bl	8010074 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80119ca:	bf00      	nop
 80119cc:	3718      	adds	r7, #24
 80119ce:	46bd      	mov	sp, r7
 80119d0:	bd80      	pop	{r7, pc}
 80119d2:	bf00      	nop
 80119d4:	2000d850 	.word	0x2000d850
 80119d8:	2000d840 	.word	0x2000d840
 80119dc:	2000d84c 	.word	0x2000d84c

080119e0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80119e0:	b480      	push	{r7}
 80119e2:	b085      	sub	sp, #20
 80119e4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80119e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80119ea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80119ec:	4b27      	ldr	r3, [pc, #156]	@ (8011a8c <prvHeapInit+0xac>)
 80119ee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80119f0:	68fb      	ldr	r3, [r7, #12]
 80119f2:	f003 0307 	and.w	r3, r3, #7
 80119f6:	2b00      	cmp	r3, #0
 80119f8:	d00c      	beq.n	8011a14 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80119fa:	68fb      	ldr	r3, [r7, #12]
 80119fc:	3307      	adds	r3, #7
 80119fe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011a00:	68fb      	ldr	r3, [r7, #12]
 8011a02:	f023 0307 	bic.w	r3, r3, #7
 8011a06:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8011a08:	68ba      	ldr	r2, [r7, #8]
 8011a0a:	68fb      	ldr	r3, [r7, #12]
 8011a0c:	1ad3      	subs	r3, r2, r3
 8011a0e:	4a1f      	ldr	r2, [pc, #124]	@ (8011a8c <prvHeapInit+0xac>)
 8011a10:	4413      	add	r3, r2
 8011a12:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8011a14:	68fb      	ldr	r3, [r7, #12]
 8011a16:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8011a18:	4a1d      	ldr	r2, [pc, #116]	@ (8011a90 <prvHeapInit+0xb0>)
 8011a1a:	687b      	ldr	r3, [r7, #4]
 8011a1c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8011a1e:	4b1c      	ldr	r3, [pc, #112]	@ (8011a90 <prvHeapInit+0xb0>)
 8011a20:	2200      	movs	r2, #0
 8011a22:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8011a24:	687b      	ldr	r3, [r7, #4]
 8011a26:	68ba      	ldr	r2, [r7, #8]
 8011a28:	4413      	add	r3, r2
 8011a2a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8011a2c:	2208      	movs	r2, #8
 8011a2e:	68fb      	ldr	r3, [r7, #12]
 8011a30:	1a9b      	subs	r3, r3, r2
 8011a32:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011a34:	68fb      	ldr	r3, [r7, #12]
 8011a36:	f023 0307 	bic.w	r3, r3, #7
 8011a3a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8011a3c:	68fb      	ldr	r3, [r7, #12]
 8011a3e:	4a15      	ldr	r2, [pc, #84]	@ (8011a94 <prvHeapInit+0xb4>)
 8011a40:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8011a42:	4b14      	ldr	r3, [pc, #80]	@ (8011a94 <prvHeapInit+0xb4>)
 8011a44:	681b      	ldr	r3, [r3, #0]
 8011a46:	2200      	movs	r2, #0
 8011a48:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8011a4a:	4b12      	ldr	r3, [pc, #72]	@ (8011a94 <prvHeapInit+0xb4>)
 8011a4c:	681b      	ldr	r3, [r3, #0]
 8011a4e:	2200      	movs	r2, #0
 8011a50:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8011a52:	687b      	ldr	r3, [r7, #4]
 8011a54:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8011a56:	683b      	ldr	r3, [r7, #0]
 8011a58:	68fa      	ldr	r2, [r7, #12]
 8011a5a:	1ad2      	subs	r2, r2, r3
 8011a5c:	683b      	ldr	r3, [r7, #0]
 8011a5e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8011a60:	4b0c      	ldr	r3, [pc, #48]	@ (8011a94 <prvHeapInit+0xb4>)
 8011a62:	681a      	ldr	r2, [r3, #0]
 8011a64:	683b      	ldr	r3, [r7, #0]
 8011a66:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011a68:	683b      	ldr	r3, [r7, #0]
 8011a6a:	685b      	ldr	r3, [r3, #4]
 8011a6c:	4a0a      	ldr	r2, [pc, #40]	@ (8011a98 <prvHeapInit+0xb8>)
 8011a6e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011a70:	683b      	ldr	r3, [r7, #0]
 8011a72:	685b      	ldr	r3, [r3, #4]
 8011a74:	4a09      	ldr	r2, [pc, #36]	@ (8011a9c <prvHeapInit+0xbc>)
 8011a76:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8011a78:	4b09      	ldr	r3, [pc, #36]	@ (8011aa0 <prvHeapInit+0xc0>)
 8011a7a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8011a7e:	601a      	str	r2, [r3, #0]
}
 8011a80:	bf00      	nop
 8011a82:	3714      	adds	r7, #20
 8011a84:	46bd      	mov	sp, r7
 8011a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a8a:	4770      	bx	lr
 8011a8c:	20005834 	.word	0x20005834
 8011a90:	2000d834 	.word	0x2000d834
 8011a94:	2000d83c 	.word	0x2000d83c
 8011a98:	2000d844 	.word	0x2000d844
 8011a9c:	2000d840 	.word	0x2000d840
 8011aa0:	2000d850 	.word	0x2000d850

08011aa4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8011aa4:	b480      	push	{r7}
 8011aa6:	b085      	sub	sp, #20
 8011aa8:	af00      	add	r7, sp, #0
 8011aaa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8011aac:	4b28      	ldr	r3, [pc, #160]	@ (8011b50 <prvInsertBlockIntoFreeList+0xac>)
 8011aae:	60fb      	str	r3, [r7, #12]
 8011ab0:	e002      	b.n	8011ab8 <prvInsertBlockIntoFreeList+0x14>
 8011ab2:	68fb      	ldr	r3, [r7, #12]
 8011ab4:	681b      	ldr	r3, [r3, #0]
 8011ab6:	60fb      	str	r3, [r7, #12]
 8011ab8:	68fb      	ldr	r3, [r7, #12]
 8011aba:	681b      	ldr	r3, [r3, #0]
 8011abc:	687a      	ldr	r2, [r7, #4]
 8011abe:	429a      	cmp	r2, r3
 8011ac0:	d8f7      	bhi.n	8011ab2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8011ac2:	68fb      	ldr	r3, [r7, #12]
 8011ac4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8011ac6:	68fb      	ldr	r3, [r7, #12]
 8011ac8:	685b      	ldr	r3, [r3, #4]
 8011aca:	68ba      	ldr	r2, [r7, #8]
 8011acc:	4413      	add	r3, r2
 8011ace:	687a      	ldr	r2, [r7, #4]
 8011ad0:	429a      	cmp	r2, r3
 8011ad2:	d108      	bne.n	8011ae6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8011ad4:	68fb      	ldr	r3, [r7, #12]
 8011ad6:	685a      	ldr	r2, [r3, #4]
 8011ad8:	687b      	ldr	r3, [r7, #4]
 8011ada:	685b      	ldr	r3, [r3, #4]
 8011adc:	441a      	add	r2, r3
 8011ade:	68fb      	ldr	r3, [r7, #12]
 8011ae0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8011ae2:	68fb      	ldr	r3, [r7, #12]
 8011ae4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8011ae6:	687b      	ldr	r3, [r7, #4]
 8011ae8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8011aea:	687b      	ldr	r3, [r7, #4]
 8011aec:	685b      	ldr	r3, [r3, #4]
 8011aee:	68ba      	ldr	r2, [r7, #8]
 8011af0:	441a      	add	r2, r3
 8011af2:	68fb      	ldr	r3, [r7, #12]
 8011af4:	681b      	ldr	r3, [r3, #0]
 8011af6:	429a      	cmp	r2, r3
 8011af8:	d118      	bne.n	8011b2c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8011afa:	68fb      	ldr	r3, [r7, #12]
 8011afc:	681a      	ldr	r2, [r3, #0]
 8011afe:	4b15      	ldr	r3, [pc, #84]	@ (8011b54 <prvInsertBlockIntoFreeList+0xb0>)
 8011b00:	681b      	ldr	r3, [r3, #0]
 8011b02:	429a      	cmp	r2, r3
 8011b04:	d00d      	beq.n	8011b22 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8011b06:	687b      	ldr	r3, [r7, #4]
 8011b08:	685a      	ldr	r2, [r3, #4]
 8011b0a:	68fb      	ldr	r3, [r7, #12]
 8011b0c:	681b      	ldr	r3, [r3, #0]
 8011b0e:	685b      	ldr	r3, [r3, #4]
 8011b10:	441a      	add	r2, r3
 8011b12:	687b      	ldr	r3, [r7, #4]
 8011b14:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8011b16:	68fb      	ldr	r3, [r7, #12]
 8011b18:	681b      	ldr	r3, [r3, #0]
 8011b1a:	681a      	ldr	r2, [r3, #0]
 8011b1c:	687b      	ldr	r3, [r7, #4]
 8011b1e:	601a      	str	r2, [r3, #0]
 8011b20:	e008      	b.n	8011b34 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8011b22:	4b0c      	ldr	r3, [pc, #48]	@ (8011b54 <prvInsertBlockIntoFreeList+0xb0>)
 8011b24:	681a      	ldr	r2, [r3, #0]
 8011b26:	687b      	ldr	r3, [r7, #4]
 8011b28:	601a      	str	r2, [r3, #0]
 8011b2a:	e003      	b.n	8011b34 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8011b2c:	68fb      	ldr	r3, [r7, #12]
 8011b2e:	681a      	ldr	r2, [r3, #0]
 8011b30:	687b      	ldr	r3, [r7, #4]
 8011b32:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8011b34:	68fa      	ldr	r2, [r7, #12]
 8011b36:	687b      	ldr	r3, [r7, #4]
 8011b38:	429a      	cmp	r2, r3
 8011b3a:	d002      	beq.n	8011b42 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8011b3c:	68fb      	ldr	r3, [r7, #12]
 8011b3e:	687a      	ldr	r2, [r7, #4]
 8011b40:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011b42:	bf00      	nop
 8011b44:	3714      	adds	r7, #20
 8011b46:	46bd      	mov	sp, r7
 8011b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b4c:	4770      	bx	lr
 8011b4e:	bf00      	nop
 8011b50:	2000d834 	.word	0x2000d834
 8011b54:	2000d83c 	.word	0x2000d83c

08011b58 <_ZdlPvj>:
 8011b58:	f000 b81a 	b.w	8011b90 <_ZdlPv>

08011b5c <_Znwj>:
 8011b5c:	2801      	cmp	r0, #1
 8011b5e:	bf38      	it	cc
 8011b60:	2001      	movcc	r0, #1
 8011b62:	b510      	push	{r4, lr}
 8011b64:	4604      	mov	r4, r0
 8011b66:	4620      	mov	r0, r4
 8011b68:	f000 f842 	bl	8011bf0 <malloc>
 8011b6c:	b100      	cbz	r0, 8011b70 <_Znwj+0x14>
 8011b6e:	bd10      	pop	{r4, pc}
 8011b70:	f000 f810 	bl	8011b94 <_ZSt15get_new_handlerv>
 8011b74:	b908      	cbnz	r0, 8011b7a <_Znwj+0x1e>
 8011b76:	f000 f815 	bl	8011ba4 <abort>
 8011b7a:	4780      	blx	r0
 8011b7c:	e7f3      	b.n	8011b66 <_Znwj+0xa>

08011b7e <_ZSt17__throw_bad_allocv>:
 8011b7e:	b508      	push	{r3, lr}
 8011b80:	f000 f810 	bl	8011ba4 <abort>

08011b84 <_ZSt28__throw_bad_array_new_lengthv>:
 8011b84:	b508      	push	{r3, lr}
 8011b86:	f000 f80d 	bl	8011ba4 <abort>

08011b8a <_ZSt20__throw_length_errorPKc>:
 8011b8a:	b508      	push	{r3, lr}
 8011b8c:	f000 f80a 	bl	8011ba4 <abort>

08011b90 <_ZdlPv>:
 8011b90:	f000 b836 	b.w	8011c00 <free>

08011b94 <_ZSt15get_new_handlerv>:
 8011b94:	4b02      	ldr	r3, [pc, #8]	@ (8011ba0 <_ZSt15get_new_handlerv+0xc>)
 8011b96:	6818      	ldr	r0, [r3, #0]
 8011b98:	f3bf 8f5b 	dmb	ish
 8011b9c:	4770      	bx	lr
 8011b9e:	bf00      	nop
 8011ba0:	2000d854 	.word	0x2000d854

08011ba4 <abort>:
 8011ba4:	b508      	push	{r3, lr}
 8011ba6:	2006      	movs	r0, #6
 8011ba8:	f001 fff2 	bl	8013b90 <raise>
 8011bac:	2001      	movs	r0, #1
 8011bae:	f7f0 fd0f 	bl	80025d0 <_exit>
	...

08011bb4 <__assert_func>:
 8011bb4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011bb6:	4614      	mov	r4, r2
 8011bb8:	461a      	mov	r2, r3
 8011bba:	4b09      	ldr	r3, [pc, #36]	@ (8011be0 <__assert_func+0x2c>)
 8011bbc:	681b      	ldr	r3, [r3, #0]
 8011bbe:	4605      	mov	r5, r0
 8011bc0:	68d8      	ldr	r0, [r3, #12]
 8011bc2:	b14c      	cbz	r4, 8011bd8 <__assert_func+0x24>
 8011bc4:	4b07      	ldr	r3, [pc, #28]	@ (8011be4 <__assert_func+0x30>)
 8011bc6:	9100      	str	r1, [sp, #0]
 8011bc8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011bcc:	4906      	ldr	r1, [pc, #24]	@ (8011be8 <__assert_func+0x34>)
 8011bce:	462b      	mov	r3, r5
 8011bd0:	f001 fe58 	bl	8013884 <fiprintf>
 8011bd4:	f7ff ffe6 	bl	8011ba4 <abort>
 8011bd8:	4b04      	ldr	r3, [pc, #16]	@ (8011bec <__assert_func+0x38>)
 8011bda:	461c      	mov	r4, r3
 8011bdc:	e7f3      	b.n	8011bc6 <__assert_func+0x12>
 8011bde:	bf00      	nop
 8011be0:	2000018c 	.word	0x2000018c
 8011be4:	0804198c 	.word	0x0804198c
 8011be8:	08041999 	.word	0x08041999
 8011bec:	080419c7 	.word	0x080419c7

08011bf0 <malloc>:
 8011bf0:	4b02      	ldr	r3, [pc, #8]	@ (8011bfc <malloc+0xc>)
 8011bf2:	4601      	mov	r1, r0
 8011bf4:	6818      	ldr	r0, [r3, #0]
 8011bf6:	f000 b82d 	b.w	8011c54 <_malloc_r>
 8011bfa:	bf00      	nop
 8011bfc:	2000018c 	.word	0x2000018c

08011c00 <free>:
 8011c00:	4b02      	ldr	r3, [pc, #8]	@ (8011c0c <free+0xc>)
 8011c02:	4601      	mov	r1, r0
 8011c04:	6818      	ldr	r0, [r3, #0]
 8011c06:	f002 bedf 	b.w	80149c8 <_free_r>
 8011c0a:	bf00      	nop
 8011c0c:	2000018c 	.word	0x2000018c

08011c10 <sbrk_aligned>:
 8011c10:	b570      	push	{r4, r5, r6, lr}
 8011c12:	4e0f      	ldr	r6, [pc, #60]	@ (8011c50 <sbrk_aligned+0x40>)
 8011c14:	460c      	mov	r4, r1
 8011c16:	6831      	ldr	r1, [r6, #0]
 8011c18:	4605      	mov	r5, r0
 8011c1a:	b911      	cbnz	r1, 8011c22 <sbrk_aligned+0x12>
 8011c1c:	f002 f80c 	bl	8013c38 <_sbrk_r>
 8011c20:	6030      	str	r0, [r6, #0]
 8011c22:	4621      	mov	r1, r4
 8011c24:	4628      	mov	r0, r5
 8011c26:	f002 f807 	bl	8013c38 <_sbrk_r>
 8011c2a:	1c43      	adds	r3, r0, #1
 8011c2c:	d103      	bne.n	8011c36 <sbrk_aligned+0x26>
 8011c2e:	f04f 34ff 	mov.w	r4, #4294967295
 8011c32:	4620      	mov	r0, r4
 8011c34:	bd70      	pop	{r4, r5, r6, pc}
 8011c36:	1cc4      	adds	r4, r0, #3
 8011c38:	f024 0403 	bic.w	r4, r4, #3
 8011c3c:	42a0      	cmp	r0, r4
 8011c3e:	d0f8      	beq.n	8011c32 <sbrk_aligned+0x22>
 8011c40:	1a21      	subs	r1, r4, r0
 8011c42:	4628      	mov	r0, r5
 8011c44:	f001 fff8 	bl	8013c38 <_sbrk_r>
 8011c48:	3001      	adds	r0, #1
 8011c4a:	d1f2      	bne.n	8011c32 <sbrk_aligned+0x22>
 8011c4c:	e7ef      	b.n	8011c2e <sbrk_aligned+0x1e>
 8011c4e:	bf00      	nop
 8011c50:	2000d858 	.word	0x2000d858

08011c54 <_malloc_r>:
 8011c54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011c58:	1ccd      	adds	r5, r1, #3
 8011c5a:	f025 0503 	bic.w	r5, r5, #3
 8011c5e:	3508      	adds	r5, #8
 8011c60:	2d0c      	cmp	r5, #12
 8011c62:	bf38      	it	cc
 8011c64:	250c      	movcc	r5, #12
 8011c66:	2d00      	cmp	r5, #0
 8011c68:	4606      	mov	r6, r0
 8011c6a:	db01      	blt.n	8011c70 <_malloc_r+0x1c>
 8011c6c:	42a9      	cmp	r1, r5
 8011c6e:	d904      	bls.n	8011c7a <_malloc_r+0x26>
 8011c70:	230c      	movs	r3, #12
 8011c72:	6033      	str	r3, [r6, #0]
 8011c74:	2000      	movs	r0, #0
 8011c76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011c7a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011d50 <_malloc_r+0xfc>
 8011c7e:	f000 f869 	bl	8011d54 <__malloc_lock>
 8011c82:	f8d8 3000 	ldr.w	r3, [r8]
 8011c86:	461c      	mov	r4, r3
 8011c88:	bb44      	cbnz	r4, 8011cdc <_malloc_r+0x88>
 8011c8a:	4629      	mov	r1, r5
 8011c8c:	4630      	mov	r0, r6
 8011c8e:	f7ff ffbf 	bl	8011c10 <sbrk_aligned>
 8011c92:	1c43      	adds	r3, r0, #1
 8011c94:	4604      	mov	r4, r0
 8011c96:	d158      	bne.n	8011d4a <_malloc_r+0xf6>
 8011c98:	f8d8 4000 	ldr.w	r4, [r8]
 8011c9c:	4627      	mov	r7, r4
 8011c9e:	2f00      	cmp	r7, #0
 8011ca0:	d143      	bne.n	8011d2a <_malloc_r+0xd6>
 8011ca2:	2c00      	cmp	r4, #0
 8011ca4:	d04b      	beq.n	8011d3e <_malloc_r+0xea>
 8011ca6:	6823      	ldr	r3, [r4, #0]
 8011ca8:	4639      	mov	r1, r7
 8011caa:	4630      	mov	r0, r6
 8011cac:	eb04 0903 	add.w	r9, r4, r3
 8011cb0:	f001 ffc2 	bl	8013c38 <_sbrk_r>
 8011cb4:	4581      	cmp	r9, r0
 8011cb6:	d142      	bne.n	8011d3e <_malloc_r+0xea>
 8011cb8:	6821      	ldr	r1, [r4, #0]
 8011cba:	1a6d      	subs	r5, r5, r1
 8011cbc:	4629      	mov	r1, r5
 8011cbe:	4630      	mov	r0, r6
 8011cc0:	f7ff ffa6 	bl	8011c10 <sbrk_aligned>
 8011cc4:	3001      	adds	r0, #1
 8011cc6:	d03a      	beq.n	8011d3e <_malloc_r+0xea>
 8011cc8:	6823      	ldr	r3, [r4, #0]
 8011cca:	442b      	add	r3, r5
 8011ccc:	6023      	str	r3, [r4, #0]
 8011cce:	f8d8 3000 	ldr.w	r3, [r8]
 8011cd2:	685a      	ldr	r2, [r3, #4]
 8011cd4:	bb62      	cbnz	r2, 8011d30 <_malloc_r+0xdc>
 8011cd6:	f8c8 7000 	str.w	r7, [r8]
 8011cda:	e00f      	b.n	8011cfc <_malloc_r+0xa8>
 8011cdc:	6822      	ldr	r2, [r4, #0]
 8011cde:	1b52      	subs	r2, r2, r5
 8011ce0:	d420      	bmi.n	8011d24 <_malloc_r+0xd0>
 8011ce2:	2a0b      	cmp	r2, #11
 8011ce4:	d917      	bls.n	8011d16 <_malloc_r+0xc2>
 8011ce6:	1961      	adds	r1, r4, r5
 8011ce8:	42a3      	cmp	r3, r4
 8011cea:	6025      	str	r5, [r4, #0]
 8011cec:	bf18      	it	ne
 8011cee:	6059      	strne	r1, [r3, #4]
 8011cf0:	6863      	ldr	r3, [r4, #4]
 8011cf2:	bf08      	it	eq
 8011cf4:	f8c8 1000 	streq.w	r1, [r8]
 8011cf8:	5162      	str	r2, [r4, r5]
 8011cfa:	604b      	str	r3, [r1, #4]
 8011cfc:	4630      	mov	r0, r6
 8011cfe:	f000 f82f 	bl	8011d60 <__malloc_unlock>
 8011d02:	f104 000b 	add.w	r0, r4, #11
 8011d06:	1d23      	adds	r3, r4, #4
 8011d08:	f020 0007 	bic.w	r0, r0, #7
 8011d0c:	1ac2      	subs	r2, r0, r3
 8011d0e:	bf1c      	itt	ne
 8011d10:	1a1b      	subne	r3, r3, r0
 8011d12:	50a3      	strne	r3, [r4, r2]
 8011d14:	e7af      	b.n	8011c76 <_malloc_r+0x22>
 8011d16:	6862      	ldr	r2, [r4, #4]
 8011d18:	42a3      	cmp	r3, r4
 8011d1a:	bf0c      	ite	eq
 8011d1c:	f8c8 2000 	streq.w	r2, [r8]
 8011d20:	605a      	strne	r2, [r3, #4]
 8011d22:	e7eb      	b.n	8011cfc <_malloc_r+0xa8>
 8011d24:	4623      	mov	r3, r4
 8011d26:	6864      	ldr	r4, [r4, #4]
 8011d28:	e7ae      	b.n	8011c88 <_malloc_r+0x34>
 8011d2a:	463c      	mov	r4, r7
 8011d2c:	687f      	ldr	r7, [r7, #4]
 8011d2e:	e7b6      	b.n	8011c9e <_malloc_r+0x4a>
 8011d30:	461a      	mov	r2, r3
 8011d32:	685b      	ldr	r3, [r3, #4]
 8011d34:	42a3      	cmp	r3, r4
 8011d36:	d1fb      	bne.n	8011d30 <_malloc_r+0xdc>
 8011d38:	2300      	movs	r3, #0
 8011d3a:	6053      	str	r3, [r2, #4]
 8011d3c:	e7de      	b.n	8011cfc <_malloc_r+0xa8>
 8011d3e:	230c      	movs	r3, #12
 8011d40:	6033      	str	r3, [r6, #0]
 8011d42:	4630      	mov	r0, r6
 8011d44:	f000 f80c 	bl	8011d60 <__malloc_unlock>
 8011d48:	e794      	b.n	8011c74 <_malloc_r+0x20>
 8011d4a:	6005      	str	r5, [r0, #0]
 8011d4c:	e7d6      	b.n	8011cfc <_malloc_r+0xa8>
 8011d4e:	bf00      	nop
 8011d50:	2000d85c 	.word	0x2000d85c

08011d54 <__malloc_lock>:
 8011d54:	4801      	ldr	r0, [pc, #4]	@ (8011d5c <__malloc_lock+0x8>)
 8011d56:	f001 bfbc 	b.w	8013cd2 <__retarget_lock_acquire_recursive>
 8011d5a:	bf00      	nop
 8011d5c:	2000d9a0 	.word	0x2000d9a0

08011d60 <__malloc_unlock>:
 8011d60:	4801      	ldr	r0, [pc, #4]	@ (8011d68 <__malloc_unlock+0x8>)
 8011d62:	f001 bfb7 	b.w	8013cd4 <__retarget_lock_release_recursive>
 8011d66:	bf00      	nop
 8011d68:	2000d9a0 	.word	0x2000d9a0

08011d6c <sulp>:
 8011d6c:	b570      	push	{r4, r5, r6, lr}
 8011d6e:	4604      	mov	r4, r0
 8011d70:	460d      	mov	r5, r1
 8011d72:	ec45 4b10 	vmov	d0, r4, r5
 8011d76:	4616      	mov	r6, r2
 8011d78:	f003 fd28 	bl	80157cc <__ulp>
 8011d7c:	ec51 0b10 	vmov	r0, r1, d0
 8011d80:	b17e      	cbz	r6, 8011da2 <sulp+0x36>
 8011d82:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8011d86:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8011d8a:	2b00      	cmp	r3, #0
 8011d8c:	dd09      	ble.n	8011da2 <sulp+0x36>
 8011d8e:	051b      	lsls	r3, r3, #20
 8011d90:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8011d94:	2400      	movs	r4, #0
 8011d96:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8011d9a:	4622      	mov	r2, r4
 8011d9c:	462b      	mov	r3, r5
 8011d9e:	f7ee fc4b 	bl	8000638 <__aeabi_dmul>
 8011da2:	ec41 0b10 	vmov	d0, r0, r1
 8011da6:	bd70      	pop	{r4, r5, r6, pc}

08011da8 <_strtod_l>:
 8011da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011dac:	b09f      	sub	sp, #124	@ 0x7c
 8011dae:	460c      	mov	r4, r1
 8011db0:	9217      	str	r2, [sp, #92]	@ 0x5c
 8011db2:	2200      	movs	r2, #0
 8011db4:	921a      	str	r2, [sp, #104]	@ 0x68
 8011db6:	9005      	str	r0, [sp, #20]
 8011db8:	f04f 0a00 	mov.w	sl, #0
 8011dbc:	f04f 0b00 	mov.w	fp, #0
 8011dc0:	460a      	mov	r2, r1
 8011dc2:	9219      	str	r2, [sp, #100]	@ 0x64
 8011dc4:	7811      	ldrb	r1, [r2, #0]
 8011dc6:	292b      	cmp	r1, #43	@ 0x2b
 8011dc8:	d04a      	beq.n	8011e60 <_strtod_l+0xb8>
 8011dca:	d838      	bhi.n	8011e3e <_strtod_l+0x96>
 8011dcc:	290d      	cmp	r1, #13
 8011dce:	d832      	bhi.n	8011e36 <_strtod_l+0x8e>
 8011dd0:	2908      	cmp	r1, #8
 8011dd2:	d832      	bhi.n	8011e3a <_strtod_l+0x92>
 8011dd4:	2900      	cmp	r1, #0
 8011dd6:	d03b      	beq.n	8011e50 <_strtod_l+0xa8>
 8011dd8:	2200      	movs	r2, #0
 8011dda:	920e      	str	r2, [sp, #56]	@ 0x38
 8011ddc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8011dde:	782a      	ldrb	r2, [r5, #0]
 8011de0:	2a30      	cmp	r2, #48	@ 0x30
 8011de2:	f040 80b2 	bne.w	8011f4a <_strtod_l+0x1a2>
 8011de6:	786a      	ldrb	r2, [r5, #1]
 8011de8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8011dec:	2a58      	cmp	r2, #88	@ 0x58
 8011dee:	d16e      	bne.n	8011ece <_strtod_l+0x126>
 8011df0:	9302      	str	r3, [sp, #8]
 8011df2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011df4:	9301      	str	r3, [sp, #4]
 8011df6:	ab1a      	add	r3, sp, #104	@ 0x68
 8011df8:	9300      	str	r3, [sp, #0]
 8011dfa:	4a8f      	ldr	r2, [pc, #572]	@ (8012038 <_strtod_l+0x290>)
 8011dfc:	9805      	ldr	r0, [sp, #20]
 8011dfe:	ab1b      	add	r3, sp, #108	@ 0x6c
 8011e00:	a919      	add	r1, sp, #100	@ 0x64
 8011e02:	f002 fe93 	bl	8014b2c <__gethex>
 8011e06:	f010 060f 	ands.w	r6, r0, #15
 8011e0a:	4604      	mov	r4, r0
 8011e0c:	d005      	beq.n	8011e1a <_strtod_l+0x72>
 8011e0e:	2e06      	cmp	r6, #6
 8011e10:	d128      	bne.n	8011e64 <_strtod_l+0xbc>
 8011e12:	3501      	adds	r5, #1
 8011e14:	2300      	movs	r3, #0
 8011e16:	9519      	str	r5, [sp, #100]	@ 0x64
 8011e18:	930e      	str	r3, [sp, #56]	@ 0x38
 8011e1a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8011e1c:	2b00      	cmp	r3, #0
 8011e1e:	f040 858e 	bne.w	801293e <_strtod_l+0xb96>
 8011e22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011e24:	b1cb      	cbz	r3, 8011e5a <_strtod_l+0xb2>
 8011e26:	4652      	mov	r2, sl
 8011e28:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8011e2c:	ec43 2b10 	vmov	d0, r2, r3
 8011e30:	b01f      	add	sp, #124	@ 0x7c
 8011e32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e36:	2920      	cmp	r1, #32
 8011e38:	d1ce      	bne.n	8011dd8 <_strtod_l+0x30>
 8011e3a:	3201      	adds	r2, #1
 8011e3c:	e7c1      	b.n	8011dc2 <_strtod_l+0x1a>
 8011e3e:	292d      	cmp	r1, #45	@ 0x2d
 8011e40:	d1ca      	bne.n	8011dd8 <_strtod_l+0x30>
 8011e42:	2101      	movs	r1, #1
 8011e44:	910e      	str	r1, [sp, #56]	@ 0x38
 8011e46:	1c51      	adds	r1, r2, #1
 8011e48:	9119      	str	r1, [sp, #100]	@ 0x64
 8011e4a:	7852      	ldrb	r2, [r2, #1]
 8011e4c:	2a00      	cmp	r2, #0
 8011e4e:	d1c5      	bne.n	8011ddc <_strtod_l+0x34>
 8011e50:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8011e52:	9419      	str	r4, [sp, #100]	@ 0x64
 8011e54:	2b00      	cmp	r3, #0
 8011e56:	f040 8570 	bne.w	801293a <_strtod_l+0xb92>
 8011e5a:	4652      	mov	r2, sl
 8011e5c:	465b      	mov	r3, fp
 8011e5e:	e7e5      	b.n	8011e2c <_strtod_l+0x84>
 8011e60:	2100      	movs	r1, #0
 8011e62:	e7ef      	b.n	8011e44 <_strtod_l+0x9c>
 8011e64:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8011e66:	b13a      	cbz	r2, 8011e78 <_strtod_l+0xd0>
 8011e68:	2135      	movs	r1, #53	@ 0x35
 8011e6a:	a81c      	add	r0, sp, #112	@ 0x70
 8011e6c:	f003 fda8 	bl	80159c0 <__copybits>
 8011e70:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011e72:	9805      	ldr	r0, [sp, #20]
 8011e74:	f003 f97e 	bl	8015174 <_Bfree>
 8011e78:	3e01      	subs	r6, #1
 8011e7a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8011e7c:	2e04      	cmp	r6, #4
 8011e7e:	d806      	bhi.n	8011e8e <_strtod_l+0xe6>
 8011e80:	e8df f006 	tbb	[pc, r6]
 8011e84:	201d0314 	.word	0x201d0314
 8011e88:	14          	.byte	0x14
 8011e89:	00          	.byte	0x00
 8011e8a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8011e8e:	05e1      	lsls	r1, r4, #23
 8011e90:	bf48      	it	mi
 8011e92:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8011e96:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8011e9a:	0d1b      	lsrs	r3, r3, #20
 8011e9c:	051b      	lsls	r3, r3, #20
 8011e9e:	2b00      	cmp	r3, #0
 8011ea0:	d1bb      	bne.n	8011e1a <_strtod_l+0x72>
 8011ea2:	f001 feeb 	bl	8013c7c <__errno>
 8011ea6:	2322      	movs	r3, #34	@ 0x22
 8011ea8:	6003      	str	r3, [r0, #0]
 8011eaa:	e7b6      	b.n	8011e1a <_strtod_l+0x72>
 8011eac:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8011eb0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8011eb4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8011eb8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8011ebc:	e7e7      	b.n	8011e8e <_strtod_l+0xe6>
 8011ebe:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8012040 <_strtod_l+0x298>
 8011ec2:	e7e4      	b.n	8011e8e <_strtod_l+0xe6>
 8011ec4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8011ec8:	f04f 3aff 	mov.w	sl, #4294967295
 8011ecc:	e7df      	b.n	8011e8e <_strtod_l+0xe6>
 8011ece:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011ed0:	1c5a      	adds	r2, r3, #1
 8011ed2:	9219      	str	r2, [sp, #100]	@ 0x64
 8011ed4:	785b      	ldrb	r3, [r3, #1]
 8011ed6:	2b30      	cmp	r3, #48	@ 0x30
 8011ed8:	d0f9      	beq.n	8011ece <_strtod_l+0x126>
 8011eda:	2b00      	cmp	r3, #0
 8011edc:	d09d      	beq.n	8011e1a <_strtod_l+0x72>
 8011ede:	2301      	movs	r3, #1
 8011ee0:	2700      	movs	r7, #0
 8011ee2:	9308      	str	r3, [sp, #32]
 8011ee4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011ee6:	930c      	str	r3, [sp, #48]	@ 0x30
 8011ee8:	970b      	str	r7, [sp, #44]	@ 0x2c
 8011eea:	46b9      	mov	r9, r7
 8011eec:	220a      	movs	r2, #10
 8011eee:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8011ef0:	7805      	ldrb	r5, [r0, #0]
 8011ef2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8011ef6:	b2d9      	uxtb	r1, r3
 8011ef8:	2909      	cmp	r1, #9
 8011efa:	d928      	bls.n	8011f4e <_strtod_l+0x1a6>
 8011efc:	494f      	ldr	r1, [pc, #316]	@ (801203c <_strtod_l+0x294>)
 8011efe:	2201      	movs	r2, #1
 8011f00:	f001 fe0c 	bl	8013b1c <strncmp>
 8011f04:	2800      	cmp	r0, #0
 8011f06:	d032      	beq.n	8011f6e <_strtod_l+0x1c6>
 8011f08:	2000      	movs	r0, #0
 8011f0a:	462a      	mov	r2, r5
 8011f0c:	900a      	str	r0, [sp, #40]	@ 0x28
 8011f0e:	464d      	mov	r5, r9
 8011f10:	4603      	mov	r3, r0
 8011f12:	2a65      	cmp	r2, #101	@ 0x65
 8011f14:	d001      	beq.n	8011f1a <_strtod_l+0x172>
 8011f16:	2a45      	cmp	r2, #69	@ 0x45
 8011f18:	d114      	bne.n	8011f44 <_strtod_l+0x19c>
 8011f1a:	b91d      	cbnz	r5, 8011f24 <_strtod_l+0x17c>
 8011f1c:	9a08      	ldr	r2, [sp, #32]
 8011f1e:	4302      	orrs	r2, r0
 8011f20:	d096      	beq.n	8011e50 <_strtod_l+0xa8>
 8011f22:	2500      	movs	r5, #0
 8011f24:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8011f26:	1c62      	adds	r2, r4, #1
 8011f28:	9219      	str	r2, [sp, #100]	@ 0x64
 8011f2a:	7862      	ldrb	r2, [r4, #1]
 8011f2c:	2a2b      	cmp	r2, #43	@ 0x2b
 8011f2e:	d07a      	beq.n	8012026 <_strtod_l+0x27e>
 8011f30:	2a2d      	cmp	r2, #45	@ 0x2d
 8011f32:	d07e      	beq.n	8012032 <_strtod_l+0x28a>
 8011f34:	f04f 0c00 	mov.w	ip, #0
 8011f38:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8011f3c:	2909      	cmp	r1, #9
 8011f3e:	f240 8085 	bls.w	801204c <_strtod_l+0x2a4>
 8011f42:	9419      	str	r4, [sp, #100]	@ 0x64
 8011f44:	f04f 0800 	mov.w	r8, #0
 8011f48:	e0a5      	b.n	8012096 <_strtod_l+0x2ee>
 8011f4a:	2300      	movs	r3, #0
 8011f4c:	e7c8      	b.n	8011ee0 <_strtod_l+0x138>
 8011f4e:	f1b9 0f08 	cmp.w	r9, #8
 8011f52:	bfd8      	it	le
 8011f54:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8011f56:	f100 0001 	add.w	r0, r0, #1
 8011f5a:	bfda      	itte	le
 8011f5c:	fb02 3301 	mlale	r3, r2, r1, r3
 8011f60:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8011f62:	fb02 3707 	mlagt	r7, r2, r7, r3
 8011f66:	f109 0901 	add.w	r9, r9, #1
 8011f6a:	9019      	str	r0, [sp, #100]	@ 0x64
 8011f6c:	e7bf      	b.n	8011eee <_strtod_l+0x146>
 8011f6e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011f70:	1c5a      	adds	r2, r3, #1
 8011f72:	9219      	str	r2, [sp, #100]	@ 0x64
 8011f74:	785a      	ldrb	r2, [r3, #1]
 8011f76:	f1b9 0f00 	cmp.w	r9, #0
 8011f7a:	d03b      	beq.n	8011ff4 <_strtod_l+0x24c>
 8011f7c:	900a      	str	r0, [sp, #40]	@ 0x28
 8011f7e:	464d      	mov	r5, r9
 8011f80:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8011f84:	2b09      	cmp	r3, #9
 8011f86:	d912      	bls.n	8011fae <_strtod_l+0x206>
 8011f88:	2301      	movs	r3, #1
 8011f8a:	e7c2      	b.n	8011f12 <_strtod_l+0x16a>
 8011f8c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011f8e:	1c5a      	adds	r2, r3, #1
 8011f90:	9219      	str	r2, [sp, #100]	@ 0x64
 8011f92:	785a      	ldrb	r2, [r3, #1]
 8011f94:	3001      	adds	r0, #1
 8011f96:	2a30      	cmp	r2, #48	@ 0x30
 8011f98:	d0f8      	beq.n	8011f8c <_strtod_l+0x1e4>
 8011f9a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8011f9e:	2b08      	cmp	r3, #8
 8011fa0:	f200 84d2 	bhi.w	8012948 <_strtod_l+0xba0>
 8011fa4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011fa6:	900a      	str	r0, [sp, #40]	@ 0x28
 8011fa8:	2000      	movs	r0, #0
 8011faa:	930c      	str	r3, [sp, #48]	@ 0x30
 8011fac:	4605      	mov	r5, r0
 8011fae:	3a30      	subs	r2, #48	@ 0x30
 8011fb0:	f100 0301 	add.w	r3, r0, #1
 8011fb4:	d018      	beq.n	8011fe8 <_strtod_l+0x240>
 8011fb6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8011fb8:	4419      	add	r1, r3
 8011fba:	910a      	str	r1, [sp, #40]	@ 0x28
 8011fbc:	462e      	mov	r6, r5
 8011fbe:	f04f 0e0a 	mov.w	lr, #10
 8011fc2:	1c71      	adds	r1, r6, #1
 8011fc4:	eba1 0c05 	sub.w	ip, r1, r5
 8011fc8:	4563      	cmp	r3, ip
 8011fca:	dc15      	bgt.n	8011ff8 <_strtod_l+0x250>
 8011fcc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8011fd0:	182b      	adds	r3, r5, r0
 8011fd2:	2b08      	cmp	r3, #8
 8011fd4:	f105 0501 	add.w	r5, r5, #1
 8011fd8:	4405      	add	r5, r0
 8011fda:	dc1a      	bgt.n	8012012 <_strtod_l+0x26a>
 8011fdc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011fde:	230a      	movs	r3, #10
 8011fe0:	fb03 2301 	mla	r3, r3, r1, r2
 8011fe4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011fe6:	2300      	movs	r3, #0
 8011fe8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011fea:	1c51      	adds	r1, r2, #1
 8011fec:	9119      	str	r1, [sp, #100]	@ 0x64
 8011fee:	7852      	ldrb	r2, [r2, #1]
 8011ff0:	4618      	mov	r0, r3
 8011ff2:	e7c5      	b.n	8011f80 <_strtod_l+0x1d8>
 8011ff4:	4648      	mov	r0, r9
 8011ff6:	e7ce      	b.n	8011f96 <_strtod_l+0x1ee>
 8011ff8:	2e08      	cmp	r6, #8
 8011ffa:	dc05      	bgt.n	8012008 <_strtod_l+0x260>
 8011ffc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8011ffe:	fb0e f606 	mul.w	r6, lr, r6
 8012002:	960b      	str	r6, [sp, #44]	@ 0x2c
 8012004:	460e      	mov	r6, r1
 8012006:	e7dc      	b.n	8011fc2 <_strtod_l+0x21a>
 8012008:	2910      	cmp	r1, #16
 801200a:	bfd8      	it	le
 801200c:	fb0e f707 	mulle.w	r7, lr, r7
 8012010:	e7f8      	b.n	8012004 <_strtod_l+0x25c>
 8012012:	2b0f      	cmp	r3, #15
 8012014:	bfdc      	itt	le
 8012016:	230a      	movle	r3, #10
 8012018:	fb03 2707 	mlale	r7, r3, r7, r2
 801201c:	e7e3      	b.n	8011fe6 <_strtod_l+0x23e>
 801201e:	2300      	movs	r3, #0
 8012020:	930a      	str	r3, [sp, #40]	@ 0x28
 8012022:	2301      	movs	r3, #1
 8012024:	e77a      	b.n	8011f1c <_strtod_l+0x174>
 8012026:	f04f 0c00 	mov.w	ip, #0
 801202a:	1ca2      	adds	r2, r4, #2
 801202c:	9219      	str	r2, [sp, #100]	@ 0x64
 801202e:	78a2      	ldrb	r2, [r4, #2]
 8012030:	e782      	b.n	8011f38 <_strtod_l+0x190>
 8012032:	f04f 0c01 	mov.w	ip, #1
 8012036:	e7f8      	b.n	801202a <_strtod_l+0x282>
 8012038:	08041b78 	.word	0x08041b78
 801203c:	080419c8 	.word	0x080419c8
 8012040:	7ff00000 	.word	0x7ff00000
 8012044:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8012046:	1c51      	adds	r1, r2, #1
 8012048:	9119      	str	r1, [sp, #100]	@ 0x64
 801204a:	7852      	ldrb	r2, [r2, #1]
 801204c:	2a30      	cmp	r2, #48	@ 0x30
 801204e:	d0f9      	beq.n	8012044 <_strtod_l+0x29c>
 8012050:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8012054:	2908      	cmp	r1, #8
 8012056:	f63f af75 	bhi.w	8011f44 <_strtod_l+0x19c>
 801205a:	3a30      	subs	r2, #48	@ 0x30
 801205c:	9209      	str	r2, [sp, #36]	@ 0x24
 801205e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8012060:	920f      	str	r2, [sp, #60]	@ 0x3c
 8012062:	f04f 080a 	mov.w	r8, #10
 8012066:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8012068:	1c56      	adds	r6, r2, #1
 801206a:	9619      	str	r6, [sp, #100]	@ 0x64
 801206c:	7852      	ldrb	r2, [r2, #1]
 801206e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8012072:	f1be 0f09 	cmp.w	lr, #9
 8012076:	d939      	bls.n	80120ec <_strtod_l+0x344>
 8012078:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801207a:	1a76      	subs	r6, r6, r1
 801207c:	2e08      	cmp	r6, #8
 801207e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8012082:	dc03      	bgt.n	801208c <_strtod_l+0x2e4>
 8012084:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012086:	4588      	cmp	r8, r1
 8012088:	bfa8      	it	ge
 801208a:	4688      	movge	r8, r1
 801208c:	f1bc 0f00 	cmp.w	ip, #0
 8012090:	d001      	beq.n	8012096 <_strtod_l+0x2ee>
 8012092:	f1c8 0800 	rsb	r8, r8, #0
 8012096:	2d00      	cmp	r5, #0
 8012098:	d14e      	bne.n	8012138 <_strtod_l+0x390>
 801209a:	9908      	ldr	r1, [sp, #32]
 801209c:	4308      	orrs	r0, r1
 801209e:	f47f aebc 	bne.w	8011e1a <_strtod_l+0x72>
 80120a2:	2b00      	cmp	r3, #0
 80120a4:	f47f aed4 	bne.w	8011e50 <_strtod_l+0xa8>
 80120a8:	2a69      	cmp	r2, #105	@ 0x69
 80120aa:	d028      	beq.n	80120fe <_strtod_l+0x356>
 80120ac:	dc25      	bgt.n	80120fa <_strtod_l+0x352>
 80120ae:	2a49      	cmp	r2, #73	@ 0x49
 80120b0:	d025      	beq.n	80120fe <_strtod_l+0x356>
 80120b2:	2a4e      	cmp	r2, #78	@ 0x4e
 80120b4:	f47f aecc 	bne.w	8011e50 <_strtod_l+0xa8>
 80120b8:	499a      	ldr	r1, [pc, #616]	@ (8012324 <_strtod_l+0x57c>)
 80120ba:	a819      	add	r0, sp, #100	@ 0x64
 80120bc:	f002 ff58 	bl	8014f70 <__match>
 80120c0:	2800      	cmp	r0, #0
 80120c2:	f43f aec5 	beq.w	8011e50 <_strtod_l+0xa8>
 80120c6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80120c8:	781b      	ldrb	r3, [r3, #0]
 80120ca:	2b28      	cmp	r3, #40	@ 0x28
 80120cc:	d12e      	bne.n	801212c <_strtod_l+0x384>
 80120ce:	4996      	ldr	r1, [pc, #600]	@ (8012328 <_strtod_l+0x580>)
 80120d0:	aa1c      	add	r2, sp, #112	@ 0x70
 80120d2:	a819      	add	r0, sp, #100	@ 0x64
 80120d4:	f002 ff60 	bl	8014f98 <__hexnan>
 80120d8:	2805      	cmp	r0, #5
 80120da:	d127      	bne.n	801212c <_strtod_l+0x384>
 80120dc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80120de:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80120e2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80120e6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80120ea:	e696      	b.n	8011e1a <_strtod_l+0x72>
 80120ec:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80120ee:	fb08 2101 	mla	r1, r8, r1, r2
 80120f2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80120f6:	9209      	str	r2, [sp, #36]	@ 0x24
 80120f8:	e7b5      	b.n	8012066 <_strtod_l+0x2be>
 80120fa:	2a6e      	cmp	r2, #110	@ 0x6e
 80120fc:	e7da      	b.n	80120b4 <_strtod_l+0x30c>
 80120fe:	498b      	ldr	r1, [pc, #556]	@ (801232c <_strtod_l+0x584>)
 8012100:	a819      	add	r0, sp, #100	@ 0x64
 8012102:	f002 ff35 	bl	8014f70 <__match>
 8012106:	2800      	cmp	r0, #0
 8012108:	f43f aea2 	beq.w	8011e50 <_strtod_l+0xa8>
 801210c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801210e:	4988      	ldr	r1, [pc, #544]	@ (8012330 <_strtod_l+0x588>)
 8012110:	3b01      	subs	r3, #1
 8012112:	a819      	add	r0, sp, #100	@ 0x64
 8012114:	9319      	str	r3, [sp, #100]	@ 0x64
 8012116:	f002 ff2b 	bl	8014f70 <__match>
 801211a:	b910      	cbnz	r0, 8012122 <_strtod_l+0x37a>
 801211c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801211e:	3301      	adds	r3, #1
 8012120:	9319      	str	r3, [sp, #100]	@ 0x64
 8012122:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8012340 <_strtod_l+0x598>
 8012126:	f04f 0a00 	mov.w	sl, #0
 801212a:	e676      	b.n	8011e1a <_strtod_l+0x72>
 801212c:	4881      	ldr	r0, [pc, #516]	@ (8012334 <_strtod_l+0x58c>)
 801212e:	f001 fde3 	bl	8013cf8 <nan>
 8012132:	ec5b ab10 	vmov	sl, fp, d0
 8012136:	e670      	b.n	8011e1a <_strtod_l+0x72>
 8012138:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801213a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 801213c:	eba8 0303 	sub.w	r3, r8, r3
 8012140:	f1b9 0f00 	cmp.w	r9, #0
 8012144:	bf08      	it	eq
 8012146:	46a9      	moveq	r9, r5
 8012148:	2d10      	cmp	r5, #16
 801214a:	9309      	str	r3, [sp, #36]	@ 0x24
 801214c:	462c      	mov	r4, r5
 801214e:	bfa8      	it	ge
 8012150:	2410      	movge	r4, #16
 8012152:	f7ee f9f7 	bl	8000544 <__aeabi_ui2d>
 8012156:	2d09      	cmp	r5, #9
 8012158:	4682      	mov	sl, r0
 801215a:	468b      	mov	fp, r1
 801215c:	dc13      	bgt.n	8012186 <_strtod_l+0x3de>
 801215e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012160:	2b00      	cmp	r3, #0
 8012162:	f43f ae5a 	beq.w	8011e1a <_strtod_l+0x72>
 8012166:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012168:	dd78      	ble.n	801225c <_strtod_l+0x4b4>
 801216a:	2b16      	cmp	r3, #22
 801216c:	dc5f      	bgt.n	801222e <_strtod_l+0x486>
 801216e:	4972      	ldr	r1, [pc, #456]	@ (8012338 <_strtod_l+0x590>)
 8012170:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8012174:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012178:	4652      	mov	r2, sl
 801217a:	465b      	mov	r3, fp
 801217c:	f7ee fa5c 	bl	8000638 <__aeabi_dmul>
 8012180:	4682      	mov	sl, r0
 8012182:	468b      	mov	fp, r1
 8012184:	e649      	b.n	8011e1a <_strtod_l+0x72>
 8012186:	4b6c      	ldr	r3, [pc, #432]	@ (8012338 <_strtod_l+0x590>)
 8012188:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801218c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8012190:	f7ee fa52 	bl	8000638 <__aeabi_dmul>
 8012194:	4682      	mov	sl, r0
 8012196:	4638      	mov	r0, r7
 8012198:	468b      	mov	fp, r1
 801219a:	f7ee f9d3 	bl	8000544 <__aeabi_ui2d>
 801219e:	4602      	mov	r2, r0
 80121a0:	460b      	mov	r3, r1
 80121a2:	4650      	mov	r0, sl
 80121a4:	4659      	mov	r1, fp
 80121a6:	f7ee f891 	bl	80002cc <__adddf3>
 80121aa:	2d0f      	cmp	r5, #15
 80121ac:	4682      	mov	sl, r0
 80121ae:	468b      	mov	fp, r1
 80121b0:	ddd5      	ble.n	801215e <_strtod_l+0x3b6>
 80121b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80121b4:	1b2c      	subs	r4, r5, r4
 80121b6:	441c      	add	r4, r3
 80121b8:	2c00      	cmp	r4, #0
 80121ba:	f340 8093 	ble.w	80122e4 <_strtod_l+0x53c>
 80121be:	f014 030f 	ands.w	r3, r4, #15
 80121c2:	d00a      	beq.n	80121da <_strtod_l+0x432>
 80121c4:	495c      	ldr	r1, [pc, #368]	@ (8012338 <_strtod_l+0x590>)
 80121c6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80121ca:	4652      	mov	r2, sl
 80121cc:	465b      	mov	r3, fp
 80121ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80121d2:	f7ee fa31 	bl	8000638 <__aeabi_dmul>
 80121d6:	4682      	mov	sl, r0
 80121d8:	468b      	mov	fp, r1
 80121da:	f034 040f 	bics.w	r4, r4, #15
 80121de:	d073      	beq.n	80122c8 <_strtod_l+0x520>
 80121e0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80121e4:	dd49      	ble.n	801227a <_strtod_l+0x4d2>
 80121e6:	2400      	movs	r4, #0
 80121e8:	46a0      	mov	r8, r4
 80121ea:	940b      	str	r4, [sp, #44]	@ 0x2c
 80121ec:	46a1      	mov	r9, r4
 80121ee:	9a05      	ldr	r2, [sp, #20]
 80121f0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8012340 <_strtod_l+0x598>
 80121f4:	2322      	movs	r3, #34	@ 0x22
 80121f6:	6013      	str	r3, [r2, #0]
 80121f8:	f04f 0a00 	mov.w	sl, #0
 80121fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80121fe:	2b00      	cmp	r3, #0
 8012200:	f43f ae0b 	beq.w	8011e1a <_strtod_l+0x72>
 8012204:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8012206:	9805      	ldr	r0, [sp, #20]
 8012208:	f002 ffb4 	bl	8015174 <_Bfree>
 801220c:	9805      	ldr	r0, [sp, #20]
 801220e:	4649      	mov	r1, r9
 8012210:	f002 ffb0 	bl	8015174 <_Bfree>
 8012214:	9805      	ldr	r0, [sp, #20]
 8012216:	4641      	mov	r1, r8
 8012218:	f002 ffac 	bl	8015174 <_Bfree>
 801221c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801221e:	9805      	ldr	r0, [sp, #20]
 8012220:	f002 ffa8 	bl	8015174 <_Bfree>
 8012224:	9805      	ldr	r0, [sp, #20]
 8012226:	4621      	mov	r1, r4
 8012228:	f002 ffa4 	bl	8015174 <_Bfree>
 801222c:	e5f5      	b.n	8011e1a <_strtod_l+0x72>
 801222e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012230:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8012234:	4293      	cmp	r3, r2
 8012236:	dbbc      	blt.n	80121b2 <_strtod_l+0x40a>
 8012238:	4c3f      	ldr	r4, [pc, #252]	@ (8012338 <_strtod_l+0x590>)
 801223a:	f1c5 050f 	rsb	r5, r5, #15
 801223e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8012242:	4652      	mov	r2, sl
 8012244:	465b      	mov	r3, fp
 8012246:	e9d1 0100 	ldrd	r0, r1, [r1]
 801224a:	f7ee f9f5 	bl	8000638 <__aeabi_dmul>
 801224e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012250:	1b5d      	subs	r5, r3, r5
 8012252:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8012256:	e9d4 2300 	ldrd	r2, r3, [r4]
 801225a:	e78f      	b.n	801217c <_strtod_l+0x3d4>
 801225c:	3316      	adds	r3, #22
 801225e:	dba8      	blt.n	80121b2 <_strtod_l+0x40a>
 8012260:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012262:	eba3 0808 	sub.w	r8, r3, r8
 8012266:	4b34      	ldr	r3, [pc, #208]	@ (8012338 <_strtod_l+0x590>)
 8012268:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 801226c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8012270:	4650      	mov	r0, sl
 8012272:	4659      	mov	r1, fp
 8012274:	f7ee fb0a 	bl	800088c <__aeabi_ddiv>
 8012278:	e782      	b.n	8012180 <_strtod_l+0x3d8>
 801227a:	2300      	movs	r3, #0
 801227c:	4f2f      	ldr	r7, [pc, #188]	@ (801233c <_strtod_l+0x594>)
 801227e:	1124      	asrs	r4, r4, #4
 8012280:	4650      	mov	r0, sl
 8012282:	4659      	mov	r1, fp
 8012284:	461e      	mov	r6, r3
 8012286:	2c01      	cmp	r4, #1
 8012288:	dc21      	bgt.n	80122ce <_strtod_l+0x526>
 801228a:	b10b      	cbz	r3, 8012290 <_strtod_l+0x4e8>
 801228c:	4682      	mov	sl, r0
 801228e:	468b      	mov	fp, r1
 8012290:	492a      	ldr	r1, [pc, #168]	@ (801233c <_strtod_l+0x594>)
 8012292:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8012296:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 801229a:	4652      	mov	r2, sl
 801229c:	465b      	mov	r3, fp
 801229e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80122a2:	f7ee f9c9 	bl	8000638 <__aeabi_dmul>
 80122a6:	4b26      	ldr	r3, [pc, #152]	@ (8012340 <_strtod_l+0x598>)
 80122a8:	460a      	mov	r2, r1
 80122aa:	400b      	ands	r3, r1
 80122ac:	4925      	ldr	r1, [pc, #148]	@ (8012344 <_strtod_l+0x59c>)
 80122ae:	428b      	cmp	r3, r1
 80122b0:	4682      	mov	sl, r0
 80122b2:	d898      	bhi.n	80121e6 <_strtod_l+0x43e>
 80122b4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80122b8:	428b      	cmp	r3, r1
 80122ba:	bf86      	itte	hi
 80122bc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8012348 <_strtod_l+0x5a0>
 80122c0:	f04f 3aff 	movhi.w	sl, #4294967295
 80122c4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80122c8:	2300      	movs	r3, #0
 80122ca:	9308      	str	r3, [sp, #32]
 80122cc:	e076      	b.n	80123bc <_strtod_l+0x614>
 80122ce:	07e2      	lsls	r2, r4, #31
 80122d0:	d504      	bpl.n	80122dc <_strtod_l+0x534>
 80122d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80122d6:	f7ee f9af 	bl	8000638 <__aeabi_dmul>
 80122da:	2301      	movs	r3, #1
 80122dc:	3601      	adds	r6, #1
 80122de:	1064      	asrs	r4, r4, #1
 80122e0:	3708      	adds	r7, #8
 80122e2:	e7d0      	b.n	8012286 <_strtod_l+0x4de>
 80122e4:	d0f0      	beq.n	80122c8 <_strtod_l+0x520>
 80122e6:	4264      	negs	r4, r4
 80122e8:	f014 020f 	ands.w	r2, r4, #15
 80122ec:	d00a      	beq.n	8012304 <_strtod_l+0x55c>
 80122ee:	4b12      	ldr	r3, [pc, #72]	@ (8012338 <_strtod_l+0x590>)
 80122f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80122f4:	4650      	mov	r0, sl
 80122f6:	4659      	mov	r1, fp
 80122f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122fc:	f7ee fac6 	bl	800088c <__aeabi_ddiv>
 8012300:	4682      	mov	sl, r0
 8012302:	468b      	mov	fp, r1
 8012304:	1124      	asrs	r4, r4, #4
 8012306:	d0df      	beq.n	80122c8 <_strtod_l+0x520>
 8012308:	2c1f      	cmp	r4, #31
 801230a:	dd1f      	ble.n	801234c <_strtod_l+0x5a4>
 801230c:	2400      	movs	r4, #0
 801230e:	46a0      	mov	r8, r4
 8012310:	940b      	str	r4, [sp, #44]	@ 0x2c
 8012312:	46a1      	mov	r9, r4
 8012314:	9a05      	ldr	r2, [sp, #20]
 8012316:	2322      	movs	r3, #34	@ 0x22
 8012318:	f04f 0a00 	mov.w	sl, #0
 801231c:	f04f 0b00 	mov.w	fp, #0
 8012320:	6013      	str	r3, [r2, #0]
 8012322:	e76b      	b.n	80121fc <_strtod_l+0x454>
 8012324:	080419d7 	.word	0x080419d7
 8012328:	08041b64 	.word	0x08041b64
 801232c:	080419cf 	.word	0x080419cf
 8012330:	08041a0e 	.word	0x08041a0e
 8012334:	080419c7 	.word	0x080419c7
 8012338:	08041cf0 	.word	0x08041cf0
 801233c:	08041cc8 	.word	0x08041cc8
 8012340:	7ff00000 	.word	0x7ff00000
 8012344:	7ca00000 	.word	0x7ca00000
 8012348:	7fefffff 	.word	0x7fefffff
 801234c:	f014 0310 	ands.w	r3, r4, #16
 8012350:	bf18      	it	ne
 8012352:	236a      	movne	r3, #106	@ 0x6a
 8012354:	4ea9      	ldr	r6, [pc, #676]	@ (80125fc <_strtod_l+0x854>)
 8012356:	9308      	str	r3, [sp, #32]
 8012358:	4650      	mov	r0, sl
 801235a:	4659      	mov	r1, fp
 801235c:	2300      	movs	r3, #0
 801235e:	07e7      	lsls	r7, r4, #31
 8012360:	d504      	bpl.n	801236c <_strtod_l+0x5c4>
 8012362:	e9d6 2300 	ldrd	r2, r3, [r6]
 8012366:	f7ee f967 	bl	8000638 <__aeabi_dmul>
 801236a:	2301      	movs	r3, #1
 801236c:	1064      	asrs	r4, r4, #1
 801236e:	f106 0608 	add.w	r6, r6, #8
 8012372:	d1f4      	bne.n	801235e <_strtod_l+0x5b6>
 8012374:	b10b      	cbz	r3, 801237a <_strtod_l+0x5d2>
 8012376:	4682      	mov	sl, r0
 8012378:	468b      	mov	fp, r1
 801237a:	9b08      	ldr	r3, [sp, #32]
 801237c:	b1b3      	cbz	r3, 80123ac <_strtod_l+0x604>
 801237e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8012382:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8012386:	2b00      	cmp	r3, #0
 8012388:	4659      	mov	r1, fp
 801238a:	dd0f      	ble.n	80123ac <_strtod_l+0x604>
 801238c:	2b1f      	cmp	r3, #31
 801238e:	dd56      	ble.n	801243e <_strtod_l+0x696>
 8012390:	2b34      	cmp	r3, #52	@ 0x34
 8012392:	bfde      	ittt	le
 8012394:	f04f 33ff 	movle.w	r3, #4294967295
 8012398:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 801239c:	4093      	lslle	r3, r2
 801239e:	f04f 0a00 	mov.w	sl, #0
 80123a2:	bfcc      	ite	gt
 80123a4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80123a8:	ea03 0b01 	andle.w	fp, r3, r1
 80123ac:	2200      	movs	r2, #0
 80123ae:	2300      	movs	r3, #0
 80123b0:	4650      	mov	r0, sl
 80123b2:	4659      	mov	r1, fp
 80123b4:	f7ee fba8 	bl	8000b08 <__aeabi_dcmpeq>
 80123b8:	2800      	cmp	r0, #0
 80123ba:	d1a7      	bne.n	801230c <_strtod_l+0x564>
 80123bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80123be:	9300      	str	r3, [sp, #0]
 80123c0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80123c2:	9805      	ldr	r0, [sp, #20]
 80123c4:	462b      	mov	r3, r5
 80123c6:	464a      	mov	r2, r9
 80123c8:	f002 ff3c 	bl	8015244 <__s2b>
 80123cc:	900b      	str	r0, [sp, #44]	@ 0x2c
 80123ce:	2800      	cmp	r0, #0
 80123d0:	f43f af09 	beq.w	80121e6 <_strtod_l+0x43e>
 80123d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80123d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80123d8:	2a00      	cmp	r2, #0
 80123da:	eba3 0308 	sub.w	r3, r3, r8
 80123de:	bfa8      	it	ge
 80123e0:	2300      	movge	r3, #0
 80123e2:	9312      	str	r3, [sp, #72]	@ 0x48
 80123e4:	2400      	movs	r4, #0
 80123e6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80123ea:	9316      	str	r3, [sp, #88]	@ 0x58
 80123ec:	46a0      	mov	r8, r4
 80123ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80123f0:	9805      	ldr	r0, [sp, #20]
 80123f2:	6859      	ldr	r1, [r3, #4]
 80123f4:	f002 fe7e 	bl	80150f4 <_Balloc>
 80123f8:	4681      	mov	r9, r0
 80123fa:	2800      	cmp	r0, #0
 80123fc:	f43f aef7 	beq.w	80121ee <_strtod_l+0x446>
 8012400:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012402:	691a      	ldr	r2, [r3, #16]
 8012404:	3202      	adds	r2, #2
 8012406:	f103 010c 	add.w	r1, r3, #12
 801240a:	0092      	lsls	r2, r2, #2
 801240c:	300c      	adds	r0, #12
 801240e:	f001 fc62 	bl	8013cd6 <memcpy>
 8012412:	ec4b ab10 	vmov	d0, sl, fp
 8012416:	9805      	ldr	r0, [sp, #20]
 8012418:	aa1c      	add	r2, sp, #112	@ 0x70
 801241a:	a91b      	add	r1, sp, #108	@ 0x6c
 801241c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8012420:	f003 fa44 	bl	80158ac <__d2b>
 8012424:	901a      	str	r0, [sp, #104]	@ 0x68
 8012426:	2800      	cmp	r0, #0
 8012428:	f43f aee1 	beq.w	80121ee <_strtod_l+0x446>
 801242c:	9805      	ldr	r0, [sp, #20]
 801242e:	2101      	movs	r1, #1
 8012430:	f002 ff9e 	bl	8015370 <__i2b>
 8012434:	4680      	mov	r8, r0
 8012436:	b948      	cbnz	r0, 801244c <_strtod_l+0x6a4>
 8012438:	f04f 0800 	mov.w	r8, #0
 801243c:	e6d7      	b.n	80121ee <_strtod_l+0x446>
 801243e:	f04f 32ff 	mov.w	r2, #4294967295
 8012442:	fa02 f303 	lsl.w	r3, r2, r3
 8012446:	ea03 0a0a 	and.w	sl, r3, sl
 801244a:	e7af      	b.n	80123ac <_strtod_l+0x604>
 801244c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 801244e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8012450:	2d00      	cmp	r5, #0
 8012452:	bfab      	itete	ge
 8012454:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8012456:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8012458:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 801245a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 801245c:	bfac      	ite	ge
 801245e:	18ef      	addge	r7, r5, r3
 8012460:	1b5e      	sublt	r6, r3, r5
 8012462:	9b08      	ldr	r3, [sp, #32]
 8012464:	1aed      	subs	r5, r5, r3
 8012466:	4415      	add	r5, r2
 8012468:	4b65      	ldr	r3, [pc, #404]	@ (8012600 <_strtod_l+0x858>)
 801246a:	3d01      	subs	r5, #1
 801246c:	429d      	cmp	r5, r3
 801246e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8012472:	da50      	bge.n	8012516 <_strtod_l+0x76e>
 8012474:	1b5b      	subs	r3, r3, r5
 8012476:	2b1f      	cmp	r3, #31
 8012478:	eba2 0203 	sub.w	r2, r2, r3
 801247c:	f04f 0101 	mov.w	r1, #1
 8012480:	dc3d      	bgt.n	80124fe <_strtod_l+0x756>
 8012482:	fa01 f303 	lsl.w	r3, r1, r3
 8012486:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012488:	2300      	movs	r3, #0
 801248a:	9310      	str	r3, [sp, #64]	@ 0x40
 801248c:	18bd      	adds	r5, r7, r2
 801248e:	9b08      	ldr	r3, [sp, #32]
 8012490:	42af      	cmp	r7, r5
 8012492:	4416      	add	r6, r2
 8012494:	441e      	add	r6, r3
 8012496:	463b      	mov	r3, r7
 8012498:	bfa8      	it	ge
 801249a:	462b      	movge	r3, r5
 801249c:	42b3      	cmp	r3, r6
 801249e:	bfa8      	it	ge
 80124a0:	4633      	movge	r3, r6
 80124a2:	2b00      	cmp	r3, #0
 80124a4:	bfc2      	ittt	gt
 80124a6:	1aed      	subgt	r5, r5, r3
 80124a8:	1af6      	subgt	r6, r6, r3
 80124aa:	1aff      	subgt	r7, r7, r3
 80124ac:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80124ae:	2b00      	cmp	r3, #0
 80124b0:	dd16      	ble.n	80124e0 <_strtod_l+0x738>
 80124b2:	4641      	mov	r1, r8
 80124b4:	9805      	ldr	r0, [sp, #20]
 80124b6:	461a      	mov	r2, r3
 80124b8:	f003 f812 	bl	80154e0 <__pow5mult>
 80124bc:	4680      	mov	r8, r0
 80124be:	2800      	cmp	r0, #0
 80124c0:	d0ba      	beq.n	8012438 <_strtod_l+0x690>
 80124c2:	4601      	mov	r1, r0
 80124c4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80124c6:	9805      	ldr	r0, [sp, #20]
 80124c8:	f002 ff68 	bl	801539c <__multiply>
 80124cc:	900a      	str	r0, [sp, #40]	@ 0x28
 80124ce:	2800      	cmp	r0, #0
 80124d0:	f43f ae8d 	beq.w	80121ee <_strtod_l+0x446>
 80124d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80124d6:	9805      	ldr	r0, [sp, #20]
 80124d8:	f002 fe4c 	bl	8015174 <_Bfree>
 80124dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80124de:	931a      	str	r3, [sp, #104]	@ 0x68
 80124e0:	2d00      	cmp	r5, #0
 80124e2:	dc1d      	bgt.n	8012520 <_strtod_l+0x778>
 80124e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80124e6:	2b00      	cmp	r3, #0
 80124e8:	dd23      	ble.n	8012532 <_strtod_l+0x78a>
 80124ea:	4649      	mov	r1, r9
 80124ec:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80124ee:	9805      	ldr	r0, [sp, #20]
 80124f0:	f002 fff6 	bl	80154e0 <__pow5mult>
 80124f4:	4681      	mov	r9, r0
 80124f6:	b9e0      	cbnz	r0, 8012532 <_strtod_l+0x78a>
 80124f8:	f04f 0900 	mov.w	r9, #0
 80124fc:	e677      	b.n	80121ee <_strtod_l+0x446>
 80124fe:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8012502:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8012506:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 801250a:	35e2      	adds	r5, #226	@ 0xe2
 801250c:	fa01 f305 	lsl.w	r3, r1, r5
 8012510:	9310      	str	r3, [sp, #64]	@ 0x40
 8012512:	9113      	str	r1, [sp, #76]	@ 0x4c
 8012514:	e7ba      	b.n	801248c <_strtod_l+0x6e4>
 8012516:	2300      	movs	r3, #0
 8012518:	9310      	str	r3, [sp, #64]	@ 0x40
 801251a:	2301      	movs	r3, #1
 801251c:	9313      	str	r3, [sp, #76]	@ 0x4c
 801251e:	e7b5      	b.n	801248c <_strtod_l+0x6e4>
 8012520:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8012522:	9805      	ldr	r0, [sp, #20]
 8012524:	462a      	mov	r2, r5
 8012526:	f003 f835 	bl	8015594 <__lshift>
 801252a:	901a      	str	r0, [sp, #104]	@ 0x68
 801252c:	2800      	cmp	r0, #0
 801252e:	d1d9      	bne.n	80124e4 <_strtod_l+0x73c>
 8012530:	e65d      	b.n	80121ee <_strtod_l+0x446>
 8012532:	2e00      	cmp	r6, #0
 8012534:	dd07      	ble.n	8012546 <_strtod_l+0x79e>
 8012536:	4649      	mov	r1, r9
 8012538:	9805      	ldr	r0, [sp, #20]
 801253a:	4632      	mov	r2, r6
 801253c:	f003 f82a 	bl	8015594 <__lshift>
 8012540:	4681      	mov	r9, r0
 8012542:	2800      	cmp	r0, #0
 8012544:	d0d8      	beq.n	80124f8 <_strtod_l+0x750>
 8012546:	2f00      	cmp	r7, #0
 8012548:	dd08      	ble.n	801255c <_strtod_l+0x7b4>
 801254a:	4641      	mov	r1, r8
 801254c:	9805      	ldr	r0, [sp, #20]
 801254e:	463a      	mov	r2, r7
 8012550:	f003 f820 	bl	8015594 <__lshift>
 8012554:	4680      	mov	r8, r0
 8012556:	2800      	cmp	r0, #0
 8012558:	f43f ae49 	beq.w	80121ee <_strtod_l+0x446>
 801255c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801255e:	9805      	ldr	r0, [sp, #20]
 8012560:	464a      	mov	r2, r9
 8012562:	f003 f89f 	bl	80156a4 <__mdiff>
 8012566:	4604      	mov	r4, r0
 8012568:	2800      	cmp	r0, #0
 801256a:	f43f ae40 	beq.w	80121ee <_strtod_l+0x446>
 801256e:	68c3      	ldr	r3, [r0, #12]
 8012570:	930f      	str	r3, [sp, #60]	@ 0x3c
 8012572:	2300      	movs	r3, #0
 8012574:	60c3      	str	r3, [r0, #12]
 8012576:	4641      	mov	r1, r8
 8012578:	f003 f878 	bl	801566c <__mcmp>
 801257c:	2800      	cmp	r0, #0
 801257e:	da45      	bge.n	801260c <_strtod_l+0x864>
 8012580:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012582:	ea53 030a 	orrs.w	r3, r3, sl
 8012586:	d16b      	bne.n	8012660 <_strtod_l+0x8b8>
 8012588:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801258c:	2b00      	cmp	r3, #0
 801258e:	d167      	bne.n	8012660 <_strtod_l+0x8b8>
 8012590:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8012594:	0d1b      	lsrs	r3, r3, #20
 8012596:	051b      	lsls	r3, r3, #20
 8012598:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801259c:	d960      	bls.n	8012660 <_strtod_l+0x8b8>
 801259e:	6963      	ldr	r3, [r4, #20]
 80125a0:	b913      	cbnz	r3, 80125a8 <_strtod_l+0x800>
 80125a2:	6923      	ldr	r3, [r4, #16]
 80125a4:	2b01      	cmp	r3, #1
 80125a6:	dd5b      	ble.n	8012660 <_strtod_l+0x8b8>
 80125a8:	4621      	mov	r1, r4
 80125aa:	2201      	movs	r2, #1
 80125ac:	9805      	ldr	r0, [sp, #20]
 80125ae:	f002 fff1 	bl	8015594 <__lshift>
 80125b2:	4641      	mov	r1, r8
 80125b4:	4604      	mov	r4, r0
 80125b6:	f003 f859 	bl	801566c <__mcmp>
 80125ba:	2800      	cmp	r0, #0
 80125bc:	dd50      	ble.n	8012660 <_strtod_l+0x8b8>
 80125be:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80125c2:	9a08      	ldr	r2, [sp, #32]
 80125c4:	0d1b      	lsrs	r3, r3, #20
 80125c6:	051b      	lsls	r3, r3, #20
 80125c8:	2a00      	cmp	r2, #0
 80125ca:	d06a      	beq.n	80126a2 <_strtod_l+0x8fa>
 80125cc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80125d0:	d867      	bhi.n	80126a2 <_strtod_l+0x8fa>
 80125d2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80125d6:	f67f ae9d 	bls.w	8012314 <_strtod_l+0x56c>
 80125da:	4b0a      	ldr	r3, [pc, #40]	@ (8012604 <_strtod_l+0x85c>)
 80125dc:	4650      	mov	r0, sl
 80125de:	4659      	mov	r1, fp
 80125e0:	2200      	movs	r2, #0
 80125e2:	f7ee f829 	bl	8000638 <__aeabi_dmul>
 80125e6:	4b08      	ldr	r3, [pc, #32]	@ (8012608 <_strtod_l+0x860>)
 80125e8:	400b      	ands	r3, r1
 80125ea:	4682      	mov	sl, r0
 80125ec:	468b      	mov	fp, r1
 80125ee:	2b00      	cmp	r3, #0
 80125f0:	f47f ae08 	bne.w	8012204 <_strtod_l+0x45c>
 80125f4:	9a05      	ldr	r2, [sp, #20]
 80125f6:	2322      	movs	r3, #34	@ 0x22
 80125f8:	6013      	str	r3, [r2, #0]
 80125fa:	e603      	b.n	8012204 <_strtod_l+0x45c>
 80125fc:	08041b90 	.word	0x08041b90
 8012600:	fffffc02 	.word	0xfffffc02
 8012604:	39500000 	.word	0x39500000
 8012608:	7ff00000 	.word	0x7ff00000
 801260c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8012610:	d165      	bne.n	80126de <_strtod_l+0x936>
 8012612:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8012614:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012618:	b35a      	cbz	r2, 8012672 <_strtod_l+0x8ca>
 801261a:	4a9f      	ldr	r2, [pc, #636]	@ (8012898 <_strtod_l+0xaf0>)
 801261c:	4293      	cmp	r3, r2
 801261e:	d12b      	bne.n	8012678 <_strtod_l+0x8d0>
 8012620:	9b08      	ldr	r3, [sp, #32]
 8012622:	4651      	mov	r1, sl
 8012624:	b303      	cbz	r3, 8012668 <_strtod_l+0x8c0>
 8012626:	4b9d      	ldr	r3, [pc, #628]	@ (801289c <_strtod_l+0xaf4>)
 8012628:	465a      	mov	r2, fp
 801262a:	4013      	ands	r3, r2
 801262c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8012630:	f04f 32ff 	mov.w	r2, #4294967295
 8012634:	d81b      	bhi.n	801266e <_strtod_l+0x8c6>
 8012636:	0d1b      	lsrs	r3, r3, #20
 8012638:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801263c:	fa02 f303 	lsl.w	r3, r2, r3
 8012640:	4299      	cmp	r1, r3
 8012642:	d119      	bne.n	8012678 <_strtod_l+0x8d0>
 8012644:	4b96      	ldr	r3, [pc, #600]	@ (80128a0 <_strtod_l+0xaf8>)
 8012646:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012648:	429a      	cmp	r2, r3
 801264a:	d102      	bne.n	8012652 <_strtod_l+0x8aa>
 801264c:	3101      	adds	r1, #1
 801264e:	f43f adce 	beq.w	80121ee <_strtod_l+0x446>
 8012652:	4b92      	ldr	r3, [pc, #584]	@ (801289c <_strtod_l+0xaf4>)
 8012654:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012656:	401a      	ands	r2, r3
 8012658:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 801265c:	f04f 0a00 	mov.w	sl, #0
 8012660:	9b08      	ldr	r3, [sp, #32]
 8012662:	2b00      	cmp	r3, #0
 8012664:	d1b9      	bne.n	80125da <_strtod_l+0x832>
 8012666:	e5cd      	b.n	8012204 <_strtod_l+0x45c>
 8012668:	f04f 33ff 	mov.w	r3, #4294967295
 801266c:	e7e8      	b.n	8012640 <_strtod_l+0x898>
 801266e:	4613      	mov	r3, r2
 8012670:	e7e6      	b.n	8012640 <_strtod_l+0x898>
 8012672:	ea53 030a 	orrs.w	r3, r3, sl
 8012676:	d0a2      	beq.n	80125be <_strtod_l+0x816>
 8012678:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801267a:	b1db      	cbz	r3, 80126b4 <_strtod_l+0x90c>
 801267c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801267e:	4213      	tst	r3, r2
 8012680:	d0ee      	beq.n	8012660 <_strtod_l+0x8b8>
 8012682:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012684:	9a08      	ldr	r2, [sp, #32]
 8012686:	4650      	mov	r0, sl
 8012688:	4659      	mov	r1, fp
 801268a:	b1bb      	cbz	r3, 80126bc <_strtod_l+0x914>
 801268c:	f7ff fb6e 	bl	8011d6c <sulp>
 8012690:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012694:	ec53 2b10 	vmov	r2, r3, d0
 8012698:	f7ed fe18 	bl	80002cc <__adddf3>
 801269c:	4682      	mov	sl, r0
 801269e:	468b      	mov	fp, r1
 80126a0:	e7de      	b.n	8012660 <_strtod_l+0x8b8>
 80126a2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80126a6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80126aa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80126ae:	f04f 3aff 	mov.w	sl, #4294967295
 80126b2:	e7d5      	b.n	8012660 <_strtod_l+0x8b8>
 80126b4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80126b6:	ea13 0f0a 	tst.w	r3, sl
 80126ba:	e7e1      	b.n	8012680 <_strtod_l+0x8d8>
 80126bc:	f7ff fb56 	bl	8011d6c <sulp>
 80126c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80126c4:	ec53 2b10 	vmov	r2, r3, d0
 80126c8:	f7ed fdfe 	bl	80002c8 <__aeabi_dsub>
 80126cc:	2200      	movs	r2, #0
 80126ce:	2300      	movs	r3, #0
 80126d0:	4682      	mov	sl, r0
 80126d2:	468b      	mov	fp, r1
 80126d4:	f7ee fa18 	bl	8000b08 <__aeabi_dcmpeq>
 80126d8:	2800      	cmp	r0, #0
 80126da:	d0c1      	beq.n	8012660 <_strtod_l+0x8b8>
 80126dc:	e61a      	b.n	8012314 <_strtod_l+0x56c>
 80126de:	4641      	mov	r1, r8
 80126e0:	4620      	mov	r0, r4
 80126e2:	f003 f93b 	bl	801595c <__ratio>
 80126e6:	ec57 6b10 	vmov	r6, r7, d0
 80126ea:	2200      	movs	r2, #0
 80126ec:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80126f0:	4630      	mov	r0, r6
 80126f2:	4639      	mov	r1, r7
 80126f4:	f7ee fa1c 	bl	8000b30 <__aeabi_dcmple>
 80126f8:	2800      	cmp	r0, #0
 80126fa:	d06f      	beq.n	80127dc <_strtod_l+0xa34>
 80126fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80126fe:	2b00      	cmp	r3, #0
 8012700:	d17a      	bne.n	80127f8 <_strtod_l+0xa50>
 8012702:	f1ba 0f00 	cmp.w	sl, #0
 8012706:	d158      	bne.n	80127ba <_strtod_l+0xa12>
 8012708:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801270a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801270e:	2b00      	cmp	r3, #0
 8012710:	d15a      	bne.n	80127c8 <_strtod_l+0xa20>
 8012712:	4b64      	ldr	r3, [pc, #400]	@ (80128a4 <_strtod_l+0xafc>)
 8012714:	2200      	movs	r2, #0
 8012716:	4630      	mov	r0, r6
 8012718:	4639      	mov	r1, r7
 801271a:	f7ee f9ff 	bl	8000b1c <__aeabi_dcmplt>
 801271e:	2800      	cmp	r0, #0
 8012720:	d159      	bne.n	80127d6 <_strtod_l+0xa2e>
 8012722:	4630      	mov	r0, r6
 8012724:	4639      	mov	r1, r7
 8012726:	4b60      	ldr	r3, [pc, #384]	@ (80128a8 <_strtod_l+0xb00>)
 8012728:	2200      	movs	r2, #0
 801272a:	f7ed ff85 	bl	8000638 <__aeabi_dmul>
 801272e:	4606      	mov	r6, r0
 8012730:	460f      	mov	r7, r1
 8012732:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8012736:	9606      	str	r6, [sp, #24]
 8012738:	9307      	str	r3, [sp, #28]
 801273a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801273e:	4d57      	ldr	r5, [pc, #348]	@ (801289c <_strtod_l+0xaf4>)
 8012740:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8012744:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012746:	401d      	ands	r5, r3
 8012748:	4b58      	ldr	r3, [pc, #352]	@ (80128ac <_strtod_l+0xb04>)
 801274a:	429d      	cmp	r5, r3
 801274c:	f040 80b2 	bne.w	80128b4 <_strtod_l+0xb0c>
 8012750:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012752:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8012756:	ec4b ab10 	vmov	d0, sl, fp
 801275a:	f003 f837 	bl	80157cc <__ulp>
 801275e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012762:	ec51 0b10 	vmov	r0, r1, d0
 8012766:	f7ed ff67 	bl	8000638 <__aeabi_dmul>
 801276a:	4652      	mov	r2, sl
 801276c:	465b      	mov	r3, fp
 801276e:	f7ed fdad 	bl	80002cc <__adddf3>
 8012772:	460b      	mov	r3, r1
 8012774:	4949      	ldr	r1, [pc, #292]	@ (801289c <_strtod_l+0xaf4>)
 8012776:	4a4e      	ldr	r2, [pc, #312]	@ (80128b0 <_strtod_l+0xb08>)
 8012778:	4019      	ands	r1, r3
 801277a:	4291      	cmp	r1, r2
 801277c:	4682      	mov	sl, r0
 801277e:	d942      	bls.n	8012806 <_strtod_l+0xa5e>
 8012780:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012782:	4b47      	ldr	r3, [pc, #284]	@ (80128a0 <_strtod_l+0xaf8>)
 8012784:	429a      	cmp	r2, r3
 8012786:	d103      	bne.n	8012790 <_strtod_l+0x9e8>
 8012788:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801278a:	3301      	adds	r3, #1
 801278c:	f43f ad2f 	beq.w	80121ee <_strtod_l+0x446>
 8012790:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80128a0 <_strtod_l+0xaf8>
 8012794:	f04f 3aff 	mov.w	sl, #4294967295
 8012798:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801279a:	9805      	ldr	r0, [sp, #20]
 801279c:	f002 fcea 	bl	8015174 <_Bfree>
 80127a0:	9805      	ldr	r0, [sp, #20]
 80127a2:	4649      	mov	r1, r9
 80127a4:	f002 fce6 	bl	8015174 <_Bfree>
 80127a8:	9805      	ldr	r0, [sp, #20]
 80127aa:	4641      	mov	r1, r8
 80127ac:	f002 fce2 	bl	8015174 <_Bfree>
 80127b0:	9805      	ldr	r0, [sp, #20]
 80127b2:	4621      	mov	r1, r4
 80127b4:	f002 fcde 	bl	8015174 <_Bfree>
 80127b8:	e619      	b.n	80123ee <_strtod_l+0x646>
 80127ba:	f1ba 0f01 	cmp.w	sl, #1
 80127be:	d103      	bne.n	80127c8 <_strtod_l+0xa20>
 80127c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80127c2:	2b00      	cmp	r3, #0
 80127c4:	f43f ada6 	beq.w	8012314 <_strtod_l+0x56c>
 80127c8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8012878 <_strtod_l+0xad0>
 80127cc:	4f35      	ldr	r7, [pc, #212]	@ (80128a4 <_strtod_l+0xafc>)
 80127ce:	ed8d 7b06 	vstr	d7, [sp, #24]
 80127d2:	2600      	movs	r6, #0
 80127d4:	e7b1      	b.n	801273a <_strtod_l+0x992>
 80127d6:	4f34      	ldr	r7, [pc, #208]	@ (80128a8 <_strtod_l+0xb00>)
 80127d8:	2600      	movs	r6, #0
 80127da:	e7aa      	b.n	8012732 <_strtod_l+0x98a>
 80127dc:	4b32      	ldr	r3, [pc, #200]	@ (80128a8 <_strtod_l+0xb00>)
 80127de:	4630      	mov	r0, r6
 80127e0:	4639      	mov	r1, r7
 80127e2:	2200      	movs	r2, #0
 80127e4:	f7ed ff28 	bl	8000638 <__aeabi_dmul>
 80127e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80127ea:	4606      	mov	r6, r0
 80127ec:	460f      	mov	r7, r1
 80127ee:	2b00      	cmp	r3, #0
 80127f0:	d09f      	beq.n	8012732 <_strtod_l+0x98a>
 80127f2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80127f6:	e7a0      	b.n	801273a <_strtod_l+0x992>
 80127f8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8012880 <_strtod_l+0xad8>
 80127fc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8012800:	ec57 6b17 	vmov	r6, r7, d7
 8012804:	e799      	b.n	801273a <_strtod_l+0x992>
 8012806:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801280a:	9b08      	ldr	r3, [sp, #32]
 801280c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8012810:	2b00      	cmp	r3, #0
 8012812:	d1c1      	bne.n	8012798 <_strtod_l+0x9f0>
 8012814:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8012818:	0d1b      	lsrs	r3, r3, #20
 801281a:	051b      	lsls	r3, r3, #20
 801281c:	429d      	cmp	r5, r3
 801281e:	d1bb      	bne.n	8012798 <_strtod_l+0x9f0>
 8012820:	4630      	mov	r0, r6
 8012822:	4639      	mov	r1, r7
 8012824:	f7ee fa68 	bl	8000cf8 <__aeabi_d2lz>
 8012828:	f7ed fed8 	bl	80005dc <__aeabi_l2d>
 801282c:	4602      	mov	r2, r0
 801282e:	460b      	mov	r3, r1
 8012830:	4630      	mov	r0, r6
 8012832:	4639      	mov	r1, r7
 8012834:	f7ed fd48 	bl	80002c8 <__aeabi_dsub>
 8012838:	460b      	mov	r3, r1
 801283a:	4602      	mov	r2, r0
 801283c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8012840:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8012844:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012846:	ea46 060a 	orr.w	r6, r6, sl
 801284a:	431e      	orrs	r6, r3
 801284c:	d06f      	beq.n	801292e <_strtod_l+0xb86>
 801284e:	a30e      	add	r3, pc, #56	@ (adr r3, 8012888 <_strtod_l+0xae0>)
 8012850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012854:	f7ee f962 	bl	8000b1c <__aeabi_dcmplt>
 8012858:	2800      	cmp	r0, #0
 801285a:	f47f acd3 	bne.w	8012204 <_strtod_l+0x45c>
 801285e:	a30c      	add	r3, pc, #48	@ (adr r3, 8012890 <_strtod_l+0xae8>)
 8012860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012864:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012868:	f7ee f976 	bl	8000b58 <__aeabi_dcmpgt>
 801286c:	2800      	cmp	r0, #0
 801286e:	d093      	beq.n	8012798 <_strtod_l+0x9f0>
 8012870:	e4c8      	b.n	8012204 <_strtod_l+0x45c>
 8012872:	bf00      	nop
 8012874:	f3af 8000 	nop.w
 8012878:	00000000 	.word	0x00000000
 801287c:	bff00000 	.word	0xbff00000
 8012880:	00000000 	.word	0x00000000
 8012884:	3ff00000 	.word	0x3ff00000
 8012888:	94a03595 	.word	0x94a03595
 801288c:	3fdfffff 	.word	0x3fdfffff
 8012890:	35afe535 	.word	0x35afe535
 8012894:	3fe00000 	.word	0x3fe00000
 8012898:	000fffff 	.word	0x000fffff
 801289c:	7ff00000 	.word	0x7ff00000
 80128a0:	7fefffff 	.word	0x7fefffff
 80128a4:	3ff00000 	.word	0x3ff00000
 80128a8:	3fe00000 	.word	0x3fe00000
 80128ac:	7fe00000 	.word	0x7fe00000
 80128b0:	7c9fffff 	.word	0x7c9fffff
 80128b4:	9b08      	ldr	r3, [sp, #32]
 80128b6:	b323      	cbz	r3, 8012902 <_strtod_l+0xb5a>
 80128b8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80128bc:	d821      	bhi.n	8012902 <_strtod_l+0xb5a>
 80128be:	a328      	add	r3, pc, #160	@ (adr r3, 8012960 <_strtod_l+0xbb8>)
 80128c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128c4:	4630      	mov	r0, r6
 80128c6:	4639      	mov	r1, r7
 80128c8:	f7ee f932 	bl	8000b30 <__aeabi_dcmple>
 80128cc:	b1a0      	cbz	r0, 80128f8 <_strtod_l+0xb50>
 80128ce:	4639      	mov	r1, r7
 80128d0:	4630      	mov	r0, r6
 80128d2:	f7ee f989 	bl	8000be8 <__aeabi_d2uiz>
 80128d6:	2801      	cmp	r0, #1
 80128d8:	bf38      	it	cc
 80128da:	2001      	movcc	r0, #1
 80128dc:	f7ed fe32 	bl	8000544 <__aeabi_ui2d>
 80128e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80128e2:	4606      	mov	r6, r0
 80128e4:	460f      	mov	r7, r1
 80128e6:	b9fb      	cbnz	r3, 8012928 <_strtod_l+0xb80>
 80128e8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80128ec:	9014      	str	r0, [sp, #80]	@ 0x50
 80128ee:	9315      	str	r3, [sp, #84]	@ 0x54
 80128f0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80128f4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80128f8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80128fa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80128fe:	1b5b      	subs	r3, r3, r5
 8012900:	9311      	str	r3, [sp, #68]	@ 0x44
 8012902:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8012906:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 801290a:	f002 ff5f 	bl	80157cc <__ulp>
 801290e:	4650      	mov	r0, sl
 8012910:	ec53 2b10 	vmov	r2, r3, d0
 8012914:	4659      	mov	r1, fp
 8012916:	f7ed fe8f 	bl	8000638 <__aeabi_dmul>
 801291a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801291e:	f7ed fcd5 	bl	80002cc <__adddf3>
 8012922:	4682      	mov	sl, r0
 8012924:	468b      	mov	fp, r1
 8012926:	e770      	b.n	801280a <_strtod_l+0xa62>
 8012928:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 801292c:	e7e0      	b.n	80128f0 <_strtod_l+0xb48>
 801292e:	a30e      	add	r3, pc, #56	@ (adr r3, 8012968 <_strtod_l+0xbc0>)
 8012930:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012934:	f7ee f8f2 	bl	8000b1c <__aeabi_dcmplt>
 8012938:	e798      	b.n	801286c <_strtod_l+0xac4>
 801293a:	2300      	movs	r3, #0
 801293c:	930e      	str	r3, [sp, #56]	@ 0x38
 801293e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8012940:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012942:	6013      	str	r3, [r2, #0]
 8012944:	f7ff ba6d 	b.w	8011e22 <_strtod_l+0x7a>
 8012948:	2a65      	cmp	r2, #101	@ 0x65
 801294a:	f43f ab68 	beq.w	801201e <_strtod_l+0x276>
 801294e:	2a45      	cmp	r2, #69	@ 0x45
 8012950:	f43f ab65 	beq.w	801201e <_strtod_l+0x276>
 8012954:	2301      	movs	r3, #1
 8012956:	f7ff bba0 	b.w	801209a <_strtod_l+0x2f2>
 801295a:	bf00      	nop
 801295c:	f3af 8000 	nop.w
 8012960:	ffc00000 	.word	0xffc00000
 8012964:	41dfffff 	.word	0x41dfffff
 8012968:	94a03595 	.word	0x94a03595
 801296c:	3fcfffff 	.word	0x3fcfffff

08012970 <_strtod_r>:
 8012970:	4b01      	ldr	r3, [pc, #4]	@ (8012978 <_strtod_r+0x8>)
 8012972:	f7ff ba19 	b.w	8011da8 <_strtod_l>
 8012976:	bf00      	nop
 8012978:	20000020 	.word	0x20000020

0801297c <_strtol_l.isra.0>:
 801297c:	2b24      	cmp	r3, #36	@ 0x24
 801297e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012982:	4686      	mov	lr, r0
 8012984:	4690      	mov	r8, r2
 8012986:	d801      	bhi.n	801298c <_strtol_l.isra.0+0x10>
 8012988:	2b01      	cmp	r3, #1
 801298a:	d106      	bne.n	801299a <_strtol_l.isra.0+0x1e>
 801298c:	f001 f976 	bl	8013c7c <__errno>
 8012990:	2316      	movs	r3, #22
 8012992:	6003      	str	r3, [r0, #0]
 8012994:	2000      	movs	r0, #0
 8012996:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801299a:	4834      	ldr	r0, [pc, #208]	@ (8012a6c <_strtol_l.isra.0+0xf0>)
 801299c:	460d      	mov	r5, r1
 801299e:	462a      	mov	r2, r5
 80129a0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80129a4:	5d06      	ldrb	r6, [r0, r4]
 80129a6:	f016 0608 	ands.w	r6, r6, #8
 80129aa:	d1f8      	bne.n	801299e <_strtol_l.isra.0+0x22>
 80129ac:	2c2d      	cmp	r4, #45	@ 0x2d
 80129ae:	d110      	bne.n	80129d2 <_strtol_l.isra.0+0x56>
 80129b0:	782c      	ldrb	r4, [r5, #0]
 80129b2:	2601      	movs	r6, #1
 80129b4:	1c95      	adds	r5, r2, #2
 80129b6:	f033 0210 	bics.w	r2, r3, #16
 80129ba:	d115      	bne.n	80129e8 <_strtol_l.isra.0+0x6c>
 80129bc:	2c30      	cmp	r4, #48	@ 0x30
 80129be:	d10d      	bne.n	80129dc <_strtol_l.isra.0+0x60>
 80129c0:	782a      	ldrb	r2, [r5, #0]
 80129c2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80129c6:	2a58      	cmp	r2, #88	@ 0x58
 80129c8:	d108      	bne.n	80129dc <_strtol_l.isra.0+0x60>
 80129ca:	786c      	ldrb	r4, [r5, #1]
 80129cc:	3502      	adds	r5, #2
 80129ce:	2310      	movs	r3, #16
 80129d0:	e00a      	b.n	80129e8 <_strtol_l.isra.0+0x6c>
 80129d2:	2c2b      	cmp	r4, #43	@ 0x2b
 80129d4:	bf04      	itt	eq
 80129d6:	782c      	ldrbeq	r4, [r5, #0]
 80129d8:	1c95      	addeq	r5, r2, #2
 80129da:	e7ec      	b.n	80129b6 <_strtol_l.isra.0+0x3a>
 80129dc:	2b00      	cmp	r3, #0
 80129de:	d1f6      	bne.n	80129ce <_strtol_l.isra.0+0x52>
 80129e0:	2c30      	cmp	r4, #48	@ 0x30
 80129e2:	bf14      	ite	ne
 80129e4:	230a      	movne	r3, #10
 80129e6:	2308      	moveq	r3, #8
 80129e8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80129ec:	f10c 3cff 	add.w	ip, ip, #4294967295
 80129f0:	2200      	movs	r2, #0
 80129f2:	fbbc f9f3 	udiv	r9, ip, r3
 80129f6:	4610      	mov	r0, r2
 80129f8:	fb03 ca19 	mls	sl, r3, r9, ip
 80129fc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8012a00:	2f09      	cmp	r7, #9
 8012a02:	d80f      	bhi.n	8012a24 <_strtol_l.isra.0+0xa8>
 8012a04:	463c      	mov	r4, r7
 8012a06:	42a3      	cmp	r3, r4
 8012a08:	dd1b      	ble.n	8012a42 <_strtol_l.isra.0+0xc6>
 8012a0a:	1c57      	adds	r7, r2, #1
 8012a0c:	d007      	beq.n	8012a1e <_strtol_l.isra.0+0xa2>
 8012a0e:	4581      	cmp	r9, r0
 8012a10:	d314      	bcc.n	8012a3c <_strtol_l.isra.0+0xc0>
 8012a12:	d101      	bne.n	8012a18 <_strtol_l.isra.0+0x9c>
 8012a14:	45a2      	cmp	sl, r4
 8012a16:	db11      	blt.n	8012a3c <_strtol_l.isra.0+0xc0>
 8012a18:	fb00 4003 	mla	r0, r0, r3, r4
 8012a1c:	2201      	movs	r2, #1
 8012a1e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012a22:	e7eb      	b.n	80129fc <_strtol_l.isra.0+0x80>
 8012a24:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8012a28:	2f19      	cmp	r7, #25
 8012a2a:	d801      	bhi.n	8012a30 <_strtol_l.isra.0+0xb4>
 8012a2c:	3c37      	subs	r4, #55	@ 0x37
 8012a2e:	e7ea      	b.n	8012a06 <_strtol_l.isra.0+0x8a>
 8012a30:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8012a34:	2f19      	cmp	r7, #25
 8012a36:	d804      	bhi.n	8012a42 <_strtol_l.isra.0+0xc6>
 8012a38:	3c57      	subs	r4, #87	@ 0x57
 8012a3a:	e7e4      	b.n	8012a06 <_strtol_l.isra.0+0x8a>
 8012a3c:	f04f 32ff 	mov.w	r2, #4294967295
 8012a40:	e7ed      	b.n	8012a1e <_strtol_l.isra.0+0xa2>
 8012a42:	1c53      	adds	r3, r2, #1
 8012a44:	d108      	bne.n	8012a58 <_strtol_l.isra.0+0xdc>
 8012a46:	2322      	movs	r3, #34	@ 0x22
 8012a48:	f8ce 3000 	str.w	r3, [lr]
 8012a4c:	4660      	mov	r0, ip
 8012a4e:	f1b8 0f00 	cmp.w	r8, #0
 8012a52:	d0a0      	beq.n	8012996 <_strtol_l.isra.0+0x1a>
 8012a54:	1e69      	subs	r1, r5, #1
 8012a56:	e006      	b.n	8012a66 <_strtol_l.isra.0+0xea>
 8012a58:	b106      	cbz	r6, 8012a5c <_strtol_l.isra.0+0xe0>
 8012a5a:	4240      	negs	r0, r0
 8012a5c:	f1b8 0f00 	cmp.w	r8, #0
 8012a60:	d099      	beq.n	8012996 <_strtol_l.isra.0+0x1a>
 8012a62:	2a00      	cmp	r2, #0
 8012a64:	d1f6      	bne.n	8012a54 <_strtol_l.isra.0+0xd8>
 8012a66:	f8c8 1000 	str.w	r1, [r8]
 8012a6a:	e794      	b.n	8012996 <_strtol_l.isra.0+0x1a>
 8012a6c:	08041bb9 	.word	0x08041bb9

08012a70 <_strtol_r>:
 8012a70:	f7ff bf84 	b.w	801297c <_strtol_l.isra.0>

08012a74 <__cvt>:
 8012a74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012a78:	ec57 6b10 	vmov	r6, r7, d0
 8012a7c:	2f00      	cmp	r7, #0
 8012a7e:	460c      	mov	r4, r1
 8012a80:	4619      	mov	r1, r3
 8012a82:	463b      	mov	r3, r7
 8012a84:	bfbb      	ittet	lt
 8012a86:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8012a8a:	461f      	movlt	r7, r3
 8012a8c:	2300      	movge	r3, #0
 8012a8e:	232d      	movlt	r3, #45	@ 0x2d
 8012a90:	700b      	strb	r3, [r1, #0]
 8012a92:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012a94:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8012a98:	4691      	mov	r9, r2
 8012a9a:	f023 0820 	bic.w	r8, r3, #32
 8012a9e:	bfbc      	itt	lt
 8012aa0:	4632      	movlt	r2, r6
 8012aa2:	4616      	movlt	r6, r2
 8012aa4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8012aa8:	d005      	beq.n	8012ab6 <__cvt+0x42>
 8012aaa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8012aae:	d100      	bne.n	8012ab2 <__cvt+0x3e>
 8012ab0:	3401      	adds	r4, #1
 8012ab2:	2102      	movs	r1, #2
 8012ab4:	e000      	b.n	8012ab8 <__cvt+0x44>
 8012ab6:	2103      	movs	r1, #3
 8012ab8:	ab03      	add	r3, sp, #12
 8012aba:	9301      	str	r3, [sp, #4]
 8012abc:	ab02      	add	r3, sp, #8
 8012abe:	9300      	str	r3, [sp, #0]
 8012ac0:	ec47 6b10 	vmov	d0, r6, r7
 8012ac4:	4653      	mov	r3, sl
 8012ac6:	4622      	mov	r2, r4
 8012ac8:	f001 f9ae 	bl	8013e28 <_dtoa_r>
 8012acc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8012ad0:	4605      	mov	r5, r0
 8012ad2:	d119      	bne.n	8012b08 <__cvt+0x94>
 8012ad4:	f019 0f01 	tst.w	r9, #1
 8012ad8:	d00e      	beq.n	8012af8 <__cvt+0x84>
 8012ada:	eb00 0904 	add.w	r9, r0, r4
 8012ade:	2200      	movs	r2, #0
 8012ae0:	2300      	movs	r3, #0
 8012ae2:	4630      	mov	r0, r6
 8012ae4:	4639      	mov	r1, r7
 8012ae6:	f7ee f80f 	bl	8000b08 <__aeabi_dcmpeq>
 8012aea:	b108      	cbz	r0, 8012af0 <__cvt+0x7c>
 8012aec:	f8cd 900c 	str.w	r9, [sp, #12]
 8012af0:	2230      	movs	r2, #48	@ 0x30
 8012af2:	9b03      	ldr	r3, [sp, #12]
 8012af4:	454b      	cmp	r3, r9
 8012af6:	d31e      	bcc.n	8012b36 <__cvt+0xc2>
 8012af8:	9b03      	ldr	r3, [sp, #12]
 8012afa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012afc:	1b5b      	subs	r3, r3, r5
 8012afe:	4628      	mov	r0, r5
 8012b00:	6013      	str	r3, [r2, #0]
 8012b02:	b004      	add	sp, #16
 8012b04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012b08:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8012b0c:	eb00 0904 	add.w	r9, r0, r4
 8012b10:	d1e5      	bne.n	8012ade <__cvt+0x6a>
 8012b12:	7803      	ldrb	r3, [r0, #0]
 8012b14:	2b30      	cmp	r3, #48	@ 0x30
 8012b16:	d10a      	bne.n	8012b2e <__cvt+0xba>
 8012b18:	2200      	movs	r2, #0
 8012b1a:	2300      	movs	r3, #0
 8012b1c:	4630      	mov	r0, r6
 8012b1e:	4639      	mov	r1, r7
 8012b20:	f7ed fff2 	bl	8000b08 <__aeabi_dcmpeq>
 8012b24:	b918      	cbnz	r0, 8012b2e <__cvt+0xba>
 8012b26:	f1c4 0401 	rsb	r4, r4, #1
 8012b2a:	f8ca 4000 	str.w	r4, [sl]
 8012b2e:	f8da 3000 	ldr.w	r3, [sl]
 8012b32:	4499      	add	r9, r3
 8012b34:	e7d3      	b.n	8012ade <__cvt+0x6a>
 8012b36:	1c59      	adds	r1, r3, #1
 8012b38:	9103      	str	r1, [sp, #12]
 8012b3a:	701a      	strb	r2, [r3, #0]
 8012b3c:	e7d9      	b.n	8012af2 <__cvt+0x7e>

08012b3e <__exponent>:
 8012b3e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012b40:	2900      	cmp	r1, #0
 8012b42:	bfba      	itte	lt
 8012b44:	4249      	neglt	r1, r1
 8012b46:	232d      	movlt	r3, #45	@ 0x2d
 8012b48:	232b      	movge	r3, #43	@ 0x2b
 8012b4a:	2909      	cmp	r1, #9
 8012b4c:	7002      	strb	r2, [r0, #0]
 8012b4e:	7043      	strb	r3, [r0, #1]
 8012b50:	dd29      	ble.n	8012ba6 <__exponent+0x68>
 8012b52:	f10d 0307 	add.w	r3, sp, #7
 8012b56:	461d      	mov	r5, r3
 8012b58:	270a      	movs	r7, #10
 8012b5a:	461a      	mov	r2, r3
 8012b5c:	fbb1 f6f7 	udiv	r6, r1, r7
 8012b60:	fb07 1416 	mls	r4, r7, r6, r1
 8012b64:	3430      	adds	r4, #48	@ 0x30
 8012b66:	f802 4c01 	strb.w	r4, [r2, #-1]
 8012b6a:	460c      	mov	r4, r1
 8012b6c:	2c63      	cmp	r4, #99	@ 0x63
 8012b6e:	f103 33ff 	add.w	r3, r3, #4294967295
 8012b72:	4631      	mov	r1, r6
 8012b74:	dcf1      	bgt.n	8012b5a <__exponent+0x1c>
 8012b76:	3130      	adds	r1, #48	@ 0x30
 8012b78:	1e94      	subs	r4, r2, #2
 8012b7a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8012b7e:	1c41      	adds	r1, r0, #1
 8012b80:	4623      	mov	r3, r4
 8012b82:	42ab      	cmp	r3, r5
 8012b84:	d30a      	bcc.n	8012b9c <__exponent+0x5e>
 8012b86:	f10d 0309 	add.w	r3, sp, #9
 8012b8a:	1a9b      	subs	r3, r3, r2
 8012b8c:	42ac      	cmp	r4, r5
 8012b8e:	bf88      	it	hi
 8012b90:	2300      	movhi	r3, #0
 8012b92:	3302      	adds	r3, #2
 8012b94:	4403      	add	r3, r0
 8012b96:	1a18      	subs	r0, r3, r0
 8012b98:	b003      	add	sp, #12
 8012b9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012b9c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8012ba0:	f801 6f01 	strb.w	r6, [r1, #1]!
 8012ba4:	e7ed      	b.n	8012b82 <__exponent+0x44>
 8012ba6:	2330      	movs	r3, #48	@ 0x30
 8012ba8:	3130      	adds	r1, #48	@ 0x30
 8012baa:	7083      	strb	r3, [r0, #2]
 8012bac:	70c1      	strb	r1, [r0, #3]
 8012bae:	1d03      	adds	r3, r0, #4
 8012bb0:	e7f1      	b.n	8012b96 <__exponent+0x58>
	...

08012bb4 <_printf_float>:
 8012bb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012bb8:	b08d      	sub	sp, #52	@ 0x34
 8012bba:	460c      	mov	r4, r1
 8012bbc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8012bc0:	4616      	mov	r6, r2
 8012bc2:	461f      	mov	r7, r3
 8012bc4:	4605      	mov	r5, r0
 8012bc6:	f000 ffeb 	bl	8013ba0 <_localeconv_r>
 8012bca:	6803      	ldr	r3, [r0, #0]
 8012bcc:	9304      	str	r3, [sp, #16]
 8012bce:	4618      	mov	r0, r3
 8012bd0:	f7ed fb6e 	bl	80002b0 <strlen>
 8012bd4:	2300      	movs	r3, #0
 8012bd6:	930a      	str	r3, [sp, #40]	@ 0x28
 8012bd8:	f8d8 3000 	ldr.w	r3, [r8]
 8012bdc:	9005      	str	r0, [sp, #20]
 8012bde:	3307      	adds	r3, #7
 8012be0:	f023 0307 	bic.w	r3, r3, #7
 8012be4:	f103 0208 	add.w	r2, r3, #8
 8012be8:	f894 a018 	ldrb.w	sl, [r4, #24]
 8012bec:	f8d4 b000 	ldr.w	fp, [r4]
 8012bf0:	f8c8 2000 	str.w	r2, [r8]
 8012bf4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012bf8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8012bfc:	9307      	str	r3, [sp, #28]
 8012bfe:	f8cd 8018 	str.w	r8, [sp, #24]
 8012c02:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8012c06:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012c0a:	4b9c      	ldr	r3, [pc, #624]	@ (8012e7c <_printf_float+0x2c8>)
 8012c0c:	f04f 32ff 	mov.w	r2, #4294967295
 8012c10:	f7ed ffac 	bl	8000b6c <__aeabi_dcmpun>
 8012c14:	bb70      	cbnz	r0, 8012c74 <_printf_float+0xc0>
 8012c16:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012c1a:	4b98      	ldr	r3, [pc, #608]	@ (8012e7c <_printf_float+0x2c8>)
 8012c1c:	f04f 32ff 	mov.w	r2, #4294967295
 8012c20:	f7ed ff86 	bl	8000b30 <__aeabi_dcmple>
 8012c24:	bb30      	cbnz	r0, 8012c74 <_printf_float+0xc0>
 8012c26:	2200      	movs	r2, #0
 8012c28:	2300      	movs	r3, #0
 8012c2a:	4640      	mov	r0, r8
 8012c2c:	4649      	mov	r1, r9
 8012c2e:	f7ed ff75 	bl	8000b1c <__aeabi_dcmplt>
 8012c32:	b110      	cbz	r0, 8012c3a <_printf_float+0x86>
 8012c34:	232d      	movs	r3, #45	@ 0x2d
 8012c36:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012c3a:	4a91      	ldr	r2, [pc, #580]	@ (8012e80 <_printf_float+0x2cc>)
 8012c3c:	4b91      	ldr	r3, [pc, #580]	@ (8012e84 <_printf_float+0x2d0>)
 8012c3e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8012c42:	bf8c      	ite	hi
 8012c44:	4690      	movhi	r8, r2
 8012c46:	4698      	movls	r8, r3
 8012c48:	2303      	movs	r3, #3
 8012c4a:	6123      	str	r3, [r4, #16]
 8012c4c:	f02b 0304 	bic.w	r3, fp, #4
 8012c50:	6023      	str	r3, [r4, #0]
 8012c52:	f04f 0900 	mov.w	r9, #0
 8012c56:	9700      	str	r7, [sp, #0]
 8012c58:	4633      	mov	r3, r6
 8012c5a:	aa0b      	add	r2, sp, #44	@ 0x2c
 8012c5c:	4621      	mov	r1, r4
 8012c5e:	4628      	mov	r0, r5
 8012c60:	f000 f9d2 	bl	8013008 <_printf_common>
 8012c64:	3001      	adds	r0, #1
 8012c66:	f040 808d 	bne.w	8012d84 <_printf_float+0x1d0>
 8012c6a:	f04f 30ff 	mov.w	r0, #4294967295
 8012c6e:	b00d      	add	sp, #52	@ 0x34
 8012c70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c74:	4642      	mov	r2, r8
 8012c76:	464b      	mov	r3, r9
 8012c78:	4640      	mov	r0, r8
 8012c7a:	4649      	mov	r1, r9
 8012c7c:	f7ed ff76 	bl	8000b6c <__aeabi_dcmpun>
 8012c80:	b140      	cbz	r0, 8012c94 <_printf_float+0xe0>
 8012c82:	464b      	mov	r3, r9
 8012c84:	2b00      	cmp	r3, #0
 8012c86:	bfbc      	itt	lt
 8012c88:	232d      	movlt	r3, #45	@ 0x2d
 8012c8a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8012c8e:	4a7e      	ldr	r2, [pc, #504]	@ (8012e88 <_printf_float+0x2d4>)
 8012c90:	4b7e      	ldr	r3, [pc, #504]	@ (8012e8c <_printf_float+0x2d8>)
 8012c92:	e7d4      	b.n	8012c3e <_printf_float+0x8a>
 8012c94:	6863      	ldr	r3, [r4, #4]
 8012c96:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8012c9a:	9206      	str	r2, [sp, #24]
 8012c9c:	1c5a      	adds	r2, r3, #1
 8012c9e:	d13b      	bne.n	8012d18 <_printf_float+0x164>
 8012ca0:	2306      	movs	r3, #6
 8012ca2:	6063      	str	r3, [r4, #4]
 8012ca4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8012ca8:	2300      	movs	r3, #0
 8012caa:	6022      	str	r2, [r4, #0]
 8012cac:	9303      	str	r3, [sp, #12]
 8012cae:	ab0a      	add	r3, sp, #40	@ 0x28
 8012cb0:	e9cd a301 	strd	sl, r3, [sp, #4]
 8012cb4:	ab09      	add	r3, sp, #36	@ 0x24
 8012cb6:	9300      	str	r3, [sp, #0]
 8012cb8:	6861      	ldr	r1, [r4, #4]
 8012cba:	ec49 8b10 	vmov	d0, r8, r9
 8012cbe:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8012cc2:	4628      	mov	r0, r5
 8012cc4:	f7ff fed6 	bl	8012a74 <__cvt>
 8012cc8:	9b06      	ldr	r3, [sp, #24]
 8012cca:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012ccc:	2b47      	cmp	r3, #71	@ 0x47
 8012cce:	4680      	mov	r8, r0
 8012cd0:	d129      	bne.n	8012d26 <_printf_float+0x172>
 8012cd2:	1cc8      	adds	r0, r1, #3
 8012cd4:	db02      	blt.n	8012cdc <_printf_float+0x128>
 8012cd6:	6863      	ldr	r3, [r4, #4]
 8012cd8:	4299      	cmp	r1, r3
 8012cda:	dd41      	ble.n	8012d60 <_printf_float+0x1ac>
 8012cdc:	f1aa 0a02 	sub.w	sl, sl, #2
 8012ce0:	fa5f fa8a 	uxtb.w	sl, sl
 8012ce4:	3901      	subs	r1, #1
 8012ce6:	4652      	mov	r2, sl
 8012ce8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8012cec:	9109      	str	r1, [sp, #36]	@ 0x24
 8012cee:	f7ff ff26 	bl	8012b3e <__exponent>
 8012cf2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012cf4:	1813      	adds	r3, r2, r0
 8012cf6:	2a01      	cmp	r2, #1
 8012cf8:	4681      	mov	r9, r0
 8012cfa:	6123      	str	r3, [r4, #16]
 8012cfc:	dc02      	bgt.n	8012d04 <_printf_float+0x150>
 8012cfe:	6822      	ldr	r2, [r4, #0]
 8012d00:	07d2      	lsls	r2, r2, #31
 8012d02:	d501      	bpl.n	8012d08 <_printf_float+0x154>
 8012d04:	3301      	adds	r3, #1
 8012d06:	6123      	str	r3, [r4, #16]
 8012d08:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8012d0c:	2b00      	cmp	r3, #0
 8012d0e:	d0a2      	beq.n	8012c56 <_printf_float+0xa2>
 8012d10:	232d      	movs	r3, #45	@ 0x2d
 8012d12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012d16:	e79e      	b.n	8012c56 <_printf_float+0xa2>
 8012d18:	9a06      	ldr	r2, [sp, #24]
 8012d1a:	2a47      	cmp	r2, #71	@ 0x47
 8012d1c:	d1c2      	bne.n	8012ca4 <_printf_float+0xf0>
 8012d1e:	2b00      	cmp	r3, #0
 8012d20:	d1c0      	bne.n	8012ca4 <_printf_float+0xf0>
 8012d22:	2301      	movs	r3, #1
 8012d24:	e7bd      	b.n	8012ca2 <_printf_float+0xee>
 8012d26:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8012d2a:	d9db      	bls.n	8012ce4 <_printf_float+0x130>
 8012d2c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8012d30:	d118      	bne.n	8012d64 <_printf_float+0x1b0>
 8012d32:	2900      	cmp	r1, #0
 8012d34:	6863      	ldr	r3, [r4, #4]
 8012d36:	dd0b      	ble.n	8012d50 <_printf_float+0x19c>
 8012d38:	6121      	str	r1, [r4, #16]
 8012d3a:	b913      	cbnz	r3, 8012d42 <_printf_float+0x18e>
 8012d3c:	6822      	ldr	r2, [r4, #0]
 8012d3e:	07d0      	lsls	r0, r2, #31
 8012d40:	d502      	bpl.n	8012d48 <_printf_float+0x194>
 8012d42:	3301      	adds	r3, #1
 8012d44:	440b      	add	r3, r1
 8012d46:	6123      	str	r3, [r4, #16]
 8012d48:	65a1      	str	r1, [r4, #88]	@ 0x58
 8012d4a:	f04f 0900 	mov.w	r9, #0
 8012d4e:	e7db      	b.n	8012d08 <_printf_float+0x154>
 8012d50:	b913      	cbnz	r3, 8012d58 <_printf_float+0x1a4>
 8012d52:	6822      	ldr	r2, [r4, #0]
 8012d54:	07d2      	lsls	r2, r2, #31
 8012d56:	d501      	bpl.n	8012d5c <_printf_float+0x1a8>
 8012d58:	3302      	adds	r3, #2
 8012d5a:	e7f4      	b.n	8012d46 <_printf_float+0x192>
 8012d5c:	2301      	movs	r3, #1
 8012d5e:	e7f2      	b.n	8012d46 <_printf_float+0x192>
 8012d60:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8012d64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012d66:	4299      	cmp	r1, r3
 8012d68:	db05      	blt.n	8012d76 <_printf_float+0x1c2>
 8012d6a:	6823      	ldr	r3, [r4, #0]
 8012d6c:	6121      	str	r1, [r4, #16]
 8012d6e:	07d8      	lsls	r0, r3, #31
 8012d70:	d5ea      	bpl.n	8012d48 <_printf_float+0x194>
 8012d72:	1c4b      	adds	r3, r1, #1
 8012d74:	e7e7      	b.n	8012d46 <_printf_float+0x192>
 8012d76:	2900      	cmp	r1, #0
 8012d78:	bfd4      	ite	le
 8012d7a:	f1c1 0202 	rsble	r2, r1, #2
 8012d7e:	2201      	movgt	r2, #1
 8012d80:	4413      	add	r3, r2
 8012d82:	e7e0      	b.n	8012d46 <_printf_float+0x192>
 8012d84:	6823      	ldr	r3, [r4, #0]
 8012d86:	055a      	lsls	r2, r3, #21
 8012d88:	d407      	bmi.n	8012d9a <_printf_float+0x1e6>
 8012d8a:	6923      	ldr	r3, [r4, #16]
 8012d8c:	4642      	mov	r2, r8
 8012d8e:	4631      	mov	r1, r6
 8012d90:	4628      	mov	r0, r5
 8012d92:	47b8      	blx	r7
 8012d94:	3001      	adds	r0, #1
 8012d96:	d12b      	bne.n	8012df0 <_printf_float+0x23c>
 8012d98:	e767      	b.n	8012c6a <_printf_float+0xb6>
 8012d9a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8012d9e:	f240 80dd 	bls.w	8012f5c <_printf_float+0x3a8>
 8012da2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8012da6:	2200      	movs	r2, #0
 8012da8:	2300      	movs	r3, #0
 8012daa:	f7ed fead 	bl	8000b08 <__aeabi_dcmpeq>
 8012dae:	2800      	cmp	r0, #0
 8012db0:	d033      	beq.n	8012e1a <_printf_float+0x266>
 8012db2:	4a37      	ldr	r2, [pc, #220]	@ (8012e90 <_printf_float+0x2dc>)
 8012db4:	2301      	movs	r3, #1
 8012db6:	4631      	mov	r1, r6
 8012db8:	4628      	mov	r0, r5
 8012dba:	47b8      	blx	r7
 8012dbc:	3001      	adds	r0, #1
 8012dbe:	f43f af54 	beq.w	8012c6a <_printf_float+0xb6>
 8012dc2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8012dc6:	4543      	cmp	r3, r8
 8012dc8:	db02      	blt.n	8012dd0 <_printf_float+0x21c>
 8012dca:	6823      	ldr	r3, [r4, #0]
 8012dcc:	07d8      	lsls	r0, r3, #31
 8012dce:	d50f      	bpl.n	8012df0 <_printf_float+0x23c>
 8012dd0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012dd4:	4631      	mov	r1, r6
 8012dd6:	4628      	mov	r0, r5
 8012dd8:	47b8      	blx	r7
 8012dda:	3001      	adds	r0, #1
 8012ddc:	f43f af45 	beq.w	8012c6a <_printf_float+0xb6>
 8012de0:	f04f 0900 	mov.w	r9, #0
 8012de4:	f108 38ff 	add.w	r8, r8, #4294967295
 8012de8:	f104 0a1a 	add.w	sl, r4, #26
 8012dec:	45c8      	cmp	r8, r9
 8012dee:	dc09      	bgt.n	8012e04 <_printf_float+0x250>
 8012df0:	6823      	ldr	r3, [r4, #0]
 8012df2:	079b      	lsls	r3, r3, #30
 8012df4:	f100 8103 	bmi.w	8012ffe <_printf_float+0x44a>
 8012df8:	68e0      	ldr	r0, [r4, #12]
 8012dfa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012dfc:	4298      	cmp	r0, r3
 8012dfe:	bfb8      	it	lt
 8012e00:	4618      	movlt	r0, r3
 8012e02:	e734      	b.n	8012c6e <_printf_float+0xba>
 8012e04:	2301      	movs	r3, #1
 8012e06:	4652      	mov	r2, sl
 8012e08:	4631      	mov	r1, r6
 8012e0a:	4628      	mov	r0, r5
 8012e0c:	47b8      	blx	r7
 8012e0e:	3001      	adds	r0, #1
 8012e10:	f43f af2b 	beq.w	8012c6a <_printf_float+0xb6>
 8012e14:	f109 0901 	add.w	r9, r9, #1
 8012e18:	e7e8      	b.n	8012dec <_printf_float+0x238>
 8012e1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012e1c:	2b00      	cmp	r3, #0
 8012e1e:	dc39      	bgt.n	8012e94 <_printf_float+0x2e0>
 8012e20:	4a1b      	ldr	r2, [pc, #108]	@ (8012e90 <_printf_float+0x2dc>)
 8012e22:	2301      	movs	r3, #1
 8012e24:	4631      	mov	r1, r6
 8012e26:	4628      	mov	r0, r5
 8012e28:	47b8      	blx	r7
 8012e2a:	3001      	adds	r0, #1
 8012e2c:	f43f af1d 	beq.w	8012c6a <_printf_float+0xb6>
 8012e30:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8012e34:	ea59 0303 	orrs.w	r3, r9, r3
 8012e38:	d102      	bne.n	8012e40 <_printf_float+0x28c>
 8012e3a:	6823      	ldr	r3, [r4, #0]
 8012e3c:	07d9      	lsls	r1, r3, #31
 8012e3e:	d5d7      	bpl.n	8012df0 <_printf_float+0x23c>
 8012e40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012e44:	4631      	mov	r1, r6
 8012e46:	4628      	mov	r0, r5
 8012e48:	47b8      	blx	r7
 8012e4a:	3001      	adds	r0, #1
 8012e4c:	f43f af0d 	beq.w	8012c6a <_printf_float+0xb6>
 8012e50:	f04f 0a00 	mov.w	sl, #0
 8012e54:	f104 0b1a 	add.w	fp, r4, #26
 8012e58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012e5a:	425b      	negs	r3, r3
 8012e5c:	4553      	cmp	r3, sl
 8012e5e:	dc01      	bgt.n	8012e64 <_printf_float+0x2b0>
 8012e60:	464b      	mov	r3, r9
 8012e62:	e793      	b.n	8012d8c <_printf_float+0x1d8>
 8012e64:	2301      	movs	r3, #1
 8012e66:	465a      	mov	r2, fp
 8012e68:	4631      	mov	r1, r6
 8012e6a:	4628      	mov	r0, r5
 8012e6c:	47b8      	blx	r7
 8012e6e:	3001      	adds	r0, #1
 8012e70:	f43f aefb 	beq.w	8012c6a <_printf_float+0xb6>
 8012e74:	f10a 0a01 	add.w	sl, sl, #1
 8012e78:	e7ee      	b.n	8012e58 <_printf_float+0x2a4>
 8012e7a:	bf00      	nop
 8012e7c:	7fefffff 	.word	0x7fefffff
 8012e80:	080419ce 	.word	0x080419ce
 8012e84:	080419ca 	.word	0x080419ca
 8012e88:	080419d6 	.word	0x080419d6
 8012e8c:	080419d2 	.word	0x080419d2
 8012e90:	080419da 	.word	0x080419da
 8012e94:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8012e96:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8012e9a:	4553      	cmp	r3, sl
 8012e9c:	bfa8      	it	ge
 8012e9e:	4653      	movge	r3, sl
 8012ea0:	2b00      	cmp	r3, #0
 8012ea2:	4699      	mov	r9, r3
 8012ea4:	dc36      	bgt.n	8012f14 <_printf_float+0x360>
 8012ea6:	f04f 0b00 	mov.w	fp, #0
 8012eaa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012eae:	f104 021a 	add.w	r2, r4, #26
 8012eb2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8012eb4:	9306      	str	r3, [sp, #24]
 8012eb6:	eba3 0309 	sub.w	r3, r3, r9
 8012eba:	455b      	cmp	r3, fp
 8012ebc:	dc31      	bgt.n	8012f22 <_printf_float+0x36e>
 8012ebe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012ec0:	459a      	cmp	sl, r3
 8012ec2:	dc3a      	bgt.n	8012f3a <_printf_float+0x386>
 8012ec4:	6823      	ldr	r3, [r4, #0]
 8012ec6:	07da      	lsls	r2, r3, #31
 8012ec8:	d437      	bmi.n	8012f3a <_printf_float+0x386>
 8012eca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012ecc:	ebaa 0903 	sub.w	r9, sl, r3
 8012ed0:	9b06      	ldr	r3, [sp, #24]
 8012ed2:	ebaa 0303 	sub.w	r3, sl, r3
 8012ed6:	4599      	cmp	r9, r3
 8012ed8:	bfa8      	it	ge
 8012eda:	4699      	movge	r9, r3
 8012edc:	f1b9 0f00 	cmp.w	r9, #0
 8012ee0:	dc33      	bgt.n	8012f4a <_printf_float+0x396>
 8012ee2:	f04f 0800 	mov.w	r8, #0
 8012ee6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012eea:	f104 0b1a 	add.w	fp, r4, #26
 8012eee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012ef0:	ebaa 0303 	sub.w	r3, sl, r3
 8012ef4:	eba3 0309 	sub.w	r3, r3, r9
 8012ef8:	4543      	cmp	r3, r8
 8012efa:	f77f af79 	ble.w	8012df0 <_printf_float+0x23c>
 8012efe:	2301      	movs	r3, #1
 8012f00:	465a      	mov	r2, fp
 8012f02:	4631      	mov	r1, r6
 8012f04:	4628      	mov	r0, r5
 8012f06:	47b8      	blx	r7
 8012f08:	3001      	adds	r0, #1
 8012f0a:	f43f aeae 	beq.w	8012c6a <_printf_float+0xb6>
 8012f0e:	f108 0801 	add.w	r8, r8, #1
 8012f12:	e7ec      	b.n	8012eee <_printf_float+0x33a>
 8012f14:	4642      	mov	r2, r8
 8012f16:	4631      	mov	r1, r6
 8012f18:	4628      	mov	r0, r5
 8012f1a:	47b8      	blx	r7
 8012f1c:	3001      	adds	r0, #1
 8012f1e:	d1c2      	bne.n	8012ea6 <_printf_float+0x2f2>
 8012f20:	e6a3      	b.n	8012c6a <_printf_float+0xb6>
 8012f22:	2301      	movs	r3, #1
 8012f24:	4631      	mov	r1, r6
 8012f26:	4628      	mov	r0, r5
 8012f28:	9206      	str	r2, [sp, #24]
 8012f2a:	47b8      	blx	r7
 8012f2c:	3001      	adds	r0, #1
 8012f2e:	f43f ae9c 	beq.w	8012c6a <_printf_float+0xb6>
 8012f32:	9a06      	ldr	r2, [sp, #24]
 8012f34:	f10b 0b01 	add.w	fp, fp, #1
 8012f38:	e7bb      	b.n	8012eb2 <_printf_float+0x2fe>
 8012f3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012f3e:	4631      	mov	r1, r6
 8012f40:	4628      	mov	r0, r5
 8012f42:	47b8      	blx	r7
 8012f44:	3001      	adds	r0, #1
 8012f46:	d1c0      	bne.n	8012eca <_printf_float+0x316>
 8012f48:	e68f      	b.n	8012c6a <_printf_float+0xb6>
 8012f4a:	9a06      	ldr	r2, [sp, #24]
 8012f4c:	464b      	mov	r3, r9
 8012f4e:	4442      	add	r2, r8
 8012f50:	4631      	mov	r1, r6
 8012f52:	4628      	mov	r0, r5
 8012f54:	47b8      	blx	r7
 8012f56:	3001      	adds	r0, #1
 8012f58:	d1c3      	bne.n	8012ee2 <_printf_float+0x32e>
 8012f5a:	e686      	b.n	8012c6a <_printf_float+0xb6>
 8012f5c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8012f60:	f1ba 0f01 	cmp.w	sl, #1
 8012f64:	dc01      	bgt.n	8012f6a <_printf_float+0x3b6>
 8012f66:	07db      	lsls	r3, r3, #31
 8012f68:	d536      	bpl.n	8012fd8 <_printf_float+0x424>
 8012f6a:	2301      	movs	r3, #1
 8012f6c:	4642      	mov	r2, r8
 8012f6e:	4631      	mov	r1, r6
 8012f70:	4628      	mov	r0, r5
 8012f72:	47b8      	blx	r7
 8012f74:	3001      	adds	r0, #1
 8012f76:	f43f ae78 	beq.w	8012c6a <_printf_float+0xb6>
 8012f7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012f7e:	4631      	mov	r1, r6
 8012f80:	4628      	mov	r0, r5
 8012f82:	47b8      	blx	r7
 8012f84:	3001      	adds	r0, #1
 8012f86:	f43f ae70 	beq.w	8012c6a <_printf_float+0xb6>
 8012f8a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8012f8e:	2200      	movs	r2, #0
 8012f90:	2300      	movs	r3, #0
 8012f92:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012f96:	f7ed fdb7 	bl	8000b08 <__aeabi_dcmpeq>
 8012f9a:	b9c0      	cbnz	r0, 8012fce <_printf_float+0x41a>
 8012f9c:	4653      	mov	r3, sl
 8012f9e:	f108 0201 	add.w	r2, r8, #1
 8012fa2:	4631      	mov	r1, r6
 8012fa4:	4628      	mov	r0, r5
 8012fa6:	47b8      	blx	r7
 8012fa8:	3001      	adds	r0, #1
 8012faa:	d10c      	bne.n	8012fc6 <_printf_float+0x412>
 8012fac:	e65d      	b.n	8012c6a <_printf_float+0xb6>
 8012fae:	2301      	movs	r3, #1
 8012fb0:	465a      	mov	r2, fp
 8012fb2:	4631      	mov	r1, r6
 8012fb4:	4628      	mov	r0, r5
 8012fb6:	47b8      	blx	r7
 8012fb8:	3001      	adds	r0, #1
 8012fba:	f43f ae56 	beq.w	8012c6a <_printf_float+0xb6>
 8012fbe:	f108 0801 	add.w	r8, r8, #1
 8012fc2:	45d0      	cmp	r8, sl
 8012fc4:	dbf3      	blt.n	8012fae <_printf_float+0x3fa>
 8012fc6:	464b      	mov	r3, r9
 8012fc8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8012fcc:	e6df      	b.n	8012d8e <_printf_float+0x1da>
 8012fce:	f04f 0800 	mov.w	r8, #0
 8012fd2:	f104 0b1a 	add.w	fp, r4, #26
 8012fd6:	e7f4      	b.n	8012fc2 <_printf_float+0x40e>
 8012fd8:	2301      	movs	r3, #1
 8012fda:	4642      	mov	r2, r8
 8012fdc:	e7e1      	b.n	8012fa2 <_printf_float+0x3ee>
 8012fde:	2301      	movs	r3, #1
 8012fe0:	464a      	mov	r2, r9
 8012fe2:	4631      	mov	r1, r6
 8012fe4:	4628      	mov	r0, r5
 8012fe6:	47b8      	blx	r7
 8012fe8:	3001      	adds	r0, #1
 8012fea:	f43f ae3e 	beq.w	8012c6a <_printf_float+0xb6>
 8012fee:	f108 0801 	add.w	r8, r8, #1
 8012ff2:	68e3      	ldr	r3, [r4, #12]
 8012ff4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8012ff6:	1a5b      	subs	r3, r3, r1
 8012ff8:	4543      	cmp	r3, r8
 8012ffa:	dcf0      	bgt.n	8012fde <_printf_float+0x42a>
 8012ffc:	e6fc      	b.n	8012df8 <_printf_float+0x244>
 8012ffe:	f04f 0800 	mov.w	r8, #0
 8013002:	f104 0919 	add.w	r9, r4, #25
 8013006:	e7f4      	b.n	8012ff2 <_printf_float+0x43e>

08013008 <_printf_common>:
 8013008:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801300c:	4616      	mov	r6, r2
 801300e:	4698      	mov	r8, r3
 8013010:	688a      	ldr	r2, [r1, #8]
 8013012:	690b      	ldr	r3, [r1, #16]
 8013014:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8013018:	4293      	cmp	r3, r2
 801301a:	bfb8      	it	lt
 801301c:	4613      	movlt	r3, r2
 801301e:	6033      	str	r3, [r6, #0]
 8013020:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8013024:	4607      	mov	r7, r0
 8013026:	460c      	mov	r4, r1
 8013028:	b10a      	cbz	r2, 801302e <_printf_common+0x26>
 801302a:	3301      	adds	r3, #1
 801302c:	6033      	str	r3, [r6, #0]
 801302e:	6823      	ldr	r3, [r4, #0]
 8013030:	0699      	lsls	r1, r3, #26
 8013032:	bf42      	ittt	mi
 8013034:	6833      	ldrmi	r3, [r6, #0]
 8013036:	3302      	addmi	r3, #2
 8013038:	6033      	strmi	r3, [r6, #0]
 801303a:	6825      	ldr	r5, [r4, #0]
 801303c:	f015 0506 	ands.w	r5, r5, #6
 8013040:	d106      	bne.n	8013050 <_printf_common+0x48>
 8013042:	f104 0a19 	add.w	sl, r4, #25
 8013046:	68e3      	ldr	r3, [r4, #12]
 8013048:	6832      	ldr	r2, [r6, #0]
 801304a:	1a9b      	subs	r3, r3, r2
 801304c:	42ab      	cmp	r3, r5
 801304e:	dc26      	bgt.n	801309e <_printf_common+0x96>
 8013050:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8013054:	6822      	ldr	r2, [r4, #0]
 8013056:	3b00      	subs	r3, #0
 8013058:	bf18      	it	ne
 801305a:	2301      	movne	r3, #1
 801305c:	0692      	lsls	r2, r2, #26
 801305e:	d42b      	bmi.n	80130b8 <_printf_common+0xb0>
 8013060:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8013064:	4641      	mov	r1, r8
 8013066:	4638      	mov	r0, r7
 8013068:	47c8      	blx	r9
 801306a:	3001      	adds	r0, #1
 801306c:	d01e      	beq.n	80130ac <_printf_common+0xa4>
 801306e:	6823      	ldr	r3, [r4, #0]
 8013070:	6922      	ldr	r2, [r4, #16]
 8013072:	f003 0306 	and.w	r3, r3, #6
 8013076:	2b04      	cmp	r3, #4
 8013078:	bf02      	ittt	eq
 801307a:	68e5      	ldreq	r5, [r4, #12]
 801307c:	6833      	ldreq	r3, [r6, #0]
 801307e:	1aed      	subeq	r5, r5, r3
 8013080:	68a3      	ldr	r3, [r4, #8]
 8013082:	bf0c      	ite	eq
 8013084:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8013088:	2500      	movne	r5, #0
 801308a:	4293      	cmp	r3, r2
 801308c:	bfc4      	itt	gt
 801308e:	1a9b      	subgt	r3, r3, r2
 8013090:	18ed      	addgt	r5, r5, r3
 8013092:	2600      	movs	r6, #0
 8013094:	341a      	adds	r4, #26
 8013096:	42b5      	cmp	r5, r6
 8013098:	d11a      	bne.n	80130d0 <_printf_common+0xc8>
 801309a:	2000      	movs	r0, #0
 801309c:	e008      	b.n	80130b0 <_printf_common+0xa8>
 801309e:	2301      	movs	r3, #1
 80130a0:	4652      	mov	r2, sl
 80130a2:	4641      	mov	r1, r8
 80130a4:	4638      	mov	r0, r7
 80130a6:	47c8      	blx	r9
 80130a8:	3001      	adds	r0, #1
 80130aa:	d103      	bne.n	80130b4 <_printf_common+0xac>
 80130ac:	f04f 30ff 	mov.w	r0, #4294967295
 80130b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80130b4:	3501      	adds	r5, #1
 80130b6:	e7c6      	b.n	8013046 <_printf_common+0x3e>
 80130b8:	18e1      	adds	r1, r4, r3
 80130ba:	1c5a      	adds	r2, r3, #1
 80130bc:	2030      	movs	r0, #48	@ 0x30
 80130be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80130c2:	4422      	add	r2, r4
 80130c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80130c8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80130cc:	3302      	adds	r3, #2
 80130ce:	e7c7      	b.n	8013060 <_printf_common+0x58>
 80130d0:	2301      	movs	r3, #1
 80130d2:	4622      	mov	r2, r4
 80130d4:	4641      	mov	r1, r8
 80130d6:	4638      	mov	r0, r7
 80130d8:	47c8      	blx	r9
 80130da:	3001      	adds	r0, #1
 80130dc:	d0e6      	beq.n	80130ac <_printf_common+0xa4>
 80130de:	3601      	adds	r6, #1
 80130e0:	e7d9      	b.n	8013096 <_printf_common+0x8e>
	...

080130e4 <_printf_i>:
 80130e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80130e8:	7e0f      	ldrb	r7, [r1, #24]
 80130ea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80130ec:	2f78      	cmp	r7, #120	@ 0x78
 80130ee:	4691      	mov	r9, r2
 80130f0:	4680      	mov	r8, r0
 80130f2:	460c      	mov	r4, r1
 80130f4:	469a      	mov	sl, r3
 80130f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80130fa:	d807      	bhi.n	801310c <_printf_i+0x28>
 80130fc:	2f62      	cmp	r7, #98	@ 0x62
 80130fe:	d80a      	bhi.n	8013116 <_printf_i+0x32>
 8013100:	2f00      	cmp	r7, #0
 8013102:	f000 80d1 	beq.w	80132a8 <_printf_i+0x1c4>
 8013106:	2f58      	cmp	r7, #88	@ 0x58
 8013108:	f000 80b8 	beq.w	801327c <_printf_i+0x198>
 801310c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013110:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8013114:	e03a      	b.n	801318c <_printf_i+0xa8>
 8013116:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801311a:	2b15      	cmp	r3, #21
 801311c:	d8f6      	bhi.n	801310c <_printf_i+0x28>
 801311e:	a101      	add	r1, pc, #4	@ (adr r1, 8013124 <_printf_i+0x40>)
 8013120:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8013124:	0801317d 	.word	0x0801317d
 8013128:	08013191 	.word	0x08013191
 801312c:	0801310d 	.word	0x0801310d
 8013130:	0801310d 	.word	0x0801310d
 8013134:	0801310d 	.word	0x0801310d
 8013138:	0801310d 	.word	0x0801310d
 801313c:	08013191 	.word	0x08013191
 8013140:	0801310d 	.word	0x0801310d
 8013144:	0801310d 	.word	0x0801310d
 8013148:	0801310d 	.word	0x0801310d
 801314c:	0801310d 	.word	0x0801310d
 8013150:	0801328f 	.word	0x0801328f
 8013154:	080131bb 	.word	0x080131bb
 8013158:	08013249 	.word	0x08013249
 801315c:	0801310d 	.word	0x0801310d
 8013160:	0801310d 	.word	0x0801310d
 8013164:	080132b1 	.word	0x080132b1
 8013168:	0801310d 	.word	0x0801310d
 801316c:	080131bb 	.word	0x080131bb
 8013170:	0801310d 	.word	0x0801310d
 8013174:	0801310d 	.word	0x0801310d
 8013178:	08013251 	.word	0x08013251
 801317c:	6833      	ldr	r3, [r6, #0]
 801317e:	1d1a      	adds	r2, r3, #4
 8013180:	681b      	ldr	r3, [r3, #0]
 8013182:	6032      	str	r2, [r6, #0]
 8013184:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013188:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801318c:	2301      	movs	r3, #1
 801318e:	e09c      	b.n	80132ca <_printf_i+0x1e6>
 8013190:	6833      	ldr	r3, [r6, #0]
 8013192:	6820      	ldr	r0, [r4, #0]
 8013194:	1d19      	adds	r1, r3, #4
 8013196:	6031      	str	r1, [r6, #0]
 8013198:	0606      	lsls	r6, r0, #24
 801319a:	d501      	bpl.n	80131a0 <_printf_i+0xbc>
 801319c:	681d      	ldr	r5, [r3, #0]
 801319e:	e003      	b.n	80131a8 <_printf_i+0xc4>
 80131a0:	0645      	lsls	r5, r0, #25
 80131a2:	d5fb      	bpl.n	801319c <_printf_i+0xb8>
 80131a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80131a8:	2d00      	cmp	r5, #0
 80131aa:	da03      	bge.n	80131b4 <_printf_i+0xd0>
 80131ac:	232d      	movs	r3, #45	@ 0x2d
 80131ae:	426d      	negs	r5, r5
 80131b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80131b4:	4858      	ldr	r0, [pc, #352]	@ (8013318 <_printf_i+0x234>)
 80131b6:	230a      	movs	r3, #10
 80131b8:	e011      	b.n	80131de <_printf_i+0xfa>
 80131ba:	6821      	ldr	r1, [r4, #0]
 80131bc:	6833      	ldr	r3, [r6, #0]
 80131be:	0608      	lsls	r0, r1, #24
 80131c0:	f853 5b04 	ldr.w	r5, [r3], #4
 80131c4:	d402      	bmi.n	80131cc <_printf_i+0xe8>
 80131c6:	0649      	lsls	r1, r1, #25
 80131c8:	bf48      	it	mi
 80131ca:	b2ad      	uxthmi	r5, r5
 80131cc:	2f6f      	cmp	r7, #111	@ 0x6f
 80131ce:	4852      	ldr	r0, [pc, #328]	@ (8013318 <_printf_i+0x234>)
 80131d0:	6033      	str	r3, [r6, #0]
 80131d2:	bf14      	ite	ne
 80131d4:	230a      	movne	r3, #10
 80131d6:	2308      	moveq	r3, #8
 80131d8:	2100      	movs	r1, #0
 80131da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80131de:	6866      	ldr	r6, [r4, #4]
 80131e0:	60a6      	str	r6, [r4, #8]
 80131e2:	2e00      	cmp	r6, #0
 80131e4:	db05      	blt.n	80131f2 <_printf_i+0x10e>
 80131e6:	6821      	ldr	r1, [r4, #0]
 80131e8:	432e      	orrs	r6, r5
 80131ea:	f021 0104 	bic.w	r1, r1, #4
 80131ee:	6021      	str	r1, [r4, #0]
 80131f0:	d04b      	beq.n	801328a <_printf_i+0x1a6>
 80131f2:	4616      	mov	r6, r2
 80131f4:	fbb5 f1f3 	udiv	r1, r5, r3
 80131f8:	fb03 5711 	mls	r7, r3, r1, r5
 80131fc:	5dc7      	ldrb	r7, [r0, r7]
 80131fe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8013202:	462f      	mov	r7, r5
 8013204:	42bb      	cmp	r3, r7
 8013206:	460d      	mov	r5, r1
 8013208:	d9f4      	bls.n	80131f4 <_printf_i+0x110>
 801320a:	2b08      	cmp	r3, #8
 801320c:	d10b      	bne.n	8013226 <_printf_i+0x142>
 801320e:	6823      	ldr	r3, [r4, #0]
 8013210:	07df      	lsls	r7, r3, #31
 8013212:	d508      	bpl.n	8013226 <_printf_i+0x142>
 8013214:	6923      	ldr	r3, [r4, #16]
 8013216:	6861      	ldr	r1, [r4, #4]
 8013218:	4299      	cmp	r1, r3
 801321a:	bfde      	ittt	le
 801321c:	2330      	movle	r3, #48	@ 0x30
 801321e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8013222:	f106 36ff 	addle.w	r6, r6, #4294967295
 8013226:	1b92      	subs	r2, r2, r6
 8013228:	6122      	str	r2, [r4, #16]
 801322a:	f8cd a000 	str.w	sl, [sp]
 801322e:	464b      	mov	r3, r9
 8013230:	aa03      	add	r2, sp, #12
 8013232:	4621      	mov	r1, r4
 8013234:	4640      	mov	r0, r8
 8013236:	f7ff fee7 	bl	8013008 <_printf_common>
 801323a:	3001      	adds	r0, #1
 801323c:	d14a      	bne.n	80132d4 <_printf_i+0x1f0>
 801323e:	f04f 30ff 	mov.w	r0, #4294967295
 8013242:	b004      	add	sp, #16
 8013244:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013248:	6823      	ldr	r3, [r4, #0]
 801324a:	f043 0320 	orr.w	r3, r3, #32
 801324e:	6023      	str	r3, [r4, #0]
 8013250:	4832      	ldr	r0, [pc, #200]	@ (801331c <_printf_i+0x238>)
 8013252:	2778      	movs	r7, #120	@ 0x78
 8013254:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8013258:	6823      	ldr	r3, [r4, #0]
 801325a:	6831      	ldr	r1, [r6, #0]
 801325c:	061f      	lsls	r7, r3, #24
 801325e:	f851 5b04 	ldr.w	r5, [r1], #4
 8013262:	d402      	bmi.n	801326a <_printf_i+0x186>
 8013264:	065f      	lsls	r7, r3, #25
 8013266:	bf48      	it	mi
 8013268:	b2ad      	uxthmi	r5, r5
 801326a:	6031      	str	r1, [r6, #0]
 801326c:	07d9      	lsls	r1, r3, #31
 801326e:	bf44      	itt	mi
 8013270:	f043 0320 	orrmi.w	r3, r3, #32
 8013274:	6023      	strmi	r3, [r4, #0]
 8013276:	b11d      	cbz	r5, 8013280 <_printf_i+0x19c>
 8013278:	2310      	movs	r3, #16
 801327a:	e7ad      	b.n	80131d8 <_printf_i+0xf4>
 801327c:	4826      	ldr	r0, [pc, #152]	@ (8013318 <_printf_i+0x234>)
 801327e:	e7e9      	b.n	8013254 <_printf_i+0x170>
 8013280:	6823      	ldr	r3, [r4, #0]
 8013282:	f023 0320 	bic.w	r3, r3, #32
 8013286:	6023      	str	r3, [r4, #0]
 8013288:	e7f6      	b.n	8013278 <_printf_i+0x194>
 801328a:	4616      	mov	r6, r2
 801328c:	e7bd      	b.n	801320a <_printf_i+0x126>
 801328e:	6833      	ldr	r3, [r6, #0]
 8013290:	6825      	ldr	r5, [r4, #0]
 8013292:	6961      	ldr	r1, [r4, #20]
 8013294:	1d18      	adds	r0, r3, #4
 8013296:	6030      	str	r0, [r6, #0]
 8013298:	062e      	lsls	r6, r5, #24
 801329a:	681b      	ldr	r3, [r3, #0]
 801329c:	d501      	bpl.n	80132a2 <_printf_i+0x1be>
 801329e:	6019      	str	r1, [r3, #0]
 80132a0:	e002      	b.n	80132a8 <_printf_i+0x1c4>
 80132a2:	0668      	lsls	r0, r5, #25
 80132a4:	d5fb      	bpl.n	801329e <_printf_i+0x1ba>
 80132a6:	8019      	strh	r1, [r3, #0]
 80132a8:	2300      	movs	r3, #0
 80132aa:	6123      	str	r3, [r4, #16]
 80132ac:	4616      	mov	r6, r2
 80132ae:	e7bc      	b.n	801322a <_printf_i+0x146>
 80132b0:	6833      	ldr	r3, [r6, #0]
 80132b2:	1d1a      	adds	r2, r3, #4
 80132b4:	6032      	str	r2, [r6, #0]
 80132b6:	681e      	ldr	r6, [r3, #0]
 80132b8:	6862      	ldr	r2, [r4, #4]
 80132ba:	2100      	movs	r1, #0
 80132bc:	4630      	mov	r0, r6
 80132be:	f7ec ffa7 	bl	8000210 <memchr>
 80132c2:	b108      	cbz	r0, 80132c8 <_printf_i+0x1e4>
 80132c4:	1b80      	subs	r0, r0, r6
 80132c6:	6060      	str	r0, [r4, #4]
 80132c8:	6863      	ldr	r3, [r4, #4]
 80132ca:	6123      	str	r3, [r4, #16]
 80132cc:	2300      	movs	r3, #0
 80132ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80132d2:	e7aa      	b.n	801322a <_printf_i+0x146>
 80132d4:	6923      	ldr	r3, [r4, #16]
 80132d6:	4632      	mov	r2, r6
 80132d8:	4649      	mov	r1, r9
 80132da:	4640      	mov	r0, r8
 80132dc:	47d0      	blx	sl
 80132de:	3001      	adds	r0, #1
 80132e0:	d0ad      	beq.n	801323e <_printf_i+0x15a>
 80132e2:	6823      	ldr	r3, [r4, #0]
 80132e4:	079b      	lsls	r3, r3, #30
 80132e6:	d413      	bmi.n	8013310 <_printf_i+0x22c>
 80132e8:	68e0      	ldr	r0, [r4, #12]
 80132ea:	9b03      	ldr	r3, [sp, #12]
 80132ec:	4298      	cmp	r0, r3
 80132ee:	bfb8      	it	lt
 80132f0:	4618      	movlt	r0, r3
 80132f2:	e7a6      	b.n	8013242 <_printf_i+0x15e>
 80132f4:	2301      	movs	r3, #1
 80132f6:	4632      	mov	r2, r6
 80132f8:	4649      	mov	r1, r9
 80132fa:	4640      	mov	r0, r8
 80132fc:	47d0      	blx	sl
 80132fe:	3001      	adds	r0, #1
 8013300:	d09d      	beq.n	801323e <_printf_i+0x15a>
 8013302:	3501      	adds	r5, #1
 8013304:	68e3      	ldr	r3, [r4, #12]
 8013306:	9903      	ldr	r1, [sp, #12]
 8013308:	1a5b      	subs	r3, r3, r1
 801330a:	42ab      	cmp	r3, r5
 801330c:	dcf2      	bgt.n	80132f4 <_printf_i+0x210>
 801330e:	e7eb      	b.n	80132e8 <_printf_i+0x204>
 8013310:	2500      	movs	r5, #0
 8013312:	f104 0619 	add.w	r6, r4, #25
 8013316:	e7f5      	b.n	8013304 <_printf_i+0x220>
 8013318:	080419dc 	.word	0x080419dc
 801331c:	080419ed 	.word	0x080419ed

08013320 <_scanf_float>:
 8013320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013324:	b087      	sub	sp, #28
 8013326:	4691      	mov	r9, r2
 8013328:	9303      	str	r3, [sp, #12]
 801332a:	688b      	ldr	r3, [r1, #8]
 801332c:	1e5a      	subs	r2, r3, #1
 801332e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8013332:	bf81      	itttt	hi
 8013334:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8013338:	eb03 0b05 	addhi.w	fp, r3, r5
 801333c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8013340:	608b      	strhi	r3, [r1, #8]
 8013342:	680b      	ldr	r3, [r1, #0]
 8013344:	460a      	mov	r2, r1
 8013346:	f04f 0500 	mov.w	r5, #0
 801334a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 801334e:	f842 3b1c 	str.w	r3, [r2], #28
 8013352:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8013356:	4680      	mov	r8, r0
 8013358:	460c      	mov	r4, r1
 801335a:	bf98      	it	ls
 801335c:	f04f 0b00 	movls.w	fp, #0
 8013360:	9201      	str	r2, [sp, #4]
 8013362:	4616      	mov	r6, r2
 8013364:	46aa      	mov	sl, r5
 8013366:	462f      	mov	r7, r5
 8013368:	9502      	str	r5, [sp, #8]
 801336a:	68a2      	ldr	r2, [r4, #8]
 801336c:	b15a      	cbz	r2, 8013386 <_scanf_float+0x66>
 801336e:	f8d9 3000 	ldr.w	r3, [r9]
 8013372:	781b      	ldrb	r3, [r3, #0]
 8013374:	2b4e      	cmp	r3, #78	@ 0x4e
 8013376:	d863      	bhi.n	8013440 <_scanf_float+0x120>
 8013378:	2b40      	cmp	r3, #64	@ 0x40
 801337a:	d83b      	bhi.n	80133f4 <_scanf_float+0xd4>
 801337c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8013380:	b2c8      	uxtb	r0, r1
 8013382:	280e      	cmp	r0, #14
 8013384:	d939      	bls.n	80133fa <_scanf_float+0xda>
 8013386:	b11f      	cbz	r7, 8013390 <_scanf_float+0x70>
 8013388:	6823      	ldr	r3, [r4, #0]
 801338a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801338e:	6023      	str	r3, [r4, #0]
 8013390:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013394:	f1ba 0f01 	cmp.w	sl, #1
 8013398:	f200 8114 	bhi.w	80135c4 <_scanf_float+0x2a4>
 801339c:	9b01      	ldr	r3, [sp, #4]
 801339e:	429e      	cmp	r6, r3
 80133a0:	f200 8105 	bhi.w	80135ae <_scanf_float+0x28e>
 80133a4:	2001      	movs	r0, #1
 80133a6:	b007      	add	sp, #28
 80133a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80133ac:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80133b0:	2a0d      	cmp	r2, #13
 80133b2:	d8e8      	bhi.n	8013386 <_scanf_float+0x66>
 80133b4:	a101      	add	r1, pc, #4	@ (adr r1, 80133bc <_scanf_float+0x9c>)
 80133b6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80133ba:	bf00      	nop
 80133bc:	08013505 	.word	0x08013505
 80133c0:	08013387 	.word	0x08013387
 80133c4:	08013387 	.word	0x08013387
 80133c8:	08013387 	.word	0x08013387
 80133cc:	08013561 	.word	0x08013561
 80133d0:	0801353b 	.word	0x0801353b
 80133d4:	08013387 	.word	0x08013387
 80133d8:	08013387 	.word	0x08013387
 80133dc:	08013513 	.word	0x08013513
 80133e0:	08013387 	.word	0x08013387
 80133e4:	08013387 	.word	0x08013387
 80133e8:	08013387 	.word	0x08013387
 80133ec:	08013387 	.word	0x08013387
 80133f0:	080134cf 	.word	0x080134cf
 80133f4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80133f8:	e7da      	b.n	80133b0 <_scanf_float+0x90>
 80133fa:	290e      	cmp	r1, #14
 80133fc:	d8c3      	bhi.n	8013386 <_scanf_float+0x66>
 80133fe:	a001      	add	r0, pc, #4	@ (adr r0, 8013404 <_scanf_float+0xe4>)
 8013400:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8013404:	080134bf 	.word	0x080134bf
 8013408:	08013387 	.word	0x08013387
 801340c:	080134bf 	.word	0x080134bf
 8013410:	0801354f 	.word	0x0801354f
 8013414:	08013387 	.word	0x08013387
 8013418:	08013461 	.word	0x08013461
 801341c:	080134a5 	.word	0x080134a5
 8013420:	080134a5 	.word	0x080134a5
 8013424:	080134a5 	.word	0x080134a5
 8013428:	080134a5 	.word	0x080134a5
 801342c:	080134a5 	.word	0x080134a5
 8013430:	080134a5 	.word	0x080134a5
 8013434:	080134a5 	.word	0x080134a5
 8013438:	080134a5 	.word	0x080134a5
 801343c:	080134a5 	.word	0x080134a5
 8013440:	2b6e      	cmp	r3, #110	@ 0x6e
 8013442:	d809      	bhi.n	8013458 <_scanf_float+0x138>
 8013444:	2b60      	cmp	r3, #96	@ 0x60
 8013446:	d8b1      	bhi.n	80133ac <_scanf_float+0x8c>
 8013448:	2b54      	cmp	r3, #84	@ 0x54
 801344a:	d07b      	beq.n	8013544 <_scanf_float+0x224>
 801344c:	2b59      	cmp	r3, #89	@ 0x59
 801344e:	d19a      	bne.n	8013386 <_scanf_float+0x66>
 8013450:	2d07      	cmp	r5, #7
 8013452:	d198      	bne.n	8013386 <_scanf_float+0x66>
 8013454:	2508      	movs	r5, #8
 8013456:	e02f      	b.n	80134b8 <_scanf_float+0x198>
 8013458:	2b74      	cmp	r3, #116	@ 0x74
 801345a:	d073      	beq.n	8013544 <_scanf_float+0x224>
 801345c:	2b79      	cmp	r3, #121	@ 0x79
 801345e:	e7f6      	b.n	801344e <_scanf_float+0x12e>
 8013460:	6821      	ldr	r1, [r4, #0]
 8013462:	05c8      	lsls	r0, r1, #23
 8013464:	d51e      	bpl.n	80134a4 <_scanf_float+0x184>
 8013466:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 801346a:	6021      	str	r1, [r4, #0]
 801346c:	3701      	adds	r7, #1
 801346e:	f1bb 0f00 	cmp.w	fp, #0
 8013472:	d003      	beq.n	801347c <_scanf_float+0x15c>
 8013474:	3201      	adds	r2, #1
 8013476:	f10b 3bff 	add.w	fp, fp, #4294967295
 801347a:	60a2      	str	r2, [r4, #8]
 801347c:	68a3      	ldr	r3, [r4, #8]
 801347e:	3b01      	subs	r3, #1
 8013480:	60a3      	str	r3, [r4, #8]
 8013482:	6923      	ldr	r3, [r4, #16]
 8013484:	3301      	adds	r3, #1
 8013486:	6123      	str	r3, [r4, #16]
 8013488:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801348c:	3b01      	subs	r3, #1
 801348e:	2b00      	cmp	r3, #0
 8013490:	f8c9 3004 	str.w	r3, [r9, #4]
 8013494:	f340 8082 	ble.w	801359c <_scanf_float+0x27c>
 8013498:	f8d9 3000 	ldr.w	r3, [r9]
 801349c:	3301      	adds	r3, #1
 801349e:	f8c9 3000 	str.w	r3, [r9]
 80134a2:	e762      	b.n	801336a <_scanf_float+0x4a>
 80134a4:	eb1a 0105 	adds.w	r1, sl, r5
 80134a8:	f47f af6d 	bne.w	8013386 <_scanf_float+0x66>
 80134ac:	6822      	ldr	r2, [r4, #0]
 80134ae:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80134b2:	6022      	str	r2, [r4, #0]
 80134b4:	460d      	mov	r5, r1
 80134b6:	468a      	mov	sl, r1
 80134b8:	f806 3b01 	strb.w	r3, [r6], #1
 80134bc:	e7de      	b.n	801347c <_scanf_float+0x15c>
 80134be:	6822      	ldr	r2, [r4, #0]
 80134c0:	0610      	lsls	r0, r2, #24
 80134c2:	f57f af60 	bpl.w	8013386 <_scanf_float+0x66>
 80134c6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80134ca:	6022      	str	r2, [r4, #0]
 80134cc:	e7f4      	b.n	80134b8 <_scanf_float+0x198>
 80134ce:	f1ba 0f00 	cmp.w	sl, #0
 80134d2:	d10c      	bne.n	80134ee <_scanf_float+0x1ce>
 80134d4:	b977      	cbnz	r7, 80134f4 <_scanf_float+0x1d4>
 80134d6:	6822      	ldr	r2, [r4, #0]
 80134d8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80134dc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80134e0:	d108      	bne.n	80134f4 <_scanf_float+0x1d4>
 80134e2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80134e6:	6022      	str	r2, [r4, #0]
 80134e8:	f04f 0a01 	mov.w	sl, #1
 80134ec:	e7e4      	b.n	80134b8 <_scanf_float+0x198>
 80134ee:	f1ba 0f02 	cmp.w	sl, #2
 80134f2:	d050      	beq.n	8013596 <_scanf_float+0x276>
 80134f4:	2d01      	cmp	r5, #1
 80134f6:	d002      	beq.n	80134fe <_scanf_float+0x1de>
 80134f8:	2d04      	cmp	r5, #4
 80134fa:	f47f af44 	bne.w	8013386 <_scanf_float+0x66>
 80134fe:	3501      	adds	r5, #1
 8013500:	b2ed      	uxtb	r5, r5
 8013502:	e7d9      	b.n	80134b8 <_scanf_float+0x198>
 8013504:	f1ba 0f01 	cmp.w	sl, #1
 8013508:	f47f af3d 	bne.w	8013386 <_scanf_float+0x66>
 801350c:	f04f 0a02 	mov.w	sl, #2
 8013510:	e7d2      	b.n	80134b8 <_scanf_float+0x198>
 8013512:	b975      	cbnz	r5, 8013532 <_scanf_float+0x212>
 8013514:	2f00      	cmp	r7, #0
 8013516:	f47f af37 	bne.w	8013388 <_scanf_float+0x68>
 801351a:	6822      	ldr	r2, [r4, #0]
 801351c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8013520:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8013524:	f040 8103 	bne.w	801372e <_scanf_float+0x40e>
 8013528:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801352c:	6022      	str	r2, [r4, #0]
 801352e:	2501      	movs	r5, #1
 8013530:	e7c2      	b.n	80134b8 <_scanf_float+0x198>
 8013532:	2d03      	cmp	r5, #3
 8013534:	d0e3      	beq.n	80134fe <_scanf_float+0x1de>
 8013536:	2d05      	cmp	r5, #5
 8013538:	e7df      	b.n	80134fa <_scanf_float+0x1da>
 801353a:	2d02      	cmp	r5, #2
 801353c:	f47f af23 	bne.w	8013386 <_scanf_float+0x66>
 8013540:	2503      	movs	r5, #3
 8013542:	e7b9      	b.n	80134b8 <_scanf_float+0x198>
 8013544:	2d06      	cmp	r5, #6
 8013546:	f47f af1e 	bne.w	8013386 <_scanf_float+0x66>
 801354a:	2507      	movs	r5, #7
 801354c:	e7b4      	b.n	80134b8 <_scanf_float+0x198>
 801354e:	6822      	ldr	r2, [r4, #0]
 8013550:	0591      	lsls	r1, r2, #22
 8013552:	f57f af18 	bpl.w	8013386 <_scanf_float+0x66>
 8013556:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 801355a:	6022      	str	r2, [r4, #0]
 801355c:	9702      	str	r7, [sp, #8]
 801355e:	e7ab      	b.n	80134b8 <_scanf_float+0x198>
 8013560:	6822      	ldr	r2, [r4, #0]
 8013562:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8013566:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 801356a:	d005      	beq.n	8013578 <_scanf_float+0x258>
 801356c:	0550      	lsls	r0, r2, #21
 801356e:	f57f af0a 	bpl.w	8013386 <_scanf_float+0x66>
 8013572:	2f00      	cmp	r7, #0
 8013574:	f000 80db 	beq.w	801372e <_scanf_float+0x40e>
 8013578:	0591      	lsls	r1, r2, #22
 801357a:	bf58      	it	pl
 801357c:	9902      	ldrpl	r1, [sp, #8]
 801357e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8013582:	bf58      	it	pl
 8013584:	1a79      	subpl	r1, r7, r1
 8013586:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 801358a:	bf58      	it	pl
 801358c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8013590:	6022      	str	r2, [r4, #0]
 8013592:	2700      	movs	r7, #0
 8013594:	e790      	b.n	80134b8 <_scanf_float+0x198>
 8013596:	f04f 0a03 	mov.w	sl, #3
 801359a:	e78d      	b.n	80134b8 <_scanf_float+0x198>
 801359c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80135a0:	4649      	mov	r1, r9
 80135a2:	4640      	mov	r0, r8
 80135a4:	4798      	blx	r3
 80135a6:	2800      	cmp	r0, #0
 80135a8:	f43f aedf 	beq.w	801336a <_scanf_float+0x4a>
 80135ac:	e6eb      	b.n	8013386 <_scanf_float+0x66>
 80135ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80135b2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80135b6:	464a      	mov	r2, r9
 80135b8:	4640      	mov	r0, r8
 80135ba:	4798      	blx	r3
 80135bc:	6923      	ldr	r3, [r4, #16]
 80135be:	3b01      	subs	r3, #1
 80135c0:	6123      	str	r3, [r4, #16]
 80135c2:	e6eb      	b.n	801339c <_scanf_float+0x7c>
 80135c4:	1e6b      	subs	r3, r5, #1
 80135c6:	2b06      	cmp	r3, #6
 80135c8:	d824      	bhi.n	8013614 <_scanf_float+0x2f4>
 80135ca:	2d02      	cmp	r5, #2
 80135cc:	d836      	bhi.n	801363c <_scanf_float+0x31c>
 80135ce:	9b01      	ldr	r3, [sp, #4]
 80135d0:	429e      	cmp	r6, r3
 80135d2:	f67f aee7 	bls.w	80133a4 <_scanf_float+0x84>
 80135d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80135da:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80135de:	464a      	mov	r2, r9
 80135e0:	4640      	mov	r0, r8
 80135e2:	4798      	blx	r3
 80135e4:	6923      	ldr	r3, [r4, #16]
 80135e6:	3b01      	subs	r3, #1
 80135e8:	6123      	str	r3, [r4, #16]
 80135ea:	e7f0      	b.n	80135ce <_scanf_float+0x2ae>
 80135ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80135f0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80135f4:	464a      	mov	r2, r9
 80135f6:	4640      	mov	r0, r8
 80135f8:	4798      	blx	r3
 80135fa:	6923      	ldr	r3, [r4, #16]
 80135fc:	3b01      	subs	r3, #1
 80135fe:	6123      	str	r3, [r4, #16]
 8013600:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013604:	fa5f fa8a 	uxtb.w	sl, sl
 8013608:	f1ba 0f02 	cmp.w	sl, #2
 801360c:	d1ee      	bne.n	80135ec <_scanf_float+0x2cc>
 801360e:	3d03      	subs	r5, #3
 8013610:	b2ed      	uxtb	r5, r5
 8013612:	1b76      	subs	r6, r6, r5
 8013614:	6823      	ldr	r3, [r4, #0]
 8013616:	05da      	lsls	r2, r3, #23
 8013618:	d530      	bpl.n	801367c <_scanf_float+0x35c>
 801361a:	055b      	lsls	r3, r3, #21
 801361c:	d511      	bpl.n	8013642 <_scanf_float+0x322>
 801361e:	9b01      	ldr	r3, [sp, #4]
 8013620:	429e      	cmp	r6, r3
 8013622:	f67f aebf 	bls.w	80133a4 <_scanf_float+0x84>
 8013626:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801362a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801362e:	464a      	mov	r2, r9
 8013630:	4640      	mov	r0, r8
 8013632:	4798      	blx	r3
 8013634:	6923      	ldr	r3, [r4, #16]
 8013636:	3b01      	subs	r3, #1
 8013638:	6123      	str	r3, [r4, #16]
 801363a:	e7f0      	b.n	801361e <_scanf_float+0x2fe>
 801363c:	46aa      	mov	sl, r5
 801363e:	46b3      	mov	fp, r6
 8013640:	e7de      	b.n	8013600 <_scanf_float+0x2e0>
 8013642:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8013646:	6923      	ldr	r3, [r4, #16]
 8013648:	2965      	cmp	r1, #101	@ 0x65
 801364a:	f103 33ff 	add.w	r3, r3, #4294967295
 801364e:	f106 35ff 	add.w	r5, r6, #4294967295
 8013652:	6123      	str	r3, [r4, #16]
 8013654:	d00c      	beq.n	8013670 <_scanf_float+0x350>
 8013656:	2945      	cmp	r1, #69	@ 0x45
 8013658:	d00a      	beq.n	8013670 <_scanf_float+0x350>
 801365a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801365e:	464a      	mov	r2, r9
 8013660:	4640      	mov	r0, r8
 8013662:	4798      	blx	r3
 8013664:	6923      	ldr	r3, [r4, #16]
 8013666:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801366a:	3b01      	subs	r3, #1
 801366c:	1eb5      	subs	r5, r6, #2
 801366e:	6123      	str	r3, [r4, #16]
 8013670:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8013674:	464a      	mov	r2, r9
 8013676:	4640      	mov	r0, r8
 8013678:	4798      	blx	r3
 801367a:	462e      	mov	r6, r5
 801367c:	6822      	ldr	r2, [r4, #0]
 801367e:	f012 0210 	ands.w	r2, r2, #16
 8013682:	d001      	beq.n	8013688 <_scanf_float+0x368>
 8013684:	2000      	movs	r0, #0
 8013686:	e68e      	b.n	80133a6 <_scanf_float+0x86>
 8013688:	7032      	strb	r2, [r6, #0]
 801368a:	6823      	ldr	r3, [r4, #0]
 801368c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8013690:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8013694:	d125      	bne.n	80136e2 <_scanf_float+0x3c2>
 8013696:	9b02      	ldr	r3, [sp, #8]
 8013698:	429f      	cmp	r7, r3
 801369a:	d00a      	beq.n	80136b2 <_scanf_float+0x392>
 801369c:	1bda      	subs	r2, r3, r7
 801369e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80136a2:	429e      	cmp	r6, r3
 80136a4:	bf28      	it	cs
 80136a6:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80136aa:	4922      	ldr	r1, [pc, #136]	@ (8013734 <_scanf_float+0x414>)
 80136ac:	4630      	mov	r0, r6
 80136ae:	f000 f919 	bl	80138e4 <siprintf>
 80136b2:	9901      	ldr	r1, [sp, #4]
 80136b4:	2200      	movs	r2, #0
 80136b6:	4640      	mov	r0, r8
 80136b8:	f7ff f95a 	bl	8012970 <_strtod_r>
 80136bc:	9b03      	ldr	r3, [sp, #12]
 80136be:	6821      	ldr	r1, [r4, #0]
 80136c0:	681b      	ldr	r3, [r3, #0]
 80136c2:	f011 0f02 	tst.w	r1, #2
 80136c6:	ec57 6b10 	vmov	r6, r7, d0
 80136ca:	f103 0204 	add.w	r2, r3, #4
 80136ce:	d015      	beq.n	80136fc <_scanf_float+0x3dc>
 80136d0:	9903      	ldr	r1, [sp, #12]
 80136d2:	600a      	str	r2, [r1, #0]
 80136d4:	681b      	ldr	r3, [r3, #0]
 80136d6:	e9c3 6700 	strd	r6, r7, [r3]
 80136da:	68e3      	ldr	r3, [r4, #12]
 80136dc:	3301      	adds	r3, #1
 80136de:	60e3      	str	r3, [r4, #12]
 80136e0:	e7d0      	b.n	8013684 <_scanf_float+0x364>
 80136e2:	9b04      	ldr	r3, [sp, #16]
 80136e4:	2b00      	cmp	r3, #0
 80136e6:	d0e4      	beq.n	80136b2 <_scanf_float+0x392>
 80136e8:	9905      	ldr	r1, [sp, #20]
 80136ea:	230a      	movs	r3, #10
 80136ec:	3101      	adds	r1, #1
 80136ee:	4640      	mov	r0, r8
 80136f0:	f7ff f9be 	bl	8012a70 <_strtol_r>
 80136f4:	9b04      	ldr	r3, [sp, #16]
 80136f6:	9e05      	ldr	r6, [sp, #20]
 80136f8:	1ac2      	subs	r2, r0, r3
 80136fa:	e7d0      	b.n	801369e <_scanf_float+0x37e>
 80136fc:	f011 0f04 	tst.w	r1, #4
 8013700:	9903      	ldr	r1, [sp, #12]
 8013702:	600a      	str	r2, [r1, #0]
 8013704:	d1e6      	bne.n	80136d4 <_scanf_float+0x3b4>
 8013706:	681d      	ldr	r5, [r3, #0]
 8013708:	4632      	mov	r2, r6
 801370a:	463b      	mov	r3, r7
 801370c:	4630      	mov	r0, r6
 801370e:	4639      	mov	r1, r7
 8013710:	f7ed fa2c 	bl	8000b6c <__aeabi_dcmpun>
 8013714:	b128      	cbz	r0, 8013722 <_scanf_float+0x402>
 8013716:	4808      	ldr	r0, [pc, #32]	@ (8013738 <_scanf_float+0x418>)
 8013718:	f000 faf6 	bl	8013d08 <nanf>
 801371c:	ed85 0a00 	vstr	s0, [r5]
 8013720:	e7db      	b.n	80136da <_scanf_float+0x3ba>
 8013722:	4630      	mov	r0, r6
 8013724:	4639      	mov	r1, r7
 8013726:	f7ed fa7f 	bl	8000c28 <__aeabi_d2f>
 801372a:	6028      	str	r0, [r5, #0]
 801372c:	e7d5      	b.n	80136da <_scanf_float+0x3ba>
 801372e:	2700      	movs	r7, #0
 8013730:	e62e      	b.n	8013390 <_scanf_float+0x70>
 8013732:	bf00      	nop
 8013734:	080419fe 	.word	0x080419fe
 8013738:	080419c7 	.word	0x080419c7

0801373c <std>:
 801373c:	2300      	movs	r3, #0
 801373e:	b510      	push	{r4, lr}
 8013740:	4604      	mov	r4, r0
 8013742:	e9c0 3300 	strd	r3, r3, [r0]
 8013746:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801374a:	6083      	str	r3, [r0, #8]
 801374c:	8181      	strh	r1, [r0, #12]
 801374e:	6643      	str	r3, [r0, #100]	@ 0x64
 8013750:	81c2      	strh	r2, [r0, #14]
 8013752:	6183      	str	r3, [r0, #24]
 8013754:	4619      	mov	r1, r3
 8013756:	2208      	movs	r2, #8
 8013758:	305c      	adds	r0, #92	@ 0x5c
 801375a:	f000 f9d7 	bl	8013b0c <memset>
 801375e:	4b0d      	ldr	r3, [pc, #52]	@ (8013794 <std+0x58>)
 8013760:	6263      	str	r3, [r4, #36]	@ 0x24
 8013762:	4b0d      	ldr	r3, [pc, #52]	@ (8013798 <std+0x5c>)
 8013764:	62a3      	str	r3, [r4, #40]	@ 0x28
 8013766:	4b0d      	ldr	r3, [pc, #52]	@ (801379c <std+0x60>)
 8013768:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801376a:	4b0d      	ldr	r3, [pc, #52]	@ (80137a0 <std+0x64>)
 801376c:	6323      	str	r3, [r4, #48]	@ 0x30
 801376e:	4b0d      	ldr	r3, [pc, #52]	@ (80137a4 <std+0x68>)
 8013770:	6224      	str	r4, [r4, #32]
 8013772:	429c      	cmp	r4, r3
 8013774:	d006      	beq.n	8013784 <std+0x48>
 8013776:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801377a:	4294      	cmp	r4, r2
 801377c:	d002      	beq.n	8013784 <std+0x48>
 801377e:	33d0      	adds	r3, #208	@ 0xd0
 8013780:	429c      	cmp	r4, r3
 8013782:	d105      	bne.n	8013790 <std+0x54>
 8013784:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8013788:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801378c:	f000 baa0 	b.w	8013cd0 <__retarget_lock_init_recursive>
 8013790:	bd10      	pop	{r4, pc}
 8013792:	bf00      	nop
 8013794:	08013929 	.word	0x08013929
 8013798:	0801394b 	.word	0x0801394b
 801379c:	08013983 	.word	0x08013983
 80137a0:	080139a7 	.word	0x080139a7
 80137a4:	2000d860 	.word	0x2000d860

080137a8 <stdio_exit_handler>:
 80137a8:	4a02      	ldr	r2, [pc, #8]	@ (80137b4 <stdio_exit_handler+0xc>)
 80137aa:	4903      	ldr	r1, [pc, #12]	@ (80137b8 <stdio_exit_handler+0x10>)
 80137ac:	4803      	ldr	r0, [pc, #12]	@ (80137bc <stdio_exit_handler+0x14>)
 80137ae:	f000 b87b 	b.w	80138a8 <_fwalk_sglue>
 80137b2:	bf00      	nop
 80137b4:	20000014 	.word	0x20000014
 80137b8:	0801609d 	.word	0x0801609d
 80137bc:	20000190 	.word	0x20000190

080137c0 <cleanup_stdio>:
 80137c0:	6841      	ldr	r1, [r0, #4]
 80137c2:	4b0c      	ldr	r3, [pc, #48]	@ (80137f4 <cleanup_stdio+0x34>)
 80137c4:	4299      	cmp	r1, r3
 80137c6:	b510      	push	{r4, lr}
 80137c8:	4604      	mov	r4, r0
 80137ca:	d001      	beq.n	80137d0 <cleanup_stdio+0x10>
 80137cc:	f002 fc66 	bl	801609c <_fflush_r>
 80137d0:	68a1      	ldr	r1, [r4, #8]
 80137d2:	4b09      	ldr	r3, [pc, #36]	@ (80137f8 <cleanup_stdio+0x38>)
 80137d4:	4299      	cmp	r1, r3
 80137d6:	d002      	beq.n	80137de <cleanup_stdio+0x1e>
 80137d8:	4620      	mov	r0, r4
 80137da:	f002 fc5f 	bl	801609c <_fflush_r>
 80137de:	68e1      	ldr	r1, [r4, #12]
 80137e0:	4b06      	ldr	r3, [pc, #24]	@ (80137fc <cleanup_stdio+0x3c>)
 80137e2:	4299      	cmp	r1, r3
 80137e4:	d004      	beq.n	80137f0 <cleanup_stdio+0x30>
 80137e6:	4620      	mov	r0, r4
 80137e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80137ec:	f002 bc56 	b.w	801609c <_fflush_r>
 80137f0:	bd10      	pop	{r4, pc}
 80137f2:	bf00      	nop
 80137f4:	2000d860 	.word	0x2000d860
 80137f8:	2000d8c8 	.word	0x2000d8c8
 80137fc:	2000d930 	.word	0x2000d930

08013800 <global_stdio_init.part.0>:
 8013800:	b510      	push	{r4, lr}
 8013802:	4b0b      	ldr	r3, [pc, #44]	@ (8013830 <global_stdio_init.part.0+0x30>)
 8013804:	4c0b      	ldr	r4, [pc, #44]	@ (8013834 <global_stdio_init.part.0+0x34>)
 8013806:	4a0c      	ldr	r2, [pc, #48]	@ (8013838 <global_stdio_init.part.0+0x38>)
 8013808:	601a      	str	r2, [r3, #0]
 801380a:	4620      	mov	r0, r4
 801380c:	2200      	movs	r2, #0
 801380e:	2104      	movs	r1, #4
 8013810:	f7ff ff94 	bl	801373c <std>
 8013814:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8013818:	2201      	movs	r2, #1
 801381a:	2109      	movs	r1, #9
 801381c:	f7ff ff8e 	bl	801373c <std>
 8013820:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8013824:	2202      	movs	r2, #2
 8013826:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801382a:	2112      	movs	r1, #18
 801382c:	f7ff bf86 	b.w	801373c <std>
 8013830:	2000d998 	.word	0x2000d998
 8013834:	2000d860 	.word	0x2000d860
 8013838:	080137a9 	.word	0x080137a9

0801383c <__sfp_lock_acquire>:
 801383c:	4801      	ldr	r0, [pc, #4]	@ (8013844 <__sfp_lock_acquire+0x8>)
 801383e:	f000 ba48 	b.w	8013cd2 <__retarget_lock_acquire_recursive>
 8013842:	bf00      	nop
 8013844:	2000d9a1 	.word	0x2000d9a1

08013848 <__sfp_lock_release>:
 8013848:	4801      	ldr	r0, [pc, #4]	@ (8013850 <__sfp_lock_release+0x8>)
 801384a:	f000 ba43 	b.w	8013cd4 <__retarget_lock_release_recursive>
 801384e:	bf00      	nop
 8013850:	2000d9a1 	.word	0x2000d9a1

08013854 <__sinit>:
 8013854:	b510      	push	{r4, lr}
 8013856:	4604      	mov	r4, r0
 8013858:	f7ff fff0 	bl	801383c <__sfp_lock_acquire>
 801385c:	6a23      	ldr	r3, [r4, #32]
 801385e:	b11b      	cbz	r3, 8013868 <__sinit+0x14>
 8013860:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013864:	f7ff bff0 	b.w	8013848 <__sfp_lock_release>
 8013868:	4b04      	ldr	r3, [pc, #16]	@ (801387c <__sinit+0x28>)
 801386a:	6223      	str	r3, [r4, #32]
 801386c:	4b04      	ldr	r3, [pc, #16]	@ (8013880 <__sinit+0x2c>)
 801386e:	681b      	ldr	r3, [r3, #0]
 8013870:	2b00      	cmp	r3, #0
 8013872:	d1f5      	bne.n	8013860 <__sinit+0xc>
 8013874:	f7ff ffc4 	bl	8013800 <global_stdio_init.part.0>
 8013878:	e7f2      	b.n	8013860 <__sinit+0xc>
 801387a:	bf00      	nop
 801387c:	080137c1 	.word	0x080137c1
 8013880:	2000d998 	.word	0x2000d998

08013884 <fiprintf>:
 8013884:	b40e      	push	{r1, r2, r3}
 8013886:	b503      	push	{r0, r1, lr}
 8013888:	4601      	mov	r1, r0
 801388a:	ab03      	add	r3, sp, #12
 801388c:	4805      	ldr	r0, [pc, #20]	@ (80138a4 <fiprintf+0x20>)
 801388e:	f853 2b04 	ldr.w	r2, [r3], #4
 8013892:	6800      	ldr	r0, [r0, #0]
 8013894:	9301      	str	r3, [sp, #4]
 8013896:	f002 fa65 	bl	8015d64 <_vfiprintf_r>
 801389a:	b002      	add	sp, #8
 801389c:	f85d eb04 	ldr.w	lr, [sp], #4
 80138a0:	b003      	add	sp, #12
 80138a2:	4770      	bx	lr
 80138a4:	2000018c 	.word	0x2000018c

080138a8 <_fwalk_sglue>:
 80138a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80138ac:	4607      	mov	r7, r0
 80138ae:	4688      	mov	r8, r1
 80138b0:	4614      	mov	r4, r2
 80138b2:	2600      	movs	r6, #0
 80138b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80138b8:	f1b9 0901 	subs.w	r9, r9, #1
 80138bc:	d505      	bpl.n	80138ca <_fwalk_sglue+0x22>
 80138be:	6824      	ldr	r4, [r4, #0]
 80138c0:	2c00      	cmp	r4, #0
 80138c2:	d1f7      	bne.n	80138b4 <_fwalk_sglue+0xc>
 80138c4:	4630      	mov	r0, r6
 80138c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80138ca:	89ab      	ldrh	r3, [r5, #12]
 80138cc:	2b01      	cmp	r3, #1
 80138ce:	d907      	bls.n	80138e0 <_fwalk_sglue+0x38>
 80138d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80138d4:	3301      	adds	r3, #1
 80138d6:	d003      	beq.n	80138e0 <_fwalk_sglue+0x38>
 80138d8:	4629      	mov	r1, r5
 80138da:	4638      	mov	r0, r7
 80138dc:	47c0      	blx	r8
 80138de:	4306      	orrs	r6, r0
 80138e0:	3568      	adds	r5, #104	@ 0x68
 80138e2:	e7e9      	b.n	80138b8 <_fwalk_sglue+0x10>

080138e4 <siprintf>:
 80138e4:	b40e      	push	{r1, r2, r3}
 80138e6:	b510      	push	{r4, lr}
 80138e8:	b09d      	sub	sp, #116	@ 0x74
 80138ea:	ab1f      	add	r3, sp, #124	@ 0x7c
 80138ec:	9002      	str	r0, [sp, #8]
 80138ee:	9006      	str	r0, [sp, #24]
 80138f0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80138f4:	480a      	ldr	r0, [pc, #40]	@ (8013920 <siprintf+0x3c>)
 80138f6:	9107      	str	r1, [sp, #28]
 80138f8:	9104      	str	r1, [sp, #16]
 80138fa:	490a      	ldr	r1, [pc, #40]	@ (8013924 <siprintf+0x40>)
 80138fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8013900:	9105      	str	r1, [sp, #20]
 8013902:	2400      	movs	r4, #0
 8013904:	a902      	add	r1, sp, #8
 8013906:	6800      	ldr	r0, [r0, #0]
 8013908:	9301      	str	r3, [sp, #4]
 801390a:	941b      	str	r4, [sp, #108]	@ 0x6c
 801390c:	f002 f904 	bl	8015b18 <_svfiprintf_r>
 8013910:	9b02      	ldr	r3, [sp, #8]
 8013912:	701c      	strb	r4, [r3, #0]
 8013914:	b01d      	add	sp, #116	@ 0x74
 8013916:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801391a:	b003      	add	sp, #12
 801391c:	4770      	bx	lr
 801391e:	bf00      	nop
 8013920:	2000018c 	.word	0x2000018c
 8013924:	ffff0208 	.word	0xffff0208

08013928 <__sread>:
 8013928:	b510      	push	{r4, lr}
 801392a:	460c      	mov	r4, r1
 801392c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013930:	f000 f95c 	bl	8013bec <_read_r>
 8013934:	2800      	cmp	r0, #0
 8013936:	bfab      	itete	ge
 8013938:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801393a:	89a3      	ldrhlt	r3, [r4, #12]
 801393c:	181b      	addge	r3, r3, r0
 801393e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8013942:	bfac      	ite	ge
 8013944:	6563      	strge	r3, [r4, #84]	@ 0x54
 8013946:	81a3      	strhlt	r3, [r4, #12]
 8013948:	bd10      	pop	{r4, pc}

0801394a <__swrite>:
 801394a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801394e:	461f      	mov	r7, r3
 8013950:	898b      	ldrh	r3, [r1, #12]
 8013952:	05db      	lsls	r3, r3, #23
 8013954:	4605      	mov	r5, r0
 8013956:	460c      	mov	r4, r1
 8013958:	4616      	mov	r6, r2
 801395a:	d505      	bpl.n	8013968 <__swrite+0x1e>
 801395c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013960:	2302      	movs	r3, #2
 8013962:	2200      	movs	r2, #0
 8013964:	f000 f930 	bl	8013bc8 <_lseek_r>
 8013968:	89a3      	ldrh	r3, [r4, #12]
 801396a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801396e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8013972:	81a3      	strh	r3, [r4, #12]
 8013974:	4632      	mov	r2, r6
 8013976:	463b      	mov	r3, r7
 8013978:	4628      	mov	r0, r5
 801397a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801397e:	f000 b96b 	b.w	8013c58 <_write_r>

08013982 <__sseek>:
 8013982:	b510      	push	{r4, lr}
 8013984:	460c      	mov	r4, r1
 8013986:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801398a:	f000 f91d 	bl	8013bc8 <_lseek_r>
 801398e:	1c43      	adds	r3, r0, #1
 8013990:	89a3      	ldrh	r3, [r4, #12]
 8013992:	bf15      	itete	ne
 8013994:	6560      	strne	r0, [r4, #84]	@ 0x54
 8013996:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801399a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801399e:	81a3      	strheq	r3, [r4, #12]
 80139a0:	bf18      	it	ne
 80139a2:	81a3      	strhne	r3, [r4, #12]
 80139a4:	bd10      	pop	{r4, pc}

080139a6 <__sclose>:
 80139a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80139aa:	f000 b8fd 	b.w	8013ba8 <_close_r>

080139ae <__swbuf_r>:
 80139ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80139b0:	460e      	mov	r6, r1
 80139b2:	4614      	mov	r4, r2
 80139b4:	4605      	mov	r5, r0
 80139b6:	b118      	cbz	r0, 80139c0 <__swbuf_r+0x12>
 80139b8:	6a03      	ldr	r3, [r0, #32]
 80139ba:	b90b      	cbnz	r3, 80139c0 <__swbuf_r+0x12>
 80139bc:	f7ff ff4a 	bl	8013854 <__sinit>
 80139c0:	69a3      	ldr	r3, [r4, #24]
 80139c2:	60a3      	str	r3, [r4, #8]
 80139c4:	89a3      	ldrh	r3, [r4, #12]
 80139c6:	071a      	lsls	r2, r3, #28
 80139c8:	d501      	bpl.n	80139ce <__swbuf_r+0x20>
 80139ca:	6923      	ldr	r3, [r4, #16]
 80139cc:	b943      	cbnz	r3, 80139e0 <__swbuf_r+0x32>
 80139ce:	4621      	mov	r1, r4
 80139d0:	4628      	mov	r0, r5
 80139d2:	f000 f82b 	bl	8013a2c <__swsetup_r>
 80139d6:	b118      	cbz	r0, 80139e0 <__swbuf_r+0x32>
 80139d8:	f04f 37ff 	mov.w	r7, #4294967295
 80139dc:	4638      	mov	r0, r7
 80139de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80139e0:	6823      	ldr	r3, [r4, #0]
 80139e2:	6922      	ldr	r2, [r4, #16]
 80139e4:	1a98      	subs	r0, r3, r2
 80139e6:	6963      	ldr	r3, [r4, #20]
 80139e8:	b2f6      	uxtb	r6, r6
 80139ea:	4283      	cmp	r3, r0
 80139ec:	4637      	mov	r7, r6
 80139ee:	dc05      	bgt.n	80139fc <__swbuf_r+0x4e>
 80139f0:	4621      	mov	r1, r4
 80139f2:	4628      	mov	r0, r5
 80139f4:	f002 fb52 	bl	801609c <_fflush_r>
 80139f8:	2800      	cmp	r0, #0
 80139fa:	d1ed      	bne.n	80139d8 <__swbuf_r+0x2a>
 80139fc:	68a3      	ldr	r3, [r4, #8]
 80139fe:	3b01      	subs	r3, #1
 8013a00:	60a3      	str	r3, [r4, #8]
 8013a02:	6823      	ldr	r3, [r4, #0]
 8013a04:	1c5a      	adds	r2, r3, #1
 8013a06:	6022      	str	r2, [r4, #0]
 8013a08:	701e      	strb	r6, [r3, #0]
 8013a0a:	6962      	ldr	r2, [r4, #20]
 8013a0c:	1c43      	adds	r3, r0, #1
 8013a0e:	429a      	cmp	r2, r3
 8013a10:	d004      	beq.n	8013a1c <__swbuf_r+0x6e>
 8013a12:	89a3      	ldrh	r3, [r4, #12]
 8013a14:	07db      	lsls	r3, r3, #31
 8013a16:	d5e1      	bpl.n	80139dc <__swbuf_r+0x2e>
 8013a18:	2e0a      	cmp	r6, #10
 8013a1a:	d1df      	bne.n	80139dc <__swbuf_r+0x2e>
 8013a1c:	4621      	mov	r1, r4
 8013a1e:	4628      	mov	r0, r5
 8013a20:	f002 fb3c 	bl	801609c <_fflush_r>
 8013a24:	2800      	cmp	r0, #0
 8013a26:	d0d9      	beq.n	80139dc <__swbuf_r+0x2e>
 8013a28:	e7d6      	b.n	80139d8 <__swbuf_r+0x2a>
	...

08013a2c <__swsetup_r>:
 8013a2c:	b538      	push	{r3, r4, r5, lr}
 8013a2e:	4b29      	ldr	r3, [pc, #164]	@ (8013ad4 <__swsetup_r+0xa8>)
 8013a30:	4605      	mov	r5, r0
 8013a32:	6818      	ldr	r0, [r3, #0]
 8013a34:	460c      	mov	r4, r1
 8013a36:	b118      	cbz	r0, 8013a40 <__swsetup_r+0x14>
 8013a38:	6a03      	ldr	r3, [r0, #32]
 8013a3a:	b90b      	cbnz	r3, 8013a40 <__swsetup_r+0x14>
 8013a3c:	f7ff ff0a 	bl	8013854 <__sinit>
 8013a40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013a44:	0719      	lsls	r1, r3, #28
 8013a46:	d422      	bmi.n	8013a8e <__swsetup_r+0x62>
 8013a48:	06da      	lsls	r2, r3, #27
 8013a4a:	d407      	bmi.n	8013a5c <__swsetup_r+0x30>
 8013a4c:	2209      	movs	r2, #9
 8013a4e:	602a      	str	r2, [r5, #0]
 8013a50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013a54:	81a3      	strh	r3, [r4, #12]
 8013a56:	f04f 30ff 	mov.w	r0, #4294967295
 8013a5a:	e033      	b.n	8013ac4 <__swsetup_r+0x98>
 8013a5c:	0758      	lsls	r0, r3, #29
 8013a5e:	d512      	bpl.n	8013a86 <__swsetup_r+0x5a>
 8013a60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013a62:	b141      	cbz	r1, 8013a76 <__swsetup_r+0x4a>
 8013a64:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013a68:	4299      	cmp	r1, r3
 8013a6a:	d002      	beq.n	8013a72 <__swsetup_r+0x46>
 8013a6c:	4628      	mov	r0, r5
 8013a6e:	f000 ffab 	bl	80149c8 <_free_r>
 8013a72:	2300      	movs	r3, #0
 8013a74:	6363      	str	r3, [r4, #52]	@ 0x34
 8013a76:	89a3      	ldrh	r3, [r4, #12]
 8013a78:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8013a7c:	81a3      	strh	r3, [r4, #12]
 8013a7e:	2300      	movs	r3, #0
 8013a80:	6063      	str	r3, [r4, #4]
 8013a82:	6923      	ldr	r3, [r4, #16]
 8013a84:	6023      	str	r3, [r4, #0]
 8013a86:	89a3      	ldrh	r3, [r4, #12]
 8013a88:	f043 0308 	orr.w	r3, r3, #8
 8013a8c:	81a3      	strh	r3, [r4, #12]
 8013a8e:	6923      	ldr	r3, [r4, #16]
 8013a90:	b94b      	cbnz	r3, 8013aa6 <__swsetup_r+0x7a>
 8013a92:	89a3      	ldrh	r3, [r4, #12]
 8013a94:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8013a98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013a9c:	d003      	beq.n	8013aa6 <__swsetup_r+0x7a>
 8013a9e:	4621      	mov	r1, r4
 8013aa0:	4628      	mov	r0, r5
 8013aa2:	f002 fb49 	bl	8016138 <__smakebuf_r>
 8013aa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013aaa:	f013 0201 	ands.w	r2, r3, #1
 8013aae:	d00a      	beq.n	8013ac6 <__swsetup_r+0x9a>
 8013ab0:	2200      	movs	r2, #0
 8013ab2:	60a2      	str	r2, [r4, #8]
 8013ab4:	6962      	ldr	r2, [r4, #20]
 8013ab6:	4252      	negs	r2, r2
 8013ab8:	61a2      	str	r2, [r4, #24]
 8013aba:	6922      	ldr	r2, [r4, #16]
 8013abc:	b942      	cbnz	r2, 8013ad0 <__swsetup_r+0xa4>
 8013abe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8013ac2:	d1c5      	bne.n	8013a50 <__swsetup_r+0x24>
 8013ac4:	bd38      	pop	{r3, r4, r5, pc}
 8013ac6:	0799      	lsls	r1, r3, #30
 8013ac8:	bf58      	it	pl
 8013aca:	6962      	ldrpl	r2, [r4, #20]
 8013acc:	60a2      	str	r2, [r4, #8]
 8013ace:	e7f4      	b.n	8013aba <__swsetup_r+0x8e>
 8013ad0:	2000      	movs	r0, #0
 8013ad2:	e7f7      	b.n	8013ac4 <__swsetup_r+0x98>
 8013ad4:	2000018c 	.word	0x2000018c

08013ad8 <memmove>:
 8013ad8:	4288      	cmp	r0, r1
 8013ada:	b510      	push	{r4, lr}
 8013adc:	eb01 0402 	add.w	r4, r1, r2
 8013ae0:	d902      	bls.n	8013ae8 <memmove+0x10>
 8013ae2:	4284      	cmp	r4, r0
 8013ae4:	4623      	mov	r3, r4
 8013ae6:	d807      	bhi.n	8013af8 <memmove+0x20>
 8013ae8:	1e43      	subs	r3, r0, #1
 8013aea:	42a1      	cmp	r1, r4
 8013aec:	d008      	beq.n	8013b00 <memmove+0x28>
 8013aee:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013af2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013af6:	e7f8      	b.n	8013aea <memmove+0x12>
 8013af8:	4402      	add	r2, r0
 8013afa:	4601      	mov	r1, r0
 8013afc:	428a      	cmp	r2, r1
 8013afe:	d100      	bne.n	8013b02 <memmove+0x2a>
 8013b00:	bd10      	pop	{r4, pc}
 8013b02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013b06:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013b0a:	e7f7      	b.n	8013afc <memmove+0x24>

08013b0c <memset>:
 8013b0c:	4402      	add	r2, r0
 8013b0e:	4603      	mov	r3, r0
 8013b10:	4293      	cmp	r3, r2
 8013b12:	d100      	bne.n	8013b16 <memset+0xa>
 8013b14:	4770      	bx	lr
 8013b16:	f803 1b01 	strb.w	r1, [r3], #1
 8013b1a:	e7f9      	b.n	8013b10 <memset+0x4>

08013b1c <strncmp>:
 8013b1c:	b510      	push	{r4, lr}
 8013b1e:	b16a      	cbz	r2, 8013b3c <strncmp+0x20>
 8013b20:	3901      	subs	r1, #1
 8013b22:	1884      	adds	r4, r0, r2
 8013b24:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013b28:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8013b2c:	429a      	cmp	r2, r3
 8013b2e:	d103      	bne.n	8013b38 <strncmp+0x1c>
 8013b30:	42a0      	cmp	r0, r4
 8013b32:	d001      	beq.n	8013b38 <strncmp+0x1c>
 8013b34:	2a00      	cmp	r2, #0
 8013b36:	d1f5      	bne.n	8013b24 <strncmp+0x8>
 8013b38:	1ad0      	subs	r0, r2, r3
 8013b3a:	bd10      	pop	{r4, pc}
 8013b3c:	4610      	mov	r0, r2
 8013b3e:	e7fc      	b.n	8013b3a <strncmp+0x1e>

08013b40 <_raise_r>:
 8013b40:	291f      	cmp	r1, #31
 8013b42:	b538      	push	{r3, r4, r5, lr}
 8013b44:	4605      	mov	r5, r0
 8013b46:	460c      	mov	r4, r1
 8013b48:	d904      	bls.n	8013b54 <_raise_r+0x14>
 8013b4a:	2316      	movs	r3, #22
 8013b4c:	6003      	str	r3, [r0, #0]
 8013b4e:	f04f 30ff 	mov.w	r0, #4294967295
 8013b52:	bd38      	pop	{r3, r4, r5, pc}
 8013b54:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8013b56:	b112      	cbz	r2, 8013b5e <_raise_r+0x1e>
 8013b58:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013b5c:	b94b      	cbnz	r3, 8013b72 <_raise_r+0x32>
 8013b5e:	4628      	mov	r0, r5
 8013b60:	f000 f868 	bl	8013c34 <_getpid_r>
 8013b64:	4622      	mov	r2, r4
 8013b66:	4601      	mov	r1, r0
 8013b68:	4628      	mov	r0, r5
 8013b6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013b6e:	f000 b84f 	b.w	8013c10 <_kill_r>
 8013b72:	2b01      	cmp	r3, #1
 8013b74:	d00a      	beq.n	8013b8c <_raise_r+0x4c>
 8013b76:	1c59      	adds	r1, r3, #1
 8013b78:	d103      	bne.n	8013b82 <_raise_r+0x42>
 8013b7a:	2316      	movs	r3, #22
 8013b7c:	6003      	str	r3, [r0, #0]
 8013b7e:	2001      	movs	r0, #1
 8013b80:	e7e7      	b.n	8013b52 <_raise_r+0x12>
 8013b82:	2100      	movs	r1, #0
 8013b84:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8013b88:	4620      	mov	r0, r4
 8013b8a:	4798      	blx	r3
 8013b8c:	2000      	movs	r0, #0
 8013b8e:	e7e0      	b.n	8013b52 <_raise_r+0x12>

08013b90 <raise>:
 8013b90:	4b02      	ldr	r3, [pc, #8]	@ (8013b9c <raise+0xc>)
 8013b92:	4601      	mov	r1, r0
 8013b94:	6818      	ldr	r0, [r3, #0]
 8013b96:	f7ff bfd3 	b.w	8013b40 <_raise_r>
 8013b9a:	bf00      	nop
 8013b9c:	2000018c 	.word	0x2000018c

08013ba0 <_localeconv_r>:
 8013ba0:	4800      	ldr	r0, [pc, #0]	@ (8013ba4 <_localeconv_r+0x4>)
 8013ba2:	4770      	bx	lr
 8013ba4:	20000110 	.word	0x20000110

08013ba8 <_close_r>:
 8013ba8:	b538      	push	{r3, r4, r5, lr}
 8013baa:	4d06      	ldr	r5, [pc, #24]	@ (8013bc4 <_close_r+0x1c>)
 8013bac:	2300      	movs	r3, #0
 8013bae:	4604      	mov	r4, r0
 8013bb0:	4608      	mov	r0, r1
 8013bb2:	602b      	str	r3, [r5, #0]
 8013bb4:	f7ee fd50 	bl	8002658 <_close>
 8013bb8:	1c43      	adds	r3, r0, #1
 8013bba:	d102      	bne.n	8013bc2 <_close_r+0x1a>
 8013bbc:	682b      	ldr	r3, [r5, #0]
 8013bbe:	b103      	cbz	r3, 8013bc2 <_close_r+0x1a>
 8013bc0:	6023      	str	r3, [r4, #0]
 8013bc2:	bd38      	pop	{r3, r4, r5, pc}
 8013bc4:	2000d99c 	.word	0x2000d99c

08013bc8 <_lseek_r>:
 8013bc8:	b538      	push	{r3, r4, r5, lr}
 8013bca:	4d07      	ldr	r5, [pc, #28]	@ (8013be8 <_lseek_r+0x20>)
 8013bcc:	4604      	mov	r4, r0
 8013bce:	4608      	mov	r0, r1
 8013bd0:	4611      	mov	r1, r2
 8013bd2:	2200      	movs	r2, #0
 8013bd4:	602a      	str	r2, [r5, #0]
 8013bd6:	461a      	mov	r2, r3
 8013bd8:	f7ee fd65 	bl	80026a6 <_lseek>
 8013bdc:	1c43      	adds	r3, r0, #1
 8013bde:	d102      	bne.n	8013be6 <_lseek_r+0x1e>
 8013be0:	682b      	ldr	r3, [r5, #0]
 8013be2:	b103      	cbz	r3, 8013be6 <_lseek_r+0x1e>
 8013be4:	6023      	str	r3, [r4, #0]
 8013be6:	bd38      	pop	{r3, r4, r5, pc}
 8013be8:	2000d99c 	.word	0x2000d99c

08013bec <_read_r>:
 8013bec:	b538      	push	{r3, r4, r5, lr}
 8013bee:	4d07      	ldr	r5, [pc, #28]	@ (8013c0c <_read_r+0x20>)
 8013bf0:	4604      	mov	r4, r0
 8013bf2:	4608      	mov	r0, r1
 8013bf4:	4611      	mov	r1, r2
 8013bf6:	2200      	movs	r2, #0
 8013bf8:	602a      	str	r2, [r5, #0]
 8013bfa:	461a      	mov	r2, r3
 8013bfc:	f7ee fcf3 	bl	80025e6 <_read>
 8013c00:	1c43      	adds	r3, r0, #1
 8013c02:	d102      	bne.n	8013c0a <_read_r+0x1e>
 8013c04:	682b      	ldr	r3, [r5, #0]
 8013c06:	b103      	cbz	r3, 8013c0a <_read_r+0x1e>
 8013c08:	6023      	str	r3, [r4, #0]
 8013c0a:	bd38      	pop	{r3, r4, r5, pc}
 8013c0c:	2000d99c 	.word	0x2000d99c

08013c10 <_kill_r>:
 8013c10:	b538      	push	{r3, r4, r5, lr}
 8013c12:	4d07      	ldr	r5, [pc, #28]	@ (8013c30 <_kill_r+0x20>)
 8013c14:	2300      	movs	r3, #0
 8013c16:	4604      	mov	r4, r0
 8013c18:	4608      	mov	r0, r1
 8013c1a:	4611      	mov	r1, r2
 8013c1c:	602b      	str	r3, [r5, #0]
 8013c1e:	f7ee fcc7 	bl	80025b0 <_kill>
 8013c22:	1c43      	adds	r3, r0, #1
 8013c24:	d102      	bne.n	8013c2c <_kill_r+0x1c>
 8013c26:	682b      	ldr	r3, [r5, #0]
 8013c28:	b103      	cbz	r3, 8013c2c <_kill_r+0x1c>
 8013c2a:	6023      	str	r3, [r4, #0]
 8013c2c:	bd38      	pop	{r3, r4, r5, pc}
 8013c2e:	bf00      	nop
 8013c30:	2000d99c 	.word	0x2000d99c

08013c34 <_getpid_r>:
 8013c34:	f7ee bcb4 	b.w	80025a0 <_getpid>

08013c38 <_sbrk_r>:
 8013c38:	b538      	push	{r3, r4, r5, lr}
 8013c3a:	4d06      	ldr	r5, [pc, #24]	@ (8013c54 <_sbrk_r+0x1c>)
 8013c3c:	2300      	movs	r3, #0
 8013c3e:	4604      	mov	r4, r0
 8013c40:	4608      	mov	r0, r1
 8013c42:	602b      	str	r3, [r5, #0]
 8013c44:	f7ee fd3c 	bl	80026c0 <_sbrk>
 8013c48:	1c43      	adds	r3, r0, #1
 8013c4a:	d102      	bne.n	8013c52 <_sbrk_r+0x1a>
 8013c4c:	682b      	ldr	r3, [r5, #0]
 8013c4e:	b103      	cbz	r3, 8013c52 <_sbrk_r+0x1a>
 8013c50:	6023      	str	r3, [r4, #0]
 8013c52:	bd38      	pop	{r3, r4, r5, pc}
 8013c54:	2000d99c 	.word	0x2000d99c

08013c58 <_write_r>:
 8013c58:	b538      	push	{r3, r4, r5, lr}
 8013c5a:	4d07      	ldr	r5, [pc, #28]	@ (8013c78 <_write_r+0x20>)
 8013c5c:	4604      	mov	r4, r0
 8013c5e:	4608      	mov	r0, r1
 8013c60:	4611      	mov	r1, r2
 8013c62:	2200      	movs	r2, #0
 8013c64:	602a      	str	r2, [r5, #0]
 8013c66:	461a      	mov	r2, r3
 8013c68:	f7ee fcda 	bl	8002620 <_write>
 8013c6c:	1c43      	adds	r3, r0, #1
 8013c6e:	d102      	bne.n	8013c76 <_write_r+0x1e>
 8013c70:	682b      	ldr	r3, [r5, #0]
 8013c72:	b103      	cbz	r3, 8013c76 <_write_r+0x1e>
 8013c74:	6023      	str	r3, [r4, #0]
 8013c76:	bd38      	pop	{r3, r4, r5, pc}
 8013c78:	2000d99c 	.word	0x2000d99c

08013c7c <__errno>:
 8013c7c:	4b01      	ldr	r3, [pc, #4]	@ (8013c84 <__errno+0x8>)
 8013c7e:	6818      	ldr	r0, [r3, #0]
 8013c80:	4770      	bx	lr
 8013c82:	bf00      	nop
 8013c84:	2000018c 	.word	0x2000018c

08013c88 <__libc_init_array>:
 8013c88:	b570      	push	{r4, r5, r6, lr}
 8013c8a:	4d0d      	ldr	r5, [pc, #52]	@ (8013cc0 <__libc_init_array+0x38>)
 8013c8c:	4c0d      	ldr	r4, [pc, #52]	@ (8013cc4 <__libc_init_array+0x3c>)
 8013c8e:	1b64      	subs	r4, r4, r5
 8013c90:	10a4      	asrs	r4, r4, #2
 8013c92:	2600      	movs	r6, #0
 8013c94:	42a6      	cmp	r6, r4
 8013c96:	d109      	bne.n	8013cac <__libc_init_array+0x24>
 8013c98:	4d0b      	ldr	r5, [pc, #44]	@ (8013cc8 <__libc_init_array+0x40>)
 8013c9a:	4c0c      	ldr	r4, [pc, #48]	@ (8013ccc <__libc_init_array+0x44>)
 8013c9c:	f002 faf4 	bl	8016288 <_init>
 8013ca0:	1b64      	subs	r4, r4, r5
 8013ca2:	10a4      	asrs	r4, r4, #2
 8013ca4:	2600      	movs	r6, #0
 8013ca6:	42a6      	cmp	r6, r4
 8013ca8:	d105      	bne.n	8013cb6 <__libc_init_array+0x2e>
 8013caa:	bd70      	pop	{r4, r5, r6, pc}
 8013cac:	f855 3b04 	ldr.w	r3, [r5], #4
 8013cb0:	4798      	blx	r3
 8013cb2:	3601      	adds	r6, #1
 8013cb4:	e7ee      	b.n	8013c94 <__libc_init_array+0xc>
 8013cb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8013cba:	4798      	blx	r3
 8013cbc:	3601      	adds	r6, #1
 8013cbe:	e7f2      	b.n	8013ca6 <__libc_init_array+0x1e>
 8013cc0:	08041dc0 	.word	0x08041dc0
 8013cc4:	08041dc0 	.word	0x08041dc0
 8013cc8:	08041dc0 	.word	0x08041dc0
 8013ccc:	08041dcc 	.word	0x08041dcc

08013cd0 <__retarget_lock_init_recursive>:
 8013cd0:	4770      	bx	lr

08013cd2 <__retarget_lock_acquire_recursive>:
 8013cd2:	4770      	bx	lr

08013cd4 <__retarget_lock_release_recursive>:
 8013cd4:	4770      	bx	lr

08013cd6 <memcpy>:
 8013cd6:	440a      	add	r2, r1
 8013cd8:	4291      	cmp	r1, r2
 8013cda:	f100 33ff 	add.w	r3, r0, #4294967295
 8013cde:	d100      	bne.n	8013ce2 <memcpy+0xc>
 8013ce0:	4770      	bx	lr
 8013ce2:	b510      	push	{r4, lr}
 8013ce4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013ce8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013cec:	4291      	cmp	r1, r2
 8013cee:	d1f9      	bne.n	8013ce4 <memcpy+0xe>
 8013cf0:	bd10      	pop	{r4, pc}
 8013cf2:	0000      	movs	r0, r0
 8013cf4:	0000      	movs	r0, r0
	...

08013cf8 <nan>:
 8013cf8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8013d00 <nan+0x8>
 8013cfc:	4770      	bx	lr
 8013cfe:	bf00      	nop
 8013d00:	00000000 	.word	0x00000000
 8013d04:	7ff80000 	.word	0x7ff80000

08013d08 <nanf>:
 8013d08:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8013d10 <nanf+0x8>
 8013d0c:	4770      	bx	lr
 8013d0e:	bf00      	nop
 8013d10:	7fc00000 	.word	0x7fc00000

08013d14 <quorem>:
 8013d14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d18:	6903      	ldr	r3, [r0, #16]
 8013d1a:	690c      	ldr	r4, [r1, #16]
 8013d1c:	42a3      	cmp	r3, r4
 8013d1e:	4607      	mov	r7, r0
 8013d20:	db7e      	blt.n	8013e20 <quorem+0x10c>
 8013d22:	3c01      	subs	r4, #1
 8013d24:	f101 0814 	add.w	r8, r1, #20
 8013d28:	00a3      	lsls	r3, r4, #2
 8013d2a:	f100 0514 	add.w	r5, r0, #20
 8013d2e:	9300      	str	r3, [sp, #0]
 8013d30:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013d34:	9301      	str	r3, [sp, #4]
 8013d36:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8013d3a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013d3e:	3301      	adds	r3, #1
 8013d40:	429a      	cmp	r2, r3
 8013d42:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8013d46:	fbb2 f6f3 	udiv	r6, r2, r3
 8013d4a:	d32e      	bcc.n	8013daa <quorem+0x96>
 8013d4c:	f04f 0a00 	mov.w	sl, #0
 8013d50:	46c4      	mov	ip, r8
 8013d52:	46ae      	mov	lr, r5
 8013d54:	46d3      	mov	fp, sl
 8013d56:	f85c 3b04 	ldr.w	r3, [ip], #4
 8013d5a:	b298      	uxth	r0, r3
 8013d5c:	fb06 a000 	mla	r0, r6, r0, sl
 8013d60:	0c02      	lsrs	r2, r0, #16
 8013d62:	0c1b      	lsrs	r3, r3, #16
 8013d64:	fb06 2303 	mla	r3, r6, r3, r2
 8013d68:	f8de 2000 	ldr.w	r2, [lr]
 8013d6c:	b280      	uxth	r0, r0
 8013d6e:	b292      	uxth	r2, r2
 8013d70:	1a12      	subs	r2, r2, r0
 8013d72:	445a      	add	r2, fp
 8013d74:	f8de 0000 	ldr.w	r0, [lr]
 8013d78:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013d7c:	b29b      	uxth	r3, r3
 8013d7e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8013d82:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8013d86:	b292      	uxth	r2, r2
 8013d88:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8013d8c:	45e1      	cmp	r9, ip
 8013d8e:	f84e 2b04 	str.w	r2, [lr], #4
 8013d92:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8013d96:	d2de      	bcs.n	8013d56 <quorem+0x42>
 8013d98:	9b00      	ldr	r3, [sp, #0]
 8013d9a:	58eb      	ldr	r3, [r5, r3]
 8013d9c:	b92b      	cbnz	r3, 8013daa <quorem+0x96>
 8013d9e:	9b01      	ldr	r3, [sp, #4]
 8013da0:	3b04      	subs	r3, #4
 8013da2:	429d      	cmp	r5, r3
 8013da4:	461a      	mov	r2, r3
 8013da6:	d32f      	bcc.n	8013e08 <quorem+0xf4>
 8013da8:	613c      	str	r4, [r7, #16]
 8013daa:	4638      	mov	r0, r7
 8013dac:	f001 fc5e 	bl	801566c <__mcmp>
 8013db0:	2800      	cmp	r0, #0
 8013db2:	db25      	blt.n	8013e00 <quorem+0xec>
 8013db4:	4629      	mov	r1, r5
 8013db6:	2000      	movs	r0, #0
 8013db8:	f858 2b04 	ldr.w	r2, [r8], #4
 8013dbc:	f8d1 c000 	ldr.w	ip, [r1]
 8013dc0:	fa1f fe82 	uxth.w	lr, r2
 8013dc4:	fa1f f38c 	uxth.w	r3, ip
 8013dc8:	eba3 030e 	sub.w	r3, r3, lr
 8013dcc:	4403      	add	r3, r0
 8013dce:	0c12      	lsrs	r2, r2, #16
 8013dd0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8013dd4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8013dd8:	b29b      	uxth	r3, r3
 8013dda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013dde:	45c1      	cmp	r9, r8
 8013de0:	f841 3b04 	str.w	r3, [r1], #4
 8013de4:	ea4f 4022 	mov.w	r0, r2, asr #16
 8013de8:	d2e6      	bcs.n	8013db8 <quorem+0xa4>
 8013dea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013dee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013df2:	b922      	cbnz	r2, 8013dfe <quorem+0xea>
 8013df4:	3b04      	subs	r3, #4
 8013df6:	429d      	cmp	r5, r3
 8013df8:	461a      	mov	r2, r3
 8013dfa:	d30b      	bcc.n	8013e14 <quorem+0x100>
 8013dfc:	613c      	str	r4, [r7, #16]
 8013dfe:	3601      	adds	r6, #1
 8013e00:	4630      	mov	r0, r6
 8013e02:	b003      	add	sp, #12
 8013e04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013e08:	6812      	ldr	r2, [r2, #0]
 8013e0a:	3b04      	subs	r3, #4
 8013e0c:	2a00      	cmp	r2, #0
 8013e0e:	d1cb      	bne.n	8013da8 <quorem+0x94>
 8013e10:	3c01      	subs	r4, #1
 8013e12:	e7c6      	b.n	8013da2 <quorem+0x8e>
 8013e14:	6812      	ldr	r2, [r2, #0]
 8013e16:	3b04      	subs	r3, #4
 8013e18:	2a00      	cmp	r2, #0
 8013e1a:	d1ef      	bne.n	8013dfc <quorem+0xe8>
 8013e1c:	3c01      	subs	r4, #1
 8013e1e:	e7ea      	b.n	8013df6 <quorem+0xe2>
 8013e20:	2000      	movs	r0, #0
 8013e22:	e7ee      	b.n	8013e02 <quorem+0xee>
 8013e24:	0000      	movs	r0, r0
	...

08013e28 <_dtoa_r>:
 8013e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013e2c:	69c7      	ldr	r7, [r0, #28]
 8013e2e:	b097      	sub	sp, #92	@ 0x5c
 8013e30:	ed8d 0b04 	vstr	d0, [sp, #16]
 8013e34:	ec55 4b10 	vmov	r4, r5, d0
 8013e38:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8013e3a:	9107      	str	r1, [sp, #28]
 8013e3c:	4681      	mov	r9, r0
 8013e3e:	920c      	str	r2, [sp, #48]	@ 0x30
 8013e40:	9311      	str	r3, [sp, #68]	@ 0x44
 8013e42:	b97f      	cbnz	r7, 8013e64 <_dtoa_r+0x3c>
 8013e44:	2010      	movs	r0, #16
 8013e46:	f7fd fed3 	bl	8011bf0 <malloc>
 8013e4a:	4602      	mov	r2, r0
 8013e4c:	f8c9 001c 	str.w	r0, [r9, #28]
 8013e50:	b920      	cbnz	r0, 8013e5c <_dtoa_r+0x34>
 8013e52:	4ba9      	ldr	r3, [pc, #676]	@ (80140f8 <_dtoa_r+0x2d0>)
 8013e54:	21ef      	movs	r1, #239	@ 0xef
 8013e56:	48a9      	ldr	r0, [pc, #676]	@ (80140fc <_dtoa_r+0x2d4>)
 8013e58:	f7fd feac 	bl	8011bb4 <__assert_func>
 8013e5c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8013e60:	6007      	str	r7, [r0, #0]
 8013e62:	60c7      	str	r7, [r0, #12]
 8013e64:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013e68:	6819      	ldr	r1, [r3, #0]
 8013e6a:	b159      	cbz	r1, 8013e84 <_dtoa_r+0x5c>
 8013e6c:	685a      	ldr	r2, [r3, #4]
 8013e6e:	604a      	str	r2, [r1, #4]
 8013e70:	2301      	movs	r3, #1
 8013e72:	4093      	lsls	r3, r2
 8013e74:	608b      	str	r3, [r1, #8]
 8013e76:	4648      	mov	r0, r9
 8013e78:	f001 f97c 	bl	8015174 <_Bfree>
 8013e7c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8013e80:	2200      	movs	r2, #0
 8013e82:	601a      	str	r2, [r3, #0]
 8013e84:	1e2b      	subs	r3, r5, #0
 8013e86:	bfb9      	ittee	lt
 8013e88:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8013e8c:	9305      	strlt	r3, [sp, #20]
 8013e8e:	2300      	movge	r3, #0
 8013e90:	6033      	strge	r3, [r6, #0]
 8013e92:	9f05      	ldr	r7, [sp, #20]
 8013e94:	4b9a      	ldr	r3, [pc, #616]	@ (8014100 <_dtoa_r+0x2d8>)
 8013e96:	bfbc      	itt	lt
 8013e98:	2201      	movlt	r2, #1
 8013e9a:	6032      	strlt	r2, [r6, #0]
 8013e9c:	43bb      	bics	r3, r7
 8013e9e:	d112      	bne.n	8013ec6 <_dtoa_r+0x9e>
 8013ea0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8013ea2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8013ea6:	6013      	str	r3, [r2, #0]
 8013ea8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8013eac:	4323      	orrs	r3, r4
 8013eae:	f000 855a 	beq.w	8014966 <_dtoa_r+0xb3e>
 8013eb2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013eb4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8014114 <_dtoa_r+0x2ec>
 8013eb8:	2b00      	cmp	r3, #0
 8013eba:	f000 855c 	beq.w	8014976 <_dtoa_r+0xb4e>
 8013ebe:	f10a 0303 	add.w	r3, sl, #3
 8013ec2:	f000 bd56 	b.w	8014972 <_dtoa_r+0xb4a>
 8013ec6:	ed9d 7b04 	vldr	d7, [sp, #16]
 8013eca:	2200      	movs	r2, #0
 8013ecc:	ec51 0b17 	vmov	r0, r1, d7
 8013ed0:	2300      	movs	r3, #0
 8013ed2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8013ed6:	f7ec fe17 	bl	8000b08 <__aeabi_dcmpeq>
 8013eda:	4680      	mov	r8, r0
 8013edc:	b158      	cbz	r0, 8013ef6 <_dtoa_r+0xce>
 8013ede:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8013ee0:	2301      	movs	r3, #1
 8013ee2:	6013      	str	r3, [r2, #0]
 8013ee4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013ee6:	b113      	cbz	r3, 8013eee <_dtoa_r+0xc6>
 8013ee8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8013eea:	4b86      	ldr	r3, [pc, #536]	@ (8014104 <_dtoa_r+0x2dc>)
 8013eec:	6013      	str	r3, [r2, #0]
 8013eee:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8014118 <_dtoa_r+0x2f0>
 8013ef2:	f000 bd40 	b.w	8014976 <_dtoa_r+0xb4e>
 8013ef6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8013efa:	aa14      	add	r2, sp, #80	@ 0x50
 8013efc:	a915      	add	r1, sp, #84	@ 0x54
 8013efe:	4648      	mov	r0, r9
 8013f00:	f001 fcd4 	bl	80158ac <__d2b>
 8013f04:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8013f08:	9002      	str	r0, [sp, #8]
 8013f0a:	2e00      	cmp	r6, #0
 8013f0c:	d078      	beq.n	8014000 <_dtoa_r+0x1d8>
 8013f0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013f10:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8013f14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013f18:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013f1c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8013f20:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8013f24:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8013f28:	4619      	mov	r1, r3
 8013f2a:	2200      	movs	r2, #0
 8013f2c:	4b76      	ldr	r3, [pc, #472]	@ (8014108 <_dtoa_r+0x2e0>)
 8013f2e:	f7ec f9cb 	bl	80002c8 <__aeabi_dsub>
 8013f32:	a36b      	add	r3, pc, #428	@ (adr r3, 80140e0 <_dtoa_r+0x2b8>)
 8013f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f38:	f7ec fb7e 	bl	8000638 <__aeabi_dmul>
 8013f3c:	a36a      	add	r3, pc, #424	@ (adr r3, 80140e8 <_dtoa_r+0x2c0>)
 8013f3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f42:	f7ec f9c3 	bl	80002cc <__adddf3>
 8013f46:	4604      	mov	r4, r0
 8013f48:	4630      	mov	r0, r6
 8013f4a:	460d      	mov	r5, r1
 8013f4c:	f7ec fb0a 	bl	8000564 <__aeabi_i2d>
 8013f50:	a367      	add	r3, pc, #412	@ (adr r3, 80140f0 <_dtoa_r+0x2c8>)
 8013f52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f56:	f7ec fb6f 	bl	8000638 <__aeabi_dmul>
 8013f5a:	4602      	mov	r2, r0
 8013f5c:	460b      	mov	r3, r1
 8013f5e:	4620      	mov	r0, r4
 8013f60:	4629      	mov	r1, r5
 8013f62:	f7ec f9b3 	bl	80002cc <__adddf3>
 8013f66:	4604      	mov	r4, r0
 8013f68:	460d      	mov	r5, r1
 8013f6a:	f7ec fe15 	bl	8000b98 <__aeabi_d2iz>
 8013f6e:	2200      	movs	r2, #0
 8013f70:	4607      	mov	r7, r0
 8013f72:	2300      	movs	r3, #0
 8013f74:	4620      	mov	r0, r4
 8013f76:	4629      	mov	r1, r5
 8013f78:	f7ec fdd0 	bl	8000b1c <__aeabi_dcmplt>
 8013f7c:	b140      	cbz	r0, 8013f90 <_dtoa_r+0x168>
 8013f7e:	4638      	mov	r0, r7
 8013f80:	f7ec faf0 	bl	8000564 <__aeabi_i2d>
 8013f84:	4622      	mov	r2, r4
 8013f86:	462b      	mov	r3, r5
 8013f88:	f7ec fdbe 	bl	8000b08 <__aeabi_dcmpeq>
 8013f8c:	b900      	cbnz	r0, 8013f90 <_dtoa_r+0x168>
 8013f8e:	3f01      	subs	r7, #1
 8013f90:	2f16      	cmp	r7, #22
 8013f92:	d852      	bhi.n	801403a <_dtoa_r+0x212>
 8013f94:	4b5d      	ldr	r3, [pc, #372]	@ (801410c <_dtoa_r+0x2e4>)
 8013f96:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8013f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f9e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8013fa2:	f7ec fdbb 	bl	8000b1c <__aeabi_dcmplt>
 8013fa6:	2800      	cmp	r0, #0
 8013fa8:	d049      	beq.n	801403e <_dtoa_r+0x216>
 8013faa:	3f01      	subs	r7, #1
 8013fac:	2300      	movs	r3, #0
 8013fae:	9310      	str	r3, [sp, #64]	@ 0x40
 8013fb0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8013fb2:	1b9b      	subs	r3, r3, r6
 8013fb4:	1e5a      	subs	r2, r3, #1
 8013fb6:	bf45      	ittet	mi
 8013fb8:	f1c3 0301 	rsbmi	r3, r3, #1
 8013fbc:	9300      	strmi	r3, [sp, #0]
 8013fbe:	2300      	movpl	r3, #0
 8013fc0:	2300      	movmi	r3, #0
 8013fc2:	9206      	str	r2, [sp, #24]
 8013fc4:	bf54      	ite	pl
 8013fc6:	9300      	strpl	r3, [sp, #0]
 8013fc8:	9306      	strmi	r3, [sp, #24]
 8013fca:	2f00      	cmp	r7, #0
 8013fcc:	db39      	blt.n	8014042 <_dtoa_r+0x21a>
 8013fce:	9b06      	ldr	r3, [sp, #24]
 8013fd0:	970d      	str	r7, [sp, #52]	@ 0x34
 8013fd2:	443b      	add	r3, r7
 8013fd4:	9306      	str	r3, [sp, #24]
 8013fd6:	2300      	movs	r3, #0
 8013fd8:	9308      	str	r3, [sp, #32]
 8013fda:	9b07      	ldr	r3, [sp, #28]
 8013fdc:	2b09      	cmp	r3, #9
 8013fde:	d863      	bhi.n	80140a8 <_dtoa_r+0x280>
 8013fe0:	2b05      	cmp	r3, #5
 8013fe2:	bfc4      	itt	gt
 8013fe4:	3b04      	subgt	r3, #4
 8013fe6:	9307      	strgt	r3, [sp, #28]
 8013fe8:	9b07      	ldr	r3, [sp, #28]
 8013fea:	f1a3 0302 	sub.w	r3, r3, #2
 8013fee:	bfcc      	ite	gt
 8013ff0:	2400      	movgt	r4, #0
 8013ff2:	2401      	movle	r4, #1
 8013ff4:	2b03      	cmp	r3, #3
 8013ff6:	d863      	bhi.n	80140c0 <_dtoa_r+0x298>
 8013ff8:	e8df f003 	tbb	[pc, r3]
 8013ffc:	2b375452 	.word	0x2b375452
 8014000:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8014004:	441e      	add	r6, r3
 8014006:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801400a:	2b20      	cmp	r3, #32
 801400c:	bfc1      	itttt	gt
 801400e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8014012:	409f      	lslgt	r7, r3
 8014014:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8014018:	fa24 f303 	lsrgt.w	r3, r4, r3
 801401c:	bfd6      	itet	le
 801401e:	f1c3 0320 	rsble	r3, r3, #32
 8014022:	ea47 0003 	orrgt.w	r0, r7, r3
 8014026:	fa04 f003 	lslle.w	r0, r4, r3
 801402a:	f7ec fa8b 	bl	8000544 <__aeabi_ui2d>
 801402e:	2201      	movs	r2, #1
 8014030:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8014034:	3e01      	subs	r6, #1
 8014036:	9212      	str	r2, [sp, #72]	@ 0x48
 8014038:	e776      	b.n	8013f28 <_dtoa_r+0x100>
 801403a:	2301      	movs	r3, #1
 801403c:	e7b7      	b.n	8013fae <_dtoa_r+0x186>
 801403e:	9010      	str	r0, [sp, #64]	@ 0x40
 8014040:	e7b6      	b.n	8013fb0 <_dtoa_r+0x188>
 8014042:	9b00      	ldr	r3, [sp, #0]
 8014044:	1bdb      	subs	r3, r3, r7
 8014046:	9300      	str	r3, [sp, #0]
 8014048:	427b      	negs	r3, r7
 801404a:	9308      	str	r3, [sp, #32]
 801404c:	2300      	movs	r3, #0
 801404e:	930d      	str	r3, [sp, #52]	@ 0x34
 8014050:	e7c3      	b.n	8013fda <_dtoa_r+0x1b2>
 8014052:	2301      	movs	r3, #1
 8014054:	9309      	str	r3, [sp, #36]	@ 0x24
 8014056:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014058:	eb07 0b03 	add.w	fp, r7, r3
 801405c:	f10b 0301 	add.w	r3, fp, #1
 8014060:	2b01      	cmp	r3, #1
 8014062:	9303      	str	r3, [sp, #12]
 8014064:	bfb8      	it	lt
 8014066:	2301      	movlt	r3, #1
 8014068:	e006      	b.n	8014078 <_dtoa_r+0x250>
 801406a:	2301      	movs	r3, #1
 801406c:	9309      	str	r3, [sp, #36]	@ 0x24
 801406e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014070:	2b00      	cmp	r3, #0
 8014072:	dd28      	ble.n	80140c6 <_dtoa_r+0x29e>
 8014074:	469b      	mov	fp, r3
 8014076:	9303      	str	r3, [sp, #12]
 8014078:	f8d9 001c 	ldr.w	r0, [r9, #28]
 801407c:	2100      	movs	r1, #0
 801407e:	2204      	movs	r2, #4
 8014080:	f102 0514 	add.w	r5, r2, #20
 8014084:	429d      	cmp	r5, r3
 8014086:	d926      	bls.n	80140d6 <_dtoa_r+0x2ae>
 8014088:	6041      	str	r1, [r0, #4]
 801408a:	4648      	mov	r0, r9
 801408c:	f001 f832 	bl	80150f4 <_Balloc>
 8014090:	4682      	mov	sl, r0
 8014092:	2800      	cmp	r0, #0
 8014094:	d142      	bne.n	801411c <_dtoa_r+0x2f4>
 8014096:	4b1e      	ldr	r3, [pc, #120]	@ (8014110 <_dtoa_r+0x2e8>)
 8014098:	4602      	mov	r2, r0
 801409a:	f240 11af 	movw	r1, #431	@ 0x1af
 801409e:	e6da      	b.n	8013e56 <_dtoa_r+0x2e>
 80140a0:	2300      	movs	r3, #0
 80140a2:	e7e3      	b.n	801406c <_dtoa_r+0x244>
 80140a4:	2300      	movs	r3, #0
 80140a6:	e7d5      	b.n	8014054 <_dtoa_r+0x22c>
 80140a8:	2401      	movs	r4, #1
 80140aa:	2300      	movs	r3, #0
 80140ac:	9307      	str	r3, [sp, #28]
 80140ae:	9409      	str	r4, [sp, #36]	@ 0x24
 80140b0:	f04f 3bff 	mov.w	fp, #4294967295
 80140b4:	2200      	movs	r2, #0
 80140b6:	f8cd b00c 	str.w	fp, [sp, #12]
 80140ba:	2312      	movs	r3, #18
 80140bc:	920c      	str	r2, [sp, #48]	@ 0x30
 80140be:	e7db      	b.n	8014078 <_dtoa_r+0x250>
 80140c0:	2301      	movs	r3, #1
 80140c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80140c4:	e7f4      	b.n	80140b0 <_dtoa_r+0x288>
 80140c6:	f04f 0b01 	mov.w	fp, #1
 80140ca:	f8cd b00c 	str.w	fp, [sp, #12]
 80140ce:	465b      	mov	r3, fp
 80140d0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80140d4:	e7d0      	b.n	8014078 <_dtoa_r+0x250>
 80140d6:	3101      	adds	r1, #1
 80140d8:	0052      	lsls	r2, r2, #1
 80140da:	e7d1      	b.n	8014080 <_dtoa_r+0x258>
 80140dc:	f3af 8000 	nop.w
 80140e0:	636f4361 	.word	0x636f4361
 80140e4:	3fd287a7 	.word	0x3fd287a7
 80140e8:	8b60c8b3 	.word	0x8b60c8b3
 80140ec:	3fc68a28 	.word	0x3fc68a28
 80140f0:	509f79fb 	.word	0x509f79fb
 80140f4:	3fd34413 	.word	0x3fd34413
 80140f8:	08041a18 	.word	0x08041a18
 80140fc:	08041a2f 	.word	0x08041a2f
 8014100:	7ff00000 	.word	0x7ff00000
 8014104:	080419db 	.word	0x080419db
 8014108:	3ff80000 	.word	0x3ff80000
 801410c:	08041cf0 	.word	0x08041cf0
 8014110:	08041a87 	.word	0x08041a87
 8014114:	08041a14 	.word	0x08041a14
 8014118:	080419da 	.word	0x080419da
 801411c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8014120:	6018      	str	r0, [r3, #0]
 8014122:	9b03      	ldr	r3, [sp, #12]
 8014124:	2b0e      	cmp	r3, #14
 8014126:	f200 80a1 	bhi.w	801426c <_dtoa_r+0x444>
 801412a:	2c00      	cmp	r4, #0
 801412c:	f000 809e 	beq.w	801426c <_dtoa_r+0x444>
 8014130:	2f00      	cmp	r7, #0
 8014132:	dd33      	ble.n	801419c <_dtoa_r+0x374>
 8014134:	4b9c      	ldr	r3, [pc, #624]	@ (80143a8 <_dtoa_r+0x580>)
 8014136:	f007 020f 	and.w	r2, r7, #15
 801413a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801413e:	ed93 7b00 	vldr	d7, [r3]
 8014142:	05f8      	lsls	r0, r7, #23
 8014144:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8014148:	ea4f 1427 	mov.w	r4, r7, asr #4
 801414c:	d516      	bpl.n	801417c <_dtoa_r+0x354>
 801414e:	4b97      	ldr	r3, [pc, #604]	@ (80143ac <_dtoa_r+0x584>)
 8014150:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8014154:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8014158:	f7ec fb98 	bl	800088c <__aeabi_ddiv>
 801415c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014160:	f004 040f 	and.w	r4, r4, #15
 8014164:	2603      	movs	r6, #3
 8014166:	4d91      	ldr	r5, [pc, #580]	@ (80143ac <_dtoa_r+0x584>)
 8014168:	b954      	cbnz	r4, 8014180 <_dtoa_r+0x358>
 801416a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801416e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014172:	f7ec fb8b 	bl	800088c <__aeabi_ddiv>
 8014176:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801417a:	e028      	b.n	80141ce <_dtoa_r+0x3a6>
 801417c:	2602      	movs	r6, #2
 801417e:	e7f2      	b.n	8014166 <_dtoa_r+0x33e>
 8014180:	07e1      	lsls	r1, r4, #31
 8014182:	d508      	bpl.n	8014196 <_dtoa_r+0x36e>
 8014184:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8014188:	e9d5 2300 	ldrd	r2, r3, [r5]
 801418c:	f7ec fa54 	bl	8000638 <__aeabi_dmul>
 8014190:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8014194:	3601      	adds	r6, #1
 8014196:	1064      	asrs	r4, r4, #1
 8014198:	3508      	adds	r5, #8
 801419a:	e7e5      	b.n	8014168 <_dtoa_r+0x340>
 801419c:	f000 80af 	beq.w	80142fe <_dtoa_r+0x4d6>
 80141a0:	427c      	negs	r4, r7
 80141a2:	4b81      	ldr	r3, [pc, #516]	@ (80143a8 <_dtoa_r+0x580>)
 80141a4:	4d81      	ldr	r5, [pc, #516]	@ (80143ac <_dtoa_r+0x584>)
 80141a6:	f004 020f 	and.w	r2, r4, #15
 80141aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80141ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80141b2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80141b6:	f7ec fa3f 	bl	8000638 <__aeabi_dmul>
 80141ba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80141be:	1124      	asrs	r4, r4, #4
 80141c0:	2300      	movs	r3, #0
 80141c2:	2602      	movs	r6, #2
 80141c4:	2c00      	cmp	r4, #0
 80141c6:	f040 808f 	bne.w	80142e8 <_dtoa_r+0x4c0>
 80141ca:	2b00      	cmp	r3, #0
 80141cc:	d1d3      	bne.n	8014176 <_dtoa_r+0x34e>
 80141ce:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80141d0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80141d4:	2b00      	cmp	r3, #0
 80141d6:	f000 8094 	beq.w	8014302 <_dtoa_r+0x4da>
 80141da:	4b75      	ldr	r3, [pc, #468]	@ (80143b0 <_dtoa_r+0x588>)
 80141dc:	2200      	movs	r2, #0
 80141de:	4620      	mov	r0, r4
 80141e0:	4629      	mov	r1, r5
 80141e2:	f7ec fc9b 	bl	8000b1c <__aeabi_dcmplt>
 80141e6:	2800      	cmp	r0, #0
 80141e8:	f000 808b 	beq.w	8014302 <_dtoa_r+0x4da>
 80141ec:	9b03      	ldr	r3, [sp, #12]
 80141ee:	2b00      	cmp	r3, #0
 80141f0:	f000 8087 	beq.w	8014302 <_dtoa_r+0x4da>
 80141f4:	f1bb 0f00 	cmp.w	fp, #0
 80141f8:	dd34      	ble.n	8014264 <_dtoa_r+0x43c>
 80141fa:	4620      	mov	r0, r4
 80141fc:	4b6d      	ldr	r3, [pc, #436]	@ (80143b4 <_dtoa_r+0x58c>)
 80141fe:	2200      	movs	r2, #0
 8014200:	4629      	mov	r1, r5
 8014202:	f7ec fa19 	bl	8000638 <__aeabi_dmul>
 8014206:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801420a:	f107 38ff 	add.w	r8, r7, #4294967295
 801420e:	3601      	adds	r6, #1
 8014210:	465c      	mov	r4, fp
 8014212:	4630      	mov	r0, r6
 8014214:	f7ec f9a6 	bl	8000564 <__aeabi_i2d>
 8014218:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801421c:	f7ec fa0c 	bl	8000638 <__aeabi_dmul>
 8014220:	4b65      	ldr	r3, [pc, #404]	@ (80143b8 <_dtoa_r+0x590>)
 8014222:	2200      	movs	r2, #0
 8014224:	f7ec f852 	bl	80002cc <__adddf3>
 8014228:	4605      	mov	r5, r0
 801422a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801422e:	2c00      	cmp	r4, #0
 8014230:	d16a      	bne.n	8014308 <_dtoa_r+0x4e0>
 8014232:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014236:	4b61      	ldr	r3, [pc, #388]	@ (80143bc <_dtoa_r+0x594>)
 8014238:	2200      	movs	r2, #0
 801423a:	f7ec f845 	bl	80002c8 <__aeabi_dsub>
 801423e:	4602      	mov	r2, r0
 8014240:	460b      	mov	r3, r1
 8014242:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8014246:	462a      	mov	r2, r5
 8014248:	4633      	mov	r3, r6
 801424a:	f7ec fc85 	bl	8000b58 <__aeabi_dcmpgt>
 801424e:	2800      	cmp	r0, #0
 8014250:	f040 8298 	bne.w	8014784 <_dtoa_r+0x95c>
 8014254:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014258:	462a      	mov	r2, r5
 801425a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801425e:	f7ec fc5d 	bl	8000b1c <__aeabi_dcmplt>
 8014262:	bb38      	cbnz	r0, 80142b4 <_dtoa_r+0x48c>
 8014264:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8014268:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801426c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801426e:	2b00      	cmp	r3, #0
 8014270:	f2c0 8157 	blt.w	8014522 <_dtoa_r+0x6fa>
 8014274:	2f0e      	cmp	r7, #14
 8014276:	f300 8154 	bgt.w	8014522 <_dtoa_r+0x6fa>
 801427a:	4b4b      	ldr	r3, [pc, #300]	@ (80143a8 <_dtoa_r+0x580>)
 801427c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8014280:	ed93 7b00 	vldr	d7, [r3]
 8014284:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8014286:	2b00      	cmp	r3, #0
 8014288:	ed8d 7b00 	vstr	d7, [sp]
 801428c:	f280 80e5 	bge.w	801445a <_dtoa_r+0x632>
 8014290:	9b03      	ldr	r3, [sp, #12]
 8014292:	2b00      	cmp	r3, #0
 8014294:	f300 80e1 	bgt.w	801445a <_dtoa_r+0x632>
 8014298:	d10c      	bne.n	80142b4 <_dtoa_r+0x48c>
 801429a:	4b48      	ldr	r3, [pc, #288]	@ (80143bc <_dtoa_r+0x594>)
 801429c:	2200      	movs	r2, #0
 801429e:	ec51 0b17 	vmov	r0, r1, d7
 80142a2:	f7ec f9c9 	bl	8000638 <__aeabi_dmul>
 80142a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80142aa:	f7ec fc4b 	bl	8000b44 <__aeabi_dcmpge>
 80142ae:	2800      	cmp	r0, #0
 80142b0:	f000 8266 	beq.w	8014780 <_dtoa_r+0x958>
 80142b4:	2400      	movs	r4, #0
 80142b6:	4625      	mov	r5, r4
 80142b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80142ba:	4656      	mov	r6, sl
 80142bc:	ea6f 0803 	mvn.w	r8, r3
 80142c0:	2700      	movs	r7, #0
 80142c2:	4621      	mov	r1, r4
 80142c4:	4648      	mov	r0, r9
 80142c6:	f000 ff55 	bl	8015174 <_Bfree>
 80142ca:	2d00      	cmp	r5, #0
 80142cc:	f000 80bd 	beq.w	801444a <_dtoa_r+0x622>
 80142d0:	b12f      	cbz	r7, 80142de <_dtoa_r+0x4b6>
 80142d2:	42af      	cmp	r7, r5
 80142d4:	d003      	beq.n	80142de <_dtoa_r+0x4b6>
 80142d6:	4639      	mov	r1, r7
 80142d8:	4648      	mov	r0, r9
 80142da:	f000 ff4b 	bl	8015174 <_Bfree>
 80142de:	4629      	mov	r1, r5
 80142e0:	4648      	mov	r0, r9
 80142e2:	f000 ff47 	bl	8015174 <_Bfree>
 80142e6:	e0b0      	b.n	801444a <_dtoa_r+0x622>
 80142e8:	07e2      	lsls	r2, r4, #31
 80142ea:	d505      	bpl.n	80142f8 <_dtoa_r+0x4d0>
 80142ec:	e9d5 2300 	ldrd	r2, r3, [r5]
 80142f0:	f7ec f9a2 	bl	8000638 <__aeabi_dmul>
 80142f4:	3601      	adds	r6, #1
 80142f6:	2301      	movs	r3, #1
 80142f8:	1064      	asrs	r4, r4, #1
 80142fa:	3508      	adds	r5, #8
 80142fc:	e762      	b.n	80141c4 <_dtoa_r+0x39c>
 80142fe:	2602      	movs	r6, #2
 8014300:	e765      	b.n	80141ce <_dtoa_r+0x3a6>
 8014302:	9c03      	ldr	r4, [sp, #12]
 8014304:	46b8      	mov	r8, r7
 8014306:	e784      	b.n	8014212 <_dtoa_r+0x3ea>
 8014308:	4b27      	ldr	r3, [pc, #156]	@ (80143a8 <_dtoa_r+0x580>)
 801430a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801430c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8014310:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8014314:	4454      	add	r4, sl
 8014316:	2900      	cmp	r1, #0
 8014318:	d054      	beq.n	80143c4 <_dtoa_r+0x59c>
 801431a:	4929      	ldr	r1, [pc, #164]	@ (80143c0 <_dtoa_r+0x598>)
 801431c:	2000      	movs	r0, #0
 801431e:	f7ec fab5 	bl	800088c <__aeabi_ddiv>
 8014322:	4633      	mov	r3, r6
 8014324:	462a      	mov	r2, r5
 8014326:	f7eb ffcf 	bl	80002c8 <__aeabi_dsub>
 801432a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801432e:	4656      	mov	r6, sl
 8014330:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014334:	f7ec fc30 	bl	8000b98 <__aeabi_d2iz>
 8014338:	4605      	mov	r5, r0
 801433a:	f7ec f913 	bl	8000564 <__aeabi_i2d>
 801433e:	4602      	mov	r2, r0
 8014340:	460b      	mov	r3, r1
 8014342:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014346:	f7eb ffbf 	bl	80002c8 <__aeabi_dsub>
 801434a:	3530      	adds	r5, #48	@ 0x30
 801434c:	4602      	mov	r2, r0
 801434e:	460b      	mov	r3, r1
 8014350:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8014354:	f806 5b01 	strb.w	r5, [r6], #1
 8014358:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801435c:	f7ec fbde 	bl	8000b1c <__aeabi_dcmplt>
 8014360:	2800      	cmp	r0, #0
 8014362:	d172      	bne.n	801444a <_dtoa_r+0x622>
 8014364:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014368:	4911      	ldr	r1, [pc, #68]	@ (80143b0 <_dtoa_r+0x588>)
 801436a:	2000      	movs	r0, #0
 801436c:	f7eb ffac 	bl	80002c8 <__aeabi_dsub>
 8014370:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8014374:	f7ec fbd2 	bl	8000b1c <__aeabi_dcmplt>
 8014378:	2800      	cmp	r0, #0
 801437a:	f040 80b4 	bne.w	80144e6 <_dtoa_r+0x6be>
 801437e:	42a6      	cmp	r6, r4
 8014380:	f43f af70 	beq.w	8014264 <_dtoa_r+0x43c>
 8014384:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8014388:	4b0a      	ldr	r3, [pc, #40]	@ (80143b4 <_dtoa_r+0x58c>)
 801438a:	2200      	movs	r2, #0
 801438c:	f7ec f954 	bl	8000638 <__aeabi_dmul>
 8014390:	4b08      	ldr	r3, [pc, #32]	@ (80143b4 <_dtoa_r+0x58c>)
 8014392:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8014396:	2200      	movs	r2, #0
 8014398:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801439c:	f7ec f94c 	bl	8000638 <__aeabi_dmul>
 80143a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80143a4:	e7c4      	b.n	8014330 <_dtoa_r+0x508>
 80143a6:	bf00      	nop
 80143a8:	08041cf0 	.word	0x08041cf0
 80143ac:	08041cc8 	.word	0x08041cc8
 80143b0:	3ff00000 	.word	0x3ff00000
 80143b4:	40240000 	.word	0x40240000
 80143b8:	401c0000 	.word	0x401c0000
 80143bc:	40140000 	.word	0x40140000
 80143c0:	3fe00000 	.word	0x3fe00000
 80143c4:	4631      	mov	r1, r6
 80143c6:	4628      	mov	r0, r5
 80143c8:	f7ec f936 	bl	8000638 <__aeabi_dmul>
 80143cc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80143d0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80143d2:	4656      	mov	r6, sl
 80143d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80143d8:	f7ec fbde 	bl	8000b98 <__aeabi_d2iz>
 80143dc:	4605      	mov	r5, r0
 80143de:	f7ec f8c1 	bl	8000564 <__aeabi_i2d>
 80143e2:	4602      	mov	r2, r0
 80143e4:	460b      	mov	r3, r1
 80143e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80143ea:	f7eb ff6d 	bl	80002c8 <__aeabi_dsub>
 80143ee:	3530      	adds	r5, #48	@ 0x30
 80143f0:	f806 5b01 	strb.w	r5, [r6], #1
 80143f4:	4602      	mov	r2, r0
 80143f6:	460b      	mov	r3, r1
 80143f8:	42a6      	cmp	r6, r4
 80143fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80143fe:	f04f 0200 	mov.w	r2, #0
 8014402:	d124      	bne.n	801444e <_dtoa_r+0x626>
 8014404:	4baf      	ldr	r3, [pc, #700]	@ (80146c4 <_dtoa_r+0x89c>)
 8014406:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801440a:	f7eb ff5f 	bl	80002cc <__adddf3>
 801440e:	4602      	mov	r2, r0
 8014410:	460b      	mov	r3, r1
 8014412:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014416:	f7ec fb9f 	bl	8000b58 <__aeabi_dcmpgt>
 801441a:	2800      	cmp	r0, #0
 801441c:	d163      	bne.n	80144e6 <_dtoa_r+0x6be>
 801441e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8014422:	49a8      	ldr	r1, [pc, #672]	@ (80146c4 <_dtoa_r+0x89c>)
 8014424:	2000      	movs	r0, #0
 8014426:	f7eb ff4f 	bl	80002c8 <__aeabi_dsub>
 801442a:	4602      	mov	r2, r0
 801442c:	460b      	mov	r3, r1
 801442e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014432:	f7ec fb73 	bl	8000b1c <__aeabi_dcmplt>
 8014436:	2800      	cmp	r0, #0
 8014438:	f43f af14 	beq.w	8014264 <_dtoa_r+0x43c>
 801443c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801443e:	1e73      	subs	r3, r6, #1
 8014440:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014442:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8014446:	2b30      	cmp	r3, #48	@ 0x30
 8014448:	d0f8      	beq.n	801443c <_dtoa_r+0x614>
 801444a:	4647      	mov	r7, r8
 801444c:	e03b      	b.n	80144c6 <_dtoa_r+0x69e>
 801444e:	4b9e      	ldr	r3, [pc, #632]	@ (80146c8 <_dtoa_r+0x8a0>)
 8014450:	f7ec f8f2 	bl	8000638 <__aeabi_dmul>
 8014454:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014458:	e7bc      	b.n	80143d4 <_dtoa_r+0x5ac>
 801445a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801445e:	4656      	mov	r6, sl
 8014460:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014464:	4620      	mov	r0, r4
 8014466:	4629      	mov	r1, r5
 8014468:	f7ec fa10 	bl	800088c <__aeabi_ddiv>
 801446c:	f7ec fb94 	bl	8000b98 <__aeabi_d2iz>
 8014470:	4680      	mov	r8, r0
 8014472:	f7ec f877 	bl	8000564 <__aeabi_i2d>
 8014476:	e9dd 2300 	ldrd	r2, r3, [sp]
 801447a:	f7ec f8dd 	bl	8000638 <__aeabi_dmul>
 801447e:	4602      	mov	r2, r0
 8014480:	460b      	mov	r3, r1
 8014482:	4620      	mov	r0, r4
 8014484:	4629      	mov	r1, r5
 8014486:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 801448a:	f7eb ff1d 	bl	80002c8 <__aeabi_dsub>
 801448e:	f806 4b01 	strb.w	r4, [r6], #1
 8014492:	9d03      	ldr	r5, [sp, #12]
 8014494:	eba6 040a 	sub.w	r4, r6, sl
 8014498:	42a5      	cmp	r5, r4
 801449a:	4602      	mov	r2, r0
 801449c:	460b      	mov	r3, r1
 801449e:	d133      	bne.n	8014508 <_dtoa_r+0x6e0>
 80144a0:	f7eb ff14 	bl	80002cc <__adddf3>
 80144a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80144a8:	4604      	mov	r4, r0
 80144aa:	460d      	mov	r5, r1
 80144ac:	f7ec fb54 	bl	8000b58 <__aeabi_dcmpgt>
 80144b0:	b9c0      	cbnz	r0, 80144e4 <_dtoa_r+0x6bc>
 80144b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80144b6:	4620      	mov	r0, r4
 80144b8:	4629      	mov	r1, r5
 80144ba:	f7ec fb25 	bl	8000b08 <__aeabi_dcmpeq>
 80144be:	b110      	cbz	r0, 80144c6 <_dtoa_r+0x69e>
 80144c0:	f018 0f01 	tst.w	r8, #1
 80144c4:	d10e      	bne.n	80144e4 <_dtoa_r+0x6bc>
 80144c6:	9902      	ldr	r1, [sp, #8]
 80144c8:	4648      	mov	r0, r9
 80144ca:	f000 fe53 	bl	8015174 <_Bfree>
 80144ce:	2300      	movs	r3, #0
 80144d0:	7033      	strb	r3, [r6, #0]
 80144d2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80144d4:	3701      	adds	r7, #1
 80144d6:	601f      	str	r7, [r3, #0]
 80144d8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80144da:	2b00      	cmp	r3, #0
 80144dc:	f000 824b 	beq.w	8014976 <_dtoa_r+0xb4e>
 80144e0:	601e      	str	r6, [r3, #0]
 80144e2:	e248      	b.n	8014976 <_dtoa_r+0xb4e>
 80144e4:	46b8      	mov	r8, r7
 80144e6:	4633      	mov	r3, r6
 80144e8:	461e      	mov	r6, r3
 80144ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80144ee:	2a39      	cmp	r2, #57	@ 0x39
 80144f0:	d106      	bne.n	8014500 <_dtoa_r+0x6d8>
 80144f2:	459a      	cmp	sl, r3
 80144f4:	d1f8      	bne.n	80144e8 <_dtoa_r+0x6c0>
 80144f6:	2230      	movs	r2, #48	@ 0x30
 80144f8:	f108 0801 	add.w	r8, r8, #1
 80144fc:	f88a 2000 	strb.w	r2, [sl]
 8014500:	781a      	ldrb	r2, [r3, #0]
 8014502:	3201      	adds	r2, #1
 8014504:	701a      	strb	r2, [r3, #0]
 8014506:	e7a0      	b.n	801444a <_dtoa_r+0x622>
 8014508:	4b6f      	ldr	r3, [pc, #444]	@ (80146c8 <_dtoa_r+0x8a0>)
 801450a:	2200      	movs	r2, #0
 801450c:	f7ec f894 	bl	8000638 <__aeabi_dmul>
 8014510:	2200      	movs	r2, #0
 8014512:	2300      	movs	r3, #0
 8014514:	4604      	mov	r4, r0
 8014516:	460d      	mov	r5, r1
 8014518:	f7ec faf6 	bl	8000b08 <__aeabi_dcmpeq>
 801451c:	2800      	cmp	r0, #0
 801451e:	d09f      	beq.n	8014460 <_dtoa_r+0x638>
 8014520:	e7d1      	b.n	80144c6 <_dtoa_r+0x69e>
 8014522:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014524:	2a00      	cmp	r2, #0
 8014526:	f000 80ea 	beq.w	80146fe <_dtoa_r+0x8d6>
 801452a:	9a07      	ldr	r2, [sp, #28]
 801452c:	2a01      	cmp	r2, #1
 801452e:	f300 80cd 	bgt.w	80146cc <_dtoa_r+0x8a4>
 8014532:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8014534:	2a00      	cmp	r2, #0
 8014536:	f000 80c1 	beq.w	80146bc <_dtoa_r+0x894>
 801453a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801453e:	9c08      	ldr	r4, [sp, #32]
 8014540:	9e00      	ldr	r6, [sp, #0]
 8014542:	9a00      	ldr	r2, [sp, #0]
 8014544:	441a      	add	r2, r3
 8014546:	9200      	str	r2, [sp, #0]
 8014548:	9a06      	ldr	r2, [sp, #24]
 801454a:	2101      	movs	r1, #1
 801454c:	441a      	add	r2, r3
 801454e:	4648      	mov	r0, r9
 8014550:	9206      	str	r2, [sp, #24]
 8014552:	f000 ff0d 	bl	8015370 <__i2b>
 8014556:	4605      	mov	r5, r0
 8014558:	b166      	cbz	r6, 8014574 <_dtoa_r+0x74c>
 801455a:	9b06      	ldr	r3, [sp, #24]
 801455c:	2b00      	cmp	r3, #0
 801455e:	dd09      	ble.n	8014574 <_dtoa_r+0x74c>
 8014560:	42b3      	cmp	r3, r6
 8014562:	9a00      	ldr	r2, [sp, #0]
 8014564:	bfa8      	it	ge
 8014566:	4633      	movge	r3, r6
 8014568:	1ad2      	subs	r2, r2, r3
 801456a:	9200      	str	r2, [sp, #0]
 801456c:	9a06      	ldr	r2, [sp, #24]
 801456e:	1af6      	subs	r6, r6, r3
 8014570:	1ad3      	subs	r3, r2, r3
 8014572:	9306      	str	r3, [sp, #24]
 8014574:	9b08      	ldr	r3, [sp, #32]
 8014576:	b30b      	cbz	r3, 80145bc <_dtoa_r+0x794>
 8014578:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801457a:	2b00      	cmp	r3, #0
 801457c:	f000 80c6 	beq.w	801470c <_dtoa_r+0x8e4>
 8014580:	2c00      	cmp	r4, #0
 8014582:	f000 80c0 	beq.w	8014706 <_dtoa_r+0x8de>
 8014586:	4629      	mov	r1, r5
 8014588:	4622      	mov	r2, r4
 801458a:	4648      	mov	r0, r9
 801458c:	f000 ffa8 	bl	80154e0 <__pow5mult>
 8014590:	9a02      	ldr	r2, [sp, #8]
 8014592:	4601      	mov	r1, r0
 8014594:	4605      	mov	r5, r0
 8014596:	4648      	mov	r0, r9
 8014598:	f000 ff00 	bl	801539c <__multiply>
 801459c:	9902      	ldr	r1, [sp, #8]
 801459e:	4680      	mov	r8, r0
 80145a0:	4648      	mov	r0, r9
 80145a2:	f000 fde7 	bl	8015174 <_Bfree>
 80145a6:	9b08      	ldr	r3, [sp, #32]
 80145a8:	1b1b      	subs	r3, r3, r4
 80145aa:	9308      	str	r3, [sp, #32]
 80145ac:	f000 80b1 	beq.w	8014712 <_dtoa_r+0x8ea>
 80145b0:	9a08      	ldr	r2, [sp, #32]
 80145b2:	4641      	mov	r1, r8
 80145b4:	4648      	mov	r0, r9
 80145b6:	f000 ff93 	bl	80154e0 <__pow5mult>
 80145ba:	9002      	str	r0, [sp, #8]
 80145bc:	2101      	movs	r1, #1
 80145be:	4648      	mov	r0, r9
 80145c0:	f000 fed6 	bl	8015370 <__i2b>
 80145c4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80145c6:	4604      	mov	r4, r0
 80145c8:	2b00      	cmp	r3, #0
 80145ca:	f000 81d8 	beq.w	801497e <_dtoa_r+0xb56>
 80145ce:	461a      	mov	r2, r3
 80145d0:	4601      	mov	r1, r0
 80145d2:	4648      	mov	r0, r9
 80145d4:	f000 ff84 	bl	80154e0 <__pow5mult>
 80145d8:	9b07      	ldr	r3, [sp, #28]
 80145da:	2b01      	cmp	r3, #1
 80145dc:	4604      	mov	r4, r0
 80145de:	f300 809f 	bgt.w	8014720 <_dtoa_r+0x8f8>
 80145e2:	9b04      	ldr	r3, [sp, #16]
 80145e4:	2b00      	cmp	r3, #0
 80145e6:	f040 8097 	bne.w	8014718 <_dtoa_r+0x8f0>
 80145ea:	9b05      	ldr	r3, [sp, #20]
 80145ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80145f0:	2b00      	cmp	r3, #0
 80145f2:	f040 8093 	bne.w	801471c <_dtoa_r+0x8f4>
 80145f6:	9b05      	ldr	r3, [sp, #20]
 80145f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80145fc:	0d1b      	lsrs	r3, r3, #20
 80145fe:	051b      	lsls	r3, r3, #20
 8014600:	b133      	cbz	r3, 8014610 <_dtoa_r+0x7e8>
 8014602:	9b00      	ldr	r3, [sp, #0]
 8014604:	3301      	adds	r3, #1
 8014606:	9300      	str	r3, [sp, #0]
 8014608:	9b06      	ldr	r3, [sp, #24]
 801460a:	3301      	adds	r3, #1
 801460c:	9306      	str	r3, [sp, #24]
 801460e:	2301      	movs	r3, #1
 8014610:	9308      	str	r3, [sp, #32]
 8014612:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014614:	2b00      	cmp	r3, #0
 8014616:	f000 81b8 	beq.w	801498a <_dtoa_r+0xb62>
 801461a:	6923      	ldr	r3, [r4, #16]
 801461c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8014620:	6918      	ldr	r0, [r3, #16]
 8014622:	f000 fe59 	bl	80152d8 <__hi0bits>
 8014626:	f1c0 0020 	rsb	r0, r0, #32
 801462a:	9b06      	ldr	r3, [sp, #24]
 801462c:	4418      	add	r0, r3
 801462e:	f010 001f 	ands.w	r0, r0, #31
 8014632:	f000 8082 	beq.w	801473a <_dtoa_r+0x912>
 8014636:	f1c0 0320 	rsb	r3, r0, #32
 801463a:	2b04      	cmp	r3, #4
 801463c:	dd73      	ble.n	8014726 <_dtoa_r+0x8fe>
 801463e:	9b00      	ldr	r3, [sp, #0]
 8014640:	f1c0 001c 	rsb	r0, r0, #28
 8014644:	4403      	add	r3, r0
 8014646:	9300      	str	r3, [sp, #0]
 8014648:	9b06      	ldr	r3, [sp, #24]
 801464a:	4403      	add	r3, r0
 801464c:	4406      	add	r6, r0
 801464e:	9306      	str	r3, [sp, #24]
 8014650:	9b00      	ldr	r3, [sp, #0]
 8014652:	2b00      	cmp	r3, #0
 8014654:	dd05      	ble.n	8014662 <_dtoa_r+0x83a>
 8014656:	9902      	ldr	r1, [sp, #8]
 8014658:	461a      	mov	r2, r3
 801465a:	4648      	mov	r0, r9
 801465c:	f000 ff9a 	bl	8015594 <__lshift>
 8014660:	9002      	str	r0, [sp, #8]
 8014662:	9b06      	ldr	r3, [sp, #24]
 8014664:	2b00      	cmp	r3, #0
 8014666:	dd05      	ble.n	8014674 <_dtoa_r+0x84c>
 8014668:	4621      	mov	r1, r4
 801466a:	461a      	mov	r2, r3
 801466c:	4648      	mov	r0, r9
 801466e:	f000 ff91 	bl	8015594 <__lshift>
 8014672:	4604      	mov	r4, r0
 8014674:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8014676:	2b00      	cmp	r3, #0
 8014678:	d061      	beq.n	801473e <_dtoa_r+0x916>
 801467a:	9802      	ldr	r0, [sp, #8]
 801467c:	4621      	mov	r1, r4
 801467e:	f000 fff5 	bl	801566c <__mcmp>
 8014682:	2800      	cmp	r0, #0
 8014684:	da5b      	bge.n	801473e <_dtoa_r+0x916>
 8014686:	2300      	movs	r3, #0
 8014688:	9902      	ldr	r1, [sp, #8]
 801468a:	220a      	movs	r2, #10
 801468c:	4648      	mov	r0, r9
 801468e:	f000 fd93 	bl	80151b8 <__multadd>
 8014692:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014694:	9002      	str	r0, [sp, #8]
 8014696:	f107 38ff 	add.w	r8, r7, #4294967295
 801469a:	2b00      	cmp	r3, #0
 801469c:	f000 8177 	beq.w	801498e <_dtoa_r+0xb66>
 80146a0:	4629      	mov	r1, r5
 80146a2:	2300      	movs	r3, #0
 80146a4:	220a      	movs	r2, #10
 80146a6:	4648      	mov	r0, r9
 80146a8:	f000 fd86 	bl	80151b8 <__multadd>
 80146ac:	f1bb 0f00 	cmp.w	fp, #0
 80146b0:	4605      	mov	r5, r0
 80146b2:	dc6f      	bgt.n	8014794 <_dtoa_r+0x96c>
 80146b4:	9b07      	ldr	r3, [sp, #28]
 80146b6:	2b02      	cmp	r3, #2
 80146b8:	dc49      	bgt.n	801474e <_dtoa_r+0x926>
 80146ba:	e06b      	b.n	8014794 <_dtoa_r+0x96c>
 80146bc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80146be:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80146c2:	e73c      	b.n	801453e <_dtoa_r+0x716>
 80146c4:	3fe00000 	.word	0x3fe00000
 80146c8:	40240000 	.word	0x40240000
 80146cc:	9b03      	ldr	r3, [sp, #12]
 80146ce:	1e5c      	subs	r4, r3, #1
 80146d0:	9b08      	ldr	r3, [sp, #32]
 80146d2:	42a3      	cmp	r3, r4
 80146d4:	db09      	blt.n	80146ea <_dtoa_r+0x8c2>
 80146d6:	1b1c      	subs	r4, r3, r4
 80146d8:	9b03      	ldr	r3, [sp, #12]
 80146da:	2b00      	cmp	r3, #0
 80146dc:	f6bf af30 	bge.w	8014540 <_dtoa_r+0x718>
 80146e0:	9b00      	ldr	r3, [sp, #0]
 80146e2:	9a03      	ldr	r2, [sp, #12]
 80146e4:	1a9e      	subs	r6, r3, r2
 80146e6:	2300      	movs	r3, #0
 80146e8:	e72b      	b.n	8014542 <_dtoa_r+0x71a>
 80146ea:	9b08      	ldr	r3, [sp, #32]
 80146ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80146ee:	9408      	str	r4, [sp, #32]
 80146f0:	1ae3      	subs	r3, r4, r3
 80146f2:	441a      	add	r2, r3
 80146f4:	9e00      	ldr	r6, [sp, #0]
 80146f6:	9b03      	ldr	r3, [sp, #12]
 80146f8:	920d      	str	r2, [sp, #52]	@ 0x34
 80146fa:	2400      	movs	r4, #0
 80146fc:	e721      	b.n	8014542 <_dtoa_r+0x71a>
 80146fe:	9c08      	ldr	r4, [sp, #32]
 8014700:	9e00      	ldr	r6, [sp, #0]
 8014702:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8014704:	e728      	b.n	8014558 <_dtoa_r+0x730>
 8014706:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801470a:	e751      	b.n	80145b0 <_dtoa_r+0x788>
 801470c:	9a08      	ldr	r2, [sp, #32]
 801470e:	9902      	ldr	r1, [sp, #8]
 8014710:	e750      	b.n	80145b4 <_dtoa_r+0x78c>
 8014712:	f8cd 8008 	str.w	r8, [sp, #8]
 8014716:	e751      	b.n	80145bc <_dtoa_r+0x794>
 8014718:	2300      	movs	r3, #0
 801471a:	e779      	b.n	8014610 <_dtoa_r+0x7e8>
 801471c:	9b04      	ldr	r3, [sp, #16]
 801471e:	e777      	b.n	8014610 <_dtoa_r+0x7e8>
 8014720:	2300      	movs	r3, #0
 8014722:	9308      	str	r3, [sp, #32]
 8014724:	e779      	b.n	801461a <_dtoa_r+0x7f2>
 8014726:	d093      	beq.n	8014650 <_dtoa_r+0x828>
 8014728:	9a00      	ldr	r2, [sp, #0]
 801472a:	331c      	adds	r3, #28
 801472c:	441a      	add	r2, r3
 801472e:	9200      	str	r2, [sp, #0]
 8014730:	9a06      	ldr	r2, [sp, #24]
 8014732:	441a      	add	r2, r3
 8014734:	441e      	add	r6, r3
 8014736:	9206      	str	r2, [sp, #24]
 8014738:	e78a      	b.n	8014650 <_dtoa_r+0x828>
 801473a:	4603      	mov	r3, r0
 801473c:	e7f4      	b.n	8014728 <_dtoa_r+0x900>
 801473e:	9b03      	ldr	r3, [sp, #12]
 8014740:	2b00      	cmp	r3, #0
 8014742:	46b8      	mov	r8, r7
 8014744:	dc20      	bgt.n	8014788 <_dtoa_r+0x960>
 8014746:	469b      	mov	fp, r3
 8014748:	9b07      	ldr	r3, [sp, #28]
 801474a:	2b02      	cmp	r3, #2
 801474c:	dd1e      	ble.n	801478c <_dtoa_r+0x964>
 801474e:	f1bb 0f00 	cmp.w	fp, #0
 8014752:	f47f adb1 	bne.w	80142b8 <_dtoa_r+0x490>
 8014756:	4621      	mov	r1, r4
 8014758:	465b      	mov	r3, fp
 801475a:	2205      	movs	r2, #5
 801475c:	4648      	mov	r0, r9
 801475e:	f000 fd2b 	bl	80151b8 <__multadd>
 8014762:	4601      	mov	r1, r0
 8014764:	4604      	mov	r4, r0
 8014766:	9802      	ldr	r0, [sp, #8]
 8014768:	f000 ff80 	bl	801566c <__mcmp>
 801476c:	2800      	cmp	r0, #0
 801476e:	f77f ada3 	ble.w	80142b8 <_dtoa_r+0x490>
 8014772:	4656      	mov	r6, sl
 8014774:	2331      	movs	r3, #49	@ 0x31
 8014776:	f806 3b01 	strb.w	r3, [r6], #1
 801477a:	f108 0801 	add.w	r8, r8, #1
 801477e:	e59f      	b.n	80142c0 <_dtoa_r+0x498>
 8014780:	9c03      	ldr	r4, [sp, #12]
 8014782:	46b8      	mov	r8, r7
 8014784:	4625      	mov	r5, r4
 8014786:	e7f4      	b.n	8014772 <_dtoa_r+0x94a>
 8014788:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801478c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801478e:	2b00      	cmp	r3, #0
 8014790:	f000 8101 	beq.w	8014996 <_dtoa_r+0xb6e>
 8014794:	2e00      	cmp	r6, #0
 8014796:	dd05      	ble.n	80147a4 <_dtoa_r+0x97c>
 8014798:	4629      	mov	r1, r5
 801479a:	4632      	mov	r2, r6
 801479c:	4648      	mov	r0, r9
 801479e:	f000 fef9 	bl	8015594 <__lshift>
 80147a2:	4605      	mov	r5, r0
 80147a4:	9b08      	ldr	r3, [sp, #32]
 80147a6:	2b00      	cmp	r3, #0
 80147a8:	d05c      	beq.n	8014864 <_dtoa_r+0xa3c>
 80147aa:	6869      	ldr	r1, [r5, #4]
 80147ac:	4648      	mov	r0, r9
 80147ae:	f000 fca1 	bl	80150f4 <_Balloc>
 80147b2:	4606      	mov	r6, r0
 80147b4:	b928      	cbnz	r0, 80147c2 <_dtoa_r+0x99a>
 80147b6:	4b82      	ldr	r3, [pc, #520]	@ (80149c0 <_dtoa_r+0xb98>)
 80147b8:	4602      	mov	r2, r0
 80147ba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80147be:	f7ff bb4a 	b.w	8013e56 <_dtoa_r+0x2e>
 80147c2:	692a      	ldr	r2, [r5, #16]
 80147c4:	3202      	adds	r2, #2
 80147c6:	0092      	lsls	r2, r2, #2
 80147c8:	f105 010c 	add.w	r1, r5, #12
 80147cc:	300c      	adds	r0, #12
 80147ce:	f7ff fa82 	bl	8013cd6 <memcpy>
 80147d2:	2201      	movs	r2, #1
 80147d4:	4631      	mov	r1, r6
 80147d6:	4648      	mov	r0, r9
 80147d8:	f000 fedc 	bl	8015594 <__lshift>
 80147dc:	f10a 0301 	add.w	r3, sl, #1
 80147e0:	9300      	str	r3, [sp, #0]
 80147e2:	eb0a 030b 	add.w	r3, sl, fp
 80147e6:	9308      	str	r3, [sp, #32]
 80147e8:	9b04      	ldr	r3, [sp, #16]
 80147ea:	f003 0301 	and.w	r3, r3, #1
 80147ee:	462f      	mov	r7, r5
 80147f0:	9306      	str	r3, [sp, #24]
 80147f2:	4605      	mov	r5, r0
 80147f4:	9b00      	ldr	r3, [sp, #0]
 80147f6:	9802      	ldr	r0, [sp, #8]
 80147f8:	4621      	mov	r1, r4
 80147fa:	f103 3bff 	add.w	fp, r3, #4294967295
 80147fe:	f7ff fa89 	bl	8013d14 <quorem>
 8014802:	4603      	mov	r3, r0
 8014804:	3330      	adds	r3, #48	@ 0x30
 8014806:	9003      	str	r0, [sp, #12]
 8014808:	4639      	mov	r1, r7
 801480a:	9802      	ldr	r0, [sp, #8]
 801480c:	9309      	str	r3, [sp, #36]	@ 0x24
 801480e:	f000 ff2d 	bl	801566c <__mcmp>
 8014812:	462a      	mov	r2, r5
 8014814:	9004      	str	r0, [sp, #16]
 8014816:	4621      	mov	r1, r4
 8014818:	4648      	mov	r0, r9
 801481a:	f000 ff43 	bl	80156a4 <__mdiff>
 801481e:	68c2      	ldr	r2, [r0, #12]
 8014820:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014822:	4606      	mov	r6, r0
 8014824:	bb02      	cbnz	r2, 8014868 <_dtoa_r+0xa40>
 8014826:	4601      	mov	r1, r0
 8014828:	9802      	ldr	r0, [sp, #8]
 801482a:	f000 ff1f 	bl	801566c <__mcmp>
 801482e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014830:	4602      	mov	r2, r0
 8014832:	4631      	mov	r1, r6
 8014834:	4648      	mov	r0, r9
 8014836:	920c      	str	r2, [sp, #48]	@ 0x30
 8014838:	9309      	str	r3, [sp, #36]	@ 0x24
 801483a:	f000 fc9b 	bl	8015174 <_Bfree>
 801483e:	9b07      	ldr	r3, [sp, #28]
 8014840:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8014842:	9e00      	ldr	r6, [sp, #0]
 8014844:	ea42 0103 	orr.w	r1, r2, r3
 8014848:	9b06      	ldr	r3, [sp, #24]
 801484a:	4319      	orrs	r1, r3
 801484c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801484e:	d10d      	bne.n	801486c <_dtoa_r+0xa44>
 8014850:	2b39      	cmp	r3, #57	@ 0x39
 8014852:	d027      	beq.n	80148a4 <_dtoa_r+0xa7c>
 8014854:	9a04      	ldr	r2, [sp, #16]
 8014856:	2a00      	cmp	r2, #0
 8014858:	dd01      	ble.n	801485e <_dtoa_r+0xa36>
 801485a:	9b03      	ldr	r3, [sp, #12]
 801485c:	3331      	adds	r3, #49	@ 0x31
 801485e:	f88b 3000 	strb.w	r3, [fp]
 8014862:	e52e      	b.n	80142c2 <_dtoa_r+0x49a>
 8014864:	4628      	mov	r0, r5
 8014866:	e7b9      	b.n	80147dc <_dtoa_r+0x9b4>
 8014868:	2201      	movs	r2, #1
 801486a:	e7e2      	b.n	8014832 <_dtoa_r+0xa0a>
 801486c:	9904      	ldr	r1, [sp, #16]
 801486e:	2900      	cmp	r1, #0
 8014870:	db04      	blt.n	801487c <_dtoa_r+0xa54>
 8014872:	9807      	ldr	r0, [sp, #28]
 8014874:	4301      	orrs	r1, r0
 8014876:	9806      	ldr	r0, [sp, #24]
 8014878:	4301      	orrs	r1, r0
 801487a:	d120      	bne.n	80148be <_dtoa_r+0xa96>
 801487c:	2a00      	cmp	r2, #0
 801487e:	ddee      	ble.n	801485e <_dtoa_r+0xa36>
 8014880:	9902      	ldr	r1, [sp, #8]
 8014882:	9300      	str	r3, [sp, #0]
 8014884:	2201      	movs	r2, #1
 8014886:	4648      	mov	r0, r9
 8014888:	f000 fe84 	bl	8015594 <__lshift>
 801488c:	4621      	mov	r1, r4
 801488e:	9002      	str	r0, [sp, #8]
 8014890:	f000 feec 	bl	801566c <__mcmp>
 8014894:	2800      	cmp	r0, #0
 8014896:	9b00      	ldr	r3, [sp, #0]
 8014898:	dc02      	bgt.n	80148a0 <_dtoa_r+0xa78>
 801489a:	d1e0      	bne.n	801485e <_dtoa_r+0xa36>
 801489c:	07da      	lsls	r2, r3, #31
 801489e:	d5de      	bpl.n	801485e <_dtoa_r+0xa36>
 80148a0:	2b39      	cmp	r3, #57	@ 0x39
 80148a2:	d1da      	bne.n	801485a <_dtoa_r+0xa32>
 80148a4:	2339      	movs	r3, #57	@ 0x39
 80148a6:	f88b 3000 	strb.w	r3, [fp]
 80148aa:	4633      	mov	r3, r6
 80148ac:	461e      	mov	r6, r3
 80148ae:	3b01      	subs	r3, #1
 80148b0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80148b4:	2a39      	cmp	r2, #57	@ 0x39
 80148b6:	d04e      	beq.n	8014956 <_dtoa_r+0xb2e>
 80148b8:	3201      	adds	r2, #1
 80148ba:	701a      	strb	r2, [r3, #0]
 80148bc:	e501      	b.n	80142c2 <_dtoa_r+0x49a>
 80148be:	2a00      	cmp	r2, #0
 80148c0:	dd03      	ble.n	80148ca <_dtoa_r+0xaa2>
 80148c2:	2b39      	cmp	r3, #57	@ 0x39
 80148c4:	d0ee      	beq.n	80148a4 <_dtoa_r+0xa7c>
 80148c6:	3301      	adds	r3, #1
 80148c8:	e7c9      	b.n	801485e <_dtoa_r+0xa36>
 80148ca:	9a00      	ldr	r2, [sp, #0]
 80148cc:	9908      	ldr	r1, [sp, #32]
 80148ce:	f802 3c01 	strb.w	r3, [r2, #-1]
 80148d2:	428a      	cmp	r2, r1
 80148d4:	d028      	beq.n	8014928 <_dtoa_r+0xb00>
 80148d6:	9902      	ldr	r1, [sp, #8]
 80148d8:	2300      	movs	r3, #0
 80148da:	220a      	movs	r2, #10
 80148dc:	4648      	mov	r0, r9
 80148de:	f000 fc6b 	bl	80151b8 <__multadd>
 80148e2:	42af      	cmp	r7, r5
 80148e4:	9002      	str	r0, [sp, #8]
 80148e6:	f04f 0300 	mov.w	r3, #0
 80148ea:	f04f 020a 	mov.w	r2, #10
 80148ee:	4639      	mov	r1, r7
 80148f0:	4648      	mov	r0, r9
 80148f2:	d107      	bne.n	8014904 <_dtoa_r+0xadc>
 80148f4:	f000 fc60 	bl	80151b8 <__multadd>
 80148f8:	4607      	mov	r7, r0
 80148fa:	4605      	mov	r5, r0
 80148fc:	9b00      	ldr	r3, [sp, #0]
 80148fe:	3301      	adds	r3, #1
 8014900:	9300      	str	r3, [sp, #0]
 8014902:	e777      	b.n	80147f4 <_dtoa_r+0x9cc>
 8014904:	f000 fc58 	bl	80151b8 <__multadd>
 8014908:	4629      	mov	r1, r5
 801490a:	4607      	mov	r7, r0
 801490c:	2300      	movs	r3, #0
 801490e:	220a      	movs	r2, #10
 8014910:	4648      	mov	r0, r9
 8014912:	f000 fc51 	bl	80151b8 <__multadd>
 8014916:	4605      	mov	r5, r0
 8014918:	e7f0      	b.n	80148fc <_dtoa_r+0xad4>
 801491a:	f1bb 0f00 	cmp.w	fp, #0
 801491e:	bfcc      	ite	gt
 8014920:	465e      	movgt	r6, fp
 8014922:	2601      	movle	r6, #1
 8014924:	4456      	add	r6, sl
 8014926:	2700      	movs	r7, #0
 8014928:	9902      	ldr	r1, [sp, #8]
 801492a:	9300      	str	r3, [sp, #0]
 801492c:	2201      	movs	r2, #1
 801492e:	4648      	mov	r0, r9
 8014930:	f000 fe30 	bl	8015594 <__lshift>
 8014934:	4621      	mov	r1, r4
 8014936:	9002      	str	r0, [sp, #8]
 8014938:	f000 fe98 	bl	801566c <__mcmp>
 801493c:	2800      	cmp	r0, #0
 801493e:	dcb4      	bgt.n	80148aa <_dtoa_r+0xa82>
 8014940:	d102      	bne.n	8014948 <_dtoa_r+0xb20>
 8014942:	9b00      	ldr	r3, [sp, #0]
 8014944:	07db      	lsls	r3, r3, #31
 8014946:	d4b0      	bmi.n	80148aa <_dtoa_r+0xa82>
 8014948:	4633      	mov	r3, r6
 801494a:	461e      	mov	r6, r3
 801494c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014950:	2a30      	cmp	r2, #48	@ 0x30
 8014952:	d0fa      	beq.n	801494a <_dtoa_r+0xb22>
 8014954:	e4b5      	b.n	80142c2 <_dtoa_r+0x49a>
 8014956:	459a      	cmp	sl, r3
 8014958:	d1a8      	bne.n	80148ac <_dtoa_r+0xa84>
 801495a:	2331      	movs	r3, #49	@ 0x31
 801495c:	f108 0801 	add.w	r8, r8, #1
 8014960:	f88a 3000 	strb.w	r3, [sl]
 8014964:	e4ad      	b.n	80142c2 <_dtoa_r+0x49a>
 8014966:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8014968:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80149c4 <_dtoa_r+0xb9c>
 801496c:	b11b      	cbz	r3, 8014976 <_dtoa_r+0xb4e>
 801496e:	f10a 0308 	add.w	r3, sl, #8
 8014972:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8014974:	6013      	str	r3, [r2, #0]
 8014976:	4650      	mov	r0, sl
 8014978:	b017      	add	sp, #92	@ 0x5c
 801497a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801497e:	9b07      	ldr	r3, [sp, #28]
 8014980:	2b01      	cmp	r3, #1
 8014982:	f77f ae2e 	ble.w	80145e2 <_dtoa_r+0x7ba>
 8014986:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014988:	9308      	str	r3, [sp, #32]
 801498a:	2001      	movs	r0, #1
 801498c:	e64d      	b.n	801462a <_dtoa_r+0x802>
 801498e:	f1bb 0f00 	cmp.w	fp, #0
 8014992:	f77f aed9 	ble.w	8014748 <_dtoa_r+0x920>
 8014996:	4656      	mov	r6, sl
 8014998:	9802      	ldr	r0, [sp, #8]
 801499a:	4621      	mov	r1, r4
 801499c:	f7ff f9ba 	bl	8013d14 <quorem>
 80149a0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80149a4:	f806 3b01 	strb.w	r3, [r6], #1
 80149a8:	eba6 020a 	sub.w	r2, r6, sl
 80149ac:	4593      	cmp	fp, r2
 80149ae:	ddb4      	ble.n	801491a <_dtoa_r+0xaf2>
 80149b0:	9902      	ldr	r1, [sp, #8]
 80149b2:	2300      	movs	r3, #0
 80149b4:	220a      	movs	r2, #10
 80149b6:	4648      	mov	r0, r9
 80149b8:	f000 fbfe 	bl	80151b8 <__multadd>
 80149bc:	9002      	str	r0, [sp, #8]
 80149be:	e7eb      	b.n	8014998 <_dtoa_r+0xb70>
 80149c0:	08041a87 	.word	0x08041a87
 80149c4:	08041a0b 	.word	0x08041a0b

080149c8 <_free_r>:
 80149c8:	b538      	push	{r3, r4, r5, lr}
 80149ca:	4605      	mov	r5, r0
 80149cc:	2900      	cmp	r1, #0
 80149ce:	d041      	beq.n	8014a54 <_free_r+0x8c>
 80149d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80149d4:	1f0c      	subs	r4, r1, #4
 80149d6:	2b00      	cmp	r3, #0
 80149d8:	bfb8      	it	lt
 80149da:	18e4      	addlt	r4, r4, r3
 80149dc:	f7fd f9ba 	bl	8011d54 <__malloc_lock>
 80149e0:	4a1d      	ldr	r2, [pc, #116]	@ (8014a58 <_free_r+0x90>)
 80149e2:	6813      	ldr	r3, [r2, #0]
 80149e4:	b933      	cbnz	r3, 80149f4 <_free_r+0x2c>
 80149e6:	6063      	str	r3, [r4, #4]
 80149e8:	6014      	str	r4, [r2, #0]
 80149ea:	4628      	mov	r0, r5
 80149ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80149f0:	f7fd b9b6 	b.w	8011d60 <__malloc_unlock>
 80149f4:	42a3      	cmp	r3, r4
 80149f6:	d908      	bls.n	8014a0a <_free_r+0x42>
 80149f8:	6820      	ldr	r0, [r4, #0]
 80149fa:	1821      	adds	r1, r4, r0
 80149fc:	428b      	cmp	r3, r1
 80149fe:	bf01      	itttt	eq
 8014a00:	6819      	ldreq	r1, [r3, #0]
 8014a02:	685b      	ldreq	r3, [r3, #4]
 8014a04:	1809      	addeq	r1, r1, r0
 8014a06:	6021      	streq	r1, [r4, #0]
 8014a08:	e7ed      	b.n	80149e6 <_free_r+0x1e>
 8014a0a:	461a      	mov	r2, r3
 8014a0c:	685b      	ldr	r3, [r3, #4]
 8014a0e:	b10b      	cbz	r3, 8014a14 <_free_r+0x4c>
 8014a10:	42a3      	cmp	r3, r4
 8014a12:	d9fa      	bls.n	8014a0a <_free_r+0x42>
 8014a14:	6811      	ldr	r1, [r2, #0]
 8014a16:	1850      	adds	r0, r2, r1
 8014a18:	42a0      	cmp	r0, r4
 8014a1a:	d10b      	bne.n	8014a34 <_free_r+0x6c>
 8014a1c:	6820      	ldr	r0, [r4, #0]
 8014a1e:	4401      	add	r1, r0
 8014a20:	1850      	adds	r0, r2, r1
 8014a22:	4283      	cmp	r3, r0
 8014a24:	6011      	str	r1, [r2, #0]
 8014a26:	d1e0      	bne.n	80149ea <_free_r+0x22>
 8014a28:	6818      	ldr	r0, [r3, #0]
 8014a2a:	685b      	ldr	r3, [r3, #4]
 8014a2c:	6053      	str	r3, [r2, #4]
 8014a2e:	4408      	add	r0, r1
 8014a30:	6010      	str	r0, [r2, #0]
 8014a32:	e7da      	b.n	80149ea <_free_r+0x22>
 8014a34:	d902      	bls.n	8014a3c <_free_r+0x74>
 8014a36:	230c      	movs	r3, #12
 8014a38:	602b      	str	r3, [r5, #0]
 8014a3a:	e7d6      	b.n	80149ea <_free_r+0x22>
 8014a3c:	6820      	ldr	r0, [r4, #0]
 8014a3e:	1821      	adds	r1, r4, r0
 8014a40:	428b      	cmp	r3, r1
 8014a42:	bf04      	itt	eq
 8014a44:	6819      	ldreq	r1, [r3, #0]
 8014a46:	685b      	ldreq	r3, [r3, #4]
 8014a48:	6063      	str	r3, [r4, #4]
 8014a4a:	bf04      	itt	eq
 8014a4c:	1809      	addeq	r1, r1, r0
 8014a4e:	6021      	streq	r1, [r4, #0]
 8014a50:	6054      	str	r4, [r2, #4]
 8014a52:	e7ca      	b.n	80149ea <_free_r+0x22>
 8014a54:	bd38      	pop	{r3, r4, r5, pc}
 8014a56:	bf00      	nop
 8014a58:	2000d85c 	.word	0x2000d85c

08014a5c <rshift>:
 8014a5c:	6903      	ldr	r3, [r0, #16]
 8014a5e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8014a62:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014a66:	ea4f 1261 	mov.w	r2, r1, asr #5
 8014a6a:	f100 0414 	add.w	r4, r0, #20
 8014a6e:	dd45      	ble.n	8014afc <rshift+0xa0>
 8014a70:	f011 011f 	ands.w	r1, r1, #31
 8014a74:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8014a78:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8014a7c:	d10c      	bne.n	8014a98 <rshift+0x3c>
 8014a7e:	f100 0710 	add.w	r7, r0, #16
 8014a82:	4629      	mov	r1, r5
 8014a84:	42b1      	cmp	r1, r6
 8014a86:	d334      	bcc.n	8014af2 <rshift+0x96>
 8014a88:	1a9b      	subs	r3, r3, r2
 8014a8a:	009b      	lsls	r3, r3, #2
 8014a8c:	1eea      	subs	r2, r5, #3
 8014a8e:	4296      	cmp	r6, r2
 8014a90:	bf38      	it	cc
 8014a92:	2300      	movcc	r3, #0
 8014a94:	4423      	add	r3, r4
 8014a96:	e015      	b.n	8014ac4 <rshift+0x68>
 8014a98:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8014a9c:	f1c1 0820 	rsb	r8, r1, #32
 8014aa0:	40cf      	lsrs	r7, r1
 8014aa2:	f105 0e04 	add.w	lr, r5, #4
 8014aa6:	46a1      	mov	r9, r4
 8014aa8:	4576      	cmp	r6, lr
 8014aaa:	46f4      	mov	ip, lr
 8014aac:	d815      	bhi.n	8014ada <rshift+0x7e>
 8014aae:	1a9a      	subs	r2, r3, r2
 8014ab0:	0092      	lsls	r2, r2, #2
 8014ab2:	3a04      	subs	r2, #4
 8014ab4:	3501      	adds	r5, #1
 8014ab6:	42ae      	cmp	r6, r5
 8014ab8:	bf38      	it	cc
 8014aba:	2200      	movcc	r2, #0
 8014abc:	18a3      	adds	r3, r4, r2
 8014abe:	50a7      	str	r7, [r4, r2]
 8014ac0:	b107      	cbz	r7, 8014ac4 <rshift+0x68>
 8014ac2:	3304      	adds	r3, #4
 8014ac4:	1b1a      	subs	r2, r3, r4
 8014ac6:	42a3      	cmp	r3, r4
 8014ac8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8014acc:	bf08      	it	eq
 8014ace:	2300      	moveq	r3, #0
 8014ad0:	6102      	str	r2, [r0, #16]
 8014ad2:	bf08      	it	eq
 8014ad4:	6143      	streq	r3, [r0, #20]
 8014ad6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014ada:	f8dc c000 	ldr.w	ip, [ip]
 8014ade:	fa0c fc08 	lsl.w	ip, ip, r8
 8014ae2:	ea4c 0707 	orr.w	r7, ip, r7
 8014ae6:	f849 7b04 	str.w	r7, [r9], #4
 8014aea:	f85e 7b04 	ldr.w	r7, [lr], #4
 8014aee:	40cf      	lsrs	r7, r1
 8014af0:	e7da      	b.n	8014aa8 <rshift+0x4c>
 8014af2:	f851 cb04 	ldr.w	ip, [r1], #4
 8014af6:	f847 cf04 	str.w	ip, [r7, #4]!
 8014afa:	e7c3      	b.n	8014a84 <rshift+0x28>
 8014afc:	4623      	mov	r3, r4
 8014afe:	e7e1      	b.n	8014ac4 <rshift+0x68>

08014b00 <__hexdig_fun>:
 8014b00:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8014b04:	2b09      	cmp	r3, #9
 8014b06:	d802      	bhi.n	8014b0e <__hexdig_fun+0xe>
 8014b08:	3820      	subs	r0, #32
 8014b0a:	b2c0      	uxtb	r0, r0
 8014b0c:	4770      	bx	lr
 8014b0e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8014b12:	2b05      	cmp	r3, #5
 8014b14:	d801      	bhi.n	8014b1a <__hexdig_fun+0x1a>
 8014b16:	3847      	subs	r0, #71	@ 0x47
 8014b18:	e7f7      	b.n	8014b0a <__hexdig_fun+0xa>
 8014b1a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8014b1e:	2b05      	cmp	r3, #5
 8014b20:	d801      	bhi.n	8014b26 <__hexdig_fun+0x26>
 8014b22:	3827      	subs	r0, #39	@ 0x27
 8014b24:	e7f1      	b.n	8014b0a <__hexdig_fun+0xa>
 8014b26:	2000      	movs	r0, #0
 8014b28:	4770      	bx	lr
	...

08014b2c <__gethex>:
 8014b2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b30:	b085      	sub	sp, #20
 8014b32:	468a      	mov	sl, r1
 8014b34:	9302      	str	r3, [sp, #8]
 8014b36:	680b      	ldr	r3, [r1, #0]
 8014b38:	9001      	str	r0, [sp, #4]
 8014b3a:	4690      	mov	r8, r2
 8014b3c:	1c9c      	adds	r4, r3, #2
 8014b3e:	46a1      	mov	r9, r4
 8014b40:	f814 0b01 	ldrb.w	r0, [r4], #1
 8014b44:	2830      	cmp	r0, #48	@ 0x30
 8014b46:	d0fa      	beq.n	8014b3e <__gethex+0x12>
 8014b48:	eba9 0303 	sub.w	r3, r9, r3
 8014b4c:	f1a3 0b02 	sub.w	fp, r3, #2
 8014b50:	f7ff ffd6 	bl	8014b00 <__hexdig_fun>
 8014b54:	4605      	mov	r5, r0
 8014b56:	2800      	cmp	r0, #0
 8014b58:	d168      	bne.n	8014c2c <__gethex+0x100>
 8014b5a:	49a0      	ldr	r1, [pc, #640]	@ (8014ddc <__gethex+0x2b0>)
 8014b5c:	2201      	movs	r2, #1
 8014b5e:	4648      	mov	r0, r9
 8014b60:	f7fe ffdc 	bl	8013b1c <strncmp>
 8014b64:	4607      	mov	r7, r0
 8014b66:	2800      	cmp	r0, #0
 8014b68:	d167      	bne.n	8014c3a <__gethex+0x10e>
 8014b6a:	f899 0001 	ldrb.w	r0, [r9, #1]
 8014b6e:	4626      	mov	r6, r4
 8014b70:	f7ff ffc6 	bl	8014b00 <__hexdig_fun>
 8014b74:	2800      	cmp	r0, #0
 8014b76:	d062      	beq.n	8014c3e <__gethex+0x112>
 8014b78:	4623      	mov	r3, r4
 8014b7a:	7818      	ldrb	r0, [r3, #0]
 8014b7c:	2830      	cmp	r0, #48	@ 0x30
 8014b7e:	4699      	mov	r9, r3
 8014b80:	f103 0301 	add.w	r3, r3, #1
 8014b84:	d0f9      	beq.n	8014b7a <__gethex+0x4e>
 8014b86:	f7ff ffbb 	bl	8014b00 <__hexdig_fun>
 8014b8a:	fab0 f580 	clz	r5, r0
 8014b8e:	096d      	lsrs	r5, r5, #5
 8014b90:	f04f 0b01 	mov.w	fp, #1
 8014b94:	464a      	mov	r2, r9
 8014b96:	4616      	mov	r6, r2
 8014b98:	3201      	adds	r2, #1
 8014b9a:	7830      	ldrb	r0, [r6, #0]
 8014b9c:	f7ff ffb0 	bl	8014b00 <__hexdig_fun>
 8014ba0:	2800      	cmp	r0, #0
 8014ba2:	d1f8      	bne.n	8014b96 <__gethex+0x6a>
 8014ba4:	498d      	ldr	r1, [pc, #564]	@ (8014ddc <__gethex+0x2b0>)
 8014ba6:	2201      	movs	r2, #1
 8014ba8:	4630      	mov	r0, r6
 8014baa:	f7fe ffb7 	bl	8013b1c <strncmp>
 8014bae:	2800      	cmp	r0, #0
 8014bb0:	d13f      	bne.n	8014c32 <__gethex+0x106>
 8014bb2:	b944      	cbnz	r4, 8014bc6 <__gethex+0x9a>
 8014bb4:	1c74      	adds	r4, r6, #1
 8014bb6:	4622      	mov	r2, r4
 8014bb8:	4616      	mov	r6, r2
 8014bba:	3201      	adds	r2, #1
 8014bbc:	7830      	ldrb	r0, [r6, #0]
 8014bbe:	f7ff ff9f 	bl	8014b00 <__hexdig_fun>
 8014bc2:	2800      	cmp	r0, #0
 8014bc4:	d1f8      	bne.n	8014bb8 <__gethex+0x8c>
 8014bc6:	1ba4      	subs	r4, r4, r6
 8014bc8:	00a7      	lsls	r7, r4, #2
 8014bca:	7833      	ldrb	r3, [r6, #0]
 8014bcc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8014bd0:	2b50      	cmp	r3, #80	@ 0x50
 8014bd2:	d13e      	bne.n	8014c52 <__gethex+0x126>
 8014bd4:	7873      	ldrb	r3, [r6, #1]
 8014bd6:	2b2b      	cmp	r3, #43	@ 0x2b
 8014bd8:	d033      	beq.n	8014c42 <__gethex+0x116>
 8014bda:	2b2d      	cmp	r3, #45	@ 0x2d
 8014bdc:	d034      	beq.n	8014c48 <__gethex+0x11c>
 8014bde:	1c71      	adds	r1, r6, #1
 8014be0:	2400      	movs	r4, #0
 8014be2:	7808      	ldrb	r0, [r1, #0]
 8014be4:	f7ff ff8c 	bl	8014b00 <__hexdig_fun>
 8014be8:	1e43      	subs	r3, r0, #1
 8014bea:	b2db      	uxtb	r3, r3
 8014bec:	2b18      	cmp	r3, #24
 8014bee:	d830      	bhi.n	8014c52 <__gethex+0x126>
 8014bf0:	f1a0 0210 	sub.w	r2, r0, #16
 8014bf4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8014bf8:	f7ff ff82 	bl	8014b00 <__hexdig_fun>
 8014bfc:	f100 3cff 	add.w	ip, r0, #4294967295
 8014c00:	fa5f fc8c 	uxtb.w	ip, ip
 8014c04:	f1bc 0f18 	cmp.w	ip, #24
 8014c08:	f04f 030a 	mov.w	r3, #10
 8014c0c:	d91e      	bls.n	8014c4c <__gethex+0x120>
 8014c0e:	b104      	cbz	r4, 8014c12 <__gethex+0xe6>
 8014c10:	4252      	negs	r2, r2
 8014c12:	4417      	add	r7, r2
 8014c14:	f8ca 1000 	str.w	r1, [sl]
 8014c18:	b1ed      	cbz	r5, 8014c56 <__gethex+0x12a>
 8014c1a:	f1bb 0f00 	cmp.w	fp, #0
 8014c1e:	bf0c      	ite	eq
 8014c20:	2506      	moveq	r5, #6
 8014c22:	2500      	movne	r5, #0
 8014c24:	4628      	mov	r0, r5
 8014c26:	b005      	add	sp, #20
 8014c28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014c2c:	2500      	movs	r5, #0
 8014c2e:	462c      	mov	r4, r5
 8014c30:	e7b0      	b.n	8014b94 <__gethex+0x68>
 8014c32:	2c00      	cmp	r4, #0
 8014c34:	d1c7      	bne.n	8014bc6 <__gethex+0x9a>
 8014c36:	4627      	mov	r7, r4
 8014c38:	e7c7      	b.n	8014bca <__gethex+0x9e>
 8014c3a:	464e      	mov	r6, r9
 8014c3c:	462f      	mov	r7, r5
 8014c3e:	2501      	movs	r5, #1
 8014c40:	e7c3      	b.n	8014bca <__gethex+0x9e>
 8014c42:	2400      	movs	r4, #0
 8014c44:	1cb1      	adds	r1, r6, #2
 8014c46:	e7cc      	b.n	8014be2 <__gethex+0xb6>
 8014c48:	2401      	movs	r4, #1
 8014c4a:	e7fb      	b.n	8014c44 <__gethex+0x118>
 8014c4c:	fb03 0002 	mla	r0, r3, r2, r0
 8014c50:	e7ce      	b.n	8014bf0 <__gethex+0xc4>
 8014c52:	4631      	mov	r1, r6
 8014c54:	e7de      	b.n	8014c14 <__gethex+0xe8>
 8014c56:	eba6 0309 	sub.w	r3, r6, r9
 8014c5a:	3b01      	subs	r3, #1
 8014c5c:	4629      	mov	r1, r5
 8014c5e:	2b07      	cmp	r3, #7
 8014c60:	dc0a      	bgt.n	8014c78 <__gethex+0x14c>
 8014c62:	9801      	ldr	r0, [sp, #4]
 8014c64:	f000 fa46 	bl	80150f4 <_Balloc>
 8014c68:	4604      	mov	r4, r0
 8014c6a:	b940      	cbnz	r0, 8014c7e <__gethex+0x152>
 8014c6c:	4b5c      	ldr	r3, [pc, #368]	@ (8014de0 <__gethex+0x2b4>)
 8014c6e:	4602      	mov	r2, r0
 8014c70:	21e4      	movs	r1, #228	@ 0xe4
 8014c72:	485c      	ldr	r0, [pc, #368]	@ (8014de4 <__gethex+0x2b8>)
 8014c74:	f7fc ff9e 	bl	8011bb4 <__assert_func>
 8014c78:	3101      	adds	r1, #1
 8014c7a:	105b      	asrs	r3, r3, #1
 8014c7c:	e7ef      	b.n	8014c5e <__gethex+0x132>
 8014c7e:	f100 0a14 	add.w	sl, r0, #20
 8014c82:	2300      	movs	r3, #0
 8014c84:	4655      	mov	r5, sl
 8014c86:	469b      	mov	fp, r3
 8014c88:	45b1      	cmp	r9, r6
 8014c8a:	d337      	bcc.n	8014cfc <__gethex+0x1d0>
 8014c8c:	f845 bb04 	str.w	fp, [r5], #4
 8014c90:	eba5 050a 	sub.w	r5, r5, sl
 8014c94:	10ad      	asrs	r5, r5, #2
 8014c96:	6125      	str	r5, [r4, #16]
 8014c98:	4658      	mov	r0, fp
 8014c9a:	f000 fb1d 	bl	80152d8 <__hi0bits>
 8014c9e:	016d      	lsls	r5, r5, #5
 8014ca0:	f8d8 6000 	ldr.w	r6, [r8]
 8014ca4:	1a2d      	subs	r5, r5, r0
 8014ca6:	42b5      	cmp	r5, r6
 8014ca8:	dd54      	ble.n	8014d54 <__gethex+0x228>
 8014caa:	1bad      	subs	r5, r5, r6
 8014cac:	4629      	mov	r1, r5
 8014cae:	4620      	mov	r0, r4
 8014cb0:	f000 fea9 	bl	8015a06 <__any_on>
 8014cb4:	4681      	mov	r9, r0
 8014cb6:	b178      	cbz	r0, 8014cd8 <__gethex+0x1ac>
 8014cb8:	1e6b      	subs	r3, r5, #1
 8014cba:	1159      	asrs	r1, r3, #5
 8014cbc:	f003 021f 	and.w	r2, r3, #31
 8014cc0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8014cc4:	f04f 0901 	mov.w	r9, #1
 8014cc8:	fa09 f202 	lsl.w	r2, r9, r2
 8014ccc:	420a      	tst	r2, r1
 8014cce:	d003      	beq.n	8014cd8 <__gethex+0x1ac>
 8014cd0:	454b      	cmp	r3, r9
 8014cd2:	dc36      	bgt.n	8014d42 <__gethex+0x216>
 8014cd4:	f04f 0902 	mov.w	r9, #2
 8014cd8:	4629      	mov	r1, r5
 8014cda:	4620      	mov	r0, r4
 8014cdc:	f7ff febe 	bl	8014a5c <rshift>
 8014ce0:	442f      	add	r7, r5
 8014ce2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014ce6:	42bb      	cmp	r3, r7
 8014ce8:	da42      	bge.n	8014d70 <__gethex+0x244>
 8014cea:	9801      	ldr	r0, [sp, #4]
 8014cec:	4621      	mov	r1, r4
 8014cee:	f000 fa41 	bl	8015174 <_Bfree>
 8014cf2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014cf4:	2300      	movs	r3, #0
 8014cf6:	6013      	str	r3, [r2, #0]
 8014cf8:	25a3      	movs	r5, #163	@ 0xa3
 8014cfa:	e793      	b.n	8014c24 <__gethex+0xf8>
 8014cfc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8014d00:	2a2e      	cmp	r2, #46	@ 0x2e
 8014d02:	d012      	beq.n	8014d2a <__gethex+0x1fe>
 8014d04:	2b20      	cmp	r3, #32
 8014d06:	d104      	bne.n	8014d12 <__gethex+0x1e6>
 8014d08:	f845 bb04 	str.w	fp, [r5], #4
 8014d0c:	f04f 0b00 	mov.w	fp, #0
 8014d10:	465b      	mov	r3, fp
 8014d12:	7830      	ldrb	r0, [r6, #0]
 8014d14:	9303      	str	r3, [sp, #12]
 8014d16:	f7ff fef3 	bl	8014b00 <__hexdig_fun>
 8014d1a:	9b03      	ldr	r3, [sp, #12]
 8014d1c:	f000 000f 	and.w	r0, r0, #15
 8014d20:	4098      	lsls	r0, r3
 8014d22:	ea4b 0b00 	orr.w	fp, fp, r0
 8014d26:	3304      	adds	r3, #4
 8014d28:	e7ae      	b.n	8014c88 <__gethex+0x15c>
 8014d2a:	45b1      	cmp	r9, r6
 8014d2c:	d8ea      	bhi.n	8014d04 <__gethex+0x1d8>
 8014d2e:	492b      	ldr	r1, [pc, #172]	@ (8014ddc <__gethex+0x2b0>)
 8014d30:	9303      	str	r3, [sp, #12]
 8014d32:	2201      	movs	r2, #1
 8014d34:	4630      	mov	r0, r6
 8014d36:	f7fe fef1 	bl	8013b1c <strncmp>
 8014d3a:	9b03      	ldr	r3, [sp, #12]
 8014d3c:	2800      	cmp	r0, #0
 8014d3e:	d1e1      	bne.n	8014d04 <__gethex+0x1d8>
 8014d40:	e7a2      	b.n	8014c88 <__gethex+0x15c>
 8014d42:	1ea9      	subs	r1, r5, #2
 8014d44:	4620      	mov	r0, r4
 8014d46:	f000 fe5e 	bl	8015a06 <__any_on>
 8014d4a:	2800      	cmp	r0, #0
 8014d4c:	d0c2      	beq.n	8014cd4 <__gethex+0x1a8>
 8014d4e:	f04f 0903 	mov.w	r9, #3
 8014d52:	e7c1      	b.n	8014cd8 <__gethex+0x1ac>
 8014d54:	da09      	bge.n	8014d6a <__gethex+0x23e>
 8014d56:	1b75      	subs	r5, r6, r5
 8014d58:	4621      	mov	r1, r4
 8014d5a:	9801      	ldr	r0, [sp, #4]
 8014d5c:	462a      	mov	r2, r5
 8014d5e:	f000 fc19 	bl	8015594 <__lshift>
 8014d62:	1b7f      	subs	r7, r7, r5
 8014d64:	4604      	mov	r4, r0
 8014d66:	f100 0a14 	add.w	sl, r0, #20
 8014d6a:	f04f 0900 	mov.w	r9, #0
 8014d6e:	e7b8      	b.n	8014ce2 <__gethex+0x1b6>
 8014d70:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8014d74:	42bd      	cmp	r5, r7
 8014d76:	dd6f      	ble.n	8014e58 <__gethex+0x32c>
 8014d78:	1bed      	subs	r5, r5, r7
 8014d7a:	42ae      	cmp	r6, r5
 8014d7c:	dc34      	bgt.n	8014de8 <__gethex+0x2bc>
 8014d7e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014d82:	2b02      	cmp	r3, #2
 8014d84:	d022      	beq.n	8014dcc <__gethex+0x2a0>
 8014d86:	2b03      	cmp	r3, #3
 8014d88:	d024      	beq.n	8014dd4 <__gethex+0x2a8>
 8014d8a:	2b01      	cmp	r3, #1
 8014d8c:	d115      	bne.n	8014dba <__gethex+0x28e>
 8014d8e:	42ae      	cmp	r6, r5
 8014d90:	d113      	bne.n	8014dba <__gethex+0x28e>
 8014d92:	2e01      	cmp	r6, #1
 8014d94:	d10b      	bne.n	8014dae <__gethex+0x282>
 8014d96:	9a02      	ldr	r2, [sp, #8]
 8014d98:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8014d9c:	6013      	str	r3, [r2, #0]
 8014d9e:	2301      	movs	r3, #1
 8014da0:	6123      	str	r3, [r4, #16]
 8014da2:	f8ca 3000 	str.w	r3, [sl]
 8014da6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014da8:	2562      	movs	r5, #98	@ 0x62
 8014daa:	601c      	str	r4, [r3, #0]
 8014dac:	e73a      	b.n	8014c24 <__gethex+0xf8>
 8014dae:	1e71      	subs	r1, r6, #1
 8014db0:	4620      	mov	r0, r4
 8014db2:	f000 fe28 	bl	8015a06 <__any_on>
 8014db6:	2800      	cmp	r0, #0
 8014db8:	d1ed      	bne.n	8014d96 <__gethex+0x26a>
 8014dba:	9801      	ldr	r0, [sp, #4]
 8014dbc:	4621      	mov	r1, r4
 8014dbe:	f000 f9d9 	bl	8015174 <_Bfree>
 8014dc2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014dc4:	2300      	movs	r3, #0
 8014dc6:	6013      	str	r3, [r2, #0]
 8014dc8:	2550      	movs	r5, #80	@ 0x50
 8014dca:	e72b      	b.n	8014c24 <__gethex+0xf8>
 8014dcc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014dce:	2b00      	cmp	r3, #0
 8014dd0:	d1f3      	bne.n	8014dba <__gethex+0x28e>
 8014dd2:	e7e0      	b.n	8014d96 <__gethex+0x26a>
 8014dd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014dd6:	2b00      	cmp	r3, #0
 8014dd8:	d1dd      	bne.n	8014d96 <__gethex+0x26a>
 8014dda:	e7ee      	b.n	8014dba <__gethex+0x28e>
 8014ddc:	080419c8 	.word	0x080419c8
 8014de0:	08041a87 	.word	0x08041a87
 8014de4:	08041a98 	.word	0x08041a98
 8014de8:	1e6f      	subs	r7, r5, #1
 8014dea:	f1b9 0f00 	cmp.w	r9, #0
 8014dee:	d130      	bne.n	8014e52 <__gethex+0x326>
 8014df0:	b127      	cbz	r7, 8014dfc <__gethex+0x2d0>
 8014df2:	4639      	mov	r1, r7
 8014df4:	4620      	mov	r0, r4
 8014df6:	f000 fe06 	bl	8015a06 <__any_on>
 8014dfa:	4681      	mov	r9, r0
 8014dfc:	117a      	asrs	r2, r7, #5
 8014dfe:	2301      	movs	r3, #1
 8014e00:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8014e04:	f007 071f 	and.w	r7, r7, #31
 8014e08:	40bb      	lsls	r3, r7
 8014e0a:	4213      	tst	r3, r2
 8014e0c:	4629      	mov	r1, r5
 8014e0e:	4620      	mov	r0, r4
 8014e10:	bf18      	it	ne
 8014e12:	f049 0902 	orrne.w	r9, r9, #2
 8014e16:	f7ff fe21 	bl	8014a5c <rshift>
 8014e1a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8014e1e:	1b76      	subs	r6, r6, r5
 8014e20:	2502      	movs	r5, #2
 8014e22:	f1b9 0f00 	cmp.w	r9, #0
 8014e26:	d047      	beq.n	8014eb8 <__gethex+0x38c>
 8014e28:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014e2c:	2b02      	cmp	r3, #2
 8014e2e:	d015      	beq.n	8014e5c <__gethex+0x330>
 8014e30:	2b03      	cmp	r3, #3
 8014e32:	d017      	beq.n	8014e64 <__gethex+0x338>
 8014e34:	2b01      	cmp	r3, #1
 8014e36:	d109      	bne.n	8014e4c <__gethex+0x320>
 8014e38:	f019 0f02 	tst.w	r9, #2
 8014e3c:	d006      	beq.n	8014e4c <__gethex+0x320>
 8014e3e:	f8da 3000 	ldr.w	r3, [sl]
 8014e42:	ea49 0903 	orr.w	r9, r9, r3
 8014e46:	f019 0f01 	tst.w	r9, #1
 8014e4a:	d10e      	bne.n	8014e6a <__gethex+0x33e>
 8014e4c:	f045 0510 	orr.w	r5, r5, #16
 8014e50:	e032      	b.n	8014eb8 <__gethex+0x38c>
 8014e52:	f04f 0901 	mov.w	r9, #1
 8014e56:	e7d1      	b.n	8014dfc <__gethex+0x2d0>
 8014e58:	2501      	movs	r5, #1
 8014e5a:	e7e2      	b.n	8014e22 <__gethex+0x2f6>
 8014e5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014e5e:	f1c3 0301 	rsb	r3, r3, #1
 8014e62:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014e64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014e66:	2b00      	cmp	r3, #0
 8014e68:	d0f0      	beq.n	8014e4c <__gethex+0x320>
 8014e6a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8014e6e:	f104 0314 	add.w	r3, r4, #20
 8014e72:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8014e76:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8014e7a:	f04f 0c00 	mov.w	ip, #0
 8014e7e:	4618      	mov	r0, r3
 8014e80:	f853 2b04 	ldr.w	r2, [r3], #4
 8014e84:	f1b2 3fff 	cmp.w	r2, #4294967295
 8014e88:	d01b      	beq.n	8014ec2 <__gethex+0x396>
 8014e8a:	3201      	adds	r2, #1
 8014e8c:	6002      	str	r2, [r0, #0]
 8014e8e:	2d02      	cmp	r5, #2
 8014e90:	f104 0314 	add.w	r3, r4, #20
 8014e94:	d13c      	bne.n	8014f10 <__gethex+0x3e4>
 8014e96:	f8d8 2000 	ldr.w	r2, [r8]
 8014e9a:	3a01      	subs	r2, #1
 8014e9c:	42b2      	cmp	r2, r6
 8014e9e:	d109      	bne.n	8014eb4 <__gethex+0x388>
 8014ea0:	1171      	asrs	r1, r6, #5
 8014ea2:	2201      	movs	r2, #1
 8014ea4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014ea8:	f006 061f 	and.w	r6, r6, #31
 8014eac:	fa02 f606 	lsl.w	r6, r2, r6
 8014eb0:	421e      	tst	r6, r3
 8014eb2:	d13a      	bne.n	8014f2a <__gethex+0x3fe>
 8014eb4:	f045 0520 	orr.w	r5, r5, #32
 8014eb8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014eba:	601c      	str	r4, [r3, #0]
 8014ebc:	9b02      	ldr	r3, [sp, #8]
 8014ebe:	601f      	str	r7, [r3, #0]
 8014ec0:	e6b0      	b.n	8014c24 <__gethex+0xf8>
 8014ec2:	4299      	cmp	r1, r3
 8014ec4:	f843 cc04 	str.w	ip, [r3, #-4]
 8014ec8:	d8d9      	bhi.n	8014e7e <__gethex+0x352>
 8014eca:	68a3      	ldr	r3, [r4, #8]
 8014ecc:	459b      	cmp	fp, r3
 8014ece:	db17      	blt.n	8014f00 <__gethex+0x3d4>
 8014ed0:	6861      	ldr	r1, [r4, #4]
 8014ed2:	9801      	ldr	r0, [sp, #4]
 8014ed4:	3101      	adds	r1, #1
 8014ed6:	f000 f90d 	bl	80150f4 <_Balloc>
 8014eda:	4681      	mov	r9, r0
 8014edc:	b918      	cbnz	r0, 8014ee6 <__gethex+0x3ba>
 8014ede:	4b1a      	ldr	r3, [pc, #104]	@ (8014f48 <__gethex+0x41c>)
 8014ee0:	4602      	mov	r2, r0
 8014ee2:	2184      	movs	r1, #132	@ 0x84
 8014ee4:	e6c5      	b.n	8014c72 <__gethex+0x146>
 8014ee6:	6922      	ldr	r2, [r4, #16]
 8014ee8:	3202      	adds	r2, #2
 8014eea:	f104 010c 	add.w	r1, r4, #12
 8014eee:	0092      	lsls	r2, r2, #2
 8014ef0:	300c      	adds	r0, #12
 8014ef2:	f7fe fef0 	bl	8013cd6 <memcpy>
 8014ef6:	4621      	mov	r1, r4
 8014ef8:	9801      	ldr	r0, [sp, #4]
 8014efa:	f000 f93b 	bl	8015174 <_Bfree>
 8014efe:	464c      	mov	r4, r9
 8014f00:	6923      	ldr	r3, [r4, #16]
 8014f02:	1c5a      	adds	r2, r3, #1
 8014f04:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8014f08:	6122      	str	r2, [r4, #16]
 8014f0a:	2201      	movs	r2, #1
 8014f0c:	615a      	str	r2, [r3, #20]
 8014f0e:	e7be      	b.n	8014e8e <__gethex+0x362>
 8014f10:	6922      	ldr	r2, [r4, #16]
 8014f12:	455a      	cmp	r2, fp
 8014f14:	dd0b      	ble.n	8014f2e <__gethex+0x402>
 8014f16:	2101      	movs	r1, #1
 8014f18:	4620      	mov	r0, r4
 8014f1a:	f7ff fd9f 	bl	8014a5c <rshift>
 8014f1e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014f22:	3701      	adds	r7, #1
 8014f24:	42bb      	cmp	r3, r7
 8014f26:	f6ff aee0 	blt.w	8014cea <__gethex+0x1be>
 8014f2a:	2501      	movs	r5, #1
 8014f2c:	e7c2      	b.n	8014eb4 <__gethex+0x388>
 8014f2e:	f016 061f 	ands.w	r6, r6, #31
 8014f32:	d0fa      	beq.n	8014f2a <__gethex+0x3fe>
 8014f34:	4453      	add	r3, sl
 8014f36:	f1c6 0620 	rsb	r6, r6, #32
 8014f3a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8014f3e:	f000 f9cb 	bl	80152d8 <__hi0bits>
 8014f42:	42b0      	cmp	r0, r6
 8014f44:	dbe7      	blt.n	8014f16 <__gethex+0x3ea>
 8014f46:	e7f0      	b.n	8014f2a <__gethex+0x3fe>
 8014f48:	08041a87 	.word	0x08041a87

08014f4c <L_shift>:
 8014f4c:	f1c2 0208 	rsb	r2, r2, #8
 8014f50:	0092      	lsls	r2, r2, #2
 8014f52:	b570      	push	{r4, r5, r6, lr}
 8014f54:	f1c2 0620 	rsb	r6, r2, #32
 8014f58:	6843      	ldr	r3, [r0, #4]
 8014f5a:	6804      	ldr	r4, [r0, #0]
 8014f5c:	fa03 f506 	lsl.w	r5, r3, r6
 8014f60:	432c      	orrs	r4, r5
 8014f62:	40d3      	lsrs	r3, r2
 8014f64:	6004      	str	r4, [r0, #0]
 8014f66:	f840 3f04 	str.w	r3, [r0, #4]!
 8014f6a:	4288      	cmp	r0, r1
 8014f6c:	d3f4      	bcc.n	8014f58 <L_shift+0xc>
 8014f6e:	bd70      	pop	{r4, r5, r6, pc}

08014f70 <__match>:
 8014f70:	b530      	push	{r4, r5, lr}
 8014f72:	6803      	ldr	r3, [r0, #0]
 8014f74:	3301      	adds	r3, #1
 8014f76:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014f7a:	b914      	cbnz	r4, 8014f82 <__match+0x12>
 8014f7c:	6003      	str	r3, [r0, #0]
 8014f7e:	2001      	movs	r0, #1
 8014f80:	bd30      	pop	{r4, r5, pc}
 8014f82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014f86:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8014f8a:	2d19      	cmp	r5, #25
 8014f8c:	bf98      	it	ls
 8014f8e:	3220      	addls	r2, #32
 8014f90:	42a2      	cmp	r2, r4
 8014f92:	d0f0      	beq.n	8014f76 <__match+0x6>
 8014f94:	2000      	movs	r0, #0
 8014f96:	e7f3      	b.n	8014f80 <__match+0x10>

08014f98 <__hexnan>:
 8014f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014f9c:	680b      	ldr	r3, [r1, #0]
 8014f9e:	6801      	ldr	r1, [r0, #0]
 8014fa0:	115e      	asrs	r6, r3, #5
 8014fa2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8014fa6:	f013 031f 	ands.w	r3, r3, #31
 8014faa:	b087      	sub	sp, #28
 8014fac:	bf18      	it	ne
 8014fae:	3604      	addne	r6, #4
 8014fb0:	2500      	movs	r5, #0
 8014fb2:	1f37      	subs	r7, r6, #4
 8014fb4:	4682      	mov	sl, r0
 8014fb6:	4690      	mov	r8, r2
 8014fb8:	9301      	str	r3, [sp, #4]
 8014fba:	f846 5c04 	str.w	r5, [r6, #-4]
 8014fbe:	46b9      	mov	r9, r7
 8014fc0:	463c      	mov	r4, r7
 8014fc2:	9502      	str	r5, [sp, #8]
 8014fc4:	46ab      	mov	fp, r5
 8014fc6:	784a      	ldrb	r2, [r1, #1]
 8014fc8:	1c4b      	adds	r3, r1, #1
 8014fca:	9303      	str	r3, [sp, #12]
 8014fcc:	b342      	cbz	r2, 8015020 <__hexnan+0x88>
 8014fce:	4610      	mov	r0, r2
 8014fd0:	9105      	str	r1, [sp, #20]
 8014fd2:	9204      	str	r2, [sp, #16]
 8014fd4:	f7ff fd94 	bl	8014b00 <__hexdig_fun>
 8014fd8:	2800      	cmp	r0, #0
 8014fda:	d151      	bne.n	8015080 <__hexnan+0xe8>
 8014fdc:	9a04      	ldr	r2, [sp, #16]
 8014fde:	9905      	ldr	r1, [sp, #20]
 8014fe0:	2a20      	cmp	r2, #32
 8014fe2:	d818      	bhi.n	8015016 <__hexnan+0x7e>
 8014fe4:	9b02      	ldr	r3, [sp, #8]
 8014fe6:	459b      	cmp	fp, r3
 8014fe8:	dd13      	ble.n	8015012 <__hexnan+0x7a>
 8014fea:	454c      	cmp	r4, r9
 8014fec:	d206      	bcs.n	8014ffc <__hexnan+0x64>
 8014fee:	2d07      	cmp	r5, #7
 8014ff0:	dc04      	bgt.n	8014ffc <__hexnan+0x64>
 8014ff2:	462a      	mov	r2, r5
 8014ff4:	4649      	mov	r1, r9
 8014ff6:	4620      	mov	r0, r4
 8014ff8:	f7ff ffa8 	bl	8014f4c <L_shift>
 8014ffc:	4544      	cmp	r4, r8
 8014ffe:	d952      	bls.n	80150a6 <__hexnan+0x10e>
 8015000:	2300      	movs	r3, #0
 8015002:	f1a4 0904 	sub.w	r9, r4, #4
 8015006:	f844 3c04 	str.w	r3, [r4, #-4]
 801500a:	f8cd b008 	str.w	fp, [sp, #8]
 801500e:	464c      	mov	r4, r9
 8015010:	461d      	mov	r5, r3
 8015012:	9903      	ldr	r1, [sp, #12]
 8015014:	e7d7      	b.n	8014fc6 <__hexnan+0x2e>
 8015016:	2a29      	cmp	r2, #41	@ 0x29
 8015018:	d157      	bne.n	80150ca <__hexnan+0x132>
 801501a:	3102      	adds	r1, #2
 801501c:	f8ca 1000 	str.w	r1, [sl]
 8015020:	f1bb 0f00 	cmp.w	fp, #0
 8015024:	d051      	beq.n	80150ca <__hexnan+0x132>
 8015026:	454c      	cmp	r4, r9
 8015028:	d206      	bcs.n	8015038 <__hexnan+0xa0>
 801502a:	2d07      	cmp	r5, #7
 801502c:	dc04      	bgt.n	8015038 <__hexnan+0xa0>
 801502e:	462a      	mov	r2, r5
 8015030:	4649      	mov	r1, r9
 8015032:	4620      	mov	r0, r4
 8015034:	f7ff ff8a 	bl	8014f4c <L_shift>
 8015038:	4544      	cmp	r4, r8
 801503a:	d936      	bls.n	80150aa <__hexnan+0x112>
 801503c:	f1a8 0204 	sub.w	r2, r8, #4
 8015040:	4623      	mov	r3, r4
 8015042:	f853 1b04 	ldr.w	r1, [r3], #4
 8015046:	f842 1f04 	str.w	r1, [r2, #4]!
 801504a:	429f      	cmp	r7, r3
 801504c:	d2f9      	bcs.n	8015042 <__hexnan+0xaa>
 801504e:	1b3b      	subs	r3, r7, r4
 8015050:	f023 0303 	bic.w	r3, r3, #3
 8015054:	3304      	adds	r3, #4
 8015056:	3401      	adds	r4, #1
 8015058:	3e03      	subs	r6, #3
 801505a:	42b4      	cmp	r4, r6
 801505c:	bf88      	it	hi
 801505e:	2304      	movhi	r3, #4
 8015060:	4443      	add	r3, r8
 8015062:	2200      	movs	r2, #0
 8015064:	f843 2b04 	str.w	r2, [r3], #4
 8015068:	429f      	cmp	r7, r3
 801506a:	d2fb      	bcs.n	8015064 <__hexnan+0xcc>
 801506c:	683b      	ldr	r3, [r7, #0]
 801506e:	b91b      	cbnz	r3, 8015078 <__hexnan+0xe0>
 8015070:	4547      	cmp	r7, r8
 8015072:	d128      	bne.n	80150c6 <__hexnan+0x12e>
 8015074:	2301      	movs	r3, #1
 8015076:	603b      	str	r3, [r7, #0]
 8015078:	2005      	movs	r0, #5
 801507a:	b007      	add	sp, #28
 801507c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015080:	3501      	adds	r5, #1
 8015082:	2d08      	cmp	r5, #8
 8015084:	f10b 0b01 	add.w	fp, fp, #1
 8015088:	dd06      	ble.n	8015098 <__hexnan+0x100>
 801508a:	4544      	cmp	r4, r8
 801508c:	d9c1      	bls.n	8015012 <__hexnan+0x7a>
 801508e:	2300      	movs	r3, #0
 8015090:	f844 3c04 	str.w	r3, [r4, #-4]
 8015094:	2501      	movs	r5, #1
 8015096:	3c04      	subs	r4, #4
 8015098:	6822      	ldr	r2, [r4, #0]
 801509a:	f000 000f 	and.w	r0, r0, #15
 801509e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80150a2:	6020      	str	r0, [r4, #0]
 80150a4:	e7b5      	b.n	8015012 <__hexnan+0x7a>
 80150a6:	2508      	movs	r5, #8
 80150a8:	e7b3      	b.n	8015012 <__hexnan+0x7a>
 80150aa:	9b01      	ldr	r3, [sp, #4]
 80150ac:	2b00      	cmp	r3, #0
 80150ae:	d0dd      	beq.n	801506c <__hexnan+0xd4>
 80150b0:	f1c3 0320 	rsb	r3, r3, #32
 80150b4:	f04f 32ff 	mov.w	r2, #4294967295
 80150b8:	40da      	lsrs	r2, r3
 80150ba:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80150be:	4013      	ands	r3, r2
 80150c0:	f846 3c04 	str.w	r3, [r6, #-4]
 80150c4:	e7d2      	b.n	801506c <__hexnan+0xd4>
 80150c6:	3f04      	subs	r7, #4
 80150c8:	e7d0      	b.n	801506c <__hexnan+0xd4>
 80150ca:	2004      	movs	r0, #4
 80150cc:	e7d5      	b.n	801507a <__hexnan+0xe2>

080150ce <__ascii_mbtowc>:
 80150ce:	b082      	sub	sp, #8
 80150d0:	b901      	cbnz	r1, 80150d4 <__ascii_mbtowc+0x6>
 80150d2:	a901      	add	r1, sp, #4
 80150d4:	b142      	cbz	r2, 80150e8 <__ascii_mbtowc+0x1a>
 80150d6:	b14b      	cbz	r3, 80150ec <__ascii_mbtowc+0x1e>
 80150d8:	7813      	ldrb	r3, [r2, #0]
 80150da:	600b      	str	r3, [r1, #0]
 80150dc:	7812      	ldrb	r2, [r2, #0]
 80150de:	1e10      	subs	r0, r2, #0
 80150e0:	bf18      	it	ne
 80150e2:	2001      	movne	r0, #1
 80150e4:	b002      	add	sp, #8
 80150e6:	4770      	bx	lr
 80150e8:	4610      	mov	r0, r2
 80150ea:	e7fb      	b.n	80150e4 <__ascii_mbtowc+0x16>
 80150ec:	f06f 0001 	mvn.w	r0, #1
 80150f0:	e7f8      	b.n	80150e4 <__ascii_mbtowc+0x16>
	...

080150f4 <_Balloc>:
 80150f4:	b570      	push	{r4, r5, r6, lr}
 80150f6:	69c6      	ldr	r6, [r0, #28]
 80150f8:	4604      	mov	r4, r0
 80150fa:	460d      	mov	r5, r1
 80150fc:	b976      	cbnz	r6, 801511c <_Balloc+0x28>
 80150fe:	2010      	movs	r0, #16
 8015100:	f7fc fd76 	bl	8011bf0 <malloc>
 8015104:	4602      	mov	r2, r0
 8015106:	61e0      	str	r0, [r4, #28]
 8015108:	b920      	cbnz	r0, 8015114 <_Balloc+0x20>
 801510a:	4b18      	ldr	r3, [pc, #96]	@ (801516c <_Balloc+0x78>)
 801510c:	4818      	ldr	r0, [pc, #96]	@ (8015170 <_Balloc+0x7c>)
 801510e:	216b      	movs	r1, #107	@ 0x6b
 8015110:	f7fc fd50 	bl	8011bb4 <__assert_func>
 8015114:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015118:	6006      	str	r6, [r0, #0]
 801511a:	60c6      	str	r6, [r0, #12]
 801511c:	69e6      	ldr	r6, [r4, #28]
 801511e:	68f3      	ldr	r3, [r6, #12]
 8015120:	b183      	cbz	r3, 8015144 <_Balloc+0x50>
 8015122:	69e3      	ldr	r3, [r4, #28]
 8015124:	68db      	ldr	r3, [r3, #12]
 8015126:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801512a:	b9b8      	cbnz	r0, 801515c <_Balloc+0x68>
 801512c:	2101      	movs	r1, #1
 801512e:	fa01 f605 	lsl.w	r6, r1, r5
 8015132:	1d72      	adds	r2, r6, #5
 8015134:	0092      	lsls	r2, r2, #2
 8015136:	4620      	mov	r0, r4
 8015138:	f001 f85c 	bl	80161f4 <_calloc_r>
 801513c:	b160      	cbz	r0, 8015158 <_Balloc+0x64>
 801513e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8015142:	e00e      	b.n	8015162 <_Balloc+0x6e>
 8015144:	2221      	movs	r2, #33	@ 0x21
 8015146:	2104      	movs	r1, #4
 8015148:	4620      	mov	r0, r4
 801514a:	f001 f853 	bl	80161f4 <_calloc_r>
 801514e:	69e3      	ldr	r3, [r4, #28]
 8015150:	60f0      	str	r0, [r6, #12]
 8015152:	68db      	ldr	r3, [r3, #12]
 8015154:	2b00      	cmp	r3, #0
 8015156:	d1e4      	bne.n	8015122 <_Balloc+0x2e>
 8015158:	2000      	movs	r0, #0
 801515a:	bd70      	pop	{r4, r5, r6, pc}
 801515c:	6802      	ldr	r2, [r0, #0]
 801515e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015162:	2300      	movs	r3, #0
 8015164:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015168:	e7f7      	b.n	801515a <_Balloc+0x66>
 801516a:	bf00      	nop
 801516c:	08041a18 	.word	0x08041a18
 8015170:	08041af8 	.word	0x08041af8

08015174 <_Bfree>:
 8015174:	b570      	push	{r4, r5, r6, lr}
 8015176:	69c6      	ldr	r6, [r0, #28]
 8015178:	4605      	mov	r5, r0
 801517a:	460c      	mov	r4, r1
 801517c:	b976      	cbnz	r6, 801519c <_Bfree+0x28>
 801517e:	2010      	movs	r0, #16
 8015180:	f7fc fd36 	bl	8011bf0 <malloc>
 8015184:	4602      	mov	r2, r0
 8015186:	61e8      	str	r0, [r5, #28]
 8015188:	b920      	cbnz	r0, 8015194 <_Bfree+0x20>
 801518a:	4b09      	ldr	r3, [pc, #36]	@ (80151b0 <_Bfree+0x3c>)
 801518c:	4809      	ldr	r0, [pc, #36]	@ (80151b4 <_Bfree+0x40>)
 801518e:	218f      	movs	r1, #143	@ 0x8f
 8015190:	f7fc fd10 	bl	8011bb4 <__assert_func>
 8015194:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015198:	6006      	str	r6, [r0, #0]
 801519a:	60c6      	str	r6, [r0, #12]
 801519c:	b13c      	cbz	r4, 80151ae <_Bfree+0x3a>
 801519e:	69eb      	ldr	r3, [r5, #28]
 80151a0:	6862      	ldr	r2, [r4, #4]
 80151a2:	68db      	ldr	r3, [r3, #12]
 80151a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80151a8:	6021      	str	r1, [r4, #0]
 80151aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80151ae:	bd70      	pop	{r4, r5, r6, pc}
 80151b0:	08041a18 	.word	0x08041a18
 80151b4:	08041af8 	.word	0x08041af8

080151b8 <__multadd>:
 80151b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80151bc:	690d      	ldr	r5, [r1, #16]
 80151be:	4607      	mov	r7, r0
 80151c0:	460c      	mov	r4, r1
 80151c2:	461e      	mov	r6, r3
 80151c4:	f101 0c14 	add.w	ip, r1, #20
 80151c8:	2000      	movs	r0, #0
 80151ca:	f8dc 3000 	ldr.w	r3, [ip]
 80151ce:	b299      	uxth	r1, r3
 80151d0:	fb02 6101 	mla	r1, r2, r1, r6
 80151d4:	0c1e      	lsrs	r6, r3, #16
 80151d6:	0c0b      	lsrs	r3, r1, #16
 80151d8:	fb02 3306 	mla	r3, r2, r6, r3
 80151dc:	b289      	uxth	r1, r1
 80151de:	3001      	adds	r0, #1
 80151e0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80151e4:	4285      	cmp	r5, r0
 80151e6:	f84c 1b04 	str.w	r1, [ip], #4
 80151ea:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80151ee:	dcec      	bgt.n	80151ca <__multadd+0x12>
 80151f0:	b30e      	cbz	r6, 8015236 <__multadd+0x7e>
 80151f2:	68a3      	ldr	r3, [r4, #8]
 80151f4:	42ab      	cmp	r3, r5
 80151f6:	dc19      	bgt.n	801522c <__multadd+0x74>
 80151f8:	6861      	ldr	r1, [r4, #4]
 80151fa:	4638      	mov	r0, r7
 80151fc:	3101      	adds	r1, #1
 80151fe:	f7ff ff79 	bl	80150f4 <_Balloc>
 8015202:	4680      	mov	r8, r0
 8015204:	b928      	cbnz	r0, 8015212 <__multadd+0x5a>
 8015206:	4602      	mov	r2, r0
 8015208:	4b0c      	ldr	r3, [pc, #48]	@ (801523c <__multadd+0x84>)
 801520a:	480d      	ldr	r0, [pc, #52]	@ (8015240 <__multadd+0x88>)
 801520c:	21ba      	movs	r1, #186	@ 0xba
 801520e:	f7fc fcd1 	bl	8011bb4 <__assert_func>
 8015212:	6922      	ldr	r2, [r4, #16]
 8015214:	3202      	adds	r2, #2
 8015216:	f104 010c 	add.w	r1, r4, #12
 801521a:	0092      	lsls	r2, r2, #2
 801521c:	300c      	adds	r0, #12
 801521e:	f7fe fd5a 	bl	8013cd6 <memcpy>
 8015222:	4621      	mov	r1, r4
 8015224:	4638      	mov	r0, r7
 8015226:	f7ff ffa5 	bl	8015174 <_Bfree>
 801522a:	4644      	mov	r4, r8
 801522c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015230:	3501      	adds	r5, #1
 8015232:	615e      	str	r6, [r3, #20]
 8015234:	6125      	str	r5, [r4, #16]
 8015236:	4620      	mov	r0, r4
 8015238:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801523c:	08041a87 	.word	0x08041a87
 8015240:	08041af8 	.word	0x08041af8

08015244 <__s2b>:
 8015244:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015248:	460c      	mov	r4, r1
 801524a:	4615      	mov	r5, r2
 801524c:	461f      	mov	r7, r3
 801524e:	2209      	movs	r2, #9
 8015250:	3308      	adds	r3, #8
 8015252:	4606      	mov	r6, r0
 8015254:	fb93 f3f2 	sdiv	r3, r3, r2
 8015258:	2100      	movs	r1, #0
 801525a:	2201      	movs	r2, #1
 801525c:	429a      	cmp	r2, r3
 801525e:	db09      	blt.n	8015274 <__s2b+0x30>
 8015260:	4630      	mov	r0, r6
 8015262:	f7ff ff47 	bl	80150f4 <_Balloc>
 8015266:	b940      	cbnz	r0, 801527a <__s2b+0x36>
 8015268:	4602      	mov	r2, r0
 801526a:	4b19      	ldr	r3, [pc, #100]	@ (80152d0 <__s2b+0x8c>)
 801526c:	4819      	ldr	r0, [pc, #100]	@ (80152d4 <__s2b+0x90>)
 801526e:	21d3      	movs	r1, #211	@ 0xd3
 8015270:	f7fc fca0 	bl	8011bb4 <__assert_func>
 8015274:	0052      	lsls	r2, r2, #1
 8015276:	3101      	adds	r1, #1
 8015278:	e7f0      	b.n	801525c <__s2b+0x18>
 801527a:	9b08      	ldr	r3, [sp, #32]
 801527c:	6143      	str	r3, [r0, #20]
 801527e:	2d09      	cmp	r5, #9
 8015280:	f04f 0301 	mov.w	r3, #1
 8015284:	6103      	str	r3, [r0, #16]
 8015286:	dd16      	ble.n	80152b6 <__s2b+0x72>
 8015288:	f104 0909 	add.w	r9, r4, #9
 801528c:	46c8      	mov	r8, r9
 801528e:	442c      	add	r4, r5
 8015290:	f818 3b01 	ldrb.w	r3, [r8], #1
 8015294:	4601      	mov	r1, r0
 8015296:	3b30      	subs	r3, #48	@ 0x30
 8015298:	220a      	movs	r2, #10
 801529a:	4630      	mov	r0, r6
 801529c:	f7ff ff8c 	bl	80151b8 <__multadd>
 80152a0:	45a0      	cmp	r8, r4
 80152a2:	d1f5      	bne.n	8015290 <__s2b+0x4c>
 80152a4:	f1a5 0408 	sub.w	r4, r5, #8
 80152a8:	444c      	add	r4, r9
 80152aa:	1b2d      	subs	r5, r5, r4
 80152ac:	1963      	adds	r3, r4, r5
 80152ae:	42bb      	cmp	r3, r7
 80152b0:	db04      	blt.n	80152bc <__s2b+0x78>
 80152b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80152b6:	340a      	adds	r4, #10
 80152b8:	2509      	movs	r5, #9
 80152ba:	e7f6      	b.n	80152aa <__s2b+0x66>
 80152bc:	f814 3b01 	ldrb.w	r3, [r4], #1
 80152c0:	4601      	mov	r1, r0
 80152c2:	3b30      	subs	r3, #48	@ 0x30
 80152c4:	220a      	movs	r2, #10
 80152c6:	4630      	mov	r0, r6
 80152c8:	f7ff ff76 	bl	80151b8 <__multadd>
 80152cc:	e7ee      	b.n	80152ac <__s2b+0x68>
 80152ce:	bf00      	nop
 80152d0:	08041a87 	.word	0x08041a87
 80152d4:	08041af8 	.word	0x08041af8

080152d8 <__hi0bits>:
 80152d8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80152dc:	4603      	mov	r3, r0
 80152de:	bf36      	itet	cc
 80152e0:	0403      	lslcc	r3, r0, #16
 80152e2:	2000      	movcs	r0, #0
 80152e4:	2010      	movcc	r0, #16
 80152e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80152ea:	bf3c      	itt	cc
 80152ec:	021b      	lslcc	r3, r3, #8
 80152ee:	3008      	addcc	r0, #8
 80152f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80152f4:	bf3c      	itt	cc
 80152f6:	011b      	lslcc	r3, r3, #4
 80152f8:	3004      	addcc	r0, #4
 80152fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80152fe:	bf3c      	itt	cc
 8015300:	009b      	lslcc	r3, r3, #2
 8015302:	3002      	addcc	r0, #2
 8015304:	2b00      	cmp	r3, #0
 8015306:	db05      	blt.n	8015314 <__hi0bits+0x3c>
 8015308:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801530c:	f100 0001 	add.w	r0, r0, #1
 8015310:	bf08      	it	eq
 8015312:	2020      	moveq	r0, #32
 8015314:	4770      	bx	lr

08015316 <__lo0bits>:
 8015316:	6803      	ldr	r3, [r0, #0]
 8015318:	4602      	mov	r2, r0
 801531a:	f013 0007 	ands.w	r0, r3, #7
 801531e:	d00b      	beq.n	8015338 <__lo0bits+0x22>
 8015320:	07d9      	lsls	r1, r3, #31
 8015322:	d421      	bmi.n	8015368 <__lo0bits+0x52>
 8015324:	0798      	lsls	r0, r3, #30
 8015326:	bf49      	itett	mi
 8015328:	085b      	lsrmi	r3, r3, #1
 801532a:	089b      	lsrpl	r3, r3, #2
 801532c:	2001      	movmi	r0, #1
 801532e:	6013      	strmi	r3, [r2, #0]
 8015330:	bf5c      	itt	pl
 8015332:	6013      	strpl	r3, [r2, #0]
 8015334:	2002      	movpl	r0, #2
 8015336:	4770      	bx	lr
 8015338:	b299      	uxth	r1, r3
 801533a:	b909      	cbnz	r1, 8015340 <__lo0bits+0x2a>
 801533c:	0c1b      	lsrs	r3, r3, #16
 801533e:	2010      	movs	r0, #16
 8015340:	b2d9      	uxtb	r1, r3
 8015342:	b909      	cbnz	r1, 8015348 <__lo0bits+0x32>
 8015344:	3008      	adds	r0, #8
 8015346:	0a1b      	lsrs	r3, r3, #8
 8015348:	0719      	lsls	r1, r3, #28
 801534a:	bf04      	itt	eq
 801534c:	091b      	lsreq	r3, r3, #4
 801534e:	3004      	addeq	r0, #4
 8015350:	0799      	lsls	r1, r3, #30
 8015352:	bf04      	itt	eq
 8015354:	089b      	lsreq	r3, r3, #2
 8015356:	3002      	addeq	r0, #2
 8015358:	07d9      	lsls	r1, r3, #31
 801535a:	d403      	bmi.n	8015364 <__lo0bits+0x4e>
 801535c:	085b      	lsrs	r3, r3, #1
 801535e:	f100 0001 	add.w	r0, r0, #1
 8015362:	d003      	beq.n	801536c <__lo0bits+0x56>
 8015364:	6013      	str	r3, [r2, #0]
 8015366:	4770      	bx	lr
 8015368:	2000      	movs	r0, #0
 801536a:	4770      	bx	lr
 801536c:	2020      	movs	r0, #32
 801536e:	4770      	bx	lr

08015370 <__i2b>:
 8015370:	b510      	push	{r4, lr}
 8015372:	460c      	mov	r4, r1
 8015374:	2101      	movs	r1, #1
 8015376:	f7ff febd 	bl	80150f4 <_Balloc>
 801537a:	4602      	mov	r2, r0
 801537c:	b928      	cbnz	r0, 801538a <__i2b+0x1a>
 801537e:	4b05      	ldr	r3, [pc, #20]	@ (8015394 <__i2b+0x24>)
 8015380:	4805      	ldr	r0, [pc, #20]	@ (8015398 <__i2b+0x28>)
 8015382:	f240 1145 	movw	r1, #325	@ 0x145
 8015386:	f7fc fc15 	bl	8011bb4 <__assert_func>
 801538a:	2301      	movs	r3, #1
 801538c:	6144      	str	r4, [r0, #20]
 801538e:	6103      	str	r3, [r0, #16]
 8015390:	bd10      	pop	{r4, pc}
 8015392:	bf00      	nop
 8015394:	08041a87 	.word	0x08041a87
 8015398:	08041af8 	.word	0x08041af8

0801539c <__multiply>:
 801539c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80153a0:	4617      	mov	r7, r2
 80153a2:	690a      	ldr	r2, [r1, #16]
 80153a4:	693b      	ldr	r3, [r7, #16]
 80153a6:	429a      	cmp	r2, r3
 80153a8:	bfa8      	it	ge
 80153aa:	463b      	movge	r3, r7
 80153ac:	4689      	mov	r9, r1
 80153ae:	bfa4      	itt	ge
 80153b0:	460f      	movge	r7, r1
 80153b2:	4699      	movge	r9, r3
 80153b4:	693d      	ldr	r5, [r7, #16]
 80153b6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80153ba:	68bb      	ldr	r3, [r7, #8]
 80153bc:	6879      	ldr	r1, [r7, #4]
 80153be:	eb05 060a 	add.w	r6, r5, sl
 80153c2:	42b3      	cmp	r3, r6
 80153c4:	b085      	sub	sp, #20
 80153c6:	bfb8      	it	lt
 80153c8:	3101      	addlt	r1, #1
 80153ca:	f7ff fe93 	bl	80150f4 <_Balloc>
 80153ce:	b930      	cbnz	r0, 80153de <__multiply+0x42>
 80153d0:	4602      	mov	r2, r0
 80153d2:	4b41      	ldr	r3, [pc, #260]	@ (80154d8 <__multiply+0x13c>)
 80153d4:	4841      	ldr	r0, [pc, #260]	@ (80154dc <__multiply+0x140>)
 80153d6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80153da:	f7fc fbeb 	bl	8011bb4 <__assert_func>
 80153de:	f100 0414 	add.w	r4, r0, #20
 80153e2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80153e6:	4623      	mov	r3, r4
 80153e8:	2200      	movs	r2, #0
 80153ea:	4573      	cmp	r3, lr
 80153ec:	d320      	bcc.n	8015430 <__multiply+0x94>
 80153ee:	f107 0814 	add.w	r8, r7, #20
 80153f2:	f109 0114 	add.w	r1, r9, #20
 80153f6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80153fa:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80153fe:	9302      	str	r3, [sp, #8]
 8015400:	1beb      	subs	r3, r5, r7
 8015402:	3b15      	subs	r3, #21
 8015404:	f023 0303 	bic.w	r3, r3, #3
 8015408:	3304      	adds	r3, #4
 801540a:	3715      	adds	r7, #21
 801540c:	42bd      	cmp	r5, r7
 801540e:	bf38      	it	cc
 8015410:	2304      	movcc	r3, #4
 8015412:	9301      	str	r3, [sp, #4]
 8015414:	9b02      	ldr	r3, [sp, #8]
 8015416:	9103      	str	r1, [sp, #12]
 8015418:	428b      	cmp	r3, r1
 801541a:	d80c      	bhi.n	8015436 <__multiply+0x9a>
 801541c:	2e00      	cmp	r6, #0
 801541e:	dd03      	ble.n	8015428 <__multiply+0x8c>
 8015420:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8015424:	2b00      	cmp	r3, #0
 8015426:	d055      	beq.n	80154d4 <__multiply+0x138>
 8015428:	6106      	str	r6, [r0, #16]
 801542a:	b005      	add	sp, #20
 801542c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015430:	f843 2b04 	str.w	r2, [r3], #4
 8015434:	e7d9      	b.n	80153ea <__multiply+0x4e>
 8015436:	f8b1 a000 	ldrh.w	sl, [r1]
 801543a:	f1ba 0f00 	cmp.w	sl, #0
 801543e:	d01f      	beq.n	8015480 <__multiply+0xe4>
 8015440:	46c4      	mov	ip, r8
 8015442:	46a1      	mov	r9, r4
 8015444:	2700      	movs	r7, #0
 8015446:	f85c 2b04 	ldr.w	r2, [ip], #4
 801544a:	f8d9 3000 	ldr.w	r3, [r9]
 801544e:	fa1f fb82 	uxth.w	fp, r2
 8015452:	b29b      	uxth	r3, r3
 8015454:	fb0a 330b 	mla	r3, sl, fp, r3
 8015458:	443b      	add	r3, r7
 801545a:	f8d9 7000 	ldr.w	r7, [r9]
 801545e:	0c12      	lsrs	r2, r2, #16
 8015460:	0c3f      	lsrs	r7, r7, #16
 8015462:	fb0a 7202 	mla	r2, sl, r2, r7
 8015466:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801546a:	b29b      	uxth	r3, r3
 801546c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015470:	4565      	cmp	r5, ip
 8015472:	f849 3b04 	str.w	r3, [r9], #4
 8015476:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801547a:	d8e4      	bhi.n	8015446 <__multiply+0xaa>
 801547c:	9b01      	ldr	r3, [sp, #4]
 801547e:	50e7      	str	r7, [r4, r3]
 8015480:	9b03      	ldr	r3, [sp, #12]
 8015482:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8015486:	3104      	adds	r1, #4
 8015488:	f1b9 0f00 	cmp.w	r9, #0
 801548c:	d020      	beq.n	80154d0 <__multiply+0x134>
 801548e:	6823      	ldr	r3, [r4, #0]
 8015490:	4647      	mov	r7, r8
 8015492:	46a4      	mov	ip, r4
 8015494:	f04f 0a00 	mov.w	sl, #0
 8015498:	f8b7 b000 	ldrh.w	fp, [r7]
 801549c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80154a0:	fb09 220b 	mla	r2, r9, fp, r2
 80154a4:	4452      	add	r2, sl
 80154a6:	b29b      	uxth	r3, r3
 80154a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80154ac:	f84c 3b04 	str.w	r3, [ip], #4
 80154b0:	f857 3b04 	ldr.w	r3, [r7], #4
 80154b4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80154b8:	f8bc 3000 	ldrh.w	r3, [ip]
 80154bc:	fb09 330a 	mla	r3, r9, sl, r3
 80154c0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80154c4:	42bd      	cmp	r5, r7
 80154c6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80154ca:	d8e5      	bhi.n	8015498 <__multiply+0xfc>
 80154cc:	9a01      	ldr	r2, [sp, #4]
 80154ce:	50a3      	str	r3, [r4, r2]
 80154d0:	3404      	adds	r4, #4
 80154d2:	e79f      	b.n	8015414 <__multiply+0x78>
 80154d4:	3e01      	subs	r6, #1
 80154d6:	e7a1      	b.n	801541c <__multiply+0x80>
 80154d8:	08041a87 	.word	0x08041a87
 80154dc:	08041af8 	.word	0x08041af8

080154e0 <__pow5mult>:
 80154e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80154e4:	4615      	mov	r5, r2
 80154e6:	f012 0203 	ands.w	r2, r2, #3
 80154ea:	4607      	mov	r7, r0
 80154ec:	460e      	mov	r6, r1
 80154ee:	d007      	beq.n	8015500 <__pow5mult+0x20>
 80154f0:	4c25      	ldr	r4, [pc, #148]	@ (8015588 <__pow5mult+0xa8>)
 80154f2:	3a01      	subs	r2, #1
 80154f4:	2300      	movs	r3, #0
 80154f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80154fa:	f7ff fe5d 	bl	80151b8 <__multadd>
 80154fe:	4606      	mov	r6, r0
 8015500:	10ad      	asrs	r5, r5, #2
 8015502:	d03d      	beq.n	8015580 <__pow5mult+0xa0>
 8015504:	69fc      	ldr	r4, [r7, #28]
 8015506:	b97c      	cbnz	r4, 8015528 <__pow5mult+0x48>
 8015508:	2010      	movs	r0, #16
 801550a:	f7fc fb71 	bl	8011bf0 <malloc>
 801550e:	4602      	mov	r2, r0
 8015510:	61f8      	str	r0, [r7, #28]
 8015512:	b928      	cbnz	r0, 8015520 <__pow5mult+0x40>
 8015514:	4b1d      	ldr	r3, [pc, #116]	@ (801558c <__pow5mult+0xac>)
 8015516:	481e      	ldr	r0, [pc, #120]	@ (8015590 <__pow5mult+0xb0>)
 8015518:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801551c:	f7fc fb4a 	bl	8011bb4 <__assert_func>
 8015520:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015524:	6004      	str	r4, [r0, #0]
 8015526:	60c4      	str	r4, [r0, #12]
 8015528:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801552c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8015530:	b94c      	cbnz	r4, 8015546 <__pow5mult+0x66>
 8015532:	f240 2171 	movw	r1, #625	@ 0x271
 8015536:	4638      	mov	r0, r7
 8015538:	f7ff ff1a 	bl	8015370 <__i2b>
 801553c:	2300      	movs	r3, #0
 801553e:	f8c8 0008 	str.w	r0, [r8, #8]
 8015542:	4604      	mov	r4, r0
 8015544:	6003      	str	r3, [r0, #0]
 8015546:	f04f 0900 	mov.w	r9, #0
 801554a:	07eb      	lsls	r3, r5, #31
 801554c:	d50a      	bpl.n	8015564 <__pow5mult+0x84>
 801554e:	4631      	mov	r1, r6
 8015550:	4622      	mov	r2, r4
 8015552:	4638      	mov	r0, r7
 8015554:	f7ff ff22 	bl	801539c <__multiply>
 8015558:	4631      	mov	r1, r6
 801555a:	4680      	mov	r8, r0
 801555c:	4638      	mov	r0, r7
 801555e:	f7ff fe09 	bl	8015174 <_Bfree>
 8015562:	4646      	mov	r6, r8
 8015564:	106d      	asrs	r5, r5, #1
 8015566:	d00b      	beq.n	8015580 <__pow5mult+0xa0>
 8015568:	6820      	ldr	r0, [r4, #0]
 801556a:	b938      	cbnz	r0, 801557c <__pow5mult+0x9c>
 801556c:	4622      	mov	r2, r4
 801556e:	4621      	mov	r1, r4
 8015570:	4638      	mov	r0, r7
 8015572:	f7ff ff13 	bl	801539c <__multiply>
 8015576:	6020      	str	r0, [r4, #0]
 8015578:	f8c0 9000 	str.w	r9, [r0]
 801557c:	4604      	mov	r4, r0
 801557e:	e7e4      	b.n	801554a <__pow5mult+0x6a>
 8015580:	4630      	mov	r0, r6
 8015582:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015586:	bf00      	nop
 8015588:	08041cbc 	.word	0x08041cbc
 801558c:	08041a18 	.word	0x08041a18
 8015590:	08041af8 	.word	0x08041af8

08015594 <__lshift>:
 8015594:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015598:	460c      	mov	r4, r1
 801559a:	6849      	ldr	r1, [r1, #4]
 801559c:	6923      	ldr	r3, [r4, #16]
 801559e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80155a2:	68a3      	ldr	r3, [r4, #8]
 80155a4:	4607      	mov	r7, r0
 80155a6:	4691      	mov	r9, r2
 80155a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80155ac:	f108 0601 	add.w	r6, r8, #1
 80155b0:	42b3      	cmp	r3, r6
 80155b2:	db0b      	blt.n	80155cc <__lshift+0x38>
 80155b4:	4638      	mov	r0, r7
 80155b6:	f7ff fd9d 	bl	80150f4 <_Balloc>
 80155ba:	4605      	mov	r5, r0
 80155bc:	b948      	cbnz	r0, 80155d2 <__lshift+0x3e>
 80155be:	4602      	mov	r2, r0
 80155c0:	4b28      	ldr	r3, [pc, #160]	@ (8015664 <__lshift+0xd0>)
 80155c2:	4829      	ldr	r0, [pc, #164]	@ (8015668 <__lshift+0xd4>)
 80155c4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80155c8:	f7fc faf4 	bl	8011bb4 <__assert_func>
 80155cc:	3101      	adds	r1, #1
 80155ce:	005b      	lsls	r3, r3, #1
 80155d0:	e7ee      	b.n	80155b0 <__lshift+0x1c>
 80155d2:	2300      	movs	r3, #0
 80155d4:	f100 0114 	add.w	r1, r0, #20
 80155d8:	f100 0210 	add.w	r2, r0, #16
 80155dc:	4618      	mov	r0, r3
 80155de:	4553      	cmp	r3, sl
 80155e0:	db33      	blt.n	801564a <__lshift+0xb6>
 80155e2:	6920      	ldr	r0, [r4, #16]
 80155e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80155e8:	f104 0314 	add.w	r3, r4, #20
 80155ec:	f019 091f 	ands.w	r9, r9, #31
 80155f0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80155f4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80155f8:	d02b      	beq.n	8015652 <__lshift+0xbe>
 80155fa:	f1c9 0e20 	rsb	lr, r9, #32
 80155fe:	468a      	mov	sl, r1
 8015600:	2200      	movs	r2, #0
 8015602:	6818      	ldr	r0, [r3, #0]
 8015604:	fa00 f009 	lsl.w	r0, r0, r9
 8015608:	4310      	orrs	r0, r2
 801560a:	f84a 0b04 	str.w	r0, [sl], #4
 801560e:	f853 2b04 	ldr.w	r2, [r3], #4
 8015612:	459c      	cmp	ip, r3
 8015614:	fa22 f20e 	lsr.w	r2, r2, lr
 8015618:	d8f3      	bhi.n	8015602 <__lshift+0x6e>
 801561a:	ebac 0304 	sub.w	r3, ip, r4
 801561e:	3b15      	subs	r3, #21
 8015620:	f023 0303 	bic.w	r3, r3, #3
 8015624:	3304      	adds	r3, #4
 8015626:	f104 0015 	add.w	r0, r4, #21
 801562a:	4560      	cmp	r0, ip
 801562c:	bf88      	it	hi
 801562e:	2304      	movhi	r3, #4
 8015630:	50ca      	str	r2, [r1, r3]
 8015632:	b10a      	cbz	r2, 8015638 <__lshift+0xa4>
 8015634:	f108 0602 	add.w	r6, r8, #2
 8015638:	3e01      	subs	r6, #1
 801563a:	4638      	mov	r0, r7
 801563c:	612e      	str	r6, [r5, #16]
 801563e:	4621      	mov	r1, r4
 8015640:	f7ff fd98 	bl	8015174 <_Bfree>
 8015644:	4628      	mov	r0, r5
 8015646:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801564a:	f842 0f04 	str.w	r0, [r2, #4]!
 801564e:	3301      	adds	r3, #1
 8015650:	e7c5      	b.n	80155de <__lshift+0x4a>
 8015652:	3904      	subs	r1, #4
 8015654:	f853 2b04 	ldr.w	r2, [r3], #4
 8015658:	f841 2f04 	str.w	r2, [r1, #4]!
 801565c:	459c      	cmp	ip, r3
 801565e:	d8f9      	bhi.n	8015654 <__lshift+0xc0>
 8015660:	e7ea      	b.n	8015638 <__lshift+0xa4>
 8015662:	bf00      	nop
 8015664:	08041a87 	.word	0x08041a87
 8015668:	08041af8 	.word	0x08041af8

0801566c <__mcmp>:
 801566c:	690a      	ldr	r2, [r1, #16]
 801566e:	4603      	mov	r3, r0
 8015670:	6900      	ldr	r0, [r0, #16]
 8015672:	1a80      	subs	r0, r0, r2
 8015674:	b530      	push	{r4, r5, lr}
 8015676:	d10e      	bne.n	8015696 <__mcmp+0x2a>
 8015678:	3314      	adds	r3, #20
 801567a:	3114      	adds	r1, #20
 801567c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8015680:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8015684:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8015688:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801568c:	4295      	cmp	r5, r2
 801568e:	d003      	beq.n	8015698 <__mcmp+0x2c>
 8015690:	d205      	bcs.n	801569e <__mcmp+0x32>
 8015692:	f04f 30ff 	mov.w	r0, #4294967295
 8015696:	bd30      	pop	{r4, r5, pc}
 8015698:	42a3      	cmp	r3, r4
 801569a:	d3f3      	bcc.n	8015684 <__mcmp+0x18>
 801569c:	e7fb      	b.n	8015696 <__mcmp+0x2a>
 801569e:	2001      	movs	r0, #1
 80156a0:	e7f9      	b.n	8015696 <__mcmp+0x2a>
	...

080156a4 <__mdiff>:
 80156a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80156a8:	4689      	mov	r9, r1
 80156aa:	4606      	mov	r6, r0
 80156ac:	4611      	mov	r1, r2
 80156ae:	4648      	mov	r0, r9
 80156b0:	4614      	mov	r4, r2
 80156b2:	f7ff ffdb 	bl	801566c <__mcmp>
 80156b6:	1e05      	subs	r5, r0, #0
 80156b8:	d112      	bne.n	80156e0 <__mdiff+0x3c>
 80156ba:	4629      	mov	r1, r5
 80156bc:	4630      	mov	r0, r6
 80156be:	f7ff fd19 	bl	80150f4 <_Balloc>
 80156c2:	4602      	mov	r2, r0
 80156c4:	b928      	cbnz	r0, 80156d2 <__mdiff+0x2e>
 80156c6:	4b3f      	ldr	r3, [pc, #252]	@ (80157c4 <__mdiff+0x120>)
 80156c8:	f240 2137 	movw	r1, #567	@ 0x237
 80156cc:	483e      	ldr	r0, [pc, #248]	@ (80157c8 <__mdiff+0x124>)
 80156ce:	f7fc fa71 	bl	8011bb4 <__assert_func>
 80156d2:	2301      	movs	r3, #1
 80156d4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80156d8:	4610      	mov	r0, r2
 80156da:	b003      	add	sp, #12
 80156dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80156e0:	bfbc      	itt	lt
 80156e2:	464b      	movlt	r3, r9
 80156e4:	46a1      	movlt	r9, r4
 80156e6:	4630      	mov	r0, r6
 80156e8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80156ec:	bfba      	itte	lt
 80156ee:	461c      	movlt	r4, r3
 80156f0:	2501      	movlt	r5, #1
 80156f2:	2500      	movge	r5, #0
 80156f4:	f7ff fcfe 	bl	80150f4 <_Balloc>
 80156f8:	4602      	mov	r2, r0
 80156fa:	b918      	cbnz	r0, 8015704 <__mdiff+0x60>
 80156fc:	4b31      	ldr	r3, [pc, #196]	@ (80157c4 <__mdiff+0x120>)
 80156fe:	f240 2145 	movw	r1, #581	@ 0x245
 8015702:	e7e3      	b.n	80156cc <__mdiff+0x28>
 8015704:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8015708:	6926      	ldr	r6, [r4, #16]
 801570a:	60c5      	str	r5, [r0, #12]
 801570c:	f109 0310 	add.w	r3, r9, #16
 8015710:	f109 0514 	add.w	r5, r9, #20
 8015714:	f104 0e14 	add.w	lr, r4, #20
 8015718:	f100 0b14 	add.w	fp, r0, #20
 801571c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8015720:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8015724:	9301      	str	r3, [sp, #4]
 8015726:	46d9      	mov	r9, fp
 8015728:	f04f 0c00 	mov.w	ip, #0
 801572c:	9b01      	ldr	r3, [sp, #4]
 801572e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8015732:	f853 af04 	ldr.w	sl, [r3, #4]!
 8015736:	9301      	str	r3, [sp, #4]
 8015738:	fa1f f38a 	uxth.w	r3, sl
 801573c:	4619      	mov	r1, r3
 801573e:	b283      	uxth	r3, r0
 8015740:	1acb      	subs	r3, r1, r3
 8015742:	0c00      	lsrs	r0, r0, #16
 8015744:	4463      	add	r3, ip
 8015746:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801574a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801574e:	b29b      	uxth	r3, r3
 8015750:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8015754:	4576      	cmp	r6, lr
 8015756:	f849 3b04 	str.w	r3, [r9], #4
 801575a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801575e:	d8e5      	bhi.n	801572c <__mdiff+0x88>
 8015760:	1b33      	subs	r3, r6, r4
 8015762:	3b15      	subs	r3, #21
 8015764:	f023 0303 	bic.w	r3, r3, #3
 8015768:	3415      	adds	r4, #21
 801576a:	3304      	adds	r3, #4
 801576c:	42a6      	cmp	r6, r4
 801576e:	bf38      	it	cc
 8015770:	2304      	movcc	r3, #4
 8015772:	441d      	add	r5, r3
 8015774:	445b      	add	r3, fp
 8015776:	461e      	mov	r6, r3
 8015778:	462c      	mov	r4, r5
 801577a:	4544      	cmp	r4, r8
 801577c:	d30e      	bcc.n	801579c <__mdiff+0xf8>
 801577e:	f108 0103 	add.w	r1, r8, #3
 8015782:	1b49      	subs	r1, r1, r5
 8015784:	f021 0103 	bic.w	r1, r1, #3
 8015788:	3d03      	subs	r5, #3
 801578a:	45a8      	cmp	r8, r5
 801578c:	bf38      	it	cc
 801578e:	2100      	movcc	r1, #0
 8015790:	440b      	add	r3, r1
 8015792:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015796:	b191      	cbz	r1, 80157be <__mdiff+0x11a>
 8015798:	6117      	str	r7, [r2, #16]
 801579a:	e79d      	b.n	80156d8 <__mdiff+0x34>
 801579c:	f854 1b04 	ldr.w	r1, [r4], #4
 80157a0:	46e6      	mov	lr, ip
 80157a2:	0c08      	lsrs	r0, r1, #16
 80157a4:	fa1c fc81 	uxtah	ip, ip, r1
 80157a8:	4471      	add	r1, lr
 80157aa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80157ae:	b289      	uxth	r1, r1
 80157b0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80157b4:	f846 1b04 	str.w	r1, [r6], #4
 80157b8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80157bc:	e7dd      	b.n	801577a <__mdiff+0xd6>
 80157be:	3f01      	subs	r7, #1
 80157c0:	e7e7      	b.n	8015792 <__mdiff+0xee>
 80157c2:	bf00      	nop
 80157c4:	08041a87 	.word	0x08041a87
 80157c8:	08041af8 	.word	0x08041af8

080157cc <__ulp>:
 80157cc:	b082      	sub	sp, #8
 80157ce:	ed8d 0b00 	vstr	d0, [sp]
 80157d2:	9a01      	ldr	r2, [sp, #4]
 80157d4:	4b0f      	ldr	r3, [pc, #60]	@ (8015814 <__ulp+0x48>)
 80157d6:	4013      	ands	r3, r2
 80157d8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80157dc:	2b00      	cmp	r3, #0
 80157de:	dc08      	bgt.n	80157f2 <__ulp+0x26>
 80157e0:	425b      	negs	r3, r3
 80157e2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80157e6:	ea4f 5223 	mov.w	r2, r3, asr #20
 80157ea:	da04      	bge.n	80157f6 <__ulp+0x2a>
 80157ec:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80157f0:	4113      	asrs	r3, r2
 80157f2:	2200      	movs	r2, #0
 80157f4:	e008      	b.n	8015808 <__ulp+0x3c>
 80157f6:	f1a2 0314 	sub.w	r3, r2, #20
 80157fa:	2b1e      	cmp	r3, #30
 80157fc:	bfda      	itte	le
 80157fe:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8015802:	40da      	lsrle	r2, r3
 8015804:	2201      	movgt	r2, #1
 8015806:	2300      	movs	r3, #0
 8015808:	4619      	mov	r1, r3
 801580a:	4610      	mov	r0, r2
 801580c:	ec41 0b10 	vmov	d0, r0, r1
 8015810:	b002      	add	sp, #8
 8015812:	4770      	bx	lr
 8015814:	7ff00000 	.word	0x7ff00000

08015818 <__b2d>:
 8015818:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801581c:	6906      	ldr	r6, [r0, #16]
 801581e:	f100 0814 	add.w	r8, r0, #20
 8015822:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8015826:	1f37      	subs	r7, r6, #4
 8015828:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801582c:	4610      	mov	r0, r2
 801582e:	f7ff fd53 	bl	80152d8 <__hi0bits>
 8015832:	f1c0 0320 	rsb	r3, r0, #32
 8015836:	280a      	cmp	r0, #10
 8015838:	600b      	str	r3, [r1, #0]
 801583a:	491b      	ldr	r1, [pc, #108]	@ (80158a8 <__b2d+0x90>)
 801583c:	dc15      	bgt.n	801586a <__b2d+0x52>
 801583e:	f1c0 0c0b 	rsb	ip, r0, #11
 8015842:	fa22 f30c 	lsr.w	r3, r2, ip
 8015846:	45b8      	cmp	r8, r7
 8015848:	ea43 0501 	orr.w	r5, r3, r1
 801584c:	bf34      	ite	cc
 801584e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8015852:	2300      	movcs	r3, #0
 8015854:	3015      	adds	r0, #21
 8015856:	fa02 f000 	lsl.w	r0, r2, r0
 801585a:	fa23 f30c 	lsr.w	r3, r3, ip
 801585e:	4303      	orrs	r3, r0
 8015860:	461c      	mov	r4, r3
 8015862:	ec45 4b10 	vmov	d0, r4, r5
 8015866:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801586a:	45b8      	cmp	r8, r7
 801586c:	bf3a      	itte	cc
 801586e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8015872:	f1a6 0708 	subcc.w	r7, r6, #8
 8015876:	2300      	movcs	r3, #0
 8015878:	380b      	subs	r0, #11
 801587a:	d012      	beq.n	80158a2 <__b2d+0x8a>
 801587c:	f1c0 0120 	rsb	r1, r0, #32
 8015880:	fa23 f401 	lsr.w	r4, r3, r1
 8015884:	4082      	lsls	r2, r0
 8015886:	4322      	orrs	r2, r4
 8015888:	4547      	cmp	r7, r8
 801588a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801588e:	bf8c      	ite	hi
 8015890:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8015894:	2200      	movls	r2, #0
 8015896:	4083      	lsls	r3, r0
 8015898:	40ca      	lsrs	r2, r1
 801589a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801589e:	4313      	orrs	r3, r2
 80158a0:	e7de      	b.n	8015860 <__b2d+0x48>
 80158a2:	ea42 0501 	orr.w	r5, r2, r1
 80158a6:	e7db      	b.n	8015860 <__b2d+0x48>
 80158a8:	3ff00000 	.word	0x3ff00000

080158ac <__d2b>:
 80158ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80158b0:	460f      	mov	r7, r1
 80158b2:	2101      	movs	r1, #1
 80158b4:	ec59 8b10 	vmov	r8, r9, d0
 80158b8:	4616      	mov	r6, r2
 80158ba:	f7ff fc1b 	bl	80150f4 <_Balloc>
 80158be:	4604      	mov	r4, r0
 80158c0:	b930      	cbnz	r0, 80158d0 <__d2b+0x24>
 80158c2:	4602      	mov	r2, r0
 80158c4:	4b23      	ldr	r3, [pc, #140]	@ (8015954 <__d2b+0xa8>)
 80158c6:	4824      	ldr	r0, [pc, #144]	@ (8015958 <__d2b+0xac>)
 80158c8:	f240 310f 	movw	r1, #783	@ 0x30f
 80158cc:	f7fc f972 	bl	8011bb4 <__assert_func>
 80158d0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80158d4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80158d8:	b10d      	cbz	r5, 80158de <__d2b+0x32>
 80158da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80158de:	9301      	str	r3, [sp, #4]
 80158e0:	f1b8 0300 	subs.w	r3, r8, #0
 80158e4:	d023      	beq.n	801592e <__d2b+0x82>
 80158e6:	4668      	mov	r0, sp
 80158e8:	9300      	str	r3, [sp, #0]
 80158ea:	f7ff fd14 	bl	8015316 <__lo0bits>
 80158ee:	e9dd 1200 	ldrd	r1, r2, [sp]
 80158f2:	b1d0      	cbz	r0, 801592a <__d2b+0x7e>
 80158f4:	f1c0 0320 	rsb	r3, r0, #32
 80158f8:	fa02 f303 	lsl.w	r3, r2, r3
 80158fc:	430b      	orrs	r3, r1
 80158fe:	40c2      	lsrs	r2, r0
 8015900:	6163      	str	r3, [r4, #20]
 8015902:	9201      	str	r2, [sp, #4]
 8015904:	9b01      	ldr	r3, [sp, #4]
 8015906:	61a3      	str	r3, [r4, #24]
 8015908:	2b00      	cmp	r3, #0
 801590a:	bf0c      	ite	eq
 801590c:	2201      	moveq	r2, #1
 801590e:	2202      	movne	r2, #2
 8015910:	6122      	str	r2, [r4, #16]
 8015912:	b1a5      	cbz	r5, 801593e <__d2b+0x92>
 8015914:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8015918:	4405      	add	r5, r0
 801591a:	603d      	str	r5, [r7, #0]
 801591c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8015920:	6030      	str	r0, [r6, #0]
 8015922:	4620      	mov	r0, r4
 8015924:	b003      	add	sp, #12
 8015926:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801592a:	6161      	str	r1, [r4, #20]
 801592c:	e7ea      	b.n	8015904 <__d2b+0x58>
 801592e:	a801      	add	r0, sp, #4
 8015930:	f7ff fcf1 	bl	8015316 <__lo0bits>
 8015934:	9b01      	ldr	r3, [sp, #4]
 8015936:	6163      	str	r3, [r4, #20]
 8015938:	3020      	adds	r0, #32
 801593a:	2201      	movs	r2, #1
 801593c:	e7e8      	b.n	8015910 <__d2b+0x64>
 801593e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8015942:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8015946:	6038      	str	r0, [r7, #0]
 8015948:	6918      	ldr	r0, [r3, #16]
 801594a:	f7ff fcc5 	bl	80152d8 <__hi0bits>
 801594e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015952:	e7e5      	b.n	8015920 <__d2b+0x74>
 8015954:	08041a87 	.word	0x08041a87
 8015958:	08041af8 	.word	0x08041af8

0801595c <__ratio>:
 801595c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015960:	b085      	sub	sp, #20
 8015962:	e9cd 1000 	strd	r1, r0, [sp]
 8015966:	a902      	add	r1, sp, #8
 8015968:	f7ff ff56 	bl	8015818 <__b2d>
 801596c:	9800      	ldr	r0, [sp, #0]
 801596e:	a903      	add	r1, sp, #12
 8015970:	ec55 4b10 	vmov	r4, r5, d0
 8015974:	f7ff ff50 	bl	8015818 <__b2d>
 8015978:	9b01      	ldr	r3, [sp, #4]
 801597a:	6919      	ldr	r1, [r3, #16]
 801597c:	9b00      	ldr	r3, [sp, #0]
 801597e:	691b      	ldr	r3, [r3, #16]
 8015980:	1ac9      	subs	r1, r1, r3
 8015982:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8015986:	1a9b      	subs	r3, r3, r2
 8015988:	ec5b ab10 	vmov	sl, fp, d0
 801598c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8015990:	2b00      	cmp	r3, #0
 8015992:	bfce      	itee	gt
 8015994:	462a      	movgt	r2, r5
 8015996:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801599a:	465a      	movle	r2, fp
 801599c:	462f      	mov	r7, r5
 801599e:	46d9      	mov	r9, fp
 80159a0:	bfcc      	ite	gt
 80159a2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80159a6:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80159aa:	464b      	mov	r3, r9
 80159ac:	4652      	mov	r2, sl
 80159ae:	4620      	mov	r0, r4
 80159b0:	4639      	mov	r1, r7
 80159b2:	f7ea ff6b 	bl	800088c <__aeabi_ddiv>
 80159b6:	ec41 0b10 	vmov	d0, r0, r1
 80159ba:	b005      	add	sp, #20
 80159bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080159c0 <__copybits>:
 80159c0:	3901      	subs	r1, #1
 80159c2:	b570      	push	{r4, r5, r6, lr}
 80159c4:	1149      	asrs	r1, r1, #5
 80159c6:	6914      	ldr	r4, [r2, #16]
 80159c8:	3101      	adds	r1, #1
 80159ca:	f102 0314 	add.w	r3, r2, #20
 80159ce:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80159d2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80159d6:	1f05      	subs	r5, r0, #4
 80159d8:	42a3      	cmp	r3, r4
 80159da:	d30c      	bcc.n	80159f6 <__copybits+0x36>
 80159dc:	1aa3      	subs	r3, r4, r2
 80159de:	3b11      	subs	r3, #17
 80159e0:	f023 0303 	bic.w	r3, r3, #3
 80159e4:	3211      	adds	r2, #17
 80159e6:	42a2      	cmp	r2, r4
 80159e8:	bf88      	it	hi
 80159ea:	2300      	movhi	r3, #0
 80159ec:	4418      	add	r0, r3
 80159ee:	2300      	movs	r3, #0
 80159f0:	4288      	cmp	r0, r1
 80159f2:	d305      	bcc.n	8015a00 <__copybits+0x40>
 80159f4:	bd70      	pop	{r4, r5, r6, pc}
 80159f6:	f853 6b04 	ldr.w	r6, [r3], #4
 80159fa:	f845 6f04 	str.w	r6, [r5, #4]!
 80159fe:	e7eb      	b.n	80159d8 <__copybits+0x18>
 8015a00:	f840 3b04 	str.w	r3, [r0], #4
 8015a04:	e7f4      	b.n	80159f0 <__copybits+0x30>

08015a06 <__any_on>:
 8015a06:	f100 0214 	add.w	r2, r0, #20
 8015a0a:	6900      	ldr	r0, [r0, #16]
 8015a0c:	114b      	asrs	r3, r1, #5
 8015a0e:	4298      	cmp	r0, r3
 8015a10:	b510      	push	{r4, lr}
 8015a12:	db11      	blt.n	8015a38 <__any_on+0x32>
 8015a14:	dd0a      	ble.n	8015a2c <__any_on+0x26>
 8015a16:	f011 011f 	ands.w	r1, r1, #31
 8015a1a:	d007      	beq.n	8015a2c <__any_on+0x26>
 8015a1c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8015a20:	fa24 f001 	lsr.w	r0, r4, r1
 8015a24:	fa00 f101 	lsl.w	r1, r0, r1
 8015a28:	428c      	cmp	r4, r1
 8015a2a:	d10b      	bne.n	8015a44 <__any_on+0x3e>
 8015a2c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8015a30:	4293      	cmp	r3, r2
 8015a32:	d803      	bhi.n	8015a3c <__any_on+0x36>
 8015a34:	2000      	movs	r0, #0
 8015a36:	bd10      	pop	{r4, pc}
 8015a38:	4603      	mov	r3, r0
 8015a3a:	e7f7      	b.n	8015a2c <__any_on+0x26>
 8015a3c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015a40:	2900      	cmp	r1, #0
 8015a42:	d0f5      	beq.n	8015a30 <__any_on+0x2a>
 8015a44:	2001      	movs	r0, #1
 8015a46:	e7f6      	b.n	8015a36 <__any_on+0x30>

08015a48 <__ascii_wctomb>:
 8015a48:	4603      	mov	r3, r0
 8015a4a:	4608      	mov	r0, r1
 8015a4c:	b141      	cbz	r1, 8015a60 <__ascii_wctomb+0x18>
 8015a4e:	2aff      	cmp	r2, #255	@ 0xff
 8015a50:	d904      	bls.n	8015a5c <__ascii_wctomb+0x14>
 8015a52:	228a      	movs	r2, #138	@ 0x8a
 8015a54:	601a      	str	r2, [r3, #0]
 8015a56:	f04f 30ff 	mov.w	r0, #4294967295
 8015a5a:	4770      	bx	lr
 8015a5c:	700a      	strb	r2, [r1, #0]
 8015a5e:	2001      	movs	r0, #1
 8015a60:	4770      	bx	lr

08015a62 <__ssputs_r>:
 8015a62:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015a66:	688e      	ldr	r6, [r1, #8]
 8015a68:	461f      	mov	r7, r3
 8015a6a:	42be      	cmp	r6, r7
 8015a6c:	680b      	ldr	r3, [r1, #0]
 8015a6e:	4682      	mov	sl, r0
 8015a70:	460c      	mov	r4, r1
 8015a72:	4690      	mov	r8, r2
 8015a74:	d82d      	bhi.n	8015ad2 <__ssputs_r+0x70>
 8015a76:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015a7a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8015a7e:	d026      	beq.n	8015ace <__ssputs_r+0x6c>
 8015a80:	6965      	ldr	r5, [r4, #20]
 8015a82:	6909      	ldr	r1, [r1, #16]
 8015a84:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015a88:	eba3 0901 	sub.w	r9, r3, r1
 8015a8c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8015a90:	1c7b      	adds	r3, r7, #1
 8015a92:	444b      	add	r3, r9
 8015a94:	106d      	asrs	r5, r5, #1
 8015a96:	429d      	cmp	r5, r3
 8015a98:	bf38      	it	cc
 8015a9a:	461d      	movcc	r5, r3
 8015a9c:	0553      	lsls	r3, r2, #21
 8015a9e:	d527      	bpl.n	8015af0 <__ssputs_r+0x8e>
 8015aa0:	4629      	mov	r1, r5
 8015aa2:	f7fc f8d7 	bl	8011c54 <_malloc_r>
 8015aa6:	4606      	mov	r6, r0
 8015aa8:	b360      	cbz	r0, 8015b04 <__ssputs_r+0xa2>
 8015aaa:	6921      	ldr	r1, [r4, #16]
 8015aac:	464a      	mov	r2, r9
 8015aae:	f7fe f912 	bl	8013cd6 <memcpy>
 8015ab2:	89a3      	ldrh	r3, [r4, #12]
 8015ab4:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8015ab8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015abc:	81a3      	strh	r3, [r4, #12]
 8015abe:	6126      	str	r6, [r4, #16]
 8015ac0:	6165      	str	r5, [r4, #20]
 8015ac2:	444e      	add	r6, r9
 8015ac4:	eba5 0509 	sub.w	r5, r5, r9
 8015ac8:	6026      	str	r6, [r4, #0]
 8015aca:	60a5      	str	r5, [r4, #8]
 8015acc:	463e      	mov	r6, r7
 8015ace:	42be      	cmp	r6, r7
 8015ad0:	d900      	bls.n	8015ad4 <__ssputs_r+0x72>
 8015ad2:	463e      	mov	r6, r7
 8015ad4:	6820      	ldr	r0, [r4, #0]
 8015ad6:	4632      	mov	r2, r6
 8015ad8:	4641      	mov	r1, r8
 8015ada:	f7fd fffd 	bl	8013ad8 <memmove>
 8015ade:	68a3      	ldr	r3, [r4, #8]
 8015ae0:	1b9b      	subs	r3, r3, r6
 8015ae2:	60a3      	str	r3, [r4, #8]
 8015ae4:	6823      	ldr	r3, [r4, #0]
 8015ae6:	4433      	add	r3, r6
 8015ae8:	6023      	str	r3, [r4, #0]
 8015aea:	2000      	movs	r0, #0
 8015aec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015af0:	462a      	mov	r2, r5
 8015af2:	f000 fb93 	bl	801621c <_realloc_r>
 8015af6:	4606      	mov	r6, r0
 8015af8:	2800      	cmp	r0, #0
 8015afa:	d1e0      	bne.n	8015abe <__ssputs_r+0x5c>
 8015afc:	6921      	ldr	r1, [r4, #16]
 8015afe:	4650      	mov	r0, sl
 8015b00:	f7fe ff62 	bl	80149c8 <_free_r>
 8015b04:	230c      	movs	r3, #12
 8015b06:	f8ca 3000 	str.w	r3, [sl]
 8015b0a:	89a3      	ldrh	r3, [r4, #12]
 8015b0c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015b10:	81a3      	strh	r3, [r4, #12]
 8015b12:	f04f 30ff 	mov.w	r0, #4294967295
 8015b16:	e7e9      	b.n	8015aec <__ssputs_r+0x8a>

08015b18 <_svfiprintf_r>:
 8015b18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015b1c:	4698      	mov	r8, r3
 8015b1e:	898b      	ldrh	r3, [r1, #12]
 8015b20:	061b      	lsls	r3, r3, #24
 8015b22:	b09d      	sub	sp, #116	@ 0x74
 8015b24:	4607      	mov	r7, r0
 8015b26:	460d      	mov	r5, r1
 8015b28:	4614      	mov	r4, r2
 8015b2a:	d510      	bpl.n	8015b4e <_svfiprintf_r+0x36>
 8015b2c:	690b      	ldr	r3, [r1, #16]
 8015b2e:	b973      	cbnz	r3, 8015b4e <_svfiprintf_r+0x36>
 8015b30:	2140      	movs	r1, #64	@ 0x40
 8015b32:	f7fc f88f 	bl	8011c54 <_malloc_r>
 8015b36:	6028      	str	r0, [r5, #0]
 8015b38:	6128      	str	r0, [r5, #16]
 8015b3a:	b930      	cbnz	r0, 8015b4a <_svfiprintf_r+0x32>
 8015b3c:	230c      	movs	r3, #12
 8015b3e:	603b      	str	r3, [r7, #0]
 8015b40:	f04f 30ff 	mov.w	r0, #4294967295
 8015b44:	b01d      	add	sp, #116	@ 0x74
 8015b46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015b4a:	2340      	movs	r3, #64	@ 0x40
 8015b4c:	616b      	str	r3, [r5, #20]
 8015b4e:	2300      	movs	r3, #0
 8015b50:	9309      	str	r3, [sp, #36]	@ 0x24
 8015b52:	2320      	movs	r3, #32
 8015b54:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015b58:	f8cd 800c 	str.w	r8, [sp, #12]
 8015b5c:	2330      	movs	r3, #48	@ 0x30
 8015b5e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8015cfc <_svfiprintf_r+0x1e4>
 8015b62:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015b66:	f04f 0901 	mov.w	r9, #1
 8015b6a:	4623      	mov	r3, r4
 8015b6c:	469a      	mov	sl, r3
 8015b6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015b72:	b10a      	cbz	r2, 8015b78 <_svfiprintf_r+0x60>
 8015b74:	2a25      	cmp	r2, #37	@ 0x25
 8015b76:	d1f9      	bne.n	8015b6c <_svfiprintf_r+0x54>
 8015b78:	ebba 0b04 	subs.w	fp, sl, r4
 8015b7c:	d00b      	beq.n	8015b96 <_svfiprintf_r+0x7e>
 8015b7e:	465b      	mov	r3, fp
 8015b80:	4622      	mov	r2, r4
 8015b82:	4629      	mov	r1, r5
 8015b84:	4638      	mov	r0, r7
 8015b86:	f7ff ff6c 	bl	8015a62 <__ssputs_r>
 8015b8a:	3001      	adds	r0, #1
 8015b8c:	f000 80a7 	beq.w	8015cde <_svfiprintf_r+0x1c6>
 8015b90:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015b92:	445a      	add	r2, fp
 8015b94:	9209      	str	r2, [sp, #36]	@ 0x24
 8015b96:	f89a 3000 	ldrb.w	r3, [sl]
 8015b9a:	2b00      	cmp	r3, #0
 8015b9c:	f000 809f 	beq.w	8015cde <_svfiprintf_r+0x1c6>
 8015ba0:	2300      	movs	r3, #0
 8015ba2:	f04f 32ff 	mov.w	r2, #4294967295
 8015ba6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015baa:	f10a 0a01 	add.w	sl, sl, #1
 8015bae:	9304      	str	r3, [sp, #16]
 8015bb0:	9307      	str	r3, [sp, #28]
 8015bb2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015bb6:	931a      	str	r3, [sp, #104]	@ 0x68
 8015bb8:	4654      	mov	r4, sl
 8015bba:	2205      	movs	r2, #5
 8015bbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015bc0:	484e      	ldr	r0, [pc, #312]	@ (8015cfc <_svfiprintf_r+0x1e4>)
 8015bc2:	f7ea fb25 	bl	8000210 <memchr>
 8015bc6:	9a04      	ldr	r2, [sp, #16]
 8015bc8:	b9d8      	cbnz	r0, 8015c02 <_svfiprintf_r+0xea>
 8015bca:	06d0      	lsls	r0, r2, #27
 8015bcc:	bf44      	itt	mi
 8015bce:	2320      	movmi	r3, #32
 8015bd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015bd4:	0711      	lsls	r1, r2, #28
 8015bd6:	bf44      	itt	mi
 8015bd8:	232b      	movmi	r3, #43	@ 0x2b
 8015bda:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015bde:	f89a 3000 	ldrb.w	r3, [sl]
 8015be2:	2b2a      	cmp	r3, #42	@ 0x2a
 8015be4:	d015      	beq.n	8015c12 <_svfiprintf_r+0xfa>
 8015be6:	9a07      	ldr	r2, [sp, #28]
 8015be8:	4654      	mov	r4, sl
 8015bea:	2000      	movs	r0, #0
 8015bec:	f04f 0c0a 	mov.w	ip, #10
 8015bf0:	4621      	mov	r1, r4
 8015bf2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015bf6:	3b30      	subs	r3, #48	@ 0x30
 8015bf8:	2b09      	cmp	r3, #9
 8015bfa:	d94b      	bls.n	8015c94 <_svfiprintf_r+0x17c>
 8015bfc:	b1b0      	cbz	r0, 8015c2c <_svfiprintf_r+0x114>
 8015bfe:	9207      	str	r2, [sp, #28]
 8015c00:	e014      	b.n	8015c2c <_svfiprintf_r+0x114>
 8015c02:	eba0 0308 	sub.w	r3, r0, r8
 8015c06:	fa09 f303 	lsl.w	r3, r9, r3
 8015c0a:	4313      	orrs	r3, r2
 8015c0c:	9304      	str	r3, [sp, #16]
 8015c0e:	46a2      	mov	sl, r4
 8015c10:	e7d2      	b.n	8015bb8 <_svfiprintf_r+0xa0>
 8015c12:	9b03      	ldr	r3, [sp, #12]
 8015c14:	1d19      	adds	r1, r3, #4
 8015c16:	681b      	ldr	r3, [r3, #0]
 8015c18:	9103      	str	r1, [sp, #12]
 8015c1a:	2b00      	cmp	r3, #0
 8015c1c:	bfbb      	ittet	lt
 8015c1e:	425b      	neglt	r3, r3
 8015c20:	f042 0202 	orrlt.w	r2, r2, #2
 8015c24:	9307      	strge	r3, [sp, #28]
 8015c26:	9307      	strlt	r3, [sp, #28]
 8015c28:	bfb8      	it	lt
 8015c2a:	9204      	strlt	r2, [sp, #16]
 8015c2c:	7823      	ldrb	r3, [r4, #0]
 8015c2e:	2b2e      	cmp	r3, #46	@ 0x2e
 8015c30:	d10a      	bne.n	8015c48 <_svfiprintf_r+0x130>
 8015c32:	7863      	ldrb	r3, [r4, #1]
 8015c34:	2b2a      	cmp	r3, #42	@ 0x2a
 8015c36:	d132      	bne.n	8015c9e <_svfiprintf_r+0x186>
 8015c38:	9b03      	ldr	r3, [sp, #12]
 8015c3a:	1d1a      	adds	r2, r3, #4
 8015c3c:	681b      	ldr	r3, [r3, #0]
 8015c3e:	9203      	str	r2, [sp, #12]
 8015c40:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015c44:	3402      	adds	r4, #2
 8015c46:	9305      	str	r3, [sp, #20]
 8015c48:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8015d0c <_svfiprintf_r+0x1f4>
 8015c4c:	7821      	ldrb	r1, [r4, #0]
 8015c4e:	2203      	movs	r2, #3
 8015c50:	4650      	mov	r0, sl
 8015c52:	f7ea fadd 	bl	8000210 <memchr>
 8015c56:	b138      	cbz	r0, 8015c68 <_svfiprintf_r+0x150>
 8015c58:	9b04      	ldr	r3, [sp, #16]
 8015c5a:	eba0 000a 	sub.w	r0, r0, sl
 8015c5e:	2240      	movs	r2, #64	@ 0x40
 8015c60:	4082      	lsls	r2, r0
 8015c62:	4313      	orrs	r3, r2
 8015c64:	3401      	adds	r4, #1
 8015c66:	9304      	str	r3, [sp, #16]
 8015c68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015c6c:	4824      	ldr	r0, [pc, #144]	@ (8015d00 <_svfiprintf_r+0x1e8>)
 8015c6e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015c72:	2206      	movs	r2, #6
 8015c74:	f7ea facc 	bl	8000210 <memchr>
 8015c78:	2800      	cmp	r0, #0
 8015c7a:	d036      	beq.n	8015cea <_svfiprintf_r+0x1d2>
 8015c7c:	4b21      	ldr	r3, [pc, #132]	@ (8015d04 <_svfiprintf_r+0x1ec>)
 8015c7e:	bb1b      	cbnz	r3, 8015cc8 <_svfiprintf_r+0x1b0>
 8015c80:	9b03      	ldr	r3, [sp, #12]
 8015c82:	3307      	adds	r3, #7
 8015c84:	f023 0307 	bic.w	r3, r3, #7
 8015c88:	3308      	adds	r3, #8
 8015c8a:	9303      	str	r3, [sp, #12]
 8015c8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015c8e:	4433      	add	r3, r6
 8015c90:	9309      	str	r3, [sp, #36]	@ 0x24
 8015c92:	e76a      	b.n	8015b6a <_svfiprintf_r+0x52>
 8015c94:	fb0c 3202 	mla	r2, ip, r2, r3
 8015c98:	460c      	mov	r4, r1
 8015c9a:	2001      	movs	r0, #1
 8015c9c:	e7a8      	b.n	8015bf0 <_svfiprintf_r+0xd8>
 8015c9e:	2300      	movs	r3, #0
 8015ca0:	3401      	adds	r4, #1
 8015ca2:	9305      	str	r3, [sp, #20]
 8015ca4:	4619      	mov	r1, r3
 8015ca6:	f04f 0c0a 	mov.w	ip, #10
 8015caa:	4620      	mov	r0, r4
 8015cac:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015cb0:	3a30      	subs	r2, #48	@ 0x30
 8015cb2:	2a09      	cmp	r2, #9
 8015cb4:	d903      	bls.n	8015cbe <_svfiprintf_r+0x1a6>
 8015cb6:	2b00      	cmp	r3, #0
 8015cb8:	d0c6      	beq.n	8015c48 <_svfiprintf_r+0x130>
 8015cba:	9105      	str	r1, [sp, #20]
 8015cbc:	e7c4      	b.n	8015c48 <_svfiprintf_r+0x130>
 8015cbe:	fb0c 2101 	mla	r1, ip, r1, r2
 8015cc2:	4604      	mov	r4, r0
 8015cc4:	2301      	movs	r3, #1
 8015cc6:	e7f0      	b.n	8015caa <_svfiprintf_r+0x192>
 8015cc8:	ab03      	add	r3, sp, #12
 8015cca:	9300      	str	r3, [sp, #0]
 8015ccc:	462a      	mov	r2, r5
 8015cce:	4b0e      	ldr	r3, [pc, #56]	@ (8015d08 <_svfiprintf_r+0x1f0>)
 8015cd0:	a904      	add	r1, sp, #16
 8015cd2:	4638      	mov	r0, r7
 8015cd4:	f7fc ff6e 	bl	8012bb4 <_printf_float>
 8015cd8:	1c42      	adds	r2, r0, #1
 8015cda:	4606      	mov	r6, r0
 8015cdc:	d1d6      	bne.n	8015c8c <_svfiprintf_r+0x174>
 8015cde:	89ab      	ldrh	r3, [r5, #12]
 8015ce0:	065b      	lsls	r3, r3, #25
 8015ce2:	f53f af2d 	bmi.w	8015b40 <_svfiprintf_r+0x28>
 8015ce6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015ce8:	e72c      	b.n	8015b44 <_svfiprintf_r+0x2c>
 8015cea:	ab03      	add	r3, sp, #12
 8015cec:	9300      	str	r3, [sp, #0]
 8015cee:	462a      	mov	r2, r5
 8015cf0:	4b05      	ldr	r3, [pc, #20]	@ (8015d08 <_svfiprintf_r+0x1f0>)
 8015cf2:	a904      	add	r1, sp, #16
 8015cf4:	4638      	mov	r0, r7
 8015cf6:	f7fd f9f5 	bl	80130e4 <_printf_i>
 8015cfa:	e7ed      	b.n	8015cd8 <_svfiprintf_r+0x1c0>
 8015cfc:	08041b51 	.word	0x08041b51
 8015d00:	08041b5b 	.word	0x08041b5b
 8015d04:	08012bb5 	.word	0x08012bb5
 8015d08:	08015a63 	.word	0x08015a63
 8015d0c:	08041b57 	.word	0x08041b57

08015d10 <__sfputc_r>:
 8015d10:	6893      	ldr	r3, [r2, #8]
 8015d12:	3b01      	subs	r3, #1
 8015d14:	2b00      	cmp	r3, #0
 8015d16:	b410      	push	{r4}
 8015d18:	6093      	str	r3, [r2, #8]
 8015d1a:	da08      	bge.n	8015d2e <__sfputc_r+0x1e>
 8015d1c:	6994      	ldr	r4, [r2, #24]
 8015d1e:	42a3      	cmp	r3, r4
 8015d20:	db01      	blt.n	8015d26 <__sfputc_r+0x16>
 8015d22:	290a      	cmp	r1, #10
 8015d24:	d103      	bne.n	8015d2e <__sfputc_r+0x1e>
 8015d26:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015d2a:	f7fd be40 	b.w	80139ae <__swbuf_r>
 8015d2e:	6813      	ldr	r3, [r2, #0]
 8015d30:	1c58      	adds	r0, r3, #1
 8015d32:	6010      	str	r0, [r2, #0]
 8015d34:	7019      	strb	r1, [r3, #0]
 8015d36:	4608      	mov	r0, r1
 8015d38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015d3c:	4770      	bx	lr

08015d3e <__sfputs_r>:
 8015d3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015d40:	4606      	mov	r6, r0
 8015d42:	460f      	mov	r7, r1
 8015d44:	4614      	mov	r4, r2
 8015d46:	18d5      	adds	r5, r2, r3
 8015d48:	42ac      	cmp	r4, r5
 8015d4a:	d101      	bne.n	8015d50 <__sfputs_r+0x12>
 8015d4c:	2000      	movs	r0, #0
 8015d4e:	e007      	b.n	8015d60 <__sfputs_r+0x22>
 8015d50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015d54:	463a      	mov	r2, r7
 8015d56:	4630      	mov	r0, r6
 8015d58:	f7ff ffda 	bl	8015d10 <__sfputc_r>
 8015d5c:	1c43      	adds	r3, r0, #1
 8015d5e:	d1f3      	bne.n	8015d48 <__sfputs_r+0xa>
 8015d60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08015d64 <_vfiprintf_r>:
 8015d64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015d68:	460d      	mov	r5, r1
 8015d6a:	b09d      	sub	sp, #116	@ 0x74
 8015d6c:	4614      	mov	r4, r2
 8015d6e:	4698      	mov	r8, r3
 8015d70:	4606      	mov	r6, r0
 8015d72:	b118      	cbz	r0, 8015d7c <_vfiprintf_r+0x18>
 8015d74:	6a03      	ldr	r3, [r0, #32]
 8015d76:	b90b      	cbnz	r3, 8015d7c <_vfiprintf_r+0x18>
 8015d78:	f7fd fd6c 	bl	8013854 <__sinit>
 8015d7c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015d7e:	07d9      	lsls	r1, r3, #31
 8015d80:	d405      	bmi.n	8015d8e <_vfiprintf_r+0x2a>
 8015d82:	89ab      	ldrh	r3, [r5, #12]
 8015d84:	059a      	lsls	r2, r3, #22
 8015d86:	d402      	bmi.n	8015d8e <_vfiprintf_r+0x2a>
 8015d88:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015d8a:	f7fd ffa2 	bl	8013cd2 <__retarget_lock_acquire_recursive>
 8015d8e:	89ab      	ldrh	r3, [r5, #12]
 8015d90:	071b      	lsls	r3, r3, #28
 8015d92:	d501      	bpl.n	8015d98 <_vfiprintf_r+0x34>
 8015d94:	692b      	ldr	r3, [r5, #16]
 8015d96:	b99b      	cbnz	r3, 8015dc0 <_vfiprintf_r+0x5c>
 8015d98:	4629      	mov	r1, r5
 8015d9a:	4630      	mov	r0, r6
 8015d9c:	f7fd fe46 	bl	8013a2c <__swsetup_r>
 8015da0:	b170      	cbz	r0, 8015dc0 <_vfiprintf_r+0x5c>
 8015da2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015da4:	07dc      	lsls	r4, r3, #31
 8015da6:	d504      	bpl.n	8015db2 <_vfiprintf_r+0x4e>
 8015da8:	f04f 30ff 	mov.w	r0, #4294967295
 8015dac:	b01d      	add	sp, #116	@ 0x74
 8015dae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015db2:	89ab      	ldrh	r3, [r5, #12]
 8015db4:	0598      	lsls	r0, r3, #22
 8015db6:	d4f7      	bmi.n	8015da8 <_vfiprintf_r+0x44>
 8015db8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015dba:	f7fd ff8b 	bl	8013cd4 <__retarget_lock_release_recursive>
 8015dbe:	e7f3      	b.n	8015da8 <_vfiprintf_r+0x44>
 8015dc0:	2300      	movs	r3, #0
 8015dc2:	9309      	str	r3, [sp, #36]	@ 0x24
 8015dc4:	2320      	movs	r3, #32
 8015dc6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015dca:	f8cd 800c 	str.w	r8, [sp, #12]
 8015dce:	2330      	movs	r3, #48	@ 0x30
 8015dd0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8015f80 <_vfiprintf_r+0x21c>
 8015dd4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015dd8:	f04f 0901 	mov.w	r9, #1
 8015ddc:	4623      	mov	r3, r4
 8015dde:	469a      	mov	sl, r3
 8015de0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015de4:	b10a      	cbz	r2, 8015dea <_vfiprintf_r+0x86>
 8015de6:	2a25      	cmp	r2, #37	@ 0x25
 8015de8:	d1f9      	bne.n	8015dde <_vfiprintf_r+0x7a>
 8015dea:	ebba 0b04 	subs.w	fp, sl, r4
 8015dee:	d00b      	beq.n	8015e08 <_vfiprintf_r+0xa4>
 8015df0:	465b      	mov	r3, fp
 8015df2:	4622      	mov	r2, r4
 8015df4:	4629      	mov	r1, r5
 8015df6:	4630      	mov	r0, r6
 8015df8:	f7ff ffa1 	bl	8015d3e <__sfputs_r>
 8015dfc:	3001      	adds	r0, #1
 8015dfe:	f000 80a7 	beq.w	8015f50 <_vfiprintf_r+0x1ec>
 8015e02:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015e04:	445a      	add	r2, fp
 8015e06:	9209      	str	r2, [sp, #36]	@ 0x24
 8015e08:	f89a 3000 	ldrb.w	r3, [sl]
 8015e0c:	2b00      	cmp	r3, #0
 8015e0e:	f000 809f 	beq.w	8015f50 <_vfiprintf_r+0x1ec>
 8015e12:	2300      	movs	r3, #0
 8015e14:	f04f 32ff 	mov.w	r2, #4294967295
 8015e18:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015e1c:	f10a 0a01 	add.w	sl, sl, #1
 8015e20:	9304      	str	r3, [sp, #16]
 8015e22:	9307      	str	r3, [sp, #28]
 8015e24:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015e28:	931a      	str	r3, [sp, #104]	@ 0x68
 8015e2a:	4654      	mov	r4, sl
 8015e2c:	2205      	movs	r2, #5
 8015e2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015e32:	4853      	ldr	r0, [pc, #332]	@ (8015f80 <_vfiprintf_r+0x21c>)
 8015e34:	f7ea f9ec 	bl	8000210 <memchr>
 8015e38:	9a04      	ldr	r2, [sp, #16]
 8015e3a:	b9d8      	cbnz	r0, 8015e74 <_vfiprintf_r+0x110>
 8015e3c:	06d1      	lsls	r1, r2, #27
 8015e3e:	bf44      	itt	mi
 8015e40:	2320      	movmi	r3, #32
 8015e42:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015e46:	0713      	lsls	r3, r2, #28
 8015e48:	bf44      	itt	mi
 8015e4a:	232b      	movmi	r3, #43	@ 0x2b
 8015e4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015e50:	f89a 3000 	ldrb.w	r3, [sl]
 8015e54:	2b2a      	cmp	r3, #42	@ 0x2a
 8015e56:	d015      	beq.n	8015e84 <_vfiprintf_r+0x120>
 8015e58:	9a07      	ldr	r2, [sp, #28]
 8015e5a:	4654      	mov	r4, sl
 8015e5c:	2000      	movs	r0, #0
 8015e5e:	f04f 0c0a 	mov.w	ip, #10
 8015e62:	4621      	mov	r1, r4
 8015e64:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015e68:	3b30      	subs	r3, #48	@ 0x30
 8015e6a:	2b09      	cmp	r3, #9
 8015e6c:	d94b      	bls.n	8015f06 <_vfiprintf_r+0x1a2>
 8015e6e:	b1b0      	cbz	r0, 8015e9e <_vfiprintf_r+0x13a>
 8015e70:	9207      	str	r2, [sp, #28]
 8015e72:	e014      	b.n	8015e9e <_vfiprintf_r+0x13a>
 8015e74:	eba0 0308 	sub.w	r3, r0, r8
 8015e78:	fa09 f303 	lsl.w	r3, r9, r3
 8015e7c:	4313      	orrs	r3, r2
 8015e7e:	9304      	str	r3, [sp, #16]
 8015e80:	46a2      	mov	sl, r4
 8015e82:	e7d2      	b.n	8015e2a <_vfiprintf_r+0xc6>
 8015e84:	9b03      	ldr	r3, [sp, #12]
 8015e86:	1d19      	adds	r1, r3, #4
 8015e88:	681b      	ldr	r3, [r3, #0]
 8015e8a:	9103      	str	r1, [sp, #12]
 8015e8c:	2b00      	cmp	r3, #0
 8015e8e:	bfbb      	ittet	lt
 8015e90:	425b      	neglt	r3, r3
 8015e92:	f042 0202 	orrlt.w	r2, r2, #2
 8015e96:	9307      	strge	r3, [sp, #28]
 8015e98:	9307      	strlt	r3, [sp, #28]
 8015e9a:	bfb8      	it	lt
 8015e9c:	9204      	strlt	r2, [sp, #16]
 8015e9e:	7823      	ldrb	r3, [r4, #0]
 8015ea0:	2b2e      	cmp	r3, #46	@ 0x2e
 8015ea2:	d10a      	bne.n	8015eba <_vfiprintf_r+0x156>
 8015ea4:	7863      	ldrb	r3, [r4, #1]
 8015ea6:	2b2a      	cmp	r3, #42	@ 0x2a
 8015ea8:	d132      	bne.n	8015f10 <_vfiprintf_r+0x1ac>
 8015eaa:	9b03      	ldr	r3, [sp, #12]
 8015eac:	1d1a      	adds	r2, r3, #4
 8015eae:	681b      	ldr	r3, [r3, #0]
 8015eb0:	9203      	str	r2, [sp, #12]
 8015eb2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015eb6:	3402      	adds	r4, #2
 8015eb8:	9305      	str	r3, [sp, #20]
 8015eba:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8015f90 <_vfiprintf_r+0x22c>
 8015ebe:	7821      	ldrb	r1, [r4, #0]
 8015ec0:	2203      	movs	r2, #3
 8015ec2:	4650      	mov	r0, sl
 8015ec4:	f7ea f9a4 	bl	8000210 <memchr>
 8015ec8:	b138      	cbz	r0, 8015eda <_vfiprintf_r+0x176>
 8015eca:	9b04      	ldr	r3, [sp, #16]
 8015ecc:	eba0 000a 	sub.w	r0, r0, sl
 8015ed0:	2240      	movs	r2, #64	@ 0x40
 8015ed2:	4082      	lsls	r2, r0
 8015ed4:	4313      	orrs	r3, r2
 8015ed6:	3401      	adds	r4, #1
 8015ed8:	9304      	str	r3, [sp, #16]
 8015eda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015ede:	4829      	ldr	r0, [pc, #164]	@ (8015f84 <_vfiprintf_r+0x220>)
 8015ee0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015ee4:	2206      	movs	r2, #6
 8015ee6:	f7ea f993 	bl	8000210 <memchr>
 8015eea:	2800      	cmp	r0, #0
 8015eec:	d03f      	beq.n	8015f6e <_vfiprintf_r+0x20a>
 8015eee:	4b26      	ldr	r3, [pc, #152]	@ (8015f88 <_vfiprintf_r+0x224>)
 8015ef0:	bb1b      	cbnz	r3, 8015f3a <_vfiprintf_r+0x1d6>
 8015ef2:	9b03      	ldr	r3, [sp, #12]
 8015ef4:	3307      	adds	r3, #7
 8015ef6:	f023 0307 	bic.w	r3, r3, #7
 8015efa:	3308      	adds	r3, #8
 8015efc:	9303      	str	r3, [sp, #12]
 8015efe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015f00:	443b      	add	r3, r7
 8015f02:	9309      	str	r3, [sp, #36]	@ 0x24
 8015f04:	e76a      	b.n	8015ddc <_vfiprintf_r+0x78>
 8015f06:	fb0c 3202 	mla	r2, ip, r2, r3
 8015f0a:	460c      	mov	r4, r1
 8015f0c:	2001      	movs	r0, #1
 8015f0e:	e7a8      	b.n	8015e62 <_vfiprintf_r+0xfe>
 8015f10:	2300      	movs	r3, #0
 8015f12:	3401      	adds	r4, #1
 8015f14:	9305      	str	r3, [sp, #20]
 8015f16:	4619      	mov	r1, r3
 8015f18:	f04f 0c0a 	mov.w	ip, #10
 8015f1c:	4620      	mov	r0, r4
 8015f1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015f22:	3a30      	subs	r2, #48	@ 0x30
 8015f24:	2a09      	cmp	r2, #9
 8015f26:	d903      	bls.n	8015f30 <_vfiprintf_r+0x1cc>
 8015f28:	2b00      	cmp	r3, #0
 8015f2a:	d0c6      	beq.n	8015eba <_vfiprintf_r+0x156>
 8015f2c:	9105      	str	r1, [sp, #20]
 8015f2e:	e7c4      	b.n	8015eba <_vfiprintf_r+0x156>
 8015f30:	fb0c 2101 	mla	r1, ip, r1, r2
 8015f34:	4604      	mov	r4, r0
 8015f36:	2301      	movs	r3, #1
 8015f38:	e7f0      	b.n	8015f1c <_vfiprintf_r+0x1b8>
 8015f3a:	ab03      	add	r3, sp, #12
 8015f3c:	9300      	str	r3, [sp, #0]
 8015f3e:	462a      	mov	r2, r5
 8015f40:	4b12      	ldr	r3, [pc, #72]	@ (8015f8c <_vfiprintf_r+0x228>)
 8015f42:	a904      	add	r1, sp, #16
 8015f44:	4630      	mov	r0, r6
 8015f46:	f7fc fe35 	bl	8012bb4 <_printf_float>
 8015f4a:	4607      	mov	r7, r0
 8015f4c:	1c78      	adds	r0, r7, #1
 8015f4e:	d1d6      	bne.n	8015efe <_vfiprintf_r+0x19a>
 8015f50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015f52:	07d9      	lsls	r1, r3, #31
 8015f54:	d405      	bmi.n	8015f62 <_vfiprintf_r+0x1fe>
 8015f56:	89ab      	ldrh	r3, [r5, #12]
 8015f58:	059a      	lsls	r2, r3, #22
 8015f5a:	d402      	bmi.n	8015f62 <_vfiprintf_r+0x1fe>
 8015f5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015f5e:	f7fd feb9 	bl	8013cd4 <__retarget_lock_release_recursive>
 8015f62:	89ab      	ldrh	r3, [r5, #12]
 8015f64:	065b      	lsls	r3, r3, #25
 8015f66:	f53f af1f 	bmi.w	8015da8 <_vfiprintf_r+0x44>
 8015f6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015f6c:	e71e      	b.n	8015dac <_vfiprintf_r+0x48>
 8015f6e:	ab03      	add	r3, sp, #12
 8015f70:	9300      	str	r3, [sp, #0]
 8015f72:	462a      	mov	r2, r5
 8015f74:	4b05      	ldr	r3, [pc, #20]	@ (8015f8c <_vfiprintf_r+0x228>)
 8015f76:	a904      	add	r1, sp, #16
 8015f78:	4630      	mov	r0, r6
 8015f7a:	f7fd f8b3 	bl	80130e4 <_printf_i>
 8015f7e:	e7e4      	b.n	8015f4a <_vfiprintf_r+0x1e6>
 8015f80:	08041b51 	.word	0x08041b51
 8015f84:	08041b5b 	.word	0x08041b5b
 8015f88:	08012bb5 	.word	0x08012bb5
 8015f8c:	08015d3f 	.word	0x08015d3f
 8015f90:	08041b57 	.word	0x08041b57

08015f94 <__sflush_r>:
 8015f94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015f98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015f9c:	0716      	lsls	r6, r2, #28
 8015f9e:	4605      	mov	r5, r0
 8015fa0:	460c      	mov	r4, r1
 8015fa2:	d454      	bmi.n	801604e <__sflush_r+0xba>
 8015fa4:	684b      	ldr	r3, [r1, #4]
 8015fa6:	2b00      	cmp	r3, #0
 8015fa8:	dc02      	bgt.n	8015fb0 <__sflush_r+0x1c>
 8015faa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8015fac:	2b00      	cmp	r3, #0
 8015fae:	dd48      	ble.n	8016042 <__sflush_r+0xae>
 8015fb0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015fb2:	2e00      	cmp	r6, #0
 8015fb4:	d045      	beq.n	8016042 <__sflush_r+0xae>
 8015fb6:	2300      	movs	r3, #0
 8015fb8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8015fbc:	682f      	ldr	r7, [r5, #0]
 8015fbe:	6a21      	ldr	r1, [r4, #32]
 8015fc0:	602b      	str	r3, [r5, #0]
 8015fc2:	d030      	beq.n	8016026 <__sflush_r+0x92>
 8015fc4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8015fc6:	89a3      	ldrh	r3, [r4, #12]
 8015fc8:	0759      	lsls	r1, r3, #29
 8015fca:	d505      	bpl.n	8015fd8 <__sflush_r+0x44>
 8015fcc:	6863      	ldr	r3, [r4, #4]
 8015fce:	1ad2      	subs	r2, r2, r3
 8015fd0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8015fd2:	b10b      	cbz	r3, 8015fd8 <__sflush_r+0x44>
 8015fd4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8015fd6:	1ad2      	subs	r2, r2, r3
 8015fd8:	2300      	movs	r3, #0
 8015fda:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015fdc:	6a21      	ldr	r1, [r4, #32]
 8015fde:	4628      	mov	r0, r5
 8015fe0:	47b0      	blx	r6
 8015fe2:	1c43      	adds	r3, r0, #1
 8015fe4:	89a3      	ldrh	r3, [r4, #12]
 8015fe6:	d106      	bne.n	8015ff6 <__sflush_r+0x62>
 8015fe8:	6829      	ldr	r1, [r5, #0]
 8015fea:	291d      	cmp	r1, #29
 8015fec:	d82b      	bhi.n	8016046 <__sflush_r+0xb2>
 8015fee:	4a2a      	ldr	r2, [pc, #168]	@ (8016098 <__sflush_r+0x104>)
 8015ff0:	40ca      	lsrs	r2, r1
 8015ff2:	07d6      	lsls	r6, r2, #31
 8015ff4:	d527      	bpl.n	8016046 <__sflush_r+0xb2>
 8015ff6:	2200      	movs	r2, #0
 8015ff8:	6062      	str	r2, [r4, #4]
 8015ffa:	04d9      	lsls	r1, r3, #19
 8015ffc:	6922      	ldr	r2, [r4, #16]
 8015ffe:	6022      	str	r2, [r4, #0]
 8016000:	d504      	bpl.n	801600c <__sflush_r+0x78>
 8016002:	1c42      	adds	r2, r0, #1
 8016004:	d101      	bne.n	801600a <__sflush_r+0x76>
 8016006:	682b      	ldr	r3, [r5, #0]
 8016008:	b903      	cbnz	r3, 801600c <__sflush_r+0x78>
 801600a:	6560      	str	r0, [r4, #84]	@ 0x54
 801600c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801600e:	602f      	str	r7, [r5, #0]
 8016010:	b1b9      	cbz	r1, 8016042 <__sflush_r+0xae>
 8016012:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8016016:	4299      	cmp	r1, r3
 8016018:	d002      	beq.n	8016020 <__sflush_r+0x8c>
 801601a:	4628      	mov	r0, r5
 801601c:	f7fe fcd4 	bl	80149c8 <_free_r>
 8016020:	2300      	movs	r3, #0
 8016022:	6363      	str	r3, [r4, #52]	@ 0x34
 8016024:	e00d      	b.n	8016042 <__sflush_r+0xae>
 8016026:	2301      	movs	r3, #1
 8016028:	4628      	mov	r0, r5
 801602a:	47b0      	blx	r6
 801602c:	4602      	mov	r2, r0
 801602e:	1c50      	adds	r0, r2, #1
 8016030:	d1c9      	bne.n	8015fc6 <__sflush_r+0x32>
 8016032:	682b      	ldr	r3, [r5, #0]
 8016034:	2b00      	cmp	r3, #0
 8016036:	d0c6      	beq.n	8015fc6 <__sflush_r+0x32>
 8016038:	2b1d      	cmp	r3, #29
 801603a:	d001      	beq.n	8016040 <__sflush_r+0xac>
 801603c:	2b16      	cmp	r3, #22
 801603e:	d11e      	bne.n	801607e <__sflush_r+0xea>
 8016040:	602f      	str	r7, [r5, #0]
 8016042:	2000      	movs	r0, #0
 8016044:	e022      	b.n	801608c <__sflush_r+0xf8>
 8016046:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801604a:	b21b      	sxth	r3, r3
 801604c:	e01b      	b.n	8016086 <__sflush_r+0xf2>
 801604e:	690f      	ldr	r7, [r1, #16]
 8016050:	2f00      	cmp	r7, #0
 8016052:	d0f6      	beq.n	8016042 <__sflush_r+0xae>
 8016054:	0793      	lsls	r3, r2, #30
 8016056:	680e      	ldr	r6, [r1, #0]
 8016058:	bf08      	it	eq
 801605a:	694b      	ldreq	r3, [r1, #20]
 801605c:	600f      	str	r7, [r1, #0]
 801605e:	bf18      	it	ne
 8016060:	2300      	movne	r3, #0
 8016062:	eba6 0807 	sub.w	r8, r6, r7
 8016066:	608b      	str	r3, [r1, #8]
 8016068:	f1b8 0f00 	cmp.w	r8, #0
 801606c:	dde9      	ble.n	8016042 <__sflush_r+0xae>
 801606e:	6a21      	ldr	r1, [r4, #32]
 8016070:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8016072:	4643      	mov	r3, r8
 8016074:	463a      	mov	r2, r7
 8016076:	4628      	mov	r0, r5
 8016078:	47b0      	blx	r6
 801607a:	2800      	cmp	r0, #0
 801607c:	dc08      	bgt.n	8016090 <__sflush_r+0xfc>
 801607e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016082:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016086:	81a3      	strh	r3, [r4, #12]
 8016088:	f04f 30ff 	mov.w	r0, #4294967295
 801608c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016090:	4407      	add	r7, r0
 8016092:	eba8 0800 	sub.w	r8, r8, r0
 8016096:	e7e7      	b.n	8016068 <__sflush_r+0xd4>
 8016098:	20400001 	.word	0x20400001

0801609c <_fflush_r>:
 801609c:	b538      	push	{r3, r4, r5, lr}
 801609e:	690b      	ldr	r3, [r1, #16]
 80160a0:	4605      	mov	r5, r0
 80160a2:	460c      	mov	r4, r1
 80160a4:	b913      	cbnz	r3, 80160ac <_fflush_r+0x10>
 80160a6:	2500      	movs	r5, #0
 80160a8:	4628      	mov	r0, r5
 80160aa:	bd38      	pop	{r3, r4, r5, pc}
 80160ac:	b118      	cbz	r0, 80160b6 <_fflush_r+0x1a>
 80160ae:	6a03      	ldr	r3, [r0, #32]
 80160b0:	b90b      	cbnz	r3, 80160b6 <_fflush_r+0x1a>
 80160b2:	f7fd fbcf 	bl	8013854 <__sinit>
 80160b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80160ba:	2b00      	cmp	r3, #0
 80160bc:	d0f3      	beq.n	80160a6 <_fflush_r+0xa>
 80160be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80160c0:	07d0      	lsls	r0, r2, #31
 80160c2:	d404      	bmi.n	80160ce <_fflush_r+0x32>
 80160c4:	0599      	lsls	r1, r3, #22
 80160c6:	d402      	bmi.n	80160ce <_fflush_r+0x32>
 80160c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80160ca:	f7fd fe02 	bl	8013cd2 <__retarget_lock_acquire_recursive>
 80160ce:	4628      	mov	r0, r5
 80160d0:	4621      	mov	r1, r4
 80160d2:	f7ff ff5f 	bl	8015f94 <__sflush_r>
 80160d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80160d8:	07da      	lsls	r2, r3, #31
 80160da:	4605      	mov	r5, r0
 80160dc:	d4e4      	bmi.n	80160a8 <_fflush_r+0xc>
 80160de:	89a3      	ldrh	r3, [r4, #12]
 80160e0:	059b      	lsls	r3, r3, #22
 80160e2:	d4e1      	bmi.n	80160a8 <_fflush_r+0xc>
 80160e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80160e6:	f7fd fdf5 	bl	8013cd4 <__retarget_lock_release_recursive>
 80160ea:	e7dd      	b.n	80160a8 <_fflush_r+0xc>

080160ec <__swhatbuf_r>:
 80160ec:	b570      	push	{r4, r5, r6, lr}
 80160ee:	460c      	mov	r4, r1
 80160f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80160f4:	2900      	cmp	r1, #0
 80160f6:	b096      	sub	sp, #88	@ 0x58
 80160f8:	4615      	mov	r5, r2
 80160fa:	461e      	mov	r6, r3
 80160fc:	da0d      	bge.n	801611a <__swhatbuf_r+0x2e>
 80160fe:	89a3      	ldrh	r3, [r4, #12]
 8016100:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8016104:	f04f 0100 	mov.w	r1, #0
 8016108:	bf14      	ite	ne
 801610a:	2340      	movne	r3, #64	@ 0x40
 801610c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8016110:	2000      	movs	r0, #0
 8016112:	6031      	str	r1, [r6, #0]
 8016114:	602b      	str	r3, [r5, #0]
 8016116:	b016      	add	sp, #88	@ 0x58
 8016118:	bd70      	pop	{r4, r5, r6, pc}
 801611a:	466a      	mov	r2, sp
 801611c:	f000 f848 	bl	80161b0 <_fstat_r>
 8016120:	2800      	cmp	r0, #0
 8016122:	dbec      	blt.n	80160fe <__swhatbuf_r+0x12>
 8016124:	9901      	ldr	r1, [sp, #4]
 8016126:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801612a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801612e:	4259      	negs	r1, r3
 8016130:	4159      	adcs	r1, r3
 8016132:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8016136:	e7eb      	b.n	8016110 <__swhatbuf_r+0x24>

08016138 <__smakebuf_r>:
 8016138:	898b      	ldrh	r3, [r1, #12]
 801613a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801613c:	079d      	lsls	r5, r3, #30
 801613e:	4606      	mov	r6, r0
 8016140:	460c      	mov	r4, r1
 8016142:	d507      	bpl.n	8016154 <__smakebuf_r+0x1c>
 8016144:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8016148:	6023      	str	r3, [r4, #0]
 801614a:	6123      	str	r3, [r4, #16]
 801614c:	2301      	movs	r3, #1
 801614e:	6163      	str	r3, [r4, #20]
 8016150:	b003      	add	sp, #12
 8016152:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016154:	ab01      	add	r3, sp, #4
 8016156:	466a      	mov	r2, sp
 8016158:	f7ff ffc8 	bl	80160ec <__swhatbuf_r>
 801615c:	9f00      	ldr	r7, [sp, #0]
 801615e:	4605      	mov	r5, r0
 8016160:	4639      	mov	r1, r7
 8016162:	4630      	mov	r0, r6
 8016164:	f7fb fd76 	bl	8011c54 <_malloc_r>
 8016168:	b948      	cbnz	r0, 801617e <__smakebuf_r+0x46>
 801616a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801616e:	059a      	lsls	r2, r3, #22
 8016170:	d4ee      	bmi.n	8016150 <__smakebuf_r+0x18>
 8016172:	f023 0303 	bic.w	r3, r3, #3
 8016176:	f043 0302 	orr.w	r3, r3, #2
 801617a:	81a3      	strh	r3, [r4, #12]
 801617c:	e7e2      	b.n	8016144 <__smakebuf_r+0xc>
 801617e:	89a3      	ldrh	r3, [r4, #12]
 8016180:	6020      	str	r0, [r4, #0]
 8016182:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8016186:	81a3      	strh	r3, [r4, #12]
 8016188:	9b01      	ldr	r3, [sp, #4]
 801618a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801618e:	b15b      	cbz	r3, 80161a8 <__smakebuf_r+0x70>
 8016190:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016194:	4630      	mov	r0, r6
 8016196:	f000 f81d 	bl	80161d4 <_isatty_r>
 801619a:	b128      	cbz	r0, 80161a8 <__smakebuf_r+0x70>
 801619c:	89a3      	ldrh	r3, [r4, #12]
 801619e:	f023 0303 	bic.w	r3, r3, #3
 80161a2:	f043 0301 	orr.w	r3, r3, #1
 80161a6:	81a3      	strh	r3, [r4, #12]
 80161a8:	89a3      	ldrh	r3, [r4, #12]
 80161aa:	431d      	orrs	r5, r3
 80161ac:	81a5      	strh	r5, [r4, #12]
 80161ae:	e7cf      	b.n	8016150 <__smakebuf_r+0x18>

080161b0 <_fstat_r>:
 80161b0:	b538      	push	{r3, r4, r5, lr}
 80161b2:	4d07      	ldr	r5, [pc, #28]	@ (80161d0 <_fstat_r+0x20>)
 80161b4:	2300      	movs	r3, #0
 80161b6:	4604      	mov	r4, r0
 80161b8:	4608      	mov	r0, r1
 80161ba:	4611      	mov	r1, r2
 80161bc:	602b      	str	r3, [r5, #0]
 80161be:	f7ec fa57 	bl	8002670 <_fstat>
 80161c2:	1c43      	adds	r3, r0, #1
 80161c4:	d102      	bne.n	80161cc <_fstat_r+0x1c>
 80161c6:	682b      	ldr	r3, [r5, #0]
 80161c8:	b103      	cbz	r3, 80161cc <_fstat_r+0x1c>
 80161ca:	6023      	str	r3, [r4, #0]
 80161cc:	bd38      	pop	{r3, r4, r5, pc}
 80161ce:	bf00      	nop
 80161d0:	2000d99c 	.word	0x2000d99c

080161d4 <_isatty_r>:
 80161d4:	b538      	push	{r3, r4, r5, lr}
 80161d6:	4d06      	ldr	r5, [pc, #24]	@ (80161f0 <_isatty_r+0x1c>)
 80161d8:	2300      	movs	r3, #0
 80161da:	4604      	mov	r4, r0
 80161dc:	4608      	mov	r0, r1
 80161de:	602b      	str	r3, [r5, #0]
 80161e0:	f7ec fa56 	bl	8002690 <_isatty>
 80161e4:	1c43      	adds	r3, r0, #1
 80161e6:	d102      	bne.n	80161ee <_isatty_r+0x1a>
 80161e8:	682b      	ldr	r3, [r5, #0]
 80161ea:	b103      	cbz	r3, 80161ee <_isatty_r+0x1a>
 80161ec:	6023      	str	r3, [r4, #0]
 80161ee:	bd38      	pop	{r3, r4, r5, pc}
 80161f0:	2000d99c 	.word	0x2000d99c

080161f4 <_calloc_r>:
 80161f4:	b570      	push	{r4, r5, r6, lr}
 80161f6:	fba1 5402 	umull	r5, r4, r1, r2
 80161fa:	b934      	cbnz	r4, 801620a <_calloc_r+0x16>
 80161fc:	4629      	mov	r1, r5
 80161fe:	f7fb fd29 	bl	8011c54 <_malloc_r>
 8016202:	4606      	mov	r6, r0
 8016204:	b928      	cbnz	r0, 8016212 <_calloc_r+0x1e>
 8016206:	4630      	mov	r0, r6
 8016208:	bd70      	pop	{r4, r5, r6, pc}
 801620a:	220c      	movs	r2, #12
 801620c:	6002      	str	r2, [r0, #0]
 801620e:	2600      	movs	r6, #0
 8016210:	e7f9      	b.n	8016206 <_calloc_r+0x12>
 8016212:	462a      	mov	r2, r5
 8016214:	4621      	mov	r1, r4
 8016216:	f7fd fc79 	bl	8013b0c <memset>
 801621a:	e7f4      	b.n	8016206 <_calloc_r+0x12>

0801621c <_realloc_r>:
 801621c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016220:	4607      	mov	r7, r0
 8016222:	4614      	mov	r4, r2
 8016224:	460d      	mov	r5, r1
 8016226:	b921      	cbnz	r1, 8016232 <_realloc_r+0x16>
 8016228:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801622c:	4611      	mov	r1, r2
 801622e:	f7fb bd11 	b.w	8011c54 <_malloc_r>
 8016232:	b92a      	cbnz	r2, 8016240 <_realloc_r+0x24>
 8016234:	f7fe fbc8 	bl	80149c8 <_free_r>
 8016238:	4625      	mov	r5, r4
 801623a:	4628      	mov	r0, r5
 801623c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016240:	f000 f81a 	bl	8016278 <_malloc_usable_size_r>
 8016244:	4284      	cmp	r4, r0
 8016246:	4606      	mov	r6, r0
 8016248:	d802      	bhi.n	8016250 <_realloc_r+0x34>
 801624a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801624e:	d8f4      	bhi.n	801623a <_realloc_r+0x1e>
 8016250:	4621      	mov	r1, r4
 8016252:	4638      	mov	r0, r7
 8016254:	f7fb fcfe 	bl	8011c54 <_malloc_r>
 8016258:	4680      	mov	r8, r0
 801625a:	b908      	cbnz	r0, 8016260 <_realloc_r+0x44>
 801625c:	4645      	mov	r5, r8
 801625e:	e7ec      	b.n	801623a <_realloc_r+0x1e>
 8016260:	42b4      	cmp	r4, r6
 8016262:	4622      	mov	r2, r4
 8016264:	4629      	mov	r1, r5
 8016266:	bf28      	it	cs
 8016268:	4632      	movcs	r2, r6
 801626a:	f7fd fd34 	bl	8013cd6 <memcpy>
 801626e:	4629      	mov	r1, r5
 8016270:	4638      	mov	r0, r7
 8016272:	f7fe fba9 	bl	80149c8 <_free_r>
 8016276:	e7f1      	b.n	801625c <_realloc_r+0x40>

08016278 <_malloc_usable_size_r>:
 8016278:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801627c:	1f18      	subs	r0, r3, #4
 801627e:	2b00      	cmp	r3, #0
 8016280:	bfbc      	itt	lt
 8016282:	580b      	ldrlt	r3, [r1, r0]
 8016284:	18c0      	addlt	r0, r0, r3
 8016286:	4770      	bx	lr

08016288 <_init>:
 8016288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801628a:	bf00      	nop
 801628c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801628e:	bc08      	pop	{r3}
 8016290:	469e      	mov	lr, r3
 8016292:	4770      	bx	lr

08016294 <_fini>:
 8016294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016296:	bf00      	nop
 8016298:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801629a:	bc08      	pop	{r3}
 801629c:	469e      	mov	lr, r3
 801629e:	4770      	bx	lr
