--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml vend.twx vend.ncd -o vend.twr vend.pcf -ucf vend.ucf

Design file:              vend.ncd
Physical constraint file: vend.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    2.681(R)|      SLOW  |    0.116(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock enb
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
c<0>        |    0.919(R)|      FAST  |   -0.165(R)|      SLOW  |enb_BUFGP         |   0.000|
c<1>        |    1.135(R)|      FAST  |   -0.402(R)|      SLOW  |enb_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
clk95       |         6.749(R)|      SLOW  |         3.435(R)|      FAST  |clk_BUFGP         |   0.000|
clk190      |         6.717(R)|      SLOW  |         3.409(R)|      FAST  |clk_BUFGP         |   0.000|
l<0>        |         6.274(R)|      SLOW  |         2.871(R)|      FAST  |clk_BUFGP         |   0.000|
n           |         7.379(R)|      SLOW  |         3.870(R)|      FAST  |clk_BUFGP         |   0.000|
r<0>        |         6.278(R)|      SLOW  |         2.875(R)|      FAST  |clk_BUFGP         |   0.000|
r<2>        |         6.278(R)|      SLOW  |         2.875(R)|      FAST  |clk_BUFGP         |   0.000|
x<0>        |         9.535(R)|      SLOW  |         5.232(R)|      FAST  |clk_BUFGP         |   0.000|
x<1>        |         9.078(R)|      SLOW  |         4.973(R)|      FAST  |clk_BUFGP         |   0.000|
z<0>        |         9.707(R)|      SLOW  |         4.707(R)|      FAST  |clk_BUFGP         |   0.000|
z<1>        |        10.350(R)|      SLOW  |         4.746(R)|      FAST  |clk_BUFGP         |   0.000|
z<2>        |         9.490(R)|      SLOW  |         4.378(R)|      FAST  |clk_BUFGP         |   0.000|
z<3>        |        10.189(R)|      SLOW  |         4.649(R)|      FAST  |clk_BUFGP         |   0.000|
z<5>        |         9.755(R)|      SLOW  |         4.424(R)|      FAST  |clk_BUFGP         |   0.000|
z<6>        |         9.816(R)|      SLOW  |         4.416(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.896|         |         |         |
enb            |    3.083|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock enb
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.024|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Jun 11 16:57:51 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 223 MB



