v 20070216 1
C 40000 40000 0 0 0 title-B.sym
C 47300 47800 1 180 0 face-ethernet-phy.sym
{
T 47100 47600 5 10 1 1 180 6 1
refdes=S1
T 46900 42200 5 10 0 0 180 0 1
device=face-ethernet-phy
T 47100 42400 5 10 1 1 180 0 1
source=face-ethernet-phy.sch
}
C 40700 40800 1 0 0 gnd-1.sym
{
T 41000 40700 5 10 1 1 180 0 1
netname=GND
}
N 42400 44000 44100 44000 4
{
T 42400 43800 5 10 1 1 0 0 1
net=TX_CLK
}
N 42700 48000 44300 48000 4
{
T 43900 47800 5 10 1 1 0 0 1
netname=MDC
}
N 42400 44400 43900 44400 4
{
T 42400 44200 5 10 1 1 0 0 1
net=RX_CLK
}
N 42400 43600 44300 43600 4
{
T 42400 43400 5 10 1 1 0 0 1
net=TX_EN
}
N 41000 48000 40800 48000 4
N 41000 47200 40800 47200 4
N 41000 46400 40800 46400 4
N 41000 45600 40800 45600 4
N 41000 44800 40800 44800 4
N 41000 44000 40800 44000 4
N 41000 43200 40800 43200 4
N 41000 42800 40800 42800 4
N 41000 43600 40800 43600 4
N 41000 44400 40800 44400 4
N 41000 45200 40800 45200 4
N 41000 46000 40800 46000 4
N 41000 46800 40800 46800 4
N 41000 47600 40800 47600 4
N 42400 47200 42800 47200 4
N 42600 48000 42600 48600 4
N 42600 48600 40800 48600 4
N 40800 41100 40800 48600 4
N 41000 42400 40800 42400 4
N 41000 42000 40800 42000 4
N 41000 41600 40800 41600 4
N 42400 41600 42500 41600 4
N 42500 41600 42500 41100 4
N 42500 41100 40800 41100 4
C 52700 50100 1 0 0 inductor-1.sym
{
T 52900 50600 5 10 0 0 0 0 1
device=INDUCTOR
T 53400 50300 5 10 1 1 0 0 1
refdes=L1
T 52900 50800 5 10 0 0 0 0 1
symversion=0.1
T 52900 50000 5 10 1 1 0 0 1
value=FB
T 52700 50100 5 10 0 0 0 0 1
footprint=1206
}
C 53600 49200 1 0 0 lt1963.sym
{
T 55100 49500 5 10 1 1 0 6 1
refdes=U2
T 54000 50800 5 10 0 0 0 0 1
device=Regulator
T 54000 50600 5 10 1 1 0 0 1
value=LT1129CST-5
T 53600 49200 5 10 0 0 0 0 1
footprint=SOT223-3
}
N 55300 50200 56600 50200 4
{
T 56300 50300 5 10 1 1 0 0 1
netname=+5V
}
C 53400 50300 1 270 0 cap-small-pol.sym
{
T 53700 49080 5 10 1 1 0 6 1
refdes=C3
T 53880 49900 5 10 0 0 270 0 1
device=Cap Small
T 53400 48900 5 10 1 1 0 0 1
value=33u
T 53700 49800 5 10 0 1 0 0 1
footprint=7343
}
C 55400 50300 1 270 0 cap-small-pol.sym
{
T 55700 49080 5 10 1 1 0 6 1
refdes=C4
T 55880 49900 5 10 0 0 270 0 1
device=Cap Small
T 55400 48900 5 10 1 1 0 0 1
value=33u
T 55700 49800 5 10 0 1 0 0 1
footprint=7343
}
N 55600 49300 55600 49700 4
C 54300 49000 1 0 0 gnd-1.sym
{
T 54100 48800 5 10 1 1 0 0 1
netname=GND
}
N 53600 49300 53600 49700 4
N 54700 49400 54700 49300 4
N 54400 49400 54400 49300 4
N 55600 50000 55600 50200 4
N 52600 50200 52700 50200 4
N 53600 50000 53600 50200 4
N 53700 50200 53600 50200 4
N 52600 49300 52600 50200 4
N 51600 48900 53100 48900 4
{
T 52200 48700 5 10 1 1 0 0 1
netname=GND
}
C 56000 50300 1 270 0 cap-small-pol.sym
{
T 56300 49080 5 10 1 1 0 6 1
refdes=C5
T 56480 49900 5 10 0 0 270 0 1
device=Cap Small
T 56000 48900 5 10 1 1 0 0 1
value=100u
T 56300 49800 5 10 0 1 0 0 1
footprint=7260
}
N 53600 49300 56200 49300 4
N 56200 49300 56200 49700 4
N 56200 50000 56200 50200 4
N 51600 49300 52600 49300 4
C 53000 48600 1 0 0 gnd-1.sym
{
T 52800 48400 5 10 1 1 0 0 1
netname=GND
}
C 51600 49700 1 180 0 connector2-2.sym
{
T 50900 48400 5 10 1 1 180 6 1
refdes=J3
T 51300 48450 5 10 0 0 180 0 1
device=CONNECTOR_2
T 51300 48250 5 10 0 0 180 0 1
footprint=MOLEX2
T 50900 49800 5 10 1 1 0 0 1
value=22-27-2021
}
T 54500 48400 9 10 1 0 0 0 1
+5V regulator circuit
N 47200 44100 49100 44100 4
{
T 47200 44100 5 10 0 0 0 0 1
netname=+5V
}
N 47200 44500 49100 44500 4
{
T 47200 44500 5 10 0 0 0 0 1
netname=GND
}
C 49400 44400 1 90 0 gnd-1.sym
{
T 49900 44500 5 10 1 1 180 0 1
netname=GND
}
C 49000 44200 1 270 0 vcc-small.sym
{
T 49540 44200 5 10 0 0 270 0 1
device=VCC Small
T 49400 44000 5 10 1 1 0 0 1
netname=+5V
}
N 42400 46400 43100 46400 4
{
T 42400 46200 5 10 1 1 0 0 1
net=RXD[0]
}
N 42400 46000 43300 46000 4
{
T 42400 45800 5 10 1 1 0 0 1
net=RXD[1]
}
N 43100 46400 43100 46900 4
N 43100 46900 45100 46900 4
N 42900 47300 42900 46800 4
N 42400 46800 42900 46800 4
{
T 42400 46600 5 10 1 1 0 0 1
net=RX_DV
}
N 43300 46000 43300 46500 4
N 43300 46500 45100 46500 4
N 42400 45600 43500 45600 4
{
T 42400 45400 5 10 1 1 0 0 1
net=RXD[2]
}
N 43500 45600 43500 46100 4
N 43500 46100 45100 46100 4
N 42400 45200 43700 45200 4
{
T 42400 45000 5 10 1 1 0 0 1
net=RXD[3]
}
N 43700 45200 43700 45700 4
N 43700 45700 45100 45700 4
N 43900 44400 43900 45300 4
N 43900 45300 45100 45300 4
N 44100 44000 44100 44900 4
N 44100 44900 45100 44900 4
N 44300 43600 44300 44500 4
N 44300 44500 45100 44500 4
N 42400 43200 44500 43200 4
{
T 42400 43000 5 10 1 1 0 0 1
net=TXD[0]
}
N 44500 43200 44500 44100 4
N 44500 44100 45100 44100 4
N 42400 42800 44700 42800 4
{
T 42400 42600 5 10 1 1 0 0 1
net=TXD[1]
}
N 44700 42800 44700 43700 4
N 45100 43300 44900 43300 4
N 44900 43300 44900 42400 4
N 42400 42400 44900 42400 4
{
T 42400 42200 5 10 1 1 0 0 1
netname=TXD[2]
}
N 42400 42000 45100 42000 4
{
T 42400 41800 5 10 1 1 0 0 1
netname=TXD[3]
}
N 45100 42000 45100 42900 4
N 44700 43700 45100 43700 4
N 42900 47300 45100 47300 4
N 47200 43300 48200 43300 4
{
T 47700 43100 5 10 1 1 0 0 1
netname=MDC
}
C 45700 48300 1 0 0 tl7705.sym
{
T 47600 50500 5 10 1 1 0 6 1
refdes=U1
T 46100 50700 5 10 0 0 0 0 1
device=TL7705A
T 45700 48300 5 10 0 0 0 0 1
footprint=SO-8
T 46100 50500 5 10 1 1 0 0 1
value=TL7705A
}
C 47800 47800 1 0 0 gnd-1.sym
{
T 47600 47600 5 10 1 1 0 0 1
netname=GND
}
N 47900 49200 48800 49200 4
N 48800 49200 48800 48100 4
C 45600 48900 1 270 0 cap-small-pol.sym
{
T 45400 48380 5 10 1 1 0 6 1
refdes=C1
T 46080 48500 5 10 0 0 270 0 1
device=Cap Small
T 45100 48200 5 10 1 1 0 0 1
value=2.2u
T 45900 48400 5 10 0 1 0 0 1
footprint=0805
}
N 45800 48800 45800 48600 4
N 45800 48300 45800 48100 4
C 47700 48900 1 270 0 cap-small-pol.sym
{
T 48400 48480 5 10 1 1 0 6 1
refdes=C2
T 48180 48500 5 10 0 0 270 0 1
device=Cap Small
T 48100 48200 5 10 1 1 0 0 1
value=0.1u
T 48000 48400 5 10 0 1 0 0 1
footprint=0402
}
C 49200 48600 1 90 0 resistor-1.sym
{
T 48800 48900 5 10 0 0 90 0 1
device=RESISTOR
T 49400 48700 5 10 1 1 90 0 1
refdes=R1
T 49400 49100 5 10 1 1 90 0 1
value=10k
T 49200 48600 5 10 0 0 90 0 1
footprint=0402
}
N 47900 49600 49100 49600 4
N 49100 49600 49100 49500 4
N 49100 48600 49100 48100 4
C 49800 48600 1 90 0 resistor-1.sym
{
T 49400 48900 5 10 0 0 90 0 1
device=RESISTOR
T 50000 48700 5 10 1 1 90 0 1
refdes=R2
T 50000 49100 5 10 1 1 90 0 1
value=10k
T 49800 48600 5 10 0 0 90 0 1
footprint=0402
}
N 49700 50000 49700 49500 4
N 49700 48600 49700 48100 4
N 45800 48100 49700 48100 4
N 45800 49600 45400 49600 4
{
T 44900 49400 5 10 0 0 0 0 1
netname=+5V
}
N 45800 49200 45600 49200 4
T 48700 47700 9 10 1 0 0 0 1
Reset circuit
N 47900 48800 47900 48600 4
N 47900 48300 47900 48100 4
N 45600 49200 45600 49600 4
N 45600 49600 45600 50000 4
N 45600 50000 45800 50000 4
C 45500 49500 1 90 0 vcc-small.sym
{
T 44960 49500 5 10 0 0 90 0 1
device=VCC Small
T 45100 49700 5 10 1 1 180 0 1
netname=+5V
}
N 47900 50000 50300 50000 4
{
T 49000 50100 5 10 1 1 0 0 1
netname=RESET
}
N 50300 42900 50300 50000 4
N 50300 42900 47200 42900 4
C 56400 47000 1 180 0 rj45-1.sym
{
T 56400 44100 5 10 0 0 180 0 1
device=RJ45
T 56400 44300 5 10 0 0 180 0 1
footprint=RJ45_VERT
T 56400 45100 5 10 1 1 180 0 1
refdes=J4
T 55400 44500 5 10 1 1 0 0 1
value=RJHSE-3380
}
N 47200 45200 48200 45200 4
{
T 47500 45000 5 10 1 1 0 0 1
netname=TD+
}
N 47200 45500 48200 45500 4
{
T 47500 45300 5 10 1 1 0 0 1
netname=TD_CT
}
N 47200 45800 48200 45800 4
{
T 47500 45600 5 10 1 1 0 0 1
netname=TD-
}
N 47200 46100 48200 46100 4
{
T 47500 45900 5 10 1 1 0 0 1
netname=RD+
}
N 47200 46400 48200 46400 4
{
T 47500 46200 5 10 1 1 0 0 1
netname=RD_CT
}
N 47200 46700 48200 46700 4
{
T 47500 46500 5 10 1 1 0 0 1
netname=RD-
}
N 54500 46000 54600 46000 4
N 54500 46400 54800 46400 4
N 54500 47500 55000 47500 4
N 51500 47600 50600 47600 4
{
T 50600 47400 5 10 1 1 0 0 1
netname=TD+
}
N 51500 46400 50600 46400 4
{
T 50600 46200 5 10 1 1 0 0 1
netname=TD-
}
N 51500 46100 50600 46100 4
{
T 50600 45900 5 10 1 1 0 0 1
netname=RD+
}
N 51500 44900 50600 44900 4
{
T 50600 44700 5 10 1 1 0 0 1
netname=RD-
}
C 51500 44500 1 0 0 h1260nl.sym
{
T 51500 46100 5 10 0 0 0 0 1
device=TRANSFORMER 
T 52200 47800 5 10 1 1 0 0 1
refdes=T1
T 51500 44500 5 10 0 0 0 0 1
footprint=H1260NL
T 51700 44500 5 10 1 1 0 0 1
value=H1260/NL
}
N 52800 47000 52900 47000 4
N 52900 47000 52900 48000 4
N 52900 48000 53000 48000 4
N 52900 45500 52900 43600 4
N 52900 43600 53000 43600 4
C 53000 47900 1 0 0 resistor-1.sym
{
T 53300 48300 5 10 0 0 0 0 1
device=RESISTOR
T 53100 47700 5 10 1 1 0 0 1
refdes=R17
T 53500 47700 5 10 1 1 0 0 1
value=75
T 53000 47900 5 10 0 0 0 0 1
footprint=0402
}
C 53000 43500 1 0 0 resistor-1.sym
{
T 53300 43900 5 10 0 0 0 0 1
device=RESISTOR
T 53100 43300 5 10 1 1 0 0 1
refdes=R19
T 53500 43300 5 10 1 1 0 0 1
value=75
T 53000 43500 5 10 0 0 0 0 1
footprint=0402
}
N 51500 47000 50600 47000 4
{
T 50600 46800 5 10 1 1 0 0 1
netname=TD_CT
}
N 51500 45500 50600 45500 4
{
T 50600 45300 5 10 1 1 0 0 1
netname=RD_CT
}
N 53900 43600 56700 43600 4
N 56700 43600 56700 48000 4
N 56700 48000 53900 48000 4
C 55600 47400 1 0 0 resistor-1.sym
{
T 55900 47800 5 10 0 0 0 0 1
device=RESISTOR
T 55700 47200 5 10 1 1 0 0 1
refdes=R18
T 56100 47200 5 10 1 1 0 0 1
value=75
T 55600 47400 5 10 0 0 0 0 1
footprint=0402
}
C 55600 44100 1 0 0 resistor-1.sym
{
T 55900 44500 5 10 0 0 0 0 1
device=RESISTOR
T 55700 43900 5 10 1 1 0 0 1
refdes=R20
T 56100 43900 5 10 1 1 0 0 1
value=75
T 55600 44100 5 10 0 0 0 0 1
footprint=0402
}
N 56700 47500 56500 47500 4
N 56700 44200 56500 44200 4
N 55600 44200 55200 44200 4
N 55200 44200 55200 46100 4
N 55200 46100 55300 46100 4
N 55300 46200 55500 46200 4
N 55300 46000 55300 46200 4
N 55300 46000 55500 46000 4
N 55600 47500 55200 47500 4
N 55200 47500 55200 46700 4
N 55200 46700 55300 46700 4
N 55300 46800 55500 46800 4
N 55300 46600 55300 46800 4
N 55300 46600 55500 46600 4
C 54600 43700 1 270 0 cap-small-pol.sym
{
T 55400 43280 5 10 1 1 0 6 1
refdes=C28
T 55080 43300 5 10 0 0 270 0 1
device=Cap Small
T 55000 43000 5 10 1 1 0 0 1
value=10p
T 54900 43200 5 10 0 1 0 0 1
footprint=0402
}
N 54800 43600 54800 43400 4
N 54800 43100 54800 43000 4
N 52900 45500 52800 45500 4
C 48200 46900 1 0 0 nc-right-1.sym
{
T 48300 47400 5 10 0 0 0 0 1
value=NoConnection
T 48300 47600 5 10 0 0 0 0 1
device=DRC_Directive
}
N 47200 47000 48200 47000 4
N 47200 47300 48200 47300 4
C 48200 47200 1 0 0 nc-right-1.sym
{
T 48300 47700 5 10 0 0 0 0 1
value=NoConnection
T 48300 47900 5 10 0 0 0 0 1
device=DRC_Directive
}
C 54700 42700 1 0 0 gnd-1.sym
{
T 54500 42500 5 10 1 1 0 0 1
netname=GND
}
N 55000 45400 55000 47500 4
N 55000 45400 55500 45400 4
N 54800 45600 54800 46400 4
N 54800 45600 55500 45600 4
N 54600 46000 54600 45800 4
N 54600 45800 55500 45800 4
N 54500 44900 55100 44900 4
N 55100 44900 55100 46400 4
N 55100 46400 55500 46400 4
C 49000 43200 1 90 0 resistor-1.sym
{
T 48600 43500 5 10 0 0 90 0 1
device=RESISTOR
T 49200 43300 5 10 1 1 90 0 1
refdes=R21
T 49200 43700 5 10 1 1 90 0 1
value=1.5k
T 49000 43200 5 10 0 0 90 0 1
footprint=0402
}
N 47200 43700 48600 43700 4
{
T 47700 43500 5 10 1 1 0 0 1
netname=MDIO
}
N 48600 43700 48600 43200 4
N 48600 43200 48900 43200 4
T 50000 40700 9 10 1 0 0 0 3
Pulse Programmer
Ethernet Face Board
Main Schematic Sheet
T 50000 40400 9 10 1 0 0 0 1
face-ethernet.sch
T 50000 40100 9 10 1 0 0 0 1
1
T 51500 40100 9 10 1 0 0 0 1
2
T 53000 40700 9 10 1 0 0 0 1
http://local-box.org
T 54000 40400 9 10 1 0 0 0 1
A
T 54000 40100 9 10 1 0 0 0 1
Paul T. Pham
C 41000 41400 1 0 0 header34-1.sym
{
T 41600 48300 5 10 1 1 0 0 1
refdes=J1
T 42600 46000 5 10 0 0 0 0 1
device=HEADER34
}
N 42400 48000 42600 48000 4
N 42400 47600 42700 47600 4
N 42700 47600 42700 48000 4
N 42800 47200 42800 47600 4
N 42800 47600 44300 47600 4
{
T 43900 47400 5 10 1 1 0 0 1
netname=MDIO
}
C 43400 44700 1 90 0 gnd-1.sym
{
T 43500 45000 5 10 1 1 270 0 1
netname=GND
}
N 43100 44800 42400 44800 4
