Execute       source -notrace -encoding utf-8 /tools/Xilinx/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 /tools/Xilinx/2025.1/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
INFO-FLOW: Workspace /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp opened at Tue Jan 20 09:51:52 KST 2026
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/2025.1/Vitis/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 0.69 sec.
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.86 sec.
Execute     create_clock -period 12 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 12 -name default 
Execute       ap_set_clock -name default -period 12 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
Execute     source ./directive_tmp.tcl 
INFO: [HLS 200-1510] Running: source ./directive_tmp.tcl
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector case_3.cc -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.cc.xilinx-performance-pragma-detector.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.cc.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.88 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.95 seconds; current allocated memory: 247.770 MB.
Execute         set_directive_top case_3 -name=case_3 
Execute         source /tools/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source /tools/Xilinx/2025.1/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source /tools/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'case_3.cc' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling case_3.cc as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang case_3.cc -foptimization-record-file=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=12 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc -hls-platform-db-name=/tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.cc.clang.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.cc.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc -hls-platform-db-name=/tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/clang.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/clang.err.log
WARNING: [HLS 207-4905] address of array 'm64' will always evaluate to 'true' (case_3.cc:165:29)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc  -target fpga  -directive=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/.systemc_flag -fix-errors /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.79 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc  -target fpga  -directive=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/all.directive.json -fix-errors /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.12 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc  -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc -- - -target fpga -fhls -ferror-limit=0 > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc.clang-tidy.loop-label.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 1.37 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc.xilinx-dataflow-lawyer.diag.yml /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc.xilinx-dataflow-lawyer.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=12 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot -I /tools/Xilinx/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.bc -hls-platform-db-name=/tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc.clang.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.pp.0.cc.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.53 seconds. CPU system time: 0.61 seconds. Elapsed time: 6.16 seconds; current allocated memory: 249.594 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -args  "/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.g.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -args /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -args /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/2025.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/Xilinx/2025.1/Vitis/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/2025.1/Vitis/lnx64/lib/libhlsm_39.bc /tools/Xilinx/2025.1/Vitis/lnx64/lib/libhlsmc++_39.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 2.3 sec.
Execute         run_link_or_opt -opt -out /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -args /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=case_3 -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=case_3 -reflow-float-conversion -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.97 sec.
Execute         run_link_or_opt -out /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -args /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/2025.1/Vitis/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/2025.1/Vitis/lnx64/lib/libfloatconversion_39.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -args /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=case_3 
INFO-FLOW: run_clang exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=case_3 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc > /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/2025.1/Vitis/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=case_3 -mllvm -hls-db-dir -mllvm /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=12 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=3.24 -x ir /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.5.gdce.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 2> /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 22,967 Compile/Link (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 22,967 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,314 Unroll/Inline (step 1) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,314 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,050 Unroll/Inline (step 2) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,050 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,019 Unroll/Inline (step 3) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,019 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,019 Unroll/Inline (step 4) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,019 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,795 Array/Struct (step 1) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,795 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 667 Array/Struct (step 2) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 667 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 695 Array/Struct (step 3) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 695 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 723 Array/Struct (step 4) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 723 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 762 Array/Struct (step 5) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 762 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 705 Performance (step 1) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 705 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 847 Performance (step 2) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 847 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 847 Performance (step 3) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 847 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 847 Performance (step 4) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 847 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 857 HW Transforms (step 1) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 857 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 975 HW Transforms (step 2) (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 975 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-248] Applying array_partition to 'in_data': Complete partitioning on dimension 1. (case_3.cc:12:0)
INFO: [HLS 214-248] Applying array_partition to 'out_data': Complete partitioning on dimension 1. (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_15' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_14' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_13' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_12' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_11' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_10' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_9' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_8' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_7' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_6' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_5' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_4' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_3' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_2' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_1' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-241] Aggregating scalar variable 'in_data_0' with compact=bit mode in 8-bits (case_3.cc:12:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_n2_3> at case_3.cc:102:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_n3_2> at case_3.cc:109:17 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_n4_3> at case_3.cc:133:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_n5_2> at case_3.cc:144:17 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_m1_2> at case_3.cc:152:17 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_s1_1> at case_3.cc:163:13 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_s2_1> at case_3.cc:183:13 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_n8_3> at case_3.cc:194:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_n9_2> at case_3.cc:219:17 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_n10_3> at case_3.cc:227:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_n11_2> at case_3.cc:235:18 
INFO: [HLS 214-376] automatically set the pipeline for Loop< L_n12_3> at case_3.cc:243:22 
INFO: [HLS 214-291] Loop 'L_m1_3' is marked as complete unroll implied by the pipeline pragma (case_3.cc:154:21)
INFO: [HLS 214-186] Unrolling loop 'L_m1_3' (case_3.cc:154:21) in function 'case_3' completely with a factor of 8 (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_15' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_14' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_13' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_12' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_11' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_10' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_9' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_8' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_7' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_6' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_5' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_4' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_3' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_2' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_1' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_data_0' since this interface mode only supports scalar types (case_3.cc:12:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_scalar' since this interface mode only supports scalar types (case_3.cc:12:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6 seconds. CPU system time: 0.56 seconds. Elapsed time: 8.99 seconds; current allocated memory: 259.520 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 259.520 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top case_3 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.0.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 261.215 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.2.prechk.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-24] case_3.cc:270: Index for bit vector operation is out of bound.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 261.926 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.g.1.bc to /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.o.1.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.17 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.o.1.tmp.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'case_3' (case_3.cc:7:22)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 287.488 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.o.2.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n2_2'(case_3.cc:101:17) and 'L_n2_3'(case_3.cc:102:21) in function 'case_3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n2_1'(case_3.cc:100:13) and 'L_n2_2'(case_3.cc:101:17) in function 'case_3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n3_1'(case_3.cc:108:13) and 'L_n3_2'(case_3.cc:109:17) in function 'case_3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n4_2'(case_3.cc:132:17) and 'L_n4_3'(case_3.cc:133:21) in function 'case_3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n4_1'(case_3.cc:131:13) and 'L_n4_2'(case_3.cc:132:17) in function 'case_3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n5_1'(case_3.cc:143:13) and 'L_n5_2'(case_3.cc:144:17) in function 'case_3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_m1_1'(case_3.cc:151:13) and 'L_m1_2'(case_3.cc:152:17) in function 'case_3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n8_2'(case_3.cc:193:17) and 'L_n8_3'(case_3.cc:194:21) in function 'case_3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n8_1'(case_3.cc:192:13) and 'L_n8_2'(case_3.cc:193:17) in function 'case_3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n9_1'(case_3.cc:218:13) and 'L_n9_2'(case_3.cc:219:17) in function 'case_3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n10_2'(case_3.cc:226:18) and 'L_n10_3'(case_3.cc:227:22) in function 'case_3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n10_1'(case_3.cc:225:14) and 'L_n10_2'(case_3.cc:226:18) in function 'case_3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n11_1'(case_3.cc:234:14) and 'L_n11_2'(case_3.cc:235:18) in function 'case_3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n12_2'(case_3.cc:242:18) and 'L_n12_3'(case_3.cc:243:22) in function 'case_3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'L_n12_1'(case_3.cc:241:14) and 'L_n12_2'(case_3.cc:242:18) in function 'case_3' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n2_2' (case_3.cc:101:17) in function 'case_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n2_1' (case_3.cc:100:13) in function 'case_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n3_1' (case_3.cc:108:13) in function 'case_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n4_2' (case_3.cc:132:17) in function 'case_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n4_1' (case_3.cc:131:13) in function 'case_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n5_1' (case_3.cc:143:13) in function 'case_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_m1_1' (case_3.cc:151:13) in function 'case_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n8_2' (case_3.cc:193:17) in function 'case_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n8_1' (case_3.cc:192:13) in function 'case_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n9_1' (case_3.cc:218:13) in function 'case_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n10_2' (case_3.cc:226:18) in function 'case_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n10_1' (case_3.cc:225:14) in function 'case_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n11_1' (case_3.cc:234:14) in function 'case_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n12_2' (case_3.cc:242:18) in function 'case_3'.
INFO: [XFORM 203-541] Flattening a loop nest 'L_n12_1' (case_3.cc:241:14) in function 'case_3'.
Execute             auto_get_db
Command           transform done; 0.19 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.29 seconds; current allocated memory: 392.992 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.68 sec.
Command       elaborate done; 15.83 sec.
Execute       ap_eval exec zip -j /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'case_3' ...
Execute         ap_set_top_model case_3 
Execute         get_model_list case_3 -filter all-wo-channel -topdown 
Execute         preproc_iomode -model case_3 
Execute         preproc_iomode -model case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 
Execute         preproc_iomode -model case_3_Pipeline_L_n11_1_L_n11_2 
Execute         preproc_iomode -model case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 
Execute         preproc_iomode -model case_3_Pipeline_L_n9_1_L_n9_2 
Execute         preproc_iomode -model case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 
Execute         preproc_iomode -model case_3_Pipeline_L_s2_1 
Execute         preproc_iomode -model case_3_Pipeline_L_s1_1 
Execute         preproc_iomode -model case_3_Pipeline_L_m1_1_L_m1_2 
Execute         preproc_iomode -model case_3_Pipeline_L_n5_1_L_n5_2 
Execute         preproc_iomode -model case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 
Execute         preproc_iomode -model case_3_Pipeline_L_n3_1_L_n3_2 
Execute         preproc_iomode -model case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 
Execute         get_model_list case_3 -filter all-wo-channel 
INFO-FLOW: Model list for configure: case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 case_3_Pipeline_L_n3_1_L_n3_2 case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 case_3_Pipeline_L_n5_1_L_n5_2 case_3_Pipeline_L_m1_1_L_m1_2 case_3_Pipeline_L_s1_1 case_3_Pipeline_L_s2_1 case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 case_3_Pipeline_L_n9_1_L_n9_2 case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 case_3_Pipeline_L_n11_1_L_n11_2 case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 case_3
INFO-FLOW: Configuring Module : case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 ...
Execute         set_default_model case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 
Execute         apply_spec_resource_limit case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 
INFO-FLOW: Configuring Module : case_3_Pipeline_L_n3_1_L_n3_2 ...
Execute         set_default_model case_3_Pipeline_L_n3_1_L_n3_2 
Execute         apply_spec_resource_limit case_3_Pipeline_L_n3_1_L_n3_2 
INFO-FLOW: Configuring Module : case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 ...
Execute         set_default_model case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 
Execute         apply_spec_resource_limit case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 
INFO-FLOW: Configuring Module : case_3_Pipeline_L_n5_1_L_n5_2 ...
Execute         set_default_model case_3_Pipeline_L_n5_1_L_n5_2 
Execute         apply_spec_resource_limit case_3_Pipeline_L_n5_1_L_n5_2 
INFO-FLOW: Configuring Module : case_3_Pipeline_L_m1_1_L_m1_2 ...
Execute         set_default_model case_3_Pipeline_L_m1_1_L_m1_2 
Execute         apply_spec_resource_limit case_3_Pipeline_L_m1_1_L_m1_2 
INFO-FLOW: Configuring Module : case_3_Pipeline_L_s1_1 ...
Execute         set_default_model case_3_Pipeline_L_s1_1 
Execute         apply_spec_resource_limit case_3_Pipeline_L_s1_1 
INFO-FLOW: Configuring Module : case_3_Pipeline_L_s2_1 ...
Execute         set_default_model case_3_Pipeline_L_s2_1 
Execute         apply_spec_resource_limit case_3_Pipeline_L_s2_1 
INFO-FLOW: Configuring Module : case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 ...
Execute         set_default_model case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 
Execute         apply_spec_resource_limit case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 
INFO-FLOW: Configuring Module : case_3_Pipeline_L_n9_1_L_n9_2 ...
Execute         set_default_model case_3_Pipeline_L_n9_1_L_n9_2 
Execute         apply_spec_resource_limit case_3_Pipeline_L_n9_1_L_n9_2 
INFO-FLOW: Configuring Module : case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 ...
Execute         set_default_model case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 
Execute         apply_spec_resource_limit case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 
INFO-FLOW: Configuring Module : case_3_Pipeline_L_n11_1_L_n11_2 ...
Execute         set_default_model case_3_Pipeline_L_n11_1_L_n11_2 
Execute         apply_spec_resource_limit case_3_Pipeline_L_n11_1_L_n11_2 
INFO-FLOW: Configuring Module : case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 ...
Execute         set_default_model case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 
Execute         apply_spec_resource_limit case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 
INFO-FLOW: Configuring Module : case_3 ...
Execute         set_default_model case_3 
Execute         apply_spec_resource_limit case_3 
INFO-FLOW: Model list for preprocess: case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 case_3_Pipeline_L_n3_1_L_n3_2 case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 case_3_Pipeline_L_n5_1_L_n5_2 case_3_Pipeline_L_m1_1_L_m1_2 case_3_Pipeline_L_s1_1 case_3_Pipeline_L_s2_1 case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 case_3_Pipeline_L_n9_1_L_n9_2 case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 case_3_Pipeline_L_n11_1_L_n11_2 case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 case_3
INFO-FLOW: Preprocessing Module: case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 ...
Execute         set_default_model case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 
Execute         cdfg_preprocess -model case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 
Execute         rtl_gen_preprocess case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 
INFO-FLOW: Preprocessing Module: case_3_Pipeline_L_n3_1_L_n3_2 ...
Execute         set_default_model case_3_Pipeline_L_n3_1_L_n3_2 
Execute         cdfg_preprocess -model case_3_Pipeline_L_n3_1_L_n3_2 
Execute         rtl_gen_preprocess case_3_Pipeline_L_n3_1_L_n3_2 
INFO-FLOW: Preprocessing Module: case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 ...
Execute         set_default_model case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 
Execute         cdfg_preprocess -model case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 
Execute         rtl_gen_preprocess case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 
INFO-FLOW: Preprocessing Module: case_3_Pipeline_L_n5_1_L_n5_2 ...
Execute         set_default_model case_3_Pipeline_L_n5_1_L_n5_2 
Execute         cdfg_preprocess -model case_3_Pipeline_L_n5_1_L_n5_2 
Execute         rtl_gen_preprocess case_3_Pipeline_L_n5_1_L_n5_2 
INFO-FLOW: Preprocessing Module: case_3_Pipeline_L_m1_1_L_m1_2 ...
Execute         set_default_model case_3_Pipeline_L_m1_1_L_m1_2 
Execute         cdfg_preprocess -model case_3_Pipeline_L_m1_1_L_m1_2 
Execute         rtl_gen_preprocess case_3_Pipeline_L_m1_1_L_m1_2 
INFO-FLOW: Preprocessing Module: case_3_Pipeline_L_s1_1 ...
Execute         set_default_model case_3_Pipeline_L_s1_1 
Execute         cdfg_preprocess -model case_3_Pipeline_L_s1_1 
Execute         rtl_gen_preprocess case_3_Pipeline_L_s1_1 
INFO-FLOW: Preprocessing Module: case_3_Pipeline_L_s2_1 ...
Execute         set_default_model case_3_Pipeline_L_s2_1 
Execute         cdfg_preprocess -model case_3_Pipeline_L_s2_1 
Execute         rtl_gen_preprocess case_3_Pipeline_L_s2_1 
INFO-FLOW: Preprocessing Module: case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 ...
Execute         set_default_model case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 
Execute         cdfg_preprocess -model case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 
Execute         rtl_gen_preprocess case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 
INFO-FLOW: Preprocessing Module: case_3_Pipeline_L_n9_1_L_n9_2 ...
Execute         set_default_model case_3_Pipeline_L_n9_1_L_n9_2 
Execute         cdfg_preprocess -model case_3_Pipeline_L_n9_1_L_n9_2 
Execute         rtl_gen_preprocess case_3_Pipeline_L_n9_1_L_n9_2 
INFO-FLOW: Preprocessing Module: case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 ...
Execute         set_default_model case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 
Execute         cdfg_preprocess -model case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 
Execute         rtl_gen_preprocess case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 
INFO-FLOW: Preprocessing Module: case_3_Pipeline_L_n11_1_L_n11_2 ...
Execute         set_default_model case_3_Pipeline_L_n11_1_L_n11_2 
Execute         cdfg_preprocess -model case_3_Pipeline_L_n11_1_L_n11_2 
Execute         rtl_gen_preprocess case_3_Pipeline_L_n11_1_L_n11_2 
INFO-FLOW: Preprocessing Module: case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 ...
Execute         set_default_model case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 
Execute         cdfg_preprocess -model case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 
Execute         rtl_gen_preprocess case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 
INFO-FLOW: Preprocessing Module: case_3 ...
Execute         set_default_model case_3 
Execute         cdfg_preprocess -model case_3 
Execute         rtl_gen_preprocess case_3 
INFO-FLOW: Model list for synthesis: case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 case_3_Pipeline_L_n3_1_L_n3_2 case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 case_3_Pipeline_L_n5_1_L_n5_2 case_3_Pipeline_L_m1_1_L_m1_2 case_3_Pipeline_L_s1_1 case_3_Pipeline_L_s2_1 case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 case_3_Pipeline_L_n9_1_L_n9_2 case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 case_3_Pipeline_L_n11_1_L_n11_2 case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 case_3
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 
Execute         schedule -model case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_n2_1_L_n2_2_L_n2_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L_n2_1_L_n2_2_L_n2_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 393.980 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3.sched.adb -f 
INFO-FLOW: Finish scheduling case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3.
Execute         set_default_model case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 
Execute         bind -model case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 393.980 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3.bind.adb -f 
INFO-FLOW: Finish binding case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_3_Pipeline_L_n3_1_L_n3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model case_3_Pipeline_L_n3_1_L_n3_2 
Execute         schedule -model case_3_Pipeline_L_n3_1_L_n3_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_n3_1_L_n3_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'L_n3_1_L_n3_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 394.012 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n3_1_L_n3_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n3_1_L_n3_2.sched.adb -f 
INFO-FLOW: Finish scheduling case_3_Pipeline_L_n3_1_L_n3_2.
Execute         set_default_model case_3_Pipeline_L_n3_1_L_n3_2 
Execute         bind -model case_3_Pipeline_L_n3_1_L_n3_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 394.012 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n3_1_L_n3_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n3_1_L_n3_2.bind.adb -f 
INFO-FLOW: Finish binding case_3_Pipeline_L_n3_1_L_n3_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 
Execute         schedule -model case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_n4_1_L_n4_2_L_n4_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L_n4_1_L_n4_2_L_n4_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 394.305 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3.sched.adb -f 
INFO-FLOW: Finish scheduling case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3.
Execute         set_default_model case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 
Execute         bind -model case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 394.305 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3.bind.adb -f 
INFO-FLOW: Finish binding case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_3_Pipeline_L_n5_1_L_n5_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model case_3_Pipeline_L_n5_1_L_n5_2 
Execute         schedule -model case_3_Pipeline_L_n5_1_L_n5_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_n5_1_L_n5_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L_n5_1_L_n5_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 394.609 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n5_1_L_n5_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n5_1_L_n5_2.sched.adb -f 
INFO-FLOW: Finish scheduling case_3_Pipeline_L_n5_1_L_n5_2.
Execute         set_default_model case_3_Pipeline_L_n5_1_L_n5_2 
Execute         bind -model case_3_Pipeline_L_n5_1_L_n5_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 394.609 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n5_1_L_n5_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n5_1_L_n5_2.bind.adb -f 
INFO-FLOW: Finish binding case_3_Pipeline_L_n5_1_L_n5_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_3_Pipeline_L_m1_1_L_m1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model case_3_Pipeline_L_m1_1_L_m1_2 
Execute         schedule -model case_3_Pipeline_L_m1_1_L_m1_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_m1_1_L_m1_2'.
WARNING: [HLS 200-885] The II Violation in module 'case_3_Pipeline_L_m1_1_L_m1_2' (loop 'L_m1_1_L_m1_2'): Unable to schedule 'load' operation 8 bit ('in_data_0_load_1', case_3.cc:153) on array 'in_data_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_data_0'.
WARNING: [HLS 200-885] The II Violation in module 'case_3_Pipeline_L_m1_1_L_m1_2' (loop 'L_m1_1_L_m1_2'): Unable to schedule 'load' operation 8 bit ('in_data_0_load_3', case_3.cc:153) on array 'in_data_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_data_0'.
WARNING: [HLS 200-885] The II Violation in module 'case_3_Pipeline_L_m1_1_L_m1_2' (loop 'L_m1_1_L_m1_2'): Unable to schedule 'load' operation 8 bit ('in_data_0_load_5', case_3.cc:153) on array 'in_data_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_data_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 7, loop 'L_m1_1_L_m1_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 396.520 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_m1_1_L_m1_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_m1_1_L_m1_2.sched.adb -f 
INFO-FLOW: Finish scheduling case_3_Pipeline_L_m1_1_L_m1_2.
Execute         set_default_model case_3_Pipeline_L_m1_1_L_m1_2 
Execute         bind -model case_3_Pipeline_L_m1_1_L_m1_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 396.520 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_m1_1_L_m1_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_m1_1_L_m1_2.bind.adb -f 
INFO-FLOW: Finish binding case_3_Pipeline_L_m1_1_L_m1_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_3_Pipeline_L_s1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model case_3_Pipeline_L_s1_1 
Execute         schedule -model case_3_Pipeline_L_s1_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_s1_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L_s1_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 396.520 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_s1_1.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_s1_1.sched.adb -f 
INFO-FLOW: Finish scheduling case_3_Pipeline_L_s1_1.
Execute         set_default_model case_3_Pipeline_L_s1_1 
Execute         bind -model case_3_Pipeline_L_s1_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 396.520 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_s1_1.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_s1_1.bind.adb -f 
INFO-FLOW: Finish binding case_3_Pipeline_L_s1_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_3_Pipeline_L_s2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model case_3_Pipeline_L_s2_1 
Execute         schedule -model case_3_Pipeline_L_s2_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_s2_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L_s2_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 396.520 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_s2_1.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_s2_1.sched.adb -f 
INFO-FLOW: Finish scheduling case_3_Pipeline_L_s2_1.
Execute         set_default_model case_3_Pipeline_L_s2_1 
Execute         bind -model case_3_Pipeline_L_s2_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 396.520 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_s2_1.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_s2_1.bind.adb -f 
INFO-FLOW: Finish binding case_3_Pipeline_L_s2_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 
Execute         schedule -model case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln214_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L_n8_1_L_n8_2_L_n8_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'L_n8_1_L_n8_2_L_n8_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 397.285 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3.sched.adb -f 
INFO-FLOW: Finish scheduling case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3.
Execute         set_default_model case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 
Execute         bind -model case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 397.285 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3.bind.adb -f 
INFO-FLOW: Finish binding case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_3_Pipeline_L_n9_1_L_n9_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model case_3_Pipeline_L_n9_1_L_n9_2 
Execute         schedule -model case_3_Pipeline_L_n9_1_L_n9_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_n9_1_L_n9_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L_n9_1_L_n9_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 397.590 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n9_1_L_n9_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n9_1_L_n9_2.sched.adb -f 
INFO-FLOW: Finish scheduling case_3_Pipeline_L_n9_1_L_n9_2.
Execute         set_default_model case_3_Pipeline_L_n9_1_L_n9_2 
Execute         bind -model case_3_Pipeline_L_n9_1_L_n9_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 397.590 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n9_1_L_n9_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n9_1_L_n9_2.bind.adb -f 
INFO-FLOW: Finish binding case_3_Pipeline_L_n9_1_L_n9_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 
Execute         schedule -model case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_n10_1_L_n10_2_L_n10_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'L_n10_1_L_n10_2_L_n10_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 398.117 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3.sched.adb -f 
INFO-FLOW: Finish scheduling case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3.
Execute         set_default_model case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 
Execute         bind -model case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 398.117 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3.bind.adb -f 
INFO-FLOW: Finish binding case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_3_Pipeline_L_n11_1_L_n11_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model case_3_Pipeline_L_n11_1_L_n11_2 
Execute         schedule -model case_3_Pipeline_L_n11_1_L_n11_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln238) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'L_n11_1_L_n11_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'L_n11_1_L_n11_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 398.402 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n11_1_L_n11_2.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n11_1_L_n11_2.sched.adb -f 
INFO-FLOW: Finish scheduling case_3_Pipeline_L_n11_1_L_n11_2.
Execute         set_default_model case_3_Pipeline_L_n11_1_L_n11_2 
Execute         bind -model case_3_Pipeline_L_n11_1_L_n11_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 398.402 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n11_1_L_n11_2.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n11_1_L_n11_2.bind.adb -f 
INFO-FLOW: Finish binding case_3_Pipeline_L_n11_1_L_n11_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 
Execute         schedule -model case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_n12_1_L_n12_2_L_n12_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'L_n12_1_L_n12_2_L_n12_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 399.012 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3.sched.adb -f 
INFO-FLOW: Finish scheduling case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3.
Execute         set_default_model case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 
Execute         bind -model case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 399.012 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3.bind.adb -f 
INFO-FLOW: Finish binding case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model case_3 
Execute         schedule -model case_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 399.977 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.sched.adb -f 
INFO-FLOW: Finish scheduling case_3.
Execute         set_default_model case_3 
Execute         bind -model case_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 399.977 MB.
Execute         syn_report -verbosereport -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.bind.adb -f 
INFO-FLOW: Finish binding case_3.
Execute         get_model_list case_3 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 
Execute         rtl_gen_preprocess case_3_Pipeline_L_n3_1_L_n3_2 
Execute         rtl_gen_preprocess case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 
Execute         rtl_gen_preprocess case_3_Pipeline_L_n5_1_L_n5_2 
Execute         rtl_gen_preprocess case_3_Pipeline_L_m1_1_L_m1_2 
Execute         rtl_gen_preprocess case_3_Pipeline_L_s1_1 
Execute         rtl_gen_preprocess case_3_Pipeline_L_s2_1 
Execute         rtl_gen_preprocess case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 
Execute         rtl_gen_preprocess case_3_Pipeline_L_n9_1_L_n9_2 
Execute         rtl_gen_preprocess case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 
Execute         rtl_gen_preprocess case_3_Pipeline_L_n11_1_L_n11_2 
Execute         rtl_gen_preprocess case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 
Execute         rtl_gen_preprocess case_3 
INFO-FLOW: Model list for RTL generation: case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 case_3_Pipeline_L_n3_1_L_n3_2 case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 case_3_Pipeline_L_n5_1_L_n5_2 case_3_Pipeline_L_m1_1_L_m1_2 case_3_Pipeline_L_s1_1 case_3_Pipeline_L_s2_1 case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 case_3_Pipeline_L_n9_1_L_n9_2 case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 case_3_Pipeline_L_n11_1_L_n11_2 case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 case_3
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 -top_prefix case_3_ -sub_prefix case_3_ -mg_file /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3' pipeline 'L_n2_1_L_n2_2_L_n2_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8s_4s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 399.977 MB.
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.rtl_wrap.cfg.tcl 
Execute         gen_rtl case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 -style xilinx -f -lang vhdl -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/vhdl/case_3_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 
Execute         gen_rtl case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 -style xilinx -f -lang vlog -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/verilog/case_3_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 
Execute         syn_report -csynth -model case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 -f -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3.adb 
Execute         db_write -model case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 -bindview -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 -p /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_3_Pipeline_L_n3_1_L_n3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model case_3_Pipeline_L_n3_1_L_n3_2 -top_prefix case_3_ -sub_prefix case_3_ -mg_file /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n3_1_L_n3_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_3_Pipeline_L_n3_1_L_n3_2' pipeline 'L_n3_1_L_n3_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_5s_5s_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_3_Pipeline_L_n3_1_L_n3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 401.285 MB.
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.rtl_wrap.cfg.tcl 
Execute         gen_rtl case_3_Pipeline_L_n3_1_L_n3_2 -style xilinx -f -lang vhdl -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/vhdl/case_3_case_3_Pipeline_L_n3_1_L_n3_2 
Execute         gen_rtl case_3_Pipeline_L_n3_1_L_n3_2 -style xilinx -f -lang vlog -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/verilog/case_3_case_3_Pipeline_L_n3_1_L_n3_2 
Execute         syn_report -csynth -model case_3_Pipeline_L_n3_1_L_n3_2 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_3_Pipeline_L_n3_1_L_n3_2_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model case_3_Pipeline_L_n3_1_L_n3_2 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_3_Pipeline_L_n3_1_L_n3_2_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model case_3_Pipeline_L_n3_1_L_n3_2 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n3_1_L_n3_2.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model case_3_Pipeline_L_n3_1_L_n3_2 -f -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n3_1_L_n3_2.adb 
Execute         db_write -model case_3_Pipeline_L_n3_1_L_n3_2 -bindview -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info case_3_Pipeline_L_n3_1_L_n3_2 -p /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n3_1_L_n3_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 -top_prefix case_3_ -sub_prefix case_3_ -mg_file /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3' pipeline 'L_n4_1_L_n4_2_L_n4_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 403.730 MB.
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.rtl_wrap.cfg.tcl 
Execute         gen_rtl case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 -style xilinx -f -lang vhdl -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/vhdl/case_3_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 
Execute         gen_rtl case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 -style xilinx -f -lang vlog -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/verilog/case_3_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 
Execute         syn_report -csynth -model case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 -f -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3.adb 
Execute         db_write -model case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 -bindview -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 -p /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_3_Pipeline_L_n5_1_L_n5_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model case_3_Pipeline_L_n5_1_L_n5_2 -top_prefix case_3_ -sub_prefix case_3_ -mg_file /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n5_1_L_n5_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_3_Pipeline_L_n5_1_L_n5_2' pipeline 'L_n5_1_L_n5_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_3_Pipeline_L_n5_1_L_n5_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 405.012 MB.
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.rtl_wrap.cfg.tcl 
Execute         gen_rtl case_3_Pipeline_L_n5_1_L_n5_2 -style xilinx -f -lang vhdl -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/vhdl/case_3_case_3_Pipeline_L_n5_1_L_n5_2 
Execute         gen_rtl case_3_Pipeline_L_n5_1_L_n5_2 -style xilinx -f -lang vlog -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/verilog/case_3_case_3_Pipeline_L_n5_1_L_n5_2 
Execute         syn_report -csynth -model case_3_Pipeline_L_n5_1_L_n5_2 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_3_Pipeline_L_n5_1_L_n5_2_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model case_3_Pipeline_L_n5_1_L_n5_2 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_3_Pipeline_L_n5_1_L_n5_2_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model case_3_Pipeline_L_n5_1_L_n5_2 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n5_1_L_n5_2.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model case_3_Pipeline_L_n5_1_L_n5_2 -f -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n5_1_L_n5_2.adb 
Execute         db_write -model case_3_Pipeline_L_n5_1_L_n5_2 -bindview -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info case_3_Pipeline_L_n5_1_L_n5_2 -p /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n5_1_L_n5_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_3_Pipeline_L_m1_1_L_m1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model case_3_Pipeline_L_m1_1_L_m1_2 -top_prefix case_3_ -sub_prefix case_3_ -mg_file /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_m1_1_L_m1_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_3_Pipeline_L_m1_1_L_m1_2' pipeline 'L_m1_1_L_m1_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_11_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_3_Pipeline_L_m1_1_L_m1_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 406.629 MB.
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.rtl_wrap.cfg.tcl 
Execute         gen_rtl case_3_Pipeline_L_m1_1_L_m1_2 -style xilinx -f -lang vhdl -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/vhdl/case_3_case_3_Pipeline_L_m1_1_L_m1_2 
Execute         gen_rtl case_3_Pipeline_L_m1_1_L_m1_2 -style xilinx -f -lang vlog -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/verilog/case_3_case_3_Pipeline_L_m1_1_L_m1_2 
Execute         syn_report -csynth -model case_3_Pipeline_L_m1_1_L_m1_2 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_3_Pipeline_L_m1_1_L_m1_2_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model case_3_Pipeline_L_m1_1_L_m1_2 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_3_Pipeline_L_m1_1_L_m1_2_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model case_3_Pipeline_L_m1_1_L_m1_2 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_m1_1_L_m1_2.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model case_3_Pipeline_L_m1_1_L_m1_2 -f -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_m1_1_L_m1_2.adb 
Execute         db_write -model case_3_Pipeline_L_m1_1_L_m1_2 -bindview -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info case_3_Pipeline_L_m1_1_L_m1_2 -p /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_m1_1_L_m1_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_3_Pipeline_L_s1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model case_3_Pipeline_L_s1_1 -top_prefix case_3_ -sub_prefix case_3_ -mg_file /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_s1_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_3_Pipeline_L_s1_1' pipeline 'L_s1_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_3_Pipeline_L_s1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 411.246 MB.
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.rtl_wrap.cfg.tcl 
Execute         gen_rtl case_3_Pipeline_L_s1_1 -style xilinx -f -lang vhdl -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/vhdl/case_3_case_3_Pipeline_L_s1_1 
Execute         gen_rtl case_3_Pipeline_L_s1_1 -style xilinx -f -lang vlog -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/verilog/case_3_case_3_Pipeline_L_s1_1 
Execute         syn_report -csynth -model case_3_Pipeline_L_s1_1 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_3_Pipeline_L_s1_1_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model case_3_Pipeline_L_s1_1 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_3_Pipeline_L_s1_1_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model case_3_Pipeline_L_s1_1 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_s1_1.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model case_3_Pipeline_L_s1_1 -f -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_s1_1.adb 
Execute         db_write -model case_3_Pipeline_L_s1_1 -bindview -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info case_3_Pipeline_L_s1_1 -p /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_s1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_3_Pipeline_L_s2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model case_3_Pipeline_L_s2_1 -top_prefix case_3_ -sub_prefix case_3_ -mg_file /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_s2_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_3_Pipeline_L_s2_1' pipeline 'L_s2_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7s_4s_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_3_Pipeline_L_s2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 411.246 MB.
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.rtl_wrap.cfg.tcl 
Execute         gen_rtl case_3_Pipeline_L_s2_1 -style xilinx -f -lang vhdl -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/vhdl/case_3_case_3_Pipeline_L_s2_1 
Execute         gen_rtl case_3_Pipeline_L_s2_1 -style xilinx -f -lang vlog -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/verilog/case_3_case_3_Pipeline_L_s2_1 
Execute         syn_report -csynth -model case_3_Pipeline_L_s2_1 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_3_Pipeline_L_s2_1_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model case_3_Pipeline_L_s2_1 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_3_Pipeline_L_s2_1_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model case_3_Pipeline_L_s2_1 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_s2_1.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model case_3_Pipeline_L_s2_1 -f -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_s2_1.adb 
Execute         db_write -model case_3_Pipeline_L_s2_1 -bindview -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info case_3_Pipeline_L_s2_1 -p /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_s2_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 -top_prefix case_3_ -sub_prefix case_3_ -mg_file /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3' pipeline 'L_n8_1_L_n8_2_L_n8_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6s_4s_13s_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_5s_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_4s_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_8s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 411.984 MB.
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.rtl_wrap.cfg.tcl 
Execute         gen_rtl case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 -style xilinx -f -lang vhdl -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/vhdl/case_3_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 
Execute         gen_rtl case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 -style xilinx -f -lang vlog -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/verilog/case_3_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 
Execute         syn_report -csynth -model case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 -f -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3.adb 
Execute         db_write -model case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 -bindview -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 -p /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_3_Pipeline_L_n9_1_L_n9_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model case_3_Pipeline_L_n9_1_L_n9_2 -top_prefix case_3_ -sub_prefix case_3_ -mg_file /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n9_1_L_n9_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_3_Pipeline_L_n9_1_L_n9_2' pipeline 'L_n9_1_L_n9_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8s_4s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_3_Pipeline_L_n9_1_L_n9_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 414.441 MB.
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.rtl_wrap.cfg.tcl 
Execute         gen_rtl case_3_Pipeline_L_n9_1_L_n9_2 -style xilinx -f -lang vhdl -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/vhdl/case_3_case_3_Pipeline_L_n9_1_L_n9_2 
Execute         gen_rtl case_3_Pipeline_L_n9_1_L_n9_2 -style xilinx -f -lang vlog -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/verilog/case_3_case_3_Pipeline_L_n9_1_L_n9_2 
Execute         syn_report -csynth -model case_3_Pipeline_L_n9_1_L_n9_2 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_3_Pipeline_L_n9_1_L_n9_2_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model case_3_Pipeline_L_n9_1_L_n9_2 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_3_Pipeline_L_n9_1_L_n9_2_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model case_3_Pipeline_L_n9_1_L_n9_2 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n9_1_L_n9_2.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model case_3_Pipeline_L_n9_1_L_n9_2 -f -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n9_1_L_n9_2.adb 
Execute         db_write -model case_3_Pipeline_L_n9_1_L_n9_2 -bindview -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info case_3_Pipeline_L_n9_1_L_n9_2 -p /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n9_1_L_n9_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 -top_prefix case_3_ -sub_prefix case_3_ -mg_file /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3' pipeline 'L_n10_1_L_n10_2_L_n10_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_15s_8s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 415.426 MB.
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.rtl_wrap.cfg.tcl 
Execute         gen_rtl case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 -style xilinx -f -lang vhdl -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/vhdl/case_3_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 
Execute         gen_rtl case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 -style xilinx -f -lang vlog -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/verilog/case_3_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 
Execute         syn_report -csynth -model case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 -f -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3.adb 
Execute         db_write -model case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 -bindview -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 -p /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_3_Pipeline_L_n11_1_L_n11_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model case_3_Pipeline_L_n11_1_L_n11_2 -top_prefix case_3_ -sub_prefix case_3_ -mg_file /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n11_1_L_n11_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_3_Pipeline_L_n11_1_L_n11_2' pipeline 'L_n11_1_L_n11_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_4s_7s_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_3_Pipeline_L_n11_1_L_n11_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 416.941 MB.
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.rtl_wrap.cfg.tcl 
Execute         gen_rtl case_3_Pipeline_L_n11_1_L_n11_2 -style xilinx -f -lang vhdl -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/vhdl/case_3_case_3_Pipeline_L_n11_1_L_n11_2 
Execute         gen_rtl case_3_Pipeline_L_n11_1_L_n11_2 -style xilinx -f -lang vlog -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/verilog/case_3_case_3_Pipeline_L_n11_1_L_n11_2 
Execute         syn_report -csynth -model case_3_Pipeline_L_n11_1_L_n11_2 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_3_Pipeline_L_n11_1_L_n11_2_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model case_3_Pipeline_L_n11_1_L_n11_2 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_3_Pipeline_L_n11_1_L_n11_2_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model case_3_Pipeline_L_n11_1_L_n11_2 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n11_1_L_n11_2.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model case_3_Pipeline_L_n11_1_L_n11_2 -f -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n11_1_L_n11_2.adb 
Execute         db_write -model case_3_Pipeline_L_n11_1_L_n11_2 -bindview -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info case_3_Pipeline_L_n11_1_L_n11_2 -p /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n11_1_L_n11_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 -top_prefix case_3_ -sub_prefix case_3_ -mg_file /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3' pipeline 'L_n12_1_L_n12_2_L_n12_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8s_7s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 418.121 MB.
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.rtl_wrap.cfg.tcl 
Execute         gen_rtl case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 -style xilinx -f -lang vhdl -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/vhdl/case_3_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 
Execute         gen_rtl case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 -style xilinx -f -lang vlog -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/verilog/case_3_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 
Execute         syn_report -csynth -model case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 -f -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3.adb 
Execute         db_write -model case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 -bindview -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 -p /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model case_3 -top_prefix  -sub_prefix case_3_ -mg_file /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_data_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/in_scalar' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/out_data_0' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'out_data_0' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/out_data_1' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'out_data_1' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/out_data_2' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'out_data_2' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_3/out_data_3' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'out_data_3' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'case_3' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_1_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_1_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_1_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_1_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_1_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_1_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_1_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_1_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_1_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_1_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_1_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_1_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_1_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_1_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_1_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_1_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_1_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_1_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_3_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_3_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_3_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_3_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_3_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_3_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_3_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_3_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_3_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_3_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_3_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_3_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_3_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_3_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_3_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_3_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_3_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_3_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_5_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_5_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_5_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_5_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_5_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_5_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_5_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_5_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_5_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_5_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_5_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_5_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_5_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_5_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_5_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_5_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_5_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_5_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_7_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_7_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_7_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_7_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_7_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_7_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_7_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_7_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_7_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_7_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_7_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_7_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_7_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_7_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_7_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_7_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_7_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_7_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_9_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_9_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_9_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_9_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_9_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_9_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_9_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_9_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_9_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_9_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_9_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_9_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_9_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_9_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_9_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_9_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_9_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_9_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_11_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_11_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_11_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_11_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_11_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_11_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_11_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_11_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_11_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_11_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_11_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_11_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_11_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_11_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_11_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_11_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_11_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_11_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_13_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_13_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_13_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_13_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_13_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_13_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_13_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_13_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_13_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_13_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_13_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_13_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_13_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_13_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_13_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_13_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_13_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_13_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_15_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_15_address0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_15_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_15_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_15_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_15_we0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_15_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_15_d0' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_15_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_15_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_15_address1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_15_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_15_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_15_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_15_we1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_15_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'case_3/in_data_15_d1' to 0.
WARNING: [RTGEN 206-101] Port 'case_3/in_data_15_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_4s_4s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_3s_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_3'.
INFO: [RTMG 210-278] Implementing memory 'case_3_m64_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 421.059 MB.
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.rtl_wrap.cfg.tcl 
Execute         gen_rtl case_3 -istop -style xilinx -f -lang vhdl -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/vhdl/case_3 
Execute         gen_rtl case_3 -istop -style xilinx -f -lang vlog -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/verilog/case_3 
Execute         syn_report -csynth -model case_3 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_3_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model case_3 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/case_3_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model case_3 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model case_3 -f -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.adb 
Execute         db_write -model case_3 -bindview -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info case_3 -p /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3 
Execute         export_constraint_db -f -tool general -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.constraint.tcl 
Execute         syn_report -designview -model case_3 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.design.xml 
Execute         syn_report -csynthDesign -model case_3 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth.rpt -MHOut /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -wcfg -model case_3 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model case_3 -o /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.protoinst 
Execute         sc_get_clocks case_3 
Execute         sc_get_portdomain case_3 
INFO-FLOW: Model list for RTL component generation: case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 case_3_Pipeline_L_n3_1_L_n3_2 case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 case_3_Pipeline_L_n5_1_L_n5_2 case_3_Pipeline_L_m1_1_L_m1_2 case_3_Pipeline_L_s1_1 case_3_Pipeline_L_s2_1 case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 case_3_Pipeline_L_n9_1_L_n9_2 case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 case_3_Pipeline_L_n11_1_L_n11_2 case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 case_3
INFO-FLOW: Handling components in module [case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3] ... 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3.compgen.tcl 
INFO-FLOW: Found component case_3_mul_8s_4s_12_1_1.
INFO-FLOW: Append model case_3_mul_8s_4s_12_1_1
INFO-FLOW: Found component case_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model case_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [case_3_Pipeline_L_n3_1_L_n3_2] ... 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n3_1_L_n3_2.compgen.tcl 
INFO-FLOW: Found component case_3_mul_5s_5s_5_1_1.
INFO-FLOW: Append model case_3_mul_5s_5s_5_1_1
INFO-FLOW: Found component case_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model case_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3] ... 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3.compgen.tcl 
INFO-FLOW: Found component case_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model case_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [case_3_Pipeline_L_n5_1_L_n5_2] ... 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n5_1_L_n5_2.compgen.tcl 
INFO-FLOW: Found component case_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model case_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [case_3_Pipeline_L_m1_1_L_m1_2] ... 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_m1_1_L_m1_2.compgen.tcl 
INFO-FLOW: Found component case_3_mul_8s_8s_11_1_1.
INFO-FLOW: Append model case_3_mul_8s_8s_11_1_1
INFO-FLOW: Found component case_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model case_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [case_3_Pipeline_L_s1_1] ... 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_s1_1.compgen.tcl 
INFO-FLOW: Found component case_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model case_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [case_3_Pipeline_L_s2_1] ... 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_s2_1.compgen.tcl 
INFO-FLOW: Found component case_3_mul_7s_4s_7_1_1.
INFO-FLOW: Append model case_3_mul_7s_4s_7_1_1
INFO-FLOW: Found component case_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model case_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3] ... 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3.compgen.tcl 
INFO-FLOW: Found component case_3_mul_7s_4s_11_1_1.
INFO-FLOW: Append model case_3_mul_7s_4s_11_1_1
INFO-FLOW: Found component case_3_mul_9s_8s_13_1_1.
INFO-FLOW: Append model case_3_mul_9s_8s_13_1_1
INFO-FLOW: Found component case_3_mac_muladd_6s_4s_13s_14_4_1.
INFO-FLOW: Append model case_3_mac_muladd_6s_4s_13s_14_4_1
INFO-FLOW: Found component case_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model case_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [case_3_Pipeline_L_n9_1_L_n9_2] ... 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n9_1_L_n9_2.compgen.tcl 
INFO-FLOW: Found component case_3_mul_8s_4s_10_1_1.
INFO-FLOW: Append model case_3_mul_8s_4s_10_1_1
INFO-FLOW: Found component case_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model case_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3] ... 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3.compgen.tcl 
INFO-FLOW: Found component case_3_mul_15s_8s_15_1_1.
INFO-FLOW: Append model case_3_mul_15s_8s_15_1_1
INFO-FLOW: Found component case_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model case_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [case_3_Pipeline_L_n11_1_L_n11_2] ... 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n11_1_L_n11_2.compgen.tcl 
INFO-FLOW: Found component case_3_mac_muladd_8s_4s_7s_12_4_1.
INFO-FLOW: Append model case_3_mac_muladd_8s_4s_7s_12_4_1
INFO-FLOW: Found component case_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model case_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3] ... 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3.compgen.tcl 
INFO-FLOW: Found component case_3_mul_8s_7s_9_1_1.
INFO-FLOW: Append model case_3_mul_8s_7s_9_1_1
INFO-FLOW: Found component case_3_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model case_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [case_3] ... 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.compgen.tcl 
INFO-FLOW: Found component case_3_mul_4s_4s_8_1_1.
INFO-FLOW: Append model case_3_mul_4s_4s_8_1_1
INFO-FLOW: Found component case_3_mul_5s_3s_5_1_1.
INFO-FLOW: Append model case_3_mul_5s_3s_5_1_1
INFO-FLOW: Found component case_3_m64_RAM_AUTO_1R1W.
INFO-FLOW: Append model case_3_m64_RAM_AUTO_1R1W
INFO-FLOW: Append model case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3
INFO-FLOW: Append model case_3_Pipeline_L_n3_1_L_n3_2
INFO-FLOW: Append model case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3
INFO-FLOW: Append model case_3_Pipeline_L_n5_1_L_n5_2
INFO-FLOW: Append model case_3_Pipeline_L_m1_1_L_m1_2
INFO-FLOW: Append model case_3_Pipeline_L_s1_1
INFO-FLOW: Append model case_3_Pipeline_L_s2_1
INFO-FLOW: Append model case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3
INFO-FLOW: Append model case_3_Pipeline_L_n9_1_L_n9_2
INFO-FLOW: Append model case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3
INFO-FLOW: Append model case_3_Pipeline_L_n11_1_L_n11_2
INFO-FLOW: Append model case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3
INFO-FLOW: Append model case_3
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: case_3_mul_8s_4s_12_1_1 case_3_flow_control_loop_pipe_sequential_init case_3_mul_5s_5s_5_1_1 case_3_flow_control_loop_pipe_sequential_init case_3_flow_control_loop_pipe_sequential_init case_3_flow_control_loop_pipe_sequential_init case_3_mul_8s_8s_11_1_1 case_3_flow_control_loop_pipe_sequential_init case_3_flow_control_loop_pipe_sequential_init case_3_mul_7s_4s_7_1_1 case_3_flow_control_loop_pipe_sequential_init case_3_mul_7s_4s_11_1_1 case_3_mul_9s_8s_13_1_1 case_3_mac_muladd_6s_4s_13s_14_4_1 case_3_flow_control_loop_pipe_sequential_init case_3_mul_8s_4s_10_1_1 case_3_flow_control_loop_pipe_sequential_init case_3_mul_15s_8s_15_1_1 case_3_flow_control_loop_pipe_sequential_init case_3_mac_muladd_8s_4s_7s_12_4_1 case_3_flow_control_loop_pipe_sequential_init case_3_mul_8s_7s_9_1_1 case_3_flow_control_loop_pipe_sequential_init case_3_mul_4s_4s_8_1_1 case_3_mul_5s_3s_5_1_1 case_3_m64_RAM_AUTO_1R1W case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 case_3_Pipeline_L_n3_1_L_n3_2 case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 case_3_Pipeline_L_n5_1_L_n5_2 case_3_Pipeline_L_m1_1_L_m1_2 case_3_Pipeline_L_s1_1 case_3_Pipeline_L_s2_1 case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 case_3_Pipeline_L_n9_1_L_n9_2 case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 case_3_Pipeline_L_n11_1_L_n11_2 case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 case_3
INFO-FLOW: Generating /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model case_3_mul_8s_4s_12_1_1
INFO-FLOW: To file: write model case_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model case_3_mul_5s_5s_5_1_1
INFO-FLOW: To file: write model case_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model case_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model case_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model case_3_mul_8s_8s_11_1_1
INFO-FLOW: To file: write model case_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model case_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model case_3_mul_7s_4s_7_1_1
INFO-FLOW: To file: write model case_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model case_3_mul_7s_4s_11_1_1
INFO-FLOW: To file: write model case_3_mul_9s_8s_13_1_1
INFO-FLOW: To file: write model case_3_mac_muladd_6s_4s_13s_14_4_1
INFO-FLOW: To file: write model case_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model case_3_mul_8s_4s_10_1_1
INFO-FLOW: To file: write model case_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model case_3_mul_15s_8s_15_1_1
INFO-FLOW: To file: write model case_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model case_3_mac_muladd_8s_4s_7s_12_4_1
INFO-FLOW: To file: write model case_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model case_3_mul_8s_7s_9_1_1
INFO-FLOW: To file: write model case_3_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model case_3_mul_4s_4s_8_1_1
INFO-FLOW: To file: write model case_3_mul_5s_3s_5_1_1
INFO-FLOW: To file: write model case_3_m64_RAM_AUTO_1R1W
INFO-FLOW: To file: write model case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3
INFO-FLOW: To file: write model case_3_Pipeline_L_n3_1_L_n3_2
INFO-FLOW: To file: write model case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3
INFO-FLOW: To file: write model case_3_Pipeline_L_n5_1_L_n5_2
INFO-FLOW: To file: write model case_3_Pipeline_L_m1_1_L_m1_2
INFO-FLOW: To file: write model case_3_Pipeline_L_s1_1
INFO-FLOW: To file: write model case_3_Pipeline_L_s2_1
INFO-FLOW: To file: write model case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3
INFO-FLOW: To file: write model case_3_Pipeline_L_n9_1_L_n9_2
INFO-FLOW: To file: write model case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3
INFO-FLOW: To file: write model case_3_Pipeline_L_n11_1_L_n11_2
INFO-FLOW: To file: write model case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3
INFO-FLOW: To file: write model case_3
INFO-FLOW: Generating /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=12.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/vhdl' dstVlogDir='/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/vlog' tclDir='/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db' modelList='case_3_mul_8s_4s_12_1_1
case_3_flow_control_loop_pipe_sequential_init
case_3_mul_5s_5s_5_1_1
case_3_flow_control_loop_pipe_sequential_init
case_3_flow_control_loop_pipe_sequential_init
case_3_flow_control_loop_pipe_sequential_init
case_3_mul_8s_8s_11_1_1
case_3_flow_control_loop_pipe_sequential_init
case_3_flow_control_loop_pipe_sequential_init
case_3_mul_7s_4s_7_1_1
case_3_flow_control_loop_pipe_sequential_init
case_3_mul_7s_4s_11_1_1
case_3_mul_9s_8s_13_1_1
case_3_mac_muladd_6s_4s_13s_14_4_1
case_3_flow_control_loop_pipe_sequential_init
case_3_mul_8s_4s_10_1_1
case_3_flow_control_loop_pipe_sequential_init
case_3_mul_15s_8s_15_1_1
case_3_flow_control_loop_pipe_sequential_init
case_3_mac_muladd_8s_4s_7s_12_4_1
case_3_flow_control_loop_pipe_sequential_init
case_3_mul_8s_7s_9_1_1
case_3_flow_control_loop_pipe_sequential_init
case_3_mul_4s_4s_8_1_1
case_3_mul_5s_3s_5_1_1
case_3_m64_RAM_AUTO_1R1W
case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3
case_3_Pipeline_L_n3_1_L_n3_2
case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3
case_3_Pipeline_L_n5_1_L_n5_2
case_3_Pipeline_L_m1_1_L_m1_2
case_3_Pipeline_L_s1_1
case_3_Pipeline_L_s2_1
case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3
case_3_Pipeline_L_n9_1_L_n9_2
case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3
case_3_Pipeline_L_n11_1_L_n11_2
case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3
case_3
' expOnly='0'
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3.compgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n3_1_L_n3_2.compgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3.compgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n5_1_L_n5_2.compgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_m1_1_L_m1_2.compgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_s1_1.compgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_s2_1.compgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3.compgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n9_1_L_n9_2.compgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3.compgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n11_1_L_n11_2.compgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3.compgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.37 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 425.949 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='case_3_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='case_3_mul_8s_4s_12_1_1
case_3_flow_control_loop_pipe_sequential_init
case_3_mul_5s_5s_5_1_1
case_3_flow_control_loop_pipe_sequential_init
case_3_flow_control_loop_pipe_sequential_init
case_3_flow_control_loop_pipe_sequential_init
case_3_mul_8s_8s_11_1_1
case_3_flow_control_loop_pipe_sequential_init
case_3_flow_control_loop_pipe_sequential_init
case_3_mul_7s_4s_7_1_1
case_3_flow_control_loop_pipe_sequential_init
case_3_mul_7s_4s_11_1_1
case_3_mul_9s_8s_13_1_1
case_3_mac_muladd_6s_4s_13s_14_4_1
case_3_flow_control_loop_pipe_sequential_init
case_3_mul_8s_4s_10_1_1
case_3_flow_control_loop_pipe_sequential_init
case_3_mul_15s_8s_15_1_1
case_3_flow_control_loop_pipe_sequential_init
case_3_mac_muladd_8s_4s_7s_12_4_1
case_3_flow_control_loop_pipe_sequential_init
case_3_mul_8s_7s_9_1_1
case_3_flow_control_loop_pipe_sequential_init
case_3_mul_4s_4s_8_1_1
case_3_mul_5s_3s_5_1_1
case_3_m64_RAM_AUTO_1R1W
case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3
case_3_Pipeline_L_n3_1_L_n3_2
case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3
case_3_Pipeline_L_n5_1_L_n5_2
case_3_Pipeline_L_m1_1_L_m1_2
case_3_Pipeline_L_s1_1
case_3_Pipeline_L_s2_1
case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3
case_3_Pipeline_L_n9_1_L_n9_2
case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3
case_3_Pipeline_L_n11_1_L_n11_2
case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3
case_3
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/top-io-be.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.tbgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.rtl_wrap.cfg.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.compgen.dataonly.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3.tbgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n3_1_L_n3_2.tbgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3.tbgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n5_1_L_n5_2.tbgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_m1_1_L_m1_2.tbgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_s1_1.tbgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_s2_1.tbgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3.tbgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n9_1_L_n9_2.tbgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3.tbgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n11_1_L_n11_2.tbgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3.tbgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.tbgen.tcl 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.constraint.tcl 
Execute         sc_get_clocks case_3 
Execute         source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST case_3 MODULE2INSTS {case_3 case_3 case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321 case_3_Pipeline_L_n3_1_L_n3_2 grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332 case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363 case_3_Pipeline_L_n5_1_L_n5_2 grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376 case_3_Pipeline_L_m1_1_L_m1_2 grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385 case_3_Pipeline_L_s1_1 grp_case_3_Pipeline_L_s1_1_fu_394 case_3_Pipeline_L_s2_1 grp_case_3_Pipeline_L_s2_1_fu_403 case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412 case_3_Pipeline_L_n9_1_L_n9_2 grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435 case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444 case_3_Pipeline_L_n11_1_L_n11_2 grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453 case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463} INST2MODULE {case_3 case_3 grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321 case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332 case_3_Pipeline_L_n3_1_L_n3_2 grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363 case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376 case_3_Pipeline_L_n5_1_L_n5_2 grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385 case_3_Pipeline_L_m1_1_L_m1_2 grp_case_3_Pipeline_L_s1_1_fu_394 case_3_Pipeline_L_s1_1 grp_case_3_Pipeline_L_s2_1_fu_403 case_3_Pipeline_L_s2_1 grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412 case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435 case_3_Pipeline_L_n9_1_L_n9_2 grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444 case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453 case_3_Pipeline_L_n11_1_L_n11_2 grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463 case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3} INSTDATA {case_3 {DEPTH 1 CHILDREN {grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321 grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332 grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363 grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376 grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385 grp_case_3_Pipeline_L_s1_1_fu_394 grp_case_3_Pipeline_L_s2_1_fu_403 grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412 grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435 grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444 grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453 grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463}} grp_case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3_fu_321 {DEPTH 2 CHILDREN {}} grp_case_3_Pipeline_L_n3_1_L_n3_2_fu_332 {DEPTH 2 CHILDREN {}} grp_case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3_fu_363 {DEPTH 2 CHILDREN {}} grp_case_3_Pipeline_L_n5_1_L_n5_2_fu_376 {DEPTH 2 CHILDREN {}} grp_case_3_Pipeline_L_m1_1_L_m1_2_fu_385 {DEPTH 2 CHILDREN {}} grp_case_3_Pipeline_L_s1_1_fu_394 {DEPTH 2 CHILDREN {}} grp_case_3_Pipeline_L_s2_1_fu_403 {DEPTH 2 CHILDREN {}} grp_case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3_fu_412 {DEPTH 2 CHILDREN {}} grp_case_3_Pipeline_L_n9_1_L_n9_2_fu_435 {DEPTH 2 CHILDREN {}} grp_case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3_fu_444 {DEPTH 2 CHILDREN {}} grp_case_3_Pipeline_L_n11_1_L_n11_2_fu_453 {DEPTH 2 CHILDREN {}} grp_case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3_fu_463 {DEPTH 2 CHILDREN {}}} MODULEDATA {case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln100_fu_152_p2 SOURCE case_3.cc:100 VARIABLE icmp_ln100 LOOP L_n2_1_L_n2_2_L_n2_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_158_p2 SOURCE case_3.cc:100 VARIABLE add_ln100 LOOP L_n2_1_L_n2_2_L_n2_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln101_fu_170_p2 SOURCE case_3.cc:101 VARIABLE icmp_ln101 LOOP L_n2_1_L_n2_2_L_n2_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln22_fu_176_p2 SOURCE case_3.cc:22 VARIABLE xor_ln22 LOOP L_n2_1_L_n2_2_L_n2_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln102_fu_182_p2 SOURCE case_3.cc:102 VARIABLE icmp_ln102 LOOP L_n2_1_L_n2_2_L_n2_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln22_fu_188_p2 SOURCE case_3.cc:22 VARIABLE and_ln22 LOOP L_n2_1_L_n2_2_L_n2_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln22_fu_194_p2 SOURCE case_3.cc:22 VARIABLE or_ln22 LOOP L_n2_1_L_n2_2_L_n2_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln22_fu_200_p3 SOURCE case_3.cc:22 VARIABLE select_ln22 LOOP L_n2_1_L_n2_2_L_n2_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_4s_12_1_1_U1 SOURCE case_3.cc:103 VARIABLE m34 LOOP L_n2_1_L_n2_2_L_n2_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m27_fu_263_p2 SOURCE case_3.cc:104 VARIABLE m27 LOOP L_n2_1_L_n2_2_L_n2_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_fu_213_p2 SOURCE case_3.cc:102 VARIABLE add_ln102 LOOP L_n2_1_L_n2_2_L_n2_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_219_p2 SOURCE case_3.cc:101 VARIABLE add_ln101 LOOP L_n2_1_L_n2_2_L_n2_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln101_fu_225_p3 SOURCE case_3.cc:101 VARIABLE select_ln101 LOOP L_n2_1_L_n2_2_L_n2_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} case_3_Pipeline_L_n3_1_L_n3_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln108_fu_322_p2 SOURCE case_3.cc:108 VARIABLE icmp_ln108 LOOP L_n3_1_L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln108_fu_328_p2 SOURCE case_3.cc:108 VARIABLE add_ln108 LOOP L_n3_1_L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln109_fu_337_p2 SOURCE case_3.cc:109 VARIABLE icmp_ln109 LOOP L_n3_1_L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln22_fu_343_p3 SOURCE case_3.cc:22 VARIABLE select_ln22 LOOP L_n3_1_L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m37_fu_423_p2 SOURCE case_3.cc:110 VARIABLE m37 LOOP L_n3_1_L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m40_fu_436_p2 SOURCE case_3.cc:113 VARIABLE m40 LOOP L_n3_1_L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5s_5s_5_1_1_U8 SOURCE case_3.cc:122 VARIABLE m46 LOOP L_n3_1_L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m47_fu_453_p2 SOURCE case_3.cc:124 VARIABLE m47 LOOP L_n3_1_L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_fu_462_p2 SOURCE case_3.cc:128 VARIABLE add_ln128 LOOP L_n3_1_L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_1_fu_467_p2 SOURCE case_3.cc:128 VARIABLE add_ln128_1 LOOP L_n3_1_L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_2_fu_476_p2 SOURCE case_3.cc:128 VARIABLE add_ln128_2 LOOP L_n3_1_L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_5_fu_405_p2 SOURCE case_3.cc:128 VARIABLE add_ln128_5 LOOP L_n3_1_L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_6_fu_491_p2 SOURCE case_3.cc:128 VARIABLE add_ln128_6 LOOP L_n3_1_L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m27_fu_549_p2 SOURCE case_3.cc:128 VARIABLE m27 LOOP L_n3_1_L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_359_p2 SOURCE case_3.cc:109 VARIABLE add_ln109 LOOP L_n3_1_L_n3_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln131_fu_174_p2 SOURCE case_3.cc:131 VARIABLE icmp_ln131 LOOP L_n4_1_L_n4_2_L_n4_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_fu_180_p2 SOURCE case_3.cc:131 VARIABLE add_ln131 LOOP L_n4_1_L_n4_2_L_n4_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln132_fu_192_p2 SOURCE case_3.cc:132 VARIABLE icmp_ln132 LOOP L_n4_1_L_n4_2_L_n4_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln22_fu_198_p2 SOURCE case_3.cc:22 VARIABLE xor_ln22 LOOP L_n4_1_L_n4_2_L_n4_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln133_fu_204_p2 SOURCE case_3.cc:133 VARIABLE icmp_ln133 LOOP L_n4_1_L_n4_2_L_n4_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln22_fu_210_p2 SOURCE case_3.cc:22 VARIABLE and_ln22 LOOP L_n4_1_L_n4_2_L_n4_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln22_fu_216_p2 SOURCE case_3.cc:22 VARIABLE or_ln22 LOOP L_n4_1_L_n4_2_L_n4_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln22_fu_222_p3 SOURCE case_3.cc:22 VARIABLE select_ln22 LOOP L_n4_1_L_n4_2_L_n4_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m56_fu_274_p2 SOURCE case_3.cc:138 VARIABLE m56 LOOP L_n4_1_L_n4_2_L_n4_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_fu_287_p2 SOURCE case_3.cc:139 VARIABLE add_ln139 LOOP L_n4_1_L_n4_2_L_n4_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln139_1_fu_295_p2 SOURCE case_3.cc:139 VARIABLE add_ln139_1 LOOP L_n4_1_L_n4_2_L_n4_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m27_fu_304_p2 SOURCE case_3.cc:139 VARIABLE m27 LOOP L_n4_1_L_n4_2_L_n4_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_235_p2 SOURCE case_3.cc:133 VARIABLE add_ln133 LOOP L_n4_1_L_n4_2_L_n4_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_fu_241_p2 SOURCE case_3.cc:132 VARIABLE add_ln132 LOOP L_n4_1_L_n4_2_L_n4_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln132_fu_247_p3 SOURCE case_3.cc:132 VARIABLE select_ln132 LOOP L_n4_1_L_n4_2_L_n4_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} case_3_Pipeline_L_n5_1_L_n5_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln143_fu_117_p2 SOURCE case_3.cc:143 VARIABLE icmp_ln143 LOOP L_n5_1_L_n5_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_123_p2 SOURCE case_3.cc:143 VARIABLE add_ln143 LOOP L_n5_1_L_n5_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln144_fu_132_p2 SOURCE case_3.cc:144 VARIABLE icmp_ln144 LOOP L_n5_1_L_n5_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln22_fu_138_p3 SOURCE case_3.cc:22 VARIABLE select_ln22 LOOP L_n5_1_L_n5_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m27_fu_178_p2 SOURCE case_3.cc:148 VARIABLE m27 LOOP L_n5_1_L_n5_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_fu_151_p2 SOURCE case_3.cc:144 VARIABLE add_ln144 LOOP L_n5_1_L_n5_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} case_3_Pipeline_L_m1_1_L_m1_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln151_fu_255_p2 SOURCE case_3.cc:151 VARIABLE icmp_ln151 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_1_fu_261_p2 SOURCE case_3.cc:151 VARIABLE add_ln151_1 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_fu_273_p2 SOURCE case_3.cc:151 VARIABLE add_ln151 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln152_fu_279_p2 SOURCE case_3.cc:152 VARIABLE icmp_ln152 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln151_fu_285_p3 SOURCE case_3.cc:151 VARIABLE select_ln151 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln151_1_fu_293_p3 SOURCE case_3.cc:151 VARIABLE select_ln151_1 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add338_fu_310_p2 SOURCE case_3.cc:153 VARIABLE add338 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add354_fu_394_p2 SOURCE case_3.cc:153 VARIABLE add354 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add370_fu_404_p2 SOURCE case_3.cc:153 VARIABLE add370 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_val143_fu_462_p2 SOURCE case_3.cc:151 VARIABLE xor_val143 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add370_2_fu_479_p2 SOURCE case_3.cc:153 VARIABLE add370_2 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add370_3_fu_551_p2 SOURCE case_3.cc:153 VARIABLE add370_3 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add370_4_fu_561_p2 SOURCE case_3.cc:153 VARIABLE add370_4 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_574_p2 SOURCE case_3.cc:153 VARIABLE add_ln153 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_11_1_1_U40 SOURCE case_3.cc:155 VARIABLE mul_ln155 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_fu_342_p2 SOURCE case_3.cc:156 VARIABLE add_ln156 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_11_1_1_U41 SOURCE case_3.cc:156 VARIABLE mul_ln156 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln157_fu_434_p2 SOURCE case_3.cc:157 VARIABLE add_ln157 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_11_1_1_U42 SOURCE case_3.cc:157 VARIABLE mul_ln157 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln158_fu_444_p2 SOURCE case_3.cc:158 VARIABLE add_ln158 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_11_1_1_U43 SOURCE case_3.cc:158 VARIABLE mul_ln158 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_fu_654_p2 SOURCE case_3.cc:159 VARIABLE add_ln159 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln158_fu_509_p2 SOURCE case_3.cc:158 VARIABLE xor_ln158 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_11_1_1_U44 SOURCE case_3.cc:158 VARIABLE mul_ln158_1 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_3_fu_689_p2 SOURCE case_3.cc:159 VARIABLE add_ln159_3 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln158_1_fu_526_p2 SOURCE case_3.cc:158 VARIABLE add_ln158_1 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_11_1_1_U45 SOURCE case_3.cc:158 VARIABLE mul_ln158_2 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_6_fu_721_p2 SOURCE case_3.cc:159 VARIABLE add_ln159_6 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln158_2_fu_600_p2 SOURCE case_3.cc:158 VARIABLE add_ln158_2 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_11_1_1_U46 SOURCE case_3.cc:158 VARIABLE mul_ln158_3 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_9_fu_753_p2 SOURCE case_3.cc:159 VARIABLE add_ln159_9 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln158_3_fu_610_p2 SOURCE case_3.cc:158 VARIABLE add_ln158_3 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_11_1_1_U47 SOURCE case_3.cc:158 VARIABLE mul_ln158_4 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_12_fu_785_p2 SOURCE case_3.cc:159 VARIABLE add_ln159_12 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_15_fu_817_p2 SOURCE case_3.cc:159 VARIABLE add_ln159_15 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_18_fu_849_p2 SOURCE case_3.cc:159 VARIABLE add_ln159_18 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_21_fu_878_p2 SOURCE case_3.cc:159 VARIABLE add_ln159_21 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_24_fu_904_p2 SOURCE case_3.cc:159 VARIABLE add_ln159_24 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_25_fu_910_p2 SOURCE case_3.cc:159 VARIABLE add_ln159_25 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_27_fu_916_p2 SOURCE case_3.cc:159 VARIABLE add_ln159_27 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_28_fu_922_p2 SOURCE case_3.cc:159 VARIABLE add_ln159_28 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_29_fu_950_p2 SOURCE case_3.cc:159 VARIABLE add_ln159_29 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_fu_365_p2 SOURCE case_3.cc:152 VARIABLE add_ln152 LOOP L_m1_1_L_m1_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} case_3_Pipeline_L_s1_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln163_fu_103_p2 SOURCE case_3.cc:163 VARIABLE icmp_ln163 LOOP L_s1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_fu_109_p2 SOURCE case_3.cc:163 VARIABLE add_ln163 LOOP L_s1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_1_fu_132_p2 SOURCE case_3.cc:165 VARIABLE add_ln165_1 LOOP L_s1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_fu_141_p2 SOURCE case_3.cc:165 VARIABLE add_ln165 LOOP L_s1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m27_2_fu_151_p2 SOURCE case_3.cc:165 VARIABLE m27_2 LOOP L_s1_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} case_3_Pipeline_L_s2_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln183_fu_101_p2 SOURCE case_3.cc:183 VARIABLE icmp_ln183 LOOP L_s2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln183_fu_107_p2 SOURCE case_3.cc:183 VARIABLE add_ln183 LOOP L_s2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7s_4s_7_1_1_U56 SOURCE case_3.cc:184 VARIABLE m81 LOOP L_s2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m27_1_fu_138_p2 SOURCE case_3.cc:188 VARIABLE m27_1 LOOP L_s2_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln192_fu_280_p2 SOURCE case_3.cc:192 VARIABLE icmp_ln192 LOOP L_n8_1_L_n8_2_L_n8_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_fu_286_p2 SOURCE case_3.cc:192 VARIABLE add_ln192 LOOP L_n8_1_L_n8_2_L_n8_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln193_fu_298_p2 SOURCE case_3.cc:193 VARIABLE icmp_ln193 LOOP L_n8_1_L_n8_2_L_n8_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln22_fu_304_p2 SOURCE case_3.cc:22 VARIABLE xor_ln22 LOOP L_n8_1_L_n8_2_L_n8_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln194_fu_310_p2 SOURCE case_3.cc:194 VARIABLE icmp_ln194 LOOP L_n8_1_L_n8_2_L_n8_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln22_fu_316_p2 SOURCE case_3.cc:22 VARIABLE and_ln22 LOOP L_n8_1_L_n8_2_L_n8_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln22_fu_322_p2 SOURCE case_3.cc:22 VARIABLE or_ln22 LOOP L_n8_1_L_n8_2_L_n8_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln22_fu_328_p3 SOURCE case_3.cc:22 VARIABLE select_ln22 LOOP L_n8_1_L_n8_2_L_n8_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5s_5s_5_1_1_U63 SOURCE case_3.cc:197 VARIABLE m90 LOOP L_n8_1_L_n8_2_L_n8_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7s_4s_11_1_1_U62 SOURCE case_3.cc:202 VARIABLE mul_ln202 LOOP L_n8_1_L_n8_2_L_n8_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_13_1_1_U64 SOURCE case_3.cc:205 VARIABLE m96 LOOP L_n8_1_L_n8_2_L_n8_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m101_fu_396_p2 SOURCE case_3.cc:212 VARIABLE m101 LOOP L_n8_1_L_n8_2_L_n8_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_4s_13s_14_4_1_U65 SOURCE case_3.cc:213 VARIABLE m102 LOOP L_n8_1_L_n8_2_L_n8_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_4s_13s_14_4_1_U65 SOURCE case_3.cc:214 VARIABLE sext_ln214_1 LOOP L_n8_1_L_n8_2_L_n8_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_fu_469_p2 SOURCE case_3.cc:214 VARIABLE add_ln214 LOOP L_n8_1_L_n8_2_L_n8_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_4s_13s_14_4_1_U65 SOURCE case_3.cc:214 VARIABLE add_ln214_1 LOOP L_n8_1_L_n8_2_L_n8_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_2_fu_477_p2 SOURCE case_3.cc:214 VARIABLE add_ln214_2 LOOP L_n8_1_L_n8_2_L_n8_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_4_fu_454_p2 SOURCE case_3.cc:214 VARIABLE add_ln214_4 LOOP L_n8_1_L_n8_2_L_n8_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_5_fu_460_p2 SOURCE case_3.cc:214 VARIABLE add_ln214_5 LOOP L_n8_1_L_n8_2_L_n8_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_6_fu_497_p2 SOURCE case_3.cc:214 VARIABLE add_ln214_6 LOOP L_n8_1_L_n8_2_L_n8_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln214_7_fu_507_p2 SOURCE case_3.cc:214 VARIABLE add_ln214_7 LOOP L_n8_1_L_n8_2_L_n8_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m27_6_fu_529_p2 SOURCE case_3.cc:214 VARIABLE m27_6 LOOP L_n8_1_L_n8_2_L_n8_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_fu_341_p2 SOURCE case_3.cc:194 VARIABLE add_ln194 LOOP L_n8_1_L_n8_2_L_n8_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_fu_347_p2 SOURCE case_3.cc:193 VARIABLE add_ln193 LOOP L_n8_1_L_n8_2_L_n8_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln193_fu_353_p3 SOURCE case_3.cc:193 VARIABLE select_ln193 LOOP L_n8_1_L_n8_2_L_n8_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 1 BRAM 0 URAM 0}} case_3_Pipeline_L_n9_1_L_n9_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln218_fu_116_p2 SOURCE case_3.cc:218 VARIABLE icmp_ln218 LOOP L_n9_1_L_n9_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln218_fu_122_p2 SOURCE case_3.cc:218 VARIABLE add_ln218 LOOP L_n9_1_L_n9_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln219_fu_131_p2 SOURCE case_3.cc:219 VARIABLE icmp_ln219 LOOP L_n9_1_L_n9_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln22_fu_137_p3 SOURCE case_3.cc:22 VARIABLE select_ln22 LOOP L_n9_1_L_n9_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_4s_10_1_1_U84 SOURCE case_3.cc:220 VARIABLE m105 LOOP L_n9_1_L_n9_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m27_4_fu_181_p2 SOURCE case_3.cc:222 VARIABLE m27_4 LOOP L_n9_1_L_n9_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln219_fu_150_p2 SOURCE case_3.cc:219 VARIABLE add_ln219 LOOP L_n9_1_L_n9_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln225_fu_154_p2 SOURCE case_3.cc:225 VARIABLE icmp_ln225 LOOP L_n10_1_L_n10_2_L_n10_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln225_fu_160_p2 SOURCE case_3.cc:225 VARIABLE add_ln225 LOOP L_n10_1_L_n10_2_L_n10_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln226_fu_169_p2 SOURCE case_3.cc:226 VARIABLE icmp_ln226 LOOP L_n10_1_L_n10_2_L_n10_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln22_fu_205_p3 SOURCE case_3.cc:22 VARIABLE select_ln22 LOOP L_n10_1_L_n10_2_L_n10_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln22_fu_212_p2 SOURCE case_3.cc:22 VARIABLE xor_ln22 LOOP L_n10_1_L_n10_2_L_n10_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln227_fu_217_p2 SOURCE case_3.cc:227 VARIABLE icmp_ln227 LOOP L_n10_1_L_n10_2_L_n10_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln22_fu_223_p2 SOURCE case_3.cc:22 VARIABLE and_ln22 LOOP L_n10_1_L_n10_2_L_n10_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln226_fu_229_p2 SOURCE case_3.cc:226 VARIABLE add_ln226 LOOP L_n10_1_L_n10_2_L_n10_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln22_fu_235_p2 SOURCE case_3.cc:22 VARIABLE or_ln22 LOOP L_n10_1_L_n10_2_L_n10_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln22_1_fu_240_p3 SOURCE case_3.cc:22 VARIABLE select_ln22_1 LOOP L_n10_1_L_n10_2_L_n10_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln226_fu_248_p3 SOURCE case_3.cc:226 VARIABLE select_ln226 LOOP L_n10_1_L_n10_2_L_n10_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln228_fu_272_p2 SOURCE case_3.cc:228 VARIABLE add_ln228 LOOP L_n10_1_L_n10_2_L_n10_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15s_8s_15_1_1_U90 SOURCE case_3.cc:228 VARIABLE m110 LOOP L_n10_1_L_n10_2_L_n10_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln227_fu_283_p2 SOURCE case_3.cc:227 VARIABLE add_ln227 LOOP L_n10_1_L_n10_2_L_n10_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln226_1_fu_175_p2 SOURCE case_3.cc:226 VARIABLE add_ln226_1 LOOP L_n10_1_L_n10_2_L_n10_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln226_1_fu_181_p3 SOURCE case_3.cc:226 VARIABLE select_ln226_1 LOOP L_n10_1_L_n10_2_L_n10_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 1 BRAM 0 URAM 0}} case_3_Pipeline_L_n11_1_L_n11_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln234_fu_130_p2 SOURCE case_3.cc:234 VARIABLE icmp_ln234 LOOP L_n11_1_L_n11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln234_fu_136_p2 SOURCE case_3.cc:234 VARIABLE add_ln234 LOOP L_n11_1_L_n11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln235_fu_145_p2 SOURCE case_3.cc:235 VARIABLE icmp_ln235 LOOP L_n11_1_L_n11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln22_fu_151_p3 SOURCE case_3.cc:22 VARIABLE select_ln22 LOOP L_n11_1_L_n11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_4s_7s_12_4_1_U97 SOURCE case_3.cc:237 VARIABLE m115 LOOP L_n11_1_L_n11_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_4s_7s_12_4_1_U97 SOURCE case_3.cc:238 VARIABLE add_ln238 LOOP L_n11_1_L_n11_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m27_10_fu_190_p2 SOURCE case_3.cc:238 VARIABLE m27_10 LOOP L_n11_1_L_n11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_164_p2 SOURCE case_3.cc:235 VARIABLE add_ln235 LOOP L_n11_1_L_n11_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln241_fu_218_p2 SOURCE case_3.cc:241 VARIABLE icmp_ln241 LOOP L_n12_1_L_n12_2_L_n12_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_fu_224_p2 SOURCE case_3.cc:241 VARIABLE add_ln241 LOOP L_n12_1_L_n12_2_L_n12_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln242_fu_236_p2 SOURCE case_3.cc:242 VARIABLE icmp_ln242 LOOP L_n12_1_L_n12_2_L_n12_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln22_fu_242_p2 SOURCE case_3.cc:22 VARIABLE xor_ln22 LOOP L_n12_1_L_n12_2_L_n12_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln243_fu_248_p2 SOURCE case_3.cc:243 VARIABLE icmp_ln243 LOOP L_n12_1_L_n12_2_L_n12_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln22_fu_254_p2 SOURCE case_3.cc:22 VARIABLE and_ln22 LOOP L_n12_1_L_n12_2_L_n12_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln22_fu_260_p2 SOURCE case_3.cc:22 VARIABLE or_ln22 LOOP L_n12_1_L_n12_2_L_n12_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln22_fu_266_p3 SOURCE case_3.cc:22 VARIABLE select_ln22 LOOP L_n12_1_L_n12_2_L_n12_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_7s_9_1_1_U104 SOURCE case_3.cc:247 VARIABLE m122 LOOP L_n12_1_L_n12_2_L_n12_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m126_fu_332_p2 SOURCE case_3.cc:254 VARIABLE m126 LOOP L_n12_1_L_n12_2_L_n12_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln262_fu_341_p2 SOURCE case_3.cc:262 VARIABLE add_ln262 LOOP L_n12_1_L_n12_2_L_n12_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln262_2_fu_346_p2 SOURCE case_3.cc:262 VARIABLE add_ln262_2 LOOP L_n12_1_L_n12_2_L_n12_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln262_3_fu_354_p2 SOURCE case_3.cc:262 VARIABLE add_ln262_3 LOOP L_n12_1_L_n12_2_L_n12_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m27_8_fu_384_p2 SOURCE case_3.cc:262 VARIABLE m27_8 LOOP L_n12_1_L_n12_2_L_n12_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_fu_280_p2 SOURCE case_3.cc:243 VARIABLE add_ln243 LOOP L_n12_1_L_n12_2_L_n12_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_286_p2 SOURCE case_3.cc:242 VARIABLE add_ln242 LOOP L_n12_1_L_n12_2_L_n12_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln242_fu_292_p3 SOURCE case_3.cc:242 VARIABLE select_ln242 LOOP L_n12_1_L_n12_2_L_n12_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} case_3 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME m64_U SOURCE case_3.cc:45 VARIABLE m64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 64 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4s_4s_8_1_1_U116 SOURCE {} VARIABLE m38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m43_fu_524_p2 SOURCE {} VARIABLE m43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m55_fu_542_p2 SOURCE {} VARIABLE m55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5s_3s_5_1_1_U117 SOURCE case_3.cc:110 VARIABLE mul_i3155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m27_fu_591_p2 SOURCE case_3.cc:167 VARIABLE m27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m93_fu_640_p2 SOURCE case_3.cc:113 VARIABLE m93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m99_fu_650_p2 SOURCE {} VARIABLE m99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m114_fu_605_p2 SOURCE case_3.cc:110 VARIABLE m114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m120_fu_697_p2 SOURCE case_3.cc:202 VARIABLE m120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 3 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.33 seconds; current allocated memory: 434.562 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for case_3.
INFO: [VLOG 209-307] Generating Verilog RTL for case_3.
Execute         syn_report -model case_3 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.21 MHz
Command       autosyn done; 4.01 sec.
Command     csynth_design done; 20.83 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:20; Allocated memory: 186.793 MB.
Execute     export_design -evaluate verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -evaluate verilog -format ip_catalog 
Execute       config_export -format=ip_catalog 
Execute       ::AP::init_summary_file package-ip 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -evaluate verilog -rtl verilog
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.11 sec.
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=case_3 xml_exists=0
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.rtl_wrap.cfg.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.rtl_wrap.cfg.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.rtl_wrap.cfg.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.tbgen.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.tbgen.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.tbgen.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.tbgen.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/cosimDB.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to case_3
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=21
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=39 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='case_3_mul_8s_4s_12_1_1
case_3_flow_control_loop_pipe_sequential_init
case_3_mul_5s_5s_5_1_1
case_3_flow_control_loop_pipe_sequential_init
case_3_flow_control_loop_pipe_sequential_init
case_3_flow_control_loop_pipe_sequential_init
case_3_mul_8s_8s_11_1_1
case_3_flow_control_loop_pipe_sequential_init
case_3_flow_control_loop_pipe_sequential_init
case_3_mul_7s_4s_7_1_1
case_3_flow_control_loop_pipe_sequential_init
case_3_mul_7s_4s_11_1_1
case_3_mul_9s_8s_13_1_1
case_3_mac_muladd_6s_4s_13s_14_4_1
case_3_flow_control_loop_pipe_sequential_init
case_3_mul_8s_4s_10_1_1
case_3_flow_control_loop_pipe_sequential_init
case_3_mul_15s_8s_15_1_1
case_3_flow_control_loop_pipe_sequential_init
case_3_mac_muladd_8s_4s_7s_12_4_1
case_3_flow_control_loop_pipe_sequential_init
case_3_mul_8s_7s_9_1_1
case_3_flow_control_loop_pipe_sequential_init
case_3_mul_4s_4s_8_1_1
case_3_mul_5s_3s_5_1_1
case_3_m64_RAM_AUTO_1R1W
case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3
case_3_Pipeline_L_n3_1_L_n3_2
case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3
case_3_Pipeline_L_n5_1_L_n5_2
case_3_Pipeline_L_m1_1_L_m1_2
case_3_Pipeline_L_s1_1
case_3_Pipeline_L_s2_1
case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3
case_3_Pipeline_L_n9_1_L_n9_2
case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3
case_3_Pipeline_L_n11_1_L_n11_2
case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3
case_3
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/top-io-be.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.tbgen.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.rtl_wrap.cfg.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.compgen.dataonly.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n2_1_L_n2_2_L_n2_3.tbgen.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n3_1_L_n3_2.tbgen.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n4_1_L_n4_2_L_n4_3.tbgen.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n5_1_L_n5_2.tbgen.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_m1_1_L_m1_2.tbgen.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_s1_1.tbgen.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_s2_1.tbgen.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n8_1_L_n8_2_L_n8_3.tbgen.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n9_1_L_n9_2.tbgen.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n10_1_L_n10_2_L_n10_3.tbgen.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n11_1_L_n11_2.tbgen.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3_Pipeline_L_n12_1_L_n12_2_L_n12_3.tbgen.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.tbgen.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.constraint.tcl 
Execute       sc_get_clocks case_3 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.constraint.tcl 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/case_3.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs pwd=/home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /home/jjh/RL_test/for_ironman/synthesis/project_tmp/solution_tmp/impl/ip/pack.sh
