[INF:CM0023] Creating log file ../../build/regression/PackedArrayStruct/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<85> s<84> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<23> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<23> s<22> l<1:8> el<1:11>
n<> u<4> t<PortDir_Out> p<19> s<18> l<1:12> el<1:18>
n<> u<5> t<IntVec_TypeLogic> p<16> s<15> l<1:19> el<1:24>
n<31> u<6> t<IntConst> p<7> l<1:26> el<1:28>
n<> u<7> t<Primary_literal> p<8> c<6> l<1:26> el<1:28>
n<> u<8> t<Constant_primary> p<9> c<7> l<1:26> el<1:28>
n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<1:26> el<1:28>
n<0> u<10> t<IntConst> p<11> l<1:29> el<1:30>
n<> u<11> t<Primary_literal> p<12> c<10> l<1:29> el<1:30>
n<> u<12> t<Constant_primary> p<13> c<11> l<1:29> el<1:30>
n<> u<13> t<Constant_expression> p<14> c<12> l<1:29> el<1:30>
n<> u<14> t<Constant_range> p<15> c<9> l<1:26> el<1:30>
n<> u<15> t<Packed_dimension> p<16> c<14> l<1:25> el<1:31>
n<> u<16> t<Data_type> p<17> c<5> l<1:19> el<1:31>
n<> u<17> t<Data_type_or_implicit> p<18> c<16> l<1:19> el<1:31>
n<> u<18> t<Net_port_type> p<19> c<17> l<1:19> el<1:31>
n<> u<19> t<Net_port_header> p<21> c<4> s<20> l<1:12> el<1:31>
n<o> u<20> t<StringConst> p<21> l<1:32> el<1:33>
n<> u<21> t<Ansi_port_declaration> p<22> c<19> l<1:12> el<1:33>
n<> u<22> t<List_of_port_declarations> p<23> c<21> l<1:11> el<1:34>
n<> u<23> t<Module_ansi_header> p<82> c<2> s<52> l<1:1> el<1:35>
n<> u<24> t<Struct_keyword> p<25> l<2:12> el<2:18>
n<> u<25> t<Struct_union> p<44> c<24> s<26> l<2:12> el<2:18>
n<> u<26> t<Packed_keyword> p<44> s<33> l<2:19> el<2:25>
n<> u<27> t<IntVec_TypeLogic> p<28> l<3:7> el<3:12>
n<> u<28> t<Data_type> p<29> c<27> l<3:7> el<3:12>
n<> u<29> t<Data_type_or_void> p<33> c<28> s<32> l<3:7> el<3:12>
n<x> u<30> t<StringConst> p<31> l<3:13> el<3:14>
n<> u<31> t<Variable_decl_assignment> p<32> c<30> l<3:13> el<3:14>
n<> u<32> t<List_of_variable_decl_assignments> p<33> c<31> l<3:13> el<3:14>
n<> u<33> t<Struct_union_member> p<44> c<29> s<43> l<3:7> el<3:15>
n<31> u<34> t<IntConst> p<35> l<4:7> el<4:9>
n<> u<35> t<Primary_literal> p<36> c<34> l<4:7> el<4:9>
n<> u<36> t<Constant_primary> p<37> c<35> l<4:7> el<4:9>
n<> u<37> t<Constant_expression> p<42> c<36> s<41> l<4:7> el<4:9>
n<0> u<38> t<IntConst> p<39> l<4:10> el<4:11>
n<> u<39> t<Primary_literal> p<40> c<38> l<4:10> el<4:11>
n<> u<40> t<Constant_primary> p<41> c<39> l<4:10> el<4:11>
n<> u<41> t<Constant_expression> p<42> c<40> l<4:10> el<4:11>
n<> u<42> t<Constant_range> p<43> c<37> l<4:7> el<4:11>
n<> u<43> t<Packed_dimension> p<44> c<42> l<4:6> el<4:12>
n<> u<44> t<Data_type> p<46> c<25> s<45> l<2:12> el<4:12>
n<struct_array_t> u<45> t<StringConst> p<46> l<4:13> el<4:27>
n<> u<46> t<Type_declaration> p<47> c<44> l<2:4> el<4:28>
n<> u<47> t<Data_declaration> p<48> c<46> l<2:4> el<4:28>
n<> u<48> t<Package_or_generate_item_declaration> p<49> c<47> l<2:4> el<4:28>
n<> u<49> t<Module_or_generate_item_declaration> p<50> c<48> l<2:4> el<4:28>
n<> u<50> t<Module_common_item> p<51> c<49> l<2:4> el<4:28>
n<> u<51> t<Module_or_generate_item> p<52> c<50> l<2:4> el<4:28>
n<> u<52> t<Non_port_module_item> p<82> c<51> s<66> l<2:4> el<4:28>
n<struct_array_t> u<53> t<StringConst> p<61> s<60> l<5:4> el<5:18>
n<a> u<54> t<StringConst> p<59> s<58> l<5:19> el<5:20>
n<> u<55> t<Number_Tick1> p<56> l<5:23> el<5:25>
n<> u<56> t<Primary_literal> p<57> c<55> l<5:23> el<5:25>
n<> u<57> t<Primary> p<58> c<56> l<5:23> el<5:25>
n<> u<58> t<Expression> p<59> c<57> l<5:23> el<5:25>
n<> u<59> t<Net_decl_assignment> p<60> c<54> l<5:19> el<5:25>
n<> u<60> t<List_of_net_decl_assignments> p<61> c<59> l<5:19> el<5:25>
n<> u<61> t<Net_declaration> p<62> c<53> l<5:4> el<5:26>
n<> u<62> t<Package_or_generate_item_declaration> p<63> c<61> l<5:4> el<5:26>
n<> u<63> t<Module_or_generate_item_declaration> p<64> c<62> l<5:4> el<5:26>
n<> u<64> t<Module_common_item> p<65> c<63> l<5:4> el<5:26>
n<> u<65> t<Module_or_generate_item> p<66> c<64> l<5:4> el<5:26>
n<> u<66> t<Non_port_module_item> p<82> c<65> s<81> l<5:4> el<5:26>
n<o> u<67> t<StringConst> p<68> l<6:11> el<6:12>
n<> u<68> t<Ps_or_hierarchical_identifier> p<71> c<67> s<70> l<6:11> el<6:12>
n<> u<69> t<Constant_bit_select> p<70> l<6:13> el<6:13>
n<> u<70> t<Constant_select> p<71> c<69> l<6:13> el<6:13>
n<> u<71> t<Net_lvalue> p<76> c<68> s<75> l<6:11> el<6:12>
n<a> u<72> t<StringConst> p<73> l<6:15> el<6:16>
n<> u<73> t<Primary_literal> p<74> c<72> l<6:15> el<6:16>
n<> u<74> t<Primary> p<75> c<73> l<6:15> el<6:16>
n<> u<75> t<Expression> p<76> c<74> l<6:15> el<6:16>
n<> u<76> t<Net_assignment> p<77> c<71> l<6:11> el<6:16>
n<> u<77> t<List_of_net_assignments> p<78> c<76> l<6:11> el<6:16>
n<> u<78> t<Continuous_assign> p<79> c<77> l<6:4> el<6:17>
n<> u<79> t<Module_common_item> p<80> c<78> l<6:4> el<6:17>
n<> u<80> t<Module_or_generate_item> p<81> c<79> l<6:4> el<6:17>
n<> u<81> t<Non_port_module_item> p<82> c<80> l<6:4> el<6:17>
n<> u<82> t<Module_declaration> p<83> c<23> l<1:1> el<7:10>
n<> u<83> t<Description> p<84> c<82> l<1:1> el<7:10>
n<> u<84> t<Source_text> p<85> c<83> l<1:1> el<7:10>
n<> u<85> t<Top_level_rule> c<1> l<1:1> el<8:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/PackedArrayStruct/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/PackedArrayStruct/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/PackedArrayStruct/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiTypedef:
  \_packed_array_typespec: (struct_array_t), line:5:4, endln:5:18
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:7:10
    |vpiName:struct_array_t
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:7:10
    |vpiRange:
    \_range: , line:4:6, endln:4:12
      |vpiLeftRange:
      \_constant: , line:4:7, endln:4:9
        |vpiParent:
        \_range: , line:4:6, endln:4:12
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:4:10, endln:4:11
        |vpiParent:
        \_range: , line:4:6, endln:4:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_struct_typespec: , line:2:12, endln:2:18
      |vpiPacked:1
      |vpiTypespecMember:
      \_typespec_member: (x), line:3:13, endln:3:14
        |vpiParent:
        \_packed_array_typespec: (struct_array_t), line:5:4, endln:5:18
        |vpiName:x
        |vpiTypespec:
        \_logic_typespec: , line:3:7, endln:3:12
          |vpiParent:
          \_typespec_member: (x), line:3:13, endln:3:14
        |vpiRefFile:dut.sv
        |vpiRefLineNo:3
        |vpiRefColumnNo:7
        |vpiRefEndLineNo:3
        |vpiRefEndColumnNo:12
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:1:32, endln:1:33
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:7:10
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.a), line:5:19, endln:5:20
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:7:10
    |vpiName:a
    |vpiFullName:work@top.a
  |vpiPort:
  \_port: (o), line:1:32, endln:1:33
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:7:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:1:32, endln:1:33
  |vpiContAssign:
  \_cont_assign: , line:6:11, endln:6:16
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_ref_obj: (work@top.a), line:6:15, endln:6:16
      |vpiParent:
      \_cont_assign: , line:6:11, endln:6:16
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_struct_var: (work@top.a), line:5:19, endln:5:20
        |vpiParent:
        \_module: work@top (work@top), file:dut.sv, line:1:1, endln:7:10
        |vpiTypespec:
        \_packed_array_typespec: (struct_array_t), line:5:4, endln:5:18
        |vpiName:a
        |vpiFullName:work@top.a
        |vpiVisibility:1
        |vpiExpr:
        \_constant: , line:5:23, endln:5:25
          |vpiDecompile:4294967295
          |vpiSize:32
          |UINT:4294967295
          |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.o), line:6:11, endln:6:12
      |vpiParent:
      \_cont_assign: , line:6:11, endln:6:16
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:1:32, endln:1:33
        |vpiParent:
        \_module: work@top (work@top), file:dut.sv, line:1:1, endln:7:10
        |vpiTypespec:
        \_logic_typespec: , line:1:19, endln:1:31
          |vpiRange:
          \_range: , line:1:25, endln:1:31
            |vpiLeftRange:
            \_constant: , line:1:26, endln:1:28
              |vpiParent:
              \_range: , line:1:25, endln:1:31
              |vpiDecompile:31
              |vpiSize:64
              |UINT:31
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:1:29, endln:1:30
              |vpiParent:
              \_range: , line:1:25, endln:1:31
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiName:o
        |vpiFullName:work@top.o
        |vpiNetType:36
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:7:10
  |vpiName:work@top
  |vpiVariables:
  \_struct_var: (work@top.a), line:5:19, endln:5:20
  |vpiTypedef:
  \_packed_array_typespec: (struct_array_t), line:5:4, endln:5:18
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.o), line:1:32, endln:1:33
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:1:32, endln:1:33
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:7:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:1:32, endln:1:33
      |vpiParent:
      \_port: (o), line:1:32, endln:1:33
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:1:32, endln:1:33
    |vpiTypedef:
    \_logic_typespec: , line:1:19, endln:1:31
      |vpiRange:
      \_range: , line:1:25, endln:1:31
        |vpiParent:
        \_port: (o), line:1:32, endln:1:33
        |vpiLeftRange:
        \_constant: , line:1:26, endln:1:28
          |vpiParent:
          \_range: , line:1:25, endln:1:31
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:1:29, endln:1:30
          |vpiParent:
          \_range: , line:1:25, endln:1:31
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:7:10
  |vpiContAssign:
  \_cont_assign: , line:6:11, endln:6:16
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:7:10
    |vpiRhs:
    \_ref_obj: (work@top.a), line:6:15, endln:6:16
      |vpiParent:
      \_cont_assign: , line:6:11, endln:6:16
      |vpiName:a
      |vpiFullName:work@top.a
      |vpiActual:
      \_struct_var: (work@top.a), line:5:19, endln:5:20
    |vpiLhs:
    \_ref_obj: (work@top.o), line:6:11, endln:6:12
      |vpiParent:
      \_cont_assign: , line:6:11, endln:6:16
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_logic_net: (work@top.o), line:1:32, endln:1:33
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/PackedArrayStruct/dut.sv | ${SURELOG_DIR}/build/regression/PackedArrayStruct/roundtrip/dut_000.sv | 3 | 7 | 

