{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683879756321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683879756321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 15:22:36 2023 " "Processing started: Fri May 12 15:22:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683879756321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683879756321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off centery_clock -c centery_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off centery_clock -c centery_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683879756322 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683879756465 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"assign\";  expecting \";\" centery_clock.v(51) " "Verilog HDL syntax error at centery_clock.v(51) near text: \"assign\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "centery_clock.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/centery_clock.v" 51 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1683879761771 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "centery_clock centery_clock.v(1) " "Ignored design unit \"centery_clock\" at centery_clock.v(1) due to previous errors" {  } { { "centery_clock.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/centery_clock.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1683879761771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "centery_clock.v 0 0 " "Found 0 design units, including 0 entities, in source file centery_clock.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683879761772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extract_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file extract_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 extract_bit " "Found entity 1: extract_bit" {  } { { "extract_bit.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/extract_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683879761773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683879761773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_ten.v 1 1 " "Found 1 design units, including 1 entities, in source file led_ten.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_ten " "Found entity 1: led_ten" {  } { { "led_ten.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/led_ten.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683879761773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683879761773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_day.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_day.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_day " "Found entity 1: counter_day" {  } { { "counter_day.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/counter_day.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683879761774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683879761774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "day_of_mon.v 1 1 " "Found 1 design units, including 1 entities, in source file day_of_mon.v" { { "Info" "ISGN_ENTITY_NAME" "1 day_of_mon " "Found entity 1: day_of_mon" {  } { { "day_of_mon.v" "" { Text "/home/edabk/CONGTV192729/TKS_T7/homework/buoi3/datamylap/implement_de2/day_of_mon.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683879761774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683879761774 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "354 " "Peak virtual memory: 354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683879761805 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 12 15:22:41 2023 " "Processing ended: Fri May 12 15:22:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683879761805 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683879761805 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683879761805 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683879761805 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683879762427 ""}
