abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/alu4.blif
abc command print_stats
[1;37malu4                          :[0m i/o =   14/    8  lat =    0  nd =  1114  edge =   2789  area =2798.00  delay =12.70  lev = 11
--------------- round 1 ---------------
seed = 3257876016
n688 is replaced by n305 with estimated error 0
error = 0
area = 2793
delay = 12.7
#gates = 1114
output circuit result/alu4_1_0_2793_12.7.blif
time = 17880765 us
--------------- round 2 ---------------
seed = 2086615961
n900 is replaced by n1129 with estimated error 0
error = 0
area = 2789
delay = 12.7
#gates = 1112
output circuit result/alu4_2_0_2789_12.7.blif
time = 35598004 us
--------------- round 3 ---------------
seed = 1949743298
n569 is replaced by n979 with estimated error 0
error = 0
area = 2786
delay = 12.7
#gates = 1111
output circuit result/alu4_3_0_2786_12.7.blif
time = 53248677 us
--------------- round 4 ---------------
seed = 1826275388
n409 is replaced by n770 with estimated error 0
error = 0
area = 2783
delay = 12.7
#gates = 1110
output circuit result/alu4_4_0_2783_12.7.blif
time = 70848404 us
--------------- round 5 ---------------
seed = 2963642789
n441 is replaced by n1115 with estimated error 0
error = 0
area = 2780
delay = 12.7
#gates = 1109
output circuit result/alu4_5_0_2780_12.7.blif
time = 88540698 us
--------------- round 6 ---------------
seed = 445355467
n1106 is replaced by n1059 with estimated error 0
error = 0
area = 2777
delay = 12.7
#gates = 1108
output circuit result/alu4_6_0_2777_12.7.blif
time = 106224516 us
--------------- round 7 ---------------
seed = 2838273047
n659 is replaced by n611 with estimated error 0
error = 0
area = 2775
delay = 12.7
#gates = 1107
output circuit result/alu4_7_0_2775_12.7.blif
time = 123734827 us
--------------- round 8 ---------------
seed = 3474783776
n967 is replaced by n345 with estimated error 0
error = 0
area = 2773
delay = 12.7
#gates = 1106
output circuit result/alu4_8_0_2773_12.7.blif
time = 141262550 us
--------------- round 9 ---------------
seed = 89410604
n325 is replaced by n286 with estimated error 0
error = 0
area = 2771
delay = 12.7
#gates = 1105
output circuit result/alu4_9_0_2771_12.7.blif
time = 158713383 us
--------------- round 10 ---------------
seed = 2218654066
n588 is replaced by n327 with estimated error 0
error = 0
area = 2769
delay = 12.7
#gates = 1104
output circuit result/alu4_10_0_2769_12.7.blif
time = 176241021 us
--------------- round 11 ---------------
seed = 3858778913
n292 is replaced by n574 with estimated error 0
error = 0
area = 2767
delay = 12.7
#gates = 1103
output circuit result/alu4_11_0_2767_12.7.blif
time = 193771626 us
--------------- round 12 ---------------
seed = 1594434237
n108 is replaced by n39 with estimated error 0
error = 0
area = 2765
delay = 12.7
#gates = 1102
output circuit result/alu4_12_0_2765_12.7.blif
time = 211242523 us
--------------- round 13 ---------------
seed = 3607747974
n799 is replaced by n797 with estimated error 0
error = 0
area = 2764
delay = 12.7
#gates = 1101
output circuit result/alu4_13_0_2764_12.7.blif
time = 228667899 us
--------------- round 14 ---------------
seed = 698737880
n334 is replaced by n408 with estimated error 0
error = 0
area = 2763
delay = 12.7
#gates = 1100
output circuit result/alu4_14_0_2763_12.7.blif
time = 246067525 us
--------------- round 15 ---------------
seed = 2652288824
n497 is replaced by one with estimated error 2e-05
error = 2e-05
area = 2760
delay = 12.7
#gates = 1099
output circuit result/alu4_15_2e-05_2760_12.7.blif
time = 263390071 us
--------------- round 16 ---------------
seed = 589572527
n635 is replaced by one with estimated error 0.0001
error = 0.0001
area = 2756
delay = 12.7
#gates = 1098
output circuit result/alu4_16_0.0001_2756_12.7.blif
time = 280751997 us
--------------- round 17 ---------------
seed = 2924973182
n858 is replaced by one with estimated error 0.00012
error = 0.00012
area = 2749
delay = 12.7
#gates = 1095
output circuit result/alu4_17_0.00012_2749_12.7.blif
time = 298143363 us
--------------- round 18 ---------------
seed = 2302022709
n629 is replaced by one with estimated error 0.00025
error = 0.00025
area = 2746
delay = 12.7
#gates = 1094
output circuit result/alu4_18_0.00025_2746_12.7.blif
time = 315383056 us
--------------- round 19 ---------------
seed = 1656034926
n560 is replaced by one with estimated error 0.00026
error = 0.00026
area = 2742
delay = 12.7
#gates = 1093
output circuit result/alu4_19_0.00026_2742_12.7.blif
time = 332584366 us
--------------- round 20 ---------------
seed = 1482908073
n559 is replaced by n134 with estimated error 0.00034
error = 0.00034
area = 2738
delay = 12.7
#gates = 1092
output circuit result/alu4_20_0.00034_2738_12.7.blif
time = 349741094 us
--------------- round 21 ---------------
seed = 1110431410
n843 is replaced by one with estimated error 0.0003
error = 0.0003
area = 2734
delay = 12.7
#gates = 1091
output circuit result/alu4_21_0.0003_2734_12.7.blif
time = 366919865 us
--------------- round 22 ---------------
seed = 3205269576
n343 is replaced by one with estimated error 0.0004
error = 0.0004
area = 2732
delay = 12.7
#gates = 1090
output circuit result/alu4_22_0.0004_2732_12.7.blif
time = 383969851 us
--------------- round 23 ---------------
seed = 2185401583
n300 is replaced by n67 with estimated error 0.0006
error = 0.0006
area = 2729
delay = 12.7
#gates = 1089
output circuit result/alu4_23_0.0006_2729_12.7.blif
time = 401127421 us
--------------- round 24 ---------------
seed = 856596345
n316 is replaced by one with estimated error 0.00048
error = 0.00048
area = 2726
delay = 12.7
#gates = 1088
output circuit result/alu4_24_0.00048_2726_12.7.blif
time = 418249173 us
--------------- round 25 ---------------
seed = 2644626880
n986 is replaced by zero with estimated error 0.0005
error = 0.0005
area = 2724
delay = 12.7
#gates = 1087
output circuit result/alu4_25_0.0005_2724_12.7.blif
time = 435296270 us
--------------- round 26 ---------------
seed = 823751879
n1127 is replaced by one with estimated error 0.00064
error = 0.00064
area = 2719
delay = 12.7
#gates = 1085
output circuit result/alu4_26_0.00064_2719_12.7.blif
time = 452275383 us
--------------- round 27 ---------------
seed = 2230690931
n465 is replaced by one with estimated error 0.00077
error = 0.00077
area = 2712
delay = 12.7
#gates = 1082
output circuit result/alu4_27_0.00077_2712_12.7.blif
time = 469204528 us
--------------- round 28 ---------------
seed = 685364479
n950 is replaced by one with estimated error 0.00081
error = 0.00081
area = 2710
delay = 12.7
#gates = 1081
output circuit result/alu4_28_0.00081_2710_12.7.blif
time = 486042641 us
--------------- round 29 ---------------
seed = 4214211048
n562 is replaced by one with estimated error 0.0009
error = 0.0009
area = 2705
delay = 12.7
#gates = 1079
output circuit result/alu4_29_0.0009_2705_12.7.blif
time = 503597475 us
--------------- round 30 ---------------
seed = 2514317081
n285 is replaced by zero with estimated error 0.00099
error = 0.00099
area = 2703
delay = 12.7
#gates = 1078
output circuit result/alu4_30_0.00099_2703_12.7.blif
time = 521318268 us
--------------- round 31 ---------------
seed = 168542683
n469 is replaced by one with estimated error 0.00126
error = 0.00126
area = 2695
delay = 12.7
#gates = 1075
output circuit result/alu4_31_0.00126_2695_12.7.blif
time = 537972974 us
--------------- round 32 ---------------
seed = 4001630936
n1081 is replaced by one with estimated error 0.00109
error = 0.00109
area = 2693
delay = 12.7
#gates = 1074
output circuit result/alu4_32_0.00109_2693_12.7.blif
time = 554569136 us
--------------- round 33 ---------------
seed = 2285400361
n568 is replaced by one with estimated error 0.00125
error = 0.00125
area = 2690
delay = 12.7
#gates = 1073
output circuit result/alu4_33_0.00125_2690_12.7.blif
time = 571158689 us
--------------- round 34 ---------------
seed = 1028753207
n474 is replaced by one with estimated error 0.00124
error = 0.00124
area = 2687
delay = 12.7
#gates = 1072
output circuit result/alu4_34_0.00124_2687_12.7.blif
time = 588140509 us
--------------- round 35 ---------------
seed = 3024313610
n507 is replaced by n1070 with estimated error 0.0015
error = 0.0015
area = 2672
delay = 12.7
#gates = 1066
output circuit result/alu4_35_0.0015_2672_12.7.blif
time = 604649486 us
--------------- round 36 ---------------
seed = 2892605153
n928 is replaced by one with estimated error 0.00131
error = 0.00131
area = 2668
delay = 12.7
#gates = 1065
output circuit result/alu4_36_0.00131_2668_12.7.blif
time = 620946784 us
--------------- round 37 ---------------
seed = 2823047043
n631 is replaced by one with estimated error 0.00133
error = 0.00133
area = 2665
delay = 12.7
#gates = 1063
output circuit result/alu4_37_0.00133_2665_12.7.blif
time = 637235869 us
--------------- round 38 ---------------
seed = 2450332081
n633 is replaced by one with estimated error 0.00157
error = 0.00157
area = 2662
delay = 12.7
#gates = 1062
output circuit result/alu4_38_0.00157_2662_12.7.blif
time = 653456789 us
--------------- round 39 ---------------
seed = 2906196118
n834 is replaced by one with estimated error 0.00148
error = 0.00148
area = 2660
delay = 12.7
#gates = 1061
output circuit result/alu4_39_0.00148_2660_12.7.blif
time = 669619646 us
--------------- round 40 ---------------
seed = 959449018
n1084 is replaced by one with estimated error 0.00151
error = 0.00151
area = 2658
delay = 12.7
#gates = 1060
output circuit result/alu4_40_0.00151_2658_12.7.blif
time = 685914752 us
--------------- round 41 ---------------
seed = 1272744592
n487 is replaced by one with estimated error 0.00149
error = 0.00149
area = 2652
delay = 12.7
#gates = 1058
output circuit result/alu4_41_0.00149_2652_12.7.blif
time = 702017510 us
--------------- round 42 ---------------
seed = 1859983599
n476 is replaced by one with estimated error 0.00171
error = 0.00171
area = 2638
delay = 12.7
#gates = 1054
output circuit result/alu4_42_0.00171_2638_12.7.blif
time = 718146872 us
--------------- round 43 ---------------
seed = 1661741238
n893 is replaced by zero with estimated error 0.00178
error = 0.00178
area = 2632
delay = 12.7
#gates = 1051
output circuit result/alu4_43_0.00178_2632_12.7.blif
time = 734106676 us
--------------- round 44 ---------------
seed = 1736819344
n887 is replaced by zero with estimated error 0.00184
error = 0.00184
area = 2631
delay = 12.7
#gates = 1050
output circuit result/alu4_44_0.00184_2631_12.7.blif
time = 749971164 us
--------------- round 45 ---------------
seed = 3410031889
n496 is replaced by one with estimated error 0.00178
error = 0.00178
area = 2628
delay = 12.7
#gates = 1049
output circuit result/alu4_45_0.00178_2628_12.7.blif
time = 765902511 us
--------------- round 46 ---------------
seed = 698592089
n949 is replaced by one with estimated error 0.00198
error = 0.00198
area = 2625
delay = 12.7
#gates = 1048
output circuit result/alu4_46_0.00198_2625_12.7.blif
time = 781690440 us
--------------- round 47 ---------------
seed = 1843877519
n404 is replaced by n1077 with estimated error 0.00181
error = 0.00181
area = 2616
delay = 12.7
#gates = 1045
output circuit result/alu4_47_0.00181_2616_12.7.blif
time = 797460385 us
--------------- round 48 ---------------
seed = 1007737608
n318 is replaced by one with estimated error 0.00209
error = 0.00209
area = 2608
delay = 12.7
#gates = 1042
output circuit result/alu4_48_0.00209_2608_12.7.blif
time = 813254720 us
--------------- round 49 ---------------
seed = 352152112
n489 is replaced by one with estimated error 0.00201
error = 0.00201
area = 2595
delay = 12.7
#gates = 1038
output circuit result/alu4_49_0.00201_2595_12.7.blif
time = 828884094 us
--------------- round 50 ---------------
seed = 3752026468
n1026 is replaced by one with estimated error 0.00235
error = 0.00235
area = 2592
delay = 12.7
#gates = 1037
output circuit result/alu4_50_0.00235_2592_12.7.blif
time = 844367005 us
--------------- round 51 ---------------
seed = 660112551
n1023 is replaced by n350 with estimated error 0.00228
error = 0.00228
area = 2589
delay = 12.7
#gates = 1035
output circuit result/alu4_51_0.00228_2589_12.7.blif
time = 859843486 us
--------------- round 52 ---------------
seed = 4135149490
n510 is replaced by one with estimated error 0.00256
error = 0.00256
area = 2586
delay = 12.7
#gates = 1034
output circuit result/alu4_52_0.00256_2586_12.7.blif
time = 875253736 us
--------------- round 53 ---------------
seed = 994235262
n362 is replaced by n422 with estimated error 0.00249
error = 0.00249
area = 2583
delay = 12.7
#gates = 1033
output circuit result/alu4_53_0.00249_2583_12.7.blif
time = 890651487 us
--------------- round 54 ---------------
seed = 3993017334
n361 is replaced by n336 with estimated error 0.00269
error = 0.00269
area = 2582
delay = 12.7
#gates = 1032
output circuit result/alu4_54_0.00269_2582_12.7.blif
time = 906040052 us
--------------- round 55 ---------------
seed = 2480921767
n940 is replaced by zero with estimated error 0.00251
error = 0.00251
area = 2578
delay = 12.7
#gates = 1031
output circuit result/alu4_55_0.00251_2578_12.7.blif
time = 921466674 us
--------------- round 56 ---------------
seed = 4083340352
n1053 is replaced by one with estimated error 0.00254
error = 0.00254
area = 2576
delay = 12.7
#gates = 1030
output circuit result/alu4_56_0.00254_2576_12.7.blif
time = 936774237 us
--------------- round 57 ---------------
seed = 2322817469
n547 is replaced by one with estimated error 0.00298
error = 0.00298
area = 2574
delay = 12.7
#gates = 1029
output circuit result/alu4_57_0.00298_2574_12.7.blif
time = 951995916 us
--------------- round 58 ---------------
seed = 3730660529
n901 is replaced by one with estimated error 0.00265
error = 0.00265
area = 2565
delay = 12.7
#gates = 1026
output circuit result/alu4_58_0.00265_2565_12.7.blif
time = 967215297 us
--------------- round 59 ---------------
seed = 3569316823
n1051 is replaced by one with estimated error 0.00264
error = 0.00264
area = 2562
delay = 12.7
#gates = 1025
output circuit result/alu4_59_0.00264_2562_12.7.blif
time = 982386042 us
--------------- round 60 ---------------
seed = 2549721927
n842 is replaced by one with estimated error 0.00268
error = 0.00268
area = 2560
delay = 12.7
#gates = 1024
output circuit result/alu4_60_0.00268_2560_12.7.blif
time = 997547618 us
--------------- round 61 ---------------
seed = 750604331
n191 is replaced by zero with estimated error 0.00297
error = 0.00297
area = 2557
delay = 12.7
#gates = 1023
output circuit result/alu4_61_0.00297_2557_12.7.blif
time = 1012693914 us
--------------- round 62 ---------------
seed = 3912806017
n1055 is replaced by n770 with estimated error 0.0029
error = 0.0029
area = 2548
delay = 12.7
#gates = 1020
output circuit result/alu4_62_0.0029_2548_12.7.blif
time = 1027805229 us
--------------- round 63 ---------------
seed = 3593013745
n572 is replaced by zero with estimated error 0.00332
error = 0.00332
area = 2546
delay = 12.7
#gates = 1019
output circuit result/alu4_63_0.00332_2546_12.7.blif
time = 1042811303 us
--------------- round 64 ---------------
seed = 1467692337
n840 is replaced by n37 with estimated error 0.00325
error = 0.00325
area = 2545
delay = 12.7
#gates = 1018
output circuit result/alu4_64_0.00325_2545_12.7.blif
time = 1057780973 us
--------------- round 65 ---------------
seed = 3266332569
n932 is replaced by zero with estimated error 0.00315
error = 0.00315
area = 2544
delay = 12.7
#gates = 1017
output circuit result/alu4_65_0.00315_2544_12.7.blif
time = 1072674931 us
--------------- round 66 ---------------
seed = 3199353003
n844 is replaced by zero with estimated error 0.0032
error = 0.0032
area = 2538
delay = 12.7
#gates = 1015
output circuit result/alu4_66_0.0032_2538_12.7.blif
time = 1087611794 us
--------------- round 67 ---------------
seed = 1683035150
n1131 is replaced by one with estimated error 0.00311
error = 0.00311
area = 2524
delay = 12.7
#gates = 1010
output circuit result/alu4_67_0.00311_2524_12.7.blif
time = 1102443107 us
--------------- round 68 ---------------
seed = 185962096
n240 is replaced by zero with estimated error 0.00349
error = 0.00349
area = 2522
delay = 12.7
#gates = 1009
output circuit result/alu4_68_0.00349_2522_12.7.blif
time = 1117171685 us
--------------- round 69 ---------------
seed = 3390160858
n513 is replaced by one with estimated error 0.00367
error = 0.00367
area = 2519
delay = 12.7
#gates = 1008
output circuit result/alu4_69_0.00367_2519_12.7.blif
time = 1131858997 us
--------------- round 70 ---------------
seed = 3727271365
n564 is replaced by zero with estimated error 0.00361
error = 0.00361
area = 2513
delay = 12.7
#gates = 1006
output circuit result/alu4_70_0.00361_2513_12.7.blif
time = 1146575916 us
--------------- round 71 ---------------
seed = 2990168272
n515 is replaced by one with estimated error 0.00384
error = 0.00384
area = 2504
delay = 12.7
#gates = 1003
output circuit result/alu4_71_0.00384_2504_12.7.blif
time = 1161204422 us
--------------- round 72 ---------------
seed = 3695291901
n442 is replaced by n55 with estimated error 0.00402
error = 0.00402
area = 2502
delay = 12.7
#gates = 1002
output circuit result/alu4_72_0.00402_2502_12.7.blif
time = 1175765158 us
--------------- round 73 ---------------
seed = 21266662
n449 is replaced by one with estimated error 0.00363
error = 0.00363
area = 2488
delay = 12.7
#gates = 996
output circuit result/alu4_73_0.00363_2488_12.7.blif
time = 1190264231 us
--------------- round 74 ---------------
seed = 3742364307
n995 is replaced by one with estimated error 0.00416
error = 0.00416
area = 2485
delay = 12.7
#gates = 995
output circuit result/alu4_74_0.00416_2485_12.7.blif
time = 1204577959 us
--------------- round 75 ---------------
seed = 1084538303
n613 is replaced by n160 with estimated error 0.00444
error = 0.00444
area = 2483
delay = 12.7
#gates = 994
output circuit result/alu4_75_0.00444_2483_12.7.blif
time = 1218905829 us
--------------- round 76 ---------------
seed = 3650698230
n1004 is replaced by one with estimated error 0.00434
error = 0.00434
area = 2480
delay = 12.7
#gates = 993
output circuit result/alu4_76_0.00434_2480_12.7.blif
time = 1233155608 us
--------------- round 77 ---------------
seed = 3910854235
n640 is replaced by n1042 with estimated error 0.00467
error = 0.00467
area = 2474
delay = 12.7
#gates = 991
output circuit result/alu4_77_0.00467_2474_12.7.blif
time = 1247341397 us
--------------- round 78 ---------------
seed = 331441848
n931 is replaced by n267 with estimated error 0.00454
error = 0.00454
area = 2466
delay = 12.7
#gates = 987
output circuit result/alu4_78_0.00454_2466_12.7.blif
time = 1261450371 us
--------------- round 79 ---------------
seed = 3765578830
n1027 is replaced by one with estimated error 0.00446
error = 0.00446
area = 2461
delay = 12.7
#gates = 984
output circuit result/alu4_79_0.00446_2461_12.7.blif
time = 1275561621 us
--------------- round 80 ---------------
seed = 2750085126
n941 is replaced by one with estimated error 0.00486
error = 0.00486
area = 2453
delay = 12.7
#gates = 981
output circuit result/alu4_80_0.00486_2453_12.7.blif
time = 1289616991 us
--------------- round 81 ---------------
seed = 4195197143
n346 is replaced by n344 with estimated error 0.00512
error = 0.00512
area = 2451
delay = 12.7
#gates = 980
output circuit result/alu4_81_0.00512_2451_12.7.blif
time = 1303573522 us
--------------- round 82 ---------------
seed = 2400095191
n614 is replaced by n641 with estimated error 0.00496
error = 0.00496
area = 2448
delay = 12.7
#gates = 979
output circuit result/alu4_82_0.00496_2448_12.7.blif
time = 1317509045 us
--------------- round 83 ---------------
seed = 83022796
n345 is replaced by n444 with estimated error 0.00492
error = 0.00492
area = 2446
delay = 12.7
#gates = 978
output circuit result/alu4_83_0.00492_2446_12.7.blif
time = 1331405082 us
--------------- round 84 ---------------
seed = 170324463
n952 is replaced by one with estimated error 0.00484
error = 0.00484
area = 2439
delay = 12.7
#gates = 975
output circuit result/alu4_84_0.00484_2439_12.7.blif
time = 1345297968 us
--------------- round 85 ---------------
seed = 1950503662
n410 is replaced by n1056 with estimated error 0.00509
error = 0.00509
area = 2433
delay = 12.7
#gates = 973
output circuit result/alu4_85_0.00509_2433_12.7.blif
time = 1359105586 us
--------------- round 86 ---------------
seed = 3784161622
n1025 is replaced by zero with estimated error 0.0054
error = 0.0054
area = 2429
delay = 12.7
#gates = 972
output circuit result/alu4_86_0.0054_2429_12.7.blif
time = 1372754046 us
--------------- round 87 ---------------
seed = 3245193381
n757 is replaced by one with estimated error 0.00547
error = 0.00547
area = 2427
delay = 12.7
#gates = 971
output circuit result/alu4_87_0.00547_2427_12.7.blif
time = 1386532208 us
--------------- round 88 ---------------
seed = 1943748180
n575 is replaced by n556 with estimated error 0.00529
error = 0.00529
area = 2424
delay = 12.7
#gates = 970
output circuit result/alu4_88_0.00529_2424_12.7.blif
time = 1400247450 us
--------------- round 89 ---------------
seed = 2335521933
n996 is replaced by n508 with estimated error 0.00561
error = 0.00561
area = 2422
delay = 12.7
#gates = 969
output circuit result/alu4_89_0.00561_2422_12.7.blif
time = 1413912015 us
--------------- round 90 ---------------
seed = 4256328544
n438 is replaced by one with estimated error 0.00565
error = 0.00565
area = 2417
delay = 12.7
#gates = 967
output circuit result/alu4_90_0.00565_2417_12.7.blif
time = 1427500551 us
--------------- round 91 ---------------
seed = 2536497578
n435 is replaced by n836 with estimated error 0.00563
error = 0.00563
area = 2415
delay = 12.7
#gates = 966
output circuit result/alu4_91_0.00563_2415_12.7.blif
time = 1441063436 us
--------------- round 92 ---------------
seed = 3150503970
n434 is replaced by n78 with estimated error 0.00549
error = 0.00549
area = 2412
delay = 12.7
#gates = 965
output circuit result/alu4_92_0.00549_2412_12.7.blif
time = 1454620588 us
--------------- round 93 ---------------
seed = 3610633549
n1040 is replaced by n913 with estimated error 0.00596
error = 0.00596
area = 2409
delay = 12.7
#gates = 964
output circuit result/alu4_93_0.00596_2409_12.7.blif
time = 1468164082 us
--------------- round 94 ---------------
seed = 4231088985
n198 is replaced by n259 with estimated error 0.00583
error = 0.00583
area = 2406
delay = 12.7
#gates = 962
output circuit result/alu4_94_0.00583_2406_12.7.blif
time = 1481675112 us
--------------- round 95 ---------------
seed = 3378431651
n1116 is replaced by zero with estimated error 0.00579
error = 0.00579
area = 2401
delay = 12.7
#gates = 960
output circuit result/alu4_95_0.00579_2401_12.7.blif
time = 1495105998 us
--------------- round 96 ---------------
seed = 2793047082
n999 is replaced by n997 with estimated error 0.00629
error = 0.00629
area = 2384
delay = 12.7
#gates = 953
output circuit result/alu4_96_0.00629_2384_12.7.blif
time = 1508534699 us
--------------- round 97 ---------------
seed = 1086976315
n200 is replaced by n1002 with estimated error 0.00647
error = 0.00647
area = 2378
delay = 12.7
#gates = 951
output circuit result/alu4_97_0.00647_2378_12.7.blif
time = 1521763226 us
--------------- round 98 ---------------
seed = 2406539212
n883 is replaced by one with estimated error 0.00692
error = 0.00692
area = 2374
delay = 12.7
#gates = 950
output circuit result/alu4_98_0.00692_2374_12.7.blif
time = 1534899941 us
--------------- round 99 ---------------
seed = 633538236
n1113 is replaced by zero with estimated error 0.00654
error = 0.00654
area = 2369
delay = 12.7
#gates = 948
output circuit result/alu4_99_0.00654_2369_12.7.blif
time = 1547999336 us
--------------- round 100 ---------------
seed = 3840447252
n576 is replaced by one with estimated error 0.00687
error = 0.00687
area = 2366
delay = 12.7
#gates = 947
output circuit result/alu4_100_0.00687_2366_12.7.blif
time = 1561105307 us
--------------- round 101 ---------------
seed = 1539473158
n1086 is replaced by n1104 with estimated error 0.00699
error = 0.00699
area = 2362
delay = 12.7
#gates = 946
output circuit result/alu4_101_0.00699_2362_12.7.blif
time = 1574198956 us
--------------- round 102 ---------------
seed = 1520234599
n299 is replaced by n408 with estimated error 0.00786
error = 0.00786
area = 2360
delay = 12.7
#gates = 945
output circuit result/alu4_102_0.00786_2360_12.7.blif
time = 1587227681 us
--------------- round 103 ---------------
seed = 1265352047
n289 is replaced by one with estimated error 0.00674
error = 0.00674
area = 2357
delay = 12.7
#gates = 944
output circuit result/alu4_103_0.00674_2357_12.7.blif
time = 1600291937 us
--------------- round 104 ---------------
seed = 163213077
n988 is replaced by one with estimated error 0.00685
error = 0.00685
area = 2350
delay = 12.7
#gates = 942
output circuit result/alu4_104_0.00685_2350_12.7.blif
time = 1613347567 us
--------------- round 105 ---------------
seed = 3970106621
n244 is replaced by one with estimated error 0.00752
error = 0.00752
area = 2346
delay = 12.7
#gates = 940
output circuit result/alu4_105_0.00752_2346_12.7.blif
time = 1626289931 us
--------------- round 106 ---------------
seed = 1436759301
n308 is replaced by n303 with estimated error 0.00765
error = 0.00765
area = 2334
delay = 12.7
#gates = 935
output circuit result/alu4_106_0.00765_2334_12.7.blif
time = 1639135794 us
--------------- round 107 ---------------
seed = 2111753028
n1114 is replaced by one with estimated error 0.00761
error = 0.00761
area = 2331
delay = 12.7
#gates = 934
output circuit result/alu4_107_0.00761_2331_12.7.blif
time = 1651819538 us
--------------- round 108 ---------------
seed = 3017910185
n295 is replaced by one with estimated error 0.00732
error = 0.00732
area = 2329
delay = 12.7
#gates = 933
output circuit result/alu4_108_0.00732_2329_12.7.blif
time = 1664484164 us
--------------- round 109 ---------------
seed = 181925126
n543 is replaced by one with estimated error 0.00797
error = 0.00797
area = 2321
delay = 12.7
#gates = 930
output circuit result/alu4_109_0.00797_2321_12.7.blif
time = 1677225207 us
--------------- round 110 ---------------
seed = 2667544474
n610 is replaced by one with estimated error 0.00841
error = 0.00841
area = 2317
delay = 12.7
#gates = 929
output circuit result/alu4_110_0.00841_2317_12.7.blif
time = 1689840541 us
--------------- round 111 ---------------
seed = 1230758204
n1033 is replaced by one with estimated error 0.00837
error = 0.00837
area = 2315
delay = 12.7
#gates = 928
output circuit result/alu4_111_0.00837_2315_12.7.blif
time = 1702452677 us
--------------- round 112 ---------------
seed = 2886217448
n870 is replaced by n1122 with estimated error 0.00818
error = 0.00818
area = 2311
delay = 12.7
#gates = 927
output circuit result/alu4_112_0.00818_2311_12.7.blif
time = 1714980471 us
--------------- round 113 ---------------
seed = 657530739
n450 is replaced by one with estimated error 0.00827
error = 0.00827
area = 2304
delay = 12.7
#gates = 925
output circuit result/alu4_113_0.00827_2304_12.7.blif
time = 1727561266 us
--------------- round 114 ---------------
seed = 882636686
n612 is replaced by zero with estimated error 0.00823
error = 0.00823
area = 2302
delay = 12.7
#gates = 924
output circuit result/alu4_114_0.00823_2302_12.7.blif
time = 1740047440 us
--------------- round 115 ---------------
seed = 2864861005
n871 is replaced by one with estimated error 0.00883
error = 0.00883
area = 2300
delay = 12.7
#gates = 923
output circuit result/alu4_115_0.00883_2300_12.7.blif
time = 1752479352 us
--------------- round 116 ---------------
seed = 2977682407
n1077 is replaced by one with estimated error 0.00876
error = 0.00876
area = 2293
delay = 12.7
#gates = 920
output circuit result/alu4_116_0.00876_2293_12.7.blif
time = 1764881849 us
--------------- round 117 ---------------
seed = 1775032212
n955 is replaced by one with estimated error 0.00858
error = 0.00858
area = 2290
delay = 12.7
#gates = 919
output circuit result/alu4_117_0.00858_2290_12.7.blif
time = 1777188390 us
--------------- round 118 ---------------
seed = 540094892
n874 is replaced by one with estimated error 0.00879
error = 0.00879
area = 2286
delay = 12.7
#gates = 918
output circuit result/alu4_118_0.00879_2286_12.7.blif
time = 1789437596 us
--------------- round 119 ---------------
seed = 878109969
n1018 is replaced by n258 with estimated error 0.00866
error = 0.00866
area = 2284
delay = 12.7
#gates = 917
output circuit result/alu4_119_0.00866_2284_12.7.blif
time = 1801693604 us
--------------- round 120 ---------------
seed = 11207121
n957 is replaced by one with estimated error 0.00976
error = 0.00976
area = 2274
delay = 12.7
#gates = 913
output circuit result/alu4_120_0.00976_2274_12.7.blif
time = 1813927799 us
--------------- round 121 ---------------
seed = 3650518420
n1087 is replaced by one with estimated error 0.00933
error = 0.00933
area = 2270
delay = 12.7
#gates = 911
output circuit result/alu4_121_0.00933_2270_12.7.blif
time = 1826083491 us
--------------- round 122 ---------------
seed = 3680588184
n52 is replaced by n807 with estimated error 0.00953
error = 0.00953
area = 2269
delay = 12.7
#gates = 910
output circuit result/alu4_122_0.00953_2269_12.7.blif
time = 1838103508 us
--------------- round 123 ---------------
seed = 2472391844
n958 is replaced by n945 with estimated error 0.00975
error = 0.00975
area = 2253
delay = 12.7
#gates = 905
output circuit result/alu4_123_0.00975_2253_12.7.blif
time = 1850209930 us
--------------- round 124 ---------------
seed = 667792984
n933 is replaced by one with estimated error 0.01083
error = 0.01083
area = 2250
delay = 12.7
#gates = 904
output circuit result/alu4_124_0.01083_2250_12.7.blif
time = 1862167794 us
--------------- round 125 ---------------
seed = 534114471
n1063 is replaced by one with estimated error 0.01001
error = 0.01001
area = 2245
delay = 12.7
#gates = 902
output circuit result/alu4_125_0.01001_2245_12.7.blif
time = 1874011712 us
--------------- round 126 ---------------
seed = 2403603136
n1070 is replaced by one with estimated error 0.01035
error = 0.01035
area = 2231
delay = 12.7
#gates = 896
output circuit result/alu4_126_0.01035_2231_12.7.blif
time = 1885793265 us
--------------- round 127 ---------------
seed = 2699525817
n303 is replaced by one with estimated error 0.01065
error = 0.01065
area = 2228
delay = 12.7
#gates = 895
output circuit result/alu4_127_0.01065_2228_12.7.blif
time = 1897574022 us
--------------- round 128 ---------------
seed = 3527577085
n1013 is replaced by one with estimated error 0.01021
error = 0.01021
area = 2219
delay = 12.7
#gates = 891
output circuit result/alu4_128_0.01021_2219_12.7.blif
time = 1909237293 us
--------------- round 129 ---------------
seed = 2017927480
n570 is replaced by n770 with estimated error 0.01056
error = 0.01056
area = 2214
delay = 12.7
#gates = 889
output circuit result/alu4_129_0.01056_2214_12.7.blif
time = 1920746425 us
--------------- round 130 ---------------
seed = 1878584610
n337 is replaced by one with estimated error 0.01039
error = 0.01039
area = 2212
delay = 12.7
#gates = 888
output circuit result/alu4_130_0.01039_2212_12.7.blif
time = 1932251527 us
--------------- round 131 ---------------
seed = 556697282
n776 is replaced by n178 with estimated error 0.0108
error = 0.0108
area = 2209
delay = 12.7
#gates = 887
output circuit result/alu4_131_0.0108_2209_12.7.blif
time = 1943748135 us
--------------- round 132 ---------------
seed = 762418350
n758 is replaced by one with estimated error 0.01132
error = 0.01132
area = 2206
delay = 12.7
#gates = 885
output circuit result/alu4_132_0.01132_2206_12.7.blif
time = 1955230093 us
--------------- round 133 ---------------
seed = 2079719384
n531 is replaced by one with estimated error 0.01186
error = 0.01186
area = 2201
delay = 12.7
#gates = 883
output circuit result/alu4_133_0.01186_2201_12.7.blif
time = 1966627776 us
--------------- round 134 ---------------
seed = 1200229171
n389 is replaced by n1061 with estimated error 0.01104
error = 0.01104
area = 2188
delay = 12.7
#gates = 878
output circuit result/alu4_134_0.01104_2188_12.7.blif
time = 1977969145 us
--------------- round 135 ---------------
seed = 761498329
n934 is replaced by zero with estimated error 0.0118
error = 0.0118
area = 2185
delay = 12.7
#gates = 877
output circuit result/alu4_135_0.0118_2185_12.7.blif
time = 1989228860 us
--------------- round 136 ---------------
seed = 4082859535
n944 is replaced by n92 with estimated error 0.01203
error = 0.01203
area = 2182
delay = 12.7
#gates = 876
output circuit result/alu4_136_0.01203_2182_12.7.blif
time = 2000476356 us
--------------- round 137 ---------------
seed = 416939386
n230 is replaced by one with estimated error 0.01154
error = 0.01154
area = 2179
delay = 12.7
#gates = 875
output circuit result/alu4_137_0.01154_2179_12.7.blif
time = 2011712511 us
--------------- round 138 ---------------
seed = 2448932042
n1043 is replaced by zero with estimated error 0.01267
error = 0.01267
area = 2175
delay = 12.7
#gates = 873
output circuit result/alu4_138_0.01267_2175_12.7.blif
time = 2022878750 us
--------------- round 139 ---------------
seed = 905467008
n1044 is replaced by zero with estimated error 0.01168
error = 0.01168
area = 2173
delay = 12.7
#gates = 872
output circuit result/alu4_139_0.01168_2173_12.7.blif
time = 2034110780 us
--------------- round 140 ---------------
seed = 1436072447
n490 is replaced by zero with estimated error 0.01176
error = 0.01176
area = 2170
delay = 12.7
#gates = 871
output circuit result/alu4_140_0.01176_2170_12.7.blif
time = 2045167490 us
--------------- round 141 ---------------
seed = 3600248316
n484 is replaced by zero with estimated error 0.01209
error = 0.01209
area = 2168
delay = 12.7
#gates = 870
output circuit result/alu4_141_0.01209_2168_12.7.blif
time = 2056226232 us
--------------- round 142 ---------------
seed = 2892056622
n860 is replaced by one with estimated error 0.01249
error = 0.01249
area = 2155
delay = 12.7
#gates = 865
output circuit result/alu4_142_0.01249_2155_12.7.blif
time = 2067272887 us
--------------- round 143 ---------------
seed = 1542938011
n243 is replaced by n259 with estimated error 0.01272
error = 0.01272
area = 2152
delay = 12.7
#gates = 864
output circuit result/alu4_143_0.01272_2152_12.7.blif
time = 2078181515 us
--------------- round 144 ---------------
seed = 1809505413
n1009 is replaced by one with estimated error 0.01268
error = 0.01268
area = 2149
delay = 12.7
#gates = 863
output circuit result/alu4_144_0.01268_2149_12.7.blif
time = 2089032853 us
--------------- round 145 ---------------
seed = 1886513222
n1000 is replaced by zero with estimated error 0.01305
error = 0.01305
area = 2142
delay = 12.7
#gates = 861
output circuit result/alu4_145_0.01305_2142_12.7.blif
time = 2099829279 us
--------------- round 146 ---------------
seed = 508839830
n265 is replaced by n171 with estimated error 0.01354
error = 0.01354
area = 2129
delay = 12.7
#gates = 856
output circuit result/alu4_146_0.01354_2129_12.7.blif
time = 2110601688 us
--------------- round 147 ---------------
seed = 2240913637
n352 is replaced by one with estimated error 0.01394
error = 0.01394
area = 2127
delay = 12.7
#gates = 855
output circuit result/alu4_147_0.01394_2127_12.7.blif
time = 2121325194 us
--------------- round 148 ---------------
seed = 3367872509
n841 is replaced by zero with estimated error 0.01341
error = 0.01341
area = 2125
delay = 12.7
#gates = 854
output circuit result/alu4_148_0.01341_2125_12.7.blif
time = 2131970037 us
--------------- round 149 ---------------
seed = 2455343089
n379 is replaced by one with estimated error 0.01391
error = 0.01391
area = 2119
delay = 12.7
#gates = 851
output circuit result/alu4_149_0.01391_2119_12.7.blif
time = 2142624132 us
--------------- round 150 ---------------
seed = 1463765270
n731 is replaced by zero with estimated error 0.01439
error = 0.01439
area = 2114
delay = 12.7
#gates = 849
output circuit result/alu4_150_0.01439_2114_12.7.blif
time = 2153200807 us
--------------- round 151 ---------------
seed = 3075146604
n312 is replaced by one with estimated error 0.01472
error = 0.01472
area = 2110
delay = 12.7
#gates = 848
output circuit result/alu4_151_0.01472_2110_12.7.blif
time = 2163690595 us
--------------- round 152 ---------------
seed = 46356353
n732 is replaced by n365 with inverter with estimated error 0.014
error = 0.014
area = 2108
delay = 12.7
#gates = 848
output circuit result/alu4_152_0.014_2108_12.7.blif
time = 2174201399 us
--------------- round 153 ---------------
seed = 2283529273
n740 is replaced by zero with estimated error 0.01481
error = 0.01481
area = 2106
delay = 12.7
#gates = 847
output circuit result/alu4_153_0.01481_2106_12.7.blif
time = 2184725591 us
--------------- round 154 ---------------
seed = 2684005138
n1122 is replaced by n1064 with estimated error 0.01419
error = 0.01419
area = 2104
delay = 12.7
#gates = 846
output circuit result/alu4_154_0.01419_2104_12.7.blif
time = 2195234210 us
--------------- round 155 ---------------
seed = 1442104999
n586 is replaced by n322 with inverter with estimated error 0.01473
error = 0.01473
area = 2100
delay = 12.7
#gates = 845
output circuit result/alu4_155_0.01473_2100_12.7.blif
time = 2205661193 us
--------------- round 156 ---------------
seed = 2473911309
n719 is replaced by one with estimated error 0.01492
error = 0.01492
area = 2098
delay = 12.7
#gates = 844
output circuit result/alu4_156_0.01492_2098_12.7.blif
time = 2216109351 us
--------------- round 157 ---------------
seed = 2903034618
n419 is replaced by zero with estimated error 0.0147
error = 0.0147
area = 2096
delay = 12.7
#gates = 843
output circuit result/alu4_157_0.0147_2096_12.7.blif
time = 2226465807 us
--------------- round 158 ---------------
seed = 1959407872
n921 is replaced by one with estimated error 0.01542
error = 0.01542
area = 2094
delay = 12.7
#gates = 842
output circuit result/alu4_158_0.01542_2094_12.7.blif
time = 2236854244 us
--------------- round 159 ---------------
seed = 1322608274
n550 is replaced by n121 with estimated error 0.01523
error = 0.01523
area = 2092
delay = 12.7
#gates = 841
output circuit result/alu4_159_0.01523_2092_12.7.blif
time = 2247220211 us
--------------- round 160 ---------------
seed = 385024803
n1001 is replaced by one with estimated error 0.01666
error = 0.01666
area = 2087
delay = 12.7
#gates = 838
output circuit result/alu4_160_0.01666_2087_12.7.blif
time = 2257533715 us
--------------- round 161 ---------------
seed = 2021244067
n742 is replaced by one with estimated error 0.01592
error = 0.01592
area = 2081
delay = 12.7
#gates = 836
output circuit result/alu4_161_0.01592_2081_12.7.blif
time = 2267838940 us
--------------- round 162 ---------------
seed = 3432920500
n1120 is replaced by one with estimated error 0.01546
error = 0.01546
area = 2072
delay = 12.7
#gates = 833
output circuit result/alu4_162_0.01546_2072_12.7.blif
time = 2278036000 us
--------------- round 163 ---------------
seed = 715548288
n872 is replaced by zero with estimated error 0.01641
error = 0.01641
area = 2070
delay = 12.7
#gates = 832
output circuit result/alu4_163_0.01641_2070_12.7.blif
time = 2288172616 us
--------------- round 164 ---------------
seed = 2582022178
n882 is replaced by zero with estimated error 0.0164
error = 0.0164
area = 2069
delay = 12.7
#gates = 831
output circuit result/alu4_164_0.0164_2069_12.7.blif
time = 2298353839 us
--------------- round 165 ---------------
seed = 195063955
n1003 is replaced by zero with estimated error 0.01697
error = 0.01697
area = 2066
delay = 12.7
#gates = 830
output circuit result/alu4_165_0.01697_2066_12.7.blif
time = 2308492534 us
--------------- round 166 ---------------
seed = 769094887
n907 is replaced by zero with estimated error 0.01731
error = 0.01731
area = 2048
delay = 12.7
#gates = 823
output circuit result/alu4_166_0.01731_2048_12.7.blif
time = 2318610033 us
--------------- round 167 ---------------
seed = 4258031277
n1045 is replaced by n890 with inverter with estimated error 0.01772
error = 0.01772
area = 2042
delay = 12.7
#gates = 822
output circuit result/alu4_167_0.01772_2042_12.7.blif
time = 2328564550 us
--------------- round 168 ---------------
seed = 821940258
n894 is replaced by n1141 with estimated error 0.01777
error = 0.01777
area = 2039
delay = 12.7
#gates = 821
output circuit result/alu4_168_0.01777_2039_12.7.blif
time = 2338426724 us
--------------- round 169 ---------------
seed = 3523506601
n903 is replaced by one with estimated error 0.01737
error = 0.01737
area = 2036
delay = 12.7
#gates = 820
output circuit result/alu4_169_0.01737_2036_12.7.blif
time = 2348340000 us
--------------- round 170 ---------------
seed = 3249712492
n1032 is replaced by one with estimated error 0.01758
error = 0.01758
area = 2029
delay = 12.7
#gates = 817
output circuit result/alu4_170_0.01758_2029_12.7.blif
time = 2358208951 us
--------------- round 171 ---------------
seed = 2187582624
n761 is replaced by one with estimated error 0.01797
error = 0.01797
area = 2020
delay = 12.7
#gates = 813
output circuit result/alu4_171_0.01797_2020_12.7.blif
time = 2368029431 us
--------------- round 172 ---------------
seed = 1541175077
n885 is replaced by one with estimated error 0.01925
error = 0.01925
area = 1989
delay = 12.7
#gates = 803
output circuit result/alu4_172_0.01925_1989_12.7.blif
time = 2377702850 us
--------------- round 173 ---------------
seed = 1471933355
n611 is replaced by one with estimated error 0.01883
error = 0.01883
area = 1985
delay = 12.7
#gates = 802
output circuit result/alu4_173_0.01883_1985_12.7.blif
time = 2387114834 us
--------------- round 174 ---------------
seed = 4268682796
n658 is replaced by n592 with estimated error 0.01986
error = 0.01986
area = 1978
delay = 12.7
#gates = 799
output circuit result/alu4_174_0.01986_1978_12.7.blif
time = 2396510261 us
--------------- round 175 ---------------
seed = 3636347609
n663 is replaced by one with estimated error 0.01913
error = 0.01913
area = 1974
delay = 12.7
#gates = 797
output circuit result/alu4_175_0.01913_1974_12.7.blif
time = 2405870443 us
--------------- round 176 ---------------
seed = 2003813904
n914 is replaced by n443 with estimated error 0.01936
error = 0.01936
area = 1972
delay = 12.7
#gates = 796
output circuit result/alu4_176_0.01936_1972_12.7.blif
time = 2415215869 us
--------------- round 177 ---------------
seed = 1347247276
n850 is replaced by zero with estimated error 0.01934
error = 0.01934
area = 1970
delay = 12.7
#gates = 795
output circuit result/alu4_177_0.01934_1970_12.7.blif
time = 2424518918 us
--------------- round 178 ---------------
seed = 63234355
n202 is replaced by n851 with estimated error 0.01998
error = 0.01998
area = 1967
delay = 12.7
#gates = 794
output circuit result/alu4_178_0.01998_1967_12.7.blif
time = 2433782310 us
--------------- round 179 ---------------
seed = 1778190917
n1085 is replaced by n1141 with estimated error 0.02008
error = 0.02008
area = 1961
delay = 12.7
#gates = 792
output circuit result/alu4_179_0.02008_1961_12.7.blif
time = 2443025435 us
--------------- round 180 ---------------
seed = 586149953
n1089 is replaced by n890 with estimated error 0.02031
error = 0.02031
area = 1951
delay = 12.7
#gates = 789
output circuit result/alu4_180_0.02031_1951_12.7.blif
time = 2452217654 us
--------------- round 181 ---------------
seed = 1698995897
n948 is replaced by n121 with estimated error 0.0201
error = 0.0201
area = 1947
delay = 12.7
#gates = 787
output circuit result/alu4_181_0.0201_1947_12.7.blif
time = 2461338361 us
--------------- round 182 ---------------
seed = 1644166107
n1141 is replaced by one with estimated error 0.02094
error = 0.02094
area = 1946
delay = 12.7
#gates = 786
output circuit result/alu4_182_0.02094_1946_12.7.blif
time = 2470512131 us
--------------- round 183 ---------------
seed = 95102660
n916 is replaced by n97 with estimated error 0.02063
error = 0.02063
area = 1944
delay = 12.7
#gates = 785
output circuit result/alu4_183_0.02063_1944_12.7.blif
time = 2479628225 us
--------------- round 184 ---------------
seed = 951095759
n1042 is replaced by one with estimated error 0.0209
error = 0.0209
area = 1938
delay = 12.7
#gates = 783
output circuit result/alu4_184_0.0209_1938_12.7.blif
time = 2488645237 us
--------------- round 185 ---------------
seed = 2113919793
n917 is replaced by n512 with estimated error 0.0208
error = 0.0208
area = 1937
delay = 12.7
#gates = 782
output circuit result/alu4_185_0.0208_1937_12.7.blif
time = 2497635827 us
--------------- round 186 ---------------
seed = 968159352
n915 is replaced by n97 with inverter with estimated error 0.02129
error = 0.02129
area = 1935
delay = 12.7
#gates = 782
output circuit result/alu4_186_0.02129_1935_12.7.blif
time = 2506608580 us
--------------- round 187 ---------------
seed = 353684799
n1121 is replaced by zero with estimated error 0.02142
error = 0.02142
area = 1927
delay = 12.7
#gates = 779
output circuit result/alu4_187_0.02142_1927_12.7.blif
time = 2515573828 us
--------------- round 188 ---------------
seed = 699780845
n383 is replaced by zero with estimated error 0.0222
error = 0.0222
area = 1923
delay = 12.7
#gates = 777
output circuit result/alu4_188_0.0222_1923_12.7.blif
time = 2524525862 us
--------------- round 189 ---------------
seed = 1304141363
n347 is replaced by zero with estimated error 0.02179
error = 0.02179
area = 1920
delay = 12.7
#gates = 776
output circuit result/alu4_189_0.02179_1920_12.7.blif
time = 2533412256 us
--------------- round 190 ---------------
seed = 812921421
n866 is replaced by zero with estimated error 0.02139
error = 0.02139
area = 1918
delay = 12.7
#gates = 775
output circuit result/alu4_190_0.02139_1918_12.7.blif
time = 2542267344 us
--------------- round 191 ---------------
seed = 1993600612
n728 is replaced by one with estimated error 0.02192
error = 0.02192
area = 1912
delay = 12.7
#gates = 772
output circuit result/alu4_191_0.02192_1912_12.7.blif
time = 2551126831 us
--------------- round 192 ---------------
seed = 40235241
n256 is replaced by one with estimated error 0.02156
error = 0.02156
area = 1909
delay = 12.7
#gates = 771
output circuit result/alu4_192_0.02156_1909_12.7.blif
time = 2559934968 us
--------------- round 193 ---------------
seed = 1180492700
n1123 is replaced by n724 with estimated error 0.02234
error = 0.02234
area = 1907
delay = 12.7
#gates = 770
output circuit result/alu4_193_0.02234_1907_12.7.blif
time = 2568683570 us
--------------- round 194 ---------------
seed = 2512649475
n258 is replaced by one with estimated error 0.02273
error = 0.02273
area = 1896
delay = 12.7
#gates = 766
output circuit result/alu4_194_0.02273_1896_12.7.blif
time = 2577466748 us
--------------- round 195 ---------------
seed = 1631151971
n279 is replaced by n1017 with estimated error 0.02389
error = 0.02389
area = 1892
delay = 12.7
#gates = 765
output circuit result/alu4_195_0.02389_1892_12.7.blif
time = 2586133937 us
--------------- round 196 ---------------
seed = 17969650
n344 is replaced by n134 with estimated error 0.02319
error = 0.02319
area = 1889
delay = 12.7
#gates = 764
output circuit result/alu4_196_0.02319_1889_12.7.blif
time = 2594756912 us
--------------- round 197 ---------------
seed = 1825746952
n423 is replaced by n724 with estimated error 0.02361
error = 0.02361
area = 1888
delay = 12.7
#gates = 763
output circuit result/alu4_197_0.02361_1888_12.7.blif
time = 2603403927 us
--------------- round 198 ---------------
seed = 689275104
n1074 is replaced by zero with estimated error 0.02443
error = 0.02443
area = 1883
delay = 12.7
#gates = 761
output circuit result/alu4_198_0.02443_1883_12.7.blif
time = 2612035170 us
--------------- round 199 ---------------
seed = 2894126439
n1006 is replaced by one with estimated error 0.02309
error = 0.02309
area = 1876
delay = 12.7
#gates = 758
output circuit result/alu4_199_0.02309_1876_12.7.blif
time = 2620616045 us
--------------- round 200 ---------------
seed = 4248339250
n1078 is replaced by zero with estimated error 0.02489
error = 0.02489
area = 1864
delay = 12.7
#gates = 754
output circuit result/alu4_200_0.02489_1864_12.7.blif
time = 2629181527 us
--------------- round 201 ---------------
seed = 4022534588
n350 is replaced by zero with estimated error 0.02422
error = 0.02422
area = 1862
delay = 12.7
#gates = 753
output circuit result/alu4_201_0.02422_1862_12.7.blif
time = 2637630104 us
--------------- round 202 ---------------
seed = 4287346554
n624 is replaced by one with estimated error 0.02529
error = 0.02529
area = 1853
delay = 12.7
#gates = 750
output circuit result/alu4_202_0.02529_1853_12.7.blif
time = 2646021004 us
--------------- round 203 ---------------
seed = 1587455121
n213 is replaced by o_2_ with estimated error 0.0268
error = 0.0268
area = 1831
delay = 12.7
#gates = 740
output circuit result/alu4_203_0.0268_1831_12.7.blif
time = 2654364340 us
--------------- round 204 ---------------
seed = 250849990
n252 is replaced by n182 with estimated error 0.02652
error = 0.02652
area = 1809
delay = 12.7
#gates = 732
output circuit result/alu4_204_0.02652_1809_12.7.blif
time = 2662451634 us
--------------- round 205 ---------------
seed = 608035432
n220 is replaced by n182 with estimated error 0.0259
error = 0.0259
area = 1806
delay = 12.7
#gates = 731
output circuit result/alu4_205_0.0259_1806_12.7.blif
time = 2670332434 us
--------------- round 206 ---------------
seed = 71440926
n158 is replaced by n156 with estimated error 0.02658
error = 0.02658
area = 1796
delay = 12.7
#gates = 727
output circuit result/alu4_206_0.02658_1796_12.7.blif
time = 2678201445 us
--------------- round 207 ---------------
seed = 304093937
n145 is replaced by n168 with estimated error 0.0264
error = 0.0264
area = 1787
delay = 12.7
#gates = 724
output circuit result/alu4_207_0.0264_1787_12.7.blif
time = 2685927644 us
--------------- round 208 ---------------
seed = 3694626084
n163 is replaced by one with estimated error 0.02635
error = 0.02635
area = 1784
delay = 12.7
#gates = 722
output circuit result/alu4_208_0.02635_1784_12.7.blif
time = 2693597936 us
--------------- round 209 ---------------
seed = 583197130
n1019 is replaced by n182 with estimated error 0.02647
error = 0.02647
area = 1781
delay = 12.7
#gates = 721
output circuit result/alu4_209_0.02647_1781_12.7.blif
time = 2701212938 us
--------------- round 210 ---------------
seed = 2657503367
n186 is replaced by n182 with inverter with estimated error 0.02643
error = 0.02643
area = 1773
delay = 12.7
#gates = 718
output circuit result/alu4_210_0.02643_1773_12.7.blif
time = 2708805975 us
--------------- round 211 ---------------
seed = 2469588263
n174 is replaced by n231 with estimated error 0.0258
error = 0.0258
area = 1770
delay = 12.7
#gates = 717
output circuit result/alu4_211_0.0258_1770_12.7.blif
time = 2716297714 us
--------------- round 212 ---------------
seed = 366784766
n391 is replaced by n1061 with estimated error 0.02697
error = 0.02697
area = 1755
delay = 12.7
#gates = 711
output circuit result/alu4_212_0.02697_1755_12.7.blif
time = 2723813742 us
--------------- round 213 ---------------
seed = 82729395
n358 is replaced by n149 with estimated error 0.02668
error = 0.02668
area = 1752
delay = 12.7
#gates = 710
output circuit result/alu4_213_0.02668_1752_12.7.blif
time = 2731193211 us
--------------- round 214 ---------------
seed = 2090456485
n348 is replaced by n1014 with estimated error 0.02642
error = 0.02642
area = 1739
delay = 12.7
#gates = 705
output circuit result/alu4_214_0.02642_1739_12.7.blif
time = 2738547717 us
--------------- round 215 ---------------
seed = 3021816295
n1039 is replaced by zero with estimated error 0.0278
error = 0.0278
area = 1735
delay = 12.7
#gates = 703
output circuit result/alu4_215_0.0278_1735_12.7.blif
time = 2745782518 us
--------------- round 216 ---------------
seed = 1393906968
n762 is replaced by one with estimated error 0.0272
error = 0.0272
area = 1730
delay = 12.7
#gates = 701
output circuit result/alu4_216_0.0272_1730_12.7.blif
time = 2752972946 us
--------------- round 217 ---------------
seed = 3400479719
n223 is replaced by n393 with estimated error 0.0278
error = 0.0278
area = 1727
delay = 12.7
#gates = 700
output circuit result/alu4_217_0.0278_1727_12.7.blif
time = 2760147157 us
--------------- round 218 ---------------
seed = 296263428
n632 is replaced by n636 with estimated error 0.02889
error = 0.02889
area = 1720
delay = 12.7
#gates = 697
output circuit result/alu4_218_0.02889_1720_12.7.blif
time = 2767279034 us
--------------- round 219 ---------------
seed = 4167487760
n398 is replaced by n555 with estimated error 0.02984
error = 0.02984
area = 1717
delay = 12.7
#gates = 696
output circuit result/alu4_219_0.02984_1717_12.7.blif
time = 2774374768 us
--------------- round 220 ---------------
seed = 2303987798
n923 is replaced by zero with estimated error 0.02871
error = 0.02871
area = 1706
delay = 12.7
#gates = 693
output circuit result/alu4_220_0.02871_1706_12.7.blif
time = 2781477825 us
--------------- round 221 ---------------
seed = 2899520063
n910 is replaced by zero with estimated error 0.02951
error = 0.02951
area = 1702
delay = 12.7
#gates = 691
output circuit result/alu4_221_0.02951_1702_12.7.blif
time = 2788509570 us
--------------- round 222 ---------------
seed = 1577697038
n1083 is replaced by zero with estimated error 0.03012
error = 0.03012
area = 1676
delay = 12.7
#gates = 680
output circuit result/alu4_222_0.03012_1676_12.7.blif
time = 2795507226 us
--------------- round 223 ---------------
seed = 269674614
n217 is replaced by n182 with estimated error 0.03168
error = 0.03168
area = 1669
delay = 12.7
#gates = 678
output circuit result/alu4_223_0.03168_1669_12.7.blif
time = 2802303058 us
--------------- round 224 ---------------
seed = 89913020
n216 is replaced by n971 with estimated error 0.03134
error = 0.03134
area = 1666
delay = 12.7
#gates = 677
output circuit result/alu4_224_0.03134_1666_12.7.blif
time = 2809038160 us
--------------- round 225 ---------------
seed = 3621268833
n777 is replaced by n125 with estimated error 0.02976
error = 0.02976
area = 1663
delay = 12.7
#gates = 676
output circuit result/alu4_225_0.02976_1663_12.7.blif
time = 2815753073 us
--------------- round 226 ---------------
seed = 1668893618
n590 is replaced by one with estimated error 0.03138
error = 0.03138
area = 1656
delay = 12.7
#gates = 673
output circuit result/alu4_226_0.03138_1656_12.7.blif
time = 2822494885 us
--------------- round 227 ---------------
seed = 3038136036
n969 is replaced by one with estimated error 0.03154
error = 0.03154
area = 1652
delay = 12.7
#gates = 671
output circuit result/alu4_227_0.03154_1652_12.7.blif
time = 2829177127 us
--------------- round 228 ---------------
seed = 783090795
n178 is replaced by n234 with estimated error 0.03199
error = 0.03199
area = 1648
delay = 12.7
#gates = 669
output circuit result/alu4_228_0.03199_1648_12.7.blif
time = 2835823940 us
--------------- round 229 ---------------
seed = 3141246092
n1090 is replaced by one with estimated error 0.03267
error = 0.03267
area = 1629
delay = 12.7
#gates = 664
output circuit result/alu4_229_0.03267_1629_12.7.blif
time = 2842429401 us
--------------- round 230 ---------------
seed = 2397133471
n501 is replaced by one with estimated error 0.03428
error = 0.03428
area = 1613
delay = 12.7
#gates = 658
output circuit result/alu4_230_0.03428_1613_12.7.blif
time = 2848854078 us
--------------- round 231 ---------------
seed = 2927231394
n1093 is replaced by one with estimated error 0.03299
error = 0.03299
area = 1609
delay = 12.7
#gates = 657
output circuit result/alu4_231_0.03299_1609_12.7.blif
time = 2855207811 us
--------------- round 232 ---------------
seed = 3927613636
n1058 is replaced by n134 with estimated error 0.03445
error = 0.03445
area = 1604
delay = 12.7
#gates = 654
output circuit result/alu4_232_0.03445_1604_12.7.blif
time = 2861556841 us
--------------- round 233 ---------------
seed = 2670396788
n363 is replaced by n88 with estimated error 0.03472
error = 0.03472
area = 1602
delay = 12.7
#gates = 653
output circuit result/alu4_233_0.03472_1602_12.7.blif
time = 2867869175 us
--------------- round 234 ---------------
seed = 287885931
n1139 is replaced by one with estimated error 0.03454
error = 0.03454
area = 1601
delay = 12.7
#gates = 652
output circuit result/alu4_234_0.03454_1601_12.7.blif
time = 2874234630 us
--------------- round 235 ---------------
seed = 157789739
n552 is replaced by one with estimated error 0.03502
error = 0.03502
area = 1595
delay = 12.7
#gates = 650
output circuit result/alu4_235_0.03502_1595_12.7.blif
time = 2880515992 us
--------------- round 236 ---------------
seed = 1501011515
n1030 is replaced by one with estimated error 0.03668
error = 0.03668
area = 1579
delay = 12.7
#gates = 643
output circuit result/alu4_236_0.03668_1579_12.7.blif
time = 2886734352 us
--------------- round 237 ---------------
seed = 2237110416
n721 is replaced by one with estimated error 0.03754
error = 0.03754
area = 1573
delay = 12.7
#gates = 641
output circuit result/alu4_237_0.03754_1573_12.7.blif
time = 2892811288 us
--------------- round 238 ---------------
seed = 2244282858
n691 is replaced by n168 with estimated error 0.0377
error = 0.0377
area = 1571
delay = 12.7
#gates = 640
output circuit result/alu4_238_0.0377_1571_12.7.blif
time = 2898888769 us
--------------- round 239 ---------------
seed = 3359744254
n644 is replaced by one with estimated error 0.0377
error = 0.0377
area = 1567
delay = 12.7
#gates = 639
output circuit result/alu4_239_0.0377_1567_12.7.blif
time = 2904922760 us
--------------- round 240 ---------------
seed = 2831685442
n646 is replaced by n643 with estimated error 0.03747
error = 0.03747
area = 1560
delay = 12.7
#gates = 636
output circuit result/alu4_240_0.03747_1560_12.7.blif
time = 2910955746 us
--------------- round 241 ---------------
seed = 2275151350
n959 is replaced by one with estimated error 0.03804
error = 0.03804
area = 1553
delay = 12.7
#gates = 634
output circuit result/alu4_241_0.03804_1553_12.7.blif
time = 2916929017 us
--------------- round 242 ---------------
seed = 3071493901
n94 is replaced by n56 with estimated error 0.03972
error = 0.03972
area = 1546
delay = 12.7
#gates = 631
output circuit result/alu4_242_0.03972_1546_12.7.blif
time = 2922821646 us
--------------- round 243 ---------------
seed = 1420314349
n557 is replaced by one with estimated error 0.0388
error = 0.0388
area = 1542
delay = 12.7
#gates = 630
output circuit result/alu4_243_0.0388_1542_12.7.blif
time = 2928669164 us
--------------- round 244 ---------------
seed = 814663555
n565 is replaced by one with estimated error 0.0385
error = 0.0385
area = 1534
delay = 12.7
#gates = 627
output circuit result/alu4_244_0.0385_1534_12.7.blif
time = 2934505104 us
--------------- round 245 ---------------
seed = 3060767854
n593 is replaced by n430 with estimated error 0.03942
error = 0.03942
area = 1532
delay = 12.7
#gates = 626
output circuit result/alu4_245_0.03942_1532_12.7.blif
time = 2940281901 us
--------------- round 246 ---------------
seed = 3292202624
n1102 is replaced by one with estimated error 0.04037
error = 0.04037
area = 1530
delay = 12.7
#gates = 625
output circuit result/alu4_246_0.04037_1530_12.7.blif
time = 2946005784 us
--------------- round 247 ---------------
seed = 1196788323
n326 is replaced by n267 with estimated error 0.03988
error = 0.03988
area = 1526
delay = 12.7
#gates = 624
output circuit result/alu4_247_0.03988_1526_12.7.blif
time = 2951739210 us
--------------- round 248 ---------------
seed = 1439658976
n1060 is replaced by n822 with estimated error 0.04098
error = 0.04098
area = 1524
delay = 12.7
#gates = 623
output circuit result/alu4_248_0.04098_1524_12.7.blif
time = 2957471189 us
--------------- round 249 ---------------
seed = 579216103
n1059 is replaced by n132 with estimated error 0.04145
error = 0.04145
area = 1521
delay = 12.7
#gates = 622
output circuit result/alu4_249_0.04145_1521_12.7.blif
time = 2963180236 us
--------------- round 250 ---------------
seed = 1836059662
n708 is replaced by one with estimated error 0.04149
error = 0.04149
area = 1508
delay = 12.7
#gates = 617
output circuit result/alu4_250_0.04149_1508_12.7.blif
time = 2968852012 us
--------------- round 251 ---------------
seed = 1457388942
n591 is replaced by n194 with estimated error 0.04236
error = 0.04236
area = 1505
delay = 12.7
#gates = 616
output circuit result/alu4_251_0.04236_1505_12.7.blif
time = 2974415251 us
--------------- round 252 ---------------
seed = 2980655273
n664 is replaced by n1036 with estimated error 0.04173
error = 0.04173
area = 1502
delay = 12.7
#gates = 615
output circuit result/alu4_252_0.04173_1502_12.7.blif
time = 2979973807 us
--------------- round 253 ---------------
seed = 3157256915
n592 is replaced by n327 with estimated error 0.0431
error = 0.0431
area = 1495
delay = 12.7
#gates = 613
output circuit result/alu4_253_0.0431_1495_12.7.blif
time = 2985499803 us
--------------- round 254 ---------------
seed = 4234028213
n606 is replaced by zero with estimated error 0.04152
error = 0.04152
area = 1494
delay = 12.7
#gates = 612
output circuit result/alu4_254_0.04152_1494_12.7.blif
time = 2991018833 us
--------------- round 255 ---------------
seed = 3929260292
n327 is replaced by zero with estimated error 0.04308
error = 0.04308
area = 1492
delay = 12.7
#gates = 611
output circuit result/alu4_255_0.04308_1492_12.7.blif
time = 2996510972 us
--------------- round 256 ---------------
seed = 1313928051
n1036 is replaced by one with estimated error 0.04304
error = 0.04304
area = 1490
delay = 12.7
#gates = 610
output circuit result/alu4_256_0.04304_1490_12.7.blif
time = 3001981223 us
--------------- round 257 ---------------
seed = 181433524
n601 is replaced by n599 with estimated error 0.04349
error = 0.04349
area = 1483
delay = 12.7
#gates = 607
output circuit result/alu4_257_0.04349_1483_12.7.blif
time = 3007432159 us
--------------- round 258 ---------------
seed = 3021480149
n982 is replaced by n980 with estimated error 0.04678
error = 0.04678
area = 1460
delay = 12.7
#gates = 598
output circuit result/alu4_258_0.04678_1460_12.7.blif
time = 3012839509 us
--------------- round 259 ---------------
seed = 985112191
n246 is replaced by n766 with estimated error 0.04444
error = 0.04444
area = 1459
delay = 12.7
#gates = 597
output circuit result/alu4_259_0.04444_1459_12.7.blif
time = 3018089786 us
--------------- round 260 ---------------
seed = 2925699077
n781 is replaced by n746 with estimated error 0.04548
error = 0.04548
area = 1447
delay = 12.7
#gates = 593
output circuit result/alu4_260_0.04548_1447_12.7.blif
time = 3023302894 us
--------------- round 261 ---------------
seed = 1555972136
n733 is replaced by n394 with estimated error 0.04726
error = 0.04726
area = 1438
delay = 12.7
#gates = 590
output circuit result/alu4_261_0.04726_1438_12.7.blif
time = 3028445241 us
--------------- round 262 ---------------
seed = 1832142789
n537 is replaced by n129 with estimated error 0.04619
error = 0.04619
area = 1435
delay = 12.7
#gates = 589
output circuit result/alu4_262_0.04619_1435_12.7.blif
time = 3033569641 us
--------------- round 263 ---------------
seed = 3772010928
n291 is replaced by one with estimated error 0.0477
error = 0.0477
area = 1429
delay = 12.7
#gates = 587
output circuit result/alu4_263_0.0477_1429_12.7.blif
time = 3038650717 us
--------------- round 264 ---------------
seed = 2466399155
n734 is replaced by zero with estimated error 0.04693
error = 0.04693
area = 1425
delay = 12.7
#gates = 585
output circuit result/alu4_264_0.04693_1425_12.7.blif
time = 3043684070 us
--------------- round 265 ---------------
seed = 748466192
n735 is replaced by one with estimated error 0.04683
error = 0.04683
area = 1421
delay = 12.7
#gates = 583
output circuit result/alu4_265_0.04683_1421_12.7.blif
time = 3048690100 us
--------------- round 266 ---------------
seed = 3442825082
n1020 is replaced by n415 with estimated error 0.04845
error = 0.04845
area = 1418
delay = 12.7
#gates = 582
output circuit result/alu4_266_0.04845_1418_12.7.blif
time = 3053648054 us
--------------- round 267 ---------------
seed = 2134293196
n1143 is replaced by one with estimated error 0.04902
error = 0.04902
area = 1417
delay = 12.7
#gates = 581
output circuit result/alu4_267_0.04902_1417_12.7.blif
time = 3058580857 us
--------------- round 268 ---------------
seed = 3066279933
exceed error bound
