module alu (
    input logic [2:0] aluOp,
    input logic [31:0] a,b,
    output logic [31:0] out
);

always_comb begin : AluMux
    case (aluOp)
        3'b000 : out = a & b;
        3'b001 : out = a | b;
        3'b010 : out = a + b;
        3'b110 : out = a - b:
        3'b111 : out = (a<b) ? 1 : 0;
        default: out = Z';
    endcase
end
    
endmodule