0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.sim/sim_1/synth/func/xsim/glbl.v,1724786426,verilog,,,,glbl,,axi_vip_v1_1_19;processing_system7_vip_v1_0_21;smartconnect_v1_0;uvm;xilinx_vip,,,,,,
C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.sim/sim_1/synth/func/xsim/tb_func_synth.vhd,1742423491,vhdl,,,,\zynq_design_axi_smc_1_sc_exit_v1_0_16_exit__parameterized0\;\zynq_design_axi_smc_1_sc_exit_v1_0_16_exit__parameterized1\;\zynq_design_axi_smc_1_sc_exit_v1_0_16_exit__parameterized2\;\zynq_design_axi_smc_1_sc_exit_v1_0_16_top__parameterized0\;\zynq_design_axi_smc_1_sc_exit_v1_0_16_top__parameterized1\;\zynq_design_axi_smc_1_sc_exit_v1_0_16_top__parameterized2\;\zynq_design_axi_smc_1_sc_node_v1_0_17_fifo__parameterized0\;\zynq_design_axi_smc_1_sc_node_v1_0_17_fifo__parameterized1\;\zynq_design_axi_smc_1_sc_node_v1_0_17_fifo__parameterized2\;\zynq_design_axi_smc_1_sc_node_v1_0_17_mi_handler__parameterized0\;\zynq_design_axi_smc_1_sc_node_v1_0_17_mi_handler__parameterized0_20\;\zynq_design_axi_smc_1_sc_node_v1_0_17_mi_handler__parameterized0_25\;\zynq_design_axi_smc_1_sc_node_v1_0_17_mi_handler__parameterized0_30\;\zynq_design_axi_smc_1_sc_node_v1_0_17_mi_handler__parameterized10\;\zynq_design_axi_smc_1_sc_node_v1_0_17_mi_handler__parameterized11\;\zynq_design_axi_smc_1_sc_node_v1_0_17_mi_handler__parameterized12\;\zynq_design_axi_smc_1_sc_node_v1_0_17_mi_handler__parameterized13\;\zynq_design_axi_smc_1_sc_node_v1_0_17_mi_handler__parameterized1\;\zynq_design_axi_smc_1_sc_node_v1_0_17_mi_handler__parameterized1_19\;\zynq_design_axi_smc_1_sc_node_v1_0_17_mi_handler__parameterized1_24\;\zynq_design_axi_smc_1_sc_node_v1_0_17_mi_handler__parameterized1_29\;\zynq_design_axi_smc_1_sc_node_v1_0_17_mi_handler__parameterized2\;\zynq_design_axi_smc_1_sc_node_v1_0_17_mi_handler__parameterized2_18\;\zynq_design_axi_smc_1_sc_node_v1_0_17_mi_handler__parameterized2_23\;\zynq_design_axi_smc_1_sc_node_v1_0_17_mi_handler__parameterized2_28\;\zynq_design_axi_smc_1_sc_node_v1_0_17_mi_handler__parameterized3\;\zynq_design_axi_smc_1_sc_node_v1_0_17_mi_handler__parameterized3_17\;\zynq_design_axi_smc_1_sc_node_v1_0_17_mi_handler__parameterized3_22\;\zynq_design_axi_smc_1_sc_node_v1_0_17_mi_handler__parameterized3_27\;\zynq_design_axi_smc_1_sc_node_v1_0_17_mi_handler__parameterized4\;\zynq_design_axi_smc_1_sc_node_v1_0_17_mi_handler__parameterized5\;\zynq_design_axi_smc_1_sc_node_v1_0_17_mi_handler__parameterized6\;\zynq_design_axi_smc_1_sc_node_v1_0_17_mi_handler__parameterized7\;\zynq_design_axi_smc_1_sc_node_v1_0_17_mi_handler__parameterized8\;\zynq_design_axi_smc_1_sc_node_v1_0_17_mi_handler__parameterized9\;\zynq_design_axi_smc_1_sc_node_v1_0_17_reg_fifo__parameterized0\;\zynq_design_axi_smc_1_sc_node_v1_0_17_reg_fifo__parameterized1\;\zynq_design_axi_smc_1_sc_node_v1_0_17_reg_fifo__parameterized2\;\zynq_design_axi_smc_1_sc_node_v1_0_17_si_handler__parameterized6\;\zynq_design_axi_smc_1_sc_node_v1_0_17_si_handler__parameterized7\;\zynq_design_axi_smc_1_sc_node_v1_0_17_top__parameterized0\;\zynq_design_axi_smc_1_sc_node_v1_0_17_top__parameterized0__xdcDup__1\;\zynq_design_axi_smc_1_sc_node_v1_0_17_top__parameterized0__xdcDup__2\;\zynq_design_axi_smc_1_sc_node_v1_0_17_top__parameterized0__xdcDup__3\;\zynq_design_axi_smc_1_sc_node_v1_0_17_top__parameterized10\;\zynq_design_axi_smc_1_sc_node_v1_0_17_top__parameterized11\;\zynq_design_axi_smc_1_sc_node_v1_0_17_top__parameterized12\;\zynq_design_axi_smc_1_sc_node_v1_0_17_top__parameterized13\;\zynq_design_axi_smc_1_sc_node_v1_0_17_top__parameterized1\;\zynq_design_axi_smc_1_sc_node_v1_0_17_top__parameterized1__xdcDup__1\;\zynq_design_axi_smc_1_sc_node_v1_0_17_top__parameterized1__xdcDup__2\;\zynq_design_axi_smc_1_sc_node_v1_0_17_top__parameterized1__xdcDup__3\;\zynq_design_axi_smc_1_sc_node_v1_0_17_top__parameterized2\;\zynq_design_axi_smc_1_sc_node_v1_0_17_top__parameterized2__xdcDup__1\;\zynq_design_axi_smc_1_sc_node_v1_0_17_top__parameterized2__xdcDup__2\;\zynq_design_axi_smc_1_sc_node_v1_0_17_top__parameterized2__xdcDup__3\;\zynq_design_axi_smc_1_sc_node_v1_0_17_top__parameterized3\;\zynq_design_axi_smc_1_sc_node_v1_0_17_top__parameterized3__xdcDup__1\;\zynq_design_axi_smc_1_sc_node_v1_0_17_top__parameterized3__xdcDup__2\;\zynq_design_axi_smc_1_sc_node_v1_0_17_top__parameterized3__xdcDup__3\;\zynq_design_axi_smc_1_sc_node_v1_0_17_top__parameterized4\;\zynq_design_axi_smc_1_sc_node_v1_0_17_top__parameterized5\;\zynq_design_axi_smc_1_sc_node_v1_0_17_top__parameterized6\;\zynq_design_axi_smc_1_sc_node_v1_0_17_top__parameterized7\;\zynq_design_axi_smc_1_sc_node_v1_0_17_top__parameterized8\;\zynq_design_axi_smc_1_sc_node_v1_0_17_top__parameterized9\;\zynq_design_axi_smc_1_sc_node_v1_0_17_top__xdcDup__1\;\zynq_design_axi_smc_1_sc_node_v1_0_17_top__xdcDup__2\;\zynq_design_axi_smc_1_sc_node_v1_0_17_top__xdcDup__3\;\zynq_design_axi_smc_1_sc_sc2axi_v1_0_10_top__parameterized0\;\zynq_design_axi_smc_1_sc_sc2axi_v1_0_10_top__parameterized1\;\zynq_design_axi_smc_1_sc_sc2axi_v1_0_10_top__parameterized2\;\zynq_design_axi_smc_1_sc_switchboard_v1_0_8_top__1\;\zynq_design_axi_smc_1_sc_switchboard_v1_0_8_top__parameterized0\;\zynq_design_axi_smc_1_sc_switchboard_v1_0_8_top__parameterized0__1\;\zynq_design_axi_smc_1_sc_switchboard_v1_0_8_top__parameterized1\;\zynq_design_axi_smc_1_sc_switchboard_v1_0_8_top__parameterized2\;\zynq_design_axi_smc_1_sc_switchboard_v1_0_8_top__parameterized3\;\zynq_design_axi_smc_1_sc_switchboard_v1_0_8_top__parameterized4\;\zynq_design_axi_smc_1_sc_switchboard_v1_0_8_top__parameterized5\;\zynq_design_axi_smc_1_sc_switchboard_v1_0_8_top__parameterized6\;\zynq_design_axi_smc_1_sc_util_v1_0_4_axi_reg_stall__parameterized0\;\zynq_design_axi_smc_1_sc_util_v1_0_4_axi_reg_stall__parameterized0_16\;\zynq_design_axi_smc_1_sc_util_v1_0_4_counter__parameterized0\;\zynq_design_axi_smc_1_sc_util_v1_0_4_counter__parameterized0_10\;\zynq_design_axi_smc_1_sc_util_v1_0_4_counter__parameterized0_11\;\zynq_design_axi_smc_1_sc_util_v1_0_4_counter__parameterized0_14\;\zynq_design_axi_smc_1_sc_util_v1_0_4_counter__parameterized0_3\;\zynq_design_axi_smc_1_sc_util_v1_0_4_counter__parameterized1\;\zynq_design_axi_smc_1_sc_util_v1_0_4_counter__parameterized1_0\;\zynq_design_axi_smc_1_sc_util_v1_0_4_counter__parameterized1_1\;\zynq_design_axi_smc_1_sc_util_v1_0_4_counter__parameterized1_2\;\zynq_design_axi_smc_1_sc_util_v1_0_4_counter__parameterized1_5\;\zynq_design_axi_smc_1_sc_util_v1_0_4_counter__parameterized1_6\;\zynq_design_axi_smc_1_sc_util_v1_0_4_counter__parameterized1_7\;\zynq_design_axi_smc_1_sc_util_v1_0_4_counter__parameterized1_8\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__16\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__17\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__18\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__19\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__20\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__21\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__22\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__23\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__24\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__25\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__26\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__27\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__28\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__29\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__30\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__31\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__32\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__33\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__34\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__35\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__36\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__37\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__38\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__39\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__40\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__41\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__42\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__43\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__44\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__45\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__46\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__47\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__48\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__49\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__50\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__51\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__52\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__53\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__54\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__55\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__56\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__57\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__58\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__59\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__60\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__61\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__62\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__63\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__64\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__65\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__66\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__67\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__68\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__69\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__70\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__71\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__72\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__73\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__74\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__75\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__76\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__77\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__78\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__79\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__80\;\zynq_design_axi_smc_1_xpm_cdc_async_rst__81\;zynq_design;zynq_design_axi_smc_1;zynq_design_axi_smc_1_bd_375a;zynq_design_axi_smc_1_bd_375a_arinsw_0;zynq_design_axi_smc_1_bd_375a_arni_0;zynq_design_axi_smc_1_bd_375a_aroutsw_0;zynq_design_axi_smc_1_bd_375a_awinsw_0;zynq_design_axi_smc_1_bd_375a_awni_0;zynq_design_axi_smc_1_bd_375a_awoutsw_0;zynq_design_axi_smc_1_bd_375a_binsw_0;zynq_design_axi_smc_1_bd_375a_bni_0;zynq_design_axi_smc_1_bd_375a_boutsw_0;zynq_design_axi_smc_1_bd_375a_m00arn_0;zynq_design_axi_smc_1_bd_375a_m00awn_0;zynq_design_axi_smc_1_bd_375a_m00bn_0;zynq_design_axi_smc_1_bd_375a_m00e_0;zynq_design_axi_smc_1_bd_375a_m00rn_0;zynq_design_axi_smc_1_bd_375a_m00s2a_0;zynq_design_axi_smc_1_bd_375a_m00wn_0;zynq_design_axi_smc_1_bd_375a_m01arn_0;zynq_design_axi_smc_1_bd_375a_m01awn_0;zynq_design_axi_smc_1_bd_375a_m01bn_0;zynq_design_axi_smc_1_bd_375a_m01e_0;zynq_design_axi_smc_1_bd_375a_m01rn_0;zynq_design_axi_smc_1_bd_375a_m01s2a_0;zynq_design_axi_smc_1_bd_375a_m01wn_0;zynq_design_axi_smc_1_bd_375a_m02arn_0;zynq_design_axi_smc_1_bd_375a_m02awn_0;zynq_design_axi_smc_1_bd_375a_m02bn_0;zynq_design_axi_smc_1_bd_375a_m02e_0;zynq_design_axi_smc_1_bd_375a_m02rn_0;zynq_design_axi_smc_1_bd_375a_m02s2a_0;zynq_design_axi_smc_1_bd_375a_m02wn_0;zynq_design_axi_smc_1_bd_375a_m03arn_0;zynq_design_axi_smc_1_bd_375a_m03awn_0;zynq_design_axi_smc_1_bd_375a_m03bn_0;zynq_design_axi_smc_1_bd_375a_m03e_0;zynq_design_axi_smc_1_bd_375a_m03rn_0;zynq_design_axi_smc_1_bd_375a_m03s2a_0;zynq_design_axi_smc_1_bd_375a_m03wn_0;zynq_design_axi_smc_1_bd_375a_psr_aclk_0;zynq_design_axi_smc_1_bd_375a_rinsw_0;zynq_design_axi_smc_1_bd_375a_rni_0;zynq_design_axi_smc_1_bd_375a_routsw_0;zynq_design_axi_smc_1_bd_375a_s00a2s_0;zynq_design_axi_smc_1_bd_375a_s00mmu_0;zynq_design_axi_smc_1_bd_375a_s00sic_0;zynq_design_axi_smc_1_bd_375a_s00tr_0;zynq_design_axi_smc_1_bd_375a_sarn_0;zynq_design_axi_smc_1_bd_375a_sawn_0;zynq_design_axi_smc_1_bd_375a_sbn_0;zynq_design_axi_smc_1_bd_375a_srn_0;zynq_design_axi_smc_1_bd_375a_swn_0;zynq_design_axi_smc_1_bd_375a_winsw_0;zynq_design_axi_smc_1_bd_375a_wni_0;zynq_design_axi_smc_1_bd_375a_woutsw_0;zynq_design_axi_smc_1_cdc_sync;zynq_design_axi_smc_1_clk_map_imp_v88rq0;zynq_design_axi_smc_1_i_nodes_imp_1d7vyk6;zynq_design_axi_smc_1_lpf;zynq_design_axi_smc_1_m00_exit_pipeline_imp_11rsl8j;zynq_design_axi_smc_1_m00_nodes_imp_1nyh773;zynq_design_axi_smc_1_m01_exit_pipeline_imp_184m343;zynq_design_axi_smc_1_m01_nodes_imp_j66h21;zynq_design_axi_smc_1_m02_exit_pipeline_imp_1a6ls77;zynq_design_axi_smc_1_m02_nodes_imp_fy3qpu;zynq_design_axi_smc_1_m03_exit_pipeline_imp_1d7jgeb;zynq_design_axi_smc_1_m03_nodes_imp_19mrkac;zynq_design_axi_smc_1_proc_sys_reset;zynq_design_axi_smc_1_s00_entry_pipeline_imp_32c9kw;zynq_design_axi_smc_1_s00_nodes_imp_8imr2y;zynq_design_axi_smc_1_sc_axi2sc_v1_0_10_top;zynq_design_axi_smc_1_sc_exit_v1_0_16_exit;zynq_design_axi_smc_1_sc_exit_v1_0_16_top;zynq_design_axi_smc_1_sc_mmu_v1_0_14_decerr_slave;zynq_design_axi_smc_1_sc_mmu_v1_0_14_top;zynq_design_axi_smc_1_sc_node_v1_0_17_arb_alg_rr;zynq_design_axi_smc_1_sc_node_v1_0_17_arb_alg_rr_4;zynq_design_axi_smc_1_sc_node_v1_0_17_fi_regulator;zynq_design_axi_smc_1_sc_node_v1_0_17_fi_regulator_9;zynq_design_axi_smc_1_sc_node_v1_0_17_fifo;zynq_design_axi_smc_1_sc_node_v1_0_17_fifo_12;zynq_design_axi_smc_1_sc_node_v1_0_17_mi_handler;zynq_design_axi_smc_1_sc_node_v1_0_17_mi_handler_21;zynq_design_axi_smc_1_sc_node_v1_0_17_mi_handler_26;zynq_design_axi_smc_1_sc_node_v1_0_17_mi_handler_31;zynq_design_axi_smc_1_sc_node_v1_0_17_reg_fifo;zynq_design_axi_smc_1_sc_node_v1_0_17_reg_fifo_13;zynq_design_axi_smc_1_sc_node_v1_0_17_top;zynq_design_axi_smc_1_sc_sc2axi_v1_0_10_top;zynq_design_axi_smc_1_sc_si_converter_v1_0_14_axilite_conv;zynq_design_axi_smc_1_sc_si_converter_v1_0_14_top;zynq_design_axi_smc_1_sc_switchboard_v1_0_8_top;zynq_design_axi_smc_1_sc_transaction_regulator_v1_0_11_singleorder;zynq_design_axi_smc_1_sc_transaction_regulator_v1_0_11_singleorder_15;zynq_design_axi_smc_1_sc_transaction_regulator_v1_0_11_top;zynq_design_axi_smc_1_sc_util_v1_0_4_axi_splitter;zynq_design_axi_smc_1_sequence_psr;zynq_design_axi_smc_1_switchboards_imp_wjdn66;zynq_design_axi_smc_1_upcnt_n;zynq_design_axi_smc_1_xpm_cdc_async_rst;zynq_design_controlsubsystemip_0_0;zynq_design_controlsubsystemip_0_0_controlsubsystemip;zynq_design_datamemip_0_0;zynq_design_datamemip_0_0_datamemip;zynq_design_instructionmemip_0_0;zynq_design_instructionmemip_0_0_instructionmemip;zynq_design_processing_system7_0_0;zynq_design_processing_system7_0_0_processing_system7_v5_5_processing_system7;zynq_design_registerip_0_0;zynq_design_registerip_0_0_registerip;zynq_design_riscvcorezynq_0_0;zynq_design_riscvcorezynq_0_0_alu;zynq_design_riscvcorezynq_0_0_controlunit;zynq_design_riscvcorezynq_0_0_exmem;zynq_design_riscvcorezynq_0_0_idex;zynq_design_riscvcorezynq_0_0_ifid;zynq_design_riscvcorezynq_0_0_internal_connections;zynq_design_riscvcorezynq_0_0_memwb;zynq_design_riscvcorezynq_0_0_pcimmadder;zynq_design_riscvcorezynq_0_0_program_counter;zynq_design_riscvcorezynq_0_0_riscvcorezynq;zynq_design_rst_ps7_0_50m_0;zynq_design_rst_ps7_0_50m_0_cdc_sync;zynq_design_rst_ps7_0_50m_0_cdc_sync_0;zynq_design_rst_ps7_0_50m_0_lpf;zynq_design_rst_ps7_0_50m_0_proc_sys_reset;zynq_design_rst_ps7_0_50m_0_sequence_psr;zynq_design_rst_ps7_0_50m_0_upcnt_n;zynq_design_wrapper,,,,,,,,
C:/Users/Chris/Desktop/RiscV-NPU-DualCore/RISCV32I_ZYNQCORE/RISCV32I_ZYNQCORE.srcs/sim_1/new/zynq_wrapper_tb.sv,1742396575,systemVerilog,,,,tb,,axi_vip_v1_1_19;processing_system7_vip_v1_0_21;smartconnect_v1_0;uvm;xilinx_vip,../../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/0127/hdl/verilog;../../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/86fe/hdl;../../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/ec67/hdl;../../../../../RISCV32I_ZYNQCORE.gen/sources_1/bd/zynq_design/ipshared/f0b6/hdl/verilog;F:/Vivado/2024.2/data/xilinx_vip/include,,,,,
