// Seed: 1644600613
module module_0 (
    input  wand id_0,
    output tri0 id_1,
    input  tri0 id_2,
    input  tri1 id_3,
    output wand id_4,
    input  tri0 id_5,
    input  tri  id_6,
    output wire id_7
);
  assign id_1 = id_3;
  wire id_9;
  tri  id_10 = -1;
endmodule
module module_0 (
    output tri id_0,
    output wor id_1,
    input uwire id_2,
    input tri id_3,
    input supply0 id_4,
    output uwire id_5,
    output wand id_6,
    input wor id_7,
    output uwire id_8,
    input uwire id_9,
    input tri id_10,
    output supply1 id_11
);
  assign id_8 = 1 < id_2;
  module_0 modCall_1 (
      id_10,
      id_0,
      id_9,
      id_10,
      id_6,
      id_7,
      id_4,
      id_8
  );
  assign modCall_1.id_4 = 0;
  assign module_1[1] = id_3;
  wire id_13;
endmodule
