<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>_cnt_max2</thread>
	</reg_ops>
	<thread>
		<name>_cnt_max2</name>
		<resource>
			<latency>0</latency>
			<delay>0.5156</delay>
			<module_name>pw_weight_addr_gen_N_Mux_16_3_24_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>MUX(3)</label>
			<unit_area>113.5440</unit_area>
			<comb_area>113.5440</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>227.0880</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2346</delay>
			<module_name>pw_weight_addr_gen_Add2i1u16_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>+</label>
			<unit_area>101.7108</unit_area>
			<comb_area>101.7108</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>203.4216</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>32</reg_bits>
		<reg_count>2</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>32</count>
			<total_area>175.1040</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>91.5740</mux_area>
		<control_area>0.0000</control_area>
		<total_area>697.1876</total_area>
		<comb_area>522.0836</comb_area>
		<seq_area>175.1040</seq_area>
		<total_bits>32</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_set_max_num</thread>
	</reg_ops>
	<thread>
		<name>_set_max_num</name>
		<resource>
			<latency>0</latency>
			<delay>1.1261</delay>
			<module_name>pw_weight_addr_gen_Add3u8u8Subu16u16_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>(( d - c ) + (b + a))</label>
			<unit_area>244.8720</unit_area>
			<comb_area>244.8720</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>489.7440</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>64</reg_bits>
		<reg_count>4</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>64</count>
			<total_area>350.2080</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>839.9520</total_area>
		<comb_area>489.7440</comb_area>
		<seq_area>350.2080</seq_area>
		<total_bits>64</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_pw_weight_data_valid</thread>
	</reg_ops>
	<thread>
		<name>_pw_weight_data_valid</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_cache_en</thread>
	</reg_ops>
	<thread>
		<name>_cache_en</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_pw_weight_addr_valid</thread>
	</reg_ops>
	<thread>
		<name>_pw_weight_addr_valid</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_delay</thread>
	</reg_ops>
	<thread>
		<name>_delay</name>
		<reg_bits>17</reg_bits>
		<reg_count>17</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>17</count>
			<total_area>93.0240</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>48.6487</mux_area>
		<control_area>0.0000</control_area>
		<total_area>141.6727</total_area>
		<comb_area>48.6487</comb_area>
		<seq_area>93.0240</seq_area>
		<total_bits>17</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_pw_weight_addr</thread>
	</reg_ops>
	<thread>
		<name>_pw_weight_addr</name>
		<reg_bits>32</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>32</count>
			<total_area>175.1040</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>91.5739</mux_area>
		<control_area>0.0000</control_area>
		<total_area>266.6779</total_area>
		<comb_area>91.5739</comb_area>
		<seq_area>175.1040</seq_area>
		<total_bits>32</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_tmp_pw_weight_addr</thread>
	</reg_ops>
	<thread>
		<name>_tmp_pw_weight_addr</name>
		<resource>
			<latency>0</latency>
			<delay>1.1638</delay>
			<module_name>pw_weight_addr_gen_Add_32Ux32U_32U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>290.3580</unit_area>
			<comb_area>290.3580</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>290.3580</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>32</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>32</count>
			<total_area>175.1040</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>91.5739</mux_area>
		<control_area>0.0000</control_area>
		<total_area>557.0359</total_area>
		<comb_area>381.9319</comb_area>
		<seq_area>175.1040</seq_area>
		<total_bits>32</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_org_pos</thread>
	</reg_ops>
	<thread>
		<name>_org_pos</name>
		<resource>
			<latency>0</latency>
			<delay>1.0973</delay>
			<module_name>pw_weight_addr_gen_Mul_16Ux16U_32U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>2538.5634</unit_area>
			<comb_area>2538.5634</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2538.5634</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.1990</delay>
			<module_name>pw_weight_addr_gen_Add_32Ux16U_32U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>211.6980</unit_area>
			<comb_area>211.6980</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>211.6980</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>64</reg_bits>
		<reg_count>2</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>64</count>
			<total_area>350.2080</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>183.1478</mux_area>
		<control_area>0.0000</control_area>
		<total_area>3283.6172</total_area>
		<comb_area>2933.4092</comb_area>
		<seq_area>350.2080</seq_area>
		<total_bits>64</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_of_pos</thread>
	</reg_ops>
	<thread>
		<name>_of_pos</name>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>133.3390</total_area>
		<comb_area>45.7870</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_if_pos</thread>
	</reg_ops>
	<thread>
		<name>_if_pos</name>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>133.3390</total_area>
		<comb_area>45.7870</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_run</thread>
	</reg_ops>
	<thread>
		<name>_run</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>pw_weight_addr_gen_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>pw_weight_addr_gen_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.6840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.3857</total_area>
		<comb_area>4.9137</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_if_ctrl</thread>
	</reg_ops>
	<thread>
		<name>_if_ctrl</name>
		<resource>
			<latency>0</latency>
			<delay>0.4209</delay>
			<module_name>pw_weight_addr_gen_EqSubi1u16u16_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b == a - 1ULL)</label>
			<unit_area>171.6498</unit_area>
			<comb_area>171.6498</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>171.6498</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>pw_weight_addr_gen_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>180.5418</total_area>
		<comb_area>180.5418</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_if_counter</thread>
	</reg_ops>
	<thread>
		<name>_if_counter</name>
		<resource>
			<latency>0</latency>
			<delay>0.8628</delay>
			<module_name>pw_weight_addr_gen_MuxAdd2i1u16u16u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 1ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
			<unit_area>99.1800</unit_area>
			<comb_area>99.1800</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>99.1800</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>pw_weight_addr_gen_Muxi0u16u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>21.8880</unit_area>
			<comb_area>21.8880</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>21.8880</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>254.4070</total_area>
		<comb_area>166.8550</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_ox_ctrl</thread>
	</reg_ops>
	<thread>
		<name>_ox_ctrl</name>
		<resource>
			<latency>0</latency>
			<delay>0.5427</delay>
			<module_name>pw_weight_addr_gen_EqSubu8u16u16_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(c == b - a)</label>
			<unit_area>218.2644</unit_area>
			<comb_area>218.2644</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>218.2644</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>pw_weight_addr_gen_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>227.1564</total_area>
		<comb_area>227.1564</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_ox_counter</thread>
	</reg_ops>
	<thread>
		<name>_ox_counter</name>
		<resource>
			<latency>0</latency>
			<delay>0.8387</delay>
			<module_name>pw_weight_addr_gen_Add_16Ux8U_16U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>94.7340</unit_area>
			<comb_area>94.7340</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>94.7340</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>pw_weight_addr_gen_N_Mux_16_2_22_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>38.3040</unit_area>
			<comb_area>38.3040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>38.3040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>pw_weight_addr_gen_Muxi0u16u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>21.8880</unit_area>
			<comb_area>21.8880</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>21.8880</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>288.2650</total_area>
		<comb_area>200.7130</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_oy_ctrl</thread>
	</reg_ops>
	<thread>
		<name>_oy_ctrl</name>
		<resource>
			<latency>0</latency>
			<delay>0.4209</delay>
			<module_name>pw_weight_addr_gen_EqSubi1u16u16_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b == a - 1ULL)</label>
			<unit_area>171.6498</unit_area>
			<comb_area>171.6498</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>171.6498</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>pw_weight_addr_gen_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>180.5418</total_area>
		<comb_area>180.5418</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_oy_counter</thread>
	</reg_ops>
	<thread>
		<name>_oy_counter</name>
		<resource>
			<latency>0</latency>
			<delay>0.2828</delay>
			<module_name>pw_weight_addr_gen_MuxAdd2i1u16u16u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 1ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
			<unit_area>154.0881</unit_area>
			<comb_area>154.0881</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>154.0881</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>pw_weight_addr_gen_Muxi0u16u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>21.8880</unit_area>
			<comb_area>21.8880</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>21.8880</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>309.3151</total_area>
		<comb_area>221.7631</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_of_ctrl</thread>
	</reg_ops>
	<thread>
		<name>_of_ctrl</name>
		<resource>
			<latency>0</latency>
			<delay>0.4209</delay>
			<module_name>pw_weight_addr_gen_EqSubi1u16u16_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(b == a - 1ULL)</label>
			<unit_area>171.6498</unit_area>
			<comb_area>171.6498</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>171.6498</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>pw_weight_addr_gen_And_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>180.5418</total_area>
		<comb_area>180.5418</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_of_counter</thread>
	</reg_ops>
	<thread>
		<name>_of_counter</name>
		<resource>
			<latency>0</latency>
			<delay>0.2828</delay>
			<module_name>pw_weight_addr_gen_MuxAdd2i1u16u16u1_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 1ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
			<unit_area>154.0881</unit_area>
			<comb_area>154.0881</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>154.0881</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>pw_weight_addr_gen_Muxi0u16u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>21.8880</unit_area>
			<comb_area>21.8880</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>21.8880</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>16</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>16</count>
			<total_area>87.5520</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>45.7870</mux_area>
		<control_area>0.0000</control_area>
		<total_area>309.3151</total_area>
		<comb_area>221.7631</comb_area>
		<seq_area>87.5520</seq_area>
		<total_bits>16</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_finish</thread>
	</reg_ops>
	<thread>
		<name>_finish</name>
		<resource>
			<latency>0</latency>
			<delay>0.0687</delay>
			<module_name>pw_weight_addr_gen_AndReduction_4S_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>and_reduce</label>
			<unit_area>11.4741</unit_area>
			<comb_area>11.4741</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>11.4741</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>11.4741</total_area>
		<comb_area>11.4741</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_enable</thread>
	</reg_ops>
	<thread>
		<name>_enable</name>
		<resource>
			<latency>0</latency>
			<delay>0.2988</delay>
			<module_name>pw_weight_addr_gen_Eqi1u16_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>==</label>
			<unit_area>8.5500</unit_area>
			<comb_area>8.5500</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>17.1000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>pw_weight_addr_gen_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>pw_weight_addr_gen_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>pw_weight_addr_gen_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.6840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>31.5897</total_area>
		<comb_area>26.1177</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<resource>
		<latency>0</latency>
		<delay>1.0973</delay>
		<module_name>pw_weight_addr_gen_Mul_16Ux16U_32U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>2538.5634</unit_area>
		<comb_area>2538.5634</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2538.5634</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.4209</delay>
		<module_name>pw_weight_addr_gen_EqSubi1u16u16_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>(b == a - 1ULL)</label>
		<unit_area>171.6498</unit_area>
		<comb_area>171.6498</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>514.9494</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.1261</delay>
		<module_name>pw_weight_addr_gen_Add3u8u8Subu16u16_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>(( d - c ) + (b + a))</label>
		<unit_area>244.8720</unit_area>
		<comb_area>244.8720</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>489.7440</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2828</delay>
		<module_name>pw_weight_addr_gen_MuxAdd2i1u16u16u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 1ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
		<unit_area>154.0881</unit_area>
		<comb_area>154.0881</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>308.1762</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.1638</delay>
		<module_name>pw_weight_addr_gen_Add_32Ux32U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>290.3580</unit_area>
		<comb_area>290.3580</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>290.3580</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.5156</delay>
		<module_name>pw_weight_addr_gen_N_Mux_16_3_24_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>MUX(3)</label>
		<unit_area>113.5440</unit_area>
		<comb_area>113.5440</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>227.0880</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.5427</delay>
		<module_name>pw_weight_addr_gen_EqSubu8u16u16_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>(c == b - a)</label>
		<unit_area>218.2644</unit_area>
		<comb_area>218.2644</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>218.2644</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.1990</delay>
		<module_name>pw_weight_addr_gen_Add_32Ux16U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>211.6980</unit_area>
		<comb_area>211.6980</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>211.6980</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2346</delay>
		<module_name>pw_weight_addr_gen_Add2i1u16_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>101.7108</unit_area>
		<comb_area>101.7108</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>203.4216</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8628</delay>
		<module_name>pw_weight_addr_gen_MuxAdd2i1u16u16u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 1ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
		<unit_area>99.1800</unit_area>
		<comb_area>99.1800</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>99.1800</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8387</delay>
		<module_name>pw_weight_addr_gen_Add_16Ux8U_16U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>94.7340</unit_area>
		<comb_area>94.7340</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>94.7340</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>pw_weight_addr_gen_Muxi0u16u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>21.8880</unit_area>
		<comb_area>21.8880</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>87.5520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>pw_weight_addr_gen_N_Mux_16_2_22_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>38.3040</unit_area>
		<comb_area>38.3040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>38.3040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>pw_weight_addr_gen_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>35.5680</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2988</delay>
		<module_name>pw_weight_addr_gen_Eqi1u16_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>8.5500</unit_area>
		<comb_area>8.5500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>17.1000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0687</delay>
		<module_name>pw_weight_addr_gen_AndReduction_4S_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>and_reduce</label>
		<unit_area>11.4741</unit_area>
		<comb_area>11.4741</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>11.4741</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>pw_weight_addr_gen_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5.4720</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>pw_weight_addr_gen_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1.3680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>pw_weight_addr_gen_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>1.3680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>341</reg_bits>
	<reg_count>37</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>341</count>
		<total_area>2055.4200</total_area>
		<unit_area>6.0276</unit_area>
		<comb_area>0.0000</comb_area>
		<seq_area>6.0276</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>0.0000</mux_area>
	<control_area>0.0000</control_area>
	<total_area>7449.8031</total_area>
	<comb_area>5394.3831</comb_area>
	<seq_area>2055.4200</seq_area>
	<total_bits>341</total_bits>
	<state_count>44</state_count>
	<netlist>
		<module_name>pw_weight_addr_gen</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>618</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>rstn</name>
			<datatype W="1">bool</datatype>
			<source_loc>619</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>stop</name>
			<datatype W="1">bool</datatype>
			<source_loc>4238</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>start</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>644</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>start_rising</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4456</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>systolic_en</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>661</source_loc>
		</port>
		<source_loc>
			<id>4341</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4306,4326</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>systolic_depth</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>4341</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>feature_width</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>3892</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>feature_height</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>3896</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>feature_channel</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>686</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>out_feature_width</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>687</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>out_feature_height</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>688</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>out_feature_channel</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>3900</source_loc>
		</port>
		<source_loc>
			<id>4484</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3893,4458</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>filter_width</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4484</source_loc>
		</port>
		<source_loc>
			<id>4483</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3897,4457</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>filter_height</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4483</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>filter_channel</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>3891</source_loc>
		</port>
		<source_loc>
			<id>2785</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>3373,2134</sub_loc>
		</source_loc>
		<source_loc>
			<id>4504</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2785,3854</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>stride_x</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>4504</source_loc>
		</port>
		<source_loc>
			<id>2780</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>3372,2170</sub_loc>
		</source_loc>
		<source_loc>
			<id>4500</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2780,3853</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>stride_y</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>4500</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>pad_top_size</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>3898</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>pad_bottom_size</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>3899</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>pad_left_size</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>3894</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>pad_right_size</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>3895</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>read_weight_base_addr</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4198</source_loc>
		</port>
		<source_loc>
			<id>4171</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4168,4170</sub_loc>
		</source_loc>
		<source_loc>
			<id>4172</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4171,4173,4174</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>pw_weight_addr</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4172</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</port>
		<port>
			<direction>out</direction>
			<name>pw_weight_addr_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>4064</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<source_loc>
			<id>3931</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3928,3930</sub_loc>
		</source_loc>
		<source_loc>
			<id>3932</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3931,3933,3934</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>pw_weight_data_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>3932</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<source_loc>
			<id>3939</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3936,3938</sub_loc>
		</source_loc>
		<source_loc>
			<id>3940</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3939,3941,3942</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>cache_en</name>
			<datatype W="1">bool</datatype>
			<source_loc>3940</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<signal>
			<name>pw_weight_addr_gen_AndReduction_4S_1U_1_29_in1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>1675</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_And_1Ux1U_1U_4_35_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4465</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_And_1Ux1U_1U_4_34_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4461</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_Eqi1u16_4_33_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4464</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_And_1Ux1U_1U_4_32_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4463</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_Not_1U_1U_4_31_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4460</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4485</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4443,4459,4442</sub_loc>
		</source_loc>
		<signal>
			<name>pw_weight_addr_gen_AndReduction_4S_1U_1_29_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4485</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_Eqi1u16_4_30_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4462</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_Or_1Ux1U_1U_4_36_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4466</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3003</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>872,3341</sub_loc>
		</source_loc>
		<source_loc>
			<id>4580</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3003,4239,4453,4454,4467,4487,4488</sub_loc>
		</source_loc>
		<signal>
			<name>enable</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4580</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_Not_1U_1U_4_10_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4240</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_And_1Ux1U_1U_4_11_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4241</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_EqSubi1u16u16_1_12_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4261</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_MuxAdd2i1u16u16u1_4_14_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4281</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_Muxi0u16u1_4_15_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4282</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_EqSubu8u16u16_1_16_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4307</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_N_Mux_16_2_22_4_19_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4328</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4340</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4310,4325,4263,4279,4303,4438,4262,2968</sub_loc>
		</source_loc>
		<signal>
			<name>pw_weight_addr_gen_And_1Ux1U_1U_1_13_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4340</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_Add_16Ux8U_16U_4_18_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4327</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_Muxi0u16u1_4_20_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4329</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2956</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>848,3278</sub_loc>
		</source_loc>
		<source_loc>
			<id>1697</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>145</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>2955</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>848,1697</sub_loc>
		</source_loc>
		<source_loc>
			<id>4553</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2956,2955,4304,4321,4322,4330,4343,4344</sub_loc>
		</source_loc>
		<signal>
			<name>ox_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4553</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_EqSubi1u16u16_1_21_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4357</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_MuxAdd2i1u16u16u1_1_23_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4376</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4386</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4360,4375,4309,4324,4354,4439,4308,2946</sub_loc>
		</source_loc>
		<signal>
			<name>pw_weight_addr_gen_And_1Ux1U_1U_1_17_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4386</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_Muxi0u16u1_4_24_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4377</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2936</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>851,3253</sub_loc>
		</source_loc>
		<source_loc>
			<id>1819</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>160</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>2935</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>851,1819</sub_loc>
		</source_loc>
		<source_loc>
			<id>4535</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2936,2935,4355,4371,4372,4378,4388,4389</sub_loc>
		</source_loc>
		<signal>
			<name>oy_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4535</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_EqSubi1u16u16_1_25_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4400</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_EqSubi1u16u16_1_25_in1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>1849</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4428</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4402,4418,4441,4401</sub_loc>
		</source_loc>
		<signal>
			<name>pw_weight_addr_gen_And_1Ux1U_1U_1_26_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4428</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_MuxAdd2i1u16u16u1_1_27_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4420</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4429</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4403,4419,4359,4374,4397,4440,4358,2927</sub_loc>
		</source_loc>
		<signal>
			<name>pw_weight_addr_gen_And_1Ux1U_1U_1_22_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4429</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_Muxi0u16u1_4_28_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4421</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2977</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>844,3303</sub_loc>
		</source_loc>
		<source_loc>
			<id>1643</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>130</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>2976</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>844,1643</sub_loc>
		</source_loc>
		<source_loc>
			<id>4565</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2977,2976,4277,4283,4293,4294</sub_loc>
		</source_loc>
		<signal>
			<name>if_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4565</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>2917</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>854,3228</sub_loc>
		</source_loc>
		<source_loc>
			<id>1869</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>176</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>2916</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>854,1869</sub_loc>
		</source_loc>
		<source_loc>
			<id>4522</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2917,2916,4416,4422,4432,4433</sub_loc>
		</source_loc>
		<signal>
			<name>of_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4522</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>4231</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4197,4228,4230</sub_loc>
		</source_loc>
		<source_loc>
			<id>4232</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4231,4233,4234</sub_loc>
		</source_loc>
		<signal>
			<name>if_pos</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4232</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>4223</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4199,4220,4222</sub_loc>
		</source_loc>
		<source_loc>
			<id>4224</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4223,4225,4226</sub_loc>
		</source_loc>
		<signal>
			<name>of_pos</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4224</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_Add_32Ux16U_32U_4_9_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4203</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_Mul_16Ux16U_32U_1_8_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4201</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4209</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4179,4196,4202</sub_loc>
		</source_loc>
		<source_loc>
			<id>4213</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4209,4214,4215</sub_loc>
		</source_loc>
		<signal>
			<name>org_of_pos</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4213</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<source_loc>
			<id>4208</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4178,4195,4204</sub_loc>
		</source_loc>
		<source_loc>
			<id>4210</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4208,4211,4212</sub_loc>
		</source_loc>
		<signal>
			<name>org_if_pos</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4210</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_Add_32Ux32U_32U_4_7_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4180</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4185</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4169,4177,4181</sub_loc>
		</source_loc>
		<source_loc>
			<id>4186</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4185,4187,4188</sub_loc>
		</source_loc>
		<signal>
			<name>tmp_pw_weight_addr</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4186</source_loc>
			<area>196.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>196.9920</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<source_loc>
			<id>4113</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4045,4061,4080,4085</sub_loc>
		</source_loc>
		<source_loc>
			<id>4125</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4113,4126,4127</sub_loc>
		</source_loc>
		<signal>
			<name>pw_weight_addr_valid_4d</name>
			<datatype W="1">bool</datatype>
			<source_loc>4125</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4112</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4044,4060,4079,4086</sub_loc>
		</source_loc>
		<source_loc>
			<id>4122</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4112,4123,4124</sub_loc>
		</source_loc>
		<signal>
			<name>pw_weight_addr_valid_3d</name>
			<datatype W="1">bool</datatype>
			<source_loc>4122</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4111</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4043,4059,4078,4087</sub_loc>
		</source_loc>
		<source_loc>
			<id>4119</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4111,4120,4121</sub_loc>
		</source_loc>
		<signal>
			<name>pw_weight_addr_valid_2d</name>
			<datatype W="1">bool</datatype>
			<source_loc>4119</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4110</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4042,4058,4077,4088</sub_loc>
		</source_loc>
		<source_loc>
			<id>4116</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4110,4117,4118</sub_loc>
		</source_loc>
		<signal>
			<name>pw_weight_addr_valid_1d</name>
			<datatype W="1">bool</datatype>
			<source_loc>4116</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4108</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4039,4056,4075,4091</sub_loc>
		</source_loc>
		<source_loc>
			<id>4161</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4108,4162,4163</sub_loc>
		</source_loc>
		<signal>
			<name>run_8d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4161</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4107</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4038,4055,4074,4092</sub_loc>
		</source_loc>
		<source_loc>
			<id>4158</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4107,4159,4160</sub_loc>
		</source_loc>
		<signal>
			<name>run_7d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4158</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4106</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4037,4054,4073,4093</sub_loc>
		</source_loc>
		<source_loc>
			<id>4155</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4106,4156,4157</sub_loc>
		</source_loc>
		<signal>
			<name>run_6d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4155</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4105</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4036,4053,4072,4094</sub_loc>
		</source_loc>
		<source_loc>
			<id>4152</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4105,4153,4154</sub_loc>
		</source_loc>
		<signal>
			<name>run_5d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4152</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4104</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4035,4052,4071,4095</sub_loc>
		</source_loc>
		<source_loc>
			<id>4149</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4104,4150,4151</sub_loc>
		</source_loc>
		<signal>
			<name>run_4d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4149</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4570</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2986,4264,4280,4068,4237,4242,4249,4250,4258</sub_loc>
		</source_loc>
		<signal>
			<name>run</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4570</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4102</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4032,4049,4069,4098</sub_loc>
		</source_loc>
		<source_loc>
			<id>4140</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4102,4141,4142</sub_loc>
		</source_loc>
		<signal>
			<name>run_1d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4140</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4103</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4033,4050,4070,4097</sub_loc>
		</source_loc>
		<source_loc>
			<id>4143</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4103,4144,4145</sub_loc>
		</source_loc>
		<signal>
			<name>run_2d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4143</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4109</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4040,4057,4076,4090</sub_loc>
		</source_loc>
		<source_loc>
			<id>4164</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4109,4165,4166</sub_loc>
		</source_loc>
		<signal>
			<name>run_9d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4164</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4114</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4046,4062,4081,4084</sub_loc>
		</source_loc>
		<source_loc>
			<id>4128</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4114,4129,4130</sub_loc>
		</source_loc>
		<signal>
			<name>pw_weight_addr_valid_5d</name>
			<datatype W="1">bool</datatype>
			<source_loc>4128</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4099</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3945,4034,4051,4096</sub_loc>
		</source_loc>
		<source_loc>
			<id>4146</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4099,4147,4148</sub_loc>
		</source_loc>
		<signal>
			<name>run_3d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4146</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4100</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3937,4041,4089</sub_loc>
		</source_loc>
		<source_loc>
			<id>4137</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4100,4138,4139</sub_loc>
		</source_loc>
		<signal>
			<name>run_10d</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4137</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4101</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3929,4047,4063,4083</sub_loc>
		</source_loc>
		<source_loc>
			<id>4131</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4101,4132,4133</sub_loc>
		</source_loc>
		<signal>
			<name>pw_weight_addr_valid_6d</name>
			<datatype W="1">bool</datatype>
			<source_loc>4131</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>3917</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3901,3918,4399</sub_loc>
		</source_loc>
		<signal>
			<name>of_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>3917</source_loc>
			<area>87.5520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>87.5520</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_16</module_name>
		</signal>
		<source_loc>
			<id>3915</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3906,3916,4200,4260</sub_loc>
		</source_loc>
		<signal>
			<name>if_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>3915</source_loc>
			<area>87.5520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>87.5520</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_16</module_name>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_Add3u8u8Subu16u16_4_5_out1</name>
			<datatype W="16">sc_int</datatype>
			<source_loc>3902</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_Add3u8u8Subu16u16_4_6_out1</name>
			<datatype W="16">sc_int</datatype>
			<source_loc>3904</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_N_Mux_16_3_24_4_2_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>3860</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_N_Mux_16_3_24_4_2_in2</name>
			<datatype W="15">sc_uint</datatype>
			<source_loc>2148</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_N_Mux_16_3_24_4_2_in3</name>
			<datatype W="14">sc_uint</datatype>
			<source_loc>2158</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2727</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2163,2138</sub_loc>
		</source_loc>
		<source_loc>
			<id>2784</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>3374,2727</sub_loc>
		</source_loc>
		<source_loc>
			<id>4506</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2784,3855,3905,3920</sub_loc>
		</source_loc>
		<signal>
			<name>ox_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4506</source_loc>
			<area>87.5520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>87.5520</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_16</module_name>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_N_Mux_16_3_24_4_1_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>3857</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_N_Mux_16_3_24_4_1_in2</name>
			<datatype W="15">sc_uint</datatype>
			<source_loc>2184</source_loc>
			<async/>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_N_Mux_16_3_24_4_1_in3</name>
			<datatype W="14">sc_uint</datatype>
			<source_loc>2194</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>2726</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2199,2174</sub_loc>
		</source_loc>
		<source_loc>
			<id>2779</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>3375,2726</sub_loc>
		</source_loc>
		<source_loc>
			<id>4502</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2779,3856,3903,3922</sub_loc>
		</source_loc>
		<signal>
			<name>oy_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>4502</source_loc>
			<area>87.5520</area>
			<comb_area>0.0000</comb_area>
			<seq_area>87.5520</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_16</module_name>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_Add2i1u16_1_3_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>3858</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3873</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3852,3859</sub_loc>
		</source_loc>
		<source_loc>
			<id>3878</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3873,3879,3880,4356</sub_loc>
		</source_loc>
		<signal>
			<name>oy_cnt_max2</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>3878</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<signal>
			<name>pw_weight_addr_gen_Add2i1u16_1_4_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>3861</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3874</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3851,3862</sub_loc>
		</source_loc>
		<source_loc>
			<id>3875</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3874,3876,3877,4305</sub_loc>
		</source_loc>
		<signal>
			<name>ox_cnt_max2</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>3875</source_loc>
			<area>98.4960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>98.4960</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_16</module_name>
		</signal>
		<source_loc>
			<id>2126</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>303</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2768</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2126</sub_loc>
		</source_loc>
		<thread>
			<name>drive_ox_cnt_max2</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>ox_cnt_max2</name>
			</lhs>
			<rhs>
				<name>pw_weight_addr_gen_Add2i1u16_1_4_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2768</source_loc>
			<thread>_cnt_max2</thread>
		</thread>
		<thread>
			<name>drive_oy_cnt_max2</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>oy_cnt_max2</name>
			</lhs>
			<rhs>
				<name>pw_weight_addr_gen_Add2i1u16_1_3_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2768</source_loc>
			<thread>_cnt_max2</thread>
		</thread>
		<assign>
			<name>drive_pw_weight_addr_gen_N_Mux_16_3_24_4_1_in3</name>
			<lhs>
				<name>pw_weight_addr_gen_N_Mux_16_3_24_4_1_in3</name>
			</lhs>
			<rhs>
				<name>oy_cnt_max</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_pw_weight_addr_gen_N_Mux_16_3_24_4_1_in2</name>
			<lhs>
				<name>pw_weight_addr_gen_N_Mux_16_3_24_4_1_in2</name>
			</lhs>
			<rhs>
				<name>oy_cnt_max</name>
			</rhs>
		</assign>
		<thread>
			<name>pw_weight_addr_gen_N_Mux_16_3_24_4_1</name>
			<dissolved_from>pw_weight_addr_gen_N_Mux_16_3_24_4_1</dissolved_from>
			<async/>
			<mux_area>113.5440</mux_area>
			<mux_delay>0.1625</mux_delay>
			<control_delay>0.5156</control_delay>
			<rhs>
				<name>oy_cnt_max</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_N_Mux_16_3_24_4_1_out1</name>
			</lhs>
			<rhs>
				<name>pw_weight_addr_gen_N_Mux_16_3_24_4_1_in2</name>
			</rhs>
			<rhs>
				<name>pw_weight_addr_gen_N_Mux_16_3_24_4_1_in3</name>
			</rhs>
			<cond>
				<name>stride_y</name>
			</cond>
			<source_loc>3371</source_loc>
			<thread>_cnt_max2</thread>
		</thread>
		<assign>
			<name>drive_pw_weight_addr_gen_N_Mux_16_3_24_4_2_in3</name>
			<lhs>
				<name>pw_weight_addr_gen_N_Mux_16_3_24_4_2_in3</name>
			</lhs>
			<rhs>
				<name>ox_cnt_max</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_pw_weight_addr_gen_N_Mux_16_3_24_4_2_in2</name>
			<lhs>
				<name>pw_weight_addr_gen_N_Mux_16_3_24_4_2_in2</name>
			</lhs>
			<rhs>
				<name>ox_cnt_max</name>
			</rhs>
		</assign>
		<thread>
			<name>pw_weight_addr_gen_N_Mux_16_3_24_4_2</name>
			<dissolved_from>pw_weight_addr_gen_N_Mux_16_3_24_4_2</dissolved_from>
			<async/>
			<mux_area>113.5440</mux_area>
			<mux_delay>0.1625</mux_delay>
			<control_delay>0.5156</control_delay>
			<rhs>
				<name>ox_cnt_max</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_N_Mux_16_3_24_4_2_out1</name>
			</lhs>
			<rhs>
				<name>pw_weight_addr_gen_N_Mux_16_3_24_4_2_in2</name>
			</rhs>
			<rhs>
				<name>pw_weight_addr_gen_N_Mux_16_3_24_4_2_in3</name>
			</rhs>
			<cond>
				<name>stride_x</name>
			</cond>
			<source_loc>3371</source_loc>
			<thread>_cnt_max2</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_Add2i1u16_1_3</name>
			<dissolved_from>pw_weight_addr_gen_Add2i1u16_1_3</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>pw_weight_addr_gen_N_Mux_16_3_24_4_1_out1</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_Add2i1u16_1_3_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2201</source_loc>
			<thread>_cnt_max2</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_Add2i1u16_1_4</name>
			<dissolved_from>pw_weight_addr_gen_Add2i1u16_1_4</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>pw_weight_addr_gen_N_Mux_16_3_24_4_2_out1</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_Add2i1u16_1_4_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2201</source_loc>
			<thread>_cnt_max2</thread>
		</thread>
		<thread>
			<name>drive_ox_cnt_max</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>pw_weight_addr_gen_Add3u8u8Subu16u16_4_6_out1</name>
			</rhs>
			<lhs>
				<name>ox_cnt_max</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>3920</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<thread>
			<name>drive_oy_cnt_max</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>pw_weight_addr_gen_Add3u8u8Subu16u16_4_5_out1</name>
			</rhs>
			<lhs>
				<name>oy_cnt_max</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>3922</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<thread>
			<name>drive_if_cnt_max</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>filter_channel</name>
			</rhs>
			<lhs>
				<name>if_cnt_max</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>3916</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<thread>
			<name>drive_of_cnt_max</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>out_feature_channel</name>
			</rhs>
			<lhs>
				<name>of_cnt_max</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>3918</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_Add3u8u8Subu16u16_4_5</name>
			<dissolved_from>pw_weight_addr_gen_Add3u8u8Subu16u16_4_5</dissolved_from>
			<async/>
			<rhs>
				<name>pad_bottom_size</name>
			</rhs>
			<rhs>
				<name>pad_top_size</name>
			</rhs>
			<rhs>
				<name>filter_height</name>
			</rhs>
			<rhs>
				<name>feature_height</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_Add3u8u8Subu16u16_4_5_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2117</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_Add3u8u8Subu16u16_4_6</name>
			<dissolved_from>pw_weight_addr_gen_Add3u8u8Subu16u16_4_6</dissolved_from>
			<async/>
			<rhs>
				<name>pad_right_size</name>
			</rhs>
			<rhs>
				<name>pad_left_size</name>
			</rhs>
			<rhs>
				<name>filter_width</name>
			</rhs>
			<rhs>
				<name>feature_width</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_Add3u8u8Subu16u16_4_6_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2117</source_loc>
			<thread>_set_max_num</thread>
		</thread>
		<source_loc>
			<id>2089</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>282</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2803</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2089</sub_loc>
		</source_loc>
		<thread>
			<name>drive_pw_weight_data_valid</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>pw_weight_data_valid</name>
			</lhs>
			<rhs>
				<name>pw_weight_addr_valid_6d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2803</source_loc>
			<thread>_pw_weight_data_valid</thread>
		</thread>
		<source_loc>
			<id>2078</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>273</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2809</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2078</sub_loc>
		</source_loc>
		<thread>
			<name>drive_cache_en</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>cache_en</name>
			</lhs>
			<rhs>
				<name>run_10d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2809</source_loc>
			<thread>_cache_en</thread>
		</thread>
		<source_loc>
			<id>2067</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>265</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2815</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,2067</sub_loc>
		</source_loc>
		<thread>
			<name>drive_pw_weight_addr_valid</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>pw_weight_addr_valid</name>
			</lhs>
			<rhs>
				<name>run_3d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2815</source_loc>
			<thread>_pw_weight_addr_valid</thread>
		</thread>
		<source_loc>
			<id>1951</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>224</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2821</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1951</sub_loc>
		</source_loc>
		<thread>
			<name>drive_pw_weight_addr_valid_6d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>pw_weight_addr_valid_6d</name>
			</lhs>
			<rhs>
				<name>pw_weight_addr_valid_5d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2821</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_10d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_10d</name>
			</lhs>
			<rhs>
				<name>run_9d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2821</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_3d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_3d</name>
			</lhs>
			<rhs>
				<name>run_2d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2821</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_1d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_1d</name>
			</lhs>
			<rhs>
				<name>run</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2821</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_2d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_2d</name>
			</lhs>
			<rhs>
				<name>run_1d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2821</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_4d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_4d</name>
			</lhs>
			<rhs>
				<name>run_3d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2821</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_5d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_5d</name>
			</lhs>
			<rhs>
				<name>run_4d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2821</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_6d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_6d</name>
			</lhs>
			<rhs>
				<name>run_5d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2821</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_7d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_7d</name>
			</lhs>
			<rhs>
				<name>run_6d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2821</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_8d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_8d</name>
			</lhs>
			<rhs>
				<name>run_7d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2821</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_run_9d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run_9d</name>
			</lhs>
			<rhs>
				<name>run_8d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2821</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_pw_weight_addr_valid_1d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>pw_weight_addr_valid_1d</name>
			</lhs>
			<rhs>
				<name>pw_weight_addr_valid</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2821</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_pw_weight_addr_valid_2d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>pw_weight_addr_valid_2d</name>
			</lhs>
			<rhs>
				<name>pw_weight_addr_valid_1d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2821</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_pw_weight_addr_valid_3d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>pw_weight_addr_valid_3d</name>
			</lhs>
			<rhs>
				<name>pw_weight_addr_valid_2d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2821</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_pw_weight_addr_valid_4d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>pw_weight_addr_valid_4d</name>
			</lhs>
			<rhs>
				<name>pw_weight_addr_valid_3d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2821</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_pw_weight_addr_valid_5d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>pw_weight_addr_valid_5d</name>
			</lhs>
			<rhs>
				<name>pw_weight_addr_valid_4d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2821</source_loc>
			<thread>_delay</thread>
		</thread>
		<source_loc>
			<id>1940</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>216</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2875</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1940</sub_loc>
		</source_loc>
		<thread>
			<name>drive_pw_weight_addr</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>pw_weight_addr</name>
			</lhs>
			<rhs>
				<name>tmp_pw_weight_addr</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2875</source_loc>
			<thread>_pw_weight_addr</thread>
		</thread>
		<source_loc>
			<id>1926</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>207</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2881</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1926</sub_loc>
		</source_loc>
		<thread>
			<name>drive_tmp_pw_weight_addr</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>tmp_pw_weight_addr</name>
			</lhs>
			<rhs>
				<name>pw_weight_addr_gen_Add_32Ux32U_32U_4_7_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2881</source_loc>
			<thread>_tmp_pw_weight_addr</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_Add_32Ux32U_32U_4_7</name>
			<dissolved_from>pw_weight_addr_gen_Add_32Ux32U_32U_4_7</dissolved_from>
			<async/>
			<rhs>
				<name>org_of_pos</name>
			</rhs>
			<rhs>
				<name>org_if_pos</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_Add_32Ux32U_32U_4_7_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1934</source_loc>
			<thread>_tmp_pw_weight_addr</thread>
		</thread>
		<source_loc>
			<id>1902</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>195</line>
			<col>8</col>
		</source_loc>
		<source_loc>
			<id>2888</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1902</sub_loc>
		</source_loc>
		<thread>
			<name>drive_org_of_pos</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>org_of_pos</name>
			</lhs>
			<rhs>
				<name>pw_weight_addr_gen_Mul_16Ux16U_32U_1_8_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2888</source_loc>
			<thread>_org_pos</thread>
		</thread>
		<thread>
			<name>drive_org_if_pos</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>org_if_pos</name>
			</lhs>
			<rhs>
				<name>pw_weight_addr_gen_Add_32Ux16U_32U_4_9_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2888</source_loc>
			<thread>_org_pos</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_Mul_16Ux16U_32U_1_8</name>
			<dissolved_from>pw_weight_addr_gen_Mul_16Ux16U_32U_1_8</dissolved_from>
			<async/>
			<rhs>
				<name>if_cnt_max</name>
			</rhs>
			<rhs>
				<name>of_pos</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_Mul_16Ux16U_32U_1_8_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1918</source_loc>
			<thread>_org_pos</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_Add_32Ux16U_32U_4_9</name>
			<dissolved_from>pw_weight_addr_gen_Add_32Ux16U_32U_4_9</dissolved_from>
			<async/>
			<rhs>
				<name>if_pos</name>
			</rhs>
			<rhs>
				<name>read_weight_base_addr</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_Add_32Ux16U_32U_4_9_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1913</source_loc>
			<thread>_org_pos</thread>
		</thread>
		<source_loc>
			<id>1891</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>187</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2899</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1891</sub_loc>
		</source_loc>
		<thread>
			<name>drive_of_pos</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>of_pos</name>
			</lhs>
			<rhs>
				<name>of_cnt</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2899</source_loc>
			<thread>_of_pos</thread>
		</thread>
		<source_loc>
			<id>1880</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>180</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2905</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1880</sub_loc>
		</source_loc>
		<thread>
			<name>drive_if_pos</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_pos</name>
			</lhs>
			<rhs>
				<name>if_cnt</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2905</source_loc>
			<thread>_if_pos</thread>
		</thread>
		<source_loc>
			<id>1858</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>171</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2911</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1858</sub_loc>
		</source_loc>
		<thread>
			<name>drive_of_cnt</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>of_cnt</name>
			</lhs>
			<rhs>
				<name>pw_weight_addr_gen_Muxi0u16u1_4_28_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2911</source_loc>
			<thread>_of_counter</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_MuxAdd2i1u16u16u1_1_27</name>
			<dissolved_from>pw_weight_addr_gen_MuxAdd2i1u16u16u1_1_27</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>of_cnt</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_MuxAdd2i1u16u16u1_1_27_out1</name>
			</lhs>
			<cond>
				<name>pw_weight_addr_gen_And_1Ux1U_1U_1_22_out1</name>
			</cond>
			<source_loc>3378</source_loc>
			<thread>_of_counter</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_Muxi0u16u1_4_28</name>
			<dissolved_from>pw_weight_addr_gen_Muxi0u16u1_4_28</dissolved_from>
			<async/>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_Muxi0u16u1_4_28_out1</name>
			</lhs>
			<rhs>
				<name>pw_weight_addr_gen_MuxAdd2i1u16u16u1_1_27_out1</name>
			</rhs>
			<cond>
				<name>pw_weight_addr_gen_And_1Ux1U_1U_1_26_out1</name>
			</cond>
			<source_loc>3379</source_loc>
			<thread>_of_counter</thread>
		</thread>
		<assign>
			<name>drive_pw_weight_addr_gen_EqSubi1u16u16_1_25_in1</name>
			<lhs>
				<name>pw_weight_addr_gen_EqSubi1u16u16_1_25_in1</name>
			</lhs>
			<rhs>
				<name>of_cnt_max</name>
			</rhs>
		</assign>
		<thread>
			<name>pw_weight_addr_gen_EqSubi1u16u16_1_25</name>
			<dissolved_from>pw_weight_addr_gen_EqSubi1u16u16_1_25</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>pw_weight_addr_gen_EqSubi1u16u16_1_25_in1</name>
			</rhs>
			<rhs>
				<name>of_cnt</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_EqSubi1u16u16_1_25_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1813</source_loc>
			<thread>_of_ctrl</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_And_1Ux1U_1U_1_26</name>
			<dissolved_from>pw_weight_addr_gen_And_1Ux1U_1U_1_26</dissolved_from>
			<async/>
			<rhs>
				<name>pw_weight_addr_gen_And_1Ux1U_1U_1_22_out1</name>
			</rhs>
			<rhs>
				<name>pw_weight_addr_gen_EqSubi1u16u16_1_25_out1</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_And_1Ux1U_1U_1_26_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1853</source_loc>
			<thread>_of_ctrl</thread>
		</thread>
		<source_loc>
			<id>1783</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>155</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2930</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1783</sub_loc>
		</source_loc>
		<thread>
			<name>drive_oy_cnt</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>oy_cnt</name>
			</lhs>
			<rhs>
				<name>pw_weight_addr_gen_Muxi0u16u1_4_24_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2930</source_loc>
			<thread>_oy_counter</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_MuxAdd2i1u16u16u1_1_23</name>
			<dissolved_from>pw_weight_addr_gen_MuxAdd2i1u16u16u1_1_23</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>oy_cnt</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_MuxAdd2i1u16u16u1_1_23_out1</name>
			</lhs>
			<cond>
				<name>pw_weight_addr_gen_And_1Ux1U_1U_1_17_out1</name>
			</cond>
			<source_loc>3378</source_loc>
			<thread>_oy_counter</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_Muxi0u16u1_4_24</name>
			<dissolved_from>pw_weight_addr_gen_Muxi0u16u1_4_24</dissolved_from>
			<async/>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_Muxi0u16u1_4_24_out1</name>
			</lhs>
			<rhs>
				<name>pw_weight_addr_gen_MuxAdd2i1u16u16u1_1_23_out1</name>
			</rhs>
			<cond>
				<name>pw_weight_addr_gen_And_1Ux1U_1U_1_22_out1</name>
			</cond>
			<source_loc>3379</source_loc>
			<thread>_oy_counter</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_EqSubi1u16u16_1_21</name>
			<dissolved_from>pw_weight_addr_gen_EqSubi1u16u16_1_21</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>oy_cnt_max2</name>
			</rhs>
			<rhs>
				<name>oy_cnt</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_EqSubi1u16u16_1_21_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1813</source_loc>
			<thread>_oy_ctrl</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_And_1Ux1U_1U_1_22</name>
			<dissolved_from>pw_weight_addr_gen_And_1Ux1U_1U_1_22</dissolved_from>
			<async/>
			<rhs>
				<name>pw_weight_addr_gen_And_1Ux1U_1U_1_17_out1</name>
			</rhs>
			<rhs>
				<name>pw_weight_addr_gen_EqSubi1u16u16_1_21_out1</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_And_1Ux1U_1U_1_22_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1853</source_loc>
			<thread>_oy_ctrl</thread>
		</thread>
		<source_loc>
			<id>1666</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>140</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2949</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1666</sub_loc>
		</source_loc>
		<thread>
			<name>drive_ox_cnt</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>ox_cnt</name>
			</lhs>
			<rhs>
				<name>pw_weight_addr_gen_Muxi0u16u1_4_20_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2949</source_loc>
			<thread>_ox_counter</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_Add_16Ux8U_16U_4_18</name>
			<dissolved_from>pw_weight_addr_gen_Add_16Ux8U_16U_4_18</dissolved_from>
			<async/>
			<rhs>
				<name>systolic_depth</name>
			</rhs>
			<rhs>
				<name>ox_cnt</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_Add_16Ux8U_16U_4_18_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2201</source_loc>
			<thread>_ox_counter</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_N_Mux_16_2_22_4_19</name>
			<dissolved_from>pw_weight_addr_gen_N_Mux_16_2_22_4_19</dissolved_from>
			<async/>
			<mux_area>38.3040</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>pw_weight_addr_gen_Add_16Ux8U_16U_4_18_out1</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_N_Mux_16_2_22_4_19_out1</name>
			</lhs>
			<rhs>
				<name>ox_cnt</name>
			</rhs>
			<cond>
				<name>pw_weight_addr_gen_And_1Ux1U_1U_1_13_out1</name>
			</cond>
			<source_loc>3378</source_loc>
			<thread>_ox_counter</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_Muxi0u16u1_4_20</name>
			<dissolved_from>pw_weight_addr_gen_Muxi0u16u1_4_20</dissolved_from>
			<async/>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_Muxi0u16u1_4_20_out1</name>
			</lhs>
			<rhs>
				<name>pw_weight_addr_gen_N_Mux_16_2_22_4_19_out1</name>
			</rhs>
			<cond>
				<name>pw_weight_addr_gen_And_1Ux1U_1U_1_17_out1</name>
			</cond>
			<source_loc>3379</source_loc>
			<thread>_ox_counter</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_EqSubu8u16u16_1_16</name>
			<dissolved_from>pw_weight_addr_gen_EqSubu8u16u16_1_16</dissolved_from>
			<async/>
			<rhs>
				<name>systolic_depth</name>
			</rhs>
			<rhs>
				<name>ox_cnt_max2</name>
			</rhs>
			<rhs>
				<name>ox_cnt</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_EqSubu8u16u16_1_16_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1776</source_loc>
			<thread>_ox_ctrl</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_And_1Ux1U_1U_1_17</name>
			<dissolved_from>pw_weight_addr_gen_And_1Ux1U_1U_1_17</dissolved_from>
			<async/>
			<rhs>
				<name>pw_weight_addr_gen_And_1Ux1U_1U_1_13_out1</name>
			</rhs>
			<rhs>
				<name>pw_weight_addr_gen_EqSubu8u16u16_1_16_out1</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_And_1Ux1U_1U_1_17_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1853</source_loc>
			<thread>_ox_ctrl</thread>
		</thread>
		<source_loc>
			<id>1635</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>125</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2971</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1635</sub_loc>
		</source_loc>
		<thread>
			<name>drive_if_cnt</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>if_cnt</name>
			</lhs>
			<rhs>
				<name>pw_weight_addr_gen_Muxi0u16u1_4_15_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2971</source_loc>
			<thread>_if_counter</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_MuxAdd2i1u16u16u1_4_14</name>
			<dissolved_from>pw_weight_addr_gen_MuxAdd2i1u16u16u1_4_14</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>if_cnt</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_MuxAdd2i1u16u16u1_4_14_out1</name>
			</lhs>
			<cond>
				<name>run</name>
			</cond>
			<source_loc>3378</source_loc>
			<thread>_if_counter</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_Muxi0u16u1_4_15</name>
			<dissolved_from>pw_weight_addr_gen_Muxi0u16u1_4_15</dissolved_from>
			<async/>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_Muxi0u16u1_4_15_out1</name>
			</lhs>
			<rhs>
				<name>pw_weight_addr_gen_MuxAdd2i1u16u16u1_4_14_out1</name>
			</rhs>
			<cond>
				<name>pw_weight_addr_gen_And_1Ux1U_1U_1_13_out1</name>
			</cond>
			<source_loc>3379</source_loc>
			<thread>_if_counter</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_EqSubi1u16u16_1_12</name>
			<dissolved_from>pw_weight_addr_gen_EqSubi1u16u16_1_12</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>if_cnt_max</name>
			</rhs>
			<rhs>
				<name>if_cnt</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_EqSubi1u16u16_1_12_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1813</source_loc>
			<thread>_if_ctrl</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_And_1Ux1U_1U_1_13</name>
			<dissolved_from>pw_weight_addr_gen_And_1Ux1U_1U_1_13</dissolved_from>
			<async/>
			<rhs>
				<name>run</name>
			</rhs>
			<rhs>
				<name>pw_weight_addr_gen_EqSubi1u16u16_1_12_out1</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_And_1Ux1U_1U_1_13_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1853</source_loc>
			<thread>_if_ctrl</thread>
		</thread>
		<source_loc>
			<id>1608</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>110</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2989</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1608</sub_loc>
		</source_loc>
		<thread>
			<name>drive_run</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>run</name>
			</lhs>
			<rhs>
				<name>pw_weight_addr_gen_And_1Ux1U_1U_4_11_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2989</source_loc>
			<thread>_run</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_Not_1U_1U_4_10</name>
			<dissolved_from>pw_weight_addr_gen_Not_1U_1U_4_10</dissolved_from>
			<async/>
			<rhs>
				<name>stop</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_Not_1U_1U_4_10_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>3386</source_loc>
			<thread>_run</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_And_1Ux1U_1U_4_11</name>
			<dissolved_from>pw_weight_addr_gen_And_1Ux1U_1U_4_11</dissolved_from>
			<async/>
			<rhs>
				<name>enable</name>
			</rhs>
			<rhs>
				<name>pw_weight_addr_gen_Not_1U_1U_4_10_out1</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_And_1Ux1U_1U_4_11_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1853</source_loc>
			<thread>_run</thread>
		</thread>
		<source_loc>
			<id>1584</id>
			<loc_kind>OP</loc_kind>
			<file_id>2</file_id>
			<line>100</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>2996</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>619,1584</sub_loc>
		</source_loc>
		<thread>
			<name>drive_enable</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>enable</name>
			</lhs>
			<rhs>
				<name>pw_weight_addr_gen_Or_1Ux1U_1U_4_36_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>2996</source_loc>
			<thread>_enable</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_Eqi1u16_4_30</name>
			<dissolved_from>pw_weight_addr_gen_Eqi1u16_4_30</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>filter_height</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_Eqi1u16_4_30_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1693</source_loc>
			<thread>_enable</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_Not_1U_1U_4_31</name>
			<dissolved_from>pw_weight_addr_gen_Not_1U_1U_4_31</dissolved_from>
			<async/>
			<rhs>
				<name>pw_weight_addr_gen_AndReduction_4S_1U_1_29_out1</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_Not_1U_1U_4_31_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>3386</source_loc>
			<thread>_enable</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_And_1Ux1U_1U_4_32</name>
			<dissolved_from>pw_weight_addr_gen_And_1Ux1U_1U_4_32</dissolved_from>
			<async/>
			<rhs>
				<name>start_rising</name>
			</rhs>
			<rhs>
				<name>pw_weight_addr_gen_Eqi1u16_4_30_out1</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_And_1Ux1U_1U_4_32_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1853</source_loc>
			<thread>_enable</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_Eqi1u16_4_33</name>
			<dissolved_from>pw_weight_addr_gen_Eqi1u16_4_33</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>filter_width</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_Eqi1u16_4_33_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1693</source_loc>
			<thread>_enable</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_And_1Ux1U_1U_4_34</name>
			<dissolved_from>pw_weight_addr_gen_And_1Ux1U_1U_4_34</dissolved_from>
			<async/>
			<rhs>
				<name>enable</name>
			</rhs>
			<rhs>
				<name>pw_weight_addr_gen_Not_1U_1U_4_31_out1</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_And_1Ux1U_1U_4_34_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1853</source_loc>
			<thread>_enable</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_And_1Ux1U_1U_4_35</name>
			<dissolved_from>pw_weight_addr_gen_And_1Ux1U_1U_4_35</dissolved_from>
			<async/>
			<rhs>
				<name>pw_weight_addr_gen_And_1Ux1U_1U_4_32_out1</name>
			</rhs>
			<rhs>
				<name>pw_weight_addr_gen_Eqi1u16_4_33_out1</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_And_1Ux1U_1U_4_35_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1853</source_loc>
			<thread>_enable</thread>
		</thread>
		<thread>
			<name>pw_weight_addr_gen_Or_1Ux1U_1U_4_36</name>
			<dissolved_from>pw_weight_addr_gen_Or_1Ux1U_1U_4_36</dissolved_from>
			<async/>
			<rhs>
				<name>pw_weight_addr_gen_And_1Ux1U_1U_4_34_out1</name>
			</rhs>
			<rhs>
				<name>pw_weight_addr_gen_And_1Ux1U_1U_4_35_out1</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_Or_1Ux1U_1U_4_36_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>3388</source_loc>
			<thread>_enable</thread>
		</thread>
		<assign>
			<name>drive_pw_weight_addr_gen_AndReduction_4S_1U_1_29_in1</name>
			<lhs>
				<name>pw_weight_addr_gen_AndReduction_4S_1U_1_29_in1</name>
			</lhs>
			<rhs>
				<name>pw_weight_addr_gen_And_1Ux1U_1U_1_26_out1</name>
				<name>pw_weight_addr_gen_And_1Ux1U_1U_1_22_out1</name>
				<name>pw_weight_addr_gen_And_1Ux1U_1U_1_17_out1</name>
				<name>pw_weight_addr_gen_And_1Ux1U_1U_1_13_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>pw_weight_addr_gen_AndReduction_4S_1U_1_29</name>
			<dissolved_from>pw_weight_addr_gen_AndReduction_4S_1U_1_29</dissolved_from>
			<async/>
			<rhs>
				<name>pw_weight_addr_gen_AndReduction_4S_1U_1_29_in1</name>
			</rhs>
			<lhs>
				<name>pw_weight_addr_gen_AndReduction_4S_1U_1_29_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1675</source_loc>
			<thread>_finish</thread>
		</thread>
		<source_loc>
			<id>4218</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4201</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_Mul_16Ux16U_32U_1</module_name>
			<name>pw_weight_addr_gen_Mul_16Ux16U_32U_1_8</name>
			<instance_name>pw_weight_addr_gen_Mul_16Ux16U_32U_1_8</instance_name>
			<source_loc>4218</source_loc>
			<thread>_org_pos</thread>
			<dissolved_to>pw_weight_addr_gen_Mul_16Ux16U_32U_1_8</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4251</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4241</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>pw_weight_addr_gen_And_1Ux1U_1U_4_11</name>
			<instance_name>pw_weight_addr_gen_And_1Ux1U_1U_4_11</instance_name>
			<source_loc>4251</source_loc>
			<thread>_run</thread>
			<dissolved_to>pw_weight_addr_gen_And_1Ux1U_1U_4_11</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4252</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4240</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_Not_1U_1U_4</module_name>
			<name>pw_weight_addr_gen_Not_1U_1U_4_10</name>
			<instance_name>pw_weight_addr_gen_Not_1U_1U_4_10</instance_name>
			<source_loc>4252</source_loc>
			<thread>_run</thread>
			<dissolved_to>pw_weight_addr_gen_Not_1U_1U_4_10</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4216</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4203</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_Add_32Ux16U_32U_4</module_name>
			<name>pw_weight_addr_gen_Add_32Ux16U_32U_4_9</name>
			<instance_name>pw_weight_addr_gen_Add_32Ux16U_32U_4_9</instance_name>
			<source_loc>4216</source_loc>
			<thread>_org_pos</thread>
			<dissolved_to>pw_weight_addr_gen_Add_32Ux16U_32U_4_9</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4266</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4262</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_And_1Ux1U_1U_1</module_name>
			<name>pw_weight_addr_gen_And_1Ux1U_1U_1_13</name>
			<instance_name>pw_weight_addr_gen_And_1Ux1U_1U_1_13</instance_name>
			<source_loc>4266</source_loc>
			<thread>_if_ctrl</thread>
			<dissolved_to>pw_weight_addr_gen_And_1Ux1U_1U_1_13</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3884</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3860</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_N_Mux_16_3_24_4</module_name>
			<name>pw_weight_addr_gen_N_Mux_16_3_24_4_2</name>
			<instance_name>pw_weight_addr_gen_N_Mux_16_3_24_4_2</instance_name>
			<source_loc>3884</source_loc>
			<thread>_cnt_max2</thread>
			<dissolved_to>pw_weight_addr_gen_N_Mux_16_3_24_4_2</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4189</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4180</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_Add_32Ux32U_32U_4</module_name>
			<name>pw_weight_addr_gen_Add_32Ux32U_32U_4_7</name>
			<instance_name>pw_weight_addr_gen_Add_32Ux32U_32U_4_7</instance_name>
			<source_loc>4189</source_loc>
			<thread>_tmp_pw_weight_addr</thread>
			<dissolved_to>pw_weight_addr_gen_Add_32Ux32U_32U_4_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3923</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3902</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_Add3u8u8Subu16u16_4</module_name>
			<name>pw_weight_addr_gen_Add3u8u8Subu16u16_4_5</name>
			<instance_name>pw_weight_addr_gen_Add3u8u8Subu16u16_4_5</instance_name>
			<source_loc>3923</source_loc>
			<thread>_set_max_num</thread>
			<dissolved_to>pw_weight_addr_gen_Add3u8u8Subu16u16_4_5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3925</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3904</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_Add3u8u8Subu16u16_4</module_name>
			<name>pw_weight_addr_gen_Add3u8u8Subu16u16_4_6</name>
			<instance_name>pw_weight_addr_gen_Add3u8u8Subu16u16_4_6</instance_name>
			<source_loc>3925</source_loc>
			<thread>_set_max_num</thread>
			<dissolved_to>pw_weight_addr_gen_Add3u8u8Subu16u16_4_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4267</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4261</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_EqSubi1u16u16_1</module_name>
			<name>pw_weight_addr_gen_EqSubi1u16u16_1_12</name>
			<instance_name>pw_weight_addr_gen_EqSubi1u16u16_1_12</instance_name>
			<source_loc>4267</source_loc>
			<thread>_if_ctrl</thread>
			<dissolved_to>pw_weight_addr_gen_EqSubi1u16u16_1_12</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3883</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3857</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_N_Mux_16_3_24_4</module_name>
			<name>pw_weight_addr_gen_N_Mux_16_3_24_4_1</name>
			<instance_name>pw_weight_addr_gen_N_Mux_16_3_24_4_1</instance_name>
			<source_loc>3883</source_loc>
			<thread>_cnt_max2</thread>
			<dissolved_to>pw_weight_addr_gen_N_Mux_16_3_24_4_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4295</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4281</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_MuxAdd2i1u16u16u1_4</module_name>
			<name>pw_weight_addr_gen_MuxAdd2i1u16u16u1_4_14</name>
			<instance_name>pw_weight_addr_gen_MuxAdd2i1u16u16u1_4_14</instance_name>
			<source_loc>4295</source_loc>
			<thread>_if_counter</thread>
			<dissolved_to>pw_weight_addr_gen_MuxAdd2i1u16u16u1_4_14</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3882</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3861</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_Add2i1u16_1</module_name>
			<name>pw_weight_addr_gen_Add2i1u16_1_4</name>
			<instance_name>pw_weight_addr_gen_Add2i1u16_1_4</instance_name>
			<source_loc>3882</source_loc>
			<thread>_cnt_max2</thread>
			<dissolved_to>pw_weight_addr_gen_Add2i1u16_1_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4297</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4282</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_Muxi0u16u1_4</module_name>
			<name>pw_weight_addr_gen_Muxi0u16u1_4_15</name>
			<instance_name>pw_weight_addr_gen_Muxi0u16u1_4_15</instance_name>
			<source_loc>4297</source_loc>
			<thread>_if_counter</thread>
			<dissolved_to>pw_weight_addr_gen_Muxi0u16u1_4_15</dissolved_to>
		</module_inst>
		<source_loc>
			<id>3881</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3858</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_Add2i1u16_1</module_name>
			<name>pw_weight_addr_gen_Add2i1u16_1_3</name>
			<instance_name>pw_weight_addr_gen_Add2i1u16_1_3</instance_name>
			<source_loc>3881</source_loc>
			<thread>_cnt_max2</thread>
			<dissolved_to>pw_weight_addr_gen_Add2i1u16_1_3</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4311</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4308</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_And_1Ux1U_1U_1</module_name>
			<name>pw_weight_addr_gen_And_1Ux1U_1U_1_17</name>
			<instance_name>pw_weight_addr_gen_And_1Ux1U_1U_1_17</instance_name>
			<source_loc>4311</source_loc>
			<thread>_ox_ctrl</thread>
			<dissolved_to>pw_weight_addr_gen_And_1Ux1U_1U_1_17</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4495</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4466</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_Or_1Ux1U_1U_4</module_name>
			<name>pw_weight_addr_gen_Or_1Ux1U_1U_4_36</name>
			<instance_name>pw_weight_addr_gen_Or_1Ux1U_1U_4_36</instance_name>
			<source_loc>4495</source_loc>
			<thread>_enable</thread>
			<dissolved_to>pw_weight_addr_gen_Or_1Ux1U_1U_4_36</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4312</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4307</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_EqSubu8u16u16_1</module_name>
			<name>pw_weight_addr_gen_EqSubu8u16u16_1_16</name>
			<instance_name>pw_weight_addr_gen_EqSubu8u16u16_1_16</instance_name>
			<source_loc>4312</source_loc>
			<thread>_ox_ctrl</thread>
			<dissolved_to>pw_weight_addr_gen_EqSubu8u16u16_1_16</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4345</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4327</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_Add_16Ux8U_16U_4</module_name>
			<name>pw_weight_addr_gen_Add_16Ux8U_16U_4_18</name>
			<instance_name>pw_weight_addr_gen_Add_16Ux8U_16U_4_18</instance_name>
			<source_loc>4345</source_loc>
			<thread>_ox_counter</thread>
			<dissolved_to>pw_weight_addr_gen_Add_16Ux8U_16U_4_18</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4494</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4460</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_Not_1U_1U_4</module_name>
			<name>pw_weight_addr_gen_Not_1U_1U_4_31</name>
			<instance_name>pw_weight_addr_gen_Not_1U_1U_4_31</instance_name>
			<source_loc>4494</source_loc>
			<thread>_enable</thread>
			<dissolved_to>pw_weight_addr_gen_Not_1U_1U_4_31</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4347</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4329</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_Muxi0u16u1_4</module_name>
			<name>pw_weight_addr_gen_Muxi0u16u1_4_20</name>
			<instance_name>pw_weight_addr_gen_Muxi0u16u1_4_20</instance_name>
			<source_loc>4347</source_loc>
			<thread>_ox_counter</thread>
			<dissolved_to>pw_weight_addr_gen_Muxi0u16u1_4_20</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4493</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4464</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_Eqi1u16_4</module_name>
			<name>pw_weight_addr_gen_Eqi1u16_4_33</name>
			<instance_name>pw_weight_addr_gen_Eqi1u16_4_33</instance_name>
			<source_loc>4493</source_loc>
			<thread>_enable</thread>
			<dissolved_to>pw_weight_addr_gen_Eqi1u16_4_33</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4348</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4328</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_N_Mux_16_2_22_4</module_name>
			<name>pw_weight_addr_gen_N_Mux_16_2_22_4_19</name>
			<instance_name>pw_weight_addr_gen_N_Mux_16_2_22_4_19</instance_name>
			<source_loc>4348</source_loc>
			<thread>_ox_counter</thread>
			<dissolved_to>pw_weight_addr_gen_N_Mux_16_2_22_4_19</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4492</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4462</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_Eqi1u16_4</module_name>
			<name>pw_weight_addr_gen_Eqi1u16_4_30</name>
			<instance_name>pw_weight_addr_gen_Eqi1u16_4_30</instance_name>
			<source_loc>4492</source_loc>
			<thread>_enable</thread>
			<dissolved_to>pw_weight_addr_gen_Eqi1u16_4_30</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4361</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4358</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_And_1Ux1U_1U_1</module_name>
			<name>pw_weight_addr_gen_And_1Ux1U_1U_1_22</name>
			<instance_name>pw_weight_addr_gen_And_1Ux1U_1U_1_22</instance_name>
			<source_loc>4361</source_loc>
			<thread>_oy_ctrl</thread>
			<dissolved_to>pw_weight_addr_gen_And_1Ux1U_1U_1_22</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4491</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4465</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>pw_weight_addr_gen_And_1Ux1U_1U_4_35</name>
			<instance_name>pw_weight_addr_gen_And_1Ux1U_1U_4_35</instance_name>
			<source_loc>4491</source_loc>
			<thread>_enable</thread>
			<dissolved_to>pw_weight_addr_gen_And_1Ux1U_1U_4_35</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4362</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4357</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_EqSubi1u16u16_1</module_name>
			<name>pw_weight_addr_gen_EqSubi1u16u16_1_21</name>
			<instance_name>pw_weight_addr_gen_EqSubi1u16u16_1_21</instance_name>
			<source_loc>4362</source_loc>
			<thread>_oy_ctrl</thread>
			<dissolved_to>pw_weight_addr_gen_EqSubi1u16u16_1_21</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4490</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4461</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>pw_weight_addr_gen_And_1Ux1U_1U_4_34</name>
			<instance_name>pw_weight_addr_gen_And_1Ux1U_1U_4_34</instance_name>
			<source_loc>4490</source_loc>
			<thread>_enable</thread>
			<dissolved_to>pw_weight_addr_gen_And_1Ux1U_1U_4_34</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4489</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4463</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_And_1Ux1U_1U_4</module_name>
			<name>pw_weight_addr_gen_And_1Ux1U_1U_4_32</name>
			<instance_name>pw_weight_addr_gen_And_1Ux1U_1U_4_32</instance_name>
			<source_loc>4489</source_loc>
			<thread>_enable</thread>
			<dissolved_to>pw_weight_addr_gen_And_1Ux1U_1U_4_32</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4390</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4376</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_MuxAdd2i1u16u16u1_1</module_name>
			<name>pw_weight_addr_gen_MuxAdd2i1u16u16u1_1_23</name>
			<instance_name>pw_weight_addr_gen_MuxAdd2i1u16u16u1_1_23</instance_name>
			<source_loc>4390</source_loc>
			<thread>_oy_counter</thread>
			<dissolved_to>pw_weight_addr_gen_MuxAdd2i1u16u16u1_1_23</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4391</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4377</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_Muxi0u16u1_4</module_name>
			<name>pw_weight_addr_gen_Muxi0u16u1_4_24</name>
			<instance_name>pw_weight_addr_gen_Muxi0u16u1_4_24</instance_name>
			<source_loc>4391</source_loc>
			<thread>_oy_counter</thread>
			<dissolved_to>pw_weight_addr_gen_Muxi0u16u1_4_24</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4405</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4401</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_And_1Ux1U_1U_1</module_name>
			<name>pw_weight_addr_gen_And_1Ux1U_1U_1_26</name>
			<instance_name>pw_weight_addr_gen_And_1Ux1U_1U_1_26</instance_name>
			<source_loc>4405</source_loc>
			<thread>_of_ctrl</thread>
			<dissolved_to>pw_weight_addr_gen_And_1Ux1U_1U_1_26</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4406</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4400</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_EqSubi1u16u16_1</module_name>
			<name>pw_weight_addr_gen_EqSubi1u16u16_1_25</name>
			<instance_name>pw_weight_addr_gen_EqSubi1u16u16_1_25</instance_name>
			<source_loc>4406</source_loc>
			<thread>_of_ctrl</thread>
			<dissolved_to>pw_weight_addr_gen_EqSubi1u16u16_1_25</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4434</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4420</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_MuxAdd2i1u16u16u1_1</module_name>
			<name>pw_weight_addr_gen_MuxAdd2i1u16u16u1_1_27</name>
			<instance_name>pw_weight_addr_gen_MuxAdd2i1u16u16u1_1_27</instance_name>
			<source_loc>4434</source_loc>
			<thread>_of_counter</thread>
			<dissolved_to>pw_weight_addr_gen_MuxAdd2i1u16u16u1_1_27</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4435</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4421</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_Muxi0u16u1_4</module_name>
			<name>pw_weight_addr_gen_Muxi0u16u1_4_28</name>
			<instance_name>pw_weight_addr_gen_Muxi0u16u1_4_28</instance_name>
			<source_loc>4435</source_loc>
			<thread>_of_counter</thread>
			<dissolved_to>pw_weight_addr_gen_Muxi0u16u1_4_28</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4444</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4442</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>pw_weight_addr_gen_AndReduction_4S_1U_1</module_name>
			<name>pw_weight_addr_gen_AndReduction_4S_1U_1_29</name>
			<instance_name>pw_weight_addr_gen_AndReduction_4S_1U_1_29</instance_name>
			<source_loc>4444</source_loc>
			<thread>_finish</thread>
			<dissolved_to>pw_weight_addr_gen_AndReduction_4S_1U_1_29</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 4 warnings, area=7449, bits=341</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>1290</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>486</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>487</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>488</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1437</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1446</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1641</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>44</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>231</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>231</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>108</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>92</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>49</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>25</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1117</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>15</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>30</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>39</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1430</code_num>
			<count>140</count>
		</message_count>
		<message_count>
			<code_num>1431</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1463</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>66</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>132</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2788</code_num>
			<count>71</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>68</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>22</count>
		</message_count>
	</message_counts>
	<end_time>Mon Jan 25 11:55:49 2021</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>8</real_time>
			<cpu_time>2</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>8</real_time>
			<cpu_time>2</cpu_time>
		</phase>
	</timers>
	<footprint>558404</footprint>
	<subprocess_footprint>626472</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
