Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat May 25 16:44:47 2024
| Host         : DESKTOP-GMN6PCK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    85          
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (85)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (153)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (85)
-------------------------
 There are 37 register/latch pins with no clock driven by root clock pin: a/clk_out1_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: a/clk_reg/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: a/clockfall_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (153)
--------------------------------------------------
 There are 153 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.644        0.000                      0                  166        0.116        0.000                      0                  166        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.644        0.000                      0                  166        0.116        0.000                      0                  166        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 a/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.704ns (18.712%)  route 3.058ns (81.288%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    a/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  a/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  a/counter_reg[0]/Q
                         net (fo=3, routed)           1.035     6.577    a/counter[0]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.701 r  a/counter[31]_i_3/O
                         net (fo=1, routed)           0.949     7.650    a/counter[31]_i_3_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  a/counter[31]_i_1/O
                         net (fo=34, routed)          1.074     8.849    a/clock1hz
    SLICE_X36Y51         FDRE                                         r  a/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.436    14.777    a/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  a/counter_reg[29]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    a/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 a/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.704ns (18.712%)  route 3.058ns (81.288%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    a/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  a/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  a/counter_reg[0]/Q
                         net (fo=3, routed)           1.035     6.577    a/counter[0]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.701 r  a/counter[31]_i_3/O
                         net (fo=1, routed)           0.949     7.650    a/counter[31]_i_3_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  a/counter[31]_i_1/O
                         net (fo=34, routed)          1.074     8.849    a/clock1hz
    SLICE_X36Y51         FDRE                                         r  a/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.436    14.777    a/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  a/counter_reg[30]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    a/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 a/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.704ns (18.712%)  route 3.058ns (81.288%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    a/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  a/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  a/counter_reg[0]/Q
                         net (fo=3, routed)           1.035     6.577    a/counter[0]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.701 r  a/counter[31]_i_3/O
                         net (fo=1, routed)           0.949     7.650    a/counter[31]_i_3_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  a/counter[31]_i_1/O
                         net (fo=34, routed)          1.074     8.849    a/clock1hz
    SLICE_X36Y51         FDRE                                         r  a/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.436    14.777    a/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  a/counter_reg[31]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y51         FDRE (Setup_fdre_C_R)       -0.429    14.492    a/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 a/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.704ns (19.458%)  route 2.914ns (80.542%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    a/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  a/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  a/counter_reg[0]/Q
                         net (fo=3, routed)           1.035     6.577    a/counter[0]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.701 r  a/counter[31]_i_3/O
                         net (fo=1, routed)           0.949     7.650    a/counter[31]_i_3_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  a/counter[31]_i_1/O
                         net (fo=34, routed)          0.930     8.704    a/clock1hz
    SLICE_X36Y49         FDRE                                         r  a/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.446    14.787    a/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  a/counter_reg[21]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    a/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 a/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.704ns (19.458%)  route 2.914ns (80.542%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    a/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  a/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  a/counter_reg[0]/Q
                         net (fo=3, routed)           1.035     6.577    a/counter[0]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.701 r  a/counter[31]_i_3/O
                         net (fo=1, routed)           0.949     7.650    a/counter[31]_i_3_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  a/counter[31]_i_1/O
                         net (fo=34, routed)          0.930     8.704    a/clock1hz
    SLICE_X36Y49         FDRE                                         r  a/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.446    14.787    a/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  a/counter_reg[22]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    a/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 a/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.704ns (19.458%)  route 2.914ns (80.542%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    a/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  a/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  a/counter_reg[0]/Q
                         net (fo=3, routed)           1.035     6.577    a/counter[0]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.701 r  a/counter[31]_i_3/O
                         net (fo=1, routed)           0.949     7.650    a/counter[31]_i_3_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  a/counter[31]_i_1/O
                         net (fo=34, routed)          0.930     8.704    a/clock1hz
    SLICE_X36Y49         FDRE                                         r  a/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.446    14.787    a/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  a/counter_reg[23]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    a/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 a/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.704ns (19.458%)  route 2.914ns (80.542%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    a/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  a/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  a/counter_reg[0]/Q
                         net (fo=3, routed)           1.035     6.577    a/counter[0]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.701 r  a/counter[31]_i_3/O
                         net (fo=1, routed)           0.949     7.650    a/counter[31]_i_3_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  a/counter[31]_i_1/O
                         net (fo=34, routed)          0.930     8.704    a/clock1hz
    SLICE_X36Y49         FDRE                                         r  a/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.446    14.787    a/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  a/counter_reg[24]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    a/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 a/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 0.704ns (20.544%)  route 2.723ns (79.456%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    a/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  a/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  a/counter_reg[0]/Q
                         net (fo=3, routed)           1.035     6.577    a/counter[0]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.701 r  a/counter[31]_i_3/O
                         net (fo=1, routed)           0.949     7.650    a/counter[31]_i_3_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  a/counter[31]_i_1/O
                         net (fo=34, routed)          0.739     8.513    a/clock1hz
    SLICE_X36Y50         FDRE                                         r  a/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.436    14.777    a/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  a/counter_reg[25]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    a/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 a/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 0.704ns (20.544%)  route 2.723ns (79.456%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    a/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  a/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  a/counter_reg[0]/Q
                         net (fo=3, routed)           1.035     6.577    a/counter[0]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.701 r  a/counter[31]_i_3/O
                         net (fo=1, routed)           0.949     7.650    a/counter[31]_i_3_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  a/counter[31]_i_1/O
                         net (fo=34, routed)          0.739     8.513    a/clock1hz
    SLICE_X36Y50         FDRE                                         r  a/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.436    14.777    a/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  a/counter_reg[26]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    a/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 a/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 0.704ns (20.544%)  route 2.723ns (79.456%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.565     5.086    a/clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  a/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  a/counter_reg[0]/Q
                         net (fo=3, routed)           1.035     6.577    a/counter[0]
    SLICE_X37Y44         LUT2 (Prop_lut2_I0_O)        0.124     6.701 r  a/counter[31]_i_3/O
                         net (fo=1, routed)           0.949     7.650    a/counter[31]_i_3_n_0
    SLICE_X37Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.774 r  a/counter[31]_i_1/O
                         net (fo=34, routed)          0.739     8.513    a/clock1hz
    SLICE_X36Y50         FDRE                                         r  a/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.436    14.777    a/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  a/counter_reg[27]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    a/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                  5.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 a/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    a/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  a/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  a/counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.721    a/counter[23]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  a/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    a/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  a/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    a/p_1_in[25]
    SLICE_X36Y50         FDRE                                         r  a/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.830     1.958    a/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  a/counter_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    a/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 b/debounced_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/enable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.592     1.475    b/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  b/debounced_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  b/debounced_state_reg/Q
                         net (fo=2, routed)           0.056     1.672    b/debounced_state_reg_n_0
    SLICE_X1Y12          FDRE                                         r  b/enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.862     1.989    b/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  b/enable_reg/C
                         clock pessimism             -0.514     1.475    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.075     1.550    b/enable_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 a/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    a/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  a/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  a/counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.721    a/counter[23]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  a/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    a/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  a/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.946    a/p_1_in[27]
    SLICE_X36Y50         FDRE                                         r  a/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.830     1.958    a/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  a/counter_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    a/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 a/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    a/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  a/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  a/counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.721    a/counter[23]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  a/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    a/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.971 r  a/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.971    a/p_1_in[26]
    SLICE_X36Y50         FDRE                                         r  a/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.830     1.958    a/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  a/counter_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    a/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 a/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    a/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  a/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  a/counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.721    a/counter[23]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  a/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    a/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.971 r  a/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.971    a/p_1_in[28]
    SLICE_X36Y50         FDRE                                         r  a/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.830     1.958    a/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  a/counter_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    a/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 a/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    a/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  a/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  a/counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.721    a/counter[23]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  a/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    a/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  a/counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.920    a/counter_reg[28]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.974 r  a/counter_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.974    a/p_1_in[29]
    SLICE_X36Y51         FDRE                                         r  a/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.830     1.958    a/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  a/counter_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    a/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 a/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    a/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  a/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  a/counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.721    a/counter[23]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  a/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    a/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  a/counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.920    a/counter_reg[28]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.985 r  a/counter_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.985    a/p_1_in[31]
    SLICE_X36Y51         FDRE                                         r  a/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.830     1.958    a/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  a/counter_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    a/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 a/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.564     1.447    a/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  a/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  a/counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.721    a/counter[23]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  a/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    a/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.920 r  a/counter_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.920    a/counter_reg[28]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.010 r  a/counter_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.010    a/p_1_in[30]
    SLICE_X36Y51         FDRE                                         r  a/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.830     1.958    a/clk_IBUF_BUFG
    SLICE_X36Y51         FDRE                                         r  a/counter_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    a/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 b/previous_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b/debounced_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.158%)  route 0.145ns (43.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.591     1.474    b/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  b/previous_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  b/previous_state_reg/Q
                         net (fo=2, routed)           0.145     1.760    b/previous_state
    SLICE_X1Y12          LUT4 (Prop_lut4_I1_O)        0.045     1.805 r  b/debounced_state_i_1/O
                         net (fo=1, routed)           0.000     1.805    b/debounced_state_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  b/debounced_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.862     1.989    b/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  b/debounced_state_reg/C
                         clock pessimism             -0.499     1.490    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.091     1.581    b/debounced_state_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 a/clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.565     1.448    a/clk_IBUF_BUFG
    SLICE_X14Y40         FDCE                                         r  a/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDCE (Prop_fdce_C_Q)         0.164     1.612 f  a/clk_reg/Q
                         net (fo=3, routed)           0.175     1.787    a/clk
    SLICE_X14Y40         LUT1 (Prop_lut1_I0_O)        0.045     1.832 r  a/clk_i_1/O
                         net (fo=1, routed)           0.000     1.832    a/p_0_in
    SLICE_X14Y40         FDCE                                         r  a/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.835     1.962    a/clk_IBUF_BUFG
    SLICE_X14Y40         FDCE                                         r  a/clk_reg/C
                         clock pessimism             -0.514     1.448    
    SLICE_X14Y40         FDCE (Hold_fdce_C_D)         0.120     1.568    a/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y40   a/clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   a/clock1hz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   a/clockfall_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y44   a/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   a/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   a/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   a/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   a/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   a/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y40   a/clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y40   a/clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   a/clock1hz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   a/clock1hz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   a/clockfall_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   a/clockfall_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   a/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   a/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   a/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   a/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y40   a/clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y40   a/clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   a/clock1hz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   a/clock1hz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   a/clockfall_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   a/clockfall_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   a/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   a/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   a/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   a/counter_reg[10]/C



