//  Memory map file to generate linker scripts for single-image multicore
//  programs run on the ISS.

// Copyright (c) 2004-2018 Cadence Design Systems, Inc.
//
// Permission is hereby granted, free of charge, to any person obtaining
// a copy of this software and associated documentation files (the
// "Software"), to deal in the Software without restriction, including
// without limitation the rights to use, copy, modify, merge, publish,
// distribute, sublicense, and/or sell copies of the Software, and to
// permit persons to whom the Software is furnished to do so, subject to
// the following conditions:
//
// The above copyright notice and this permission notice shall be included
// in all copies or substantial portions of the Software.
//
// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
// EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
// MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
// IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY
// CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
// TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
// SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

PLACE SECTIONS(.rtos.percpu.data) IN_SEGMENT(dram0_0)
PLACE SECTIONS(.rtos.percpu.bss)  IN_SEGMENT(dram0_0)

PLACE SECTIONS(.clib.percpu.data) IN_SEGMENT(dram0_0)
PLACE SECTIONS(.clib.percpu.bss)  IN_SEGMENT(dram0_0)

//PLACE SECTIONS(.xtos.lock) WITH_SECTION(.data)

NO_MERGE_BSS=true


// A memory map is a sequence of memory descriptions and
// optional parameter assignments.
//
// Each memory description has the following format:
//   BEGIN <name>
//     <addr> [,<paddr>] : <mem-type> : <mem-name> : <size> [,<psize>]
//                       : [writable] [,executable] [,device] ;
//     <segment>*
//   END <name>
//
// where each <segment> description has the following format:
//     <seg-name> : F|C : <start-addr> - <end-addr> [ : STACK ] [ : HEAP ]
//                : <section-name>* ;
//
// Each parameter assignment is a keyword/value pair in the following format:
//   <keyword> = <value>                (no spaces in <value>)
// or
//   <keyword> = "<value>"              (spaces allowed in <value>)
//
// The following primitives are also defined:
//   PLACE SECTIONS( <section-name>* ) { WITH_SECTION(<section-name>)
//                                       | IN_SEGMENT(<seg-name>) }
//
//   NOLOAD <section-name1> [ <section-name2> ... ]
//
// Please refer to the Xtensa LSP Reference Manual for more details.
//
BEGIN dram0
0x3ffe0000: dataRam : dram0 : 0x20000 : writable ;
 dram0_0 : C : 0x3ffe0000 - 0x3fffffff : .dram0.rodata .iram0.literal .dram0.data .xtos.data .xclib.private.data .dram0.bss .xtos.bss .xclib.private.bss;
END dram0

BEGIN iram0
0x40000000: instRam : iram0 : 0x20000 : executable, writable ;
 iram0_0 : C : 0x40000000 - 0x4001ffff : .iram0.text;
END iram0

BEGIN srom
0x50000000: sysrom : srom : 0x1000000 : executable ;
 srom0 : F : 0x50000000 - 0x50ffffff : .ResetVector.text .ResetHandler.literal .ResetHandler.text .srom.rodata .srom.literal .srom.text .rom.store;
END srom

BEGIN sram
0x60000000: sysram : sram : 0x4000000 : executable, writable ;
 sram0 : F : 0x60000000 - 0x6000017f : .WindowVectors.text .Level2InterruptVector.literal;
 sram1 : F : 0x60000180 - 0x600001bf : .Level2InterruptVector.text .Level3InterruptVector.literal;
 sram2 : F : 0x600001c0 - 0x600001ff : .Level3InterruptVector.text .Level4InterruptVector.literal;
 sram3 : F : 0x60000200 - 0x6000023f : .Level4InterruptVector.text .Level5InterruptVector.literal;
 sram4 : F : 0x60000240 - 0x6000027f : .Level5InterruptVector.text .DebugExceptionVector.literal;
 sram5 : F : 0x60000280 - 0x600002bf : .DebugExceptionVector.text .NMIExceptionVector.literal;
 sram6 : F : 0x600002c0 - 0x600002ff : .NMIExceptionVector.text .KernelExceptionVector.literal;
 sram7 : F : 0x60000300 - 0x6000033f : .KernelExceptionVector.text .UserExceptionVector.literal;
 sram8 : F : 0x60000340 - 0x600003bf : .UserExceptionVector.text .DoubleExceptionVector.literal;
 sram9 : F : 0x600003c0 - 0x60000fff : .DoubleExceptionVector.text;
 sram10 : F : 0x60001000 - 0x60007fff : .xtos.lock .clib.data .clib.bss;
 sram11 : F : 0x60008000 - 0x63ffffff : STACK : HEAP : .sram.rodata .rtos.rodata .clib.rodata .rodata .sram.literal .literal .sram.text .text .sram.data .rtos.data .clib.data .data .sram.bss .rtos.bss .clib.bss .bss;
END sram

