// Seed: 614419891
module module_0 (
    output wire id_0,
    input wor id_1,
    input wand id_2,
    input wire id_3,
    output tri0 id_4
    , id_44,
    input supply1 id_5,
    input supply0 id_6,
    output supply1 id_7,
    input supply0 id_8,
    input wand id_9,
    output tri id_10,
    input tri1 id_11,
    input supply1 id_12,
    input tri1 id_13,
    input wire id_14,
    input wire id_15,
    input supply1 id_16,
    input tri id_17,
    output tri0 id_18,
    input tri0 id_19,
    output tri1 id_20,
    output tri0 id_21,
    input tri id_22,
    input tri id_23
    , id_45,
    input uwire id_24,
    input uwire id_25,
    output wire id_26,
    output supply1 id_27,
    input supply1 id_28,
    output supply0 id_29,
    input supply0 id_30,
    input wor id_31,
    output wire id_32,
    input supply1 id_33,
    input wor id_34,
    output tri0 id_35,
    input uwire id_36,
    input wand id_37,
    input tri1 id_38
    , id_46,
    input supply0 id_39,
    output tri id_40,
    input supply0 id_41
    , id_47,
    input uwire id_42
);
  wire  id_48;
  logic id_49;
  ;
endmodule
module module_1 (
    output supply0 id_0,
    output wand id_1
    , id_12,
    output tri1 id_2,
    output wire id_3,
    input wor id_4,
    input wire id_5,
    output tri0 id_6
    , id_13,
    input wand id_7,
    input supply1 id_8,
    input tri0 id_9,
    input uwire id_10
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_5,
      id_2,
      id_9,
      id_7,
      id_6,
      id_10,
      id_8,
      id_1,
      id_10,
      id_9,
      id_8,
      id_8,
      id_7,
      id_7,
      id_8,
      id_6,
      id_4,
      id_6,
      id_1,
      id_10,
      id_10,
      id_9,
      id_7,
      id_3,
      id_2,
      id_5,
      id_2,
      id_4,
      id_8,
      id_1,
      id_9,
      id_10,
      id_6,
      id_9,
      id_4,
      id_4,
      id_8,
      id_2,
      id_7,
      id_10
  );
endmodule
