// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_A_0_AWVALID,
        m_axi_A_0_AWREADY,
        m_axi_A_0_AWADDR,
        m_axi_A_0_AWID,
        m_axi_A_0_AWLEN,
        m_axi_A_0_AWSIZE,
        m_axi_A_0_AWBURST,
        m_axi_A_0_AWLOCK,
        m_axi_A_0_AWCACHE,
        m_axi_A_0_AWPROT,
        m_axi_A_0_AWQOS,
        m_axi_A_0_AWREGION,
        m_axi_A_0_AWUSER,
        m_axi_A_0_WVALID,
        m_axi_A_0_WREADY,
        m_axi_A_0_WDATA,
        m_axi_A_0_WSTRB,
        m_axi_A_0_WLAST,
        m_axi_A_0_WID,
        m_axi_A_0_WUSER,
        m_axi_A_0_ARVALID,
        m_axi_A_0_ARREADY,
        m_axi_A_0_ARADDR,
        m_axi_A_0_ARID,
        m_axi_A_0_ARLEN,
        m_axi_A_0_ARSIZE,
        m_axi_A_0_ARBURST,
        m_axi_A_0_ARLOCK,
        m_axi_A_0_ARCACHE,
        m_axi_A_0_ARPROT,
        m_axi_A_0_ARQOS,
        m_axi_A_0_ARREGION,
        m_axi_A_0_ARUSER,
        m_axi_A_0_RVALID,
        m_axi_A_0_RREADY,
        m_axi_A_0_RDATA,
        m_axi_A_0_RLAST,
        m_axi_A_0_RID,
        m_axi_A_0_RFIFONUM,
        m_axi_A_0_RUSER,
        m_axi_A_0_RRESP,
        m_axi_A_0_BVALID,
        m_axi_A_0_BREADY,
        m_axi_A_0_BRESP,
        m_axi_A_0_BID,
        m_axi_A_0_BUSER,
        sext_ln46,
        denom_row_address0,
        denom_row_ce0,
        denom_row_we0,
        denom_row_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_d0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_A_0_AWVALID;
input   m_axi_A_0_AWREADY;
output  [63:0] m_axi_A_0_AWADDR;
output  [0:0] m_axi_A_0_AWID;
output  [31:0] m_axi_A_0_AWLEN;
output  [2:0] m_axi_A_0_AWSIZE;
output  [1:0] m_axi_A_0_AWBURST;
output  [1:0] m_axi_A_0_AWLOCK;
output  [3:0] m_axi_A_0_AWCACHE;
output  [2:0] m_axi_A_0_AWPROT;
output  [3:0] m_axi_A_0_AWQOS;
output  [3:0] m_axi_A_0_AWREGION;
output  [0:0] m_axi_A_0_AWUSER;
output   m_axi_A_0_WVALID;
input   m_axi_A_0_WREADY;
output  [31:0] m_axi_A_0_WDATA;
output  [3:0] m_axi_A_0_WSTRB;
output   m_axi_A_0_WLAST;
output  [0:0] m_axi_A_0_WID;
output  [0:0] m_axi_A_0_WUSER;
output   m_axi_A_0_ARVALID;
input   m_axi_A_0_ARREADY;
output  [63:0] m_axi_A_0_ARADDR;
output  [0:0] m_axi_A_0_ARID;
output  [31:0] m_axi_A_0_ARLEN;
output  [2:0] m_axi_A_0_ARSIZE;
output  [1:0] m_axi_A_0_ARBURST;
output  [1:0] m_axi_A_0_ARLOCK;
output  [3:0] m_axi_A_0_ARCACHE;
output  [2:0] m_axi_A_0_ARPROT;
output  [3:0] m_axi_A_0_ARQOS;
output  [3:0] m_axi_A_0_ARREGION;
output  [0:0] m_axi_A_0_ARUSER;
input   m_axi_A_0_RVALID;
output   m_axi_A_0_RREADY;
input  [31:0] m_axi_A_0_RDATA;
input   m_axi_A_0_RLAST;
input  [0:0] m_axi_A_0_RID;
input  [8:0] m_axi_A_0_RFIFONUM;
input  [0:0] m_axi_A_0_RUSER;
input  [1:0] m_axi_A_0_RRESP;
input   m_axi_A_0_BVALID;
output   m_axi_A_0_BREADY;
input  [1:0] m_axi_A_0_BRESP;
input  [0:0] m_axi_A_0_BID;
input  [0:0] m_axi_A_0_BUSER;
input  [61:0] sext_ln46;
output  [7:0] denom_row_address0;
output   denom_row_ce0;
output   denom_row_we0;
output  [23:0] denom_row_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_d0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0;
output  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_d0;

reg ap_idle;
reg m_axi_A_0_RREADY;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln46_fu_295_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    A_blk_n_R;
wire    ap_block_pp0_stage0_grp1;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_11001_grp1;
reg    ap_block_pp0_stage0_11001;
wire  signed [23:0] a_fu_318_p1;
reg  signed [23:0] a_reg_625;
wire   [63:0] zext_ln51_fu_398_p1;
wire    ap_block_pp0_stage0_grp0;
wire   [63:0] zext_ln46_fu_371_p1;
reg   [23:0] empty_fu_124;
wire  signed [23:0] select_ln52_1_fu_488_p3;
wire    ap_loop_init;
reg   [6:0] j_1_fu_128;
wire   [6:0] add_ln48_fu_496_p2;
reg   [8:0] i_fu_132;
wire   [8:0] select_ln46_2_fu_359_p3;
reg   [14:0] indvar_flatten_fu_136;
wire   [14:0] add_ln46_1_fu_301_p2;
reg   [14:0] ap_sig_allocacmp_indvar_flatten_load;
wire    ap_block_pp0_stage0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0_local;
wire   [2:0] trunc_ln48_fu_376_p1;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local;
reg    denom_row_we0_local;
wire   [0:0] icmp_ln48_1_fu_502_p2;
wire   [23:0] select_ln54_1_fu_564_p3;
reg    denom_row_ce0_local;
wire   [0:0] icmp_ln48_fu_337_p2;
wire   [8:0] add_ln46_fu_331_p2;
wire   [6:0] select_ln46_fu_343_p3;
wire   [7:0] trunc_ln46_fu_367_p1;
wire   [2:0] lshr_ln1_fu_380_p4;
wire   [10:0] tmp_3_fu_390_p3;
wire  signed [23:0] select_ln46_1_fu_351_p3;
wire  signed [24:0] sext_ln52_1_fu_432_p1;
wire  signed [24:0] sext_ln52_fu_428_p1;
wire   [24:0] add_ln52_1_fu_440_p2;
wire   [23:0] add_ln52_fu_435_p2;
wire   [0:0] tmp_fu_446_p3;
wire   [0:0] tmp_61_fu_454_p3;
wire   [0:0] xor_ln52_fu_462_p2;
wire   [0:0] and_ln52_fu_468_p2;
wire   [0:0] xor_ln52_1_fu_474_p2;
wire   [23:0] select_ln52_fu_480_p3;
wire  signed [24:0] sext_ln54_fu_508_p1;
wire   [24:0] add_ln54_fu_512_p2;
wire   [0:0] tmp_62_fu_518_p3;
wire   [0:0] tmp_63_fu_530_p3;
wire   [0:0] xor_ln54_fu_538_p2;
wire   [0:0] and_ln54_fu_544_p2;
wire   [0:0] xor_ln54_1_fu_550_p2;
wire   [23:0] select_ln54_fu_556_p3;
wire   [23:0] trunc_ln54_fu_526_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 empty_fu_124 = 24'd0;
#0 j_1_fu_128 = 7'd0;
#0 i_fu_132 = 9'd0;
#0 indvar_flatten_fu_136 = 15'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
            ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_fu_124 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            empty_fu_124 <= select_ln52_1_fu_488_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            i_fu_132 <= 9'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            i_fu_132 <= select_ln46_2_fu_359_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln46_fu_295_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_136 <= add_ln46_1_fu_301_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_136 <= 15'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0))) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            j_1_fu_128 <= 7'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            j_1_fu_128 <= add_ln48_fu_496_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_reg_625 <= a_fu_318_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_blk_n_R = m_axi_A_0_RVALID;
    end else begin
        A_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln46_fu_295_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 15'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_136;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        denom_row_ce0_local = 1'b1;
    end else begin
        denom_row_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (icmp_ln48_1_fu_502_p2 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        denom_row_we0_local = 1'b1;
    end else begin
        denom_row_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axi_A_0_RREADY = 1'b1;
    end else begin
        m_axi_A_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln48_fu_376_p1 == 3'd6) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln48_fu_376_p1 == 3'd5) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln48_fu_376_p1 == 3'd4) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln48_fu_376_p1 == 3'd3) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln48_fu_376_p1 == 3'd2) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln48_fu_376_p1 == 3'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln48_fu_376_p1 == 3'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (trunc_ln48_fu_376_p1 == 3'd7) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_fu_318_p1 = m_axi_A_0_RDATA[23:0];

assign add_ln46_1_fu_301_p2 = (ap_sig_allocacmp_indvar_flatten_load + 15'd1);

assign add_ln46_fu_331_p2 = (i_fu_132 + 9'd1);

assign add_ln48_fu_496_p2 = (select_ln46_fu_343_p3 + 7'd1);

assign add_ln52_1_fu_440_p2 = ($signed(sext_ln52_1_fu_432_p1) + $signed(sext_ln52_fu_428_p1));

assign add_ln52_fu_435_p2 = ($signed(a_reg_625) + $signed(select_ln46_1_fu_351_p3));

assign add_ln54_fu_512_p2 = ($signed(sext_ln54_fu_508_p1) + $signed(25'd16384));

assign and_ln52_fu_468_p2 = (xor_ln52_fu_462_p2 & tmp_61_fu_454_p3);

assign and_ln54_fu_544_p2 = (xor_ln54_fu_538_p2 & tmp_63_fu_530_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((m_axi_A_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((m_axi_A_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((m_axi_A_0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign denom_row_address0 = zext_ln46_fu_371_p1;

assign denom_row_ce0 = denom_row_ce0_local;

assign denom_row_d0 = select_ln54_1_fu_564_p3;

assign denom_row_we0 = denom_row_we0_local;

assign icmp_ln46_fu_295_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 15'd16384) ? 1'b1 : 1'b0);

assign icmp_ln48_1_fu_502_p2 = ((add_ln48_fu_496_p2 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln48_fu_337_p2 = ((j_1_fu_128 == 7'd64) ? 1'b1 : 1'b0);

assign lshr_ln1_fu_380_p4 = {{select_ln46_fu_343_p3[5:3]}};

assign m_axi_A_0_ARADDR = 64'd0;

assign m_axi_A_0_ARBURST = 2'd0;

assign m_axi_A_0_ARCACHE = 4'd0;

assign m_axi_A_0_ARID = 1'd0;

assign m_axi_A_0_ARLEN = 32'd0;

assign m_axi_A_0_ARLOCK = 2'd0;

assign m_axi_A_0_ARPROT = 3'd0;

assign m_axi_A_0_ARQOS = 4'd0;

assign m_axi_A_0_ARREGION = 4'd0;

assign m_axi_A_0_ARSIZE = 3'd0;

assign m_axi_A_0_ARUSER = 1'd0;

assign m_axi_A_0_ARVALID = 1'b0;

assign m_axi_A_0_AWADDR = 64'd0;

assign m_axi_A_0_AWBURST = 2'd0;

assign m_axi_A_0_AWCACHE = 4'd0;

assign m_axi_A_0_AWID = 1'd0;

assign m_axi_A_0_AWLEN = 32'd0;

assign m_axi_A_0_AWLOCK = 2'd0;

assign m_axi_A_0_AWPROT = 3'd0;

assign m_axi_A_0_AWQOS = 4'd0;

assign m_axi_A_0_AWREGION = 4'd0;

assign m_axi_A_0_AWSIZE = 3'd0;

assign m_axi_A_0_AWUSER = 1'd0;

assign m_axi_A_0_AWVALID = 1'b0;

assign m_axi_A_0_BREADY = 1'b0;

assign m_axi_A_0_WDATA = 32'd0;

assign m_axi_A_0_WID = 1'd0;

assign m_axi_A_0_WLAST = 1'b0;

assign m_axi_A_0_WSTRB = 4'd0;

assign m_axi_A_0_WUSER = 1'd0;

assign m_axi_A_0_WVALID = 1'b0;

assign select_ln46_1_fu_351_p3 = ((icmp_ln48_fu_337_p2[0:0] == 1'b1) ? 24'd0 : empty_fu_124);

assign select_ln46_2_fu_359_p3 = ((icmp_ln48_fu_337_p2[0:0] == 1'b1) ? add_ln46_fu_331_p2 : i_fu_132);

assign select_ln46_fu_343_p3 = ((icmp_ln48_fu_337_p2[0:0] == 1'b1) ? 7'd0 : j_1_fu_128);

assign select_ln52_1_fu_488_p3 = ((xor_ln52_1_fu_474_p2[0:0] == 1'b1) ? select_ln52_fu_480_p3 : add_ln52_fu_435_p2);

assign select_ln52_fu_480_p3 = ((and_ln52_fu_468_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln54_1_fu_564_p3 = ((xor_ln54_1_fu_550_p2[0:0] == 1'b1) ? select_ln54_fu_556_p3 : trunc_ln54_fu_526_p1);

assign select_ln54_fu_556_p3 = ((and_ln54_fu_544_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln52_1_fu_432_p1 = a_reg_625;

assign sext_ln52_fu_428_p1 = select_ln46_1_fu_351_p3;

assign sext_ln54_fu_508_p1 = select_ln52_1_fu_488_p3;

assign tmp_3_fu_390_p3 = {{trunc_ln46_fu_367_p1}, {lshr_ln1_fu_380_p4}};

assign tmp_61_fu_454_p3 = add_ln52_fu_435_p2[32'd23];

assign tmp_62_fu_518_p3 = add_ln54_fu_512_p2[32'd24];

assign tmp_63_fu_530_p3 = add_ln54_fu_512_p2[32'd23];

assign tmp_fu_446_p3 = add_ln52_1_fu_440_p2[32'd24];

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_address0 = zext_ln51_fu_398_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_d0 = a_reg_625;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_address0 = zext_ln51_fu_398_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_d0 = a_reg_625;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_address0 = zext_ln51_fu_398_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_d0 = a_reg_625;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_address0 = zext_ln51_fu_398_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_d0 = a_reg_625;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_address0 = zext_ln51_fu_398_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_d0 = a_reg_625;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_address0 = zext_ln51_fu_398_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_d0 = a_reg_625;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_address0 = zext_ln51_fu_398_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_d0 = a_reg_625;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7_we0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_address0 = zext_ln51_fu_398_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_d0 = a_reg_625;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_we0_local;

assign trunc_ln46_fu_367_p1 = select_ln46_2_fu_359_p3[7:0];

assign trunc_ln48_fu_376_p1 = select_ln46_fu_343_p3[2:0];

assign trunc_ln54_fu_526_p1 = add_ln54_fu_512_p2[23:0];

assign xor_ln52_1_fu_474_p2 = (tmp_fu_446_p3 ^ tmp_61_fu_454_p3);

assign xor_ln52_fu_462_p2 = (tmp_fu_446_p3 ^ 1'd1);

assign xor_ln54_1_fu_550_p2 = (tmp_63_fu_530_p3 ^ tmp_62_fu_518_p3);

assign xor_ln54_fu_538_p2 = (tmp_62_fu_518_p3 ^ 1'd1);

assign zext_ln46_fu_371_p1 = select_ln46_2_fu_359_p3;

assign zext_ln51_fu_398_p1 = tmp_3_fu_390_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3
