{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721098512041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721098512041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 16 09:55:11 2024 " "Processing started: Tue Jul 16 09:55:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721098512041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721098512041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721098512041 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721098513392 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721098513392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controler.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controler.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Ctrl " "Found entity 1: VGA_Ctrl" {  } { { "vga_controler.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/VGA/vga_controler.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721098520303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721098520303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/VGA/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721098520304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721098520304 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721098520338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Ctrl VGA_Ctrl:vga " "Elaborating entity \"VGA_Ctrl\" for hierarchy \"VGA_Ctrl:vga\"" {  } { { "top.v" "vga" { Text "D:/2024/FPGA/codeFPGAL_LIB/VGA/top.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721098520354 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vga_controler.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/VGA/vga_controler.v" 231 -1 0 } } { "vga_controler.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/VGA/vga_controler.v" 232 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1721098520749 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1721098520749 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pin_b\[0\] VCC " "Pin \"pin_b\[0\]\" is stuck at VCC" {  } { { "top.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/VGA/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721098520770 "|top|pin_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_b\[1\] VCC " "Pin \"pin_b\[1\]\" is stuck at VCC" {  } { { "top.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/VGA/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721098520770 "|top|pin_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_b\[2\] VCC " "Pin \"pin_b\[2\]\" is stuck at VCC" {  } { { "top.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/VGA/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721098520770 "|top|pin_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_b\[3\] VCC " "Pin \"pin_b\[3\]\" is stuck at VCC" {  } { { "top.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/VGA/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721098520770 "|top|pin_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_b\[4\] VCC " "Pin \"pin_b\[4\]\" is stuck at VCC" {  } { { "top.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/VGA/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721098520770 "|top|pin_b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_b\[5\] VCC " "Pin \"pin_b\[5\]\" is stuck at VCC" {  } { { "top.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/VGA/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721098520770 "|top|pin_b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_b\[6\] VCC " "Pin \"pin_b\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/VGA/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721098520770 "|top|pin_b[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_b\[7\] VCC " "Pin \"pin_b\[7\]\" is stuck at VCC" {  } { { "top.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/VGA/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721098520770 "|top|pin_b[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_sync VCC " "Pin \"pin_sync\" is stuck at VCC" {  } { { "top.v" "" { Text "D:/2024/FPGA/codeFPGAL_LIB/VGA/top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721098520770 "|top|pin_sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1721098520770 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1721098520824 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1721098521312 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721098521312 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721098521484 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721098521484 ""} { "Info" "ICUT_CUT_TM_LCELLS" "55 " "Implemented 55 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721098521484 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721098521484 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721098521500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 16 09:55:21 2024 " "Processing ended: Tue Jul 16 09:55:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721098521500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721098521500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721098521500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721098521500 ""}
