• Implementation of synchronous FIFO memory using Verilog HDL 

    ◦ A synchronous FIFO is a design where data values are written & read out sequentially from a memory array on a clock signal
    ◦ Implemented synchronous FIFO having 4 bit data width, 16 depth and two status signals full and empty
