<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
rc: 1 (means success: 0)
should_fail_because: 
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v</a>
defines: 
time_elapsed: 1.764s
ram usage: 41136 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmph1cd3cw2/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:2</a>: No timescale set for &#34;mem2reg_test1&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:22</a>: No timescale set for &#34;mem2reg_test2&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-53" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:53</a>: No timescale set for &#34;mem2reg_test3&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:64</a>: No timescale set for &#34;mem2reg_test4&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-86" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:86</a>: No timescale set for &#34;mem2reg_test5&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-97" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:97</a>: No timescale set for &#34;mem2reg_test6&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:2</a>: Compile module &#34;work@mem2reg_test1&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:22</a>: Compile module &#34;work@mem2reg_test2&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-53" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:53</a>: Compile module &#34;work@mem2reg_test3&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:64</a>: Compile module &#34;work@mem2reg_test4&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-86" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:86</a>: Compile module &#34;work@mem2reg_test5&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-97" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:97</a>: Compile module &#34;work@mem2reg_test6&#34;.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:22</a>: Implicit port type (wire) for &#34;data&#34;.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-53" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:53</a>: Implicit port type (wire) for &#34;dout_b&#34;.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:64</a>: Implicit port type (wire) for &#34;result1&#34;,
there are 2 more instances of this message.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-86" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:86</a>: Implicit port type (wire) for &#34;out&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:2</a>: Top level module &#34;work@mem2reg_test1&#34;.

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:22</a>: Top level module &#34;work@mem2reg_test2&#34;.

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-53" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:53</a>: Top level module &#34;work@mem2reg_test3&#34;.

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:64</a>: Top level module &#34;work@mem2reg_test4&#34;.

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-86" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:86</a>: Top level module &#34;work@mem2reg_test5&#34;.

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-97" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:97</a>: Top level module &#34;work@mem2reg_test6&#34;.

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 6.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 6.

[NTE:EL0511] Nb leaf instances: 2.

Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 15
+ cat /tmpfs/tmp/tmph1cd3cw2/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_mem2reg_test1
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmph1cd3cw2/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 0a06379e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1593156724456/work=/usr/local/src/conda/uhdm-integration-0.0_0080_g5facd9a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmph1cd3cw2/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@mem2reg_test1)
 |vpiName:work@mem2reg_test1
 |uhdmallPackages:
 \_package: builtin, parent:work@mem2reg_test1
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@mem2reg_test1, file:<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v</a>, line:2, parent:work@mem2reg_test1
   |vpiDefName:work@mem2reg_test1
   |vpiFullName:work@mem2reg_test1
   |vpiProcess:
   \_always: , line:10
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:10
       |vpiCondition:
       \_unsupported_expr: , line:2
         |STRING:module mem2reg_test1(in_addr, in_data, out_addr, out_data);

       |vpiStmt:
       \_begin: , line:10
         |vpiFullName:work@mem2reg_test1
         |vpiStmt:
         \_assignment: , line:11
           |vpiBlocking:1
           |vpiLhs:
           \_bit_select: (array), line:11
             |vpiName:array
             |vpiFullName:work@mem2reg_test1.array
             |vpiIndex:
             \_constant: , line:11
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiRhs:
           \_constant: , line:11
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiStmt:
         \_assignment: , line:12
           |vpiBlocking:1
           |vpiLhs:
           \_bit_select: (array), line:12
             |vpiName:array
             |vpiFullName:work@mem2reg_test1.array
             |vpiIndex:
             \_constant: , line:12
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
           |vpiRhs:
           \_constant: , line:12
             |vpiConstType:7
             |vpiDecompile:23
             |vpiSize:32
             |INT:23
         |vpiStmt:
         \_assignment: , line:13
           |vpiBlocking:1
           |vpiLhs:
           \_bit_select: (array), line:13
             |vpiName:array
             |vpiFullName:work@mem2reg_test1.array
             |vpiIndex:
             \_constant: , line:13
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
           |vpiRhs:
           \_constant: , line:13
             |vpiConstType:7
             |vpiDecompile:42
             |vpiSize:32
             |INT:42
         |vpiStmt:
         \_assignment: , line:14
           |vpiBlocking:1
           |vpiLhs:
           \_bit_select: (array), line:14
             |vpiName:array
             |vpiFullName:work@mem2reg_test1.array
             |vpiIndex:
             \_ref_obj: (in_addr), line:14
               |vpiName:in_addr
           |vpiRhs:
           \_ref_obj: (in_data), line:14
             |vpiName:in_data
             |vpiFullName:work@mem2reg_test1.in_data
         |vpiStmt:
         \_assignment: , line:15
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (out_data), line:15
             |vpiName:out_data
             |vpiFullName:work@mem2reg_test1.out_data
           |vpiRhs:
           \_bit_select: (array), line:15
             |vpiName:array
             |vpiFullName:work@mem2reg_test1.array
             |vpiIndex:
             \_ref_obj: (out_addr), line:15
               |vpiName:out_addr
   |vpiPort:
   \_port: (in_addr), line:2
     |vpiName:in_addr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in_addr), line:2
         |vpiName:in_addr
         |vpiFullName:work@mem2reg_test1.in_addr
   |vpiPort:
   \_port: (in_data), line:2
     |vpiName:in_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in_data), line:2
         |vpiName:in_data
         |vpiFullName:work@mem2reg_test1.in_data
   |vpiPort:
   \_port: (out_addr), line:2
     |vpiName:out_addr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out_addr), line:2
         |vpiName:out_addr
         |vpiFullName:work@mem2reg_test1.out_addr
   |vpiPort:
   \_port: (out_data), line:2
     |vpiName:out_data
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out_data), line:2
         |vpiName:out_data
         |vpiFullName:work@mem2reg_test1.out_data
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (array), line:8
     |vpiName:array
     |vpiFullName:work@mem2reg_test1.array
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (in_addr), line:2
   |vpiNet:
   \_logic_net: (in_data), line:2
   |vpiNet:
   \_logic_net: (out_addr), line:2
   |vpiNet:
   \_logic_net: (out_data), line:2
 |uhdmallModules:
 \_module: work@mem2reg_test2, file:<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v</a>, line:22, parent:work@mem2reg_test1
   |vpiDefName:work@mem2reg_test2
   |vpiFullName:work@mem2reg_test2
   |vpiProcess:
   \_always: , line:35
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:35
       |vpiCondition:
       \_operation: , line:35
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:35
           |vpiName:clk
           |vpiFullName:work@mem2reg_test2.clk
       |vpiStmt:
       \_begin: , line:35
         |vpiFullName:work@mem2reg_test2
         |vpiStmt:
         \_if_else: , line:36
           |vpiCondition:
           \_ref_obj: (reset), line:36
             |vpiName:reset
             |vpiFullName:work@mem2reg_test2.reset
           |vpiStmt:
           \_begin: , line:36
             |vpiFullName:work@mem2reg_test2
             |vpiStmt:
             \_for_stmt: , line:37
               |vpiFullName:work@mem2reg_test2
               |vpiCondition:
               \_operation: , line:37
                 |vpiOpType:20
                 |vpiOperand:
                 \_ref_obj: (i), line:37
                   |vpiName:i
                   |vpiFullName:work@mem2reg_test2.i
                 |vpiOperand:
                 \_constant: , line:37
                   |vpiConstType:7
                   |vpiDecompile:8
                   |vpiSize:32
                   |INT:8
               |vpiForInitStmt:
               \_assign_stmt: 
                 |vpiRhs:
                 \_unsupported_expr: , line:2
                   |STRING:module mem2reg_test1(in_addr, in_data, out_addr, out_data);

                 |vpiLhs:
                 \_logic_var: (@@BAD_SYMBOL@@), line:37
                   |vpiName:@@BAD_SYMBOL@@
                   |vpiFullName:work@mem2reg_test2.@@BAD_SYMBOL@@
               |vpiForIncStmt:
               \_operation: , line:37
                 |vpiOpType:82
                 |vpiOperand:
                 \_ref_obj: (i), line:37
                   |vpiName:i
               |vpiStmt:
               \_assignment: , line:38
                 |vpiLhs:
                 \_bit_select: (mem), line:38
                   |vpiName:mem
                   |vpiFullName:work@mem2reg_test2.mem
                   |vpiIndex:
                   \_ref_obj: (i), line:38
                     |vpiName:i
                 |vpiRhs:
                 \_ref_obj: (i), line:38
                   |vpiName:i
                   |vpiFullName:work@mem2reg_test2.i
           |vpiElseStmt:
           \_if_else: , line:40
             |vpiCondition:
             \_ref_obj: (mode), line:40
               |vpiName:mode
               |vpiFullName:work@mem2reg_test2.mode
             |vpiStmt:
             \_begin: , line:40
               |vpiFullName:work@mem2reg_test2
               |vpiStmt:
               \_for_stmt: , line:41
                 |vpiFullName:work@mem2reg_test2
                 |vpiCondition:
                 \_operation: , line:41
                   |vpiOpType:20
                   |vpiOperand:
                   \_ref_obj: (i), line:41
                     |vpiName:i
                     |vpiFullName:work@mem2reg_test2.i
                   |vpiOperand:
                   \_constant: , line:41
                     |vpiConstType:7
                     |vpiDecompile:8
                     |vpiSize:32
                     |INT:8
                 |vpiForInitStmt:
                 \_assign_stmt: 
                   |vpiRhs:
                   \_unsupported_expr: , line:2
                     |STRING:module mem2reg_test1(in_addr, in_data, out_addr, out_data);

                   |vpiLhs:
                   \_logic_var: (@@BAD_SYMBOL@@), line:41
                     |vpiName:@@BAD_SYMBOL@@
                     |vpiFullName:work@mem2reg_test2.@@BAD_SYMBOL@@
                 |vpiForIncStmt:
                 \_operation: , line:41
                   |vpiOpType:82
                   |vpiOperand:
                   \_ref_obj: (i), line:41
                     |vpiName:i
                 |vpiStmt:
                 \_assignment: , line:42
                   |vpiLhs:
                   \_bit_select: (mem), line:42
                     |vpiName:mem
                     |vpiFullName:work@mem2reg_test2.mem
                     |vpiIndex:
                     \_ref_obj: (i), line:42
                       |vpiName:i
                   |vpiRhs:
                   \_operation: , line:42
                     |vpiOpType:24
                     |vpiOperand:
                     \_bit_select: (mem), line:42
                       |vpiName:mem
                       |vpiFullName:work@mem2reg_test2.mem
                       |vpiIndex:
                       \_ref_obj: (i), line:42
                         |vpiName:i
                     |vpiOperand:
                     \_constant: , line:42
                       |vpiConstType:7
                       |vpiDecompile:1
                       |vpiSize:32
                       |INT:1
             |vpiElseStmt:
             \_begin: , line:43
               |vpiFullName:work@mem2reg_test2
               |vpiStmt:
               \_assignment: , line:44
                 |vpiLhs:
                 \_bit_select: (mem), line:44
                   |vpiName:mem
                   |vpiFullName:work@mem2reg_test2.mem
                   |vpiIndex:
                   \_ref_obj: (addr), line:44
                     |vpiName:addr
                 |vpiRhs:
                 \_constant: , line:44
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
   |vpiPort:
   \_port: (clk), line:22
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:22
         |vpiName:clk
         |vpiFullName:work@mem2reg_test2.clk
   |vpiPort:
   \_port: (reset), line:22
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:22
         |vpiName:reset
         |vpiFullName:work@mem2reg_test2.reset
   |vpiPort:
   \_port: (mode), line:22
     |vpiName:mode
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (mode), line:22
         |vpiName:mode
         |vpiFullName:work@mem2reg_test2.mode
   |vpiPort:
   \_port: (addr), line:22
     |vpiName:addr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (addr), line:22
         |vpiName:addr
         |vpiFullName:work@mem2reg_test2.addr
   |vpiPort:
   \_port: (data), line:22
     |vpiName:data
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data), line:22
         |vpiName:data
         |vpiFullName:work@mem2reg_test2.data
   |vpiContAssign:
   \_cont_assign: , line:31
     |vpiRhs:
     \_bit_select: (mem), line:31
       |vpiName:mem
       |vpiFullName:work@mem2reg_test2.mem
       |vpiIndex:
       \_ref_obj: (addr), line:31
         |vpiName:addr
     |vpiLhs:
     \_ref_obj: (data), line:31
       |vpiName:data
       |vpiFullName:work@mem2reg_test2.data
   |vpiNet:
   \_logic_net: (mem), line:29
     |vpiName:mem
     |vpiFullName:work@mem2reg_test2.mem
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (i), line:33
     |vpiName:i
     |vpiFullName:work@mem2reg_test2.i
   |vpiNet:
   \_logic_net: (clk), line:22
   |vpiNet:
   \_logic_net: (reset), line:22
   |vpiNet:
   \_logic_net: (mode), line:22
   |vpiNet:
   \_logic_net: (addr), line:22
   |vpiNet:
   \_logic_net: (data), line:22
 |uhdmallModules:
 \_module: work@mem2reg_test3, file:<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v</a>, line:53, parent:work@mem2reg_test1
   |vpiDefName:work@mem2reg_test3
   |vpiFullName:work@mem2reg_test3
   |vpiProcess:
   \_always: , line:55
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:55
       |vpiCondition:
       \_operation: , line:55
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk), line:55
           |vpiName:clk
           |vpiFullName:work@mem2reg_test3.clk
       |vpiStmt:
       \_begin: , line:56
         |vpiFullName:work@mem2reg_test3
         |vpiStmt:
         \_assignment: , line:57
           |vpiLhs:
           \_bit_select: (dout_a), line:57
             |vpiName:dout_a
             |vpiFullName:work@mem2reg_test3.dout_a
             |vpiIndex:
             \_constant: , line:57
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiRhs:
           \_ref_obj: (din_a), line:57
             |vpiName:din_a
             |vpiFullName:work@mem2reg_test3.din_a
   |vpiPort:
   \_port: (clk), line:53
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:53
         |vpiName:clk
         |vpiFullName:work@mem2reg_test3.clk
   |vpiPort:
   \_port: (din_a), line:53
     |vpiName:din_a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_a), line:53
         |vpiName:din_a
         |vpiFullName:work@mem2reg_test3.din_a
   |vpiPort:
   \_port: (dout_a), line:53
     |vpiName:dout_a
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dout_a), line:53
         |vpiName:dout_a
         |vpiFullName:work@mem2reg_test3.dout_a
         |vpiNetType:48
   |vpiPort:
   \_port: (dout_b), line:53
     |vpiName:dout_b
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dout_b), line:53
         |vpiName:dout_b
         |vpiFullName:work@mem2reg_test3.dout_b
   |vpiContAssign:
   \_cont_assign: , line:59
     |vpiRhs:
     \_bit_select: (dint_c), line:59
       |vpiName:dint_c
       |vpiFullName:work@mem2reg_test3.dint_c
       |vpiIndex:
       \_constant: , line:59
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
     |vpiLhs:
     \_ref_obj: (dout_b), line:59
       |vpiName:dout_b
       |vpiFullName:work@mem2reg_test3.dout_b
       |vpiActual:
       \_logic_net: (dout_b), line:53
   |vpiNet:
   \_logic_net: (clk), line:53
   |vpiNet:
   \_logic_net: (din_a), line:53
   |vpiNet:
   \_logic_net: (dout_a), line:53
   |vpiNet:
   \_logic_net: (dout_b), line:53
   |vpiNet:
   \_logic_net: (dint_c), line:54
     |vpiName:dint_c
     |vpiFullName:work@mem2reg_test3.dint_c
     |vpiNetType:48
 |uhdmallModules:
 \_module: work@mem2reg_test4, file:<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v</a>, line:64, parent:work@mem2reg_test1
   |vpiDefName:work@mem2reg_test4
   |vpiFullName:work@mem2reg_test4
   |vpiPort:
   \_port: (result1), line:64
     |vpiName:result1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (result1), line:64
         |vpiName:result1
         |vpiFullName:work@mem2reg_test4.result1
   |vpiPort:
   \_port: (result2), line:64
     |vpiName:result2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (result2), line:64
         |vpiName:result2
         |vpiFullName:work@mem2reg_test4.result2
   |vpiPort:
   \_port: (result3), line:64
     |vpiName:result3
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (result3), line:64
         |vpiName:result3
         |vpiFullName:work@mem2reg_test4.result3
   |vpiContAssign:
   \_cont_assign: , line:76
     |vpiRhs:
     \_constant: , line:76
       |vpiConstType:7
       |vpiDecompile:1
       |vpiSize:32
       |INT:1
     |vpiLhs:
     \_bit_select: (intermediate), line:76
       |vpiName:intermediate
       |vpiFullName:work@mem2reg_test4.intermediate
       |vpiIndex:
       \_sys_func_call: ($@@BAD_SYMBOL@@), line:76
         |vpiName:$@@BAD_SYMBOL@@
   |vpiContAssign:
   \_cont_assign: , line:77
     |vpiRhs:
     \_constant: , line:77
       |vpiConstType:7
       |vpiDecompile:2
       |vpiSize:32
       |INT:2
     |vpiLhs:
     \_bit_select: (intermediate), line:77
       |vpiName:intermediate
       |vpiFullName:work@mem2reg_test4.intermediate
       |vpiIndex:
       \_sys_func_call: ($@@BAD_SYMBOL@@), line:77
         |vpiName:$@@BAD_SYMBOL@@
   |vpiContAssign:
   \_cont_assign: , line:78
     |vpiRhs:
     \_constant: , line:78
       |vpiConstType:7
       |vpiDecompile:3
       |vpiSize:32
       |INT:3
     |vpiLhs:
     \_bit_select: (intermediate), line:78
       |vpiName:intermediate
       |vpiFullName:work@mem2reg_test4.intermediate
       |vpiIndex:
       \_constant: , line:78
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
   |vpiContAssign:
   \_cont_assign: , line:79
     |vpiRhs:
     \_bit_select: (intermediate), line:79
       |vpiName:intermediate
       |vpiFullName:work@mem2reg_test4.intermediate
       |vpiIndex:
       \_constant: , line:79
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
     |vpiLhs:
     \_ref_obj: (result1), line:79
       |vpiName:result1
       |vpiFullName:work@mem2reg_test4.result1
   |vpiContAssign:
   \_cont_assign: , line:80
     |vpiRhs:
     \_bit_select: (intermediate), line:80
       |vpiName:intermediate
       |vpiFullName:work@mem2reg_test4.intermediate
       |vpiIndex:
       \_func_call: (depth2Index), line:80
         |vpiName:depth2Index
         |vpiFunction:
         \_function: (depth2Index), line:71
           |vpiName:depth2Index
           |vpiFullName:work@mem2reg_test4.depth2Index
           |vpiReturn:
           \_int_var: , line:71
           |vpiIODecl:
           \_io_decl: (depth), line:72, parent:depth2Index
             |vpiName:depth
             |vpiDirection:1
           |vpiStmt:
           \_assignment: , line:73, parent:depth2Index
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (depth2Index), line:73
               |vpiName:depth2Index
               |vpiFullName:work@mem2reg_test4.depth2Index.depth2Index
             |vpiRhs:
             \_ref_obj: (depth), line:73
               |vpiName:depth
               |vpiFullName:work@mem2reg_test4.depth2Index.depth
         |vpiArgument:
         \_constant: , line:80
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
     |vpiLhs:
     \_ref_obj: (result2), line:80
       |vpiName:result2
       |vpiFullName:work@mem2reg_test4.result2
   |vpiContAssign:
   \_cont_assign: , line:81
     |vpiRhs:
     \_bit_select: (intermediate), line:81
       |vpiName:intermediate
       |vpiFullName:work@mem2reg_test4.intermediate
       |vpiIndex:
       \_func_call: (depth2Index), line:81
         |vpiName:depth2Index
         |vpiFunction:
         \_function: (depth2Index), line:71
         |vpiArgument:
         \_constant: , line:81
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
     |vpiLhs:
     \_ref_obj: (result3), line:81
       |vpiName:result3
       |vpiFullName:work@mem2reg_test4.result3
   |vpiTaskFunc:
   \_function: (depth2Index), line:71
   |vpiNet:
   \_logic_net: (intermediate), line:69
     |vpiName:intermediate
     |vpiFullName:work@mem2reg_test4.intermediate
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (result1), line:64
   |vpiNet:
   \_logic_net: (result2), line:64
   |vpiNet:
   \_logic_net: (result3), line:64
 |uhdmallModules:
 \_module: work@mem2reg_test5, file:<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v</a>, line:86, parent:work@mem2reg_test1
   |vpiDefName:work@mem2reg_test5
   |vpiFullName:work@mem2reg_test5
   |vpiPort:
   \_port: (ctrl), line:86
     |vpiName:ctrl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctrl), line:86
         |vpiName:ctrl
         |vpiFullName:work@mem2reg_test5.ctrl
   |vpiPort:
   \_port: (out), line:86
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:86
         |vpiName:out
         |vpiFullName:work@mem2reg_test5.out
   |vpiContAssign:
   \_cont_assign: , line:90
     |vpiRhs:
     \_ref_obj: (ctrl), line:90
       |vpiName:ctrl
       |vpiFullName:work@mem2reg_test5.ctrl
       |vpiActual:
       \_logic_net: (ctrl), line:86
     |vpiLhs:
     \_bit_select: (foo), line:90
       |vpiName:foo
       |vpiFullName:work@mem2reg_test5.foo
       |vpiIndex:
       \_constant: , line:90
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:91
     |vpiRhs:
     \_constant: , line:91
       |vpiConstType:7
       |vpiDecompile:0
       |vpiSize:32
       |INT:0
     |vpiLhs:
     \_bit_select: (bar), line:91
       |vpiName:bar
       |vpiFullName:work@mem2reg_test5.bar
       |vpiIndex:
       \_constant: , line:91
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:91
     |vpiRhs:
     \_constant: , line:91
       |vpiConstType:7
       |vpiDecompile:1
       |vpiSize:32
       |INT:1
     |vpiLhs:
     \_bit_select: (bar), line:91
       |vpiName:bar
       |vpiFullName:work@mem2reg_test5.bar
       |vpiIndex:
       \_constant: , line:91
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiContAssign:
   \_cont_assign: , line:92
     |vpiRhs:
     \_bit_select: (bar), line:92
       |vpiName:bar
       |vpiFullName:work@mem2reg_test5.bar
       |vpiIndex:
       \_bit_select: (foo), line:92
         |vpiName:foo
         |vpiIndex:
         \_constant: , line:92
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiLhs:
     \_ref_obj: (out), line:92
       |vpiName:out
       |vpiFullName:work@mem2reg_test5.out
       |vpiActual:
       \_logic_net: (out), line:86
   |vpiNet:
   \_logic_net: (ctrl), line:86
   |vpiNet:
   \_logic_net: (out), line:86
   |vpiNet:
   \_logic_net: (foo), line:87
     |vpiName:foo
     |vpiFullName:work@mem2reg_test5.foo
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (bar), line:88
     |vpiName:bar
     |vpiFullName:work@mem2reg_test5.bar
     |vpiNetType:1
 |uhdmallModules:
 \_module: work@mem2reg_test6, file:<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v</a>, line:97, parent:work@mem2reg_test1
   |vpiDefName:work@mem2reg_test6
   |vpiFullName:work@mem2reg_test6
   |vpiProcess:
   \_always: , line:104
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:104
       |vpiCondition:
       \_unsupported_expr: , line:2
         |STRING:module mem2reg_test1(in_addr, in_data, out_addr, out_data);

       |vpiStmt:
       \_begin: , line:104
         |vpiFullName:work@mem2reg_test6
         |vpiStmt:
         \_assignment: , line:105
           |vpiBlocking:1
           |vpiLhs:
           \_bit_select: (din_array), line:105
             |vpiName:din_array
             |vpiFullName:work@mem2reg_test6.din_array
             |vpiIndex:
             \_constant: , line:105
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiRhs:
           \_indexed_part_select: , line:105, parent:din
             |vpiConstantSelect:1
             |vpiIndexedPartSelectType:1
             |vpiBaseExpr:
             \_constant: , line:105
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiWidthExpr:
             \_constant: , line:105
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
         |vpiStmt:
         \_assignment: , line:106
           |vpiBlocking:1
           |vpiLhs:
           \_bit_select: (din_array), line:106
             |vpiName:din_array
             |vpiFullName:work@mem2reg_test6.din_array
             |vpiIndex:
             \_constant: , line:106
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
           |vpiRhs:
           \_indexed_part_select: , line:106, parent:din
             |vpiConstantSelect:1
             |vpiIndexedPartSelectType:1
             |vpiBaseExpr:
             \_constant: , line:106
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
             |vpiWidthExpr:
             \_constant: , line:106
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
         |vpiStmt:
         \_assignment: , line:108
           |vpiBlocking:1
           |vpiLhs:
           \_bit_select: (dout_array), line:108
             |vpiName:dout_array
             |vpiFullName:work@mem2reg_test6.dout_array
             |vpiIndex:
             \_constant: , line:108
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiRhs:
           \_bit_select: (din_array), line:108
             |vpiName:din_array
             |vpiFullName:work@mem2reg_test6.din_array
             |vpiIndex:
             \_constant: , line:108
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
         |vpiStmt:
         \_assignment: , line:109
           |vpiBlocking:1
           |vpiLhs:
           \_bit_select: (dout_array), line:109
             |vpiName:dout_array
             |vpiFullName:work@mem2reg_test6.dout_array
             |vpiIndex:
             \_constant: , line:109
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
           |vpiRhs:
           \_bit_select: (din_array), line:109
             |vpiName:din_array
             |vpiFullName:work@mem2reg_test6.din_array
             |vpiIndex:
             \_constant: , line:109
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
         |vpiStmt:
         \_assignment: , line:111
           |vpiBlocking:1
           |vpiLhs:
           \_bit_select: (dout_array), line:111
             |vpiName:dout_array
             |vpiFullName:work@mem2reg_test6.dout_array
             |vpiIndex:
             \_constant: , line:111
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiRhs:
           \_operation: , line:111
             |vpiOpType:24
             |vpiOperand:
             \_bit_select: (dout_array), line:111
               |vpiName:dout_array
               |vpiFullName:work@mem2reg_test6.dout_array
               |vpiIndex:
               \_constant: , line:111
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
             |vpiOperand:
             \_bit_select: (dout_array), line:111
               |vpiName:dout_array
               |vpiFullName:work@mem2reg_test6.dout_array
               |vpiIndex:
               \_constant: , line:111
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
         |vpiStmt:
         \_assignment: , line:113
           |vpiBlocking:1
           |vpiLhs:
           \_indexed_part_select: , line:113, parent:dout
             |vpiConstantSelect:1
             |vpiIndexedPartSelectType:1
             |vpiBaseExpr:
             \_constant: , line:113
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiWidthExpr:
             \_constant: , line:113
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
           |vpiRhs:
           \_bit_select: (dout_array), line:113
             |vpiName:dout_array
             |vpiFullName:work@mem2reg_test6.dout_array
             |vpiIndex:
             \_constant: , line:113
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
         |vpiStmt:
         \_assignment: , line:114
           |vpiBlocking:1
           |vpiLhs:
           \_indexed_part_select: , line:114, parent:dout
             |vpiConstantSelect:1
             |vpiIndexedPartSelectType:1
             |vpiBaseExpr:
             \_constant: , line:114
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
             |vpiWidthExpr:
             \_constant: , line:114
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
           |vpiRhs:
           \_bit_select: (dout_array), line:114
             |vpiName:dout_array
             |vpiFullName:work@mem2reg_test6.dout_array
             |vpiIndex:
             \_constant: , line:114
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
   |vpiPort:
   \_port: (din), line:97
     |vpiName:din
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din), line:97
         |vpiName:din
         |vpiFullName:work@mem2reg_test6.din
         |vpiNetType:1
   |vpiPort:
   \_port: (dout), line:97
     |vpiName:dout
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dout), line:97
         |vpiName:dout
         |vpiFullName:work@mem2reg_test6.dout
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (din_array), line:101
     |vpiName:din_array
     |vpiFullName:work@mem2reg_test6.din_array
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (dout_array), line:102
     |vpiName:dout_array
     |vpiFullName:work@mem2reg_test6.dout_array
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (din), line:97
   |vpiNet:
   \_logic_net: (dout), line:97
 |uhdmtopModules:
 \_module: work@mem2reg_test1 (work@mem2reg_test1), file:<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v</a>, line:2
   |vpiDefName:work@mem2reg_test1
   |vpiName:work@mem2reg_test1
   |vpiPort:
   \_port: (in_addr), line:2, parent:work@mem2reg_test1
     |vpiName:in_addr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in_addr), line:2, parent:work@mem2reg_test1
         |vpiName:in_addr
         |vpiFullName:work@mem2reg_test1.in_addr
   |vpiPort:
   \_port: (in_data), line:2, parent:work@mem2reg_test1
     |vpiName:in_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in_data), line:2, parent:work@mem2reg_test1
         |vpiName:in_data
         |vpiFullName:work@mem2reg_test1.in_data
   |vpiPort:
   \_port: (out_addr), line:2, parent:work@mem2reg_test1
     |vpiName:out_addr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out_addr), line:2, parent:work@mem2reg_test1
         |vpiName:out_addr
         |vpiFullName:work@mem2reg_test1.out_addr
   |vpiPort:
   \_port: (out_data), line:2, parent:work@mem2reg_test1
     |vpiName:out_data
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out_data), line:2, parent:work@mem2reg_test1
         |vpiName:out_data
         |vpiFullName:work@mem2reg_test1.out_data
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (in_addr), line:2, parent:work@mem2reg_test1
   |vpiNet:
   \_logic_net: (in_data), line:2, parent:work@mem2reg_test1
   |vpiNet:
   \_logic_net: (out_addr), line:2, parent:work@mem2reg_test1
   |vpiNet:
   \_logic_net: (out_data), line:2, parent:work@mem2reg_test1
   |vpiArrayNet:
   \_array_net: (array), line:8, parent:work@mem2reg_test1
     |vpiName:array
     |vpiFullName:work@mem2reg_test1.array
     |vpiNet:
     \_logic_net: , parent:array
       |vpiFullName:work@mem2reg_test1.array
       |vpiNetType:48
       |vpiRange:
       \_range: , line:8
         |vpiLeftRange:
         \_constant: , line:8
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:8
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiRange:
     \_range: , line:8
       |vpiLeftRange:
       \_constant: , line:8
         |vpiConstType:7
         |vpiDecompile:2
         |vpiSize:32
         |INT:2
       |vpiRightRange:
       \_constant: , line:8
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
 |uhdmtopModules:
 \_module: work@mem2reg_test2 (work@mem2reg_test2), file:<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v</a>, line:22
   |vpiDefName:work@mem2reg_test2
   |vpiName:work@mem2reg_test2
   |vpiPort:
   \_port: (clk), line:22, parent:work@mem2reg_test2
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:22, parent:work@mem2reg_test2
         |vpiName:clk
         |vpiFullName:work@mem2reg_test2.clk
   |vpiPort:
   \_port: (reset), line:22, parent:work@mem2reg_test2
     |vpiName:reset
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset), line:22, parent:work@mem2reg_test2
         |vpiName:reset
         |vpiFullName:work@mem2reg_test2.reset
   |vpiPort:
   \_port: (mode), line:22, parent:work@mem2reg_test2
     |vpiName:mode
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (mode), line:22, parent:work@mem2reg_test2
         |vpiName:mode
         |vpiFullName:work@mem2reg_test2.mode
   |vpiPort:
   \_port: (addr), line:22, parent:work@mem2reg_test2
     |vpiName:addr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (addr), line:22, parent:work@mem2reg_test2
         |vpiName:addr
         |vpiFullName:work@mem2reg_test2.addr
   |vpiPort:
   \_port: (data), line:22, parent:work@mem2reg_test2
     |vpiName:data
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (data), line:22, parent:work@mem2reg_test2
         |vpiName:data
         |vpiFullName:work@mem2reg_test2.data
   |vpiNet:
   \_logic_net: (i), line:33, parent:work@mem2reg_test2
     |vpiName:i
     |vpiFullName:work@mem2reg_test2.i
   |vpiNet:
   \_logic_net: (clk), line:22, parent:work@mem2reg_test2
   |vpiNet:
   \_logic_net: (reset), line:22, parent:work@mem2reg_test2
   |vpiNet:
   \_logic_net: (mode), line:22, parent:work@mem2reg_test2
   |vpiNet:
   \_logic_net: (addr), line:22, parent:work@mem2reg_test2
   |vpiNet:
   \_logic_net: (data), line:22, parent:work@mem2reg_test2
   |vpiArrayNet:
   \_array_net: (mem), line:29, parent:work@mem2reg_test2
     |vpiName:mem
     |vpiFullName:work@mem2reg_test2.mem
     |vpiNet:
     \_logic_net: , parent:mem
       |vpiFullName:work@mem2reg_test2.mem
       |vpiNetType:48
       |vpiRange:
       \_range: , line:29
         |vpiLeftRange:
         \_constant: , line:29
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:29
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiRange:
     \_range: , line:29
       |vpiLeftRange:
       \_constant: , line:29
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
       |vpiRightRange:
       \_constant: , line:29
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
 |uhdmtopModules:
 \_module: work@mem2reg_test3 (work@mem2reg_test3), file:<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v</a>, line:53
   |vpiDefName:work@mem2reg_test3
   |vpiName:work@mem2reg_test3
   |vpiPort:
   \_port: (clk), line:53, parent:work@mem2reg_test3
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:53, parent:work@mem2reg_test3
         |vpiName:clk
         |vpiFullName:work@mem2reg_test3.clk
   |vpiPort:
   \_port: (din_a), line:53, parent:work@mem2reg_test3
     |vpiName:din_a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din_a), line:53, parent:work@mem2reg_test3
         |vpiName:din_a
         |vpiFullName:work@mem2reg_test3.din_a
   |vpiPort:
   \_port: (dout_a), line:53, parent:work@mem2reg_test3
     |vpiName:dout_a
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dout_a), line:53, parent:work@mem2reg_test3
         |vpiName:dout_a
         |vpiFullName:work@mem2reg_test3.dout_a
         |vpiNetType:48
         |vpiRange:
         \_range: , line:53
           |vpiLeftRange:
           \_constant: , line:53
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:53
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (dout_b), line:53, parent:work@mem2reg_test3
     |vpiName:dout_b
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dout_b), line:53, parent:work@mem2reg_test3
         |vpiName:dout_b
         |vpiFullName:work@mem2reg_test3.dout_b
   |vpiNet:
   \_logic_net: (clk), line:53, parent:work@mem2reg_test3
   |vpiNet:
   \_logic_net: (din_a), line:53, parent:work@mem2reg_test3
   |vpiNet:
   \_logic_net: (dout_a), line:53, parent:work@mem2reg_test3
   |vpiNet:
   \_logic_net: (dout_b), line:53, parent:work@mem2reg_test3
   |vpiArrayNet:
   \_array_net: (dint_c), line:54, parent:work@mem2reg_test3
     |vpiName:dint_c
     |vpiFullName:work@mem2reg_test3.dint_c
     |vpiNet:
     \_logic_net: , parent:dint_c
       |vpiFullName:work@mem2reg_test3.dint_c
       |vpiNetType:48
       |vpiRange:
       \_range: , line:54
         |vpiLeftRange:
         \_constant: , line:54
           |vpiConstType:7
           |vpiDecompile:7
           |vpiSize:32
           |INT:7
         |vpiRightRange:
         \_constant: , line:54
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiRange:
     \_range: , line:54
       |vpiLeftRange:
       \_constant: , line:54
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
       |vpiRightRange:
       \_constant: , line:54
         |vpiConstType:7
         |vpiDecompile:7
         |vpiSize:32
         |INT:7
 |uhdmtopModules:
 \_module: work@mem2reg_test4 (work@mem2reg_test4), file:<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v</a>, line:64
   |vpiDefName:work@mem2reg_test4
   |vpiName:work@mem2reg_test4
   |vpiPort:
   \_port: (result1), line:64, parent:work@mem2reg_test4
     |vpiName:result1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (result1), line:64, parent:work@mem2reg_test4
         |vpiName:result1
         |vpiFullName:work@mem2reg_test4.result1
   |vpiPort:
   \_port: (result2), line:64, parent:work@mem2reg_test4
     |vpiName:result2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (result2), line:64, parent:work@mem2reg_test4
         |vpiName:result2
         |vpiFullName:work@mem2reg_test4.result2
   |vpiPort:
   \_port: (result3), line:64, parent:work@mem2reg_test4
     |vpiName:result3
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (result3), line:64, parent:work@mem2reg_test4
         |vpiName:result3
         |vpiFullName:work@mem2reg_test4.result3
   |vpiNet:
   \_logic_net: (intermediate), line:69, parent:work@mem2reg_test4
     |vpiName:intermediate
     |vpiFullName:work@mem2reg_test4.intermediate
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (result1), line:64, parent:work@mem2reg_test4
   |vpiNet:
   \_logic_net: (result2), line:64, parent:work@mem2reg_test4
   |vpiNet:
   \_logic_net: (result3), line:64, parent:work@mem2reg_test4
 |uhdmtopModules:
 \_module: work@mem2reg_test5 (work@mem2reg_test5), file:<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v</a>, line:86
   |vpiDefName:work@mem2reg_test5
   |vpiName:work@mem2reg_test5
   |vpiPort:
   \_port: (ctrl), line:86, parent:work@mem2reg_test5
     |vpiName:ctrl
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ctrl), line:86, parent:work@mem2reg_test5
         |vpiName:ctrl
         |vpiFullName:work@mem2reg_test5.ctrl
   |vpiPort:
   \_port: (out), line:86, parent:work@mem2reg_test5
     |vpiName:out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (out), line:86, parent:work@mem2reg_test5
         |vpiName:out
         |vpiFullName:work@mem2reg_test5.out
   |vpiNet:
   \_logic_net: (ctrl), line:86, parent:work@mem2reg_test5
   |vpiNet:
   \_logic_net: (out), line:86, parent:work@mem2reg_test5
   |vpiNet:
   \_logic_net: (foo), line:87, parent:work@mem2reg_test5
     |vpiName:foo
     |vpiFullName:work@mem2reg_test5.foo
     |vpiNetType:1
     |vpiRange:
     \_range: , line:87
       |vpiLeftRange:
       \_constant: , line:87
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
       |vpiRightRange:
       \_constant: , line:87
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (bar), line:88, parent:work@mem2reg_test5
     |vpiName:bar
     |vpiFullName:work@mem2reg_test5.bar
     |vpiNetType:1
     |vpiRange:
     \_range: , line:88
       |vpiLeftRange:
       \_constant: , line:88
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
       |vpiRightRange:
       \_constant: , line:88
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
 |uhdmtopModules:
 \_module: work@mem2reg_test6 (work@mem2reg_test6), file:<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v</a>, line:97
   |vpiDefName:work@mem2reg_test6
   |vpiName:work@mem2reg_test6
   |vpiPort:
   \_port: (din), line:97, parent:work@mem2reg_test6
     |vpiName:din
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (din), line:97, parent:work@mem2reg_test6
         |vpiName:din
         |vpiFullName:work@mem2reg_test6.din
         |vpiNetType:1
   |vpiPort:
   \_port: (dout), line:97, parent:work@mem2reg_test6
     |vpiName:dout
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (dout), line:97, parent:work@mem2reg_test6
         |vpiName:dout
         |vpiFullName:work@mem2reg_test6.dout
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (din), line:97, parent:work@mem2reg_test6
   |vpiNet:
   \_logic_net: (dout), line:97, parent:work@mem2reg_test6
   |vpiArrayNet:
   \_array_net: (din_array), line:101, parent:work@mem2reg_test6
     |vpiName:din_array
     |vpiFullName:work@mem2reg_test6.din_array
     |vpiNet:
     \_logic_net: , parent:din_array
       |vpiFullName:work@mem2reg_test6.din_array
       |vpiNetType:48
       |vpiRange:
       \_range: , line:101
         |vpiLeftRange:
         \_constant: , line:101
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:101
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiRange:
     \_range: , line:101
       |vpiLeftRange:
       \_constant: , line:101
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:101
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiArrayNet:
   \_array_net: (dout_array), line:102, parent:work@mem2reg_test6
     |vpiName:dout_array
     |vpiFullName:work@mem2reg_test6.dout_array
     |vpiNet:
     \_logic_net: , parent:dout_array
       |vpiFullName:work@mem2reg_test6.dout_array
       |vpiNetType:48
       |vpiRange:
       \_range: , line:102
         |vpiLeftRange:
         \_constant: , line:102
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:102
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiRange:
     \_range: , line:102
       |vpiLeftRange:
       \_constant: , line:102
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiRightRange:
       \_constant: , line:102
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_mem2reg_test1 of type 3000
Object: \work_mem2reg_test1 of type 32
Object: \in_addr of type 44
Object: \in_data of type 44
Object: \out_addr of type 44
Object: \out_data of type 44
Object: \in_addr of type 36
Object: \in_data of type 36
Object: \out_addr of type 36
Object: \out_data of type 36
Object: \work_mem2reg_test2 of type 32
Object: \clk of type 44
Object: \reset of type 44
Object: \mode of type 44
Object: \addr of type 44
Object: \data of type 44
Object: \i of type 36
Object: \clk of type 36
Object: \reset of type 36
Object: \mode of type 36
Object: \addr of type 36
Object: \data of type 36
Object: \work_mem2reg_test3 of type 32
Object: \clk of type 44
Object: \din_a of type 44
Object: \dout_a of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dout_b of type 44
Object: \clk of type 36
Object: \din_a of type 36
Object: \dout_a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \dout_b of type 36
Object: \work_mem2reg_test4 of type 32
Object: \result1 of type 44
Object: \result2 of type 44
Object: \result3 of type 44
Object: \intermediate of type 36
Object: \result1 of type 36
Object: \result2 of type 36
Object: \result3 of type 36
Object: \work_mem2reg_test5 of type 32
Object: \ctrl of type 44
Object: \out of type 44
Object: \ctrl of type 36
Object: \out of type 36
Object: \foo of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \bar of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_mem2reg_test6 of type 32
Object: \din of type 44
Object: \dout of type 44
Object: \din of type 36
Object: \dout of type 36
Object: \work_mem2reg_test1 of type 32
Object:  of type 1
Object:  of type 13
Object:  of type 4001
ERROR: Encountered unhandled object type: 4001

</pre>
</body>