{
  "id": "System-Verilog/接口",
  "title": "接口",
  "description": "使用接口可以简化DUT与测试平台之间的连接。",
  "source": "@site/docs/System-Verilog/接口.md",
  "sourceDirName": "System-Verilog",
  "slug": "/System-Verilog/接口",
  "permalink": "/docs/System-Verilog/接口",
  "draft": false,
  "unlisted": false,
  "editUrl": "https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/System-Verilog/接口.md",
  "tags": [],
  "version": "current",
  "frontMatter": {},
  "sidebar": "tutorialSidebar",
  "previous": {
    "title": "任务、函数",
    "permalink": "/docs/System-Verilog/任务、函数"
  },
  "next": {
    "title": "数据类型",
    "permalink": "/docs/System-Verilog/数据类型"
  }
}