-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (11 downto 0) := "000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (11 downto 0) := "000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (11 downto 0) := "000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (11 downto 0) := "000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (11 downto 0) := "001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (11 downto 0) := "010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (11 downto 0) := "100000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv12_B : STD_LOGIC_VECTOR (11 downto 0) := "000000001011";
    constant ap_const_lv15_64 : STD_LOGIC_VECTOR (14 downto 0) := "000000001100100";
    constant ap_const_lv14_2C : STD_LOGIC_VECTOR (13 downto 0) := "00000000101100";
    constant ap_const_lv14_3B : STD_LOGIC_VECTOR (13 downto 0) := "00000000111011";
    constant ap_const_lv15_7FD2 : STD_LOGIC_VECTOR (14 downto 0) := "111111111010010";
    constant ap_const_lv16_FF9D : STD_LOGIC_VECTOR (15 downto 0) := "1111111110011101";
    constant ap_const_lv16_FFBD : STD_LOGIC_VECTOR (15 downto 0) := "1111111110111101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal reg_181 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal reg_185 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal p_read_13_reg_471 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln717_fu_189_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_read_12_reg_481 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal zext_ln1171_10_fu_194_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_read_11_reg_492 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal zext_ln1171_13_fu_199_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1171_fu_204_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal p_read111_reg_507 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal lshr_ln_reg_513 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1171_6_fu_218_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_3_fu_223_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_4_fu_272_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln717_3_reg_533 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln712_3_fu_329_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln712_3_reg_538 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln712_7_fu_394_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln712_7_reg_543 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln717_1_reg_548 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal add_ln712_8_fu_421_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln712_8_reg_553 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln717_2_reg_558 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_port_reg_p_read1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_port_reg_p_read2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_port_reg_p_read3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_port_reg_p_read4 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_108_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_108_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_151_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_108_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_161_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln_fu_208_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln_fu_230_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal shl_ln1171_5_fu_241_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1171_7_fu_237_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1171_8_fu_248_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln1171_fu_252_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln_fu_258_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal shl_ln1171_8_fu_281_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1171_15_fu_289_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln1171_1_fu_293_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1171_4_fu_299_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1171_14_fu_277_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln1171_2_fu_303_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln717_1_fu_227_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln712_2_fu_319_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln712_fu_325_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1171_9_fu_268_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln1171_6_fu_335_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln1171_7_fu_346_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1171_12_fu_353_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1171_11_fu_342_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln1171_fu_357_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln717_s_fu_363_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln712_fu_381_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln717_cast_fu_377_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln712_6_fu_384_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln712_5_fu_390_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln717_cast_fu_373_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1171_5_fu_404_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1171_16_fu_400_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln712_5_fu_408_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln712_6_fu_418_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln712_4_fu_414_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal sext_ln1171_fu_427_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1171_3_fu_430_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln712_fu_433_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln712_1_fu_443_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln712_2_fu_439_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln712_4_fu_446_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln712_3_fu_452_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln712_8_cast_fu_456_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component myproject_mul_8ns_9s_16_5_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    mul_8ns_9s_16_5_1_U9 : component myproject_mul_8ns_9s_16_5_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 8,
        din1_WIDTH => 9,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_108_p0,
        din1 => grp_fu_108_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_108_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                add_ln712_3_reg_538 <= add_ln712_3_fu_329_p2;
                trunc_ln717_3_reg_533 <= sub_ln1171_2_fu_303_p2(14 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                add_ln712_7_reg_543 <= add_ln712_7_fu_394_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                add_ln712_8_reg_553 <= add_ln712_8_fu_421_p2;
                trunc_ln717_1_reg_548 <= grp_fu_108_p2(15 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                ap_port_reg_p_read1 <= p_read1;
                ap_port_reg_p_read2 <= p_read2;
                ap_port_reg_p_read3 <= p_read3;
                ap_port_reg_p_read4 <= p_read4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                lshr_ln_reg_513 <= lshr_ln_fu_208_p1(11 downto 3);
                p_read111_reg_507 <= ap_port_reg_p_read1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                p_read_11_reg_492 <= ap_port_reg_p_read3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                p_read_12_reg_481 <= ap_port_reg_p_read2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                p_read_13_reg_471 <= p_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state6))) then
                reg_181 <= grp_fu_151_p1(14 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then
                reg_185 <= grp_fu_161_p1(13 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                trunc_ln717_2_reg_558 <= grp_fu_108_p2(15 downto 3);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXX";
        end case;
    end process;
    add_ln1171_fu_252_p2 <= std_logic_vector(unsigned(zext_ln1171_7_fu_237_p1) + unsigned(zext_ln1171_8_fu_248_p1));
    add_ln712_2_fu_319_p2 <= std_logic_vector(unsigned(zext_ln717_1_fu_227_p1) + unsigned(reg_181));
    add_ln712_3_fu_329_p2 <= std_logic_vector(unsigned(zext_ln712_fu_325_p1) + unsigned(zext_ln1171_9_fu_268_p1));
    add_ln712_4_fu_446_p2 <= std_logic_vector(unsigned(zext_ln712_1_fu_443_p1) + unsigned(sext_ln712_2_fu_439_p1));
    add_ln712_5_fu_408_p2 <= std_logic_vector(signed(sext_ln1171_5_fu_404_p1) + signed(zext_ln1171_16_fu_400_p1));
    add_ln712_6_fu_384_p2 <= std_logic_vector(signed(sext_ln712_fu_381_p1) + signed(lshr_ln717_cast_fu_377_p1));
    add_ln712_7_fu_394_p2 <= std_logic_vector(signed(sext_ln712_5_fu_390_p1) + signed(trunc_ln717_cast_fu_373_p1));
        add_ln712_8_cast_fu_456_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln712_8_reg_553),16));

    add_ln712_8_fu_421_p2 <= std_logic_vector(signed(sext_ln712_6_fu_418_p1) + signed(sext_ln712_4_fu_414_p1));
    add_ln712_fu_433_p2 <= std_logic_vector(signed(sext_ln1171_fu_427_p1) + signed(sext_ln1171_3_fu_430_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state12)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state12) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= sext_ln712_3_fu_452_p1;
    ap_return_1 <= add_ln712_8_cast_fu_456_p1;

    grp_fu_108_p0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state6, ap_CS_fsm_state7, zext_ln717_fu_189_p1, ap_CS_fsm_state2, zext_ln1171_10_fu_194_p1, ap_CS_fsm_state3, zext_ln1171_13_fu_199_p1, zext_ln1171_fu_204_p1, ap_CS_fsm_state4, ap_CS_fsm_state5, zext_ln1171_6_fu_218_p1, r_V_3_fu_223_p1, r_V_4_fu_272_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_108_p0 <= r_V_4_fu_272_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_108_p0 <= r_V_3_fu_223_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_108_p0 <= zext_ln1171_6_fu_218_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_108_p0 <= zext_ln1171_fu_204_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_108_p0 <= zext_ln1171_13_fu_199_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_108_p0 <= zext_ln1171_10_fu_194_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_108_p0 <= zext_ln717_fu_189_p1(8 - 1 downto 0);
        else 
            grp_fu_108_p0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_fu_108_p1_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_108_p1 <= ap_const_lv16_FFBD(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_fu_108_p1 <= ap_const_lv16_FF9D(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_108_p1 <= ap_const_lv15_7FD2(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_108_p1 <= ap_const_lv14_3B(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            grp_fu_108_p1 <= ap_const_lv14_2C(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_108_p1 <= ap_const_lv15_64(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_108_p1 <= ap_const_lv12_B(9 - 1 downto 0);
        else 
            grp_fu_108_p1 <= "XXXXXXXXX";
        end if; 
    end process;

    grp_fu_151_p1 <= grp_fu_108_p2(15 - 1 downto 0);
    grp_fu_161_p1 <= grp_fu_108_p2(14 - 1 downto 0);
    lshr_ln717_cast_fu_377_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_185),13));
    lshr_ln_fu_208_p1 <= grp_fu_108_p2(12 - 1 downto 0);
    r_V_3_fu_223_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read_11_reg_492),16));
    r_V_4_fu_272_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_port_reg_p_read4),16));
        sext_ln1171_3_fu_430_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln717_2_reg_558),14));

        sext_ln1171_4_fu_299_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1171_1_fu_293_p2),15));

        sext_ln1171_5_fu_404_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(reg_181),13));

        sext_ln1171_fu_427_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln717_1_reg_548),14));

        sext_ln712_2_fu_439_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln712_fu_433_p2),15));

        sext_ln712_3_fu_452_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln712_4_fu_446_p2),16));

        sext_ln712_4_fu_414_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln712_5_fu_408_p2),15));

        sext_ln712_5_fu_390_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln712_6_fu_384_p2),14));

        sext_ln712_6_fu_418_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln712_7_reg_543),15));

        sext_ln712_fu_381_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln717_3_reg_533),13));

    shl_ln1171_5_fu_241_p3 <= (p_read111_reg_507 & ap_const_lv2_0);
    shl_ln1171_6_fu_335_p3 <= (p_read_12_reg_481 & ap_const_lv5_0);
    shl_ln1171_7_fu_346_p3 <= (p_read_12_reg_481 & ap_const_lv3_0);
    shl_ln1171_8_fu_281_p3 <= (ap_port_reg_p_read4 & ap_const_lv5_0);
    shl_ln_fu_230_p3 <= (p_read111_reg_507 & ap_const_lv6_0);
    sub_ln1171_1_fu_293_p2 <= std_logic_vector(unsigned(ap_const_lv14_0) - unsigned(zext_ln1171_15_fu_289_p1));
    sub_ln1171_2_fu_303_p2 <= std_logic_vector(signed(sext_ln1171_4_fu_299_p1) - signed(zext_ln1171_14_fu_277_p1));
    sub_ln1171_fu_357_p2 <= std_logic_vector(unsigned(zext_ln1171_12_fu_353_p1) - unsigned(zext_ln1171_11_fu_342_p1));
        trunc_ln717_cast_fu_373_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln717_s_fu_363_p4),14));

    trunc_ln717_s_fu_363_p4 <= sub_ln1171_fu_357_p2(13 downto 3);
    trunc_ln_fu_258_p4 <= add_ln1171_fu_252_p2(14 downto 3);
    zext_ln1171_10_fu_194_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_port_reg_p_read2),15));
    zext_ln1171_11_fu_342_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1171_6_fu_335_p3),14));
    zext_ln1171_12_fu_353_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1171_7_fu_346_p3),14));
    zext_ln1171_13_fu_199_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_port_reg_p_read3),14));
    zext_ln1171_14_fu_277_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_port_reg_p_read4),15));
    zext_ln1171_15_fu_289_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1171_8_fu_281_p3),14));
    zext_ln1171_16_fu_400_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_185),13));
    zext_ln1171_6_fu_218_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_port_reg_p_read1),15));
    zext_ln1171_7_fu_237_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_230_p3),15));
    zext_ln1171_8_fu_248_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1171_5_fu_241_p3),15));
    zext_ln1171_9_fu_268_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln_fu_258_p4),13));
    zext_ln1171_fu_204_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read_13_reg_471),14));
    zext_ln712_1_fu_443_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln712_3_reg_538),15));
    zext_ln712_fu_325_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln712_2_fu_319_p2),13));
    zext_ln717_1_fu_227_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_513),12));
    zext_ln717_fu_189_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read),12));
end behav;
