module top
#(parameter param190 = ((~^((~|((8'hbe) ? (8'had) : (8'ha0))) >= (((7'h43) << (8'ha7)) ? (~(8'hbc)) : (~&(8'haf))))) << ({(~(^~(8'hbd))), ({(8'h9f)} ? (!(8'ha5)) : (8'hbd))} ? (~^(8'hb6)) : (~&(((8'hbb) >>> (8'hba)) || (~&(8'h9e)))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h2d1):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h13):(1'h0)] wire3;
  input wire signed [(4'hf):(1'h0)] wire2;
  input wire signed [(5'h14):(1'h0)] wire1;
  input wire signed [(5'h13):(1'h0)] wire0;
  wire [(5'h13):(1'h0)] wire189;
  wire signed [(4'hd):(1'h0)] wire188;
  wire signed [(3'h5):(1'h0)] wire186;
  wire signed [(4'hc):(1'h0)] wire130;
  wire signed [(4'ha):(1'h0)] wire129;
  wire signed [(4'hb):(1'h0)] wire128;
  wire signed [(4'ha):(1'h0)] wire127;
  wire [(4'hd):(1'h0)] wire126;
  wire signed [(5'h14):(1'h0)] wire100;
  wire [(4'ha):(1'h0)] wire75;
  reg signed [(5'h12):(1'h0)] reg77 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg78 = (1'h0);
  reg [(3'h4):(1'h0)] reg79 = (1'h0);
  reg [(3'h4):(1'h0)] reg80 = (1'h0);
  reg [(4'hd):(1'h0)] reg81 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg82 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg83 = (1'h0);
  reg [(4'hf):(1'h0)] reg84 = (1'h0);
  reg [(4'h9):(1'h0)] reg85 = (1'h0);
  reg [(5'h12):(1'h0)] reg86 = (1'h0);
  reg [(4'ha):(1'h0)] reg87 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg88 = (1'h0);
  reg [(3'h6):(1'h0)] reg89 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg90 = (1'h0);
  reg [(4'hc):(1'h0)] reg91 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg92 = (1'h0);
  reg [(5'h14):(1'h0)] reg93 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg94 = (1'h0);
  reg [(5'h14):(1'h0)] reg95 = (1'h0);
  reg [(5'h15):(1'h0)] reg96 = (1'h0);
  reg [(3'h4):(1'h0)] reg97 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg98 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg99 = (1'h0);
  reg [(5'h14):(1'h0)] reg101 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg102 = (1'h0);
  reg [(2'h2):(1'h0)] reg103 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg104 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg105 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg106 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg107 = (1'h0);
  reg [(4'hf):(1'h0)] reg108 = (1'h0);
  reg [(2'h3):(1'h0)] reg109 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg110 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg111 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg112 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg113 = (1'h0);
  reg [(3'h6):(1'h0)] reg114 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg115 = (1'h0);
  reg [(5'h11):(1'h0)] reg116 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg117 = (1'h0);
  reg [(4'hb):(1'h0)] reg118 = (1'h0);
  reg [(3'h7):(1'h0)] reg119 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg120 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg121 = (1'h0);
  reg [(5'h13):(1'h0)] reg122 = (1'h0);
  reg [(5'h11):(1'h0)] reg123 = (1'h0);
  reg [(2'h3):(1'h0)] reg124 = (1'h0);
  reg [(4'he):(1'h0)] reg125 = (1'h0);
  assign y = {wire189,
                 wire188,
                 wire186,
                 wire130,
                 wire129,
                 wire128,
                 wire127,
                 wire126,
                 wire100,
                 wire75,
                 reg77,
                 reg78,
                 reg79,
                 reg80,
                 reg81,
                 reg82,
                 reg83,
                 reg84,
                 reg85,
                 reg86,
                 reg87,
                 reg88,
                 reg89,
                 reg90,
                 reg91,
                 reg92,
                 reg93,
                 reg94,
                 reg95,
                 reg96,
                 reg97,
                 reg98,
                 reg99,
                 reg101,
                 reg102,
                 reg103,
                 reg104,
                 reg105,
                 reg106,
                 reg107,
                 reg108,
                 reg109,
                 reg110,
                 reg111,
                 reg112,
                 reg113,
                 reg114,
                 reg115,
                 reg116,
                 reg117,
                 reg118,
                 reg119,
                 reg120,
                 reg121,
                 reg122,
                 reg123,
                 reg124,
                 reg125,
                 (1'h0)};
  module4 #() modinst76 (wire75, clk, wire2, wire1, wire0, wire3);
  always
    @(posedge clk) begin
      if ($unsigned($unsigned((~^(wire75[(3'h4):(2'h2)] ?
          $unsigned(wire3) : (-wire0))))))
        begin
          if ($signed($unsigned(({wire0, (wire1 & wire0)} && ((wire0 ?
              wire0 : wire2) >>> (wire75 ? wire75 : wire3))))))
            begin
              reg77 <= ($unsigned($unsigned($signed($signed(wire1)))) ~^ ($unsigned((^wire1)) ?
                  wire3 : wire75));
              reg78 <= reg77[(5'h11):(4'h8)];
              reg79 <= (~^(~|{$signed((wire3 ? wire75 : wire3))}));
              reg80 <= (~(wire0[(1'h1):(1'h1)] || wire0[(3'h7):(1'h1)]));
            end
          else
            begin
              reg77 <= (-((($signed(reg79) ~^ $unsigned(wire75)) + ((|wire3) >> (wire3 ?
                  reg79 : reg80))) <= (^$signed(reg79[(2'h3):(2'h2)]))));
              reg78 <= reg77;
              reg79 <= $signed((-$signed((reg77 ?
                  $unsigned(reg79) : (reg79 | reg79)))));
              reg80 <= wire0;
              reg81 <= ((((^(~^reg77)) < (reg77 ?
                  (7'h41) : {wire0,
                      wire3})) >> $signed(((wire3 > reg80) ~^ reg80))) - $unsigned($signed(reg77[(4'h9):(3'h6)])));
            end
        end
      else
        begin
          reg77 <= reg80;
          if ($unsigned(($unsigned((wire1 ? (~^(8'ha2)) : $signed(wire2))) ?
              (~reg79[(1'h0):(1'h0)]) : wire75[(2'h2):(2'h2)])))
            begin
              reg78 <= $signed($signed(wire75));
              reg79 <= (&$unsigned(wire1));
              reg80 <= (!((((wire1 ? reg77 : reg80) ?
                      $signed(wire1) : wire75) < ($signed(reg78) ?
                      $signed(wire2) : $unsigned(reg77))) ?
                  (~|$signed((wire1 ? reg79 : wire1))) : (^~(8'hb1))));
              reg81 <= wire2[(1'h1):(1'h1)];
            end
          else
            begin
              reg78 <= $signed(reg77[(5'h12):(5'h11)]);
              reg79 <= (wire1[(5'h10):(3'h6)] ?
                  (($signed(((7'h41) ^~ reg77)) ?
                      reg81 : (reg79 ^~ $unsigned(wire3))) ^ (+$unsigned((wire1 != (8'hb5))))) : wire2);
              reg80 <= (~(wire1[(4'hd):(4'hc)] <= $unsigned(reg78[(5'h12):(1'h0)])));
            end
          reg82 <= reg81[(4'ha):(4'h9)];
          reg83 <= wire3[(4'hf):(4'hf)];
        end
      if ((-wire75[(3'h4):(2'h3)]))
        begin
          reg84 <= $unsigned(reg81);
          if ($unsigned($signed(($unsigned($unsigned(reg82)) ?
              ($signed(reg78) ?
                  $signed(reg84) : (reg81 ?
                      reg84 : wire2)) : $signed((^~wire1))))))
            begin
              reg85 <= reg81[(4'h8):(1'h0)];
              reg86 <= (((~^(reg81 ?
                      reg81 : $unsigned(wire2))) * (&$unsigned($signed((8'hb6))))) ?
                  ($unsigned($signed(((8'ha9) - (8'hae)))) <<< reg84[(3'h5):(3'h5)]) : $unsigned(($signed((reg83 ?
                      reg77 : reg80)) - ((reg81 ? reg84 : (8'hbd)) ?
                      $signed(wire2) : {reg77, wire2}))));
              reg87 <= (((8'hb3) ^~ $signed($signed((reg86 ?
                  reg83 : reg86)))) > reg77[(4'hc):(4'h9)]);
              reg88 <= ($signed((((reg83 <<< reg85) <<< $signed(wire1)) ?
                  ((-(8'ha4)) + wire75[(3'h4):(1'h1)]) : (wire2 ?
                      $signed(wire0) : (reg83 || reg84)))) << reg79[(2'h3):(2'h3)]);
              reg89 <= $signed(reg80[(1'h1):(1'h0)]);
            end
          else
            begin
              reg85 <= $signed($unsigned($unsigned($unsigned(wire0[(4'hd):(3'h4)]))));
              reg86 <= {$signed(wire2),
                  $signed(($signed((reg85 ? reg89 : reg88)) ?
                      (wire1 ? $unsigned(wire2) : (reg87 >= reg80)) : reg81))};
              reg87 <= (wire75 ?
                  $unsigned($signed($unsigned((reg82 || reg81)))) : reg83);
              reg88 <= (!reg82);
              reg89 <= $unsigned((reg84[(4'hc):(4'ha)] <= reg80));
            end
        end
      else
        begin
          if ((~|$signed($signed(((reg77 ? (7'h42) : reg79) ?
              reg89 : (~&(8'ha8)))))))
            begin
              reg84 <= wire0;
              reg85 <= reg79[(2'h3):(1'h0)];
            end
          else
            begin
              reg84 <= ({reg89[(1'h0):(1'h0)],
                      (((-(8'hba)) ? (&(7'h43)) : $signed(reg85)) ?
                          {$unsigned(wire2),
                              reg87} : ((|reg84) < reg84[(4'hd):(3'h4)]))} ?
                  ((~^{reg81[(4'h8):(2'h2)], $unsigned(reg89)}) ?
                      $unsigned(reg89) : ((!reg78[(4'hc):(2'h3)]) ?
                          $unsigned($signed(reg79)) : ($signed((7'h41)) ?
                              $unsigned(reg79) : (reg82 ^~ reg80)))) : (!(~&reg83[(3'h4):(1'h0)])));
              reg85 <= reg79[(1'h0):(1'h0)];
              reg86 <= reg88;
              reg87 <= (~|reg88);
            end
          reg88 <= $unsigned($signed((~^(reg88 ? $signed((8'haf)) : (8'hbd)))));
          reg89 <= {{$signed($unsigned((reg77 ? wire2 : reg77)))}};
        end
      if (reg81[(4'h9):(1'h0)])
        begin
          reg90 <= $unsigned(reg87[(2'h2):(1'h0)]);
          reg91 <= reg77[(4'h9):(3'h4)];
          reg92 <= reg79;
          reg93 <= reg92;
        end
      else
        begin
          if (wire0[(1'h1):(1'h1)])
            begin
              reg90 <= (((reg77[(4'hb):(1'h1)] ?
                      wire2 : ((~reg87) == $unsigned(wire2))) >= (^~(~|reg79))) ?
                  reg84[(2'h2):(2'h2)] : reg83);
              reg91 <= reg81[(1'h0):(1'h0)];
              reg92 <= {$unsigned($signed(((reg86 ? reg85 : (8'h9d)) ?
                      $signed(wire3) : (reg87 ? wire2 : reg84))))};
            end
          else
            begin
              reg90 <= (+wire3[(3'h7):(3'h4)]);
              reg91 <= (!(((8'hb8) << wire75[(4'ha):(3'h5)]) >= ((reg80[(2'h3):(1'h1)] | (reg81 ?
                      (8'ha4) : (7'h40))) ?
                  reg89[(1'h0):(1'h0)] : (^reg90))));
              reg92 <= reg82[(5'h13):(3'h6)];
            end
          reg93 <= reg82;
          if (((reg93 ? (&(reg81[(3'h7):(3'h4)] & (~&reg78))) : reg78) < reg78))
            begin
              reg94 <= ((8'hb7) ?
                  ((((+reg78) * $signed(reg87)) ?
                      (reg89[(1'h1):(1'h1)] & (reg86 ?
                          wire2 : reg87)) : wire0[(3'h5):(1'h1)]) ~^ (^(+reg81[(1'h0):(1'h0)]))) : (&$signed((8'hb1))));
            end
          else
            begin
              reg94 <= reg93;
              reg95 <= (reg77 ?
                  reg91[(3'h4):(1'h1)] : ((reg78 ?
                      (-((8'h9e) ? (8'hb3) : reg89)) : ($unsigned(reg86) ?
                          $unsigned(reg78) : reg83)) >= (~^($signed((8'ha5)) ?
                      $signed(reg90) : $unsigned(reg84)))));
              reg96 <= reg84;
              reg97 <= (8'hbe);
              reg98 <= (((|($signed((7'h43)) ?
                  reg89 : wire0[(4'h9):(2'h3)])) != $signed(reg80)) * (!(~^$signed($unsigned((7'h43))))));
            end
          reg99 <= $signed(wire75);
        end
    end
  assign wire100 = reg91;
  always
    @(posedge clk) begin
      reg101 <= ((|((wire0 >= reg92[(1'h0):(1'h0)]) ?
              (reg98 ?
                  ((8'ha3) <= reg86) : $signed(reg95)) : wire3[(5'h12):(4'hf)])) ?
          (^reg90[(1'h1):(1'h0)]) : {reg90[(3'h7):(3'h4)]});
      if (({reg99[(3'h5):(2'h3)],
              ($unsigned($signed(wire1)) ?
                  {(&reg89), $signed(reg90)} : reg93[(4'he):(1'h0)])} ?
          ((reg81 ? wire75[(4'h9):(1'h1)] : (~^$unsigned(reg97))) ?
              (!reg83) : reg92[(1'h0):(1'h0)]) : ($signed(($signed((7'h41)) ?
                  {(8'hbd)} : reg79[(3'h4):(3'h4)])) ?
              $signed(wire2) : ((7'h43) * $signed((~|reg81))))))
        begin
          reg102 <= $unsigned($unsigned(reg89));
          reg103 <= $signed((^(^(&reg93))));
          if ((!reg93[(4'ha):(3'h4)]))
            begin
              reg104 <= reg98;
              reg105 <= $unsigned((reg82 != reg87));
              reg106 <= (^((($unsigned(reg98) ? reg79 : reg99[(3'h7):(3'h6)]) ?
                      (reg103 && (reg94 * reg89)) : $signed((wire0 ?
                          reg94 : reg93))) ?
                  ((reg85[(3'h6):(3'h6)] >>> wire2[(2'h2):(2'h2)]) && (&(wire2 <= reg94))) : reg84[(4'hf):(2'h3)]));
            end
          else
            begin
              reg104 <= wire3;
              reg105 <= $unsigned(wire2);
              reg106 <= $signed(reg90[(4'hb):(1'h1)]);
              reg107 <= reg89;
            end
          if (wire100)
            begin
              reg108 <= reg89[(2'h3):(1'h0)];
              reg109 <= reg103[(2'h2):(2'h2)];
              reg110 <= $signed(reg107[(3'h4):(2'h3)]);
              reg111 <= reg99;
              reg112 <= $unsigned(((((reg107 > reg84) ?
                      (reg81 >> reg107) : (|reg78)) ?
                  reg80[(3'h4):(1'h0)] : ($unsigned(reg108) <<< (8'ha9))) == reg77));
            end
          else
            begin
              reg108 <= ((~&(~&$signed((reg98 ? reg108 : reg98)))) ?
                  (reg102 <<< (reg112 != ((~&wire2) ?
                      (reg85 ?
                          reg94 : reg87) : $signed(reg90)))) : $signed((((8'h9d) ?
                      $signed(wire3) : (&reg104)) > (reg111[(1'h1):(1'h0)] && $unsigned(reg78)))));
              reg109 <= $signed({(^(^~{(7'h44)})),
                  $signed(({wire2, reg87} ? (!reg99) : reg105))});
              reg110 <= ($unsigned((^~((-reg103) * (~|reg101)))) ?
                  $signed($signed(($signed(reg91) ?
                      reg80[(3'h4):(2'h3)] : reg78[(4'hd):(1'h0)]))) : ({wire100[(1'h1):(1'h0)]} ?
                      {$signed(reg95)} : ($signed((reg96 - reg78)) ^~ $signed({reg102,
                          reg95}))));
            end
        end
      else
        begin
          reg102 <= reg81[(3'h7):(3'h4)];
          reg103 <= (|reg102);
        end
      if ($unsigned(((8'hb5) ?
          $signed($unsigned(wire0)) : {((reg111 ~^ reg85) || (^reg102)),
              ((^~reg110) ^ {reg77, reg112})})))
        begin
          reg113 <= $signed((reg102 & ((reg86[(2'h2):(2'h2)] + reg78[(4'hc):(4'h8)]) ?
              $signed($unsigned(reg88)) : ($unsigned(wire100) ^ $signed(reg80)))));
          if ($signed(((-($unsigned(reg82) ? {(8'ha6)} : (reg110 == reg89))) ?
              wire100 : ((|$signed(reg91)) & ((~&(8'hbd)) + $signed(reg85))))))
            begin
              reg114 <= reg104;
              reg115 <= reg109;
              reg116 <= $signed(reg95[(4'ha):(2'h3)]);
              reg117 <= reg114;
            end
          else
            begin
              reg114 <= $unsigned((($unsigned({reg85}) * $unsigned(wire1)) ?
                  reg84[(2'h3):(1'h1)] : (((reg86 ~^ reg114) ?
                          {(7'h41), reg88} : reg89[(3'h4):(1'h1)]) ?
                      (^$signed(reg84)) : {(reg92 ? reg115 : reg106),
                          $signed(reg115)})));
            end
          if (reg105)
            begin
              reg118 <= reg104[(4'h8):(3'h7)];
            end
          else
            begin
              reg118 <= (+$signed((8'ha8)));
              reg119 <= (+(reg108 ? reg94 : reg99[(3'h6):(3'h5)]));
              reg120 <= ((reg95[(5'h13):(2'h3)] > ((((8'ha6) ~^ reg116) >>> (reg79 ~^ reg104)) ?
                  $unsigned((reg79 ?
                      reg77 : reg78)) : (^$unsigned((8'ha9))))) > reg77);
              reg121 <= {$unsigned((~&(~|((7'h43) ? reg116 : reg110)))),
                  $signed((~{(reg117 * reg78), (reg113 ? wire0 : reg113)}))};
              reg122 <= {reg116};
            end
          reg123 <= reg85[(3'h4):(2'h2)];
          reg124 <= $signed(wire0[(3'h5):(3'h4)]);
        end
      else
        begin
          if ($signed(({({reg119, reg120} ?
                  (reg110 ?
                      reg79 : reg109) : (reg108 > reg116))} <<< $unsigned($unsigned($unsigned((8'ha1)))))))
            begin
              reg113 <= reg85[(4'h8):(2'h2)];
              reg114 <= (|{reg106});
              reg115 <= $signed(wire75[(4'ha):(4'h8)]);
            end
          else
            begin
              reg113 <= $signed($signed((({reg114} ?
                      ((8'ha9) ? reg86 : reg114) : {reg107, reg78}) ?
                  $unsigned(((8'hae) & reg110)) : $unsigned(reg124[(1'h0):(1'h0)]))));
              reg114 <= reg120;
              reg115 <= (reg123[(3'h7):(1'h1)] < (reg103 ?
                  ($signed({reg78,
                      reg95}) > reg80[(3'h4):(2'h2)]) : $unsigned(($signed(reg111) ^ (reg81 >= (7'h42))))));
            end
        end
      reg125 <= reg122[(3'h6):(1'h0)];
    end
  assign wire126 = (!(reg117[(4'ha):(1'h0)] | reg96));
  assign wire127 = reg107;
  assign wire128 = (wire127 ? reg106 : (^reg116));
  assign wire129 = reg88[(2'h3):(1'h1)];
  assign wire130 = ({({reg85[(3'h5):(2'h2)],
                           $unsigned((8'ha6))} && $signed((7'h42))),
                       reg92[(1'h0):(1'h0)]} >> reg106);
  module131 #() modinst187 (.y(wire186), .clk(clk), .wire132(reg88), .wire134(reg120), .wire136(wire128), .wire135(wire130), .wire133(reg104));
  assign wire188 = (((reg88 ^ (wire127 ?
                           reg81 : reg87[(4'ha):(3'h5)])) << reg87[(4'ha):(3'h4)]) ?
                       reg121 : reg77[(4'ha):(2'h2)]);
  assign wire189 = $signed(({$signed({reg91}),
                       wire3[(5'h11):(5'h10)]} >>> reg115[(3'h4):(2'h2)]));
endmodule

module module131
#(parameter param185 = ({((^~{(8'ha6)}) | (~|((8'hb0) ? (7'h42) : (7'h41)))), ({(8'ha5)} ? {((7'h44) ? (8'hac) : (8'hb9)), (~&(8'had))} : ((!(8'hb9)) ^ (|(8'ha4))))} ? (((((7'h40) ? (8'hb4) : (8'ha5)) == ((8'hb4) ? (8'ha6) : (8'hb1))) && (((8'ha6) ? (8'ha8) : (8'hba)) ? (^~(8'h9d)) : ((7'h44) ? (8'ha8) : (7'h42)))) ? (8'ha2) : ((!(8'h9e)) && {((8'ha3) ? (8'hb7) : (8'hb7))})) : ((7'h40) ? (|{((8'hab) <<< (8'hba)), (^(8'hbf))}) : {(+{(8'hbc), (8'hab)})})))
(y, clk, wire132, wire133, wire134, wire135, wire136);
  output wire [(32'h63):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hd):(1'h0)] wire132;
  input wire [(5'h14):(1'h0)] wire133;
  input wire signed [(5'h13):(1'h0)] wire134;
  input wire signed [(4'hc):(1'h0)] wire135;
  input wire [(3'h5):(1'h0)] wire136;
  wire [(5'h10):(1'h0)] wire137;
  wire [(4'hc):(1'h0)] wire138;
  wire [(5'h12):(1'h0)] wire139;
  wire [(4'hb):(1'h0)] wire140;
  wire signed [(4'hd):(1'h0)] wire141;
  wire signed [(5'h15):(1'h0)] wire142;
  wire [(2'h2):(1'h0)] wire162;
  wire [(2'h3):(1'h0)] wire164;
  wire [(2'h2):(1'h0)] wire183;
  assign y = {wire137,
                 wire138,
                 wire139,
                 wire140,
                 wire141,
                 wire142,
                 wire162,
                 wire164,
                 wire183,
                 (1'h0)};
  assign wire137 = (wire136 - (($unsigned(((8'hb3) && wire135)) >= wire132[(3'h7):(3'h4)]) ?
                       wire136 : $unsigned((wire136 ?
                           (8'ha4) : $unsigned((8'hae))))));
  assign wire138 = ((|(^~({wire135,
                       wire136} - wire136))) <<< $signed(wire137[(4'hf):(2'h2)]));
  assign wire139 = $unsigned(wire133[(2'h2):(2'h2)]);
  assign wire140 = $signed({(wire132 <= $signed($unsigned((8'hb9))))});
  assign wire141 = $signed((8'ha5));
  assign wire142 = (+wire138[(4'h9):(4'h9)]);
  module143 #() modinst163 (wire162, clk, wire133, wire132, wire139, wire142);
  assign wire164 = ((8'ha0) ? wire138 : $signed($signed((~(!wire142)))));
  module165 #() modinst184 (wire183, clk, wire138, wire132, wire164, wire135, wire140);
endmodule

module module4
#(parameter param74 = ((((((8'ha0) ? (7'h44) : (8'ha3)) >= ((8'hb2) ? (8'ha0) : (8'haa))) <<< (|(&(8'hbd)))) ? {(^~{(8'ha1), (8'ha1)}), ({(8'ha8)} ^ ((8'hae) ? (8'ha0) : (8'ha8)))} : (|((!(8'hbd)) & ((8'hbc) ? (8'h9d) : (8'hb8))))) & (((((7'h42) ? (8'hb8) : (8'hbb)) ? {(8'ha2)} : (8'hab)) ? (((7'h44) ? (8'ha7) : (8'hb7)) - ((7'h41) ? (8'h9c) : (7'h44))) : (((8'hbc) ? (8'haa) : (8'haf)) ? {(8'ha8)} : ((8'hb3) ? (8'ha8) : (8'haa)))) <<< (^~{{(8'h9d)}}))))
(y, clk, wire8, wire7, wire6, wire5);
  output wire [(32'h30):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'he):(1'h0)] wire8;
  input wire signed [(4'h9):(1'h0)] wire7;
  input wire [(5'h13):(1'h0)] wire6;
  input wire signed [(5'h13):(1'h0)] wire5;
  wire signed [(5'h11):(1'h0)] wire73;
  wire signed [(4'hd):(1'h0)] wire72;
  wire signed [(2'h3):(1'h0)] wire70;
  wire signed [(4'he):(1'h0)] wire9;
  assign y = {wire73, wire72, wire70, wire9, (1'h0)};
  assign wire9 = (^$unsigned($signed($signed(wire8[(4'hd):(4'hc)]))));
  module10 #() modinst71 (.clk(clk), .wire12(wire8), .wire11(wire7), .wire13(wire9), .y(wire70), .wire14(wire5));
  assign wire72 = $signed((~wire6));
  assign wire73 = (~^$signed(wire7));
endmodule

module module10
#(parameter param68 = ((~&(&((~|(8'h9c)) ? (&(8'ha5)) : ((8'ha3) != (8'haa))))) ? ((!(((8'hbf) <<< (7'h42)) && ((7'h43) * (8'h9c)))) ? ((~&((8'hb0) ? (8'hba) : (8'hac))) ? (+((8'ha2) ? (8'hba) : (8'h9c))) : ((&(8'haa)) || ((8'haf) ? (8'hba) : (8'hb9)))) : ((((8'haf) - (8'hb9)) ? ((8'haf) ? (7'h40) : (8'hb6)) : ((8'ha5) >> (8'ha9))) ? {{(8'h9e)}} : ((8'hb3) ? ((8'ha6) ? (7'h42) : (8'hb0)) : ((8'hb4) && (8'hbe))))) : {{{((8'hb3) ? (8'hbe) : (7'h44))}}}), 
parameter param69 = param68)
(y, clk, wire14, wire13, wire12, wire11);
  output wire [(32'h273):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h12):(1'h0)] wire14;
  input wire [(3'h6):(1'h0)] wire13;
  input wire [(4'hd):(1'h0)] wire12;
  input wire [(4'h9):(1'h0)] wire11;
  wire [(4'he):(1'h0)] wire64;
  wire [(4'he):(1'h0)] wire63;
  wire signed [(4'h9):(1'h0)] wire62;
  wire [(3'h6):(1'h0)] wire61;
  wire [(4'hb):(1'h0)] wire60;
  wire signed [(4'he):(1'h0)] wire59;
  wire [(4'h9):(1'h0)] wire26;
  wire signed [(4'he):(1'h0)] wire25;
  wire [(2'h2):(1'h0)] wire24;
  wire [(3'h5):(1'h0)] wire23;
  wire [(4'hf):(1'h0)] wire22;
  wire [(3'h7):(1'h0)] wire21;
  wire signed [(2'h2):(1'h0)] wire20;
  wire [(5'h10):(1'h0)] wire19;
  wire signed [(2'h2):(1'h0)] wire18;
  wire signed [(5'h14):(1'h0)] wire17;
  wire [(5'h14):(1'h0)] wire16;
  wire signed [(4'hc):(1'h0)] wire15;
  reg signed [(2'h2):(1'h0)] reg67 = (1'h0);
  reg [(5'h11):(1'h0)] reg66 = (1'h0);
  reg [(5'h15):(1'h0)] reg65 = (1'h0);
  reg [(5'h11):(1'h0)] reg58 = (1'h0);
  reg [(4'h9):(1'h0)] reg57 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg56 = (1'h0);
  reg [(4'hd):(1'h0)] reg55 = (1'h0);
  reg [(4'he):(1'h0)] reg54 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg53 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg52 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg51 = (1'h0);
  reg [(4'hd):(1'h0)] reg50 = (1'h0);
  reg signed [(4'he):(1'h0)] reg49 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg48 = (1'h0);
  reg [(3'h7):(1'h0)] reg47 = (1'h0);
  reg [(5'h10):(1'h0)] reg46 = (1'h0);
  reg [(5'h12):(1'h0)] reg45 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg44 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg43 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg42 = (1'h0);
  reg [(4'hb):(1'h0)] reg41 = (1'h0);
  reg [(5'h12):(1'h0)] reg40 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg39 = (1'h0);
  reg [(4'h9):(1'h0)] reg38 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg37 = (1'h0);
  reg [(5'h12):(1'h0)] reg36 = (1'h0);
  reg [(2'h3):(1'h0)] reg35 = (1'h0);
  reg [(5'h11):(1'h0)] reg34 = (1'h0);
  reg [(5'h10):(1'h0)] reg33 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg32 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg31 = (1'h0);
  reg [(4'hb):(1'h0)] reg30 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg29 = (1'h0);
  reg [(5'h10):(1'h0)] reg28 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg27 = (1'h0);
  assign y = {wire64,
                 wire63,
                 wire62,
                 wire61,
                 wire60,
                 wire59,
                 wire26,
                 wire25,
                 wire24,
                 wire23,
                 wire22,
                 wire21,
                 wire20,
                 wire19,
                 wire18,
                 wire17,
                 wire16,
                 wire15,
                 reg67,
                 reg66,
                 reg65,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg50,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 (1'h0)};
  assign wire15 = ((!((8'hb3) ?
                      (^wire14[(4'h8):(3'h6)]) : wire12)) <= wire14[(1'h1):(1'h0)]);
  assign wire16 = (+$unsigned((($unsigned(wire11) ?
                      wire14 : (wire14 ?
                          wire12 : wire15)) ~^ (wire14 > {wire15}))));
  assign wire17 = $signed((^~{(|wire15)}));
  assign wire18 = wire12[(2'h3):(1'h1)];
  assign wire19 = (+$unsigned((8'hbf)));
  assign wire20 = (wire19[(4'h8):(2'h3)] ?
                      (!$signed(wire12)) : (wire11 ?
                          $signed((^(!wire18))) : ((^wire14) ?
                              (((8'ha1) ^~ wire17) ?
                                  $unsigned(wire14) : wire13[(3'h4):(2'h2)]) : $signed((wire18 + wire16)))));
  assign wire21 = ((wire14 > ($unsigned((wire18 == wire17)) ?
                          ($signed(wire11) * (wire12 ?
                              wire14 : wire16)) : (wire16 ?
                              $signed(wire13) : $signed(wire15)))) ?
                      {wire15[(1'h0):(1'h0)]} : $unsigned(wire14[(3'h4):(2'h2)]));
  assign wire22 = (8'ha2);
  assign wire23 = $unsigned(((({wire11} + (wire20 && (8'ha0))) ?
                          wire15 : (~|(wire15 > wire16))) ?
                      (((+(8'hb6)) ?
                              wire17[(4'hc):(3'h5)] : $unsigned(wire22)) ?
                          wire15[(4'h9):(4'h9)] : ((wire15 ? wire17 : wire13) ?
                              $signed((7'h42)) : (~^wire12))) : $unsigned(wire18)));
  assign wire24 = wire15;
  assign wire25 = {(~&((wire18 + $unsigned(wire23)) ^~ $unsigned({wire18,
                          wire23})))};
  assign wire26 = $unsigned((8'ha8));
  always
    @(posedge clk) begin
      if ({{(7'h43)},
          {(($signed(wire14) ~^ $unsigned(wire21)) ?
                  $signed((^~wire23)) : $signed((~&wire23))),
              wire12}})
        begin
          reg27 <= {((8'ha3) ?
                  (({wire12} >> (8'ha6)) || (!(-wire14))) : $signed(wire11[(2'h3):(2'h2)])),
              {$signed($unsigned($unsigned(wire13))),
                  $signed($unsigned($unsigned(wire22)))}};
          if (wire19)
            begin
              reg28 <= (wire18[(1'h0):(1'h0)] && ($unsigned((wire12 ?
                      (reg27 * (8'ha8)) : (~wire21))) ?
                  $unsigned((8'ha4)) : $unsigned($unsigned(wire17[(3'h7):(1'h0)]))));
              reg29 <= (8'h9c);
            end
          else
            begin
              reg28 <= (wire21[(3'h4):(1'h0)] ?
                  ($unsigned($signed($signed(wire19))) && reg27[(4'hb):(3'h6)]) : (!$unsigned((~(8'h9d)))));
              reg29 <= ($unsigned($unsigned(wire13[(2'h3):(2'h3)])) ?
                  reg27[(1'h1):(1'h1)] : wire12[(2'h2):(1'h0)]);
            end
          if (reg27[(3'h5):(1'h0)])
            begin
              reg30 <= wire17;
              reg31 <= wire21[(3'h6):(1'h0)];
              reg32 <= $unsigned($unsigned((!(8'h9d))));
            end
          else
            begin
              reg30 <= ($signed(wire14[(4'hd):(1'h1)]) ^~ ($signed($signed(((8'hac) ^~ wire13))) ?
                  wire19 : (!{$signed(reg28), wire26})));
            end
          reg33 <= {$signed({wire16[(3'h4):(2'h3)],
                  ({wire12} ? $signed(wire21) : wire12)}),
              ($unsigned(wire25) | $signed(($unsigned(wire18) ?
                  (reg31 >> wire17) : (wire19 ? reg29 : reg30))))};
        end
      else
        begin
          reg27 <= $unsigned($unsigned(($unsigned(reg28[(3'h4):(2'h2)]) ?
              ((wire25 ? reg29 : wire15) ?
                  (wire22 ^ (7'h43)) : (+wire24)) : $signed(reg30[(2'h2):(2'h2)]))));
          if ({reg28[(4'he):(2'h3)]})
            begin
              reg28 <= ($signed((reg31[(1'h1):(1'h1)] != reg29)) & wire23);
              reg29 <= (^(wire26 + reg27));
              reg30 <= $signed($signed($unsigned($signed(((8'ha2) >> wire12)))));
              reg31 <= reg31[(3'h6):(2'h3)];
              reg32 <= $signed({(^~($unsigned(wire20) ?
                      ((8'ha1) << (8'haa)) : (reg27 ? wire16 : (8'ha9)))),
                  $unsigned((~|$signed(wire24)))});
            end
          else
            begin
              reg28 <= wire24;
              reg29 <= ($signed($signed((wire23[(1'h0):(1'h0)] + wire20[(1'h1):(1'h1)]))) || $unsigned($unsigned((-wire11[(3'h7):(2'h2)]))));
              reg30 <= (8'haa);
              reg31 <= $signed(wire18);
              reg32 <= $signed((wire25[(4'he):(4'he)] ?
                  $unsigned(((wire13 ? reg33 : wire21) || ((8'h9d) ?
                      wire22 : wire11))) : $unsigned($unsigned($unsigned(wire22)))));
            end
          reg33 <= $unsigned((8'hb1));
          reg34 <= $signed({(&(~^$signed((7'h41))))});
          reg35 <= wire21[(3'h6):(2'h2)];
        end
      if ($unsigned($unsigned(wire25[(3'h7):(3'h5)])))
        begin
          reg36 <= $signed(wire25[(1'h0):(1'h0)]);
          reg37 <= (reg28[(1'h1):(1'h0)] ?
              {{(wire23 ? (wire20 ? wire14 : wire17) : $unsigned(wire13))},
                  (~^{$signed(wire21)})} : $unsigned((~|((^reg36) ?
                  reg35 : (wire25 == wire12)))));
          reg38 <= wire26[(1'h1):(1'h0)];
        end
      else
        begin
          reg36 <= (~&($unsigned($unsigned($unsigned(wire14))) ^~ (wire19 ^~ {(~wire24),
              {wire25, wire14}})));
          reg37 <= (8'ha9);
          reg38 <= (~|(~|wire23[(2'h3):(2'h3)]));
          if ($signed($unsigned(wire22)))
            begin
              reg39 <= {((wire23[(3'h5):(2'h3)] ?
                      {{wire14}} : reg32) != reg38[(3'h4):(3'h4)]),
                  reg31[(4'hf):(3'h6)]};
              reg40 <= {$unsigned($unsigned($signed(reg30))),
                  wire26[(2'h3):(1'h1)]};
              reg41 <= (wire18 == $unsigned(wire11[(3'h7):(1'h0)]));
              reg42 <= $signed(($unsigned(wire15) ?
                  wire16 : {$unsigned(reg32[(1'h0):(1'h0)]),
                      {$unsigned(reg33)}}));
              reg43 <= reg28;
            end
          else
            begin
              reg39 <= (8'h9c);
              reg40 <= (8'ha2);
              reg41 <= $signed(reg34);
              reg42 <= wire12;
            end
        end
      reg44 <= reg27[(5'h11):(3'h4)];
      reg45 <= $unsigned(reg30);
      reg46 <= {reg30,
          ((($signed(reg28) ? (^wire24) : (~wire12)) ?
              reg40[(4'hd):(4'hc)] : (8'had)) > (reg33 ?
              (wire18[(1'h1):(1'h1)] >> (~&(7'h44))) : wire12[(4'hd):(4'hc)]))};
    end
  always
    @(posedge clk) begin
      if ($unsigned($signed($signed({wire20}))))
        begin
          if ((8'ha0))
            begin
              reg47 <= ($unsigned(reg28) ?
                  $signed(reg36) : ($unsigned(reg42) ?
                      reg33 : $unsigned($unsigned((reg28 ? wire17 : wire19)))));
              reg48 <= {(((&(reg44 + wire25)) < $unsigned((-reg31))) ?
                      $signed(reg28) : (&($unsigned(reg40) ?
                          {wire14} : (&reg44)))),
                  $unsigned(reg42)};
              reg49 <= {$unsigned($unsigned($unsigned((^wire22)))),
                  $unsigned((reg39[(1'h0):(1'h0)] ?
                      ($signed(wire25) > (!wire23)) : ($unsigned((8'hab)) ~^ (wire21 ?
                          (8'hb1) : wire18))))};
            end
          else
            begin
              reg47 <= reg34;
            end
          reg50 <= $signed($unsigned($signed((!$signed((8'hac))))));
          reg51 <= (({$signed($unsigned((8'had)))} ^ wire22[(4'hf):(2'h3)]) ^~ ($signed(reg40[(3'h4):(1'h1)]) ?
              $signed(reg33[(3'h5):(2'h3)]) : ($signed({reg44}) ?
                  $unsigned($unsigned((8'haf))) : $unsigned((wire22 == wire20)))));
          if (reg31[(2'h2):(1'h0)])
            begin
              reg52 <= wire24[(1'h0):(1'h0)];
              reg53 <= {$unsigned((!reg33))};
              reg54 <= (8'ha8);
              reg55 <= (($unsigned($signed((wire15 ~^ reg53))) << ($unsigned((wire19 && reg36)) + {(reg49 ?
                      wire17 : wire26)})) > ((-(8'ha4)) ?
                  reg39 : (&(!wire22[(4'h9):(4'h9)]))));
              reg56 <= ($unsigned({$unsigned((wire21 >>> reg37))}) ?
                  ($signed({wire13[(3'h5):(2'h2)],
                      (+(8'ha5))}) < ($signed(reg30) | (!wire21[(1'h0):(1'h0)]))) : wire18);
            end
          else
            begin
              reg52 <= (~^{wire18,
                  ($unsigned($unsigned((8'hb3))) || $signed((!wire17)))});
            end
          reg57 <= {(wire23[(2'h3):(2'h3)] ?
                  (((reg46 ? reg47 : reg45) ?
                      {reg56} : (reg56 + reg31)) + (wire13 + (^reg31))) : reg37)};
        end
      else
        begin
          reg47 <= $unsigned($unsigned(({(8'haa)} ?
              $signed($unsigned(wire25)) : (reg38 || reg30[(4'hb):(3'h4)]))));
          reg48 <= $signed(reg54[(2'h3):(1'h0)]);
        end
      reg58 <= reg47[(1'h1):(1'h1)];
    end
  assign wire59 = reg33[(3'h7):(1'h0)];
  assign wire60 = reg37;
  assign wire61 = (8'ha8);
  assign wire62 = $signed(wire24[(2'h2):(2'h2)]);
  assign wire63 = $signed(($unsigned(((^~reg35) <= $unsigned(reg33))) ?
                      $signed(wire16[(4'h9):(4'h9)]) : (~(+$unsigned((8'ha9))))));
  assign wire64 = reg47[(3'h4):(2'h2)];
  always
    @(posedge clk) begin
      reg65 <= reg29;
      reg66 <= ($unsigned((((^reg45) < (reg49 | wire62)) && {$signed(reg51)})) ?
          (wire23 && {((8'hab) ? wire21 : $unsigned(wire19)),
              ($signed(reg38) ?
                  reg46[(3'h4):(2'h3)] : $unsigned((8'h9f)))}) : {(reg54[(4'h8):(3'h4)] > ((reg48 ?
                      reg40 : wire19) ?
                  (wire22 ? reg45 : (8'hb7)) : $unsigned(wire18)))});
      reg67 <= wire13[(2'h3):(1'h1)];
    end
endmodule

module module165
#(parameter param182 = {(~{(^~((8'had) ? (7'h43) : (8'hb5))), (((8'ha3) ? (8'ha9) : (8'hb5)) ^ {(7'h43), (8'hae)})})})
(y, clk, wire170, wire169, wire168, wire167, wire166);
  output wire [(32'h7d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'h8):(1'h0)] wire170;
  input wire [(4'h9):(1'h0)] wire169;
  input wire signed [(2'h3):(1'h0)] wire168;
  input wire [(4'hc):(1'h0)] wire167;
  input wire signed [(2'h2):(1'h0)] wire166;
  wire [(3'h6):(1'h0)] wire181;
  wire signed [(3'h7):(1'h0)] wire180;
  wire signed [(4'hc):(1'h0)] wire179;
  wire signed [(4'hc):(1'h0)] wire177;
  wire signed [(2'h3):(1'h0)] wire176;
  wire signed [(5'h12):(1'h0)] wire175;
  wire signed [(4'h9):(1'h0)] wire174;
  wire signed [(5'h10):(1'h0)] wire173;
  wire [(4'ha):(1'h0)] wire172;
  wire signed [(4'hf):(1'h0)] wire171;
  reg [(5'h10):(1'h0)] reg178 = (1'h0);
  assign y = {wire181,
                 wire180,
                 wire179,
                 wire177,
                 wire176,
                 wire175,
                 wire174,
                 wire173,
                 wire172,
                 wire171,
                 reg178,
                 (1'h0)};
  assign wire171 = (^(($unsigned($signed(wire166)) > $unsigned({wire168,
                           wire169})) ?
                       (-(-wire168[(2'h2):(1'h1)])) : (~(~^$signed(wire166)))));
  assign wire172 = ($unsigned($unsigned($unsigned((8'hba)))) | (~&wire169[(4'h8):(3'h7)]));
  assign wire173 = $signed($unsigned(wire168[(2'h3):(2'h2)]));
  assign wire174 = {wire168};
  assign wire175 = (8'ha0);
  assign wire176 = (8'hb9);
  assign wire177 = (+($signed(wire175[(3'h4):(2'h3)]) ?
                       wire176[(2'h3):(2'h3)] : (((wire176 || wire168) || $signed(wire173)) ?
                           ($unsigned(wire166) ~^ {wire167}) : (wire167 || (wire166 ~^ (8'hb2))))));
  always
    @(posedge clk) begin
      reg178 <= wire167[(3'h5):(1'h1)];
    end
  assign wire179 = {$unsigned(wire172)};
  assign wire180 = ((&$unsigned($unsigned((wire179 ?
                       wire171 : wire176)))) >>> ((8'hbf) ?
                       $signed($signed((^(8'hae)))) : wire166[(2'h2):(1'h1)]));
  assign wire181 = wire166;
endmodule

module module143
#(parameter param160 = (^~(((!((8'hbc) ? (8'hb2) : (8'hbe))) >> ({(8'hbe), (8'hbd)} ? (~(8'hb2)) : (!(8'hb0)))) ? {((|(8'hbb)) != ((8'ha2) ? (8'hb5) : (8'hba)))} : ((((8'hb7) ? (7'h43) : (8'ha5)) << (8'ha2)) * (((7'h44) >>> (8'hbd)) ? (!(8'hb7)) : (|(8'hae)))))), 
parameter param161 = ({((^~(^~(8'hae))) * (param160 != ((8'haf) ? param160 : param160))), ((~(!(8'had))) <<< (8'hb6))} << (param160 ? (^~(!{param160})) : (&((param160 ? (8'hbe) : param160) >> (param160 < param160))))))
(y, clk, wire147, wire146, wire145, wire144);
  output wire [(32'h8d):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h14):(1'h0)] wire147;
  input wire signed [(4'ha):(1'h0)] wire146;
  input wire [(4'h9):(1'h0)] wire145;
  input wire signed [(3'h4):(1'h0)] wire144;
  wire [(4'hc):(1'h0)] wire159;
  wire signed [(5'h14):(1'h0)] wire158;
  wire [(4'hc):(1'h0)] wire157;
  wire signed [(4'hf):(1'h0)] wire150;
  wire [(4'hd):(1'h0)] wire149;
  wire [(4'hf):(1'h0)] wire148;
  reg [(4'hb):(1'h0)] reg156 = (1'h0);
  reg [(4'hf):(1'h0)] reg155 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg154 = (1'h0);
  reg [(2'h2):(1'h0)] reg153 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg152 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg151 = (1'h0);
  assign y = {wire159,
                 wire158,
                 wire157,
                 wire150,
                 wire149,
                 wire148,
                 reg156,
                 reg155,
                 reg154,
                 reg153,
                 reg152,
                 reg151,
                 (1'h0)};
  assign wire148 = (wire145 ?
                       wire146[(3'h7):(2'h2)] : {(!$signed($unsigned(wire147)))});
  assign wire149 = wire148;
  assign wire150 = (^~(~^(~$unsigned(((8'hb3) ? wire144 : wire146)))));
  always
    @(posedge clk) begin
      reg151 <= (~|($signed($signed($unsigned(wire150))) * {($unsigned(wire145) < wire150[(3'h4):(1'h0)])}));
      reg152 <= (^{wire150,
          ({$signed(wire144)} ?
              (wire147 ? (8'hb2) : {reg151, (8'had)}) : {(8'h9c)})});
      if (wire146)
        begin
          reg153 <= (($signed((8'ha8)) <<< $signed((!(reg151 ^~ wire144)))) > (wire145[(3'h5):(2'h2)] ?
              (7'h43) : (^~(~^wire150[(3'h4):(1'h0)]))));
        end
      else
        begin
          if ((|wire145[(2'h2):(2'h2)]))
            begin
              reg153 <= wire149[(4'h8):(3'h7)];
              reg154 <= $signed((wire147 ?
                  ($unsigned((wire149 * wire145)) ?
                      ((|wire150) ^~ wire146) : reg152) : $unsigned($signed(((8'ha7) ?
                      wire150 : wire149)))));
              reg155 <= wire148;
            end
          else
            begin
              reg153 <= {reg153[(1'h0):(1'h0)]};
              reg154 <= ((-(~^(^(wire147 >>> wire144)))) ?
                  (~|(wire145[(3'h4):(1'h0)] ?
                      wire146[(4'h9):(3'h6)] : ((wire149 <= wire145) ?
                          $unsigned(wire148) : {reg152,
                              wire147}))) : $unsigned(reg153));
            end
        end
      reg156 <= $signed(wire150);
    end
  assign wire157 = reg153;
  assign wire158 = reg156;
  assign wire159 = $signed((reg154 & (+((wire144 ? reg154 : wire150) ?
                       (-reg156) : wire145))));
endmodule
