Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Thu Aug  9 10:14:06 2018
| Host         : ubuntu-HP-Pavilion-Gaming-Notebook running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file soc_axi_lite_top_timing_summary_routed.rpt -pb soc_axi_lite_top_timing_summary_routed.pb -rpx soc_axi_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_axi_lite_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: cpu_resetn_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cp0_reg/cause_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cp0_reg/cause_o_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cp0_reg/status_o_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cp0_reg/status_o_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cp0_reg/status_o_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/cp0_reg/status_o_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u_cpu/exe_stage/alucontrolE_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/exe_stage/alucontrolE_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_cpu/exe_stage/alucontrolE_reg[2]_rep/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/exe_stage/alucontrolE_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_cpu/exe_stage/alucontrolE_reg[3]_rep/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u_cpu/exe_stage/alucontrolE_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/aluoutM_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/aluoutM_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/exception_codeM_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/exception_codeM_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/exception_codeM_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/exception_codeM_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/exception_codeM_reg[4]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/opM_reg[0]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/opM_reg[1]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/opM_reg[2]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/opM_reg[3]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/opM_reg[4]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/opM_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/pcM_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: u_cpu/mem_stage/pcM_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 194 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.454        0.000                      0                16762        0.070        0.000                      0                16762        3.000        0.000                       0                  3205  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     8.408        0.000                       0                     3  
  cpu_clk_clk_pll          3.454        0.000                      0                16632        0.070        0.000                      0                16632        8.870        0.000                       0                  3100  
  timer_clk_clk_pll        6.679        0.000                      0                   66        0.138        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpu_clk_clk_pll    cpu_clk_clk_pll         12.206        0.000                      0                   64        2.983        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y7   clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        3.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 u_cpu/mem_stage/writereg_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        16.419ns  (logic 5.235ns (31.883%)  route 11.184ns (68.117%))
  Logic Levels:           25  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 18.617 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.385    -1.803    u_cpu/mem_stage/cpu_clk
    SLICE_X71Y127        FDRE                                         r  u_cpu/mem_stage/writereg_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDRE (Prop_fdre_C_Q)         0.379    -1.424 r  u_cpu/mem_stage/writereg_next_reg[2]/Q
                         net (fo=6, routed)           0.811    -0.613    u_cpu/exe_stage/writereg_next_reg[4]_0[2]
    SLICE_X71Y126        LUT6 (Prop_lut6_I4_O)        0.105    -0.508 r  u_cpu/exe_stage/mem_write_dataM[31]_i_6/O
                         net (fo=1, routed)           0.334    -0.174    u_cpu/exe_stage/mem_write_dataM[31]_i_6_n_5
    SLICE_X72Y126        LUT6 (Prop_lut6_I2_O)        0.105    -0.069 r  u_cpu/exe_stage/mem_write_dataM[31]_i_3/O
                         net (fo=4, routed)           0.561     0.492    u_cpu/exe_stage/mem_write_dataM[31]_i_3_n_5
    SLICE_X73Y125        LUT2 (Prop_lut2_I1_O)        0.123     0.615 f  u_cpu/exe_stage/mem_write_dataM[30]_i_2/O
                         net (fo=31, routed)          0.982     1.597    u_cpu/exe_stage/mem_write_dataM[30]_i_2_n_5
    SLICE_X73Y118        LUT6 (Prop_lut6_I0_O)        0.274     1.871 f  u_cpu/exe_stage/mem_write_dataM[1]_i_1/O
                         net (fo=2, routed)           1.186     3.057    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[1]
    SLICE_X90Y115        LUT3 (Prop_lut3_I2_O)        0.105     3.162 r  u_cpu/exe_stage/hilo_temp2_i_58/O
                         net (fo=29, routed)          0.496     3.658    u_cpu/exe_stage/p_0_in[1]
    SLICE_X90Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.687     4.345 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.000     4.345    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X90Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     4.607 r  u_cpu/exe_stage/hilo_temp2_i_49/O[3]
                         net (fo=2, routed)           0.559     5.167    u_cpu/exe_stage/bout0[8]
    SLICE_X91Y115        LUT4 (Prop_lut4_I3_O)        0.250     5.417 r  u_cpu/exe_stage/aluout_reg[8]_i_10/O
                         net (fo=1, routed)           0.000     5.417    u_cpu/exe_stage/aluout_reg[8]_i_10_n_5
    SLICE_X91Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.857 r  u_cpu/exe_stage/aluout_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.857    u_cpu/exe_stage/aluout_reg[8]_i_3_n_5
    SLICE_X91Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.955 r  u_cpu/exe_stage/aluout_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.955    u_cpu/exe_stage/aluout_reg[19]_i_7_n_5
    SLICE_X91Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.053 r  u_cpu/exe_stage/aluout_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.053    u_cpu/exe_stage/aluout_reg[19]_i_3_n_5
    SLICE_X91Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.151 r  u_cpu/exe_stage/aluout_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.151    u_cpu/exe_stage/aluout_reg[23]_i_3_n_5
    SLICE_X91Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.249 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.249    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X91Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.509 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.401     6.910    u_cpu/exe_stage/p_2_in
    SLICE_X89Y122        LUT5 (Prop_lut5_I1_O)        0.257     7.167 f  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.993     8.159    u_cpu/decode_stage/controlsE[0]
    SLICE_X71Y126        LUT6 (Prop_lut6_I4_O)        0.105     8.264 r  u_cpu/decode_stage/srcbE[31]_i_3/O
                         net (fo=35, routed)          0.744     9.009    u_cpu/decode_stage/forwardbD[0]
    SLICE_X76Y128        LUT2 (Prop_lut2_I1_O)        0.105     9.114 f  u_cpu/decode_stage/inst_sram_addr[31]_i_50/O
                         net (fo=33, routed)          1.270    10.384    u_cpu/decode_stage/inst_sram_addr[31]_i_50_n_5
    SLICE_X78Y118        LUT6 (Prop_lut6_I5_O)        0.105    10.489 r  u_cpu/decode_stage/inst_sram_addr[31]_i_125/O
                         net (fo=2, routed)           0.875    11.363    u_cpu/decode_stage/inst_sram_addr[31]_i_125_n_5
    SLICE_X76Y120        LUT6 (Prop_lut6_I5_O)        0.105    11.468 r  u_cpu/decode_stage/inst_sram_addr[31]_i_111/O
                         net (fo=1, routed)           0.000    11.468    u_cpu/decode_stage/inst_sram_addr[31]_i_111_n_5
    SLICE_X76Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    11.891 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.891    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59_n_5
    SLICE_X76Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.991 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.991    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33_n_5
    SLICE_X76Y122        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    12.182 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20/CO[2]
                         net (fo=1, routed)           0.757    12.940    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20_n_6
    SLICE_X77Y114        LUT5 (Prop_lut5_I2_O)        0.252    13.192 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.240    13.432    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X75Y114        LUT6 (Prop_lut6_I2_O)        0.105    13.537 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.576    14.113    u_cpu/decode_stage/branchD
    SLICE_X72Y115        LUT5 (Prop_lut5_I2_O)        0.105    14.218 r  u_cpu/decode_stage/inst_sram_addr[6]_i_1/O
                         net (fo=1, routed)           0.399    14.617    u_cpu/fetch_stage/D[6]
    SLICE_X72Y116        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.284    18.617    u_cpu/fetch_stage/cpu_clk
    SLICE_X72Y116        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[6]/C
                         clock pessimism             -0.455    18.162    
                         clock uncertainty           -0.087    18.075    
    SLICE_X72Y116        FDRE (Setup_fdre_C_D)       -0.004    18.071    u_cpu/fetch_stage/inst_sram_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         18.071    
                         arrival time                         -14.617    
  -------------------------------------------------------------------
                         slack                                  3.454    

Slack (MET) :             3.562ns  (required time - arrival time)
  Source:                 u_cpu/mem_stage/writereg_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        16.257ns  (logic 5.235ns (32.201%)  route 11.022ns (67.799%))
  Logic Levels:           25  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 18.618 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.385    -1.803    u_cpu/mem_stage/cpu_clk
    SLICE_X71Y127        FDRE                                         r  u_cpu/mem_stage/writereg_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDRE (Prop_fdre_C_Q)         0.379    -1.424 r  u_cpu/mem_stage/writereg_next_reg[2]/Q
                         net (fo=6, routed)           0.811    -0.613    u_cpu/exe_stage/writereg_next_reg[4]_0[2]
    SLICE_X71Y126        LUT6 (Prop_lut6_I4_O)        0.105    -0.508 r  u_cpu/exe_stage/mem_write_dataM[31]_i_6/O
                         net (fo=1, routed)           0.334    -0.174    u_cpu/exe_stage/mem_write_dataM[31]_i_6_n_5
    SLICE_X72Y126        LUT6 (Prop_lut6_I2_O)        0.105    -0.069 r  u_cpu/exe_stage/mem_write_dataM[31]_i_3/O
                         net (fo=4, routed)           0.561     0.492    u_cpu/exe_stage/mem_write_dataM[31]_i_3_n_5
    SLICE_X73Y125        LUT2 (Prop_lut2_I1_O)        0.123     0.615 f  u_cpu/exe_stage/mem_write_dataM[30]_i_2/O
                         net (fo=31, routed)          0.982     1.597    u_cpu/exe_stage/mem_write_dataM[30]_i_2_n_5
    SLICE_X73Y118        LUT6 (Prop_lut6_I0_O)        0.274     1.871 f  u_cpu/exe_stage/mem_write_dataM[1]_i_1/O
                         net (fo=2, routed)           1.186     3.057    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[1]
    SLICE_X90Y115        LUT3 (Prop_lut3_I2_O)        0.105     3.162 r  u_cpu/exe_stage/hilo_temp2_i_58/O
                         net (fo=29, routed)          0.496     3.658    u_cpu/exe_stage/p_0_in[1]
    SLICE_X90Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.687     4.345 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.000     4.345    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X90Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     4.607 r  u_cpu/exe_stage/hilo_temp2_i_49/O[3]
                         net (fo=2, routed)           0.559     5.167    u_cpu/exe_stage/bout0[8]
    SLICE_X91Y115        LUT4 (Prop_lut4_I3_O)        0.250     5.417 r  u_cpu/exe_stage/aluout_reg[8]_i_10/O
                         net (fo=1, routed)           0.000     5.417    u_cpu/exe_stage/aluout_reg[8]_i_10_n_5
    SLICE_X91Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.857 r  u_cpu/exe_stage/aluout_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.857    u_cpu/exe_stage/aluout_reg[8]_i_3_n_5
    SLICE_X91Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.955 r  u_cpu/exe_stage/aluout_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.955    u_cpu/exe_stage/aluout_reg[19]_i_7_n_5
    SLICE_X91Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.053 r  u_cpu/exe_stage/aluout_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.053    u_cpu/exe_stage/aluout_reg[19]_i_3_n_5
    SLICE_X91Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.151 r  u_cpu/exe_stage/aluout_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.151    u_cpu/exe_stage/aluout_reg[23]_i_3_n_5
    SLICE_X91Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.249 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.249    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X91Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.509 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.401     6.910    u_cpu/exe_stage/p_2_in
    SLICE_X89Y122        LUT5 (Prop_lut5_I1_O)        0.257     7.167 f  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.993     8.159    u_cpu/decode_stage/controlsE[0]
    SLICE_X71Y126        LUT6 (Prop_lut6_I4_O)        0.105     8.264 r  u_cpu/decode_stage/srcbE[31]_i_3/O
                         net (fo=35, routed)          0.744     9.009    u_cpu/decode_stage/forwardbD[0]
    SLICE_X76Y128        LUT2 (Prop_lut2_I1_O)        0.105     9.114 f  u_cpu/decode_stage/inst_sram_addr[31]_i_50/O
                         net (fo=33, routed)          1.270    10.384    u_cpu/decode_stage/inst_sram_addr[31]_i_50_n_5
    SLICE_X78Y118        LUT6 (Prop_lut6_I5_O)        0.105    10.489 r  u_cpu/decode_stage/inst_sram_addr[31]_i_125/O
                         net (fo=2, routed)           0.875    11.363    u_cpu/decode_stage/inst_sram_addr[31]_i_125_n_5
    SLICE_X76Y120        LUT6 (Prop_lut6_I5_O)        0.105    11.468 r  u_cpu/decode_stage/inst_sram_addr[31]_i_111/O
                         net (fo=1, routed)           0.000    11.468    u_cpu/decode_stage/inst_sram_addr[31]_i_111_n_5
    SLICE_X76Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    11.891 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.891    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59_n_5
    SLICE_X76Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.991 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.991    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33_n_5
    SLICE_X76Y122        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    12.182 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20/CO[2]
                         net (fo=1, routed)           0.757    12.940    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20_n_6
    SLICE_X77Y114        LUT5 (Prop_lut5_I2_O)        0.252    13.192 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.240    13.432    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X75Y114        LUT6 (Prop_lut6_I2_O)        0.105    13.537 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.560    14.097    u_cpu/decode_stage/branchD
    SLICE_X73Y115        LUT5 (Prop_lut5_I2_O)        0.105    14.202 r  u_cpu/decode_stage/inst_sram_addr[3]_i_1/O
                         net (fo=1, routed)           0.253    14.454    u_cpu/fetch_stage/D[3]
    SLICE_X73Y114        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.285    18.618    u_cpu/fetch_stage/cpu_clk
    SLICE_X73Y114        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[3]/C
                         clock pessimism             -0.455    18.163    
                         clock uncertainty           -0.087    18.076    
    SLICE_X73Y114        FDRE (Setup_fdre_C_D)       -0.059    18.017    u_cpu/fetch_stage/inst_sram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         18.017    
                         arrival time                         -14.454    
  -------------------------------------------------------------------
                         slack                                  3.562    

Slack (MET) :             3.577ns  (required time - arrival time)
  Source:                 u_cpu/mem_stage/writereg_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        16.283ns  (logic 5.235ns (32.149%)  route 11.048ns (67.851%))
  Logic Levels:           25  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 18.617 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.385    -1.803    u_cpu/mem_stage/cpu_clk
    SLICE_X71Y127        FDRE                                         r  u_cpu/mem_stage/writereg_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDRE (Prop_fdre_C_Q)         0.379    -1.424 r  u_cpu/mem_stage/writereg_next_reg[2]/Q
                         net (fo=6, routed)           0.811    -0.613    u_cpu/exe_stage/writereg_next_reg[4]_0[2]
    SLICE_X71Y126        LUT6 (Prop_lut6_I4_O)        0.105    -0.508 r  u_cpu/exe_stage/mem_write_dataM[31]_i_6/O
                         net (fo=1, routed)           0.334    -0.174    u_cpu/exe_stage/mem_write_dataM[31]_i_6_n_5
    SLICE_X72Y126        LUT6 (Prop_lut6_I2_O)        0.105    -0.069 r  u_cpu/exe_stage/mem_write_dataM[31]_i_3/O
                         net (fo=4, routed)           0.561     0.492    u_cpu/exe_stage/mem_write_dataM[31]_i_3_n_5
    SLICE_X73Y125        LUT2 (Prop_lut2_I1_O)        0.123     0.615 f  u_cpu/exe_stage/mem_write_dataM[30]_i_2/O
                         net (fo=31, routed)          0.982     1.597    u_cpu/exe_stage/mem_write_dataM[30]_i_2_n_5
    SLICE_X73Y118        LUT6 (Prop_lut6_I0_O)        0.274     1.871 f  u_cpu/exe_stage/mem_write_dataM[1]_i_1/O
                         net (fo=2, routed)           1.186     3.057    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[1]
    SLICE_X90Y115        LUT3 (Prop_lut3_I2_O)        0.105     3.162 r  u_cpu/exe_stage/hilo_temp2_i_58/O
                         net (fo=29, routed)          0.496     3.658    u_cpu/exe_stage/p_0_in[1]
    SLICE_X90Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.687     4.345 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.000     4.345    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X90Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     4.607 r  u_cpu/exe_stage/hilo_temp2_i_49/O[3]
                         net (fo=2, routed)           0.559     5.167    u_cpu/exe_stage/bout0[8]
    SLICE_X91Y115        LUT4 (Prop_lut4_I3_O)        0.250     5.417 r  u_cpu/exe_stage/aluout_reg[8]_i_10/O
                         net (fo=1, routed)           0.000     5.417    u_cpu/exe_stage/aluout_reg[8]_i_10_n_5
    SLICE_X91Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.857 r  u_cpu/exe_stage/aluout_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.857    u_cpu/exe_stage/aluout_reg[8]_i_3_n_5
    SLICE_X91Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.955 r  u_cpu/exe_stage/aluout_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.955    u_cpu/exe_stage/aluout_reg[19]_i_7_n_5
    SLICE_X91Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.053 r  u_cpu/exe_stage/aluout_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.053    u_cpu/exe_stage/aluout_reg[19]_i_3_n_5
    SLICE_X91Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.151 r  u_cpu/exe_stage/aluout_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.151    u_cpu/exe_stage/aluout_reg[23]_i_3_n_5
    SLICE_X91Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.249 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.249    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X91Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.509 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.401     6.910    u_cpu/exe_stage/p_2_in
    SLICE_X89Y122        LUT5 (Prop_lut5_I1_O)        0.257     7.167 f  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.993     8.159    u_cpu/decode_stage/controlsE[0]
    SLICE_X71Y126        LUT6 (Prop_lut6_I4_O)        0.105     8.264 r  u_cpu/decode_stage/srcbE[31]_i_3/O
                         net (fo=35, routed)          0.744     9.009    u_cpu/decode_stage/forwardbD[0]
    SLICE_X76Y128        LUT2 (Prop_lut2_I1_O)        0.105     9.114 f  u_cpu/decode_stage/inst_sram_addr[31]_i_50/O
                         net (fo=33, routed)          1.270    10.384    u_cpu/decode_stage/inst_sram_addr[31]_i_50_n_5
    SLICE_X78Y118        LUT6 (Prop_lut6_I5_O)        0.105    10.489 r  u_cpu/decode_stage/inst_sram_addr[31]_i_125/O
                         net (fo=2, routed)           0.875    11.363    u_cpu/decode_stage/inst_sram_addr[31]_i_125_n_5
    SLICE_X76Y120        LUT6 (Prop_lut6_I5_O)        0.105    11.468 r  u_cpu/decode_stage/inst_sram_addr[31]_i_111/O
                         net (fo=1, routed)           0.000    11.468    u_cpu/decode_stage/inst_sram_addr[31]_i_111_n_5
    SLICE_X76Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    11.891 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.891    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59_n_5
    SLICE_X76Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.991 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.991    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33_n_5
    SLICE_X76Y122        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    12.182 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20/CO[2]
                         net (fo=1, routed)           0.757    12.940    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20_n_6
    SLICE_X77Y114        LUT5 (Prop_lut5_I2_O)        0.252    13.192 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.240    13.432    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X75Y114        LUT6 (Prop_lut6_I2_O)        0.105    13.537 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.695    14.232    u_cpu/decode_stage/branchD
    SLICE_X73Y116        LUT5 (Prop_lut5_I2_O)        0.105    14.337 r  u_cpu/decode_stage/inst_sram_addr[7]_i_1/O
                         net (fo=1, routed)           0.143    14.481    u_cpu/fetch_stage/D[7]
    SLICE_X72Y116        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.284    18.617    u_cpu/fetch_stage/cpu_clk
    SLICE_X72Y116        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[7]/C
                         clock pessimism             -0.455    18.162    
                         clock uncertainty           -0.087    18.075    
    SLICE_X72Y116        FDRE (Setup_fdre_C_D)       -0.017    18.058    u_cpu/fetch_stage/inst_sram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         18.058    
                         arrival time                         -14.481    
  -------------------------------------------------------------------
                         slack                                  3.577    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 u_cpu/mem_stage/writereg_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        16.240ns  (logic 5.235ns (32.235%)  route 11.005ns (67.765%))
  Logic Levels:           25  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 18.608 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.385    -1.803    u_cpu/mem_stage/cpu_clk
    SLICE_X71Y127        FDRE                                         r  u_cpu/mem_stage/writereg_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDRE (Prop_fdre_C_Q)         0.379    -1.424 r  u_cpu/mem_stage/writereg_next_reg[2]/Q
                         net (fo=6, routed)           0.811    -0.613    u_cpu/exe_stage/writereg_next_reg[4]_0[2]
    SLICE_X71Y126        LUT6 (Prop_lut6_I4_O)        0.105    -0.508 r  u_cpu/exe_stage/mem_write_dataM[31]_i_6/O
                         net (fo=1, routed)           0.334    -0.174    u_cpu/exe_stage/mem_write_dataM[31]_i_6_n_5
    SLICE_X72Y126        LUT6 (Prop_lut6_I2_O)        0.105    -0.069 r  u_cpu/exe_stage/mem_write_dataM[31]_i_3/O
                         net (fo=4, routed)           0.561     0.492    u_cpu/exe_stage/mem_write_dataM[31]_i_3_n_5
    SLICE_X73Y125        LUT2 (Prop_lut2_I1_O)        0.123     0.615 f  u_cpu/exe_stage/mem_write_dataM[30]_i_2/O
                         net (fo=31, routed)          0.982     1.597    u_cpu/exe_stage/mem_write_dataM[30]_i_2_n_5
    SLICE_X73Y118        LUT6 (Prop_lut6_I0_O)        0.274     1.871 f  u_cpu/exe_stage/mem_write_dataM[1]_i_1/O
                         net (fo=2, routed)           1.186     3.057    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[1]
    SLICE_X90Y115        LUT3 (Prop_lut3_I2_O)        0.105     3.162 r  u_cpu/exe_stage/hilo_temp2_i_58/O
                         net (fo=29, routed)          0.496     3.658    u_cpu/exe_stage/p_0_in[1]
    SLICE_X90Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.687     4.345 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.000     4.345    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X90Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     4.607 r  u_cpu/exe_stage/hilo_temp2_i_49/O[3]
                         net (fo=2, routed)           0.559     5.167    u_cpu/exe_stage/bout0[8]
    SLICE_X91Y115        LUT4 (Prop_lut4_I3_O)        0.250     5.417 r  u_cpu/exe_stage/aluout_reg[8]_i_10/O
                         net (fo=1, routed)           0.000     5.417    u_cpu/exe_stage/aluout_reg[8]_i_10_n_5
    SLICE_X91Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.857 r  u_cpu/exe_stage/aluout_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.857    u_cpu/exe_stage/aluout_reg[8]_i_3_n_5
    SLICE_X91Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.955 r  u_cpu/exe_stage/aluout_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.955    u_cpu/exe_stage/aluout_reg[19]_i_7_n_5
    SLICE_X91Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.053 r  u_cpu/exe_stage/aluout_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.053    u_cpu/exe_stage/aluout_reg[19]_i_3_n_5
    SLICE_X91Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.151 r  u_cpu/exe_stage/aluout_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.151    u_cpu/exe_stage/aluout_reg[23]_i_3_n_5
    SLICE_X91Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.249 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.249    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X91Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.509 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.401     6.910    u_cpu/exe_stage/p_2_in
    SLICE_X89Y122        LUT5 (Prop_lut5_I1_O)        0.257     7.167 f  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.993     8.159    u_cpu/decode_stage/controlsE[0]
    SLICE_X71Y126        LUT6 (Prop_lut6_I4_O)        0.105     8.264 r  u_cpu/decode_stage/srcbE[31]_i_3/O
                         net (fo=35, routed)          0.744     9.009    u_cpu/decode_stage/forwardbD[0]
    SLICE_X76Y128        LUT2 (Prop_lut2_I1_O)        0.105     9.114 f  u_cpu/decode_stage/inst_sram_addr[31]_i_50/O
                         net (fo=33, routed)          1.270    10.384    u_cpu/decode_stage/inst_sram_addr[31]_i_50_n_5
    SLICE_X78Y118        LUT6 (Prop_lut6_I5_O)        0.105    10.489 r  u_cpu/decode_stage/inst_sram_addr[31]_i_125/O
                         net (fo=2, routed)           0.875    11.363    u_cpu/decode_stage/inst_sram_addr[31]_i_125_n_5
    SLICE_X76Y120        LUT6 (Prop_lut6_I5_O)        0.105    11.468 r  u_cpu/decode_stage/inst_sram_addr[31]_i_111/O
                         net (fo=1, routed)           0.000    11.468    u_cpu/decode_stage/inst_sram_addr[31]_i_111_n_5
    SLICE_X76Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    11.891 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.891    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59_n_5
    SLICE_X76Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.991 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.991    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33_n_5
    SLICE_X76Y122        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    12.182 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20/CO[2]
                         net (fo=1, routed)           0.757    12.940    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20_n_6
    SLICE_X77Y114        LUT5 (Prop_lut5_I2_O)        0.252    13.192 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.240    13.432    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X75Y114        LUT6 (Prop_lut6_I2_O)        0.105    13.537 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.795    14.332    u_cpu/decode_stage/branchD
    SLICE_X70Y124        LUT5 (Prop_lut5_I2_O)        0.105    14.437 r  u_cpu/decode_stage/inst_sram_addr[21]_i_1/O
                         net (fo=1, routed)           0.000    14.437    u_cpu/fetch_stage/D[21]
    SLICE_X70Y124        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.275    18.608    u_cpu/fetch_stage/cpu_clk
    SLICE_X70Y124        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[21]/C
                         clock pessimism             -0.455    18.153    
                         clock uncertainty           -0.087    18.066    
    SLICE_X70Y124        FDRE (Setup_fdre_C_D)        0.072    18.138    u_cpu/fetch_stage/inst_sram_addr_reg[21]
  -------------------------------------------------------------------
                         required time                         18.138    
                         arrival time                         -14.437    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 u_cpu/mem_stage/writereg_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        16.190ns  (logic 5.235ns (32.334%)  route 10.955ns (67.666%))
  Logic Levels:           25  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.385    -1.803    u_cpu/mem_stage/cpu_clk
    SLICE_X71Y127        FDRE                                         r  u_cpu/mem_stage/writereg_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDRE (Prop_fdre_C_Q)         0.379    -1.424 r  u_cpu/mem_stage/writereg_next_reg[2]/Q
                         net (fo=6, routed)           0.811    -0.613    u_cpu/exe_stage/writereg_next_reg[4]_0[2]
    SLICE_X71Y126        LUT6 (Prop_lut6_I4_O)        0.105    -0.508 r  u_cpu/exe_stage/mem_write_dataM[31]_i_6/O
                         net (fo=1, routed)           0.334    -0.174    u_cpu/exe_stage/mem_write_dataM[31]_i_6_n_5
    SLICE_X72Y126        LUT6 (Prop_lut6_I2_O)        0.105    -0.069 r  u_cpu/exe_stage/mem_write_dataM[31]_i_3/O
                         net (fo=4, routed)           0.561     0.492    u_cpu/exe_stage/mem_write_dataM[31]_i_3_n_5
    SLICE_X73Y125        LUT2 (Prop_lut2_I1_O)        0.123     0.615 f  u_cpu/exe_stage/mem_write_dataM[30]_i_2/O
                         net (fo=31, routed)          0.982     1.597    u_cpu/exe_stage/mem_write_dataM[30]_i_2_n_5
    SLICE_X73Y118        LUT6 (Prop_lut6_I0_O)        0.274     1.871 f  u_cpu/exe_stage/mem_write_dataM[1]_i_1/O
                         net (fo=2, routed)           1.186     3.057    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[1]
    SLICE_X90Y115        LUT3 (Prop_lut3_I2_O)        0.105     3.162 r  u_cpu/exe_stage/hilo_temp2_i_58/O
                         net (fo=29, routed)          0.496     3.658    u_cpu/exe_stage/p_0_in[1]
    SLICE_X90Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.687     4.345 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.000     4.345    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X90Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     4.607 r  u_cpu/exe_stage/hilo_temp2_i_49/O[3]
                         net (fo=2, routed)           0.559     5.167    u_cpu/exe_stage/bout0[8]
    SLICE_X91Y115        LUT4 (Prop_lut4_I3_O)        0.250     5.417 r  u_cpu/exe_stage/aluout_reg[8]_i_10/O
                         net (fo=1, routed)           0.000     5.417    u_cpu/exe_stage/aluout_reg[8]_i_10_n_5
    SLICE_X91Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.857 r  u_cpu/exe_stage/aluout_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.857    u_cpu/exe_stage/aluout_reg[8]_i_3_n_5
    SLICE_X91Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.955 r  u_cpu/exe_stage/aluout_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.955    u_cpu/exe_stage/aluout_reg[19]_i_7_n_5
    SLICE_X91Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.053 r  u_cpu/exe_stage/aluout_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.053    u_cpu/exe_stage/aluout_reg[19]_i_3_n_5
    SLICE_X91Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.151 r  u_cpu/exe_stage/aluout_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.151    u_cpu/exe_stage/aluout_reg[23]_i_3_n_5
    SLICE_X91Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.249 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.249    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X91Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.509 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.401     6.910    u_cpu/exe_stage/p_2_in
    SLICE_X89Y122        LUT5 (Prop_lut5_I1_O)        0.257     7.167 f  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.993     8.159    u_cpu/decode_stage/controlsE[0]
    SLICE_X71Y126        LUT6 (Prop_lut6_I4_O)        0.105     8.264 r  u_cpu/decode_stage/srcbE[31]_i_3/O
                         net (fo=35, routed)          0.744     9.009    u_cpu/decode_stage/forwardbD[0]
    SLICE_X76Y128        LUT2 (Prop_lut2_I1_O)        0.105     9.114 f  u_cpu/decode_stage/inst_sram_addr[31]_i_50/O
                         net (fo=33, routed)          1.270    10.384    u_cpu/decode_stage/inst_sram_addr[31]_i_50_n_5
    SLICE_X78Y118        LUT6 (Prop_lut6_I5_O)        0.105    10.489 r  u_cpu/decode_stage/inst_sram_addr[31]_i_125/O
                         net (fo=2, routed)           0.875    11.363    u_cpu/decode_stage/inst_sram_addr[31]_i_125_n_5
    SLICE_X76Y120        LUT6 (Prop_lut6_I5_O)        0.105    11.468 r  u_cpu/decode_stage/inst_sram_addr[31]_i_111/O
                         net (fo=1, routed)           0.000    11.468    u_cpu/decode_stage/inst_sram_addr[31]_i_111_n_5
    SLICE_X76Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    11.891 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.891    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59_n_5
    SLICE_X76Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.991 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.991    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33_n_5
    SLICE_X76Y122        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    12.182 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20/CO[2]
                         net (fo=1, routed)           0.757    12.940    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20_n_6
    SLICE_X77Y114        LUT5 (Prop_lut5_I2_O)        0.252    13.192 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.240    13.432    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X75Y114        LUT6 (Prop_lut6_I2_O)        0.105    13.537 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.746    14.283    u_cpu/decode_stage/branchD
    SLICE_X71Y123        LUT5 (Prop_lut5_I2_O)        0.105    14.388 r  u_cpu/decode_stage/inst_sram_addr[29]_i_1/O
                         net (fo=1, routed)           0.000    14.388    u_cpu/fetch_stage/D[29]
    SLICE_X71Y123        FDSE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.276    18.609    u_cpu/fetch_stage/cpu_clk
    SLICE_X71Y123        FDSE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[29]/C
                         clock pessimism             -0.455    18.154    
                         clock uncertainty           -0.087    18.067    
    SLICE_X71Y123        FDSE (Setup_fdse_C_D)        0.030    18.097    u_cpu/fetch_stage/inst_sram_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         18.097    
                         arrival time                         -14.388    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.714ns  (required time - arrival time)
  Source:                 u_cpu/mem_stage/writereg_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        16.187ns  (logic 5.235ns (32.340%)  route 10.952ns (67.660%))
  Logic Levels:           25  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.385    -1.803    u_cpu/mem_stage/cpu_clk
    SLICE_X71Y127        FDRE                                         r  u_cpu/mem_stage/writereg_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDRE (Prop_fdre_C_Q)         0.379    -1.424 r  u_cpu/mem_stage/writereg_next_reg[2]/Q
                         net (fo=6, routed)           0.811    -0.613    u_cpu/exe_stage/writereg_next_reg[4]_0[2]
    SLICE_X71Y126        LUT6 (Prop_lut6_I4_O)        0.105    -0.508 r  u_cpu/exe_stage/mem_write_dataM[31]_i_6/O
                         net (fo=1, routed)           0.334    -0.174    u_cpu/exe_stage/mem_write_dataM[31]_i_6_n_5
    SLICE_X72Y126        LUT6 (Prop_lut6_I2_O)        0.105    -0.069 r  u_cpu/exe_stage/mem_write_dataM[31]_i_3/O
                         net (fo=4, routed)           0.561     0.492    u_cpu/exe_stage/mem_write_dataM[31]_i_3_n_5
    SLICE_X73Y125        LUT2 (Prop_lut2_I1_O)        0.123     0.615 f  u_cpu/exe_stage/mem_write_dataM[30]_i_2/O
                         net (fo=31, routed)          0.982     1.597    u_cpu/exe_stage/mem_write_dataM[30]_i_2_n_5
    SLICE_X73Y118        LUT6 (Prop_lut6_I0_O)        0.274     1.871 f  u_cpu/exe_stage/mem_write_dataM[1]_i_1/O
                         net (fo=2, routed)           1.186     3.057    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[1]
    SLICE_X90Y115        LUT3 (Prop_lut3_I2_O)        0.105     3.162 r  u_cpu/exe_stage/hilo_temp2_i_58/O
                         net (fo=29, routed)          0.496     3.658    u_cpu/exe_stage/p_0_in[1]
    SLICE_X90Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.687     4.345 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.000     4.345    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X90Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     4.607 r  u_cpu/exe_stage/hilo_temp2_i_49/O[3]
                         net (fo=2, routed)           0.559     5.167    u_cpu/exe_stage/bout0[8]
    SLICE_X91Y115        LUT4 (Prop_lut4_I3_O)        0.250     5.417 r  u_cpu/exe_stage/aluout_reg[8]_i_10/O
                         net (fo=1, routed)           0.000     5.417    u_cpu/exe_stage/aluout_reg[8]_i_10_n_5
    SLICE_X91Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.857 r  u_cpu/exe_stage/aluout_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.857    u_cpu/exe_stage/aluout_reg[8]_i_3_n_5
    SLICE_X91Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.955 r  u_cpu/exe_stage/aluout_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.955    u_cpu/exe_stage/aluout_reg[19]_i_7_n_5
    SLICE_X91Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.053 r  u_cpu/exe_stage/aluout_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.053    u_cpu/exe_stage/aluout_reg[19]_i_3_n_5
    SLICE_X91Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.151 r  u_cpu/exe_stage/aluout_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.151    u_cpu/exe_stage/aluout_reg[23]_i_3_n_5
    SLICE_X91Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.249 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.249    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X91Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.509 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.401     6.910    u_cpu/exe_stage/p_2_in
    SLICE_X89Y122        LUT5 (Prop_lut5_I1_O)        0.257     7.167 f  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.993     8.159    u_cpu/decode_stage/controlsE[0]
    SLICE_X71Y126        LUT6 (Prop_lut6_I4_O)        0.105     8.264 r  u_cpu/decode_stage/srcbE[31]_i_3/O
                         net (fo=35, routed)          0.744     9.009    u_cpu/decode_stage/forwardbD[0]
    SLICE_X76Y128        LUT2 (Prop_lut2_I1_O)        0.105     9.114 f  u_cpu/decode_stage/inst_sram_addr[31]_i_50/O
                         net (fo=33, routed)          1.270    10.384    u_cpu/decode_stage/inst_sram_addr[31]_i_50_n_5
    SLICE_X78Y118        LUT6 (Prop_lut6_I5_O)        0.105    10.489 r  u_cpu/decode_stage/inst_sram_addr[31]_i_125/O
                         net (fo=2, routed)           0.875    11.363    u_cpu/decode_stage/inst_sram_addr[31]_i_125_n_5
    SLICE_X76Y120        LUT6 (Prop_lut6_I5_O)        0.105    11.468 r  u_cpu/decode_stage/inst_sram_addr[31]_i_111/O
                         net (fo=1, routed)           0.000    11.468    u_cpu/decode_stage/inst_sram_addr[31]_i_111_n_5
    SLICE_X76Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    11.891 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.891    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59_n_5
    SLICE_X76Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.991 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.991    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33_n_5
    SLICE_X76Y122        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    12.182 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20/CO[2]
                         net (fo=1, routed)           0.757    12.940    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20_n_6
    SLICE_X77Y114        LUT5 (Prop_lut5_I2_O)        0.252    13.192 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.240    13.432    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X75Y114        LUT6 (Prop_lut6_I2_O)        0.105    13.537 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.743    14.280    u_cpu/decode_stage/branchD
    SLICE_X71Y123        LUT5 (Prop_lut5_I2_O)        0.105    14.385 r  u_cpu/decode_stage/inst_sram_addr[22]_i_1/O
                         net (fo=1, routed)           0.000    14.385    u_cpu/fetch_stage/D[22]
    SLICE_X71Y123        FDSE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.276    18.609    u_cpu/fetch_stage/cpu_clk
    SLICE_X71Y123        FDSE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[22]/C
                         clock pessimism             -0.455    18.154    
                         clock uncertainty           -0.087    18.067    
    SLICE_X71Y123        FDSE (Setup_fdse_C_D)        0.032    18.099    u_cpu/fetch_stage/inst_sram_addr_reg[22]
  -------------------------------------------------------------------
                         required time                         18.099    
                         arrival time                         -14.385    
  -------------------------------------------------------------------
                         slack                                  3.714    

Slack (MET) :             3.741ns  (required time - arrival time)
  Source:                 u_cpu/mem_stage/writereg_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        16.200ns  (logic 5.235ns (32.314%)  route 10.965ns (67.686%))
  Logic Levels:           25  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.385    -1.803    u_cpu/mem_stage/cpu_clk
    SLICE_X71Y127        FDRE                                         r  u_cpu/mem_stage/writereg_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDRE (Prop_fdre_C_Q)         0.379    -1.424 r  u_cpu/mem_stage/writereg_next_reg[2]/Q
                         net (fo=6, routed)           0.811    -0.613    u_cpu/exe_stage/writereg_next_reg[4]_0[2]
    SLICE_X71Y126        LUT6 (Prop_lut6_I4_O)        0.105    -0.508 r  u_cpu/exe_stage/mem_write_dataM[31]_i_6/O
                         net (fo=1, routed)           0.334    -0.174    u_cpu/exe_stage/mem_write_dataM[31]_i_6_n_5
    SLICE_X72Y126        LUT6 (Prop_lut6_I2_O)        0.105    -0.069 r  u_cpu/exe_stage/mem_write_dataM[31]_i_3/O
                         net (fo=4, routed)           0.561     0.492    u_cpu/exe_stage/mem_write_dataM[31]_i_3_n_5
    SLICE_X73Y125        LUT2 (Prop_lut2_I1_O)        0.123     0.615 f  u_cpu/exe_stage/mem_write_dataM[30]_i_2/O
                         net (fo=31, routed)          0.982     1.597    u_cpu/exe_stage/mem_write_dataM[30]_i_2_n_5
    SLICE_X73Y118        LUT6 (Prop_lut6_I0_O)        0.274     1.871 f  u_cpu/exe_stage/mem_write_dataM[1]_i_1/O
                         net (fo=2, routed)           1.186     3.057    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[1]
    SLICE_X90Y115        LUT3 (Prop_lut3_I2_O)        0.105     3.162 r  u_cpu/exe_stage/hilo_temp2_i_58/O
                         net (fo=29, routed)          0.496     3.658    u_cpu/exe_stage/p_0_in[1]
    SLICE_X90Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.687     4.345 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.000     4.345    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X90Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     4.607 r  u_cpu/exe_stage/hilo_temp2_i_49/O[3]
                         net (fo=2, routed)           0.559     5.167    u_cpu/exe_stage/bout0[8]
    SLICE_X91Y115        LUT4 (Prop_lut4_I3_O)        0.250     5.417 r  u_cpu/exe_stage/aluout_reg[8]_i_10/O
                         net (fo=1, routed)           0.000     5.417    u_cpu/exe_stage/aluout_reg[8]_i_10_n_5
    SLICE_X91Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.857 r  u_cpu/exe_stage/aluout_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.857    u_cpu/exe_stage/aluout_reg[8]_i_3_n_5
    SLICE_X91Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.955 r  u_cpu/exe_stage/aluout_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.955    u_cpu/exe_stage/aluout_reg[19]_i_7_n_5
    SLICE_X91Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.053 r  u_cpu/exe_stage/aluout_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.053    u_cpu/exe_stage/aluout_reg[19]_i_3_n_5
    SLICE_X91Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.151 r  u_cpu/exe_stage/aluout_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.151    u_cpu/exe_stage/aluout_reg[23]_i_3_n_5
    SLICE_X91Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.249 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.249    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X91Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.509 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.401     6.910    u_cpu/exe_stage/p_2_in
    SLICE_X89Y122        LUT5 (Prop_lut5_I1_O)        0.257     7.167 f  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.993     8.159    u_cpu/decode_stage/controlsE[0]
    SLICE_X71Y126        LUT6 (Prop_lut6_I4_O)        0.105     8.264 r  u_cpu/decode_stage/srcbE[31]_i_3/O
                         net (fo=35, routed)          0.744     9.009    u_cpu/decode_stage/forwardbD[0]
    SLICE_X76Y128        LUT2 (Prop_lut2_I1_O)        0.105     9.114 f  u_cpu/decode_stage/inst_sram_addr[31]_i_50/O
                         net (fo=33, routed)          1.270    10.384    u_cpu/decode_stage/inst_sram_addr[31]_i_50_n_5
    SLICE_X78Y118        LUT6 (Prop_lut6_I5_O)        0.105    10.489 r  u_cpu/decode_stage/inst_sram_addr[31]_i_125/O
                         net (fo=2, routed)           0.875    11.363    u_cpu/decode_stage/inst_sram_addr[31]_i_125_n_5
    SLICE_X76Y120        LUT6 (Prop_lut6_I5_O)        0.105    11.468 r  u_cpu/decode_stage/inst_sram_addr[31]_i_111/O
                         net (fo=1, routed)           0.000    11.468    u_cpu/decode_stage/inst_sram_addr[31]_i_111_n_5
    SLICE_X76Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    11.891 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.891    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59_n_5
    SLICE_X76Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.991 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.991    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33_n_5
    SLICE_X76Y122        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    12.182 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20/CO[2]
                         net (fo=1, routed)           0.757    12.940    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20_n_6
    SLICE_X77Y114        LUT5 (Prop_lut5_I2_O)        0.252    13.192 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.240    13.432    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X75Y114        LUT6 (Prop_lut6_I2_O)        0.105    13.537 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.756    14.293    u_cpu/decode_stage/branchD
    SLICE_X70Y123        LUT5 (Prop_lut5_I2_O)        0.105    14.398 r  u_cpu/decode_stage/inst_sram_addr[26]_i_1/O
                         net (fo=1, routed)           0.000    14.398    u_cpu/fetch_stage/D[26]
    SLICE_X70Y123        FDSE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.276    18.609    u_cpu/fetch_stage/cpu_clk
    SLICE_X70Y123        FDSE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[26]/C
                         clock pessimism             -0.455    18.154    
                         clock uncertainty           -0.087    18.067    
    SLICE_X70Y123        FDSE (Setup_fdse_C_D)        0.072    18.139    u_cpu/fetch_stage/inst_sram_addr_reg[26]
  -------------------------------------------------------------------
                         required time                         18.139    
                         arrival time                         -14.398    
  -------------------------------------------------------------------
                         slack                                  3.741    

Slack (MET) :             3.749ns  (required time - arrival time)
  Source:                 u_cpu/mem_stage/writereg_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        16.196ns  (logic 5.235ns (32.322%)  route 10.961ns (67.678%))
  Logic Levels:           25  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.391ns = ( 18.609 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.385    -1.803    u_cpu/mem_stage/cpu_clk
    SLICE_X71Y127        FDRE                                         r  u_cpu/mem_stage/writereg_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDRE (Prop_fdre_C_Q)         0.379    -1.424 r  u_cpu/mem_stage/writereg_next_reg[2]/Q
                         net (fo=6, routed)           0.811    -0.613    u_cpu/exe_stage/writereg_next_reg[4]_0[2]
    SLICE_X71Y126        LUT6 (Prop_lut6_I4_O)        0.105    -0.508 r  u_cpu/exe_stage/mem_write_dataM[31]_i_6/O
                         net (fo=1, routed)           0.334    -0.174    u_cpu/exe_stage/mem_write_dataM[31]_i_6_n_5
    SLICE_X72Y126        LUT6 (Prop_lut6_I2_O)        0.105    -0.069 r  u_cpu/exe_stage/mem_write_dataM[31]_i_3/O
                         net (fo=4, routed)           0.561     0.492    u_cpu/exe_stage/mem_write_dataM[31]_i_3_n_5
    SLICE_X73Y125        LUT2 (Prop_lut2_I1_O)        0.123     0.615 f  u_cpu/exe_stage/mem_write_dataM[30]_i_2/O
                         net (fo=31, routed)          0.982     1.597    u_cpu/exe_stage/mem_write_dataM[30]_i_2_n_5
    SLICE_X73Y118        LUT6 (Prop_lut6_I0_O)        0.274     1.871 f  u_cpu/exe_stage/mem_write_dataM[1]_i_1/O
                         net (fo=2, routed)           1.186     3.057    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[1]
    SLICE_X90Y115        LUT3 (Prop_lut3_I2_O)        0.105     3.162 r  u_cpu/exe_stage/hilo_temp2_i_58/O
                         net (fo=29, routed)          0.496     3.658    u_cpu/exe_stage/p_0_in[1]
    SLICE_X90Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.687     4.345 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.000     4.345    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X90Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     4.607 r  u_cpu/exe_stage/hilo_temp2_i_49/O[3]
                         net (fo=2, routed)           0.559     5.167    u_cpu/exe_stage/bout0[8]
    SLICE_X91Y115        LUT4 (Prop_lut4_I3_O)        0.250     5.417 r  u_cpu/exe_stage/aluout_reg[8]_i_10/O
                         net (fo=1, routed)           0.000     5.417    u_cpu/exe_stage/aluout_reg[8]_i_10_n_5
    SLICE_X91Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.857 r  u_cpu/exe_stage/aluout_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.857    u_cpu/exe_stage/aluout_reg[8]_i_3_n_5
    SLICE_X91Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.955 r  u_cpu/exe_stage/aluout_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.955    u_cpu/exe_stage/aluout_reg[19]_i_7_n_5
    SLICE_X91Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.053 r  u_cpu/exe_stage/aluout_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.053    u_cpu/exe_stage/aluout_reg[19]_i_3_n_5
    SLICE_X91Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.151 r  u_cpu/exe_stage/aluout_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.151    u_cpu/exe_stage/aluout_reg[23]_i_3_n_5
    SLICE_X91Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.249 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.249    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X91Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.509 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.401     6.910    u_cpu/exe_stage/p_2_in
    SLICE_X89Y122        LUT5 (Prop_lut5_I1_O)        0.257     7.167 f  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.993     8.159    u_cpu/decode_stage/controlsE[0]
    SLICE_X71Y126        LUT6 (Prop_lut6_I4_O)        0.105     8.264 r  u_cpu/decode_stage/srcbE[31]_i_3/O
                         net (fo=35, routed)          0.744     9.009    u_cpu/decode_stage/forwardbD[0]
    SLICE_X76Y128        LUT2 (Prop_lut2_I1_O)        0.105     9.114 f  u_cpu/decode_stage/inst_sram_addr[31]_i_50/O
                         net (fo=33, routed)          1.270    10.384    u_cpu/decode_stage/inst_sram_addr[31]_i_50_n_5
    SLICE_X78Y118        LUT6 (Prop_lut6_I5_O)        0.105    10.489 r  u_cpu/decode_stage/inst_sram_addr[31]_i_125/O
                         net (fo=2, routed)           0.875    11.363    u_cpu/decode_stage/inst_sram_addr[31]_i_125_n_5
    SLICE_X76Y120        LUT6 (Prop_lut6_I5_O)        0.105    11.468 r  u_cpu/decode_stage/inst_sram_addr[31]_i_111/O
                         net (fo=1, routed)           0.000    11.468    u_cpu/decode_stage/inst_sram_addr[31]_i_111_n_5
    SLICE_X76Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    11.891 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.891    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59_n_5
    SLICE_X76Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.991 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.991    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33_n_5
    SLICE_X76Y122        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    12.182 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20/CO[2]
                         net (fo=1, routed)           0.757    12.940    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20_n_6
    SLICE_X77Y114        LUT5 (Prop_lut5_I2_O)        0.252    13.192 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.240    13.432    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X75Y114        LUT6 (Prop_lut6_I2_O)        0.105    13.537 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.752    14.289    u_cpu/decode_stage/branchD
    SLICE_X70Y123        LUT5 (Prop_lut5_I2_O)        0.105    14.394 r  u_cpu/decode_stage/inst_sram_addr[30]_i_1/O
                         net (fo=1, routed)           0.000    14.394    u_cpu/fetch_stage/D[30]
    SLICE_X70Y123        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.276    18.609    u_cpu/fetch_stage/cpu_clk
    SLICE_X70Y123        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[30]/C
                         clock pessimism             -0.455    18.154    
                         clock uncertainty           -0.087    18.067    
    SLICE_X70Y123        FDRE (Setup_fdre_C_D)        0.076    18.143    u_cpu/fetch_stage/inst_sram_addr_reg[30]
  -------------------------------------------------------------------
                         required time                         18.143    
                         arrival time                         -14.394    
  -------------------------------------------------------------------
                         slack                                  3.749    

Slack (MET) :             3.751ns  (required time - arrival time)
  Source:                 u_cpu/mem_stage/writereg_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        16.081ns  (logic 5.235ns (32.555%)  route 10.846ns (67.445%))
  Logic Levels:           25  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.382ns = ( 18.618 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.385    -1.803    u_cpu/mem_stage/cpu_clk
    SLICE_X71Y127        FDRE                                         r  u_cpu/mem_stage/writereg_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDRE (Prop_fdre_C_Q)         0.379    -1.424 r  u_cpu/mem_stage/writereg_next_reg[2]/Q
                         net (fo=6, routed)           0.811    -0.613    u_cpu/exe_stage/writereg_next_reg[4]_0[2]
    SLICE_X71Y126        LUT6 (Prop_lut6_I4_O)        0.105    -0.508 r  u_cpu/exe_stage/mem_write_dataM[31]_i_6/O
                         net (fo=1, routed)           0.334    -0.174    u_cpu/exe_stage/mem_write_dataM[31]_i_6_n_5
    SLICE_X72Y126        LUT6 (Prop_lut6_I2_O)        0.105    -0.069 r  u_cpu/exe_stage/mem_write_dataM[31]_i_3/O
                         net (fo=4, routed)           0.561     0.492    u_cpu/exe_stage/mem_write_dataM[31]_i_3_n_5
    SLICE_X73Y125        LUT2 (Prop_lut2_I1_O)        0.123     0.615 f  u_cpu/exe_stage/mem_write_dataM[30]_i_2/O
                         net (fo=31, routed)          0.982     1.597    u_cpu/exe_stage/mem_write_dataM[30]_i_2_n_5
    SLICE_X73Y118        LUT6 (Prop_lut6_I0_O)        0.274     1.871 f  u_cpu/exe_stage/mem_write_dataM[1]_i_1/O
                         net (fo=2, routed)           1.186     3.057    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[1]
    SLICE_X90Y115        LUT3 (Prop_lut3_I2_O)        0.105     3.162 r  u_cpu/exe_stage/hilo_temp2_i_58/O
                         net (fo=29, routed)          0.496     3.658    u_cpu/exe_stage/p_0_in[1]
    SLICE_X90Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.687     4.345 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.000     4.345    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X90Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     4.607 r  u_cpu/exe_stage/hilo_temp2_i_49/O[3]
                         net (fo=2, routed)           0.559     5.167    u_cpu/exe_stage/bout0[8]
    SLICE_X91Y115        LUT4 (Prop_lut4_I3_O)        0.250     5.417 r  u_cpu/exe_stage/aluout_reg[8]_i_10/O
                         net (fo=1, routed)           0.000     5.417    u_cpu/exe_stage/aluout_reg[8]_i_10_n_5
    SLICE_X91Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.857 r  u_cpu/exe_stage/aluout_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.857    u_cpu/exe_stage/aluout_reg[8]_i_3_n_5
    SLICE_X91Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.955 r  u_cpu/exe_stage/aluout_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.955    u_cpu/exe_stage/aluout_reg[19]_i_7_n_5
    SLICE_X91Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.053 r  u_cpu/exe_stage/aluout_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.053    u_cpu/exe_stage/aluout_reg[19]_i_3_n_5
    SLICE_X91Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.151 r  u_cpu/exe_stage/aluout_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.151    u_cpu/exe_stage/aluout_reg[23]_i_3_n_5
    SLICE_X91Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.249 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.249    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X91Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.509 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.401     6.910    u_cpu/exe_stage/p_2_in
    SLICE_X89Y122        LUT5 (Prop_lut5_I1_O)        0.257     7.167 f  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.993     8.159    u_cpu/decode_stage/controlsE[0]
    SLICE_X71Y126        LUT6 (Prop_lut6_I4_O)        0.105     8.264 r  u_cpu/decode_stage/srcbE[31]_i_3/O
                         net (fo=35, routed)          0.744     9.009    u_cpu/decode_stage/forwardbD[0]
    SLICE_X76Y128        LUT2 (Prop_lut2_I1_O)        0.105     9.114 f  u_cpu/decode_stage/inst_sram_addr[31]_i_50/O
                         net (fo=33, routed)          1.270    10.384    u_cpu/decode_stage/inst_sram_addr[31]_i_50_n_5
    SLICE_X78Y118        LUT6 (Prop_lut6_I5_O)        0.105    10.489 r  u_cpu/decode_stage/inst_sram_addr[31]_i_125/O
                         net (fo=2, routed)           0.875    11.363    u_cpu/decode_stage/inst_sram_addr[31]_i_125_n_5
    SLICE_X76Y120        LUT6 (Prop_lut6_I5_O)        0.105    11.468 r  u_cpu/decode_stage/inst_sram_addr[31]_i_111/O
                         net (fo=1, routed)           0.000    11.468    u_cpu/decode_stage/inst_sram_addr[31]_i_111_n_5
    SLICE_X76Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    11.891 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.891    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59_n_5
    SLICE_X76Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.991 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.991    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33_n_5
    SLICE_X76Y122        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    12.182 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20/CO[2]
                         net (fo=1, routed)           0.757    12.940    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20_n_6
    SLICE_X77Y114        LUT5 (Prop_lut5_I2_O)        0.252    13.192 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.240    13.432    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X75Y114        LUT6 (Prop_lut6_I2_O)        0.105    13.537 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.350    13.887    u_cpu/decode_stage/branchD
    SLICE_X73Y114        LUT5 (Prop_lut5_I2_O)        0.105    13.992 r  u_cpu/decode_stage/inst_sram_addr[2]_i_1/O
                         net (fo=1, routed)           0.286    14.278    u_cpu/fetch_stage/D[2]
    SLICE_X73Y114        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.285    18.618    u_cpu/fetch_stage/cpu_clk
    SLICE_X73Y114        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[2]/C
                         clock pessimism             -0.455    18.163    
                         clock uncertainty           -0.087    18.076    
    SLICE_X73Y114        FDRE (Setup_fdre_C_D)       -0.047    18.029    u_cpu/fetch_stage/inst_sram_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         18.029    
                         arrival time                         -14.278    
  -------------------------------------------------------------------
                         slack                                  3.751    

Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 u_cpu/mem_stage/writereg_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/fetch_stage/inst_sram_addr_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        16.146ns  (logic 5.235ns (32.423%)  route 10.911ns (67.577%))
  Logic Levels:           25  (CARRY4=11 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 18.613 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.803ns
    Clock Pessimism Removal (CPR):    -0.455ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.385    -1.803    u_cpu/mem_stage/cpu_clk
    SLICE_X71Y127        FDRE                                         r  u_cpu/mem_stage/writereg_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDRE (Prop_fdre_C_Q)         0.379    -1.424 r  u_cpu/mem_stage/writereg_next_reg[2]/Q
                         net (fo=6, routed)           0.811    -0.613    u_cpu/exe_stage/writereg_next_reg[4]_0[2]
    SLICE_X71Y126        LUT6 (Prop_lut6_I4_O)        0.105    -0.508 r  u_cpu/exe_stage/mem_write_dataM[31]_i_6/O
                         net (fo=1, routed)           0.334    -0.174    u_cpu/exe_stage/mem_write_dataM[31]_i_6_n_5
    SLICE_X72Y126        LUT6 (Prop_lut6_I2_O)        0.105    -0.069 r  u_cpu/exe_stage/mem_write_dataM[31]_i_3/O
                         net (fo=4, routed)           0.561     0.492    u_cpu/exe_stage/mem_write_dataM[31]_i_3_n_5
    SLICE_X73Y125        LUT2 (Prop_lut2_I1_O)        0.123     0.615 f  u_cpu/exe_stage/mem_write_dataM[30]_i_2/O
                         net (fo=31, routed)          0.982     1.597    u_cpu/exe_stage/mem_write_dataM[30]_i_2_n_5
    SLICE_X73Y118        LUT6 (Prop_lut6_I0_O)        0.274     1.871 f  u_cpu/exe_stage/mem_write_dataM[1]_i_1/O
                         net (fo=2, routed)           1.186     3.057    u_cpu/exe_stage/mem_write_dataM_reg[31]_0[1]
    SLICE_X90Y115        LUT3 (Prop_lut3_I2_O)        0.105     3.162 r  u_cpu/exe_stage/hilo_temp2_i_58/O
                         net (fo=29, routed)          0.496     3.658    u_cpu/exe_stage/p_0_in[1]
    SLICE_X90Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.687     4.345 r  u_cpu/exe_stage/hilo_temp2_i_54/CO[3]
                         net (fo=1, routed)           0.000     4.345    u_cpu/exe_stage/hilo_temp2_i_54_n_5
    SLICE_X90Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     4.607 r  u_cpu/exe_stage/hilo_temp2_i_49/O[3]
                         net (fo=2, routed)           0.559     5.167    u_cpu/exe_stage/bout0[8]
    SLICE_X91Y115        LUT4 (Prop_lut4_I3_O)        0.250     5.417 r  u_cpu/exe_stage/aluout_reg[8]_i_10/O
                         net (fo=1, routed)           0.000     5.417    u_cpu/exe_stage/aluout_reg[8]_i_10_n_5
    SLICE_X91Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.857 r  u_cpu/exe_stage/aluout_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.857    u_cpu/exe_stage/aluout_reg[8]_i_3_n_5
    SLICE_X91Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.955 r  u_cpu/exe_stage/aluout_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.955    u_cpu/exe_stage/aluout_reg[19]_i_7_n_5
    SLICE_X91Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.053 r  u_cpu/exe_stage/aluout_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.053    u_cpu/exe_stage/aluout_reg[19]_i_3_n_5
    SLICE_X91Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.151 r  u_cpu/exe_stage/aluout_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.151    u_cpu/exe_stage/aluout_reg[23]_i_3_n_5
    SLICE_X91Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.249 r  u_cpu/exe_stage/aluout_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.249    u_cpu/exe_stage/aluout_reg[27]_i_3_n_5
    SLICE_X91Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.509 r  u_cpu/exe_stage/aluout_reg[29]_i_3/O[3]
                         net (fo=5, routed)           0.401     6.910    u_cpu/exe_stage/p_2_in
    SLICE_X89Y122        LUT5 (Prop_lut5_I1_O)        0.257     7.167 f  u_cpu/exe_stage/controlsM[1]_i_1/O
                         net (fo=7, routed)           0.993     8.159    u_cpu/decode_stage/controlsE[0]
    SLICE_X71Y126        LUT6 (Prop_lut6_I4_O)        0.105     8.264 r  u_cpu/decode_stage/srcbE[31]_i_3/O
                         net (fo=35, routed)          0.744     9.009    u_cpu/decode_stage/forwardbD[0]
    SLICE_X76Y128        LUT2 (Prop_lut2_I1_O)        0.105     9.114 f  u_cpu/decode_stage/inst_sram_addr[31]_i_50/O
                         net (fo=33, routed)          1.270    10.384    u_cpu/decode_stage/inst_sram_addr[31]_i_50_n_5
    SLICE_X78Y118        LUT6 (Prop_lut6_I5_O)        0.105    10.489 r  u_cpu/decode_stage/inst_sram_addr[31]_i_125/O
                         net (fo=2, routed)           0.875    11.363    u_cpu/decode_stage/inst_sram_addr[31]_i_125_n_5
    SLICE_X76Y120        LUT6 (Prop_lut6_I5_O)        0.105    11.468 r  u_cpu/decode_stage/inst_sram_addr[31]_i_111/O
                         net (fo=1, routed)           0.000    11.468    u_cpu/decode_stage/inst_sram_addr[31]_i_111_n_5
    SLICE_X76Y120        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423    11.891 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.000    11.891    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_59_n_5
    SLICE_X76Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    11.991 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33/CO[3]
                         net (fo=1, routed)           0.000    11.991    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_33_n_5
    SLICE_X76Y122        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.191    12.182 r  u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20/CO[2]
                         net (fo=1, routed)           0.757    12.940    u_cpu/decode_stage/inst_sram_addr_reg[31]_i_20_n_6
    SLICE_X77Y114        LUT5 (Prop_lut5_I2_O)        0.252    13.192 r  u_cpu/decode_stage/inst_sram_addr[31]_i_14/O
                         net (fo=1, routed)           0.240    13.432    u_cpu/decode_stage/inst_sram_addr[31]_i_14_n_5
    SLICE_X75Y114        LUT6 (Prop_lut6_I2_O)        0.105    13.537 r  u_cpu/decode_stage/inst_sram_addr[31]_i_7/O
                         net (fo=32, routed)          0.701    14.238    u_cpu/decode_stage/branchD
    SLICE_X69Y121        LUT5 (Prop_lut5_I2_O)        0.105    14.343 r  u_cpu/decode_stage/inst_sram_addr[19]_i_1/O
                         net (fo=1, routed)           0.000    14.343    u_cpu/fetch_stage/D[19]
    SLICE_X69Y121        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.280    18.613    u_cpu/fetch_stage/cpu_clk
    SLICE_X69Y121        FDRE                                         r  u_cpu/fetch_stage/inst_sram_addr_reg[19]/C
                         clock pessimism             -0.455    18.158    
                         clock uncertainty           -0.087    18.071    
    SLICE_X69Y121        FDRE (Setup_fdre_C_D)        0.030    18.101    u_cpu/fetch_stage/inst_sram_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         18.101    
                         arrival time                         -14.343    
  -------------------------------------------------------------------
                         slack                                  3.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_cpu/wb_stage/resultW_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/regfile/rf_reg_r2_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.312%)  route 0.089ns (38.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.563    -0.557    u_cpu/wb_stage/cpu_clk
    SLICE_X75Y123        FDRE                                         r  u_cpu/wb_stage/resultW_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  u_cpu/wb_stage/resultW_reg[12]/Q
                         net (fo=13, routed)          0.089    -0.327    u_cpu/regfile/rf_reg_r2_0_31_12_17/DIA0
    SLICE_X74Y123        RAMD32                                       r  u_cpu/regfile/rf_reg_r2_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.830    -0.321    u_cpu/regfile/rf_reg_r2_0_31_12_17/WCLK
    SLICE_X74Y123        RAMD32                                       r  u_cpu/regfile/rf_reg_r2_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.223    -0.544    
    SLICE_X74Y123        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.397    u_cpu/regfile/rf_reg_r2_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.776%)  route 0.264ns (65.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.637    -0.482    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X77Y89         FDRE                                         r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.264    -0.077    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/ADDRD0
    SLICE_X76Y91         RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.913    -0.238    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/WCLK
    SLICE_X76Y91         RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA/CLK
                         clock pessimism             -0.227    -0.465    
    SLICE_X76Y91         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.155    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.776%)  route 0.264ns (65.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.637    -0.482    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X77Y89         FDRE                                         r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.264    -0.077    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/ADDRD0
    SLICE_X76Y91         RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.913    -0.238    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/WCLK
    SLICE_X76Y91         RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1/CLK
                         clock pessimism             -0.227    -0.465    
    SLICE_X76Y91         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.155    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.776%)  route 0.264ns (65.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.637    -0.482    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X77Y89         FDRE                                         r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.264    -0.077    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/ADDRD0
    SLICE_X76Y91         RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.913    -0.238    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/WCLK
    SLICE_X76Y91         RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB/CLK
                         clock pessimism             -0.227    -0.465    
    SLICE_X76Y91         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.155    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.776%)  route 0.264ns (65.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.637    -0.482    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X77Y89         FDRE                                         r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.264    -0.077    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/ADDRD0
    SLICE_X76Y91         RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.913    -0.238    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/WCLK
    SLICE_X76Y91         RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB_D1/CLK
                         clock pessimism             -0.227    -0.465    
    SLICE_X76Y91         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.155    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.776%)  route 0.264ns (65.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.637    -0.482    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X77Y89         FDRE                                         r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.264    -0.077    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/ADDRD0
    SLICE_X76Y91         RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.913    -0.238    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/WCLK
    SLICE_X76Y91         RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC/CLK
                         clock pessimism             -0.227    -0.465    
    SLICE_X76Y91         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.155    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.776%)  route 0.264ns (65.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.637    -0.482    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X77Y89         FDRE                                         r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.264    -0.077    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/ADDRD0
    SLICE_X76Y91         RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.913    -0.238    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/WCLK
    SLICE_X76Y91         RAMD32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC_D1/CLK
                         clock pessimism             -0.227    -0.465    
    SLICE_X76Y91         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.155    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.776%)  route 0.264ns (65.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.637    -0.482    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X77Y89         FDRE                                         r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.264    -0.077    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/ADDRD0
    SLICE_X76Y91         RAMS32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.913    -0.238    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/WCLK
    SLICE_X76Y91         RAMS32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMD/CLK
                         clock pessimism             -0.227    -0.465    
    SLICE_X76Y91         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.155    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMD
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.776%)  route 0.264ns (65.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.238ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.637    -0.482    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X77Y89         FDRE                                         r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.bvalid_wr_cnt_r_reg[0]/Q
                         net (fo=10, routed)          0.264    -0.077    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/ADDRD0
    SLICE_X76Y91         RAMS32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.913    -0.238    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/WCLK
    SLICE_X76Y91         RAMS32                                       r  u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMD_D1/CLK
                         clock pessimism             -0.227    -0.465    
    SLICE_X76Y91         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.155    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/gaxi_bid_gen.axi_bid_array_reg_0_3_0_3/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 u_cpu/mem_stage/aluoutM_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_tags_reg_0_63_3_3/SP/I
                            (rising edge-triggered cell RAMS64E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.748%)  route 0.137ns (49.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.319ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.562    -0.558    u_cpu/mem_stage/cpu_clk
    SLICE_X79Y114        FDRE                                         r  u_cpu/mem_stage/aluoutM_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  u_cpu/mem_stage/aluoutM_reg[11]/Q
                         net (fo=5, routed)           0.137    -0.280    u_cpu/d_cache/d_tags_reg_0_63_3_3/D
    SLICE_X80Y113        RAMS64E                                      r  u_cpu/d_cache/d_tags_reg_0_63_3_3/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.832    -0.319    u_cpu/d_cache/d_tags_reg_0_63_3_3/WCLK
    SLICE_X80Y113        RAMS64E                                      r  u_cpu/d_cache/d_tags_reg_0_63_3_3/SP/CLK
                         clock pessimism             -0.224    -0.543    
    SLICE_X80Y113        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147    -0.396    u_cpu/d_cache/d_tags_reg_0_63_3_3/SP
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X4Y25    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X4Y25    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X5Y19    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X5Y19    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[144].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X8Y27    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X8Y27    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[168].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X3Y27    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[191].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X3Y27    u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[191].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X7Y9     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[214].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.000      17.528     RAMB36_X7Y9     u_axi_ram/ram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[214].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X76Y111   u_cpu/i_cache/d_data1_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X76Y111   u_cpu/i_cache/d_data1_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X76Y111   u_cpu/i_cache/d_data1_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X76Y111   u_cpu/i_cache/d_data1_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X76Y112   u_cpu/i_cache/d_data4_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X76Y112   u_cpu/i_cache/d_data4_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X76Y112   u_cpu/i_cache/d_data4_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X76Y112   u_cpu/i_cache/d_data4_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X76Y113   u_cpu/i_cache/d_data4_reg_0_63_4_4/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X76Y113   u_cpu/i_cache/d_data4_reg_0_63_5_5/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X76Y111   u_cpu/i_cache/d_data1_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X76Y111   u_cpu/i_cache/d_data1_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X76Y111   u_cpu/i_cache/d_data1_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X76Y111   u_cpu/i_cache/d_data1_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X74Y112   u_cpu/i_cache/d_data1_reg_0_63_4_4/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X74Y112   u_cpu/i_cache/d_data1_reg_0_63_5_5/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X74Y112   u_cpu/i_cache/d_data1_reg_0_63_6_6/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X74Y112   u_cpu/i_cache/d_data1_reg_0_63_7_7/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X70Y113   u_cpu/i_cache/d_data2_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         10.000      8.870      SLICE_X70Y113   u_cpu/i_cache/d_data2_reg_0_63_1_1/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.679ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 1.897ns (57.926%)  route 1.378ns (42.074%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 8.634 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.411    -1.777    u_confreg/timer_clk
    SLICE_X57Y104        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.348    -1.429 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.377    -0.052    u_confreg/write_timer_begin_r2
    SLICE_X55Y98         LUT4 (Prop_lut4_I1_O)        0.239     0.187 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.187    u_confreg/timer[0]_i_5_n_5
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.644 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.644    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.742 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.743    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.841 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.841    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.939 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.939    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.037 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.037    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.135 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.233 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.233    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.498 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.498    u_confreg/timer_reg[28]_i_1_n_11
    SLICE_X55Y105        FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.301     8.634    u_confreg/timer_clk
    SLICE_X55Y105        FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.439     8.195    
                         clock uncertainty           -0.077     8.118    
    SLICE_X55Y105        FDRE (Setup_fdre_C_D)        0.059     8.177    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -1.498    
  -------------------------------------------------------------------
                         slack                                  6.679    

Slack (MET) :             6.684ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 1.892ns (57.862%)  route 1.378ns (42.138%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 8.634 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.411    -1.777    u_confreg/timer_clk
    SLICE_X57Y104        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.348    -1.429 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.377    -0.052    u_confreg/write_timer_begin_r2
    SLICE_X55Y98         LUT4 (Prop_lut4_I1_O)        0.239     0.187 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.187    u_confreg/timer[0]_i_5_n_5
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.644 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.644    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.742 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.743    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.841 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.841    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.939 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.939    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.037 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.037    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.135 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.233 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.233    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.493 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.493    u_confreg/timer_reg[28]_i_1_n_9
    SLICE_X55Y105        FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.301     8.634    u_confreg/timer_clk
    SLICE_X55Y105        FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.439     8.195    
                         clock uncertainty           -0.077     8.118    
    SLICE_X55Y105        FDRE (Setup_fdre_C_D)        0.059     8.177    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -1.493    
  -------------------------------------------------------------------
                         slack                                  6.684    

Slack (MET) :             6.744ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 1.832ns (57.074%)  route 1.378ns (42.926%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 8.634 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.411    -1.777    u_confreg/timer_clk
    SLICE_X57Y104        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.348    -1.429 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.377    -0.052    u_confreg/write_timer_begin_r2
    SLICE_X55Y98         LUT4 (Prop_lut4_I1_O)        0.239     0.187 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.187    u_confreg/timer[0]_i_5_n_5
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.644 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.644    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.742 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.743    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.841 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.841    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.939 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.939    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.037 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.037    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.135 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.233 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.233    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.433 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.433    u_confreg/timer_reg[28]_i_1_n_10
    SLICE_X55Y105        FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.301     8.634    u_confreg/timer_clk
    SLICE_X55Y105        FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.439     8.195    
                         clock uncertainty           -0.077     8.118    
    SLICE_X55Y105        FDRE (Setup_fdre_C_D)        0.059     8.177    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -1.433    
  -------------------------------------------------------------------
                         slack                                  6.744    

Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 1.813ns (56.818%)  route 1.378ns (43.182%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 8.634 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.411    -1.777    u_confreg/timer_clk
    SLICE_X57Y104        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.348    -1.429 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.377    -0.052    u_confreg/write_timer_begin_r2
    SLICE_X55Y98         LUT4 (Prop_lut4_I1_O)        0.239     0.187 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.187    u_confreg/timer[0]_i_5_n_5
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.644 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.644    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.742 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.743    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.841 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.841    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.939 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.939    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.037 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.037    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.135 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.233 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.233    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X55Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.414 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.414    u_confreg/timer_reg[28]_i_1_n_12
    SLICE_X55Y105        FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.301     8.634    u_confreg/timer_clk
    SLICE_X55Y105        FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.439     8.195    
                         clock uncertainty           -0.077     8.118    
    SLICE_X55Y105        FDRE (Setup_fdre_C_D)        0.059     8.177    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 1.799ns (56.628%)  route 1.378ns (43.372%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 8.634 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.411    -1.777    u_confreg/timer_clk
    SLICE_X57Y104        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.348    -1.429 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.377    -0.052    u_confreg/write_timer_begin_r2
    SLICE_X55Y98         LUT4 (Prop_lut4_I1_O)        0.239     0.187 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.187    u_confreg/timer[0]_i_5_n_5
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.644 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.644    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.742 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.743    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.841 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.841    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.939 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.939    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.037 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.037    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.135 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.400 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.400    u_confreg/timer_reg[24]_i_1_n_11
    SLICE_X55Y104        FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.301     8.634    u_confreg/timer_clk
    SLICE_X55Y104        FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.439     8.195    
                         clock uncertainty           -0.077     8.118    
    SLICE_X55Y104        FDRE (Setup_fdre_C_D)        0.059     8.177    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -1.400    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.782ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 1.794ns (56.560%)  route 1.378ns (43.440%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 8.634 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.411    -1.777    u_confreg/timer_clk
    SLICE_X57Y104        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.348    -1.429 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.377    -0.052    u_confreg/write_timer_begin_r2
    SLICE_X55Y98         LUT4 (Prop_lut4_I1_O)        0.239     0.187 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.187    u_confreg/timer[0]_i_5_n_5
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.644 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.644    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.742 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.743    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.841 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.841    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.939 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.939    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.037 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.037    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.135 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.395 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.395    u_confreg/timer_reg[24]_i_1_n_9
    SLICE_X55Y104        FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.301     8.634    u_confreg/timer_clk
    SLICE_X55Y104        FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.439     8.195    
                         clock uncertainty           -0.077     8.118    
    SLICE_X55Y104        FDRE (Setup_fdre_C_D)        0.059     8.177    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                  6.782    

Slack (MET) :             6.842ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 1.734ns (55.722%)  route 1.378ns (44.278%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 8.634 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.411    -1.777    u_confreg/timer_clk
    SLICE_X57Y104        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.348    -1.429 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.377    -0.052    u_confreg/write_timer_begin_r2
    SLICE_X55Y98         LUT4 (Prop_lut4_I1_O)        0.239     0.187 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.187    u_confreg/timer[0]_i_5_n_5
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.644 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.644    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.742 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.743    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.841 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.841    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.939 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.939    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.037 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.037    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.135 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.335 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.335    u_confreg/timer_reg[24]_i_1_n_10
    SLICE_X55Y104        FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.301     8.634    u_confreg/timer_clk
    SLICE_X55Y104        FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.439     8.195    
                         clock uncertainty           -0.077     8.118    
    SLICE_X55Y104        FDRE (Setup_fdre_C_D)        0.059     8.177    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -1.335    
  -------------------------------------------------------------------
                         slack                                  6.842    

Slack (MET) :             6.861ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.093ns  (logic 1.715ns (55.450%)  route 1.378ns (44.550%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 8.634 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.411    -1.777    u_confreg/timer_clk
    SLICE_X57Y104        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.348    -1.429 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.377    -0.052    u_confreg/write_timer_begin_r2
    SLICE_X55Y98         LUT4 (Prop_lut4_I1_O)        0.239     0.187 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.187    u_confreg/timer[0]_i_5_n_5
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.644 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.644    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.742 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.743    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.841 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.841    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.939 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.939    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.037 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.037    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.135 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.135    u_confreg/timer_reg[20]_i_1_n_5
    SLICE_X55Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.316 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.316    u_confreg/timer_reg[24]_i_1_n_12
    SLICE_X55Y104        FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.301     8.634    u_confreg/timer_clk
    SLICE_X55Y104        FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.439     8.195    
                         clock uncertainty           -0.077     8.118    
    SLICE_X55Y104        FDRE (Setup_fdre_C_D)        0.059     8.177    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                  6.861    

Slack (MET) :             6.875ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.079ns  (logic 1.701ns (55.248%)  route 1.378ns (44.752%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 8.634 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.411    -1.777    u_confreg/timer_clk
    SLICE_X57Y104        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.348    -1.429 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.377    -0.052    u_confreg/write_timer_begin_r2
    SLICE_X55Y98         LUT4 (Prop_lut4_I1_O)        0.239     0.187 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.187    u_confreg/timer[0]_i_5_n_5
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.644 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.644    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.742 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.743    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.841 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.841    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.939 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.939    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.037 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.037    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.302 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.302    u_confreg/timer_reg[20]_i_1_n_11
    SLICE_X55Y103        FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.301     8.634    u_confreg/timer_clk
    SLICE_X55Y103        FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.439     8.195    
                         clock uncertainty           -0.077     8.118    
    SLICE_X55Y103        FDRE (Setup_fdre_C_D)        0.059     8.177    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -1.302    
  -------------------------------------------------------------------
                         slack                                  6.875    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 1.696ns (55.175%)  route 1.378ns (44.825%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns = ( 8.634 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.777ns
    Clock Pessimism Removal (CPR):    -0.439ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.411    -1.777    u_confreg/timer_clk
    SLICE_X57Y104        FDRE                                         r  u_confreg/write_timer_begin_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.348    -1.429 r  u_confreg/write_timer_begin_r2_reg/Q
                         net (fo=35, routed)          1.377    -0.052    u_confreg/write_timer_begin_r2
    SLICE_X55Y98         LUT4 (Prop_lut4_I1_O)        0.239     0.187 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000     0.187    u_confreg/timer[0]_i_5_n_5
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.644 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.644    u_confreg/timer_reg[0]_i_1_n_5
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.742 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.743    u_confreg/timer_reg[4]_i_1_n_5
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.841 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.841    u_confreg/timer_reg[8]_i_1_n_5
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.939 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.939    u_confreg/timer_reg[12]_i_1_n_5
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.037 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.037    u_confreg/timer_reg[16]_i_1_n_5
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.297 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.297    u_confreg/timer_reg[20]_i_1_n_9
    SLICE_X55Y103        FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.301     8.634    u_confreg/timer_clk
    SLICE_X55Y103        FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.439     8.195    
                         clock uncertainty           -0.077     8.118    
    SLICE_X55Y103        FDRE (Setup_fdre_C_D)        0.059     8.177    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -1.297    
  -------------------------------------------------------------------
                         slack                                  6.880    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.251ns (43.329%)  route 0.328ns (56.671%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.586    -0.534    u_confreg/timer_clk
    SLICE_X57Y102        FDRE                                         r  u_confreg/conf_wdata_r2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  u_confreg/conf_wdata_r2_reg[1]/Q
                         net (fo=1, routed)           0.328    -0.065    u_confreg/data[1]
    SLICE_X55Y98         LUT4 (Prop_lut4_I0_O)        0.045    -0.020 r  u_confreg/timer[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.020    u_confreg/timer[0]_i_5_n_5
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.045 r  u_confreg/timer_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.045    u_confreg/timer_reg[0]_i_1_n_11
    SLICE_X55Y98         FDRE                                         r  u_confreg/timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.927    -0.224    u_confreg/timer_clk
    SLICE_X55Y98         FDRE                                         r  u_confreg/timer_reg[1]/C
                         clock pessimism              0.026    -0.198    
    SLICE_X55Y98         FDRE (Hold_fdre_C_D)         0.105    -0.093    u_confreg/timer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.252ns (42.389%)  route 0.342ns (57.611%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.585    -0.535    u_confreg/timer_clk
    SLICE_X57Y104        FDRE                                         r  u_confreg/conf_wdata_r2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  u_confreg/conf_wdata_r2_reg[6]/Q
                         net (fo=1, routed)           0.342    -0.051    u_confreg/data[6]
    SLICE_X55Y99         LUT4 (Prop_lut4_I0_O)        0.045    -0.006 r  u_confreg/timer[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.006    u_confreg/timer[4]_i_3_n_5
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.060 r  u_confreg/timer_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.060    u_confreg/timer_reg[4]_i_1_n_10
    SLICE_X55Y99         FDRE                                         r  u_confreg/timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.927    -0.224    u_confreg/timer_clk
    SLICE_X55Y99         FDRE                                         r  u_confreg/timer_reg[6]/C
                         clock pessimism              0.026    -0.198    
    SLICE_X55Y99         FDRE (Hold_fdre_C_D)         0.105    -0.093    u_confreg/timer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.508%)  route 0.412ns (74.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.586    -0.534    u_confreg/timer_clk
    SLICE_X57Y102        FDRE                                         r  u_confreg/conf_wdata_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  u_confreg/conf_wdata_r1_reg[0]/Q
                         net (fo=1, routed)           0.412     0.019    u_confreg/conf_wdata_r1[0]
    SLICE_X56Y98         FDRE                                         r  u_confreg/conf_wdata_r2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.927    -0.224    u_confreg/timer_clk
    SLICE_X56Y98         FDRE                                         r  u_confreg/conf_wdata_r2_reg[0]/C
                         clock pessimism              0.026    -0.198    
    SLICE_X56Y98         FDRE (Hold_fdre_C_D)         0.059    -0.139    u_confreg/conf_wdata_r2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.019    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.295ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.584    -0.536    u_confreg/timer_clk
    SLICE_X57Y107        FDRE                                         r  u_confreg/conf_wdata_r1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  u_confreg/conf_wdata_r1_reg[15]/Q
                         net (fo=1, routed)           0.111    -0.283    u_confreg/conf_wdata_r1[15]
    SLICE_X56Y106        FDRE                                         r  u_confreg/conf_wdata_r2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.856    -0.295    u_confreg/timer_clk
    SLICE_X56Y106        FDRE                                         r  u_confreg/conf_wdata_r2_reg[15]/C
                         clock pessimism             -0.224    -0.519    
    SLICE_X56Y106        FDRE (Hold_fdre_C_D)         0.063    -0.456    u_confreg/conf_wdata_r2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.954%)  route 0.107ns (43.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.583    -0.537    u_confreg/timer_clk
    SLICE_X57Y110        FDRE                                         r  u_confreg/conf_wdata_r1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u_confreg/conf_wdata_r1_reg[20]/Q
                         net (fo=1, routed)           0.107    -0.289    u_confreg/conf_wdata_r1[20]
    SLICE_X57Y109        FDRE                                         r  u_confreg/conf_wdata_r2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.855    -0.296    u_confreg/timer_clk
    SLICE_X57Y109        FDRE                                         r  u_confreg/conf_wdata_r2_reg[20]/C
                         clock pessimism             -0.224    -0.520    
    SLICE_X57Y109        FDRE (Hold_fdre_C_D)         0.046    -0.474    u_confreg/conf_wdata_r2_reg[20]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.285ns (45.418%)  route 0.342ns (54.582%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.585    -0.535    u_confreg/timer_clk
    SLICE_X57Y104        FDRE                                         r  u_confreg/conf_wdata_r2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  u_confreg/conf_wdata_r2_reg[6]/Q
                         net (fo=1, routed)           0.342    -0.051    u_confreg/data[6]
    SLICE_X55Y99         LUT4 (Prop_lut4_I0_O)        0.045    -0.006 r  u_confreg/timer[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.006    u_confreg/timer[4]_i_3_n_5
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.093 r  u_confreg/timer_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.093    u_confreg/timer_reg[4]_i_1_n_9
    SLICE_X55Y99         FDRE                                         r  u_confreg/timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.927    -0.224    u_confreg/timer_clk
    SLICE_X55Y99         FDRE                                         r  u_confreg/timer_reg[7]/C
                         clock pessimism              0.026    -0.198    
    SLICE_X55Y99         FDRE (Hold_fdre_C_D)         0.105    -0.093    u_confreg/timer_reg[7]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.249ns (39.707%)  route 0.378ns (60.293%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.586    -0.534    u_confreg/timer_clk
    SLICE_X57Y102        FDRE                                         r  u_confreg/conf_wdata_r2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  u_confreg/conf_wdata_r2_reg[3]/Q
                         net (fo=1, routed)           0.378    -0.015    u_confreg/data[3]
    SLICE_X55Y98         LUT4 (Prop_lut4_I0_O)        0.045     0.030 r  u_confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     0.030    u_confreg/timer[0]_i_3_n_5
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.093 r  u_confreg/timer_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.093    u_confreg/timer_reg[0]_i_1_n_9
    SLICE_X55Y98         FDRE                                         r  u_confreg/timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.927    -0.224    u_confreg/timer_clk
    SLICE_X55Y98         FDRE                                         r  u_confreg/timer_reg[3]/C
                         clock pessimism              0.026    -0.198    
    SLICE_X55Y98         FDRE (Hold_fdre_C_D)         0.105    -0.093    u_confreg/timer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.093    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.274ns (43.220%)  route 0.360ns (56.780%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.585    -0.535    u_confreg/timer_clk
    SLICE_X56Y104        FDRE                                         r  u_confreg/conf_wdata_r2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y104        FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  u_confreg/conf_wdata_r2_reg[5]/Q
                         net (fo=1, routed)           0.360    -0.011    u_confreg/data[5]
    SLICE_X55Y99         LUT4 (Prop_lut4_I0_O)        0.045     0.034 r  u_confreg/timer[4]_i_4/O
                         net (fo=1, routed)           0.000     0.034    u_confreg/timer[4]_i_4_n_5
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.099 r  u_confreg/timer_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.099    u_confreg/timer_reg[4]_i_1_n_11
    SLICE_X55Y99         FDRE                                         r  u_confreg/timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.927    -0.224    u_confreg/timer_clk
    SLICE_X55Y99         FDRE                                         r  u_confreg/timer_reg[5]/C
                         clock pessimism              0.026    -0.198    
    SLICE_X55Y99         FDRE (Hold_fdre_C_D)         0.105    -0.093    u_confreg/timer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.093    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.790%)  route 0.174ns (55.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.580    -0.540    u_confreg/timer_clk
    SLICE_X59Y112        FDRE                                         r  u_confreg/conf_wdata_r1_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  u_confreg/conf_wdata_r1_reg[30]/Q
                         net (fo=1, routed)           0.174    -0.225    u_confreg/conf_wdata_r1[30]
    SLICE_X57Y109        FDRE                                         r  u_confreg/conf_wdata_r2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.855    -0.296    u_confreg/timer_clk
    SLICE_X57Y109        FDRE                                         r  u_confreg/conf_wdata_r2_reg[30]/C
                         clock pessimism             -0.203    -0.499    
    SLICE_X57Y109        FDRE (Hold_fdre_C_D)         0.072    -0.427    u_confreg/conf_wdata_r2_reg[30]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.377%)  route 0.157ns (52.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.583    -0.537    u_confreg/timer_clk
    SLICE_X57Y110        FDRE                                         r  u_confreg/conf_wdata_r1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  u_confreg/conf_wdata_r1_reg[22]/Q
                         net (fo=1, routed)           0.157    -0.239    u_confreg/conf_wdata_r1[22]
    SLICE_X54Y108        FDRE                                         r  u_confreg/conf_wdata_r2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.855    -0.296    u_confreg/timer_clk
    SLICE_X54Y108        FDRE                                         r  u_confreg/conf_wdata_r2_reg[22]/C
                         clock pessimism             -0.224    -0.520    
    SLICE_X54Y108        FDRE (Hold_fdre_C_D)         0.070    -0.450    u_confreg/conf_wdata_r2_reg[22]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1   clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X57Y102   u_confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X56Y107   u_confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X56Y107   u_confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X57Y110   u_confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X58Y111   u_confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X57Y107   u_confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X57Y107   u_confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X58Y108   u_confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y111   u_confreg/conf_wdata_r1_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y110   u_confreg/conf_wdata_r1_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y110   u_confreg/conf_wdata_r1_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y111   u_confreg/conf_wdata_r1_reg[24]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y110   u_confreg/conf_wdata_r1_reg[27]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y111   u_confreg/conf_wdata_r1_reg[31]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X57Y102   u_confreg/conf_wdata_r1_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X56Y107   u_confreg/conf_wdata_r1_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X56Y107   u_confreg/conf_wdata_r1_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X57Y110   u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X56Y107   u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X56Y107   u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X56Y107   u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X56Y107   u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X57Y110   u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X57Y107   u_confreg/conf_wdata_r1_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X57Y107   u_confreg/conf_wdata_r1_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X57Y107   u_confreg/conf_wdata_r1_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X57Y107   u_confreg/conf_wdata_r1_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X58Y108   u_confreg/conf_wdata_r1_reg[16]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack       12.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.983ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.206ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[32]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 0.484ns (6.933%)  route 6.497ns (93.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 18.624 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.756     1.640    u_confreg/cpu_resetn
    SLICE_X102Y95        LUT1 (Prop_lut1_I0_O)        0.105     1.745 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        3.741     5.485    u_cpu/d_cache/clear
    SLICE_X67Y109        FDCE                                         f  u_cpu/d_cache/d_valid_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.291    18.624    u_cpu/d_cache/cpu_clk
    SLICE_X67Y109        FDCE                                         r  u_cpu/d_cache/d_valid_reg[32]/C
                         clock pessimism             -0.515    18.109    
                         clock uncertainty           -0.087    18.022    
    SLICE_X67Y109        FDCE (Recov_fdce_C_CLR)     -0.331    17.691    u_cpu/d_cache/d_valid_reg[32]
  -------------------------------------------------------------------
                         required time                         17.691    
                         arrival time                          -5.485    
  -------------------------------------------------------------------
                         slack                                 12.206    

Slack (MET) :             12.206ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[35]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 0.484ns (6.933%)  route 6.497ns (93.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 18.624 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.756     1.640    u_confreg/cpu_resetn
    SLICE_X102Y95        LUT1 (Prop_lut1_I0_O)        0.105     1.745 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        3.741     5.485    u_cpu/d_cache/clear
    SLICE_X67Y109        FDCE                                         f  u_cpu/d_cache/d_valid_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.291    18.624    u_cpu/d_cache/cpu_clk
    SLICE_X67Y109        FDCE                                         r  u_cpu/d_cache/d_valid_reg[35]/C
                         clock pessimism             -0.515    18.109    
                         clock uncertainty           -0.087    18.022    
    SLICE_X67Y109        FDCE (Recov_fdce_C_CLR)     -0.331    17.691    u_cpu/d_cache/d_valid_reg[35]
  -------------------------------------------------------------------
                         required time                         17.691    
                         arrival time                          -5.485    
  -------------------------------------------------------------------
                         slack                                 12.206    

Slack (MET) :             12.279ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[18]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 0.484ns (6.933%)  route 6.497ns (93.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 18.624 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.756     1.640    u_confreg/cpu_resetn
    SLICE_X102Y95        LUT1 (Prop_lut1_I0_O)        0.105     1.745 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        3.741     5.485    u_cpu/d_cache/clear
    SLICE_X66Y109        FDCE                                         f  u_cpu/d_cache/d_valid_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.291    18.624    u_cpu/d_cache/cpu_clk
    SLICE_X66Y109        FDCE                                         r  u_cpu/d_cache/d_valid_reg[18]/C
                         clock pessimism             -0.515    18.109    
                         clock uncertainty           -0.087    18.022    
    SLICE_X66Y109        FDCE (Recov_fdce_C_CLR)     -0.258    17.764    u_cpu/d_cache/d_valid_reg[18]
  -------------------------------------------------------------------
                         required time                         17.764    
                         arrival time                          -5.485    
  -------------------------------------------------------------------
                         slack                                 12.279    

Slack (MET) :             12.279ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[34]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.981ns  (logic 0.484ns (6.933%)  route 6.497ns (93.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 18.624 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.756     1.640    u_confreg/cpu_resetn
    SLICE_X102Y95        LUT1 (Prop_lut1_I0_O)        0.105     1.745 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        3.741     5.485    u_cpu/d_cache/clear
    SLICE_X66Y109        FDCE                                         f  u_cpu/d_cache/d_valid_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.291    18.624    u_cpu/d_cache/cpu_clk
    SLICE_X66Y109        FDCE                                         r  u_cpu/d_cache/d_valid_reg[34]/C
                         clock pessimism             -0.515    18.109    
                         clock uncertainty           -0.087    18.022    
    SLICE_X66Y109        FDCE (Recov_fdce_C_CLR)     -0.258    17.764    u_cpu/d_cache/d_valid_reg[34]
  -------------------------------------------------------------------
                         required time                         17.764    
                         arrival time                          -5.485    
  -------------------------------------------------------------------
                         slack                                 12.279    

Slack (MET) :             12.289ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[25]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 0.484ns (6.947%)  route 6.483ns (93.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 18.621 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.756     1.640    u_confreg/cpu_resetn
    SLICE_X102Y95        LUT1 (Prop_lut1_I0_O)        0.105     1.745 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        3.727     5.471    u_cpu/d_cache/clear
    SLICE_X72Y110        FDCE                                         f  u_cpu/d_cache/d_valid_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.288    18.621    u_cpu/d_cache/cpu_clk
    SLICE_X72Y110        FDCE                                         r  u_cpu/d_cache/d_valid_reg[25]/C
                         clock pessimism             -0.515    18.106    
                         clock uncertainty           -0.087    18.019    
    SLICE_X72Y110        FDCE (Recov_fdce_C_CLR)     -0.258    17.761    u_cpu/d_cache/d_valid_reg[25]
  -------------------------------------------------------------------
                         required time                         17.761    
                         arrival time                          -5.471    
  -------------------------------------------------------------------
                         slack                                 12.289    

Slack (MET) :             12.319ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[12]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.868ns  (logic 0.484ns (7.047%)  route 6.384ns (92.953%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 18.624 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.756     1.640    u_confreg/cpu_resetn
    SLICE_X102Y95        LUT1 (Prop_lut1_I0_O)        0.105     1.745 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        3.628     5.372    u_cpu/d_cache/clear
    SLICE_X69Y109        FDCE                                         f  u_cpu/d_cache/d_valid_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.291    18.624    u_cpu/d_cache/cpu_clk
    SLICE_X69Y109        FDCE                                         r  u_cpu/d_cache/d_valid_reg[12]/C
                         clock pessimism             -0.515    18.109    
                         clock uncertainty           -0.087    18.022    
    SLICE_X69Y109        FDCE (Recov_fdce_C_CLR)     -0.331    17.691    u_cpu/d_cache/d_valid_reg[12]
  -------------------------------------------------------------------
                         required time                         17.691    
                         arrival time                          -5.372    
  -------------------------------------------------------------------
                         slack                                 12.319    

Slack (MET) :             12.319ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[13]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.868ns  (logic 0.484ns (7.047%)  route 6.384ns (92.953%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 18.624 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.756     1.640    u_confreg/cpu_resetn
    SLICE_X102Y95        LUT1 (Prop_lut1_I0_O)        0.105     1.745 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        3.628     5.372    u_cpu/d_cache/clear
    SLICE_X69Y109        FDCE                                         f  u_cpu/d_cache/d_valid_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.291    18.624    u_cpu/d_cache/cpu_clk
    SLICE_X69Y109        FDCE                                         r  u_cpu/d_cache/d_valid_reg[13]/C
                         clock pessimism             -0.515    18.109    
                         clock uncertainty           -0.087    18.022    
    SLICE_X69Y109        FDCE (Recov_fdce_C_CLR)     -0.331    17.691    u_cpu/d_cache/d_valid_reg[13]
  -------------------------------------------------------------------
                         required time                         17.691    
                         arrival time                          -5.372    
  -------------------------------------------------------------------
                         slack                                 12.319    

Slack (MET) :             12.319ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[15]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.868ns  (logic 0.484ns (7.047%)  route 6.384ns (92.953%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 18.624 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.756     1.640    u_confreg/cpu_resetn
    SLICE_X102Y95        LUT1 (Prop_lut1_I0_O)        0.105     1.745 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        3.628     5.372    u_cpu/d_cache/clear
    SLICE_X69Y109        FDCE                                         f  u_cpu/d_cache/d_valid_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.291    18.624    u_cpu/d_cache/cpu_clk
    SLICE_X69Y109        FDCE                                         r  u_cpu/d_cache/d_valid_reg[15]/C
                         clock pessimism             -0.515    18.109    
                         clock uncertainty           -0.087    18.022    
    SLICE_X69Y109        FDCE (Recov_fdce_C_CLR)     -0.331    17.691    u_cpu/d_cache/d_valid_reg[15]
  -------------------------------------------------------------------
                         required time                         17.691    
                         arrival time                          -5.372    
  -------------------------------------------------------------------
                         slack                                 12.319    

Slack (MET) :             12.359ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[44]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.826ns  (logic 0.484ns (7.091%)  route 6.342ns (92.909%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.756     1.640    u_confreg/cpu_resetn
    SLICE_X102Y95        LUT1 (Prop_lut1_I0_O)        0.105     1.745 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        3.585     5.330    u_cpu/d_cache/clear
    SLICE_X71Y108        FDCE                                         f  u_cpu/d_cache/d_valid_reg[44]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.289    18.622    u_cpu/d_cache/cpu_clk
    SLICE_X71Y108        FDCE                                         r  u_cpu/d_cache/d_valid_reg[44]/C
                         clock pessimism             -0.515    18.107    
                         clock uncertainty           -0.087    18.020    
    SLICE_X71Y108        FDCE (Recov_fdce_C_CLR)     -0.331    17.689    u_cpu/d_cache/d_valid_reg[44]
  -------------------------------------------------------------------
                         required time                         17.689    
                         arrival time                          -5.330    
  -------------------------------------------------------------------
                         slack                                 12.359    

Slack (MET) :             12.359ns  (required time - arrival time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[46]/CLR
                            (recovery check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        6.826ns  (logic 0.484ns (7.091%)  route 6.342ns (92.909%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 18.622 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.692    -1.496    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.379    -1.117 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         2.756     1.640    u_confreg/cpu_resetn
    SLICE_X102Y95        LUT1 (Prop_lut1_I0_O)        0.105     1.745 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        3.585     5.330    u_cpu/d_cache/clear
    SLICE_X71Y108        FDCE                                         f  u_cpu/d_cache/d_valid_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        1.289    18.622    u_cpu/d_cache/cpu_clk
    SLICE_X71Y108        FDCE                                         r  u_cpu/d_cache/d_valid_reg[46]/C
                         clock pessimism             -0.515    18.107    
                         clock uncertainty           -0.087    18.020    
    SLICE_X71Y108        FDCE (Recov_fdce_C_CLR)     -0.331    17.689    u_cpu/d_cache/d_valid_reg[46]
  -------------------------------------------------------------------
                         required time                         17.689    
                         arrival time                          -5.330    
  -------------------------------------------------------------------
                         slack                                 12.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.983ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[2]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 0.186ns (6.101%)  route 2.863ns (93.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         1.534     1.267    u_confreg/cpu_resetn
    SLICE_X102Y95        LUT1 (Prop_lut1_I0_O)        0.045     1.312 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        1.329     2.641    u_cpu/d_cache/clear
    SLICE_X64Y111        FDCE                                         f  u_cpu/d_cache/d_valid_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.849    -0.302    u_cpu/d_cache/cpu_clk
    SLICE_X64Y111        FDCE                                         r  u_cpu/d_cache/d_valid_reg[2]/C
                         clock pessimism              0.026    -0.276    
    SLICE_X64Y111        FDCE (Remov_fdce_C_CLR)     -0.067    -0.343    u_cpu/d_cache/d_valid_reg[2]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  2.983    

Slack (MET) :             3.008ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[33]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 0.186ns (6.101%)  route 2.863ns (93.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         1.534     1.267    u_confreg/cpu_resetn
    SLICE_X102Y95        LUT1 (Prop_lut1_I0_O)        0.045     1.312 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        1.329     2.641    u_cpu/d_cache/clear
    SLICE_X65Y111        FDCE                                         f  u_cpu/d_cache/d_valid_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.849    -0.302    u_cpu/d_cache/cpu_clk
    SLICE_X65Y111        FDCE                                         r  u_cpu/d_cache/d_valid_reg[33]/C
                         clock pessimism              0.026    -0.276    
    SLICE_X65Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.368    u_cpu/d_cache/d_valid_reg[33]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.008ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[5]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 0.186ns (6.101%)  route 2.863ns (93.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         1.534     1.267    u_confreg/cpu_resetn
    SLICE_X102Y95        LUT1 (Prop_lut1_I0_O)        0.045     1.312 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        1.329     2.641    u_cpu/d_cache/clear
    SLICE_X65Y111        FDCE                                         f  u_cpu/d_cache/d_valid_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.849    -0.302    u_cpu/d_cache/cpu_clk
    SLICE_X65Y111        FDCE                                         r  u_cpu/d_cache/d_valid_reg[5]/C
                         clock pessimism              0.026    -0.276    
    SLICE_X65Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.368    u_cpu/d_cache/d_valid_reg[5]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.008ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[9]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.049ns  (logic 0.186ns (6.101%)  route 2.863ns (93.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         1.534     1.267    u_confreg/cpu_resetn
    SLICE_X102Y95        LUT1 (Prop_lut1_I0_O)        0.045     1.312 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        1.329     2.641    u_cpu/d_cache/clear
    SLICE_X65Y111        FDCE                                         f  u_cpu/d_cache/d_valid_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.849    -0.302    u_cpu/d_cache/cpu_clk
    SLICE_X65Y111        FDCE                                         r  u_cpu/d_cache/d_valid_reg[9]/C
                         clock pessimism              0.026    -0.276    
    SLICE_X65Y111        FDCE (Remov_fdce_C_CLR)     -0.092    -0.368    u_cpu/d_cache/d_valid_reg[9]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  3.008    

Slack (MET) :             3.049ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[49]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.186ns (5.971%)  route 2.929ns (94.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         1.534     1.267    u_confreg/cpu_resetn
    SLICE_X102Y95        LUT1 (Prop_lut1_I0_O)        0.045     1.312 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        1.395     2.707    u_cpu/d_cache/clear
    SLICE_X64Y109        FDCE                                         f  u_cpu/d_cache/d_valid_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.850    -0.301    u_cpu/d_cache/cpu_clk
    SLICE_X64Y109        FDCE                                         r  u_cpu/d_cache/d_valid_reg[49]/C
                         clock pessimism              0.026    -0.275    
    SLICE_X64Y109        FDCE (Remov_fdce_C_CLR)     -0.067    -0.342    u_cpu/d_cache/d_valid_reg[49]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  3.049    

Slack (MET) :             3.049ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[57]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.186ns (5.971%)  route 2.929ns (94.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         1.534     1.267    u_confreg/cpu_resetn
    SLICE_X102Y95        LUT1 (Prop_lut1_I0_O)        0.045     1.312 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        1.395     2.707    u_cpu/d_cache/clear
    SLICE_X64Y109        FDCE                                         f  u_cpu/d_cache/d_valid_reg[57]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.850    -0.301    u_cpu/d_cache/cpu_clk
    SLICE_X64Y109        FDCE                                         r  u_cpu/d_cache/d_valid_reg[57]/C
                         clock pessimism              0.026    -0.275    
    SLICE_X64Y109        FDCE (Remov_fdce_C_CLR)     -0.067    -0.342    u_cpu/d_cache/d_valid_reg[57]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  3.049    

Slack (MET) :             3.074ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[48]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.186ns (5.971%)  route 2.929ns (94.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         1.534     1.267    u_confreg/cpu_resetn
    SLICE_X102Y95        LUT1 (Prop_lut1_I0_O)        0.045     1.312 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        1.395     2.707    u_cpu/d_cache/clear
    SLICE_X65Y109        FDCE                                         f  u_cpu/d_cache/d_valid_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.850    -0.301    u_cpu/d_cache/cpu_clk
    SLICE_X65Y109        FDCE                                         r  u_cpu/d_cache/d_valid_reg[48]/C
                         clock pessimism              0.026    -0.275    
    SLICE_X65Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.367    u_cpu/d_cache/d_valid_reg[48]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.074ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[61]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.115ns  (logic 0.186ns (5.971%)  route 2.929ns (94.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         1.534     1.267    u_confreg/cpu_resetn
    SLICE_X102Y95        LUT1 (Prop_lut1_I0_O)        0.045     1.312 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        1.395     2.707    u_cpu/d_cache/clear
    SLICE_X65Y109        FDCE                                         f  u_cpu/d_cache/d_valid_reg[61]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.850    -0.301    u_cpu/d_cache/cpu_clk
    SLICE_X65Y109        FDCE                                         r  u_cpu/d_cache/d_valid_reg[61]/C
                         clock pessimism              0.026    -0.275    
    SLICE_X65Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.367    u_cpu/d_cache/d_valid_reg[61]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.133ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[50]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.186ns (5.857%)  route 2.989ns (94.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         1.534     1.267    u_confreg/cpu_resetn
    SLICE_X102Y95        LUT1 (Prop_lut1_I0_O)        0.045     1.312 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        1.455     2.767    u_cpu/d_cache/clear
    SLICE_X63Y109        FDCE                                         f  u_cpu/d_cache/d_valid_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.851    -0.300    u_cpu/d_cache/cpu_clk
    SLICE_X63Y109        FDCE                                         r  u_cpu/d_cache/d_valid_reg[50]/C
                         clock pessimism              0.026    -0.274    
    SLICE_X63Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.366    u_cpu/d_cache/d_valid_reg[50]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.133ns  (arrival time - required time)
  Source:                 cpu_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_cpu/d_cache/d_valid_reg[51]/CLR
                            (removal check against rising-edge clock cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.186ns (5.857%)  route 2.989ns (94.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.408ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.711    -0.408    cpu_clk
    SLICE_X156Y89        FDRE                                         r  cpu_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y89        FDRE (Prop_fdre_C_Q)         0.141    -0.267 r  cpu_resetn_reg/Q
                         net (fo=333, routed)         1.534     1.267    u_confreg/cpu_resetn
    SLICE_X102Y95        LUT1 (Prop_lut1_I0_O)        0.045     1.312 f  u_confreg/inst_sram_addr[31]_i_1/O
                         net (fo=1009, routed)        1.455     2.767    u_cpu/d_cache/clear
    SLICE_X63Y109        FDCE                                         f  u_cpu/d_cache/d_valid_reg[51]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=3098, routed)        0.851    -0.300    u_cpu/d_cache/cpu_clk
    SLICE_X63Y109        FDCE                                         r  u_cpu/d_cache/d_valid_reg[51]/C
                         clock pessimism              0.026    -0.274    
    SLICE_X63Y109        FDCE (Remov_fdce_C_CLR)     -0.092    -0.366    u_cpu/d_cache/d_valid_reg[51]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  3.133    





