#https://github.com/Atmosphere-NX/Atmosphere/blob/master/fusee/fusee-primary/src/hwinit/clock.h
clkrst_values = {
"name"          : "CLKRST",
"base"          : 0x60006000,
"size"          : 0x1000,

"CLK_RST_CONTROLLER_RST_DEVICES_L"                          : 0x4,
"CLK_RST_CONTROLLER_RST_DEVICES_H"                          : 0x8,
"CLK_RST_CONTROLLER_RST_DEVICES_U"                          : 0xC,
"CLK_RST_CONTROLLER_CLK_OUT_ENB_L"                          : 0x10,
"CLK_RST_CONTROLLER_CLK_OUT_ENB_H"                          : 0x14,
"CLK_RST_CONTROLLER_CLK_OUT_ENB_U"                          : 0x18,
"CLK_RST_CONTROLLER_CCLK_BURST_POLICY"                      : 0x20,
"CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER"                     : 0x24,
"CLK_RST_CONTROLLER_SCLK_BURST_POLICY"                      : 0x28,
"CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER"                     : 0x2C,
"CLK_RST_CONTROLLER_CLK_SYSTEM_RATE"                        : 0x30,
"CLK_RST_CONTROLLER_MISC_CLK_ENB"                           : 0x48,
"CLK_RST_CONTROLLER_OSC_CTRL"                               : 0x50,
"CLK_RST_CONTROLLER_PLLM_BASE"                              : 0x90,
"CLK_RST_CONTROLLER_PLLM_OUT"                               : 0x94,
"CLK_RST_CONTROLLER_PLLM_MISC1"                             : 0x98,
"CLK_RST_CONTROLLER_PLLM_MISC2"                             : 0x9c,
"CLK_RST_CONTROLLER_PLLD_BASE"                              : 0xD0,
"CLK_RST_CONTROLLER_PLLD_MISC1"                             : 0xD8,
"CLK_RST_CONTROLLER_PLLD_MISC"                              : 0xDC,
"CLK_RST_CONTROLLER_PLLX_BASE"                              : 0xE0,
"CLK_RST_CONTROLLER_PLLX_MISC"                              : 0xE4,
"CLK_RST_CONTROLLER_PLLE_BASE"                              : 0xE8,
"CLK_RST_CONTROLLER_PLLE_MISC"                              : 0xEC,
"CLK_RST_CONTROLLER_PLLE_SS_CNTL1"                          : 0xF0,
"CLK_RST_CONTROLLER_PLLE_SS_CNTL2"                          : 0xF4,
"CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA"                     : 0xF8,
"CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB"                     : 0xFC,
"CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC"                     : 0x3A0,
"CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD"                     : 0x3A4,
"CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE"                     : 0x554,
"CLK_RST_CONTROLLER_CLK_SOURCE_I2S2"                        : 0x100,
"CLK_RST_CONTROLLER_CLK_SOURCE_I2S3"                        : 0x104,
"CLK_RST_CONTROLLER_CLK_SOURCE_SPDIF_OUT"                   : 0x108,
"CLK_RST_CONTROLLER_CLK_SOURCE_SPDIF_IN"                    : 0x10C,
"CLK_RST_CONTROLLER_CLK_SOURCE_PWM"                         : 0x110,
"CLK_RST_CONTROLLER_CLK_SOURCE_SPI2"                        : 0x118,
"CLK_RST_CONTROLLER_CLK_SOURCE_SPI3"                        : 0x11C,
"CLK_RST_CONTROLLER_CLK_SOURCE_I2C1"                        : 0x124,
"CLK_RST_CONTROLLER_CLK_SOURCE_I2C5"                        : 0x128,
"CLK_RST_CONTROLLER_CLK_SOURCE_SPI1"                        : 0x134,
"CLK_RST_CONTROLLER_CLK_SOURCE_DISP1"                       : 0x138,
"CLK_RST_CONTROLLER_CLK_SOURCE_DISP2"                       : 0x13C,
"CLK_RST_CONTROLLER_CLK_SOURCE_ISP"                         : 0x144,
"CLK_RST_CONTROLLER_CLK_SOURCE_VI"                          : 0x148,
"CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1"                      : 0x150,
"CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC2"                      : 0x154,
"CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4"                      : 0x164,
"CLK_RST_CONTROLLER_CLK_SOURCE_UARTA"                       : 0x178,
"CLK_RST_CONTROLLER_CLK_SOURCE_UARTB"                       : 0x17C,
"CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X"                      : 0x180,
"CLK_RST_CONTROLLER_CLK_SOURCE_I2C2"                        : 0x198,
"CLK_RST_CONTROLLER_CLK_SOURCE_EMC"                         : 0x19C,
"CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL"                     : 0x664,
"CLK_RST_CONTROLLER_CLK_SOURCE_UARTC"                       : 0x1A0,
"CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR"                   : 0x1A8,
"CLK_RST_CONTROLLER_CLK_SOURCE_SPI4"                        : 0x1B4,
"CLK_RST_CONTROLLER_CLK_SOURCE_I2C3"                        : 0x1B8,
"CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3"                      : 0x1BC,
"CLK_RST_CONTROLLER_CLK_SOURCE_UARTD"                       : 0x1C0,
"CLK_RST_CONTROLLER_CLK_SOURCE_OWR"                         : 0x1CC,
"CLK_RST_CONTROLLER_CLK_SOURCE_CSITE"                       : 0x1D4,
"CLK_RST_CONTROLLER_CLK_SOURCE_I2S1"                        : 0x1D8,
"CLK_RST_CONTROLLER_CLK_SOURCE_DTV"                         : 0x1DC,
"CLK_RST_CONTROLLER_CLK_SOURCE_TSEC"                        : 0x1F4,
"CLK_RST_CONTROLLER_CLK_SPARE2"                             : 0x1FC,
"CLK_RST_CONTROLLER_CLK_OUT_ENB_X"                          : 0x280,
"CLK_RST_CONTROLLER_CLK_ENB_X_SET"                          : 0x284,
"CLK_RST_CONTROLLER_CLK_ENB_X_CLR"                          : 0x288,
"CLK_RST_CONTROLLER_RST_DEVICES_X"                          : 0x28C,
"CLK_RST_CONTROLLER_RST_DEV_X_SET"                          : 0x290,
"CLK_RST_CONTROLLER_RST_DEV_X_CLR"                          : 0x294,
"CLK_RST_CONTROLLER_CLK_OUT_ENB_Y"                          : 0x298,
"CLK_RST_CONTROLLER_CLK_ENB_Y_SET"                          : 0x29C,
"CLK_RST_CONTROLLER_CLK_ENB_Y_CLR"                          : 0x2A0,
"CLK_RST_CONTROLLER_RST_DEVICES_Y"                          : 0x2A4,
"CLK_RST_CONTROLLER_RST_DEV_Y_SET"                          : 0x2A8,
"CLK_RST_CONTROLLER_RST_DEV_Y_CLR"                          : 0x2AC,
"CLK_RST_CONTROLLER_DFLL_BASE"                              : 0x2F4,
"CLK_RST_CONTROLLER_RST_DEV_L_SET"                          : 0x300,
"CLK_RST_CONTROLLER_RST_DEV_L_CLR"                          : 0x304,
"CLK_RST_CONTROLLER_RST_DEV_H_SET"                          : 0x308,
"CLK_RST_CONTROLLER_RST_DEV_H_CLR"                          : 0x30C,
"CLK_RST_CONTROLLER_RST_DEV_U_SET"                          : 0x310,
"CLK_RST_CONTROLLER_RST_DEV_U_CLR"                          : 0x314,
"CLK_RST_CONTROLLER_CLK_ENB_L_SET"                          : 0x320,
"CLK_RST_CONTROLLER_CLK_ENB_L_CLR"                          : 0x324,
"CLK_RST_CONTROLLER_CLK_ENB_H_SET"                          : 0x328,
"CLK_RST_CONTROLLER_CLK_ENB_H_CLR"                          : 0x32C,
"CLK_RST_CONTROLLER_CLK_ENB_U_SET"                          : 0x330,
"CLK_RST_CONTROLLER_CLK_ENB_U_CLR"                          : 0x334,
"CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD"                      : 0x33C,
"CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET"                      : 0x340,
"CLK_RST_CONTROLLER_RST_DEVICES_V"                          : 0x358,
"CLK_RST_CONTROLLER_RST_DEVICES_W"                          : 0x35C,
"CLK_RST_CONTROLLER_CLK_OUT_ENB_V"                          : 0x360,
"CLK_RST_CONTROLLER_CLK_OUT_ENB_W"                          : 0x364,
"CLK_RST_CONTROLLER_CCLKG_BURST_POLICY"                     : 0x368,
"CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER"                    : 0x36C,
"CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY"                    : 0x370,
"CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER"                   : 0x374,
"CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL"                       : 0x380,
"CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1"                      : 0x384,
"CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2"                      : 0x388,
"CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT"                     : 0x3B4,
"CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR"                     : 0x3B8,
"CLK_RST_CONTROLLER_CLK_SOURCE_I2S4"                        : 0x3BC,
"CLK_RST_CONTROLLER_CLK_SOURCE_I2S5"                        : 0x3C0,
"CLK_RST_CONTROLLER_CLK_SOURCE_I2C4"                        : 0x3C4,
"CLK_RST_CONTROLLER_CLK_SOURCE_AHUB"                        : 0x3D0,
"CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X"                : 0x3E4,
"CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON"                      : 0x3E8,
"CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1"                  : 0x3EC,
"CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH2"                  : 0x3F0,
"CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH3"                  : 0x3F4,
"CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW"                    : 0x3FC,
"CLK_RST_CONTROLLER_CLK_SOURCE_SYS"                         : 0x400,
"CLK_RST_CONTROLLER_CLK_SOURCE_ISPB"                        : 0x404,
"CLK_RST_CONTROLLER_CLK_SOURCE_SOR1"                        : 0x410,
"CLK_RST_CONTROLLER_CLK_SOURCE_SOR0"                        : 0x414,
"CLK_RST_CONTROLLER_CLK_SOURCE_HDA"                         : 0x428,
"CLK_RST_CONTROLLER_CLK_SOURCE_SE"                          : 0x42C,
"CLK_RST_CONTROLLER_RST_DEV_V_CLR"                          : 0x434,
"CLK_RST_CONTROLLER_RST_DEV_W_SET"                          : 0x438,
"CLK_RST_CONTROLLER_RST_DEV_W_CLR"                          : 0x43C,
"CLK_RST_CONTROLLER_CLK_ENB_V_SET"                          : 0x440,
"CLK_RST_CONTROLLER_CLK_ENB_V_CLR"                          : 0x444,
"CLK_RST_CONTROLLER_CLK_ENB_W_SET"                          : 0x448,
"CLK_RST_CONTROLLER_CLK_ENB_W_CLR"                          : 0x44C,
"CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR"                     : 0x454,
"CLK_RST_CONTROLLER_PLLX_MISC_3"                            : 0x518,
"CLK_RST_CONTROLLER_SPARE_REG0"                             : 0x55C,
"CLK_RST_CONTROLLER_PLLMB_BASE"                             : 0x5E8,
"CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_CORE_HOST"              : 0x600,
"CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_FALCON"                 : 0x604,
"CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_FS"                     : 0x608,
"CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_CORE_DEV"               : 0x60C,
"CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_SS"                     : 0x610,
"CLK_RST_CONTROLLER_CLK_SOURCE_CILAB"                       : 0x614,
"CLK_RST_CONTROLLER_CLK_SOURCE_CILCD"                       : 0x618,
"CLK_RST_CONTROLLER_CLK_SOURCE_CILEF"                       : 0x61C,
"CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP"                     : 0x620,
"CLK_RST_CONTROLLER_CLK_SOURCE_DSIB_LP"                     : 0x624,
"CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY"                     : 0x628,
"CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF"                    : 0x62C,
"CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC"                    : 0x630,
"CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY"                 : 0x640,
"CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM"                   : 0x644,
"CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1"                       : 0x64C,
"CLK_RST_CONTROLLER_CLK_SOURCE_DMIC2"                       : 0x650,
"CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2"                  : 0x658,
"CLK_RST_CONTROLLER_CLK_SOURCE_I2C6"                        : 0x65C,
"CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF"                     : 0x660,
"CLK_RST_CONTROLLER_CLK_SOURCE_UART_FST_MIPI_CAL"           : 0x66C,
"CLK_RST_CONTROLLER_CLK_SOURCE_VIC"                         : 0x678,
"CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC_LEGACY_TM"             : 0x694,
"CLK_RST_CONTROLLER_CLK_SOURCE_NVDEC"                       : 0x698,
"CLK_RST_CONTROLLER_CLK_SOURCE_NVJPG"                       : 0x69C,
"CLK_RST_CONTROLLER_CLK_SOURCE_NVENC"                       : 0x6A0,
"CLK_RST_CONTROLLER_PLLA1_BASE"                             : 0x6A4,
"CLK_RST_CONTROLLER_PLLA1_MISC_0"                           : 0x6A8,
"CLK_RST_CONTROLLER_PLLA1_MISC_1"                           : 0x6AC,
"CLK_RST_CONTROLLER_PLLA1_MISC_2"                           : 0x6B0,
"CLK_RST_CONTROLLER_PLLA1_MISC_3"                           : 0x6B4,
"CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC3"                   : 0x6B8,
"CLK_RST_CONTROLLER_CLK_SOURCE_DMIC3"                       : 0x6BC,
"CLK_RST_CONTROLLER_CLK_SOURCE_APE"                         : 0x6C0,
"CLK_RST_CONTROLLER_CLK_SOURCE_QSPI"                        : 0x6C4,
"CLK_RST_CONTROLLER_CLK_SOURCE_VI_I2C"                      : 0x6C8,
"CLK_RST_CONTROLLER_CLK_SOURCE_USB2_HSIC_TRK"               : 0x6CC,
"CLK_RST_CONTROLLER_CLK_SOURCE_PEX_SATA_USB_RX_BYP"         : 0x6D0,
"CLK_RST_CONTROLLER_CLK_SOURCE_MAUD"                        : 0x6D4,
"CLK_RST_CONTROLLER_CLK_SOURCE_TSECB"                       : 0x6D8,
"CLK_RST_CONTROLLER_CLK_CPUG_MISC1"                         : 0x6DC
}