$date
	Mon Sep 25 16:35:41 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module parity_tb $end
$var wire 1 ! parity_out $end
$scope module my_counter $end
$var wire 13 " data_in [12:0] $end
$var parameter 32 # WIDTH $end
$var reg 13 $ counter [12:0] $end
$var reg 1 ! parity_out $end
$scope begin $unm_blk_2 $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1101 #
$end
#0
$dumpvars
b1101 %
b110 $
b1000111011 "
1!
$end
#100
