/*
 * Generated by Bluespec Compiler (build ad73d8a)
 * 
 * On Mon May 17 23:33:32 KST 2021
 * 
 */
#include "bluesim_primitives.h"
#include "mkCsrFile.h"


/* Literal declarations */
static unsigned int const UWide_literal_77_haaaaaaaaaaaaaaaaaaa_arr[] = { 2863311530u,
									  2863311530u,
									  2730u };
static tUWide const UWide_literal_77_haaaaaaaaaaaaaaaaaaa(77u,
							  UWide_literal_77_haaaaaaaaaaaaaaaaaaa_arr);


/* String declarations */
static std::string const __str_literal_1("\nCycle %d ----------------------------------------------------",
					 62u);
static std::string const __str_literal_6("\nMispredicted       : %d\n", 25u);
static std::string const __str_literal_2("===========================\n", 28u);
static std::string const __str_literal_7("==========================================\n", 43u);
static std::string const __str_literal_11("BR              : %d / %d\n", 26u);
static std::string const __str_literal_4("Ctr              : %d\n", 22u);
static std::string const __str_literal_9("J               : %d / %d\n", 26u);
static std::string const __str_literal_10("JR              : %d / %d\n", 26u);
static std::string const __str_literal_5("Mem              : %d\n", 22u);
static std::string const __str_literal_8("Misprediction detail\n", 21u);
static std::string const __str_literal_3("Specific type of executed instructions\n", 39u);


/* Constructor */
MOD_mkCsrFile::MOD_mkCsrFile(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_coreId(simHdl, "coreId", this, 32u, 0u, (tUInt8)0u),
    INST_csrFifo_clearReq_ehrReg(simHdl, "csrFifo_clearReq_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_csrFifo_clearReq_ignored_wires_0(simHdl,
					  "csrFifo_clearReq_ignored_wires_0",
					  this,
					  1u,
					  (tUInt8)0u),
    INST_csrFifo_clearReq_ignored_wires_1(simHdl,
					  "csrFifo_clearReq_ignored_wires_1",
					  this,
					  1u,
					  (tUInt8)0u),
    INST_csrFifo_clearReq_virtual_reg_0(simHdl, "csrFifo_clearReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_csrFifo_clearReq_virtual_reg_1(simHdl, "csrFifo_clearReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_csrFifo_clearReq_wires_0(simHdl, "csrFifo_clearReq_wires_0", this, 1u, (tUInt8)0u),
    INST_csrFifo_clearReq_wires_1(simHdl, "csrFifo_clearReq_wires_1", this, 1u, (tUInt8)0u),
    INST_csrFifo_data_0(simHdl, "csrFifo_data_0", this, 76u),
    INST_csrFifo_data_1(simHdl, "csrFifo_data_1", this, 76u),
    INST_csrFifo_deqP(simHdl, "csrFifo_deqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_csrFifo_deqReq_ehrReg(simHdl, "csrFifo_deqReq_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_csrFifo_deqReq_ignored_wires_0(simHdl, "csrFifo_deqReq_ignored_wires_0", this, 1u, (tUInt8)0u),
    INST_csrFifo_deqReq_ignored_wires_1(simHdl, "csrFifo_deqReq_ignored_wires_1", this, 1u, (tUInt8)0u),
    INST_csrFifo_deqReq_ignored_wires_2(simHdl, "csrFifo_deqReq_ignored_wires_2", this, 1u, (tUInt8)0u),
    INST_csrFifo_deqReq_virtual_reg_0(simHdl, "csrFifo_deqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_csrFifo_deqReq_virtual_reg_1(simHdl, "csrFifo_deqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_csrFifo_deqReq_virtual_reg_2(simHdl, "csrFifo_deqReq_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_csrFifo_deqReq_wires_0(simHdl, "csrFifo_deqReq_wires_0", this, 1u, (tUInt8)0u),
    INST_csrFifo_deqReq_wires_1(simHdl, "csrFifo_deqReq_wires_1", this, 1u, (tUInt8)0u),
    INST_csrFifo_deqReq_wires_2(simHdl, "csrFifo_deqReq_wires_2", this, 1u, (tUInt8)0u),
    INST_csrFifo_empty(simHdl, "csrFifo_empty", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_csrFifo_enqP(simHdl, "csrFifo_enqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_csrFifo_enqReq_ehrReg(simHdl,
			       "csrFifo_enqReq_ehrReg",
			       this,
			       77u,
			       bs_wide_tmp(77u).set_bits_in_word(UWide_literal_77_haaaaaaaaaaaaaaaaaaa.get_bits_in_word32(2u,
															  0u,
															  13u),
								 2u,
								 0u,
								 13u).set_whole_word(UWide_literal_77_haaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
										     1u).set_whole_word(UWide_literal_77_haaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
													0u),
			       (tUInt8)0u),
    INST_csrFifo_enqReq_ignored_wires_0(simHdl,
					"csrFifo_enqReq_ignored_wires_0",
					this,
					77u,
					(tUInt8)0u),
    INST_csrFifo_enqReq_ignored_wires_1(simHdl,
					"csrFifo_enqReq_ignored_wires_1",
					this,
					77u,
					(tUInt8)0u),
    INST_csrFifo_enqReq_ignored_wires_2(simHdl,
					"csrFifo_enqReq_ignored_wires_2",
					this,
					77u,
					(tUInt8)0u),
    INST_csrFifo_enqReq_virtual_reg_0(simHdl, "csrFifo_enqReq_virtual_reg_0", this, 1u, (tUInt8)0u),
    INST_csrFifo_enqReq_virtual_reg_1(simHdl, "csrFifo_enqReq_virtual_reg_1", this, 1u, (tUInt8)0u),
    INST_csrFifo_enqReq_virtual_reg_2(simHdl, "csrFifo_enqReq_virtual_reg_2", this, 1u, (tUInt8)0u),
    INST_csrFifo_enqReq_wires_0(simHdl, "csrFifo_enqReq_wires_0", this, 77u, (tUInt8)0u),
    INST_csrFifo_enqReq_wires_1(simHdl, "csrFifo_enqReq_wires_1", this, 77u, (tUInt8)0u),
    INST_csrFifo_enqReq_wires_2(simHdl, "csrFifo_enqReq_wires_2", this, 77u, (tUInt8)0u),
    INST_csrFifo_full(simHdl, "csrFifo_full", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_cycles(simHdl, "cycles", this, 32u, 0u, (tUInt8)0u),
    INST_numBPMiss(simHdl, "numBPMiss", this, 32u, 0u, (tUInt8)0u),
    INST_numBr(simHdl, "numBr", this, 32u, 0u, (tUInt8)0u),
    INST_numBrMiss(simHdl, "numBrMiss", this, 32u, 0u, (tUInt8)0u),
    INST_numCtr(simHdl, "numCtr", this, 32u, 0u, (tUInt8)0u),
    INST_numInsts(simHdl, "numInsts", this, 32u, 0u, (tUInt8)0u),
    INST_numJ(simHdl, "numJ", this, 32u, 0u, (tUInt8)0u),
    INST_numJMiss(simHdl, "numJMiss", this, 32u, 0u, (tUInt8)0u),
    INST_numJr(simHdl, "numJr", this, 32u, 0u, (tUInt8)0u),
    INST_numJrMiss(simHdl, "numJrMiss", this, 32u, 0u, (tUInt8)0u),
    INST_numMem(simHdl, "numMem", this, 32u, 0u, (tUInt8)0u),
    INST_startReg(simHdl, "startReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_toHostFifo_clearReq_ehrReg(simHdl,
				    "toHostFifo_clearReq_ehrReg",
				    this,
				    1u,
				    (tUInt8)0u,
				    (tUInt8)0u),
    INST_toHostFifo_clearReq_ignored_wires_0(simHdl,
					     "toHostFifo_clearReq_ignored_wires_0",
					     this,
					     1u,
					     (tUInt8)0u),
    INST_toHostFifo_clearReq_ignored_wires_1(simHdl,
					     "toHostFifo_clearReq_ignored_wires_1",
					     this,
					     1u,
					     (tUInt8)0u),
    INST_toHostFifo_clearReq_virtual_reg_0(simHdl,
					   "toHostFifo_clearReq_virtual_reg_0",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_toHostFifo_clearReq_virtual_reg_1(simHdl,
					   "toHostFifo_clearReq_virtual_reg_1",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_toHostFifo_clearReq_wires_0(simHdl, "toHostFifo_clearReq_wires_0", this, 1u, (tUInt8)0u),
    INST_toHostFifo_clearReq_wires_1(simHdl, "toHostFifo_clearReq_wires_1", this, 1u, (tUInt8)0u),
    INST_toHostFifo_data_0(simHdl, "toHostFifo_data_0", this, 50u),
    INST_toHostFifo_data_1(simHdl, "toHostFifo_data_1", this, 50u),
    INST_toHostFifo_deqP(simHdl, "toHostFifo_deqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_toHostFifo_deqReq_ehrReg(simHdl, "toHostFifo_deqReq_ehrReg", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_toHostFifo_deqReq_ignored_wires_0(simHdl,
					   "toHostFifo_deqReq_ignored_wires_0",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_toHostFifo_deqReq_ignored_wires_1(simHdl,
					   "toHostFifo_deqReq_ignored_wires_1",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_toHostFifo_deqReq_ignored_wires_2(simHdl,
					   "toHostFifo_deqReq_ignored_wires_2",
					   this,
					   1u,
					   (tUInt8)0u),
    INST_toHostFifo_deqReq_virtual_reg_0(simHdl,
					 "toHostFifo_deqReq_virtual_reg_0",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_toHostFifo_deqReq_virtual_reg_1(simHdl,
					 "toHostFifo_deqReq_virtual_reg_1",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_toHostFifo_deqReq_virtual_reg_2(simHdl,
					 "toHostFifo_deqReq_virtual_reg_2",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_toHostFifo_deqReq_wires_0(simHdl, "toHostFifo_deqReq_wires_0", this, 1u, (tUInt8)0u),
    INST_toHostFifo_deqReq_wires_1(simHdl, "toHostFifo_deqReq_wires_1", this, 1u, (tUInt8)0u),
    INST_toHostFifo_deqReq_wires_2(simHdl, "toHostFifo_deqReq_wires_2", this, 1u, (tUInt8)0u),
    INST_toHostFifo_empty(simHdl, "toHostFifo_empty", this, 1u, (tUInt8)1u, (tUInt8)0u),
    INST_toHostFifo_enqP(simHdl, "toHostFifo_enqP", this, 1u, (tUInt8)0u, (tUInt8)0u),
    INST_toHostFifo_enqReq_ehrReg(simHdl,
				  "toHostFifo_enqReq_ehrReg",
				  this,
				  51u,
				  750599937895082llu,
				  (tUInt8)0u),
    INST_toHostFifo_enqReq_ignored_wires_0(simHdl,
					   "toHostFifo_enqReq_ignored_wires_0",
					   this,
					   51u,
					   (tUInt8)0u),
    INST_toHostFifo_enqReq_ignored_wires_1(simHdl,
					   "toHostFifo_enqReq_ignored_wires_1",
					   this,
					   51u,
					   (tUInt8)0u),
    INST_toHostFifo_enqReq_ignored_wires_2(simHdl,
					   "toHostFifo_enqReq_ignored_wires_2",
					   this,
					   51u,
					   (tUInt8)0u),
    INST_toHostFifo_enqReq_virtual_reg_0(simHdl,
					 "toHostFifo_enqReq_virtual_reg_0",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_toHostFifo_enqReq_virtual_reg_1(simHdl,
					 "toHostFifo_enqReq_virtual_reg_1",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_toHostFifo_enqReq_virtual_reg_2(simHdl,
					 "toHostFifo_enqReq_virtual_reg_2",
					 this,
					 1u,
					 (tUInt8)0u),
    INST_toHostFifo_enqReq_wires_0(simHdl, "toHostFifo_enqReq_wires_0", this, 51u, (tUInt8)0u),
    INST_toHostFifo_enqReq_wires_1(simHdl, "toHostFifo_enqReq_wires_1", this, 51u, (tUInt8)0u),
    INST_toHostFifo_enqReq_wires_2(simHdl, "toHostFifo_enqReq_wires_2", this, 51u, (tUInt8)0u),
    INST_toHostFifo_full(simHdl, "toHostFifo_full", this, 1u, (tUInt8)0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u),
    DEF_csrFifo_enqReq_wires_2_wget____d94(77u),
    DEF_csrFifo_enqReq_wires_1_wget____d97(77u),
    DEF_csrFifo_enqReq_wires_0_wget____d100(77u),
    DEF_csrFifo_enqReq_ehrReg___d102(77u),
    DEF_csrFifo_enqReq_ehrReg_02_BITS_75_TO_0___d117(76u),
    DEF_csrFifo_enqReq_wires_0_wget__00_BITS_75_TO_0___d116(76u),
    DEF_csrFifo_enqReq_wires_2_wget__4_BITS_75_TO_0___d114(76u),
    DEF_csrFifo_enqReq_wires_1_wget__7_BITS_75_TO_0___d115(76u),
    DEF_IF_csrFifo_enqReq_virtual_reg_2_read__45_OR_IF_ETC___d179(76u),
    DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d119(76u),
    DEF_IF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_NOT__ETC___d121(76u),
    DEF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_csrFifo_ETC___d120(76u),
    DEF_IF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_NOT__ETC___d183(76u),
    DEF_IF_csrFifo_enqReq_wires_0_whas__9_THEN_csrFifo_ETC___d118(76u),
    DEF__0_CONCAT_DONTCARE___d182(77u),
    DEF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_csrFifo_ETC___d122(77u),
    DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d184(77u)
{
  symbol_count = 90u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkCsrFile::init_symbols_0()
{
  init_symbol(&symbols[0u], "coreId", SYM_MODULE, &INST_coreId);
  init_symbol(&symbols[1u], "csrFifo_clearReq_ehrReg", SYM_MODULE, &INST_csrFifo_clearReq_ehrReg);
  init_symbol(&symbols[2u],
	      "csrFifo_clearReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_csrFifo_clearReq_ignored_wires_0);
  init_symbol(&symbols[3u],
	      "csrFifo_clearReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_csrFifo_clearReq_ignored_wires_1);
  init_symbol(&symbols[4u],
	      "csrFifo_clearReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_csrFifo_clearReq_virtual_reg_0);
  init_symbol(&symbols[5u],
	      "csrFifo_clearReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_csrFifo_clearReq_virtual_reg_1);
  init_symbol(&symbols[6u], "csrFifo_clearReq_wires_0", SYM_MODULE, &INST_csrFifo_clearReq_wires_0);
  init_symbol(&symbols[7u], "csrFifo_clearReq_wires_1", SYM_MODULE, &INST_csrFifo_clearReq_wires_1);
  init_symbol(&symbols[8u], "csrFifo_data_0", SYM_MODULE, &INST_csrFifo_data_0);
  init_symbol(&symbols[9u], "csrFifo_data_1", SYM_MODULE, &INST_csrFifo_data_1);
  init_symbol(&symbols[10u], "csrFifo_deqP", SYM_MODULE, &INST_csrFifo_deqP);
  init_symbol(&symbols[11u], "csrFifo_deqReq_ehrReg", SYM_MODULE, &INST_csrFifo_deqReq_ehrReg);
  init_symbol(&symbols[12u],
	      "csrFifo_deqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_csrFifo_deqReq_ignored_wires_0);
  init_symbol(&symbols[13u],
	      "csrFifo_deqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_csrFifo_deqReq_ignored_wires_1);
  init_symbol(&symbols[14u],
	      "csrFifo_deqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_csrFifo_deqReq_ignored_wires_2);
  init_symbol(&symbols[15u],
	      "csrFifo_deqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_csrFifo_deqReq_virtual_reg_0);
  init_symbol(&symbols[16u],
	      "csrFifo_deqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_csrFifo_deqReq_virtual_reg_1);
  init_symbol(&symbols[17u],
	      "csrFifo_deqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_csrFifo_deqReq_virtual_reg_2);
  init_symbol(&symbols[18u], "csrFifo_deqReq_wires_0", SYM_MODULE, &INST_csrFifo_deqReq_wires_0);
  init_symbol(&symbols[19u], "csrFifo_deqReq_wires_1", SYM_MODULE, &INST_csrFifo_deqReq_wires_1);
  init_symbol(&symbols[20u], "csrFifo_deqReq_wires_2", SYM_MODULE, &INST_csrFifo_deqReq_wires_2);
  init_symbol(&symbols[21u], "csrFifo_empty", SYM_MODULE, &INST_csrFifo_empty);
  init_symbol(&symbols[22u], "csrFifo_enqP", SYM_MODULE, &INST_csrFifo_enqP);
  init_symbol(&symbols[23u], "csrFifo_enqReq_ehrReg", SYM_MODULE, &INST_csrFifo_enqReq_ehrReg);
  init_symbol(&symbols[24u],
	      "csrFifo_enqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_csrFifo_enqReq_ignored_wires_0);
  init_symbol(&symbols[25u],
	      "csrFifo_enqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_csrFifo_enqReq_ignored_wires_1);
  init_symbol(&symbols[26u],
	      "csrFifo_enqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_csrFifo_enqReq_ignored_wires_2);
  init_symbol(&symbols[27u],
	      "csrFifo_enqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_csrFifo_enqReq_virtual_reg_0);
  init_symbol(&symbols[28u],
	      "csrFifo_enqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_csrFifo_enqReq_virtual_reg_1);
  init_symbol(&symbols[29u],
	      "csrFifo_enqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_csrFifo_enqReq_virtual_reg_2);
  init_symbol(&symbols[30u], "csrFifo_enqReq_wires_0", SYM_MODULE, &INST_csrFifo_enqReq_wires_0);
  init_symbol(&symbols[31u], "csrFifo_enqReq_wires_1", SYM_MODULE, &INST_csrFifo_enqReq_wires_1);
  init_symbol(&symbols[32u], "csrFifo_enqReq_wires_2", SYM_MODULE, &INST_csrFifo_enqReq_wires_2);
  init_symbol(&symbols[33u], "csrFifo_full", SYM_MODULE, &INST_csrFifo_full);
  init_symbol(&symbols[34u], "cycles", SYM_MODULE, &INST_cycles);
  init_symbol(&symbols[35u], "numBPMiss", SYM_MODULE, &INST_numBPMiss);
  init_symbol(&symbols[36u], "numBr", SYM_MODULE, &INST_numBr);
  init_symbol(&symbols[37u], "numBrMiss", SYM_MODULE, &INST_numBrMiss);
  init_symbol(&symbols[38u], "numCtr", SYM_MODULE, &INST_numCtr);
  init_symbol(&symbols[39u], "numInsts", SYM_MODULE, &INST_numInsts);
  init_symbol(&symbols[40u], "numJ", SYM_MODULE, &INST_numJ);
  init_symbol(&symbols[41u], "numJMiss", SYM_MODULE, &INST_numJMiss);
  init_symbol(&symbols[42u], "numJr", SYM_MODULE, &INST_numJr);
  init_symbol(&symbols[43u], "numJrMiss", SYM_MODULE, &INST_numJrMiss);
  init_symbol(&symbols[44u], "numMem", SYM_MODULE, &INST_numMem);
  init_symbol(&symbols[45u], "RL_count", SYM_RULE);
  init_symbol(&symbols[46u], "RL_csrFifo_canonicalize", SYM_RULE);
  init_symbol(&symbols[47u], "RL_csrFifo_clearReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[48u], "RL_csrFifo_deqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[49u], "RL_csrFifo_enqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[50u], "RL_toHostFifo_canonicalize", SYM_RULE);
  init_symbol(&symbols[51u], "RL_toHostFifo_clearReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[52u], "RL_toHostFifo_deqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[53u], "RL_toHostFifo_enqReq_canonicalize", SYM_RULE);
  init_symbol(&symbols[54u], "startReg", SYM_MODULE, &INST_startReg);
  init_symbol(&symbols[55u],
	      "toHostFifo_clearReq_ehrReg",
	      SYM_MODULE,
	      &INST_toHostFifo_clearReq_ehrReg);
  init_symbol(&symbols[56u],
	      "toHostFifo_clearReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_toHostFifo_clearReq_ignored_wires_0);
  init_symbol(&symbols[57u],
	      "toHostFifo_clearReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_toHostFifo_clearReq_ignored_wires_1);
  init_symbol(&symbols[58u],
	      "toHostFifo_clearReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_toHostFifo_clearReq_virtual_reg_0);
  init_symbol(&symbols[59u],
	      "toHostFifo_clearReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_toHostFifo_clearReq_virtual_reg_1);
  init_symbol(&symbols[60u],
	      "toHostFifo_clearReq_wires_0",
	      SYM_MODULE,
	      &INST_toHostFifo_clearReq_wires_0);
  init_symbol(&symbols[61u],
	      "toHostFifo_clearReq_wires_1",
	      SYM_MODULE,
	      &INST_toHostFifo_clearReq_wires_1);
  init_symbol(&symbols[62u], "toHostFifo_data_0", SYM_MODULE, &INST_toHostFifo_data_0);
  init_symbol(&symbols[63u], "toHostFifo_data_1", SYM_MODULE, &INST_toHostFifo_data_1);
  init_symbol(&symbols[64u], "toHostFifo_deqP", SYM_MODULE, &INST_toHostFifo_deqP);
  init_symbol(&symbols[65u], "toHostFifo_deqReq_ehrReg", SYM_MODULE, &INST_toHostFifo_deqReq_ehrReg);
  init_symbol(&symbols[66u],
	      "toHostFifo_deqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_ignored_wires_0);
  init_symbol(&symbols[67u],
	      "toHostFifo_deqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_ignored_wires_1);
  init_symbol(&symbols[68u],
	      "toHostFifo_deqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_ignored_wires_2);
  init_symbol(&symbols[69u],
	      "toHostFifo_deqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_virtual_reg_0);
  init_symbol(&symbols[70u],
	      "toHostFifo_deqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_virtual_reg_1);
  init_symbol(&symbols[71u],
	      "toHostFifo_deqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_virtual_reg_2);
  init_symbol(&symbols[72u],
	      "toHostFifo_deqReq_wires_0",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_wires_0);
  init_symbol(&symbols[73u],
	      "toHostFifo_deqReq_wires_1",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_wires_1);
  init_symbol(&symbols[74u],
	      "toHostFifo_deqReq_wires_2",
	      SYM_MODULE,
	      &INST_toHostFifo_deqReq_wires_2);
  init_symbol(&symbols[75u], "toHostFifo_empty", SYM_MODULE, &INST_toHostFifo_empty);
  init_symbol(&symbols[76u], "toHostFifo_empty__h5805", SYM_DEF, &DEF_toHostFifo_empty__h5805, 1u);
  init_symbol(&symbols[77u], "toHostFifo_enqP", SYM_MODULE, &INST_toHostFifo_enqP);
  init_symbol(&symbols[78u], "toHostFifo_enqReq_ehrReg", SYM_MODULE, &INST_toHostFifo_enqReq_ehrReg);
  init_symbol(&symbols[79u],
	      "toHostFifo_enqReq_ignored_wires_0",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_ignored_wires_0);
  init_symbol(&symbols[80u],
	      "toHostFifo_enqReq_ignored_wires_1",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_ignored_wires_1);
  init_symbol(&symbols[81u],
	      "toHostFifo_enqReq_ignored_wires_2",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_ignored_wires_2);
  init_symbol(&symbols[82u],
	      "toHostFifo_enqReq_virtual_reg_0",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_virtual_reg_0);
  init_symbol(&symbols[83u],
	      "toHostFifo_enqReq_virtual_reg_1",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_virtual_reg_1);
  init_symbol(&symbols[84u],
	      "toHostFifo_enqReq_virtual_reg_2",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_virtual_reg_2);
  init_symbol(&symbols[85u],
	      "toHostFifo_enqReq_wires_0",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_wires_0);
  init_symbol(&symbols[86u],
	      "toHostFifo_enqReq_wires_1",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_wires_1);
  init_symbol(&symbols[87u],
	      "toHostFifo_enqReq_wires_2",
	      SYM_MODULE,
	      &INST_toHostFifo_enqReq_wires_2);
  init_symbol(&symbols[88u], "toHostFifo_full", SYM_MODULE, &INST_toHostFifo_full);
  init_symbol(&symbols[89u], "toHostFifo_full__h5776", SYM_DEF, &DEF_toHostFifo_full__h5776, 1u);
}


/* Rule actions */

void MOD_mkCsrFile::RL_toHostFifo_enqReq_canonicalize()
{
  tUInt64 DEF_IF_toHostFifo_enqReq_wires_2_whas_THEN_toHostF_ETC___d30;
  tUInt8 DEF_toHostFifo_enqReq_wires_2_whas____d1;
  tUInt64 DEF_toHostFifo_enqReq_wires_2_wget____d2;
  DEF_toHostFifo_enqReq_wires_2_wget____d2 = INST_toHostFifo_enqReq_wires_2.METH_wget();
  DEF_toHostFifo_enqReq_wires_1_wget____d5 = INST_toHostFifo_enqReq_wires_1.METH_wget();
  DEF_toHostFifo_enqReq_wires_0_wget____d8 = INST_toHostFifo_enqReq_wires_0.METH_wget();
  DEF_toHostFifo_enqReq_ehrReg___d10 = INST_toHostFifo_enqReq_ehrReg.METH_read();
  DEF_toHostFifo_enqReq_wires_1_whas____d4 = INST_toHostFifo_enqReq_wires_1.METH_whas();
  DEF_toHostFifo_enqReq_wires_2_whas____d1 = INST_toHostFifo_enqReq_wires_2.METH_whas();
  DEF_toHostFifo_enqReq_wires_0_whas____d7 = INST_toHostFifo_enqReq_wires_0.METH_whas();
  DEF_toHostFifo_enqReq_ehrReg_0_BITS_49_TO_0___d25 = (tUInt64)(1125899906842623llu & DEF_toHostFifo_enqReq_ehrReg___d10);
  DEF_toHostFifo_enqReq_ehrReg_0_BIT_50___d11 = (tUInt8)(DEF_toHostFifo_enqReq_ehrReg___d10 >> 50u);
  DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d13 = DEF_toHostFifo_enqReq_wires_1_whas____d4 ? (tUInt8)(DEF_toHostFifo_enqReq_wires_1_wget____d5 >> 50u) : (DEF_toHostFifo_enqReq_wires_0_whas____d7 ? (tUInt8)(DEF_toHostFifo_enqReq_wires_0_wget____d8 >> 50u) : DEF_toHostFifo_enqReq_ehrReg_0_BIT_50___d11);
  DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d27 = DEF_toHostFifo_enqReq_wires_1_whas____d4 ? (tUInt64)(1125899906842623llu & DEF_toHostFifo_enqReq_wires_1_wget____d5) : (DEF_toHostFifo_enqReq_wires_0_whas____d7 ? (tUInt64)(1125899906842623llu & DEF_toHostFifo_enqReq_wires_0_wget____d8) : DEF_toHostFifo_enqReq_ehrReg_0_BITS_49_TO_0___d25);
  DEF_IF_toHostFifo_enqReq_wires_2_whas_THEN_toHostF_ETC___d30 = 2251799813685247llu & ((((tUInt64)(DEF_toHostFifo_enqReq_wires_2_whas____d1 ? (tUInt8)(DEF_toHostFifo_enqReq_wires_2_wget____d2 >> 50u) : DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d13)) << 50u) | (DEF_toHostFifo_enqReq_wires_2_whas____d1 ? (tUInt64)(1125899906842623llu & DEF_toHostFifo_enqReq_wires_2_wget____d2) : DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d27));
  INST_toHostFifo_enqReq_ehrReg.METH_write(DEF_IF_toHostFifo_enqReq_wires_2_whas_THEN_toHostF_ETC___d30);
}

void MOD_mkCsrFile::RL_toHostFifo_deqReq_canonicalize()
{
  tUInt8 DEF_IF_toHostFifo_deqReq_wires_2_whas__1_THEN_toHo_ETC___d40;
  DEF_toHostFifo_deqReq_ehrReg___d37 = INST_toHostFifo_deqReq_ehrReg.METH_read();
  DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d39 = INST_toHostFifo_deqReq_wires_1.METH_whas() ? INST_toHostFifo_deqReq_wires_1.METH_wget() : (INST_toHostFifo_deqReq_wires_0.METH_whas() ? INST_toHostFifo_deqReq_wires_0.METH_wget() : DEF_toHostFifo_deqReq_ehrReg___d37);
  DEF_IF_toHostFifo_deqReq_wires_2_whas__1_THEN_toHo_ETC___d40 = INST_toHostFifo_deqReq_wires_2.METH_whas() ? INST_toHostFifo_deqReq_wires_2.METH_wget() : DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d39;
  INST_toHostFifo_deqReq_ehrReg.METH_write(DEF_IF_toHostFifo_deqReq_wires_2_whas__1_THEN_toHo_ETC___d40);
}

void MOD_mkCsrFile::RL_toHostFifo_clearReq_canonicalize()
{
  tUInt8 DEF_IF_toHostFifo_clearReq_wires_1_whas__1_THEN_to_ETC___d47;
  DEF_toHostFifo_clearReq_wires_0_whas____d43 = INST_toHostFifo_clearReq_wires_0.METH_whas();
  DEF_toHostFifo_clearReq_wires_0_wget____d44 = INST_toHostFifo_clearReq_wires_0.METH_wget();
  DEF_toHostFifo_clearReq_ehrReg___d45 = INST_toHostFifo_clearReq_ehrReg.METH_read();
  DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d46 = DEF_toHostFifo_clearReq_wires_0_whas____d43 ? DEF_toHostFifo_clearReq_wires_0_wget____d44 : DEF_toHostFifo_clearReq_ehrReg___d45;
  DEF_IF_toHostFifo_clearReq_wires_1_whas__1_THEN_to_ETC___d47 = INST_toHostFifo_clearReq_wires_1.METH_whas() ? INST_toHostFifo_clearReq_wires_1.METH_wget() : DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d46;
  INST_toHostFifo_clearReq_ehrReg.METH_write(DEF_IF_toHostFifo_clearReq_wires_1_whas__1_THEN_to_ETC___d47);
}

void MOD_mkCsrFile::RL_toHostFifo_canonicalize()
{
  tUInt64 DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d92;
  tUInt64 DEF__0_CONCAT_DONTCARE___d90;
  tUInt8 DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d70;
  tUInt8 DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d61;
  tUInt8 DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d75;
  tUInt8 DEF_toHostFifo_enqP_6_EQ_0_3_AND_toHostFifo_clearR_ETC___d85;
  tUInt8 DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d84;
  tUInt8 DEF_toHostFifo_enqP_6_EQ_1_8_AND_toHostFifo_clearR_ETC___d89;
  tUInt8 DEF_NOT_toHostFifo_clearReq_virtual_reg_1_read__8__ETC___d82;
  tUInt8 DEF_v__h5002;
  tUInt8 DEF_NOT_toHostFifo_enqReq_virtual_reg_2_read__3_4__ETC___d55;
  tUInt8 DEF_next_deqP___1__h5702;
  tUInt8 DEF_NOT_toHostFifo_deqReq_virtual_reg_2_read__2_3__ETC___d64;
  tUInt64 DEF_IF_toHostFifo_enqReq_virtual_reg_2_read__3_OR__ETC___d87;
  tUInt8 DEF_toHostFifo_clearReq_virtual_reg_1_read____d48;
  tUInt8 DEF_v__h4649;
  tUInt8 DEF__theResult_____2__h5303;
  tUInt8 DEF_IF_NOT_toHostFifo_deqReq_virtual_reg_2_read__2_ETC___d71;
  tUInt8 DEF_toHostFifo_enqP__h5286;
  tUInt8 DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d52;
  DEF_toHostFifo_empty__h5805 = INST_toHostFifo_empty.METH_read();
  DEF_toHostFifo_full__h5776 = INST_toHostFifo_full.METH_read();
  DEF_toHostFifo_enqP__h5286 = INST_toHostFifo_enqP.METH_read();
  DEF_toHostFifo_enqReq_wires_1_wget____d5 = INST_toHostFifo_enqReq_wires_1.METH_wget();
  DEF_toHostFifo_enqReq_wires_0_wget____d8 = INST_toHostFifo_enqReq_wires_0.METH_wget();
  DEF_toHostFifo_enqReq_ehrReg___d10 = INST_toHostFifo_enqReq_ehrReg.METH_read();
  DEF_toHostFifo_clearReq_virtual_reg_1_read____d48 = INST_toHostFifo_clearReq_virtual_reg_1.METH_read();
  DEF_toHostFifo_clearReq_wires_0_whas____d43 = INST_toHostFifo_clearReq_wires_0.METH_whas();
  DEF_toHostFifo_clearReq_wires_0_wget____d44 = INST_toHostFifo_clearReq_wires_0.METH_wget();
  DEF_toHostFifo_clearReq_ehrReg___d45 = INST_toHostFifo_clearReq_ehrReg.METH_read();
  DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d52 = DEF_toHostFifo_clearReq_virtual_reg_1_read____d48 || (DEF_toHostFifo_clearReq_wires_0_whas____d43 ? !DEF_toHostFifo_clearReq_wires_0_wget____d44 : !DEF_toHostFifo_clearReq_ehrReg___d45);
  DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d46 = DEF_toHostFifo_clearReq_wires_0_whas____d43 ? DEF_toHostFifo_clearReq_wires_0_wget____d44 : DEF_toHostFifo_clearReq_ehrReg___d45;
  DEF_toHostFifo_deqReq_ehrReg___d37 = INST_toHostFifo_deqReq_ehrReg.METH_read();
  DEF_toHostFifo_enqReq_wires_1_whas____d4 = INST_toHostFifo_enqReq_wires_1.METH_whas();
  DEF_toHostFifo_enqReq_wires_0_whas____d7 = INST_toHostFifo_enqReq_wires_0.METH_whas();
  DEF_x__h14245 = INST_toHostFifo_deqP.METH_read();
  DEF_toHostFifo_enqReq_ehrReg_0_BITS_49_TO_0___d25 = (tUInt64)(1125899906842623llu & DEF_toHostFifo_enqReq_ehrReg___d10);
  DEF_toHostFifo_enqReq_ehrReg_0_BIT_50___d11 = (tUInt8)(DEF_toHostFifo_enqReq_ehrReg___d10 >> 50u);
  DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d13 = DEF_toHostFifo_enqReq_wires_1_whas____d4 ? (tUInt8)(DEF_toHostFifo_enqReq_wires_1_wget____d5 >> 50u) : (DEF_toHostFifo_enqReq_wires_0_whas____d7 ? (tUInt8)(DEF_toHostFifo_enqReq_wires_0_wget____d8 >> 50u) : DEF_toHostFifo_enqReq_ehrReg_0_BIT_50___d11);
  DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d27 = DEF_toHostFifo_enqReq_wires_1_whas____d4 ? (tUInt64)(1125899906842623llu & DEF_toHostFifo_enqReq_wires_1_wget____d5) : (DEF_toHostFifo_enqReq_wires_0_whas____d7 ? (tUInt64)(1125899906842623llu & DEF_toHostFifo_enqReq_wires_0_wget____d8) : DEF_toHostFifo_enqReq_ehrReg_0_BITS_49_TO_0___d25);
  DEF_IF_toHostFifo_enqReq_virtual_reg_2_read__3_OR__ETC___d87 = DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d27;
  DEF_next_deqP___1__h5702 = !DEF_x__h14245 && (tUInt8)1u & (DEF_x__h14245 + (tUInt8)1u);
  DEF_NOT_toHostFifo_enqReq_virtual_reg_2_read__3_4__ETC___d55 = !INST_toHostFifo_enqReq_virtual_reg_2.METH_read() && DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d13;
  DEF_v__h5002 = !DEF_toHostFifo_enqP__h5286 && (tUInt8)1u & (DEF_toHostFifo_enqP__h5286 + (tUInt8)1u);
  DEF_v__h4649 = DEF_NOT_toHostFifo_enqReq_virtual_reg_2_read__3_4__ETC___d55 ? DEF_v__h5002 : DEF_toHostFifo_enqP__h5286;
  DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d39 = INST_toHostFifo_deqReq_wires_1.METH_whas() ? INST_toHostFifo_deqReq_wires_1.METH_wget() : (INST_toHostFifo_deqReq_wires_0.METH_whas() ? INST_toHostFifo_deqReq_wires_0.METH_wget() : DEF_toHostFifo_deqReq_ehrReg___d37);
  DEF_NOT_toHostFifo_deqReq_virtual_reg_2_read__2_3__ETC___d64 = !INST_toHostFifo_deqReq_virtual_reg_2.METH_read() && DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d39;
  DEF__theResult_____2__h5303 = DEF_NOT_toHostFifo_deqReq_virtual_reg_2_read__2_3__ETC___d64 ? DEF_next_deqP___1__h5702 : DEF_x__h14245;
  DEF_IF_NOT_toHostFifo_deqReq_virtual_reg_2_read__2_ETC___d71 = DEF__theResult_____2__h5303 == DEF_v__h4649;
  DEF_NOT_toHostFifo_clearReq_virtual_reg_1_read__8__ETC___d82 = (!DEF_toHostFifo_clearReq_virtual_reg_1_read____d48 && DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d46) || (DEF_IF_NOT_toHostFifo_deqReq_virtual_reg_2_read__2_ETC___d71 && (DEF_NOT_toHostFifo_enqReq_virtual_reg_2_read__3_4__ETC___d55 ? DEF_toHostFifo_empty__h5805 : DEF_NOT_toHostFifo_deqReq_virtual_reg_2_read__2_3__ETC___d64 || DEF_toHostFifo_empty__h5805));
  DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d84 = DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d52 && DEF_NOT_toHostFifo_enqReq_virtual_reg_2_read__3_4__ETC___d55;
  DEF_toHostFifo_enqP_6_EQ_1_8_AND_toHostFifo_clearR_ETC___d89 = DEF_toHostFifo_enqP__h5286 == (tUInt8)1u && DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d84;
  DEF_toHostFifo_enqP_6_EQ_0_3_AND_toHostFifo_clearR_ETC___d85 = DEF_toHostFifo_enqP__h5286 == (tUInt8)0u && DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d84;
  DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d75 = DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d52 && (DEF_IF_NOT_toHostFifo_deqReq_virtual_reg_2_read__2_ETC___d71 && (DEF_NOT_toHostFifo_enqReq_virtual_reg_2_read__3_4__ETC___d55 || DEF_toHostFifo_full__h5776));
  DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d61 = DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d52 && DEF_v__h4649;
  DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d70 = DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d52 && DEF__theResult_____2__h5303;
  DEF__0_CONCAT_DONTCARE___d90 = 750599937895082llu;
  DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d92 = 2251799813685247llu & ((((tUInt64)(DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d13)) << 50u) | DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d27);
  INST_toHostFifo_enqP.METH_write(DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d61);
  INST_toHostFifo_deqP.METH_write(DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d70);
  INST_toHostFifo_full.METH_write(DEF_toHostFifo_clearReq_virtual_reg_1_read__8_OR_I_ETC___d75);
  INST_toHostFifo_empty.METH_write(DEF_NOT_toHostFifo_clearReq_virtual_reg_1_read__8__ETC___d82);
  if (DEF_toHostFifo_enqP_6_EQ_0_3_AND_toHostFifo_clearR_ETC___d85)
    INST_toHostFifo_data_0.METH_write(DEF_IF_toHostFifo_enqReq_virtual_reg_2_read__3_OR__ETC___d87);
  if (DEF_toHostFifo_enqP_6_EQ_1_8_AND_toHostFifo_clearR_ETC___d89)
    INST_toHostFifo_data_1.METH_write(DEF_IF_toHostFifo_enqReq_virtual_reg_2_read__3_OR__ETC___d87);
  INST_toHostFifo_clearReq_wires_1.METH_wset((tUInt8)0u);
  INST_toHostFifo_clearReq_virtual_reg_1.METH_write((tUInt8)0u);
  INST_toHostFifo_clearReq_ignored_wires_1.METH_wset(DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d46);
  INST_toHostFifo_enqReq_wires_2.METH_wset(DEF__0_CONCAT_DONTCARE___d90);
  INST_toHostFifo_enqReq_ignored_wires_2.METH_wset(DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d92);
  INST_toHostFifo_enqReq_virtual_reg_2.METH_write((tUInt8)0u);
  INST_toHostFifo_deqReq_wires_2.METH_wset((tUInt8)0u);
  INST_toHostFifo_deqReq_ignored_wires_2.METH_wset(DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d39);
  INST_toHostFifo_deqReq_virtual_reg_2.METH_write((tUInt8)0u);
}

void MOD_mkCsrFile::RL_csrFifo_enqReq_canonicalize()
{
  tUInt8 DEF_csrFifo_enqReq_wires_2_whas____d93;
  DEF_csrFifo_enqReq_wires_2_wget____d94 = INST_csrFifo_enqReq_wires_2.METH_wget();
  DEF_csrFifo_enqReq_wires_1_wget____d97 = INST_csrFifo_enqReq_wires_1.METH_wget();
  DEF_csrFifo_enqReq_wires_0_wget____d100 = INST_csrFifo_enqReq_wires_0.METH_wget();
  DEF_csrFifo_enqReq_ehrReg___d102 = INST_csrFifo_enqReq_ehrReg.METH_read();
  DEF_csrFifo_enqReq_wires_2_whas____d93 = INST_csrFifo_enqReq_wires_2.METH_whas();
  DEF_csrFifo_enqReq_wires_1_whas____d96 = INST_csrFifo_enqReq_wires_1.METH_whas();
  DEF_csrFifo_enqReq_wires_0_whas____d99 = INST_csrFifo_enqReq_wires_0.METH_whas();
  DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d105 = DEF_csrFifo_enqReq_wires_1_whas____d96 ? DEF_csrFifo_enqReq_wires_1_wget____d97.get_bits_in_word8(2u,
																				    12u,
																				    1u) : (DEF_csrFifo_enqReq_wires_0_whas____d99 ? DEF_csrFifo_enqReq_wires_0_wget____d100.get_bits_in_word8(2u,
																																	      12u,
																																	      1u) : DEF_csrFifo_enqReq_ehrReg___d102.get_bits_in_word8(2u,
																																								       12u,
																																								       1u));
  wop_primExtractWide(76u,
		      77u,
		      DEF_csrFifo_enqReq_ehrReg___d102,
		      32u,
		      75u,
		      32u,
		      0u,
		      DEF_csrFifo_enqReq_ehrReg_02_BITS_75_TO_0___d117);
  wop_primExtractWide(76u,
		      77u,
		      DEF_csrFifo_enqReq_wires_0_wget____d100,
		      32u,
		      75u,
		      32u,
		      0u,
		      DEF_csrFifo_enqReq_wires_0_wget__00_BITS_75_TO_0___d116);
  wop_primExtractWide(76u,
		      77u,
		      DEF_csrFifo_enqReq_wires_1_wget____d97,
		      32u,
		      75u,
		      32u,
		      0u,
		      DEF_csrFifo_enqReq_wires_1_wget__7_BITS_75_TO_0___d115);
  wop_primExtractWide(76u,
		      77u,
		      DEF_csrFifo_enqReq_wires_2_wget____d94,
		      32u,
		      75u,
		      32u,
		      0u,
		      DEF_csrFifo_enqReq_wires_2_wget__4_BITS_75_TO_0___d114);
  DEF_IF_csrFifo_enqReq_wires_0_whas__9_THEN_csrFifo_ETC___d118 = DEF_csrFifo_enqReq_wires_0_whas____d99 ? DEF_csrFifo_enqReq_wires_0_wget__00_BITS_75_TO_0___d116 : DEF_csrFifo_enqReq_ehrReg_02_BITS_75_TO_0___d117;
  DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d119 = DEF_csrFifo_enqReq_wires_1_whas____d96 ? DEF_csrFifo_enqReq_wires_1_wget__7_BITS_75_TO_0___d115 : DEF_IF_csrFifo_enqReq_wires_0_whas__9_THEN_csrFifo_ETC___d118;
  DEF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_csrFifo_ETC___d120 = DEF_csrFifo_enqReq_wires_2_whas____d93 ? DEF_csrFifo_enqReq_wires_2_wget__4_BITS_75_TO_0___d114 : DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d119;
  DEF_IF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_NOT__ETC___d121 = DEF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_csrFifo_ETC___d120;
  DEF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_csrFifo_ETC___d122.set_bits_in_word(8191u & ((((tUInt32)(DEF_csrFifo_enqReq_wires_2_whas____d93 ? DEF_csrFifo_enqReq_wires_2_wget____d94.get_bits_in_word8(2u,
																									12u,
																									1u) : DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d105)) << 12u) | DEF_IF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_NOT__ETC___d121.get_bits_in_word32(2u,
																																													 0u,
																																													 12u)),
										 2u,
										 0u,
										 13u).set_whole_word(DEF_IF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_NOT__ETC___d121.get_whole_word(1u),
												     1u).set_whole_word(DEF_IF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_NOT__ETC___d121.get_whole_word(0u),
															0u);
  INST_csrFifo_enqReq_ehrReg.METH_write(DEF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_csrFifo_ETC___d122);
}

void MOD_mkCsrFile::RL_csrFifo_deqReq_canonicalize()
{
  tUInt8 DEF_IF_csrFifo_deqReq_wires_2_whas__23_THEN_csrFif_ETC___d132;
  DEF_csrFifo_deqReq_ehrReg__h9482 = INST_csrFifo_deqReq_ehrReg.METH_read();
  DEF_IF_csrFifo_deqReq_wires_1_whas__25_THEN_csrFif_ETC___d131 = INST_csrFifo_deqReq_wires_1.METH_whas() ? INST_csrFifo_deqReq_wires_1.METH_wget() : (INST_csrFifo_deqReq_wires_0.METH_whas() ? INST_csrFifo_deqReq_wires_0.METH_wget() : DEF_csrFifo_deqReq_ehrReg__h9482);
  DEF_IF_csrFifo_deqReq_wires_2_whas__23_THEN_csrFif_ETC___d132 = INST_csrFifo_deqReq_wires_2.METH_whas() ? INST_csrFifo_deqReq_wires_2.METH_wget() : DEF_IF_csrFifo_deqReq_wires_1_whas__25_THEN_csrFif_ETC___d131;
  INST_csrFifo_deqReq_ehrReg.METH_write(DEF_IF_csrFifo_deqReq_wires_2_whas__23_THEN_csrFif_ETC___d132);
}

void MOD_mkCsrFile::RL_csrFifo_clearReq_canonicalize()
{
  tUInt8 DEF_IF_csrFifo_clearReq_wires_1_whas__33_THEN_csrF_ETC___d139;
  DEF_csrFifo_clearReq_wires_0_whas____d135 = INST_csrFifo_clearReq_wires_0.METH_whas();
  DEF_csrFifo_clearReq_wires_0_wget____d136 = INST_csrFifo_clearReq_wires_0.METH_wget();
  DEF_csrFifo_clearReq_ehrReg___d137 = INST_csrFifo_clearReq_ehrReg.METH_read();
  DEF_IF_csrFifo_clearReq_wires_0_whas__35_THEN_csrF_ETC___d138 = DEF_csrFifo_clearReq_wires_0_whas____d135 ? DEF_csrFifo_clearReq_wires_0_wget____d136 : DEF_csrFifo_clearReq_ehrReg___d137;
  DEF_IF_csrFifo_clearReq_wires_1_whas__33_THEN_csrF_ETC___d139 = INST_csrFifo_clearReq_wires_1.METH_whas() ? INST_csrFifo_clearReq_wires_1.METH_wget() : DEF_IF_csrFifo_clearReq_wires_0_whas__35_THEN_csrF_ETC___d138;
  INST_csrFifo_clearReq_ehrReg.METH_write(DEF_IF_csrFifo_clearReq_wires_1_whas__33_THEN_csrF_ETC___d139);
}

void MOD_mkCsrFile::RL_csrFifo_canonicalize()
{
  tUInt8 DEF_csrFifo_clearReq_virtual_reg_1_read__40_OR_IF__ETC___d162;
  tUInt8 DEF_csrFifo_clearReq_virtual_reg_1_read__40_OR_IF__ETC___d153;
  tUInt8 DEF_csrFifo_clearReq_virtual_reg_1_read__40_OR_IF__ETC___d167;
  tUInt8 DEF_csrFifo_enqP_48_EQ_0_75_AND_csrFifo_clearReq_v_ETC___d177;
  tUInt8 DEF_csrFifo_clearReq_virtual_reg_1_read__40_OR_IF__ETC___d176;
  tUInt8 DEF_csrFifo_enqP_48_EQ_1_80_AND_csrFifo_clearReq_v_ETC___d181;
  tUInt8 DEF_NOT_csrFifo_clearReq_virtual_reg_1_read__40_68_ETC___d174;
  tUInt8 DEF_v__h11416;
  tUInt8 DEF_NOT_csrFifo_enqReq_virtual_reg_2_read__45_46_A_ETC___d147;
  tUInt8 DEF_next_deqP___1__h12170;
  tUInt8 DEF_NOT_csrFifo_deqReq_virtual_reg_2_read__54_55_A_ETC___d156;
  tUInt8 DEF_csrFifo_deqP__h12173;
  tUInt8 DEF_csrFifo_empty__h12273;
  tUInt8 DEF_csrFifo_full__h12244;
  tUInt8 DEF_csrFifo_clearReq_virtual_reg_1_read____d140;
  tUInt8 DEF_v__h11063;
  tUInt8 DEF__theResult_____2__h11771;
  tUInt8 DEF_IF_NOT_csrFifo_deqReq_virtual_reg_2_read__54_5_ETC___d163;
  tUInt8 DEF_csrFifo_enqP__h11754;
  tUInt8 DEF_csrFifo_clearReq_virtual_reg_1_read__40_OR_IF__ETC___d144;
  DEF_csrFifo_enqP__h11754 = INST_csrFifo_enqP.METH_read();
  DEF_csrFifo_enqReq_wires_1_wget____d97 = INST_csrFifo_enqReq_wires_1.METH_wget();
  DEF_csrFifo_enqReq_wires_0_wget____d100 = INST_csrFifo_enqReq_wires_0.METH_wget();
  DEF_csrFifo_enqReq_ehrReg___d102 = INST_csrFifo_enqReq_ehrReg.METH_read();
  DEF_csrFifo_clearReq_virtual_reg_1_read____d140 = INST_csrFifo_clearReq_virtual_reg_1.METH_read();
  DEF_csrFifo_clearReq_wires_0_whas____d135 = INST_csrFifo_clearReq_wires_0.METH_whas();
  DEF_csrFifo_clearReq_ehrReg___d137 = INST_csrFifo_clearReq_ehrReg.METH_read();
  DEF_csrFifo_clearReq_wires_0_wget____d136 = INST_csrFifo_clearReq_wires_0.METH_wget();
  DEF_csrFifo_clearReq_virtual_reg_1_read__40_OR_IF__ETC___d144 = DEF_csrFifo_clearReq_virtual_reg_1_read____d140 || (DEF_csrFifo_clearReq_wires_0_whas____d135 ? !DEF_csrFifo_clearReq_wires_0_wget____d136 : !DEF_csrFifo_clearReq_ehrReg___d137);
  DEF_IF_csrFifo_clearReq_wires_0_whas__35_THEN_csrF_ETC___d138 = DEF_csrFifo_clearReq_wires_0_whas____d135 ? DEF_csrFifo_clearReq_wires_0_wget____d136 : DEF_csrFifo_clearReq_ehrReg___d137;
  DEF_csrFifo_deqReq_ehrReg__h9482 = INST_csrFifo_deqReq_ehrReg.METH_read();
  DEF_csrFifo_enqReq_wires_1_whas____d96 = INST_csrFifo_enqReq_wires_1.METH_whas();
  DEF_csrFifo_enqReq_wires_0_whas____d99 = INST_csrFifo_enqReq_wires_0.METH_whas();
  DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d105 = DEF_csrFifo_enqReq_wires_1_whas____d96 ? DEF_csrFifo_enqReq_wires_1_wget____d97.get_bits_in_word8(2u,
																				    12u,
																				    1u) : (DEF_csrFifo_enqReq_wires_0_whas____d99 ? DEF_csrFifo_enqReq_wires_0_wget____d100.get_bits_in_word8(2u,
																																	      12u,
																																	      1u) : DEF_csrFifo_enqReq_ehrReg___d102.get_bits_in_word8(2u,
																																								       12u,
																																								       1u));
  DEF_csrFifo_full__h12244 = INST_csrFifo_full.METH_read();
  DEF_csrFifo_empty__h12273 = INST_csrFifo_empty.METH_read();
  DEF_csrFifo_deqP__h12173 = INST_csrFifo_deqP.METH_read();
  wop_primExtractWide(76u,
		      77u,
		      DEF_csrFifo_enqReq_ehrReg___d102,
		      32u,
		      75u,
		      32u,
		      0u,
		      DEF_csrFifo_enqReq_ehrReg_02_BITS_75_TO_0___d117);
  wop_primExtractWide(76u,
		      77u,
		      DEF_csrFifo_enqReq_wires_0_wget____d100,
		      32u,
		      75u,
		      32u,
		      0u,
		      DEF_csrFifo_enqReq_wires_0_wget__00_BITS_75_TO_0___d116);
  wop_primExtractWide(76u,
		      77u,
		      DEF_csrFifo_enqReq_wires_1_wget____d97,
		      32u,
		      75u,
		      32u,
		      0u,
		      DEF_csrFifo_enqReq_wires_1_wget__7_BITS_75_TO_0___d115);
  DEF_IF_csrFifo_enqReq_wires_0_whas__9_THEN_csrFifo_ETC___d118 = DEF_csrFifo_enqReq_wires_0_whas____d99 ? DEF_csrFifo_enqReq_wires_0_wget__00_BITS_75_TO_0___d116 : DEF_csrFifo_enqReq_ehrReg_02_BITS_75_TO_0___d117;
  DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d119 = DEF_csrFifo_enqReq_wires_1_whas____d96 ? DEF_csrFifo_enqReq_wires_1_wget__7_BITS_75_TO_0___d115 : DEF_IF_csrFifo_enqReq_wires_0_whas__9_THEN_csrFifo_ETC___d118;
  DEF_IF_csrFifo_enqReq_virtual_reg_2_read__45_OR_IF_ETC___d179 = DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d119;
  DEF_IF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_NOT__ETC___d183 = DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d119;
  DEF_v__h11416 = !DEF_csrFifo_enqP__h11754 && (tUInt8)1u & (DEF_csrFifo_enqP__h11754 + (tUInt8)1u);
  DEF_next_deqP___1__h12170 = !DEF_csrFifo_deqP__h12173 && (tUInt8)1u & (DEF_csrFifo_deqP__h12173 + (tUInt8)1u);
  DEF_NOT_csrFifo_enqReq_virtual_reg_2_read__45_46_A_ETC___d147 = !INST_csrFifo_enqReq_virtual_reg_2.METH_read() && DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d105;
  DEF_v__h11063 = DEF_NOT_csrFifo_enqReq_virtual_reg_2_read__45_46_A_ETC___d147 ? DEF_v__h11416 : DEF_csrFifo_enqP__h11754;
  DEF_IF_csrFifo_deqReq_wires_1_whas__25_THEN_csrFif_ETC___d131 = INST_csrFifo_deqReq_wires_1.METH_whas() ? INST_csrFifo_deqReq_wires_1.METH_wget() : (INST_csrFifo_deqReq_wires_0.METH_whas() ? INST_csrFifo_deqReq_wires_0.METH_wget() : DEF_csrFifo_deqReq_ehrReg__h9482);
  DEF_NOT_csrFifo_deqReq_virtual_reg_2_read__54_55_A_ETC___d156 = !INST_csrFifo_deqReq_virtual_reg_2.METH_read() && DEF_IF_csrFifo_deqReq_wires_1_whas__25_THEN_csrFif_ETC___d131;
  DEF__theResult_____2__h11771 = DEF_NOT_csrFifo_deqReq_virtual_reg_2_read__54_55_A_ETC___d156 ? DEF_next_deqP___1__h12170 : DEF_csrFifo_deqP__h12173;
  DEF_IF_NOT_csrFifo_deqReq_virtual_reg_2_read__54_5_ETC___d163 = DEF__theResult_____2__h11771 == DEF_v__h11063;
  DEF_NOT_csrFifo_clearReq_virtual_reg_1_read__40_68_ETC___d174 = (!DEF_csrFifo_clearReq_virtual_reg_1_read____d140 && DEF_IF_csrFifo_clearReq_wires_0_whas__35_THEN_csrF_ETC___d138) || (DEF_IF_NOT_csrFifo_deqReq_virtual_reg_2_read__54_5_ETC___d163 && (DEF_NOT_csrFifo_enqReq_virtual_reg_2_read__45_46_A_ETC___d147 ? DEF_csrFifo_empty__h12273 : DEF_NOT_csrFifo_deqReq_virtual_reg_2_read__54_55_A_ETC___d156 || DEF_csrFifo_empty__h12273));
  DEF_csrFifo_clearReq_virtual_reg_1_read__40_OR_IF__ETC___d176 = DEF_csrFifo_clearReq_virtual_reg_1_read__40_OR_IF__ETC___d144 && DEF_NOT_csrFifo_enqReq_virtual_reg_2_read__45_46_A_ETC___d147;
  DEF_csrFifo_enqP_48_EQ_1_80_AND_csrFifo_clearReq_v_ETC___d181 = DEF_csrFifo_enqP__h11754 == (tUInt8)1u && DEF_csrFifo_clearReq_virtual_reg_1_read__40_OR_IF__ETC___d176;
  DEF_csrFifo_enqP_48_EQ_0_75_AND_csrFifo_clearReq_v_ETC___d177 = DEF_csrFifo_enqP__h11754 == (tUInt8)0u && DEF_csrFifo_clearReq_virtual_reg_1_read__40_OR_IF__ETC___d176;
  DEF_csrFifo_clearReq_virtual_reg_1_read__40_OR_IF__ETC___d167 = DEF_csrFifo_clearReq_virtual_reg_1_read__40_OR_IF__ETC___d144 && (DEF_IF_NOT_csrFifo_deqReq_virtual_reg_2_read__54_5_ETC___d163 && (DEF_NOT_csrFifo_enqReq_virtual_reg_2_read__45_46_A_ETC___d147 || DEF_csrFifo_full__h12244));
  DEF_csrFifo_clearReq_virtual_reg_1_read__40_OR_IF__ETC___d153 = DEF_csrFifo_clearReq_virtual_reg_1_read__40_OR_IF__ETC___d144 && DEF_v__h11063;
  DEF_csrFifo_clearReq_virtual_reg_1_read__40_OR_IF__ETC___d162 = DEF_csrFifo_clearReq_virtual_reg_1_read__40_OR_IF__ETC___d144 && DEF__theResult_____2__h11771;
  DEF__0_CONCAT_DONTCARE___d182.set_bits_in_word(UWide_literal_77_haaaaaaaaaaaaaaaaaaa.get_bits_in_word32(2u,
													  0u,
													  13u),
						 2u,
						 0u,
						 13u).set_whole_word(UWide_literal_77_haaaaaaaaaaaaaaaaaaa.get_whole_word(1u),
								     1u).set_whole_word(UWide_literal_77_haaaaaaaaaaaaaaaaaaa.get_whole_word(0u),
											0u);
  DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d184.set_bits_in_word(8191u & ((((tUInt32)(DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d105)) << 12u) | DEF_IF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_NOT__ETC___d183.get_bits_in_word32(2u,
																																 0u,
																																 12u)),
										 2u,
										 0u,
										 13u).set_whole_word(DEF_IF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_NOT__ETC___d183.get_whole_word(1u),
												     1u).set_whole_word(DEF_IF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_NOT__ETC___d183.get_whole_word(0u),
															0u);
  INST_csrFifo_enqP.METH_write(DEF_csrFifo_clearReq_virtual_reg_1_read__40_OR_IF__ETC___d153);
  INST_csrFifo_deqP.METH_write(DEF_csrFifo_clearReq_virtual_reg_1_read__40_OR_IF__ETC___d162);
  INST_csrFifo_full.METH_write(DEF_csrFifo_clearReq_virtual_reg_1_read__40_OR_IF__ETC___d167);
  INST_csrFifo_empty.METH_write(DEF_NOT_csrFifo_clearReq_virtual_reg_1_read__40_68_ETC___d174);
  if (DEF_csrFifo_enqP_48_EQ_0_75_AND_csrFifo_clearReq_v_ETC___d177)
    INST_csrFifo_data_0.METH_write(DEF_IF_csrFifo_enqReq_virtual_reg_2_read__45_OR_IF_ETC___d179);
  if (DEF_csrFifo_enqP_48_EQ_1_80_AND_csrFifo_clearReq_v_ETC___d181)
    INST_csrFifo_data_1.METH_write(DEF_IF_csrFifo_enqReq_virtual_reg_2_read__45_OR_IF_ETC___d179);
  INST_csrFifo_clearReq_ignored_wires_1.METH_wset(DEF_IF_csrFifo_clearReq_wires_0_whas__35_THEN_csrF_ETC___d138);
  INST_csrFifo_clearReq_wires_1.METH_wset((tUInt8)0u);
  INST_csrFifo_clearReq_virtual_reg_1.METH_write((tUInt8)0u);
  INST_csrFifo_enqReq_wires_2.METH_wset(DEF__0_CONCAT_DONTCARE___d182);
  INST_csrFifo_enqReq_ignored_wires_2.METH_wset(DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d184);
  INST_csrFifo_enqReq_virtual_reg_2.METH_write((tUInt8)0u);
  INST_csrFifo_deqReq_wires_2.METH_wset((tUInt8)0u);
  INST_csrFifo_deqReq_virtual_reg_2.METH_write((tUInt8)0u);
  INST_csrFifo_deqReq_ignored_wires_2.METH_wset(DEF_IF_csrFifo_deqReq_wires_1_whas__25_THEN_csrFif_ETC___d131);
}

void MOD_mkCsrFile::RL_count()
{
  tUInt32 DEF_x__h13312;
  DEF__read__h110 = INST_cycles.METH_read();
  DEF_x__h13312 = DEF__read__h110 + 1u;
  INST_cycles.METH_write(DEF_x__h13312);
  if (!(PORT_RST_N == (tUInt8)0u))
    dollar_display(sim_hdl, this, "s,32", &__str_literal_1, DEF__read__h110);
}


/* Methods */

void MOD_mkCsrFile::METH_start(tUInt32 ARG_start_id)
{
  INST_startReg.METH_write((tUInt8)1u);
  INST_cycles.METH_write(0u);
  INST_coreId.METH_write(ARG_start_id);
}

tUInt8 MOD_mkCsrFile::METH_RDY_start()
{
  tUInt8 PORT_RDY_start;
  tUInt8 DEF_CAN_FIRE_start;
  DEF_startReg_read____d185 = INST_startReg.METH_read();
  DEF_CAN_FIRE_start = !DEF_startReg_read____d185;
  PORT_RDY_start = DEF_CAN_FIRE_start;
  return PORT_RDY_start;
}

tUInt8 MOD_mkCsrFile::METH_started()
{
  tUInt8 PORT_started;
  DEF_startReg_read____d185 = INST_startReg.METH_read();
  PORT_started = DEF_startReg_read____d185;
  return PORT_started;
}

tUInt8 MOD_mkCsrFile::METH_RDY_started()
{
  tUInt8 PORT_RDY_started;
  tUInt8 DEF_CAN_FIRE_started;
  DEF_CAN_FIRE_started = (tUInt8)1u;
  PORT_RDY_started = DEF_CAN_FIRE_started;
  return PORT_RDY_started;
}

tUInt32 MOD_mkCsrFile::METH_rd(tUInt32 ARG_rd_idx)
{
  tUInt32 DEF_IF_rd_idx_EQ_0xF10_91_THEN_coreId_read__92_ELS_ETC___d193;
  tUInt32 DEF__read__h139;
  tUInt32 PORT_rd;
  DEF__read__h139 = INST_coreId.METH_read();
  DEF__read__h110 = INST_cycles.METH_read();
  DEF_x_data2__h13878 = INST_numInsts.METH_read();
  DEF_IF_rd_idx_EQ_0xF10_91_THEN_coreId_read__92_ELS_ETC___d193 = DEF__read__h139;
  switch (ARG_rd_idx) {
  case 3072u:
    PORT_rd = DEF__read__h110;
    break;
  case 3074u:
    PORT_rd = DEF_x_data2__h13878;
    break;
  default:
    PORT_rd = DEF_IF_rd_idx_EQ_0xF10_91_THEN_coreId_read__92_ELS_ETC___d193;
  }
  return PORT_rd;
}

tUInt8 MOD_mkCsrFile::METH_RDY_rd()
{
  tUInt8 PORT_RDY_rd;
  tUInt8 DEF_CAN_FIRE_rd;
  DEF_CAN_FIRE_rd = (tUInt8)1u;
  PORT_RDY_rd = DEF_CAN_FIRE_rd;
  return PORT_RDY_rd;
}

void MOD_mkCsrFile::METH_wr(tUInt32 ARG_wr_idx, tUInt32 ARG_wr_val)
{
  tUInt64 DEF_toHostFifo_enqReq_ehrReg_0_BIT_50_1_CONCAT_IF__ETC___d211;
  tUInt64 DEF__1_CONCAT_wr_val_BITS_17_TO_0_08_CONCAT_numInst_ETC___d209;
  tUInt32 DEF_x__h14068;
  tUInt8 DEF_wr_idx_BIT_12_95_AND_wr_idx_BITS_11_TO_0_96_EQ_ETC___d198;
  tUInt32 DEF_x__h13518;
  DEF_toHostFifo_enqReq_ehrReg___d10 = INST_toHostFifo_enqReq_ehrReg.METH_read();
  DEF_x__h14543 = INST_numBrMiss.METH_read();
  DEF_x__h14444 = INST_numBr.METH_read();
  DEF_x__h14541 = INST_numJrMiss.METH_read();
  DEF_x__h14436 = INST_numJr.METH_read();
  DEF_x__h14537 = INST_numJMiss.METH_read();
  DEF_x__h14428 = INST_numJ.METH_read();
  DEF__read__h226 = INST_numBPMiss.METH_read();
  DEF_x__h14412 = INST_numCtr.METH_read();
  DEF_x__h14447 = INST_numMem.METH_read();
  DEF_x_data2__h13878 = INST_numInsts.METH_read();
  DEF_toHostFifo_enqReq_ehrReg_0_BITS_49_TO_0___d25 = (tUInt64)(1125899906842623llu & DEF_toHostFifo_enqReq_ehrReg___d10);
  DEF_x__h13518 = (tUInt32)(4095u & ARG_wr_idx);
  DEF_toHostFifo_enqReq_ehrReg_0_BIT_50___d11 = (tUInt8)(DEF_toHostFifo_enqReq_ehrReg___d10 >> 50u);
  DEF_wr_idx_BIT_12_95_AND_wr_idx_BITS_11_TO_0_96_EQ_ETC___d198 = (tUInt8)(ARG_wr_idx >> 12u) && DEF_x__h13518 == 1920u;
  DEF_x__h14068 = DEF_x_data2__h13878 + 1u;
  DEF__1_CONCAT_wr_val_BITS_17_TO_0_08_CONCAT_numInst_ETC___d209 = 2251799813685247llu & (((((tUInt64)((tUInt8)1u)) << 50u) | (((tUInt64)((tUInt32)(262143u & ARG_wr_val))) << 32u)) | (tUInt64)(DEF_x_data2__h13878));
  DEF_toHostFifo_enqReq_ehrReg_0_BIT_50_1_CONCAT_IF__ETC___d211 = 2251799813685247llu & ((((tUInt64)(DEF_toHostFifo_enqReq_ehrReg_0_BIT_50___d11)) << 50u) | DEF_toHostFifo_enqReq_ehrReg_0_BITS_49_TO_0___d25);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_wr_idx_BIT_12_95_AND_wr_idx_BITS_11_TO_0_96_EQ_ETC___d198)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483650u, &__str_literal_2);
    if (DEF_wr_idx_BIT_12_95_AND_wr_idx_BITS_11_TO_0_96_EQ_ETC___d198)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483650u, &__str_literal_3);
    if (DEF_wr_idx_BIT_12_95_AND_wr_idx_BITS_11_TO_0_96_EQ_ETC___d198)
      dollar_fwrite(sim_hdl, this, "32,s,32", 2147483650u, &__str_literal_4, DEF_x__h14412);
    if (DEF_wr_idx_BIT_12_95_AND_wr_idx_BITS_11_TO_0_96_EQ_ETC___d198)
      dollar_fwrite(sim_hdl, this, "32,s,32", 2147483650u, &__str_literal_5, DEF_x__h14447);
    if (DEF_wr_idx_BIT_12_95_AND_wr_idx_BITS_11_TO_0_96_EQ_ETC___d198)
      dollar_fwrite(sim_hdl, this, "32,s,32", 2147483650u, &__str_literal_6, DEF__read__h226);
    if (DEF_wr_idx_BIT_12_95_AND_wr_idx_BITS_11_TO_0_96_EQ_ETC___d198)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483650u, &__str_literal_7);
    if (DEF_wr_idx_BIT_12_95_AND_wr_idx_BITS_11_TO_0_96_EQ_ETC___d198)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483650u, &__str_literal_8);
    if (DEF_wr_idx_BIT_12_95_AND_wr_idx_BITS_11_TO_0_96_EQ_ETC___d198)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,32,32",
		    2147483650u,
		    &__str_literal_9,
		    DEF_x__h14537,
		    DEF_x__h14428);
    if (DEF_wr_idx_BIT_12_95_AND_wr_idx_BITS_11_TO_0_96_EQ_ETC___d198)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,32,32",
		    2147483650u,
		    &__str_literal_10,
		    DEF_x__h14541,
		    DEF_x__h14436);
    if (DEF_wr_idx_BIT_12_95_AND_wr_idx_BITS_11_TO_0_96_EQ_ETC___d198)
      dollar_fwrite(sim_hdl,
		    this,
		    "32,s,32,32",
		    2147483650u,
		    &__str_literal_11,
		    DEF_x__h14543,
		    DEF_x__h14444);
    if (DEF_wr_idx_BIT_12_95_AND_wr_idx_BITS_11_TO_0_96_EQ_ETC___d198)
      dollar_fwrite(sim_hdl, this, "32,s", 2147483650u, &__str_literal_7);
  }
  if (DEF_wr_idx_BIT_12_95_AND_wr_idx_BITS_11_TO_0_96_EQ_ETC___d198)
    INST_toHostFifo_enqReq_wires_0.METH_wset(DEF__1_CONCAT_wr_val_BITS_17_TO_0_08_CONCAT_numInst_ETC___d209);
  if (DEF_wr_idx_BIT_12_95_AND_wr_idx_BITS_11_TO_0_96_EQ_ETC___d198)
    INST_toHostFifo_enqReq_ignored_wires_0.METH_wset(DEF_toHostFifo_enqReq_ehrReg_0_BIT_50_1_CONCAT_IF__ETC___d211);
  if (DEF_wr_idx_BIT_12_95_AND_wr_idx_BITS_11_TO_0_96_EQ_ETC___d198)
    INST_toHostFifo_enqReq_virtual_reg_0.METH_write((tUInt8)0u);
  INST_numInsts.METH_write(DEF_x__h14068);
}

tUInt8 MOD_mkCsrFile::METH_RDY_wr()
{
  tUInt8 PORT_RDY_wr;
  tUInt8 DEF_CAN_FIRE_wr;
  DEF_toHostFifo_full__h5776 = INST_toHostFifo_full.METH_read();
  DEF_CAN_FIRE_wr = !DEF_toHostFifo_full__h5776;
  PORT_RDY_wr = DEF_CAN_FIRE_wr;
  return PORT_RDY_wr;
}

tUInt64 MOD_mkCsrFile::METH_cpuToHost()
{
  tUInt8 DEF_SEL_ARR_toHostFifo_data_0_13_BITS_49_TO_48_14__ETC___d218;
  tUInt32 DEF_SEL_ARR_toHostFifo_data_0_13_BITS_47_TO_32_19__ETC___d222;
  tUInt32 DEF_SEL_ARR_toHostFifo_data_0_13_BITS_31_TO_0_23_t_ETC___d226;
  tUInt32 DEF__read_data__h14266;
  tUInt32 DEF__read_data__h14260;
  tUInt32 DEF__read_data2__h14267;
  tUInt32 DEF__read_data2__h14261;
  tUInt64 DEF_toHostFifo_data_0___d213;
  tUInt64 DEF_toHostFifo_data_1___d215;
  tUInt64 PORT_cpuToHost;
  DEF_toHostFifo_data_1___d215 = INST_toHostFifo_data_1.METH_read();
  DEF_toHostFifo_data_0___d213 = INST_toHostFifo_data_0.METH_read();
  DEF_toHostFifo_deqReq_ehrReg___d37 = INST_toHostFifo_deqReq_ehrReg.METH_read();
  DEF_x__h14245 = INST_toHostFifo_deqP.METH_read();
  DEF__read_data2__h14261 = (tUInt32)(DEF_toHostFifo_data_0___d213);
  DEF__read_data2__h14267 = (tUInt32)(DEF_toHostFifo_data_1___d215);
  DEF__read_data__h14260 = (tUInt32)(65535u & (DEF_toHostFifo_data_0___d213 >> 32u));
  DEF__read_data__h14266 = (tUInt32)(65535u & (DEF_toHostFifo_data_1___d215 >> 32u));
  switch (DEF_x__h14245) {
  case (tUInt8)0u:
    DEF_SEL_ARR_toHostFifo_data_0_13_BITS_31_TO_0_23_t_ETC___d226 = DEF__read_data2__h14261;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_toHostFifo_data_0_13_BITS_31_TO_0_23_t_ETC___d226 = DEF__read_data2__h14267;
    break;
  default:
    DEF_SEL_ARR_toHostFifo_data_0_13_BITS_31_TO_0_23_t_ETC___d226 = 2863311530u;
  }
  switch (DEF_x__h14245) {
  case (tUInt8)0u:
    DEF_SEL_ARR_toHostFifo_data_0_13_BITS_47_TO_32_19__ETC___d222 = DEF__read_data__h14260;
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_toHostFifo_data_0_13_BITS_47_TO_32_19__ETC___d222 = DEF__read_data__h14266;
    break;
  default:
    DEF_SEL_ARR_toHostFifo_data_0_13_BITS_47_TO_32_19__ETC___d222 = 43690u;
  }
  switch (DEF_x__h14245) {
  case (tUInt8)0u:
    DEF_SEL_ARR_toHostFifo_data_0_13_BITS_49_TO_48_14__ETC___d218 = (tUInt8)(DEF_toHostFifo_data_0___d213 >> 48u);
    break;
  case (tUInt8)1u:
    DEF_SEL_ARR_toHostFifo_data_0_13_BITS_49_TO_48_14__ETC___d218 = (tUInt8)(DEF_toHostFifo_data_1___d215 >> 48u);
    break;
  default:
    DEF_SEL_ARR_toHostFifo_data_0_13_BITS_49_TO_48_14__ETC___d218 = (tUInt8)2u;
  }
  PORT_cpuToHost = 1125899906842623llu & (((((tUInt64)(DEF_SEL_ARR_toHostFifo_data_0_13_BITS_49_TO_48_14__ETC___d218)) << 48u) | (((tUInt64)(DEF_SEL_ARR_toHostFifo_data_0_13_BITS_47_TO_32_19__ETC___d222)) << 32u)) | (tUInt64)(DEF_SEL_ARR_toHostFifo_data_0_13_BITS_31_TO_0_23_t_ETC___d226));
  INST_toHostFifo_deqReq_wires_0.METH_wset((tUInt8)1u);
  INST_toHostFifo_deqReq_virtual_reg_0.METH_write((tUInt8)0u);
  INST_toHostFifo_deqReq_ignored_wires_0.METH_wset(DEF_toHostFifo_deqReq_ehrReg___d37);
  return PORT_cpuToHost;
}

tUInt8 MOD_mkCsrFile::METH_RDY_cpuToHost()
{
  tUInt8 PORT_RDY_cpuToHost;
  tUInt8 DEF_CAN_FIRE_cpuToHost;
  DEF_toHostFifo_empty__h5805 = INST_toHostFifo_empty.METH_read();
  DEF_CAN_FIRE_cpuToHost = !DEF_toHostFifo_empty__h5805;
  PORT_RDY_cpuToHost = DEF_CAN_FIRE_cpuToHost;
  return PORT_RDY_cpuToHost;
}

void MOD_mkCsrFile::METH_incInstTypeCnt(tUInt8 ARG_incInstTypeCnt_inst)
{
  tUInt32 DEF_x__h14402;
  tUInt32 DEF_x__h14424;
  tUInt32 DEF_x__h14432;
  tUInt32 DEF_x__h14440;
  tUInt32 DEF_x__h14327;
  tUInt8 DEF_incInstTypeCnt_inst_EQ_2_27_OR_incInstTypeCnt__ETC___d231;
  tUInt8 DEF_incInstTypeCnt_inst_EQ_1___d236;
  tUInt8 DEF_incInstTypeCnt_inst_EQ_2___d227;
  tUInt8 DEF_incInstTypeCnt_inst_EQ_3___d228;
  tUInt8 DEF_incInstTypeCnt_inst_EQ_4___d229;
  DEF_x__h14444 = INST_numBr.METH_read();
  DEF_x__h14436 = INST_numJr.METH_read();
  DEF_x__h14428 = INST_numJ.METH_read();
  DEF_x__h14412 = INST_numCtr.METH_read();
  DEF_x__h14447 = INST_numMem.METH_read();
  DEF_incInstTypeCnt_inst_EQ_4___d229 = ARG_incInstTypeCnt_inst == (tUInt8)4u;
  DEF_incInstTypeCnt_inst_EQ_3___d228 = ARG_incInstTypeCnt_inst == (tUInt8)3u;
  DEF_incInstTypeCnt_inst_EQ_2___d227 = ARG_incInstTypeCnt_inst == (tUInt8)2u;
  DEF_incInstTypeCnt_inst_EQ_1___d236 = ARG_incInstTypeCnt_inst == (tUInt8)1u;
  DEF_incInstTypeCnt_inst_EQ_2_27_OR_incInstTypeCnt__ETC___d231 = DEF_incInstTypeCnt_inst_EQ_2___d227 || (DEF_incInstTypeCnt_inst_EQ_3___d228 || DEF_incInstTypeCnt_inst_EQ_4___d229);
  DEF_x__h14327 = DEF_x__h14447 + 1u;
  DEF_x__h14432 = DEF_x__h14436 + 1u;
  DEF_x__h14440 = DEF_x__h14444 + 1u;
  DEF_x__h14424 = DEF_x__h14428 + 1u;
  DEF_x__h14402 = DEF_x__h14412 + 1u;
  if (DEF_incInstTypeCnt_inst_EQ_2_27_OR_incInstTypeCnt__ETC___d231)
    INST_numCtr.METH_write(DEF_x__h14402);
  if (DEF_incInstTypeCnt_inst_EQ_2___d227)
    INST_numJ.METH_write(DEF_x__h14424);
  if (DEF_incInstTypeCnt_inst_EQ_3___d228)
    INST_numJr.METH_write(DEF_x__h14432);
  if (DEF_incInstTypeCnt_inst_EQ_4___d229)
    INST_numBr.METH_write(DEF_x__h14440);
  if (DEF_incInstTypeCnt_inst_EQ_1___d236)
    INST_numMem.METH_write(DEF_x__h14327);
}

tUInt8 MOD_mkCsrFile::METH_RDY_incInstTypeCnt()
{
  tUInt8 PORT_RDY_incInstTypeCnt;
  tUInt8 DEF_CAN_FIRE_incInstTypeCnt;
  DEF_CAN_FIRE_incInstTypeCnt = (tUInt8)1u;
  PORT_RDY_incInstTypeCnt = DEF_CAN_FIRE_incInstTypeCnt;
  return PORT_RDY_incInstTypeCnt;
}

void MOD_mkCsrFile::METH_incBPMissCnt()
{
  tUInt32 DEF_x__h14462;
  DEF__read__h226 = INST_numBPMiss.METH_read();
  DEF_x__h14462 = DEF__read__h226 + 1u;
  INST_numBPMiss.METH_write(DEF_x__h14462);
}

tUInt8 MOD_mkCsrFile::METH_RDY_incBPMissCnt()
{
  tUInt8 PORT_RDY_incBPMissCnt;
  tUInt8 DEF_CAN_FIRE_incBPMissCnt;
  DEF_CAN_FIRE_incBPMissCnt = (tUInt8)1u;
  PORT_RDY_incBPMissCnt = DEF_CAN_FIRE_incBPMissCnt;
  return PORT_RDY_incBPMissCnt;
}

void MOD_mkCsrFile::METH_incMissInstTypeCnt(tUInt8 ARG_incMissInstTypeCnt_inst)
{
  tUInt32 DEF_x__h14486;
  tUInt32 DEF_x__h14493;
  tUInt32 DEF_x__h14500;
  tUInt8 DEF_incMissInstTypeCnt_inst_EQ_0___d239;
  tUInt8 DEF_incMissInstTypeCnt_inst_EQ_1___d241;
  tUInt8 DEF_incMissInstTypeCnt_inst_EQ_2___d243;
  DEF_x__h14543 = INST_numBrMiss.METH_read();
  DEF_x__h14541 = INST_numJrMiss.METH_read();
  DEF_x__h14537 = INST_numJMiss.METH_read();
  DEF_incMissInstTypeCnt_inst_EQ_2___d243 = ARG_incMissInstTypeCnt_inst == (tUInt8)2u;
  DEF_incMissInstTypeCnt_inst_EQ_0___d239 = ARG_incMissInstTypeCnt_inst == (tUInt8)0u;
  DEF_incMissInstTypeCnt_inst_EQ_1___d241 = ARG_incMissInstTypeCnt_inst == (tUInt8)1u;
  DEF_x__h14500 = DEF_x__h14543 + 1u;
  DEF_x__h14493 = DEF_x__h14541 + 1u;
  DEF_x__h14486 = DEF_x__h14537 + 1u;
  if (DEF_incMissInstTypeCnt_inst_EQ_0___d239)
    INST_numJMiss.METH_write(DEF_x__h14486);
  if (DEF_incMissInstTypeCnt_inst_EQ_1___d241)
    INST_numJrMiss.METH_write(DEF_x__h14493);
  if (DEF_incMissInstTypeCnt_inst_EQ_2___d243)
    INST_numBrMiss.METH_write(DEF_x__h14500);
}

tUInt8 MOD_mkCsrFile::METH_RDY_incMissInstTypeCnt()
{
  tUInt8 PORT_RDY_incMissInstTypeCnt;
  tUInt8 DEF_CAN_FIRE_incMissInstTypeCnt;
  DEF_CAN_FIRE_incMissInstTypeCnt = (tUInt8)1u;
  PORT_RDY_incMissInstTypeCnt = DEF_CAN_FIRE_incMissInstTypeCnt;
  return PORT_RDY_incMissInstTypeCnt;
}


/* Reset routines */

void MOD_mkCsrFile::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_toHostFifo_full.reset_RST(ARG_rst_in);
  INST_toHostFifo_enqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_toHostFifo_enqP.reset_RST(ARG_rst_in);
  INST_toHostFifo_empty.reset_RST(ARG_rst_in);
  INST_toHostFifo_deqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_toHostFifo_deqP.reset_RST(ARG_rst_in);
  INST_toHostFifo_clearReq_ehrReg.reset_RST(ARG_rst_in);
  INST_startReg.reset_RST(ARG_rst_in);
  INST_numMem.reset_RST(ARG_rst_in);
  INST_numJrMiss.reset_RST(ARG_rst_in);
  INST_numJr.reset_RST(ARG_rst_in);
  INST_numJMiss.reset_RST(ARG_rst_in);
  INST_numJ.reset_RST(ARG_rst_in);
  INST_numInsts.reset_RST(ARG_rst_in);
  INST_numCtr.reset_RST(ARG_rst_in);
  INST_numBrMiss.reset_RST(ARG_rst_in);
  INST_numBr.reset_RST(ARG_rst_in);
  INST_numBPMiss.reset_RST(ARG_rst_in);
  INST_cycles.reset_RST(ARG_rst_in);
  INST_csrFifo_full.reset_RST(ARG_rst_in);
  INST_csrFifo_enqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_csrFifo_enqP.reset_RST(ARG_rst_in);
  INST_csrFifo_empty.reset_RST(ARG_rst_in);
  INST_csrFifo_deqReq_ehrReg.reset_RST(ARG_rst_in);
  INST_csrFifo_deqP.reset_RST(ARG_rst_in);
  INST_csrFifo_clearReq_ehrReg.reset_RST(ARG_rst_in);
  INST_coreId.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkCsrFile::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkCsrFile::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_coreId.dump_state(indent + 2u);
  INST_csrFifo_clearReq_ehrReg.dump_state(indent + 2u);
  INST_csrFifo_clearReq_ignored_wires_0.dump_state(indent + 2u);
  INST_csrFifo_clearReq_ignored_wires_1.dump_state(indent + 2u);
  INST_csrFifo_clearReq_virtual_reg_0.dump_state(indent + 2u);
  INST_csrFifo_clearReq_virtual_reg_1.dump_state(indent + 2u);
  INST_csrFifo_clearReq_wires_0.dump_state(indent + 2u);
  INST_csrFifo_clearReq_wires_1.dump_state(indent + 2u);
  INST_csrFifo_data_0.dump_state(indent + 2u);
  INST_csrFifo_data_1.dump_state(indent + 2u);
  INST_csrFifo_deqP.dump_state(indent + 2u);
  INST_csrFifo_deqReq_ehrReg.dump_state(indent + 2u);
  INST_csrFifo_deqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_csrFifo_deqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_csrFifo_deqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_csrFifo_deqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_csrFifo_deqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_csrFifo_deqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_csrFifo_deqReq_wires_0.dump_state(indent + 2u);
  INST_csrFifo_deqReq_wires_1.dump_state(indent + 2u);
  INST_csrFifo_deqReq_wires_2.dump_state(indent + 2u);
  INST_csrFifo_empty.dump_state(indent + 2u);
  INST_csrFifo_enqP.dump_state(indent + 2u);
  INST_csrFifo_enqReq_ehrReg.dump_state(indent + 2u);
  INST_csrFifo_enqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_csrFifo_enqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_csrFifo_enqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_csrFifo_enqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_csrFifo_enqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_csrFifo_enqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_csrFifo_enqReq_wires_0.dump_state(indent + 2u);
  INST_csrFifo_enqReq_wires_1.dump_state(indent + 2u);
  INST_csrFifo_enqReq_wires_2.dump_state(indent + 2u);
  INST_csrFifo_full.dump_state(indent + 2u);
  INST_cycles.dump_state(indent + 2u);
  INST_numBPMiss.dump_state(indent + 2u);
  INST_numBr.dump_state(indent + 2u);
  INST_numBrMiss.dump_state(indent + 2u);
  INST_numCtr.dump_state(indent + 2u);
  INST_numInsts.dump_state(indent + 2u);
  INST_numJ.dump_state(indent + 2u);
  INST_numJMiss.dump_state(indent + 2u);
  INST_numJr.dump_state(indent + 2u);
  INST_numJrMiss.dump_state(indent + 2u);
  INST_numMem.dump_state(indent + 2u);
  INST_startReg.dump_state(indent + 2u);
  INST_toHostFifo_clearReq_ehrReg.dump_state(indent + 2u);
  INST_toHostFifo_clearReq_ignored_wires_0.dump_state(indent + 2u);
  INST_toHostFifo_clearReq_ignored_wires_1.dump_state(indent + 2u);
  INST_toHostFifo_clearReq_virtual_reg_0.dump_state(indent + 2u);
  INST_toHostFifo_clearReq_virtual_reg_1.dump_state(indent + 2u);
  INST_toHostFifo_clearReq_wires_0.dump_state(indent + 2u);
  INST_toHostFifo_clearReq_wires_1.dump_state(indent + 2u);
  INST_toHostFifo_data_0.dump_state(indent + 2u);
  INST_toHostFifo_data_1.dump_state(indent + 2u);
  INST_toHostFifo_deqP.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_ehrReg.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_wires_0.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_wires_1.dump_state(indent + 2u);
  INST_toHostFifo_deqReq_wires_2.dump_state(indent + 2u);
  INST_toHostFifo_empty.dump_state(indent + 2u);
  INST_toHostFifo_enqP.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_ehrReg.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_ignored_wires_0.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_ignored_wires_1.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_ignored_wires_2.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_virtual_reg_0.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_virtual_reg_1.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_virtual_reg_2.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_wires_0.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_wires_1.dump_state(indent + 2u);
  INST_toHostFifo_enqReq_wires_2.dump_state(indent + 2u);
  INST_toHostFifo_full.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkCsrFile::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 136u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_NOT__ETC___d183", 76u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_NOT__ETC___d121", 76u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_csrFifo_clearReq_wires_0_whas__35_THEN_csrF_ETC___d138", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_csrFifo_deqReq_wires_1_whas__25_THEN_csrFif_ETC___d131", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_csrFifo_enqReq_virtual_reg_2_read__45_OR_IF_ETC___d179", 76u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_csrFifo_enqReq_wires_0_whas__9_THEN_csrFifo_ETC___d118", 76u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d105", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d119", 76u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d184", 77u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_csrFifo_enqReq_wires_2_whas__3_THEN_csrFifo_ETC___d120", 76u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_csrFifo_enqReq_wires_2_whas__3_THEN_csrFifo_ETC___d122", 77u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d46", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d39", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d13", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d27", 50u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_DONTCARE___d182", 77u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h110", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_read__h226", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrFifo_clearReq_ehrReg___d137", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrFifo_clearReq_wires_0_wget____d136", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrFifo_clearReq_wires_0_whas____d135", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrFifo_deqReq_ehrReg__h9482", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrFifo_enqReq_ehrReg_02_BITS_75_TO_0___d117", 76u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrFifo_enqReq_ehrReg___d102", 77u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrFifo_enqReq_wires_0_wget__00_BITS_75_TO_0___d116", 76u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrFifo_enqReq_wires_0_wget____d100", 77u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrFifo_enqReq_wires_0_whas____d99", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrFifo_enqReq_wires_1_wget__7_BITS_75_TO_0___d115", 76u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrFifo_enqReq_wires_1_wget____d97", 77u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrFifo_enqReq_wires_1_whas____d96", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrFifo_enqReq_wires_2_wget__4_BITS_75_TO_0___d114", 76u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "csrFifo_enqReq_wires_2_wget____d94", 77u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "startReg_read____d185", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_clearReq_ehrReg___d45", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_clearReq_wires_0_wget____d44", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_clearReq_wires_0_whas____d43", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_deqReq_ehrReg___d37", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_empty__h5805", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_enqReq_ehrReg_0_BITS_49_TO_0___d25", 50u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_enqReq_ehrReg_0_BIT_50___d11", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_enqReq_ehrReg___d10", 51u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_enqReq_wires_0_wget____d8", 51u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_enqReq_wires_0_whas____d7", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_enqReq_wires_1_wget____d5", 51u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_enqReq_wires_1_whas____d4", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "toHostFifo_full__h5776", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h14245", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h14412", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h14428", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h14436", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h14444", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h14447", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h14537", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h14541", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h14543", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x_data2__h13878", 32u);
  num = INST_coreId.dump_VCD_defs(num);
  num = INST_csrFifo_clearReq_ehrReg.dump_VCD_defs(num);
  num = INST_csrFifo_clearReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_csrFifo_clearReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_csrFifo_clearReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_csrFifo_clearReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_csrFifo_clearReq_wires_0.dump_VCD_defs(num);
  num = INST_csrFifo_clearReq_wires_1.dump_VCD_defs(num);
  num = INST_csrFifo_data_0.dump_VCD_defs(num);
  num = INST_csrFifo_data_1.dump_VCD_defs(num);
  num = INST_csrFifo_deqP.dump_VCD_defs(num);
  num = INST_csrFifo_deqReq_ehrReg.dump_VCD_defs(num);
  num = INST_csrFifo_deqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_csrFifo_deqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_csrFifo_deqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_csrFifo_deqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_csrFifo_deqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_csrFifo_deqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_csrFifo_deqReq_wires_0.dump_VCD_defs(num);
  num = INST_csrFifo_deqReq_wires_1.dump_VCD_defs(num);
  num = INST_csrFifo_deqReq_wires_2.dump_VCD_defs(num);
  num = INST_csrFifo_empty.dump_VCD_defs(num);
  num = INST_csrFifo_enqP.dump_VCD_defs(num);
  num = INST_csrFifo_enqReq_ehrReg.dump_VCD_defs(num);
  num = INST_csrFifo_enqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_csrFifo_enqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_csrFifo_enqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_csrFifo_enqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_csrFifo_enqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_csrFifo_enqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_csrFifo_enqReq_wires_0.dump_VCD_defs(num);
  num = INST_csrFifo_enqReq_wires_1.dump_VCD_defs(num);
  num = INST_csrFifo_enqReq_wires_2.dump_VCD_defs(num);
  num = INST_csrFifo_full.dump_VCD_defs(num);
  num = INST_cycles.dump_VCD_defs(num);
  num = INST_numBPMiss.dump_VCD_defs(num);
  num = INST_numBr.dump_VCD_defs(num);
  num = INST_numBrMiss.dump_VCD_defs(num);
  num = INST_numCtr.dump_VCD_defs(num);
  num = INST_numInsts.dump_VCD_defs(num);
  num = INST_numJ.dump_VCD_defs(num);
  num = INST_numJMiss.dump_VCD_defs(num);
  num = INST_numJr.dump_VCD_defs(num);
  num = INST_numJrMiss.dump_VCD_defs(num);
  num = INST_numMem.dump_VCD_defs(num);
  num = INST_startReg.dump_VCD_defs(num);
  num = INST_toHostFifo_clearReq_ehrReg.dump_VCD_defs(num);
  num = INST_toHostFifo_clearReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_toHostFifo_clearReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_toHostFifo_clearReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_toHostFifo_clearReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_toHostFifo_clearReq_wires_0.dump_VCD_defs(num);
  num = INST_toHostFifo_clearReq_wires_1.dump_VCD_defs(num);
  num = INST_toHostFifo_data_0.dump_VCD_defs(num);
  num = INST_toHostFifo_data_1.dump_VCD_defs(num);
  num = INST_toHostFifo_deqP.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_ehrReg.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_wires_0.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_wires_1.dump_VCD_defs(num);
  num = INST_toHostFifo_deqReq_wires_2.dump_VCD_defs(num);
  num = INST_toHostFifo_empty.dump_VCD_defs(num);
  num = INST_toHostFifo_enqP.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_ehrReg.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_ignored_wires_0.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_ignored_wires_1.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_ignored_wires_2.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_virtual_reg_0.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_virtual_reg_1.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_virtual_reg_2.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_wires_0.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_wires_1.dump_VCD_defs(num);
  num = INST_toHostFifo_enqReq_wires_2.dump_VCD_defs(num);
  num = INST_toHostFifo_full.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkCsrFile::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkCsrFile &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkCsrFile::vcd_defs(tVCDDumpType dt, MOD_mkCsrFile &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 76u);
    vcd_write_x(sim_hdl, num++, 76u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 76u);
    vcd_write_x(sim_hdl, num++, 76u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 76u);
    vcd_write_x(sim_hdl, num++, 77u);
    vcd_write_x(sim_hdl, num++, 76u);
    vcd_write_x(sim_hdl, num++, 77u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 50u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 77u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 76u);
    vcd_write_x(sim_hdl, num++, 77u);
    vcd_write_x(sim_hdl, num++, 76u);
    vcd_write_x(sim_hdl, num++, 77u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 76u);
    vcd_write_x(sim_hdl, num++, 77u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 76u);
    vcd_write_x(sim_hdl, num++, 77u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 50u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 51u);
    vcd_write_x(sim_hdl, num++, 51u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 51u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_NOT__ETC___d183) != DEF_IF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_NOT__ETC___d183)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_NOT__ETC___d183, 76u);
	backing.DEF_IF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_NOT__ETC___d183 = DEF_IF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_NOT__ETC___d183;
      }
      ++num;
      if ((backing.DEF_IF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_NOT__ETC___d121) != DEF_IF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_NOT__ETC___d121)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_NOT__ETC___d121, 76u);
	backing.DEF_IF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_NOT__ETC___d121 = DEF_IF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_NOT__ETC___d121;
      }
      ++num;
      if ((backing.DEF_IF_csrFifo_clearReq_wires_0_whas__35_THEN_csrF_ETC___d138) != DEF_IF_csrFifo_clearReq_wires_0_whas__35_THEN_csrF_ETC___d138)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_csrFifo_clearReq_wires_0_whas__35_THEN_csrF_ETC___d138, 1u);
	backing.DEF_IF_csrFifo_clearReq_wires_0_whas__35_THEN_csrF_ETC___d138 = DEF_IF_csrFifo_clearReq_wires_0_whas__35_THEN_csrF_ETC___d138;
      }
      ++num;
      if ((backing.DEF_IF_csrFifo_deqReq_wires_1_whas__25_THEN_csrFif_ETC___d131) != DEF_IF_csrFifo_deqReq_wires_1_whas__25_THEN_csrFif_ETC___d131)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_csrFifo_deqReq_wires_1_whas__25_THEN_csrFif_ETC___d131, 1u);
	backing.DEF_IF_csrFifo_deqReq_wires_1_whas__25_THEN_csrFif_ETC___d131 = DEF_IF_csrFifo_deqReq_wires_1_whas__25_THEN_csrFif_ETC___d131;
      }
      ++num;
      if ((backing.DEF_IF_csrFifo_enqReq_virtual_reg_2_read__45_OR_IF_ETC___d179) != DEF_IF_csrFifo_enqReq_virtual_reg_2_read__45_OR_IF_ETC___d179)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_csrFifo_enqReq_virtual_reg_2_read__45_OR_IF_ETC___d179, 76u);
	backing.DEF_IF_csrFifo_enqReq_virtual_reg_2_read__45_OR_IF_ETC___d179 = DEF_IF_csrFifo_enqReq_virtual_reg_2_read__45_OR_IF_ETC___d179;
      }
      ++num;
      if ((backing.DEF_IF_csrFifo_enqReq_wires_0_whas__9_THEN_csrFifo_ETC___d118) != DEF_IF_csrFifo_enqReq_wires_0_whas__9_THEN_csrFifo_ETC___d118)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_csrFifo_enqReq_wires_0_whas__9_THEN_csrFifo_ETC___d118, 76u);
	backing.DEF_IF_csrFifo_enqReq_wires_0_whas__9_THEN_csrFifo_ETC___d118 = DEF_IF_csrFifo_enqReq_wires_0_whas__9_THEN_csrFifo_ETC___d118;
      }
      ++num;
      if ((backing.DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d105) != DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d105)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d105, 1u);
	backing.DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d105 = DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d105;
      }
      ++num;
      if ((backing.DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d119) != DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d119)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d119, 76u);
	backing.DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d119 = DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d119;
      }
      ++num;
      if ((backing.DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d184) != DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d184)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d184, 77u);
	backing.DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d184 = DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d184;
      }
      ++num;
      if ((backing.DEF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_csrFifo_ETC___d120) != DEF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_csrFifo_ETC___d120)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_csrFifo_ETC___d120, 76u);
	backing.DEF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_csrFifo_ETC___d120 = DEF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_csrFifo_ETC___d120;
      }
      ++num;
      if ((backing.DEF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_csrFifo_ETC___d122) != DEF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_csrFifo_ETC___d122)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_csrFifo_ETC___d122, 77u);
	backing.DEF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_csrFifo_ETC___d122 = DEF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_csrFifo_ETC___d122;
      }
      ++num;
      if ((backing.DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d46) != DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d46)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d46, 1u);
	backing.DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d46 = DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d46;
      }
      ++num;
      if ((backing.DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d39) != DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d39)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d39, 1u);
	backing.DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d39 = DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d39;
      }
      ++num;
      if ((backing.DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d13) != DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d13)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d13, 1u);
	backing.DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d13 = DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d13;
      }
      ++num;
      if ((backing.DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d27) != DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d27)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d27, 50u);
	backing.DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d27 = DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d27;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_DONTCARE___d182) != DEF__0_CONCAT_DONTCARE___d182)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_DONTCARE___d182, 77u);
	backing.DEF__0_CONCAT_DONTCARE___d182 = DEF__0_CONCAT_DONTCARE___d182;
      }
      ++num;
      if ((backing.DEF__read__h110) != DEF__read__h110)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h110, 32u);
	backing.DEF__read__h110 = DEF__read__h110;
      }
      ++num;
      if ((backing.DEF__read__h226) != DEF__read__h226)
      {
	vcd_write_val(sim_hdl, num, DEF__read__h226, 32u);
	backing.DEF__read__h226 = DEF__read__h226;
      }
      ++num;
      if ((backing.DEF_csrFifo_clearReq_ehrReg___d137) != DEF_csrFifo_clearReq_ehrReg___d137)
      {
	vcd_write_val(sim_hdl, num, DEF_csrFifo_clearReq_ehrReg___d137, 1u);
	backing.DEF_csrFifo_clearReq_ehrReg___d137 = DEF_csrFifo_clearReq_ehrReg___d137;
      }
      ++num;
      if ((backing.DEF_csrFifo_clearReq_wires_0_wget____d136) != DEF_csrFifo_clearReq_wires_0_wget____d136)
      {
	vcd_write_val(sim_hdl, num, DEF_csrFifo_clearReq_wires_0_wget____d136, 1u);
	backing.DEF_csrFifo_clearReq_wires_0_wget____d136 = DEF_csrFifo_clearReq_wires_0_wget____d136;
      }
      ++num;
      if ((backing.DEF_csrFifo_clearReq_wires_0_whas____d135) != DEF_csrFifo_clearReq_wires_0_whas____d135)
      {
	vcd_write_val(sim_hdl, num, DEF_csrFifo_clearReq_wires_0_whas____d135, 1u);
	backing.DEF_csrFifo_clearReq_wires_0_whas____d135 = DEF_csrFifo_clearReq_wires_0_whas____d135;
      }
      ++num;
      if ((backing.DEF_csrFifo_deqReq_ehrReg__h9482) != DEF_csrFifo_deqReq_ehrReg__h9482)
      {
	vcd_write_val(sim_hdl, num, DEF_csrFifo_deqReq_ehrReg__h9482, 1u);
	backing.DEF_csrFifo_deqReq_ehrReg__h9482 = DEF_csrFifo_deqReq_ehrReg__h9482;
      }
      ++num;
      if ((backing.DEF_csrFifo_enqReq_ehrReg_02_BITS_75_TO_0___d117) != DEF_csrFifo_enqReq_ehrReg_02_BITS_75_TO_0___d117)
      {
	vcd_write_val(sim_hdl, num, DEF_csrFifo_enqReq_ehrReg_02_BITS_75_TO_0___d117, 76u);
	backing.DEF_csrFifo_enqReq_ehrReg_02_BITS_75_TO_0___d117 = DEF_csrFifo_enqReq_ehrReg_02_BITS_75_TO_0___d117;
      }
      ++num;
      if ((backing.DEF_csrFifo_enqReq_ehrReg___d102) != DEF_csrFifo_enqReq_ehrReg___d102)
      {
	vcd_write_val(sim_hdl, num, DEF_csrFifo_enqReq_ehrReg___d102, 77u);
	backing.DEF_csrFifo_enqReq_ehrReg___d102 = DEF_csrFifo_enqReq_ehrReg___d102;
      }
      ++num;
      if ((backing.DEF_csrFifo_enqReq_wires_0_wget__00_BITS_75_TO_0___d116) != DEF_csrFifo_enqReq_wires_0_wget__00_BITS_75_TO_0___d116)
      {
	vcd_write_val(sim_hdl, num, DEF_csrFifo_enqReq_wires_0_wget__00_BITS_75_TO_0___d116, 76u);
	backing.DEF_csrFifo_enqReq_wires_0_wget__00_BITS_75_TO_0___d116 = DEF_csrFifo_enqReq_wires_0_wget__00_BITS_75_TO_0___d116;
      }
      ++num;
      if ((backing.DEF_csrFifo_enqReq_wires_0_wget____d100) != DEF_csrFifo_enqReq_wires_0_wget____d100)
      {
	vcd_write_val(sim_hdl, num, DEF_csrFifo_enqReq_wires_0_wget____d100, 77u);
	backing.DEF_csrFifo_enqReq_wires_0_wget____d100 = DEF_csrFifo_enqReq_wires_0_wget____d100;
      }
      ++num;
      if ((backing.DEF_csrFifo_enqReq_wires_0_whas____d99) != DEF_csrFifo_enqReq_wires_0_whas____d99)
      {
	vcd_write_val(sim_hdl, num, DEF_csrFifo_enqReq_wires_0_whas____d99, 1u);
	backing.DEF_csrFifo_enqReq_wires_0_whas____d99 = DEF_csrFifo_enqReq_wires_0_whas____d99;
      }
      ++num;
      if ((backing.DEF_csrFifo_enqReq_wires_1_wget__7_BITS_75_TO_0___d115) != DEF_csrFifo_enqReq_wires_1_wget__7_BITS_75_TO_0___d115)
      {
	vcd_write_val(sim_hdl, num, DEF_csrFifo_enqReq_wires_1_wget__7_BITS_75_TO_0___d115, 76u);
	backing.DEF_csrFifo_enqReq_wires_1_wget__7_BITS_75_TO_0___d115 = DEF_csrFifo_enqReq_wires_1_wget__7_BITS_75_TO_0___d115;
      }
      ++num;
      if ((backing.DEF_csrFifo_enqReq_wires_1_wget____d97) != DEF_csrFifo_enqReq_wires_1_wget____d97)
      {
	vcd_write_val(sim_hdl, num, DEF_csrFifo_enqReq_wires_1_wget____d97, 77u);
	backing.DEF_csrFifo_enqReq_wires_1_wget____d97 = DEF_csrFifo_enqReq_wires_1_wget____d97;
      }
      ++num;
      if ((backing.DEF_csrFifo_enqReq_wires_1_whas____d96) != DEF_csrFifo_enqReq_wires_1_whas____d96)
      {
	vcd_write_val(sim_hdl, num, DEF_csrFifo_enqReq_wires_1_whas____d96, 1u);
	backing.DEF_csrFifo_enqReq_wires_1_whas____d96 = DEF_csrFifo_enqReq_wires_1_whas____d96;
      }
      ++num;
      if ((backing.DEF_csrFifo_enqReq_wires_2_wget__4_BITS_75_TO_0___d114) != DEF_csrFifo_enqReq_wires_2_wget__4_BITS_75_TO_0___d114)
      {
	vcd_write_val(sim_hdl, num, DEF_csrFifo_enqReq_wires_2_wget__4_BITS_75_TO_0___d114, 76u);
	backing.DEF_csrFifo_enqReq_wires_2_wget__4_BITS_75_TO_0___d114 = DEF_csrFifo_enqReq_wires_2_wget__4_BITS_75_TO_0___d114;
      }
      ++num;
      if ((backing.DEF_csrFifo_enqReq_wires_2_wget____d94) != DEF_csrFifo_enqReq_wires_2_wget____d94)
      {
	vcd_write_val(sim_hdl, num, DEF_csrFifo_enqReq_wires_2_wget____d94, 77u);
	backing.DEF_csrFifo_enqReq_wires_2_wget____d94 = DEF_csrFifo_enqReq_wires_2_wget____d94;
      }
      ++num;
      if ((backing.DEF_startReg_read____d185) != DEF_startReg_read____d185)
      {
	vcd_write_val(sim_hdl, num, DEF_startReg_read____d185, 1u);
	backing.DEF_startReg_read____d185 = DEF_startReg_read____d185;
      }
      ++num;
      if ((backing.DEF_toHostFifo_clearReq_ehrReg___d45) != DEF_toHostFifo_clearReq_ehrReg___d45)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_clearReq_ehrReg___d45, 1u);
	backing.DEF_toHostFifo_clearReq_ehrReg___d45 = DEF_toHostFifo_clearReq_ehrReg___d45;
      }
      ++num;
      if ((backing.DEF_toHostFifo_clearReq_wires_0_wget____d44) != DEF_toHostFifo_clearReq_wires_0_wget____d44)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_clearReq_wires_0_wget____d44, 1u);
	backing.DEF_toHostFifo_clearReq_wires_0_wget____d44 = DEF_toHostFifo_clearReq_wires_0_wget____d44;
      }
      ++num;
      if ((backing.DEF_toHostFifo_clearReq_wires_0_whas____d43) != DEF_toHostFifo_clearReq_wires_0_whas____d43)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_clearReq_wires_0_whas____d43, 1u);
	backing.DEF_toHostFifo_clearReq_wires_0_whas____d43 = DEF_toHostFifo_clearReq_wires_0_whas____d43;
      }
      ++num;
      if ((backing.DEF_toHostFifo_deqReq_ehrReg___d37) != DEF_toHostFifo_deqReq_ehrReg___d37)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_deqReq_ehrReg___d37, 1u);
	backing.DEF_toHostFifo_deqReq_ehrReg___d37 = DEF_toHostFifo_deqReq_ehrReg___d37;
      }
      ++num;
      if ((backing.DEF_toHostFifo_empty__h5805) != DEF_toHostFifo_empty__h5805)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_empty__h5805, 1u);
	backing.DEF_toHostFifo_empty__h5805 = DEF_toHostFifo_empty__h5805;
      }
      ++num;
      if ((backing.DEF_toHostFifo_enqReq_ehrReg_0_BITS_49_TO_0___d25) != DEF_toHostFifo_enqReq_ehrReg_0_BITS_49_TO_0___d25)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_enqReq_ehrReg_0_BITS_49_TO_0___d25, 50u);
	backing.DEF_toHostFifo_enqReq_ehrReg_0_BITS_49_TO_0___d25 = DEF_toHostFifo_enqReq_ehrReg_0_BITS_49_TO_0___d25;
      }
      ++num;
      if ((backing.DEF_toHostFifo_enqReq_ehrReg_0_BIT_50___d11) != DEF_toHostFifo_enqReq_ehrReg_0_BIT_50___d11)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_enqReq_ehrReg_0_BIT_50___d11, 1u);
	backing.DEF_toHostFifo_enqReq_ehrReg_0_BIT_50___d11 = DEF_toHostFifo_enqReq_ehrReg_0_BIT_50___d11;
      }
      ++num;
      if ((backing.DEF_toHostFifo_enqReq_ehrReg___d10) != DEF_toHostFifo_enqReq_ehrReg___d10)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_enqReq_ehrReg___d10, 51u);
	backing.DEF_toHostFifo_enqReq_ehrReg___d10 = DEF_toHostFifo_enqReq_ehrReg___d10;
      }
      ++num;
      if ((backing.DEF_toHostFifo_enqReq_wires_0_wget____d8) != DEF_toHostFifo_enqReq_wires_0_wget____d8)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_enqReq_wires_0_wget____d8, 51u);
	backing.DEF_toHostFifo_enqReq_wires_0_wget____d8 = DEF_toHostFifo_enqReq_wires_0_wget____d8;
      }
      ++num;
      if ((backing.DEF_toHostFifo_enqReq_wires_0_whas____d7) != DEF_toHostFifo_enqReq_wires_0_whas____d7)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_enqReq_wires_0_whas____d7, 1u);
	backing.DEF_toHostFifo_enqReq_wires_0_whas____d7 = DEF_toHostFifo_enqReq_wires_0_whas____d7;
      }
      ++num;
      if ((backing.DEF_toHostFifo_enqReq_wires_1_wget____d5) != DEF_toHostFifo_enqReq_wires_1_wget____d5)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_enqReq_wires_1_wget____d5, 51u);
	backing.DEF_toHostFifo_enqReq_wires_1_wget____d5 = DEF_toHostFifo_enqReq_wires_1_wget____d5;
      }
      ++num;
      if ((backing.DEF_toHostFifo_enqReq_wires_1_whas____d4) != DEF_toHostFifo_enqReq_wires_1_whas____d4)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_enqReq_wires_1_whas____d4, 1u);
	backing.DEF_toHostFifo_enqReq_wires_1_whas____d4 = DEF_toHostFifo_enqReq_wires_1_whas____d4;
      }
      ++num;
      if ((backing.DEF_toHostFifo_full__h5776) != DEF_toHostFifo_full__h5776)
      {
	vcd_write_val(sim_hdl, num, DEF_toHostFifo_full__h5776, 1u);
	backing.DEF_toHostFifo_full__h5776 = DEF_toHostFifo_full__h5776;
      }
      ++num;
      if ((backing.DEF_x__h14245) != DEF_x__h14245)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h14245, 1u);
	backing.DEF_x__h14245 = DEF_x__h14245;
      }
      ++num;
      if ((backing.DEF_x__h14412) != DEF_x__h14412)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h14412, 32u);
	backing.DEF_x__h14412 = DEF_x__h14412;
      }
      ++num;
      if ((backing.DEF_x__h14428) != DEF_x__h14428)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h14428, 32u);
	backing.DEF_x__h14428 = DEF_x__h14428;
      }
      ++num;
      if ((backing.DEF_x__h14436) != DEF_x__h14436)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h14436, 32u);
	backing.DEF_x__h14436 = DEF_x__h14436;
      }
      ++num;
      if ((backing.DEF_x__h14444) != DEF_x__h14444)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h14444, 32u);
	backing.DEF_x__h14444 = DEF_x__h14444;
      }
      ++num;
      if ((backing.DEF_x__h14447) != DEF_x__h14447)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h14447, 32u);
	backing.DEF_x__h14447 = DEF_x__h14447;
      }
      ++num;
      if ((backing.DEF_x__h14537) != DEF_x__h14537)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h14537, 32u);
	backing.DEF_x__h14537 = DEF_x__h14537;
      }
      ++num;
      if ((backing.DEF_x__h14541) != DEF_x__h14541)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h14541, 32u);
	backing.DEF_x__h14541 = DEF_x__h14541;
      }
      ++num;
      if ((backing.DEF_x__h14543) != DEF_x__h14543)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h14543, 32u);
	backing.DEF_x__h14543 = DEF_x__h14543;
      }
      ++num;
      if ((backing.DEF_x_data2__h13878) != DEF_x_data2__h13878)
      {
	vcd_write_val(sim_hdl, num, DEF_x_data2__h13878, 32u);
	backing.DEF_x_data2__h13878 = DEF_x_data2__h13878;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_NOT__ETC___d183, 76u);
      backing.DEF_IF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_NOT__ETC___d183 = DEF_IF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_NOT__ETC___d183;
      vcd_write_val(sim_hdl, num++, DEF_IF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_NOT__ETC___d121, 76u);
      backing.DEF_IF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_NOT__ETC___d121 = DEF_IF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_NOT__ETC___d121;
      vcd_write_val(sim_hdl, num++, DEF_IF_csrFifo_clearReq_wires_0_whas__35_THEN_csrF_ETC___d138, 1u);
      backing.DEF_IF_csrFifo_clearReq_wires_0_whas__35_THEN_csrF_ETC___d138 = DEF_IF_csrFifo_clearReq_wires_0_whas__35_THEN_csrF_ETC___d138;
      vcd_write_val(sim_hdl, num++, DEF_IF_csrFifo_deqReq_wires_1_whas__25_THEN_csrFif_ETC___d131, 1u);
      backing.DEF_IF_csrFifo_deqReq_wires_1_whas__25_THEN_csrFif_ETC___d131 = DEF_IF_csrFifo_deqReq_wires_1_whas__25_THEN_csrFif_ETC___d131;
      vcd_write_val(sim_hdl, num++, DEF_IF_csrFifo_enqReq_virtual_reg_2_read__45_OR_IF_ETC___d179, 76u);
      backing.DEF_IF_csrFifo_enqReq_virtual_reg_2_read__45_OR_IF_ETC___d179 = DEF_IF_csrFifo_enqReq_virtual_reg_2_read__45_OR_IF_ETC___d179;
      vcd_write_val(sim_hdl, num++, DEF_IF_csrFifo_enqReq_wires_0_whas__9_THEN_csrFifo_ETC___d118, 76u);
      backing.DEF_IF_csrFifo_enqReq_wires_0_whas__9_THEN_csrFifo_ETC___d118 = DEF_IF_csrFifo_enqReq_wires_0_whas__9_THEN_csrFifo_ETC___d118;
      vcd_write_val(sim_hdl, num++, DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d105, 1u);
      backing.DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d105 = DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d105;
      vcd_write_val(sim_hdl, num++, DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d119, 76u);
      backing.DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d119 = DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d119;
      vcd_write_val(sim_hdl, num++, DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d184, 77u);
      backing.DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d184 = DEF_IF_csrFifo_enqReq_wires_1_whas__6_THEN_csrFifo_ETC___d184;
      vcd_write_val(sim_hdl, num++, DEF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_csrFifo_ETC___d120, 76u);
      backing.DEF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_csrFifo_ETC___d120 = DEF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_csrFifo_ETC___d120;
      vcd_write_val(sim_hdl, num++, DEF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_csrFifo_ETC___d122, 77u);
      backing.DEF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_csrFifo_ETC___d122 = DEF_IF_csrFifo_enqReq_wires_2_whas__3_THEN_csrFifo_ETC___d122;
      vcd_write_val(sim_hdl, num++, DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d46, 1u);
      backing.DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d46 = DEF_IF_toHostFifo_clearReq_wires_0_whas__3_THEN_to_ETC___d46;
      vcd_write_val(sim_hdl, num++, DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d39, 1u);
      backing.DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d39 = DEF_IF_toHostFifo_deqReq_wires_1_whas__3_THEN_toHo_ETC___d39;
      vcd_write_val(sim_hdl, num++, DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d13, 1u);
      backing.DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d13 = DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d13;
      vcd_write_val(sim_hdl, num++, DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d27, 50u);
      backing.DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d27 = DEF_IF_toHostFifo_enqReq_wires_1_whas_THEN_toHostF_ETC___d27;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_DONTCARE___d182, 77u);
      backing.DEF__0_CONCAT_DONTCARE___d182 = DEF__0_CONCAT_DONTCARE___d182;
      vcd_write_val(sim_hdl, num++, DEF__read__h110, 32u);
      backing.DEF__read__h110 = DEF__read__h110;
      vcd_write_val(sim_hdl, num++, DEF__read__h226, 32u);
      backing.DEF__read__h226 = DEF__read__h226;
      vcd_write_val(sim_hdl, num++, DEF_csrFifo_clearReq_ehrReg___d137, 1u);
      backing.DEF_csrFifo_clearReq_ehrReg___d137 = DEF_csrFifo_clearReq_ehrReg___d137;
      vcd_write_val(sim_hdl, num++, DEF_csrFifo_clearReq_wires_0_wget____d136, 1u);
      backing.DEF_csrFifo_clearReq_wires_0_wget____d136 = DEF_csrFifo_clearReq_wires_0_wget____d136;
      vcd_write_val(sim_hdl, num++, DEF_csrFifo_clearReq_wires_0_whas____d135, 1u);
      backing.DEF_csrFifo_clearReq_wires_0_whas____d135 = DEF_csrFifo_clearReq_wires_0_whas____d135;
      vcd_write_val(sim_hdl, num++, DEF_csrFifo_deqReq_ehrReg__h9482, 1u);
      backing.DEF_csrFifo_deqReq_ehrReg__h9482 = DEF_csrFifo_deqReq_ehrReg__h9482;
      vcd_write_val(sim_hdl, num++, DEF_csrFifo_enqReq_ehrReg_02_BITS_75_TO_0___d117, 76u);
      backing.DEF_csrFifo_enqReq_ehrReg_02_BITS_75_TO_0___d117 = DEF_csrFifo_enqReq_ehrReg_02_BITS_75_TO_0___d117;
      vcd_write_val(sim_hdl, num++, DEF_csrFifo_enqReq_ehrReg___d102, 77u);
      backing.DEF_csrFifo_enqReq_ehrReg___d102 = DEF_csrFifo_enqReq_ehrReg___d102;
      vcd_write_val(sim_hdl, num++, DEF_csrFifo_enqReq_wires_0_wget__00_BITS_75_TO_0___d116, 76u);
      backing.DEF_csrFifo_enqReq_wires_0_wget__00_BITS_75_TO_0___d116 = DEF_csrFifo_enqReq_wires_0_wget__00_BITS_75_TO_0___d116;
      vcd_write_val(sim_hdl, num++, DEF_csrFifo_enqReq_wires_0_wget____d100, 77u);
      backing.DEF_csrFifo_enqReq_wires_0_wget____d100 = DEF_csrFifo_enqReq_wires_0_wget____d100;
      vcd_write_val(sim_hdl, num++, DEF_csrFifo_enqReq_wires_0_whas____d99, 1u);
      backing.DEF_csrFifo_enqReq_wires_0_whas____d99 = DEF_csrFifo_enqReq_wires_0_whas____d99;
      vcd_write_val(sim_hdl, num++, DEF_csrFifo_enqReq_wires_1_wget__7_BITS_75_TO_0___d115, 76u);
      backing.DEF_csrFifo_enqReq_wires_1_wget__7_BITS_75_TO_0___d115 = DEF_csrFifo_enqReq_wires_1_wget__7_BITS_75_TO_0___d115;
      vcd_write_val(sim_hdl, num++, DEF_csrFifo_enqReq_wires_1_wget____d97, 77u);
      backing.DEF_csrFifo_enqReq_wires_1_wget____d97 = DEF_csrFifo_enqReq_wires_1_wget____d97;
      vcd_write_val(sim_hdl, num++, DEF_csrFifo_enqReq_wires_1_whas____d96, 1u);
      backing.DEF_csrFifo_enqReq_wires_1_whas____d96 = DEF_csrFifo_enqReq_wires_1_whas____d96;
      vcd_write_val(sim_hdl, num++, DEF_csrFifo_enqReq_wires_2_wget__4_BITS_75_TO_0___d114, 76u);
      backing.DEF_csrFifo_enqReq_wires_2_wget__4_BITS_75_TO_0___d114 = DEF_csrFifo_enqReq_wires_2_wget__4_BITS_75_TO_0___d114;
      vcd_write_val(sim_hdl, num++, DEF_csrFifo_enqReq_wires_2_wget____d94, 77u);
      backing.DEF_csrFifo_enqReq_wires_2_wget____d94 = DEF_csrFifo_enqReq_wires_2_wget____d94;
      vcd_write_val(sim_hdl, num++, DEF_startReg_read____d185, 1u);
      backing.DEF_startReg_read____d185 = DEF_startReg_read____d185;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_clearReq_ehrReg___d45, 1u);
      backing.DEF_toHostFifo_clearReq_ehrReg___d45 = DEF_toHostFifo_clearReq_ehrReg___d45;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_clearReq_wires_0_wget____d44, 1u);
      backing.DEF_toHostFifo_clearReq_wires_0_wget____d44 = DEF_toHostFifo_clearReq_wires_0_wget____d44;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_clearReq_wires_0_whas____d43, 1u);
      backing.DEF_toHostFifo_clearReq_wires_0_whas____d43 = DEF_toHostFifo_clearReq_wires_0_whas____d43;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_deqReq_ehrReg___d37, 1u);
      backing.DEF_toHostFifo_deqReq_ehrReg___d37 = DEF_toHostFifo_deqReq_ehrReg___d37;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_empty__h5805, 1u);
      backing.DEF_toHostFifo_empty__h5805 = DEF_toHostFifo_empty__h5805;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_enqReq_ehrReg_0_BITS_49_TO_0___d25, 50u);
      backing.DEF_toHostFifo_enqReq_ehrReg_0_BITS_49_TO_0___d25 = DEF_toHostFifo_enqReq_ehrReg_0_BITS_49_TO_0___d25;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_enqReq_ehrReg_0_BIT_50___d11, 1u);
      backing.DEF_toHostFifo_enqReq_ehrReg_0_BIT_50___d11 = DEF_toHostFifo_enqReq_ehrReg_0_BIT_50___d11;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_enqReq_ehrReg___d10, 51u);
      backing.DEF_toHostFifo_enqReq_ehrReg___d10 = DEF_toHostFifo_enqReq_ehrReg___d10;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_enqReq_wires_0_wget____d8, 51u);
      backing.DEF_toHostFifo_enqReq_wires_0_wget____d8 = DEF_toHostFifo_enqReq_wires_0_wget____d8;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_enqReq_wires_0_whas____d7, 1u);
      backing.DEF_toHostFifo_enqReq_wires_0_whas____d7 = DEF_toHostFifo_enqReq_wires_0_whas____d7;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_enqReq_wires_1_wget____d5, 51u);
      backing.DEF_toHostFifo_enqReq_wires_1_wget____d5 = DEF_toHostFifo_enqReq_wires_1_wget____d5;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_enqReq_wires_1_whas____d4, 1u);
      backing.DEF_toHostFifo_enqReq_wires_1_whas____d4 = DEF_toHostFifo_enqReq_wires_1_whas____d4;
      vcd_write_val(sim_hdl, num++, DEF_toHostFifo_full__h5776, 1u);
      backing.DEF_toHostFifo_full__h5776 = DEF_toHostFifo_full__h5776;
      vcd_write_val(sim_hdl, num++, DEF_x__h14245, 1u);
      backing.DEF_x__h14245 = DEF_x__h14245;
      vcd_write_val(sim_hdl, num++, DEF_x__h14412, 32u);
      backing.DEF_x__h14412 = DEF_x__h14412;
      vcd_write_val(sim_hdl, num++, DEF_x__h14428, 32u);
      backing.DEF_x__h14428 = DEF_x__h14428;
      vcd_write_val(sim_hdl, num++, DEF_x__h14436, 32u);
      backing.DEF_x__h14436 = DEF_x__h14436;
      vcd_write_val(sim_hdl, num++, DEF_x__h14444, 32u);
      backing.DEF_x__h14444 = DEF_x__h14444;
      vcd_write_val(sim_hdl, num++, DEF_x__h14447, 32u);
      backing.DEF_x__h14447 = DEF_x__h14447;
      vcd_write_val(sim_hdl, num++, DEF_x__h14537, 32u);
      backing.DEF_x__h14537 = DEF_x__h14537;
      vcd_write_val(sim_hdl, num++, DEF_x__h14541, 32u);
      backing.DEF_x__h14541 = DEF_x__h14541;
      vcd_write_val(sim_hdl, num++, DEF_x__h14543, 32u);
      backing.DEF_x__h14543 = DEF_x__h14543;
      vcd_write_val(sim_hdl, num++, DEF_x_data2__h13878, 32u);
      backing.DEF_x_data2__h13878 = DEF_x_data2__h13878;
    }
}

void MOD_mkCsrFile::vcd_prims(tVCDDumpType dt, MOD_mkCsrFile &backing)
{
  INST_coreId.dump_VCD(dt, backing.INST_coreId);
  INST_csrFifo_clearReq_ehrReg.dump_VCD(dt, backing.INST_csrFifo_clearReq_ehrReg);
  INST_csrFifo_clearReq_ignored_wires_0.dump_VCD(dt, backing.INST_csrFifo_clearReq_ignored_wires_0);
  INST_csrFifo_clearReq_ignored_wires_1.dump_VCD(dt, backing.INST_csrFifo_clearReq_ignored_wires_1);
  INST_csrFifo_clearReq_virtual_reg_0.dump_VCD(dt, backing.INST_csrFifo_clearReq_virtual_reg_0);
  INST_csrFifo_clearReq_virtual_reg_1.dump_VCD(dt, backing.INST_csrFifo_clearReq_virtual_reg_1);
  INST_csrFifo_clearReq_wires_0.dump_VCD(dt, backing.INST_csrFifo_clearReq_wires_0);
  INST_csrFifo_clearReq_wires_1.dump_VCD(dt, backing.INST_csrFifo_clearReq_wires_1);
  INST_csrFifo_data_0.dump_VCD(dt, backing.INST_csrFifo_data_0);
  INST_csrFifo_data_1.dump_VCD(dt, backing.INST_csrFifo_data_1);
  INST_csrFifo_deqP.dump_VCD(dt, backing.INST_csrFifo_deqP);
  INST_csrFifo_deqReq_ehrReg.dump_VCD(dt, backing.INST_csrFifo_deqReq_ehrReg);
  INST_csrFifo_deqReq_ignored_wires_0.dump_VCD(dt, backing.INST_csrFifo_deqReq_ignored_wires_0);
  INST_csrFifo_deqReq_ignored_wires_1.dump_VCD(dt, backing.INST_csrFifo_deqReq_ignored_wires_1);
  INST_csrFifo_deqReq_ignored_wires_2.dump_VCD(dt, backing.INST_csrFifo_deqReq_ignored_wires_2);
  INST_csrFifo_deqReq_virtual_reg_0.dump_VCD(dt, backing.INST_csrFifo_deqReq_virtual_reg_0);
  INST_csrFifo_deqReq_virtual_reg_1.dump_VCD(dt, backing.INST_csrFifo_deqReq_virtual_reg_1);
  INST_csrFifo_deqReq_virtual_reg_2.dump_VCD(dt, backing.INST_csrFifo_deqReq_virtual_reg_2);
  INST_csrFifo_deqReq_wires_0.dump_VCD(dt, backing.INST_csrFifo_deqReq_wires_0);
  INST_csrFifo_deqReq_wires_1.dump_VCD(dt, backing.INST_csrFifo_deqReq_wires_1);
  INST_csrFifo_deqReq_wires_2.dump_VCD(dt, backing.INST_csrFifo_deqReq_wires_2);
  INST_csrFifo_empty.dump_VCD(dt, backing.INST_csrFifo_empty);
  INST_csrFifo_enqP.dump_VCD(dt, backing.INST_csrFifo_enqP);
  INST_csrFifo_enqReq_ehrReg.dump_VCD(dt, backing.INST_csrFifo_enqReq_ehrReg);
  INST_csrFifo_enqReq_ignored_wires_0.dump_VCD(dt, backing.INST_csrFifo_enqReq_ignored_wires_0);
  INST_csrFifo_enqReq_ignored_wires_1.dump_VCD(dt, backing.INST_csrFifo_enqReq_ignored_wires_1);
  INST_csrFifo_enqReq_ignored_wires_2.dump_VCD(dt, backing.INST_csrFifo_enqReq_ignored_wires_2);
  INST_csrFifo_enqReq_virtual_reg_0.dump_VCD(dt, backing.INST_csrFifo_enqReq_virtual_reg_0);
  INST_csrFifo_enqReq_virtual_reg_1.dump_VCD(dt, backing.INST_csrFifo_enqReq_virtual_reg_1);
  INST_csrFifo_enqReq_virtual_reg_2.dump_VCD(dt, backing.INST_csrFifo_enqReq_virtual_reg_2);
  INST_csrFifo_enqReq_wires_0.dump_VCD(dt, backing.INST_csrFifo_enqReq_wires_0);
  INST_csrFifo_enqReq_wires_1.dump_VCD(dt, backing.INST_csrFifo_enqReq_wires_1);
  INST_csrFifo_enqReq_wires_2.dump_VCD(dt, backing.INST_csrFifo_enqReq_wires_2);
  INST_csrFifo_full.dump_VCD(dt, backing.INST_csrFifo_full);
  INST_cycles.dump_VCD(dt, backing.INST_cycles);
  INST_numBPMiss.dump_VCD(dt, backing.INST_numBPMiss);
  INST_numBr.dump_VCD(dt, backing.INST_numBr);
  INST_numBrMiss.dump_VCD(dt, backing.INST_numBrMiss);
  INST_numCtr.dump_VCD(dt, backing.INST_numCtr);
  INST_numInsts.dump_VCD(dt, backing.INST_numInsts);
  INST_numJ.dump_VCD(dt, backing.INST_numJ);
  INST_numJMiss.dump_VCD(dt, backing.INST_numJMiss);
  INST_numJr.dump_VCD(dt, backing.INST_numJr);
  INST_numJrMiss.dump_VCD(dt, backing.INST_numJrMiss);
  INST_numMem.dump_VCD(dt, backing.INST_numMem);
  INST_startReg.dump_VCD(dt, backing.INST_startReg);
  INST_toHostFifo_clearReq_ehrReg.dump_VCD(dt, backing.INST_toHostFifo_clearReq_ehrReg);
  INST_toHostFifo_clearReq_ignored_wires_0.dump_VCD(dt,
						    backing.INST_toHostFifo_clearReq_ignored_wires_0);
  INST_toHostFifo_clearReq_ignored_wires_1.dump_VCD(dt,
						    backing.INST_toHostFifo_clearReq_ignored_wires_1);
  INST_toHostFifo_clearReq_virtual_reg_0.dump_VCD(dt, backing.INST_toHostFifo_clearReq_virtual_reg_0);
  INST_toHostFifo_clearReq_virtual_reg_1.dump_VCD(dt, backing.INST_toHostFifo_clearReq_virtual_reg_1);
  INST_toHostFifo_clearReq_wires_0.dump_VCD(dt, backing.INST_toHostFifo_clearReq_wires_0);
  INST_toHostFifo_clearReq_wires_1.dump_VCD(dt, backing.INST_toHostFifo_clearReq_wires_1);
  INST_toHostFifo_data_0.dump_VCD(dt, backing.INST_toHostFifo_data_0);
  INST_toHostFifo_data_1.dump_VCD(dt, backing.INST_toHostFifo_data_1);
  INST_toHostFifo_deqP.dump_VCD(dt, backing.INST_toHostFifo_deqP);
  INST_toHostFifo_deqReq_ehrReg.dump_VCD(dt, backing.INST_toHostFifo_deqReq_ehrReg);
  INST_toHostFifo_deqReq_ignored_wires_0.dump_VCD(dt, backing.INST_toHostFifo_deqReq_ignored_wires_0);
  INST_toHostFifo_deqReq_ignored_wires_1.dump_VCD(dt, backing.INST_toHostFifo_deqReq_ignored_wires_1);
  INST_toHostFifo_deqReq_ignored_wires_2.dump_VCD(dt, backing.INST_toHostFifo_deqReq_ignored_wires_2);
  INST_toHostFifo_deqReq_virtual_reg_0.dump_VCD(dt, backing.INST_toHostFifo_deqReq_virtual_reg_0);
  INST_toHostFifo_deqReq_virtual_reg_1.dump_VCD(dt, backing.INST_toHostFifo_deqReq_virtual_reg_1);
  INST_toHostFifo_deqReq_virtual_reg_2.dump_VCD(dt, backing.INST_toHostFifo_deqReq_virtual_reg_2);
  INST_toHostFifo_deqReq_wires_0.dump_VCD(dt, backing.INST_toHostFifo_deqReq_wires_0);
  INST_toHostFifo_deqReq_wires_1.dump_VCD(dt, backing.INST_toHostFifo_deqReq_wires_1);
  INST_toHostFifo_deqReq_wires_2.dump_VCD(dt, backing.INST_toHostFifo_deqReq_wires_2);
  INST_toHostFifo_empty.dump_VCD(dt, backing.INST_toHostFifo_empty);
  INST_toHostFifo_enqP.dump_VCD(dt, backing.INST_toHostFifo_enqP);
  INST_toHostFifo_enqReq_ehrReg.dump_VCD(dt, backing.INST_toHostFifo_enqReq_ehrReg);
  INST_toHostFifo_enqReq_ignored_wires_0.dump_VCD(dt, backing.INST_toHostFifo_enqReq_ignored_wires_0);
  INST_toHostFifo_enqReq_ignored_wires_1.dump_VCD(dt, backing.INST_toHostFifo_enqReq_ignored_wires_1);
  INST_toHostFifo_enqReq_ignored_wires_2.dump_VCD(dt, backing.INST_toHostFifo_enqReq_ignored_wires_2);
  INST_toHostFifo_enqReq_virtual_reg_0.dump_VCD(dt, backing.INST_toHostFifo_enqReq_virtual_reg_0);
  INST_toHostFifo_enqReq_virtual_reg_1.dump_VCD(dt, backing.INST_toHostFifo_enqReq_virtual_reg_1);
  INST_toHostFifo_enqReq_virtual_reg_2.dump_VCD(dt, backing.INST_toHostFifo_enqReq_virtual_reg_2);
  INST_toHostFifo_enqReq_wires_0.dump_VCD(dt, backing.INST_toHostFifo_enqReq_wires_0);
  INST_toHostFifo_enqReq_wires_1.dump_VCD(dt, backing.INST_toHostFifo_enqReq_wires_1);
  INST_toHostFifo_enqReq_wires_2.dump_VCD(dt, backing.INST_toHostFifo_enqReq_wires_2);
  INST_toHostFifo_full.dump_VCD(dt, backing.INST_toHostFifo_full);
}
