# Reading D:/Programs/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do ASIP_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Programs/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui {C:/Users/DELL/Desktop/Proyecto2-Arqui/Mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:31 on Jun 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui" C:/Users/DELL/Desktop/Proyecto2-Arqui/Mux2.sv 
# -- Compiling module Mux2
# 
# Top level modules:
# 	Mux2
# End time: 22:37:31 on Jun 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui {C:/Users/DELL/Desktop/Proyecto2-Arqui/Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:31 on Jun 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui" C:/Users/DELL/Desktop/Proyecto2-Arqui/Adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 22:37:31 on Jun 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE {C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:31 on Jun 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE" C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 22:37:31 on Jun 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE {C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/Substraction.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:31 on Jun 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE" C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/Substraction.sv 
# -- Compiling module Substraction
# 
# Top level modules:
# 	Substraction
# End time: 22:37:31 on Jun 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE {C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/Mux4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:31 on Jun 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE" C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/Mux4.sv 
# -- Compiling module Mux4
# 
# Top level modules:
# 	Mux4
# End time: 22:37:31 on Jun 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE {C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/Zero_Flag.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:31 on Jun 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE" C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/Zero_Flag.sv 
# -- Compiling module Zero_Flag
# 
# Top level modules:
# 	Zero_Flag
# End time: 22:37:31 on Jun 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE {C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/Mod.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:31 on Jun 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE" C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/Mod.sv 
# -- Compiling module Mod
# 
# Top level modules:
# 	Mod
# End time: 22:37:31 on Jun 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE {C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/Mod_Exp.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:32 on Jun 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE" C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/Mod_Exp.sv 
# -- Compiling module Mod_Exp
# 
# Top level modules:
# 	Mod_Exp
# End time: 22:37:32 on Jun 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE {C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/Branch_Unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:32 on Jun 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE" C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/Branch_Unit.sv 
# -- Compiling module Branch_Unit
# 
# Top level modules:
# 	Branch_Unit
# End time: 22:37:32 on Jun 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE {C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/EXE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:32 on Jun 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE" C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/EXE.sv 
# -- Compiling module EXE
# 
# Top level modules:
# 	EXE
# End time: 22:37:32 on Jun 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/tb {C:/Users/DELL/Desktop/Proyecto2-Arqui/tb/EXE_TB.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:37:32 on Jun 15,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/tb" C:/Users/DELL/Desktop/Proyecto2-Arqui/tb/EXE_TB.sv 
# -- Compiling module EXE_TB
# 
# Top level modules:
# 	EXE_TB
# End time: 22:37:32 on Jun 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.EXE_TB
# vsim work.EXE_TB 
# Start time: 22:37:35 on Jun 15,2020
# Loading sv_std.std
# Loading work.EXE_TB
# Loading work.EXE
# Loading work.Mux2
# Loading work.ALU
# Loading work.Adder
# Loading work.Substraction
# Loading work.Mod_Exp
# Loading work.Mod
# Loading work.Mux4
# Loading work.Zero_Flag
# Loading work.Branch_Unit
# ** Warning: (vsim-3017) C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/Mod_Exp.sv(29): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /EXE_TB/uut/alu/modex/base_squared_mod File: C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/Mod.sv
# ** Warning: (vsim-3722) C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/Mod_Exp.sv(29): [TFMPC] - Missing connection for port 'div_result'.
# ** Warning: (vsim-3017) C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/Mod_Exp.sv(32): [TFMPC] - Too few port connections. Expected 4, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /EXE_TB/uut/alu/modex/result_mul_base_mod File: C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/Mod.sv
# ** Warning: (vsim-3722) C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/Mod_Exp.sv(32): [TFMPC] - Missing connection for port 'div_result'.
# ** Warning: (vsim-3015) C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/ALU.sv(19): [PCDPC] - Port size (16) does not match connection size (32) for port 'data4'. The port definition is at: C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/Mux4.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /EXE_TB/uut/alu/selector File: C:/Users/DELL/Desktop/Proyecto2-Arqui/EXE/Mux4.sv
add wave -position end  sim:/EXE_TB/alu_op
add wave -position end  sim:/EXE_TB/alu_result
add wave -position end  sim:/EXE_TB/branch_taken
add wave -position end  sim:/EXE_TB/clk
add wave -position end  sim:/EXE_TB/imm
add wave -position end  sim:/EXE_TB/jaddr
add wave -position end  sim:/EXE_TB/jaddr_out
add wave -position end  sim:/EXE_TB/jop_lsb
add wave -position end  sim:/EXE_TB/mux_exe
add wave -position end  sim:/EXE_TB/rst
add wave -position end  sim:/EXE_TB/src1
add wave -position end  sim:/EXE_TB/src2
add wave -position end  sim:/EXE_TB/srcdest
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: DELL  Hostname: DESKTOP-VM7QFMR  ProcessID: 11200
#           Attempting to use alternate WLF file "./wlftzyikvq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzyikvq
run -all
