Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/luctins/repo/Image_parallel_processing/proc_1.qsys --block-symbol-file --output-directory=/home/luctins/repo/Image_parallel_processing/proc_1 --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Image_parallel_processing/proc_1.qsys
Progress: Reading input file
Progress: Adding clk_1 [clock_source 16.1]
Progress: Parameterizing module clk_1
Progress: Adding jtag_uart_1 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_1
Progress: Adding onchip_memory2_1 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_1
Progress: Adding out_bridge_1 [altera_avalon_mm_bridge 16.1]
Progress: Parameterizing module out_bridge_1
Progress: Adding proc_1 [altera_nios2_gen2 16.1]
Progress: Parameterizing module proc_1
Progress: Adding timer_1 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: proc_1.jtag_uart_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/luctins/repo/Image_parallel_processing/proc_1.qsys --synthesis=VERILOG --output-directory=/home/luctins/repo/Image_parallel_processing/proc_1/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Image_parallel_processing/proc_1.qsys
Progress: Reading input file
Progress: Adding clk_1 [clock_source 16.1]
Progress: Parameterizing module clk_1
Progress: Adding jtag_uart_1 [altera_avalon_jtag_uart 16.1]
Progress: Parameterizing module jtag_uart_1
Progress: Adding onchip_memory2_1 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_1
Progress: Adding out_bridge_1 [altera_avalon_mm_bridge 16.1]
Progress: Parameterizing module out_bridge_1
Progress: Adding proc_1 [altera_nios2_gen2 16.1]
Progress: Parameterizing module proc_1
Progress: Adding timer_1 [altera_avalon_timer 16.1]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: proc_1.jtag_uart_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: proc_1: Generating proc_1 "proc_1" for QUARTUS_SYNTH
Info: jtag_uart_1: Starting RTL generation for module 'proc_1_jtag_uart_1'
Info: jtag_uart_1:   Generation command is [exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=proc_1_jtag_uart_1 --dir=/tmp/alt7955_6719333860070264622.dir/0001_jtag_uart_1_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7955_6719333860070264622.dir/0001_jtag_uart_1_gen//proc_1_jtag_uart_1_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_1: Done RTL generation for module 'proc_1_jtag_uart_1'
Info: jtag_uart_1: "proc_1" instantiated altera_avalon_jtag_uart "jtag_uart_1"
Info: onchip_memory2_1: Starting RTL generation for module 'proc_1_onchip_memory2_1'
Info: onchip_memory2_1:   Generation command is [exec /opt/intelFPGA_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64/perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=proc_1_onchip_memory2_1 --dir=/tmp/alt7955_6719333860070264622.dir/0002_onchip_memory2_1_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7955_6719333860070264622.dir/0002_onchip_memory2_1_gen//proc_1_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_1: Done RTL generation for module 'proc_1_onchip_memory2_1'
Info: onchip_memory2_1: "proc_1" instantiated altera_avalon_onchip_memory2 "onchip_memory2_1"
Info: out_bridge_1: "proc_1" instantiated altera_avalon_mm_bridge "out_bridge_1"
Info: proc_1: "proc_1" instantiated altera_nios2_gen2 "proc_1"
Info: timer_1: Starting RTL generation for module 'proc_1_timer_1'
Info: timer_1:   Generation command is [exec /opt/intelFPGA_lite/16.1/quartus/linux64//perl/bin/perl -I /opt/intelFPGA_lite/16.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=proc_1_timer_1 --dir=/tmp/alt7955_6719333860070264622.dir/0004_timer_1_gen/ --quartus_dir=/opt/intelFPGA_lite/16.1/quartus --verilog --config=/tmp/alt7955_6719333860070264622.dir/0004_timer_1_gen//proc_1_timer_1_component_configuration.pl  --do_build_sim=0  ]
Info: timer_1: Done RTL generation for module 'proc_1_timer_1'
Info: timer_1: "proc_1" instantiated altera_avalon_timer "timer_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "proc_1" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "proc_1" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "proc_1" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'proc_1_proc_1_cpu'
Info: cpu:   Generation command is [exec /opt/intelFPGA_lite/16.1/quartus/linux64//eperlcmd -I /opt/intelFPGA_lite/16.1/quartus/linux64//perl/lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/intelFPGA_lite/16.1/quartus/sopc_builder/bin -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/intelFPGA_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=proc_1_proc_1_cpu --dir=/tmp/alt7955_6719333860070264622.dir/0007_cpu_gen/ --quartus_bindir=/opt/intelFPGA_lite/16.1/quartus/linux64/ --verilog --config=/tmp/alt7955_6719333860070264622.dir/0007_cpu_gen//proc_1_proc_1_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.02.28 18:30:02 (*) Starting Nios II generation
Info: cpu: # 2019.02.28 18:30:02 (*)   Checking for plaintext license.
Info: cpu: # 2019.02.28 18:30:03 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/16.1/quartus/linux64/
Info: cpu: # 2019.02.28 18:30:03 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.02.28 18:30:03 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.02.28 18:30:03 (*)   Plaintext license not found.
Info: cpu: # 2019.02.28 18:30:03 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.02.28 18:30:04 (*)   Couldn't query license setup in Quartus directory /opt/intelFPGA_lite/16.1/quartus/linux64/
Info: cpu: # 2019.02.28 18:30:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.02.28 18:30:04 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.02.28 18:30:04 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2019.02.28 18:30:04 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.02.28 18:30:04 (*)   Creating all objects for CPU
Info: cpu: # 2019.02.28 18:30:04 (*)     Testbench
Info: cpu: # 2019.02.28 18:30:04 (*)     Instruction decoding
Info: cpu: # 2019.02.28 18:30:04 (*)       Instruction fields
Info: cpu: # 2019.02.28 18:30:04 (*)       Instruction decodes
Info: cpu: # 2019.02.28 18:30:05 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.02.28 18:30:05 (*)       Instruction controls
Info: cpu: # 2019.02.28 18:30:05 (*)     Pipeline frontend
Info: cpu: # 2019.02.28 18:30:05 (*)     Pipeline backend
Info: cpu: # 2019.02.28 18:30:07 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.02.28 18:30:08 (*)   Creating encrypted RTL
Info: cpu: # 2019.02.28 18:30:09 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'proc_1_proc_1_cpu'
Info: cpu: "proc_1" instantiated altera_nios2_gen2_unit "cpu"
Info: proc_1_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "proc_1_data_master_translator"
Info: jtag_uart_1_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_1_avalon_jtag_slave_translator"
Info: proc_1_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "proc_1_data_master_agent"
Info: jtag_uart_1_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_1_avalon_jtag_slave_agent"
Info: jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_1_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: proc_1_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "proc_1_data_master_limiter"
Info: Reusing file /home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/luctins/repo/Image_parallel_processing/proc_1/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: proc_1: Done "proc_1" with 30 modules, 50 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
