;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 130, 9
	SUB @-127, 100
	SLT 130, 9
	ADD #270, <0
	SUB -207, <-120
	CMP -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	ADD @-10, 1
	SUB #72, @200
	DJN 0, <312
	SUB @-127, 100
	SUB 0, @20
	SLT #-30, 9
	SPL 0, <-2
	SUB @121, 103
	ADD #270, <0
	ADD #270, <0
	SUB 20, @12
	CMP #419, 710
	ADD #270, <0
	CMP @-127, @109
	CMP @-127, 100
	CMP @-127, 100
	SPL 0, -262
	CMP @-127, 100
	SUB 0, @20
	SUB @121, 103
	SUB @-127, 100
	SUB @-127, 100
	MOV @-123, @109
	SUB -207, <-120
	SUB -207, <-120
	CMP @-3, 0
	SUB @121, 103
	CMP -207, <-120
	SUB 20, @12
	CMP @-127, 100
	ADD #270, <0
	SUB -207, <-120
	ADD #270, <0
	SPL 0, -262
	SUB @-27, 0
	SUB -207, <-120
	SUB @-27, 0
	SPL 0, -262
	CMP -207, <-120
	MOV -1, <-20
