Loading plugins phase: Elapsed time ==> 0s.171ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Irina\Documents\PSoC Creator\PioneerBoard\Thermometer\DS18x8\DS18x8_demo.cydsn\DS18x8_demo.cyprj -d CY8C4245AXI-483 -s C:\Users\Irina\Documents\PSoC Creator\PioneerBoard\Thermometer\DS18x8\DS18x8_demo.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.531ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.078ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  DS18x8_demo.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Irina\Documents\PSoC Creator\PioneerBoard\Thermometer\DS18x8\DS18x8_demo.cydsn\DS18x8_demo.cyprj -dcpsoc3 DS18x8_demo.v -verilog
======================================================================

======================================================================
Compiling:  DS18x8_demo.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Irina\Documents\PSoC Creator\PioneerBoard\Thermometer\DS18x8\DS18x8_demo.cydsn\DS18x8_demo.cyprj -dcpsoc3 DS18x8_demo.v -verilog
======================================================================

======================================================================
Compiling:  DS18x8_demo.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Irina\Documents\PSoC Creator\PioneerBoard\Thermometer\DS18x8\DS18x8_demo.cydsn\DS18x8_demo.cyprj -dcpsoc3 -verilog DS18x8_demo.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Mar 27 21:35:08 2015


======================================================================
Compiling:  DS18x8_demo.v
Program  :   vpp
Options  :    -yv2 -q10 DS18x8_demo.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Mar 27 21:35:08 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'DS18x8_demo.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  DS18x8_demo.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Irina\Documents\PSoC Creator\PioneerBoard\Thermometer\DS18x8\DS18x8_demo.cydsn\DS18x8_demo.cyprj -dcpsoc3 -verilog DS18x8_demo.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Mar 27 21:35:08 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Irina\Documents\PSoC Creator\PioneerBoard\Thermometer\DS18x8\DS18x8_demo.cydsn\codegentemp\DS18x8_demo.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Irina\Documents\PSoC Creator\PioneerBoard\Thermometer\DS18x8\DS18x8_demo.cydsn\codegentemp\DS18x8_demo.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  DS18x8_demo.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Irina\Documents\PSoC Creator\PioneerBoard\Thermometer\DS18x8\DS18x8_demo.cydsn\DS18x8_demo.cyprj -dcpsoc3 -verilog DS18x8_demo.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Mar 27 21:35:10 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Irina\Documents\PSoC Creator\PioneerBoard\Thermometer\DS18x8\DS18x8_demo.cydsn\codegentemp\DS18x8_demo.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Irina\Documents\PSoC Creator\PioneerBoard\Thermometer\DS18x8\DS18x8_demo.cydsn\codegentemp\DS18x8_demo.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\OneWire:Net_901\
	\OneWire:Net_902\
	\OneWire:Net_903\
	\OneWire:Net_904\
	\OneWire:Net_905\
	\OneWire:Net_906\
	\OneWire:Net_907\
	\OneWire:TimerDelay:TimerUDB:ctrl_cmode_0\
	\OneWire:TimerDelay:TimerUDB:ctrl_ic_1\
	\OneWire:TimerDelay:TimerUDB:ctrl_ic_0\
	\OneWire:Net_913\
	\OneWire:TimerDelay:TimerUDB:zeros_3\
	\OneWire:TimerDelay:TimerUDB:zeros_2\
	\OneWire:Net_925\
	\OneWire:Net_926\
	\OneWire:Net_927\
	\OneWire:Net_928\
	\OneWire:Net_929\
	\OneWire:Net_930\
	\OneWire:Net_931\
	\OneWire:Net_986\
	\OneWire:Net_987\
	\OneWire:Net_988\
	\OneWire:Net_989\
	\OneWire:Net_1072\
	\OneWire:Net_1073\
	\OneWire:Net_1074\
	\OneWire:Net_1075\
	\UART_1:BUART:HalfDuplexSend\
	\UART_1:BUART:FinalAddrMode_2\
	\UART_1:BUART:FinalAddrMode_1\
	\UART_1:BUART:FinalAddrMode_0\
	\UART_1:BUART:reset_sr\
	Net_45
	\FreqDiv_1:MODULE_1:b_31\
	\FreqDiv_1:MODULE_1:b_30\
	\FreqDiv_1:MODULE_1:b_29\
	\FreqDiv_1:MODULE_1:b_28\
	\FreqDiv_1:MODULE_1:b_27\
	\FreqDiv_1:MODULE_1:b_26\
	\FreqDiv_1:MODULE_1:b_25\
	\FreqDiv_1:MODULE_1:b_24\
	\FreqDiv_1:MODULE_1:b_23\
	\FreqDiv_1:MODULE_1:b_22\
	\FreqDiv_1:MODULE_1:b_21\
	\FreqDiv_1:MODULE_1:b_20\
	\FreqDiv_1:MODULE_1:b_19\
	\FreqDiv_1:MODULE_1:b_18\
	\FreqDiv_1:MODULE_1:b_17\
	\FreqDiv_1:MODULE_1:b_16\
	\FreqDiv_1:MODULE_1:b_15\
	\FreqDiv_1:MODULE_1:b_14\
	\FreqDiv_1:MODULE_1:b_13\
	\FreqDiv_1:MODULE_1:b_12\
	\FreqDiv_1:MODULE_1:b_11\
	\FreqDiv_1:MODULE_1:b_10\
	\FreqDiv_1:MODULE_1:b_9\
	\FreqDiv_1:MODULE_1:b_8\
	\FreqDiv_1:MODULE_1:b_7\
	\FreqDiv_1:MODULE_1:b_6\
	\FreqDiv_1:MODULE_1:b_5\
	\FreqDiv_1:MODULE_1:b_4\
	\FreqDiv_1:MODULE_1:b_3\
	\FreqDiv_1:MODULE_1:b_2\
	\FreqDiv_1:MODULE_1:b_1\
	\FreqDiv_1:MODULE_1:b_0\
	\FreqDiv_1:MODULE_1:g2:a0:a_31\
	\FreqDiv_1:MODULE_1:g2:a0:a_30\
	\FreqDiv_1:MODULE_1:g2:a0:a_29\
	\FreqDiv_1:MODULE_1:g2:a0:a_28\
	\FreqDiv_1:MODULE_1:g2:a0:a_27\
	\FreqDiv_1:MODULE_1:g2:a0:a_26\
	\FreqDiv_1:MODULE_1:g2:a0:a_25\
	\FreqDiv_1:MODULE_1:g2:a0:a_24\
	\FreqDiv_1:MODULE_1:g2:a0:b_31\
	\FreqDiv_1:MODULE_1:g2:a0:b_30\
	\FreqDiv_1:MODULE_1:g2:a0:b_29\
	\FreqDiv_1:MODULE_1:g2:a0:b_28\
	\FreqDiv_1:MODULE_1:g2:a0:b_27\
	\FreqDiv_1:MODULE_1:g2:a0:b_26\
	\FreqDiv_1:MODULE_1:g2:a0:b_25\
	\FreqDiv_1:MODULE_1:g2:a0:b_24\
	\FreqDiv_1:MODULE_1:g2:a0:b_23\
	\FreqDiv_1:MODULE_1:g2:a0:b_22\
	\FreqDiv_1:MODULE_1:g2:a0:b_21\
	\FreqDiv_1:MODULE_1:g2:a0:b_20\
	\FreqDiv_1:MODULE_1:g2:a0:b_19\
	\FreqDiv_1:MODULE_1:g2:a0:b_18\
	\FreqDiv_1:MODULE_1:g2:a0:b_17\
	\FreqDiv_1:MODULE_1:g2:a0:b_16\
	\FreqDiv_1:MODULE_1:g2:a0:b_15\
	\FreqDiv_1:MODULE_1:g2:a0:b_14\
	\FreqDiv_1:MODULE_1:g2:a0:b_13\
	\FreqDiv_1:MODULE_1:g2:a0:b_12\
	\FreqDiv_1:MODULE_1:g2:a0:b_11\
	\FreqDiv_1:MODULE_1:g2:a0:b_10\
	\FreqDiv_1:MODULE_1:g2:a0:b_9\
	\FreqDiv_1:MODULE_1:g2:a0:b_8\
	\FreqDiv_1:MODULE_1:g2:a0:b_7\
	\FreqDiv_1:MODULE_1:g2:a0:b_6\
	\FreqDiv_1:MODULE_1:g2:a0:b_5\
	\FreqDiv_1:MODULE_1:g2:a0:b_4\
	\FreqDiv_1:MODULE_1:g2:a0:b_3\
	\FreqDiv_1:MODULE_1:g2:a0:b_2\
	\FreqDiv_1:MODULE_1:g2:a0:b_1\
	\FreqDiv_1:MODULE_1:g2:a0:b_0\
	\FreqDiv_1:MODULE_1:g2:a0:s_31\
	\FreqDiv_1:MODULE_1:g2:a0:s_30\
	\FreqDiv_1:MODULE_1:g2:a0:s_29\
	\FreqDiv_1:MODULE_1:g2:a0:s_28\
	\FreqDiv_1:MODULE_1:g2:a0:s_27\
	\FreqDiv_1:MODULE_1:g2:a0:s_26\
	\FreqDiv_1:MODULE_1:g2:a0:s_25\
	\FreqDiv_1:MODULE_1:g2:a0:s_24\
	\FreqDiv_1:MODULE_1:g2:a0:s_23\
	\FreqDiv_1:MODULE_1:g2:a0:s_22\
	\FreqDiv_1:MODULE_1:g2:a0:s_21\
	\FreqDiv_1:MODULE_1:g2:a0:s_20\
	\FreqDiv_1:MODULE_1:g2:a0:s_19\
	\FreqDiv_1:MODULE_1:g2:a0:s_18\
	\FreqDiv_1:MODULE_1:g2:a0:s_17\
	\FreqDiv_1:MODULE_1:g2:a0:s_16\
	\FreqDiv_1:MODULE_1:g2:a0:s_15\
	\FreqDiv_1:MODULE_1:g2:a0:s_14\
	\FreqDiv_1:MODULE_1:g2:a0:s_13\
	\FreqDiv_1:MODULE_1:g2:a0:s_12\
	\FreqDiv_1:MODULE_1:g2:a0:s_11\
	\FreqDiv_1:MODULE_1:g2:a0:s_10\
	\FreqDiv_1:MODULE_1:g2:a0:s_9\
	\FreqDiv_1:MODULE_1:g2:a0:s_8\
	\FreqDiv_1:MODULE_1:g2:a0:s_7\
	\FreqDiv_1:MODULE_1:g2:a0:s_6\
	\FreqDiv_1:MODULE_1:g2:a0:s_5\
	\FreqDiv_1:MODULE_1:g2:a0:s_4\
	\FreqDiv_1:MODULE_1:g2:a0:s_3\
	\FreqDiv_1:MODULE_1:g2:a0:s_2\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\

    Synthesized names
	\FreqDiv_1:add_vi_vv_MODGEN_1_31\
	\FreqDiv_1:add_vi_vv_MODGEN_1_30\
	\FreqDiv_1:add_vi_vv_MODGEN_1_29\
	\FreqDiv_1:add_vi_vv_MODGEN_1_28\
	\FreqDiv_1:add_vi_vv_MODGEN_1_27\
	\FreqDiv_1:add_vi_vv_MODGEN_1_26\
	\FreqDiv_1:add_vi_vv_MODGEN_1_25\
	\FreqDiv_1:add_vi_vv_MODGEN_1_24\
	\FreqDiv_1:add_vi_vv_MODGEN_1_23\
	\FreqDiv_1:add_vi_vv_MODGEN_1_22\
	\FreqDiv_1:add_vi_vv_MODGEN_1_21\
	\FreqDiv_1:add_vi_vv_MODGEN_1_20\
	\FreqDiv_1:add_vi_vv_MODGEN_1_19\
	\FreqDiv_1:add_vi_vv_MODGEN_1_18\
	\FreqDiv_1:add_vi_vv_MODGEN_1_17\
	\FreqDiv_1:add_vi_vv_MODGEN_1_16\
	\FreqDiv_1:add_vi_vv_MODGEN_1_15\
	\FreqDiv_1:add_vi_vv_MODGEN_1_14\
	\FreqDiv_1:add_vi_vv_MODGEN_1_13\
	\FreqDiv_1:add_vi_vv_MODGEN_1_12\
	\FreqDiv_1:add_vi_vv_MODGEN_1_11\
	\FreqDiv_1:add_vi_vv_MODGEN_1_10\
	\FreqDiv_1:add_vi_vv_MODGEN_1_9\
	\FreqDiv_1:add_vi_vv_MODGEN_1_8\
	\FreqDiv_1:add_vi_vv_MODGEN_1_7\
	\FreqDiv_1:add_vi_vv_MODGEN_1_6\
	\FreqDiv_1:add_vi_vv_MODGEN_1_5\
	\FreqDiv_1:add_vi_vv_MODGEN_1_4\
	\FreqDiv_1:add_vi_vv_MODGEN_1_3\
	\FreqDiv_1:add_vi_vv_MODGEN_1_2\

Deleted 143 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \OneWire:ControlReg_DRV:rst\ to \OneWire:ControlReg_DRV:clk\
Aliasing zero to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:Net_280\ to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:TimerDelay:TimerUDB:ctrl_cmode_1\ to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:TimerDelay:TimerUDB:ctrl_tmode_1\ to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:TimerDelay:TimerUDB:ctrl_tmode_0\ to one
Aliasing \OneWire:TimerDelay:TimerUDB:status_6\ to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:TimerDelay:TimerUDB:status_5\ to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:TimerDelay:TimerUDB:status_4\ to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:TimerDelay:TimerUDB:status_0\ to \OneWire:TimerDelay:TimerUDB:tc_i\
Aliasing \OneWire:ControlReg_SEL:clk\ to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:ControlReg_SEL:rst\ to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:Trigger:rst\ to \OneWire:ControlReg_DRV:clk\
Aliasing tmpOE__Pin_0_net_0 to one
Aliasing tmpOE__PinLED_net_0 to one
Aliasing Net_42 to \OneWire:ControlReg_DRV:clk\
Aliasing \UART_1:BUART:tx_hd_send_break\ to \OneWire:ControlReg_DRV:clk\
Aliasing \UART_1:BUART:FinalParityType_1\ to \OneWire:ControlReg_DRV:clk\
Aliasing \UART_1:BUART:FinalParityType_0\ to \OneWire:ControlReg_DRV:clk\
Aliasing \UART_1:BUART:tx_ctrl_mark\ to \OneWire:ControlReg_DRV:clk\
Aliasing \UART_1:BUART:tx_status_6\ to \OneWire:ControlReg_DRV:clk\
Aliasing \UART_1:BUART:tx_status_5\ to \OneWire:ControlReg_DRV:clk\
Aliasing \UART_1:BUART:tx_status_4\ to \OneWire:ControlReg_DRV:clk\
Aliasing tmpOE__Tx_06_net_0 to one
Aliasing Net_1070 to one
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_23\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_22\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_21\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_20\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_19\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_18\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_17\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_16\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_15\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_14\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_13\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_12\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_11\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_10\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_9\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_8\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_7\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_6\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_5\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_4\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_3\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:a_2\ to \OneWire:ControlReg_DRV:clk\
Aliasing \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_1_net_0 to one
Aliasing tmpOE__Pin_2_net_0 to one
Aliasing tmpOE__Pin_3_net_0 to one
Aliasing tmpOE__Pin_4_net_0 to one
Aliasing tmpOE__Pin_5_net_0 to one
Aliasing tmpOE__Pin_6_net_0 to one
Aliasing tmpOE__Pin_7_net_0 to one
Aliasing \OneWire:TimerDelay:TimerUDB:capture_last\\D\ to \OneWire:ControlReg_DRV:clk\
Aliasing \OneWire:TimerDelay:TimerUDB:capture_out_reg_i\\D\ to \OneWire:TimerDelay:TimerUDB:capt_fifo_load_int\
Aliasing Net_41D to \OneWire:ControlReg_DRV:clk\
Removing Lhs of wire \OneWire:ControlReg_DRV:rst\[1] = \OneWire:ControlReg_DRV:clk\[0]
Removing Rhs of wire \OneWire:Net_1111\[2] = \OneWire:ControlReg_DRV:control_out_0\[3]
Removing Rhs of wire \OneWire:Net_1111\[2] = \OneWire:ControlReg_DRV:control_0\[26]
Removing Rhs of wire \OneWire:tmpOE__bufoe_1_net_0\[28] = \OneWire:Net_820_0\[31]
Removing Rhs of wire \OneWire:tmpOE__bufoe_1_net_0\[28] = \OneWire:ControlReg_SEL:control_out_0\[212]
Removing Rhs of wire \OneWire:tmpOE__bufoe_1_net_0\[28] = \OneWire:ControlReg_SEL:control_0\[221]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_7\[32] = \OneWire:Net_959_7\[33]
Removing Rhs of wire \OneWire:Net_959_7\[33] = \OneWire:Net_1034\[265]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_6\[34] = \OneWire:Net_959_6\[35]
Removing Rhs of wire \OneWire:Net_959_6\[35] = \OneWire:Net_1031\[264]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_5\[36] = \OneWire:Net_959_5\[37]
Removing Rhs of wire \OneWire:Net_959_5\[37] = \OneWire:Net_1028\[263]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_4\[38] = \OneWire:Net_959_4\[39]
Removing Rhs of wire \OneWire:Net_959_4\[39] = \OneWire:Net_1025\[262]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_3\[40] = \OneWire:Net_959_3\[41]
Removing Rhs of wire \OneWire:Net_959_3\[41] = \OneWire:Net_971\[256]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_2\[42] = \OneWire:Net_959_2\[43]
Removing Rhs of wire \OneWire:Net_959_2\[43] = \OneWire:Net_967\[252]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_1\[44] = \OneWire:Net_959_1\[45]
Removing Rhs of wire \OneWire:Net_959_1\[45] = \OneWire:Net_963\[195]
Removing Lhs of wire \OneWire:StatusReg_BUS:status_0\[46] = \OneWire:Net_959_0\[47]
Removing Lhs of wire \OneWire:Net_959_0\[47] = \OneWire:Net_807\[30]
Removing Rhs of wire zero[49] = \OneWire:ControlReg_DRV:clk\[0]
Removing Lhs of wire \OneWire:Net_280\[50] = zero[49]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:ctrl_enable\[66] = \OneWire:TimerDelay:TimerUDB:control_7\[58]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:ctrl_ten\[67] = \OneWire:TimerDelay:TimerUDB:control_4\[61]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:ctrl_cmode_1\[68] = zero[49]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:ctrl_tmode_1\[70] = zero[49]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:ctrl_tmode_0\[71] = one[53]
Removing Rhs of wire \OneWire:TimerDelay:TimerUDB:timer_enable\[77] = \OneWire:TimerDelay:TimerUDB:runmode_enable\[90]
Removing Rhs of wire \OneWire:TimerDelay:TimerUDB:run_mode\[78] = \OneWire:TimerDelay:TimerUDB:hwEnable_reg\[79]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:tc_i\[83] = \OneWire:TimerDelay:TimerUDB:status_tc\[80]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:hwEnable\[85] = \OneWire:TimerDelay:TimerUDB:control_7\[58]
Removing Rhs of wire LED[86] = \OneWire:TimerDelay:TimerUDB:tc_reg_i\[84]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:capt_fifo_load_int\[89] = \OneWire:TimerDelay:TimerUDB:capt_fifo_load\[76]
Removing Rhs of wire \OneWire:Net_527\[93] = \OneWire:Trigger:control_out_0\[225]
Removing Rhs of wire \OneWire:Net_527\[93] = \OneWire:Trigger:control_0\[248]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:status_6\[98] = zero[49]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:status_5\[99] = zero[49]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:status_4\[100] = zero[49]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:status_0\[101] = \OneWire:TimerDelay:TimerUDB:status_tc\[80]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:status_1\[102] = \OneWire:TimerDelay:TimerUDB:capt_fifo_load\[76]
Removing Rhs of wire \OneWire:TimerDelay:TimerUDB:status_2\[103] = \OneWire:TimerDelay:TimerUDB:fifo_full\[104]
Removing Rhs of wire \OneWire:TimerDelay:TimerUDB:status_3\[105] = \OneWire:TimerDelay:TimerUDB:fifo_nempty\[106]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:cs_addr_2\[109] = LED[86]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:cs_addr_1\[110] = \OneWire:TimerDelay:TimerUDB:trig_reg\[97]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:cs_addr_0\[111] = \OneWire:TimerDelay:TimerUDB:per_zero\[82]
Removing Rhs of wire \OneWire:tmpOE__bufoe_2_net_0\[193] = \OneWire:Net_820_1\[196]
Removing Rhs of wire \OneWire:tmpOE__bufoe_2_net_0\[193] = \OneWire:ControlReg_SEL:control_out_1\[211]
Removing Rhs of wire \OneWire:tmpOE__bufoe_2_net_0\[193] = \OneWire:ControlReg_SEL:control_1\[220]
Removing Lhs of wire \OneWire:ControlReg_SEL:clk\[197] = zero[49]
Removing Lhs of wire \OneWire:ControlReg_SEL:rst\[198] = zero[49]
Removing Rhs of wire \OneWire:Net_820_7\[199] = \OneWire:ControlReg_SEL:control_out_7\[200]
Removing Rhs of wire \OneWire:Net_820_7\[199] = \OneWire:ControlReg_SEL:control_7\[214]
Removing Rhs of wire \OneWire:Net_820_6\[201] = \OneWire:ControlReg_SEL:control_out_6\[202]
Removing Rhs of wire \OneWire:Net_820_6\[201] = \OneWire:ControlReg_SEL:control_6\[215]
Removing Rhs of wire \OneWire:Net_820_5\[203] = \OneWire:ControlReg_SEL:control_out_5\[204]
Removing Rhs of wire \OneWire:Net_820_5\[203] = \OneWire:ControlReg_SEL:control_5\[216]
Removing Rhs of wire \OneWire:Net_820_4\[205] = \OneWire:ControlReg_SEL:control_out_4\[206]
Removing Rhs of wire \OneWire:Net_820_4\[205] = \OneWire:ControlReg_SEL:control_4\[217]
Removing Rhs of wire \OneWire:Net_820_3\[207] = \OneWire:ControlReg_SEL:control_out_3\[208]
Removing Rhs of wire \OneWire:Net_820_3\[207] = \OneWire:ControlReg_SEL:control_3\[218]
Removing Rhs of wire \OneWire:Net_820_2\[209] = \OneWire:ControlReg_SEL:control_out_2\[210]
Removing Rhs of wire \OneWire:Net_820_2\[209] = \OneWire:ControlReg_SEL:control_2\[219]
Removing Lhs of wire \OneWire:Trigger:clk\[223] = \OneWire:Net_522\[52]
Removing Lhs of wire \OneWire:Trigger:rst\[224] = zero[49]
Removing Lhs of wire \OneWire:tmpOE__bufoe_3_net_0\[250] = \OneWire:Net_820_2\[209]
Removing Lhs of wire \OneWire:tmpOE__bufoe_4_net_0\[254] = \OneWire:Net_820_3\[207]
Removing Lhs of wire \OneWire:tmpOE__bufoe_5_net_0\[267] = \OneWire:Net_820_4\[205]
Removing Lhs of wire \OneWire:tmpOE__bufoe_6_net_0\[271] = \OneWire:Net_820_5\[203]
Removing Lhs of wire \OneWire:tmpOE__bufoe_7_net_0\[274] = \OneWire:Net_820_6\[201]
Removing Lhs of wire \OneWire:tmpOE__bufoe_8_net_0\[277] = \OneWire:Net_820_7\[199]
Removing Lhs of wire tmpOE__Pin_0_net_0[283] = one[53]
Removing Lhs of wire tmpOE__PinLED_net_0[293] = one[53]
Removing Rhs of wire Net_44[300] = \UART_1:BUART:tx_interrupt_out\[320]
Removing Lhs of wire \UART_1:Net_61\[301] = Net_436[302]
Removing Lhs of wire Net_42[306] = zero[49]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[307] = zero[49]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[309] = zero[49]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[310] = zero[49]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[314] = zero[49]
Removing Lhs of wire \UART_1:BUART:reset_reg_dp\[315] = \UART_1:BUART:reset_reg\[305]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[374] = zero[49]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[375] = zero[49]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[376] = zero[49]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[378] = \UART_1:BUART:tx_fifo_empty\[339]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[380] = \UART_1:BUART:tx_fifo_notfull\[338]
Removing Lhs of wire tmpOE__Tx_06_net_0[387] = one[53]
Removing Lhs of wire Net_1070[395] = one[53]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_1_1\[424] = \FreqDiv_1:MODULE_1:g2:a0:s_1\[584]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_1_0\[425] = \FreqDiv_1:MODULE_1:g2:a0:s_0\[585]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_23\[466] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_22\[467] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_21\[468] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_20\[469] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_19\[470] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_18\[471] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_17\[472] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_16\[473] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_15\[474] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_14\[475] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_13\[476] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_12\[477] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_11\[478] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_10\[479] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_9\[480] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_8\[481] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_7\[482] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_6\[483] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_5\[484] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_4\[485] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_3\[486] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_2\[487] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_1\[488] = \FreqDiv_1:MODIN1_1\[489]
Removing Lhs of wire \FreqDiv_1:MODIN1_1\[489] = \FreqDiv_1:count_1\[422]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:a_0\[490] = \FreqDiv_1:MODIN1_0\[491]
Removing Lhs of wire \FreqDiv_1:MODIN1_0\[491] = \FreqDiv_1:count_0\[423]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[623] = one[53]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[624] = one[53]
Removing Lhs of wire tmpOE__Pin_1_net_0[626] = one[53]
Removing Lhs of wire tmpOE__Pin_2_net_0[632] = one[53]
Removing Lhs of wire tmpOE__Pin_3_net_0[638] = one[53]
Removing Lhs of wire tmpOE__Pin_4_net_0[672] = one[53]
Removing Lhs of wire tmpOE__Pin_5_net_0[678] = one[53]
Removing Lhs of wire tmpOE__Pin_6_net_0[684] = one[53]
Removing Lhs of wire tmpOE__Pin_7_net_0[690] = one[53]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:capture_last\\D\[695] = zero[49]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:hwEnable_reg\\D\[696] = \OneWire:TimerDelay:TimerUDB:control_7\[58]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:tc_reg_i\\D\[697] = \OneWire:TimerDelay:TimerUDB:status_tc\[80]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:capture_out_reg_i\\D\[698] = \OneWire:TimerDelay:TimerUDB:capt_fifo_load\[76]
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:trig_last\\D\[701] = \OneWire:Net_527\[93]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[704] = zero[49]
Removing Lhs of wire \UART_1:BUART:tx_bitclk\\D\[709] = \UART_1:BUART:tx_bitclk_enable_pre\[325]
Removing Lhs of wire Net_41D[710] = zero[49]

------------------------------------------------------
Aliased 0 equations, 134 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\OneWire:TimerDelay:TimerUDB:fifo_load_polarized\' (cost = 0):
\OneWire:TimerDelay:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\OneWire:TimerDelay:TimerUDB:trigger_polarized\' (cost = 0):
\OneWire:TimerDelay:TimerUDB:trigger_polarized\ <= (\OneWire:TimerDelay:TimerUDB:trig_rise_detected\);

Note:  Expanding virtual equation for '\UART_1:BUART:counter_load\' (cost = 3):
\UART_1:BUART:counter_load\ <= ((not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART_1:BUART:tx_counter_tc\' (cost = 0):
\UART_1:BUART:tx_counter_tc\ <= (not \UART_1:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:s_0\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:s_0\ <= (not \FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\OneWire:TimerDelay:TimerUDB:trigger_enable\' (cost = 5):
\OneWire:TimerDelay:TimerUDB:trigger_enable\ <= ((\OneWire:TimerDelay:TimerUDB:control_4\ and \OneWire:TimerDelay:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:s_1\' (cost = 4):
\FreqDiv_1:MODULE_1:g2:a0:s_1\ <= ((not \FreqDiv_1:count_0\ and \FreqDiv_1:count_1\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\OneWire:TimerDelay:TimerUDB:status_tc\' (cost = 5):
\OneWire:TimerDelay:TimerUDB:status_tc\ <= ((\OneWire:TimerDelay:TimerUDB:control_4\ and \OneWire:TimerDelay:TimerUDB:run_mode\ and \OneWire:TimerDelay:TimerUDB:per_zero\ and \OneWire:TimerDelay:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 31 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \OneWire:TimerDelay:TimerUDB:capt_fifo_load\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \FreqDiv_1:not_last_reset\\D\ to one
Removing Lhs of wire \OneWire:TimerDelay:TimerUDB:capt_fifo_load\[76] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[594] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[604] = zero[49]
Removing Lhs of wire \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[614] = zero[49]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[711] = \UART_1:BUART:tx_ctrl_mark_last\[383]
Removing Lhs of wire \FreqDiv_1:not_last_reset\\D\[715] = one[53]

------------------------------------------------------
Aliased 0 equations, 6 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Irina\Documents\PSoC Creator\PioneerBoard\Thermometer\DS18x8\DS18x8_demo.cydsn\DS18x8_demo.cyprj" -dcpsoc3 DS18x8_demo.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.468ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.1.0.1722, Family: PSoC3, Started at: Friday, 27 March 2015 21:35:10
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Irina\Documents\PSoC Creator\PioneerBoard\Thermometer\DS18x8\DS18x8_demo.cydsn\DS18x8_demo.cyprj -d CY8C4245AXI-483 DS18x8_demo.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \FreqDiv_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: Net_41 from registered to combinatorial
    Converted constant MacroCell: \OneWire:TimerDelay:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \OneWire:TimerDelay:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_UART'. Fanout=1, Signal=Net_436_digital
    Digital Clock 1: Automatic-assigning  clock 'OneWire_clock_delay'. Fanout=3, Signal=\OneWire:Net_522_digital\
    Digital Clock 2: Automatic-assigning  clock 'Clock_ReportTimer'. Fanout=4, Signal=Net_1073_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \OneWire:TimerDelay:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
    UDB Clk/Enable \OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_436_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_436_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = PinLED(0)
        Attributes:
            Alias: LED
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PinLED(0)__PA ,
            input => Net_2188 ,
            annotation => Net_2185 ,
            pad => PinLED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_0(0)
        Attributes:
            Alias: sen0
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_0(0)__PA ,
            oe => \OneWire:tmpOE__bufoe_1_net_0\ ,
            fb => \OneWire:Net_807\ ,
            input => \OneWire:Net_1111\ ,
            annotation => Net_1019 ,
            pad => Pin_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            Alias: sen1
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            oe => \OneWire:tmpOE__bufoe_2_net_0\ ,
            fb => \OneWire:Net_959_1\ ,
            input => \OneWire:Net_1111\ ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            Alias: sen2
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            oe => \OneWire:Net_820_2\ ,
            fb => \OneWire:Net_959_2\ ,
            input => \OneWire:Net_1111\ ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_3(0)
        Attributes:
            Alias: sen3
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            oe => \OneWire:Net_820_3\ ,
            fb => \OneWire:Net_959_3\ ,
            input => \OneWire:Net_1111\ ,
            pad => Pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_4(0)
        Attributes:
            Alias: sen4
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_4(0)__PA ,
            oe => \OneWire:Net_820_4\ ,
            fb => \OneWire:Net_959_4\ ,
            input => \OneWire:Net_1111\ ,
            pad => Pin_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_5(0)
        Attributes:
            Alias: sen5
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_5(0)__PA ,
            oe => \OneWire:Net_820_5\ ,
            fb => \OneWire:Net_959_5\ ,
            input => \OneWire:Net_1111\ ,
            pad => Pin_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_6(0)
        Attributes:
            Alias: sen6
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_6(0)__PA ,
            oe => \OneWire:Net_820_6\ ,
            fb => \OneWire:Net_959_6\ ,
            input => \OneWire:Net_1111\ ,
            pad => Pin_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_7(0)
        Attributes:
            Alias: sen7
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_7(0)__PA ,
            oe => \OneWire:Net_820_7\ ,
            fb => \OneWire:Net_959_7\ ,
            input => \OneWire:Net_1111\ ,
            pad => Pin_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_06(0)
        Attributes:
            Alias: UART_Tx
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_06(0)__PA ,
            input => Net_39 ,
            pad => Tx_06(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=LED, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:run_mode\ * 
              \OneWire:TimerDelay:TimerUDB:per_zero\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = LED (fanout=9)

    MacroCell: Name=Net_1071, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_1071 * \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = Net_1071 (fanout=2)

    MacroCell: Name=Net_2188, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !LED
        );
        Output = Net_2188 (fanout=1)

    MacroCell: Name=Net_39, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_39 (fanout=1)

    MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=2)

    MacroCell: Name=\FreqDiv_1:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_1\ (fanout=1)

    MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=3)

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_7\
        );
        Output = \OneWire:TimerDelay:TimerUDB:run_mode\ (fanout=4)

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:run_mode\ * 
              \OneWire:TimerDelay:TimerUDB:per_zero\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              !\OneWire:TimerDelay:TimerUDB:timer_enable\ * !LED * 
              !\OneWire:TimerDelay:TimerUDB:trig_disable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
            + \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              !\OneWire:TimerDelay:TimerUDB:run_mode\ * !LED * 
              !\OneWire:TimerDelay:TimerUDB:trig_disable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
            + \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              !\OneWire:TimerDelay:TimerUDB:per_zero\ * !LED * 
              !\OneWire:TimerDelay:TimerUDB:trig_disable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:timer_enable\ (fanout=3)

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:timer_enable\ * 
              \OneWire:TimerDelay:TimerUDB:run_mode\ * 
              \OneWire:TimerDelay:TimerUDB:per_zero\ * !LED * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
            + !LED * \OneWire:TimerDelay:TimerUDB:trig_disable\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * !LED * 
              \OneWire:TimerDelay:TimerUDB:trig_last\ * !\OneWire:Net_527\
            + \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * !LED * 
              \OneWire:TimerDelay:TimerUDB:trig_fall_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_fall_detected\ (fanout=1)

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:Net_527\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_last\ (fanout=2)

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:timer_enable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_reg\ (fanout=2)

    MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * !LED * 
              !\OneWire:TimerDelay:TimerUDB:trig_last\ * \OneWire:Net_527\
            + \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * !LED * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_rise_detected\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_436_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_436_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_436_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_436_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_436_digital) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * \UART_1:BUART:tx_counter_dp\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => \OneWire:Net_522_digital\ ,
            cs_addr_2 => LED ,
            cs_addr_1 => \OneWire:TimerDelay:TimerUDB:trig_reg\ ,
            cs_addr_0 => \OneWire:TimerDelay:TimerUDB:per_zero\ ,
            chain_out => \OneWire:TimerDelay:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => \OneWire:Net_522_digital\ ,
            cs_addr_2 => LED ,
            cs_addr_1 => \OneWire:TimerDelay:TimerUDB:trig_reg\ ,
            cs_addr_0 => \OneWire:TimerDelay:TimerUDB:per_zero\ ,
            z0_comb => \OneWire:TimerDelay:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \OneWire:TimerDelay:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \OneWire:TimerDelay:TimerUDB:status_2\ ,
            chain_in => \OneWire:TimerDelay:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_436_digital ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_436_digital ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            cl0_comb => \UART_1:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\OneWire:StatusReg_BUS:sts:sts_reg\
        PORT MAP (
            status_7 => \OneWire:Net_959_7\ ,
            status_6 => \OneWire:Net_959_6\ ,
            status_5 => \OneWire:Net_959_5\ ,
            status_4 => \OneWire:Net_959_4\ ,
            status_3 => \OneWire:Net_959_3\ ,
            status_2 => \OneWire:Net_959_2\ ,
            status_1 => \OneWire:Net_959_1\ ,
            status_0 => \OneWire:Net_807\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\OneWire:TimerDelay:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => LED ,
            clock => \OneWire:Net_522_digital\ ,
            status_3 => \OneWire:TimerDelay:TimerUDB:status_3\ ,
            status_2 => \OneWire:TimerDelay:TimerUDB:status_2\ ,
            status_0 => \OneWire:TimerDelay:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_436_digital ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ ,
            interrupt => Net_44 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\OneWire:ControlReg_DRV:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \OneWire:ControlReg_DRV:control_7\ ,
            control_6 => \OneWire:ControlReg_DRV:control_6\ ,
            control_5 => \OneWire:ControlReg_DRV:control_5\ ,
            control_4 => \OneWire:ControlReg_DRV:control_4\ ,
            control_3 => \OneWire:ControlReg_DRV:control_3\ ,
            control_2 => \OneWire:ControlReg_DRV:control_2\ ,
            control_1 => \OneWire:ControlReg_DRV:control_1\ ,
            control_0 => \OneWire:Net_1111\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True

    controlcell: Name =\OneWire:ControlReg_SEL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \OneWire:Net_820_7\ ,
            control_6 => \OneWire:Net_820_6\ ,
            control_5 => \OneWire:Net_820_5\ ,
            control_4 => \OneWire:Net_820_4\ ,
            control_3 => \OneWire:Net_820_3\ ,
            control_2 => \OneWire:Net_820_2\ ,
            control_1 => \OneWire:tmpOE__bufoe_2_net_0\ ,
            control_0 => \OneWire:tmpOE__bufoe_1_net_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00001111"
        }
        Clock Enable: True

    controlcell: Name =\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => \OneWire:Net_522_digital\ ,
            control_7 => \OneWire:TimerDelay:TimerUDB:control_7\ ,
            control_6 => \OneWire:TimerDelay:TimerUDB:control_6\ ,
            control_5 => \OneWire:TimerDelay:TimerUDB:control_5\ ,
            control_4 => \OneWire:TimerDelay:TimerUDB:control_4\ ,
            control_3 => \OneWire:TimerDelay:TimerUDB:control_3\ ,
            control_2 => \OneWire:TimerDelay:TimerUDB:control_2\ ,
            control_1 => \OneWire:TimerDelay:TimerUDB:control_1\ ,
            control_0 => \OneWire:TimerDelay:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\OneWire:Trigger:Sync:ctrl_reg\
        PORT MAP (
            clock => \OneWire:Net_522_digital\ ,
            control_7 => \OneWire:Trigger:control_7\ ,
            control_6 => \OneWire:Trigger:control_6\ ,
            control_5 => \OneWire:Trigger:control_5\ ,
            control_4 => \OneWire:Trigger:control_4\ ,
            control_3 => \OneWire:Trigger:control_3\ ,
            control_2 => \OneWire:Trigger:control_2\ ,
            control_1 => \OneWire:Trigger:control_1\ ,
            control_0 => \OneWire:Net_527\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000001"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\OneWire:isr_DataReady\
        PORT MAP (
            interrupt => LED );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\UART_1:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_44 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_Timer
        PORT MAP (
            interrupt => Net_1071 );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    3 :    1 :    4 :  75.00%
Pins                          :   12 :   24 :   36 :  33.33%
UDB Macrocells                :   24 :    8 :   32 :  75.00%
UDB Unique Pterms             :   36 :   28 :   64 :  56.25%
UDB Total Pterms              :   41 :      :      : 
UDB Datapath Cells            :    4 :    0 :    4 : 100.00%
UDB Status Cells              :    3 :    1 :    4 :  75.00%
             Status Registers :    1 
            StatusI Registers :    2 
UDB Control Cells             :    4 :    0 :    4 : 100.00%
            Control Registers :    4 
Interrupts                    :    3 :   29 :   32 :   9.38%
Comparator/Opamp Fixed Blocks :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    1 :    1 :   0.00%
CSD Fixed Blocks              :    0 :    1 :    1 :   0.00%
CapSense Blocks               :    0 :    1 :    1 :   0.00%
8-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
7-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
Temperature Sensors           :    0 :    1 :    1 :   0.00%
Low Power Comparators         :    0 :    2 :    2 :   0.00%
TCPWM Blocks                  :    0 :    4 :    4 :   0.00%
Serial Communication Blocks   :    0 :    2 :    2 :   0.00%
Segment LCD Blocks            :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.546ms
Tech mapping phase: Elapsed time ==> 0s.578ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0112429s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0014111 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.171ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    7 :    1 :    8 :  87.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.43
                   Pterms :            5.29
               Macrocells :            3.43
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 202, final cost is 202 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       8.25 :       6.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_436_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_436_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_1071, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_1071 * \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = Net_1071 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:count_1\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1073_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_436_digital ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        cl0_comb => \UART_1:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\OneWire:ControlReg_DRV:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \OneWire:ControlReg_DRV:control_7\ ,
        control_6 => \OneWire:ControlReg_DRV:control_6\ ,
        control_5 => \OneWire:ControlReg_DRV:control_5\ ,
        control_4 => \OneWire:ControlReg_DRV:control_4\ ,
        control_3 => \OneWire:ControlReg_DRV:control_3\ ,
        control_2 => \OneWire:ControlReg_DRV:control_2\ ,
        control_1 => \OneWire:ControlReg_DRV:control_1\ ,
        control_0 => \OneWire:Net_1111\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_reg\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:timer_enable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              !\OneWire:TimerDelay:TimerUDB:timer_enable\ * !LED * 
              !\OneWire:TimerDelay:TimerUDB:trig_disable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
            + \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              !\OneWire:TimerDelay:TimerUDB:run_mode\ * !LED * 
              !\OneWire:TimerDelay:TimerUDB:trig_disable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
            + \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              !\OneWire:TimerDelay:TimerUDB:per_zero\ * !LED * 
              !\OneWire:TimerDelay:TimerUDB:trig_disable\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:timer_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:timer_enable\ * 
              \OneWire:TimerDelay:TimerUDB:run_mode\ * 
              \OneWire:TimerDelay:TimerUDB:per_zero\ * !LED * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
            + !LED * \OneWire:TimerDelay:TimerUDB:trig_disable\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_rise_detected\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * !LED * 
              !\OneWire:TimerDelay:TimerUDB:trig_last\ * \OneWire:Net_527\
            + \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * !LED * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_rise_detected\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=LED, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:run_mode\ * 
              \OneWire:TimerDelay:TimerUDB:per_zero\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = LED (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_4\ * 
              \OneWire:TimerDelay:TimerUDB:run_mode\ * 
              \OneWire:TimerDelay:TimerUDB:per_zero\ * 
              \OneWire:TimerDelay:TimerUDB:trig_rise_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:TimerDelay:TimerUDB:control_7\
        );
        Output = \OneWire:TimerDelay:TimerUDB:run_mode\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_fall_detected\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * !LED * 
              \OneWire:TimerDelay:TimerUDB:trig_last\ * !\OneWire:Net_527\
            + \OneWire:TimerDelay:TimerUDB:control_7\ * 
              \OneWire:TimerDelay:TimerUDB:control_4\ * !LED * 
              \OneWire:TimerDelay:TimerUDB:trig_fall_detected\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_fall_detected\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => \OneWire:Net_522_digital\ ,
        cs_addr_2 => LED ,
        cs_addr_1 => \OneWire:TimerDelay:TimerUDB:trig_reg\ ,
        cs_addr_0 => \OneWire:TimerDelay:TimerUDB:per_zero\ ,
        chain_out => \OneWire:TimerDelay:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\OneWire:TimerDelay:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => LED ,
        clock => \OneWire:Net_522_digital\ ,
        status_3 => \OneWire:TimerDelay:TimerUDB:status_3\ ,
        status_2 => \OneWire:TimerDelay:TimerUDB:status_2\ ,
        status_0 => \OneWire:TimerDelay:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\OneWire:TimerDelay:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => \OneWire:Net_522_digital\ ,
        control_7 => \OneWire:TimerDelay:TimerUDB:control_7\ ,
        control_6 => \OneWire:TimerDelay:TimerUDB:control_6\ ,
        control_5 => \OneWire:TimerDelay:TimerUDB:control_5\ ,
        control_4 => \OneWire:TimerDelay:TimerUDB:control_4\ ,
        control_3 => \OneWire:TimerDelay:TimerUDB:control_3\ ,
        control_2 => \OneWire:TimerDelay:TimerUDB:control_2\ ,
        control_1 => \OneWire:TimerDelay:TimerUDB:control_1\ ,
        control_0 => \OneWire:TimerDelay:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_436_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_436_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_436_digital) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * \UART_1:BUART:tx_counter_dp\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_436_digital ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_436_digital ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ ,
        interrupt => Net_44 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\OneWire:ControlReg_SEL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \OneWire:Net_820_7\ ,
        control_6 => \OneWire:Net_820_6\ ,
        control_5 => \OneWire:Net_820_5\ ,
        control_4 => \OneWire:Net_820_4\ ,
        control_3 => \OneWire:Net_820_3\ ,
        control_2 => \OneWire:Net_820_2\ ,
        control_1 => \OneWire:tmpOE__bufoe_2_net_0\ ,
        control_0 => \OneWire:tmpOE__bufoe_1_net_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00001111"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_2188, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !LED
        );
        Output = Net_2188 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\OneWire:TimerDelay:TimerUDB:trig_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\OneWire:Net_522_digital\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \OneWire:Net_527\
        );
        Output = \OneWire:TimerDelay:TimerUDB:trig_last\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_39, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_39 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\OneWire:TimerDelay:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => \OneWire:Net_522_digital\ ,
        cs_addr_2 => LED ,
        cs_addr_1 => \OneWire:TimerDelay:TimerUDB:trig_reg\ ,
        cs_addr_0 => \OneWire:TimerDelay:TimerUDB:per_zero\ ,
        z0_comb => \OneWire:TimerDelay:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \OneWire:TimerDelay:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \OneWire:TimerDelay:TimerUDB:status_2\ ,
        chain_in => \OneWire:TimerDelay:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \OneWire:TimerDelay:TimerUDB:sT16:timerdp:u0\

statuscell: Name =\OneWire:StatusReg_BUS:sts:sts_reg\
    PORT MAP (
        status_7 => \OneWire:Net_959_7\ ,
        status_6 => \OneWire:Net_959_6\ ,
        status_5 => \OneWire:Net_959_5\ ,
        status_4 => \OneWire:Net_959_4\ ,
        status_3 => \OneWire:Net_959_3\ ,
        status_2 => \OneWire:Net_959_2\ ,
        status_1 => \OneWire:Net_959_1\ ,
        status_0 => \OneWire:Net_807\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\OneWire:Trigger:Sync:ctrl_reg\
    PORT MAP (
        clock => \OneWire:Net_522_digital\ ,
        control_7 => \OneWire:Trigger:control_7\ ,
        control_6 => \OneWire:Trigger:control_6\ ,
        control_5 => \OneWire:Trigger:control_5\ ,
        control_4 => \OneWire:Trigger:control_4\ ,
        control_3 => \OneWire:Trigger:control_3\ ,
        control_2 => \OneWire:Trigger:control_2\ ,
        control_1 => \OneWire:Trigger:control_1\ ,
        control_0 => \OneWire:Net_527\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000001"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\OneWire:isr_DataReady\
        PORT MAP (
            interrupt => LED );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =\UART_1:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_44 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =isr_Timer
        PORT MAP (
            interrupt => Net_1071 );
        Properties:
        {
            int_type = "00"
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_4(0)
    Attributes:
        Alias: sen4
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_4(0)__PA ,
        oe => \OneWire:Net_820_4\ ,
        fb => \OneWire:Net_959_4\ ,
        input => \OneWire:Net_1111\ ,
        pad => Pin_4(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_3(0)
    Attributes:
        Alias: sen3
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        oe => \OneWire:Net_820_3\ ,
        fb => \OneWire:Net_959_3\ ,
        input => \OneWire:Net_1111\ ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PinLED(0)
    Attributes:
        Alias: LED
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PinLED(0)__PA ,
        input => Net_2188 ,
        annotation => Net_2185 ,
        pad => PinLED(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Tx_06(0)
    Attributes:
        Alias: UART_Tx
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_06(0)__PA ,
        input => Net_39 ,
        pad => Tx_06(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_2(0)
    Attributes:
        Alias: sen2
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        oe => \OneWire:Net_820_2\ ,
        fb => \OneWire:Net_959_2\ ,
        input => \OneWire:Net_1111\ ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_1(0)
    Attributes:
        Alias: sen1
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        oe => \OneWire:tmpOE__bufoe_2_net_0\ ,
        fb => \OneWire:Net_959_1\ ,
        input => \OneWire:Net_1111\ ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_0(0)
    Attributes:
        Alias: sen0
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_0(0)__PA ,
        oe => \OneWire:tmpOE__bufoe_1_net_0\ ,
        fb => \OneWire:Net_807\ ,
        input => \OneWire:Net_1111\ ,
        annotation => Net_1019 ,
        pad => Pin_0(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=3]: 
Pin : Name = Pin_7(0)
    Attributes:
        Alias: sen7
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_7(0)__PA ,
        oe => \OneWire:Net_820_7\ ,
        fb => \OneWire:Net_959_7\ ,
        input => \OneWire:Net_1111\ ,
        pad => Pin_7(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_6(0)
    Attributes:
        Alias: sen6
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_6(0)__PA ,
        oe => \OneWire:Net_820_6\ ,
        fb => \OneWire:Net_959_6\ ,
        input => \OneWire:Net_1111\ ,
        pad => Pin_6(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_5(0)
    Attributes:
        Alias: sen5
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_5(0)__PA ,
        oe => \OneWire:Net_820_5\ ,
        fb => \OneWire:Net_959_5\ ,
        input => \OneWire:Net_1111\ ,
        pad => Pin_5(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 is empty
Clock group 0: 
    M0S8 Clock Block @ [FFB(Clock,0)]: 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            dsi_in_0 => ClockBlock_Routed1 ,
            lfclk => ClockBlock_LFCLK ,
            ilo => ClockBlock_ILO ,
            sysclk => ClockBlock_SYSCLK ,
            ext => ClockBlock_EXTCLK ,
            imo => ClockBlock_IMO ,
            hfclk => ClockBlock_HFCLK ,
            udb_div_0 => dclk_to_genclk ,
            udb_div_1 => dclk_to_genclk_1 ,
            udb_div_2 => dclk_to_genclk_2 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
Low Power Comparator group 0: empty
Serial Communication Block group 0: empty
CSD Fixed Block group 0: empty
8-bit CapSense IDAC group 0: empty
7-bit CapSense IDAC group 0: empty
TCPWM Block group 0: empty
Comparator/Opamp Fixed Block group 0: empty
Temperature Sensor group 0: empty
SAR Fixed Block group 0: empty
Segment LCD Block group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ [FFB(CLK_GEN,0)]: 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_436_digital ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => \OneWire:Net_522_digital\ ,
            gen_clk_in_1 => dclk_to_genclk_1 ,
            gen_clk_out_2 => Net_1073_digital ,
            gen_clk_in_2 => dclk_to_genclk_2 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
CTBMBLOCK group 0: empty
ANAPUMP group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |           | 
Port | Pin | Fixed |      Type |       Drive Mode |      Name | Connections
-----+-----+-------+-----------+------------------+-----------+------------------------------------------------------------------------------------
   0 |   0 |     * |      NONE |      RES_PULL_UP |  Pin_4(0) | FB(\OneWire:Net_959_4\), In(\OneWire:Net_1111\), OE(\OneWire:Net_820_4\)
     |   1 |     * |      NONE |      RES_PULL_UP |  Pin_3(0) | FB(\OneWire:Net_959_3\), In(\OneWire:Net_1111\), OE(\OneWire:Net_820_3\)
     |   2 |     * |      NONE |         CMOS_OUT | PinLED(0) | In(Net_2188)
     |   6 |     * |      NONE |         CMOS_OUT |  Tx_06(0) | In(Net_39)
-----+-----+-------+-----------+------------------+-----------+------------------------------------------------------------------------------------
   1 |   0 |     * |      NONE |      RES_PULL_UP |  Pin_2(0) | FB(\OneWire:Net_959_2\), In(\OneWire:Net_1111\), OE(\OneWire:Net_820_2\)
     |   1 |     * |      NONE |      RES_PULL_UP |  Pin_1(0) | FB(\OneWire:Net_959_1\), In(\OneWire:Net_1111\), OE(\OneWire:tmpOE__bufoe_2_net_0\)
     |   2 |     * |      NONE |      RES_PULL_UP |  Pin_0(0) | FB(\OneWire:Net_807\), In(\OneWire:Net_1111\), OE(\OneWire:tmpOE__bufoe_1_net_0\)
-----+-----+-------+-----------+------------------+-----------+------------------------------------------------------------------------------------
   2 |   3 |     * |      NONE |      RES_PULL_UP |  Pin_7(0) | FB(\OneWire:Net_959_7\), In(\OneWire:Net_1111\), OE(\OneWire:Net_820_7\)
     |   4 |     * |      NONE |      RES_PULL_UP |  Pin_6(0) | FB(\OneWire:Net_959_6\), In(\OneWire:Net_1111\), OE(\OneWire:Net_820_6\)
     |   5 |     * |      NONE |      RES_PULL_UP |  Pin_5(0) | FB(\OneWire:Net_959_5\), In(\OneWire:Net_1111\), OE(\OneWire:Net_820_5\)
---------------------------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 0s.718ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.781ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.156ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in DS18x8_demo_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.390ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.187ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.093ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.156ms
API generation phase: Elapsed time ==> 0s.859ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
