ARM GAS  /tmp/ccaqZtAZ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_DMA_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_DMA_Init:
  26              	.LFB135:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  /tmp/ccaqZtAZ.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** CAN_HandleTypeDef hcan1;
  44:Core/Src/main.c **** CAN_HandleTypeDef hcan2;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
  47:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi2_rx;
  48:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi2_tx;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE BEGIN PV */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PV */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  55:Core/Src/main.c **** void SystemClock_Config(void);
  56:Core/Src/main.c **** static void MX_GPIO_Init(void);
  57:Core/Src/main.c **** static void MX_DMA_Init(void);
  58:Core/Src/main.c **** static void MX_CAN2_Init(void);
  59:Core/Src/main.c **** static void MX_CAN1_Init(void);
  60:Core/Src/main.c **** static void MX_SPI2_Init(void);
  61:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* USER CODE END PFP */
  64:Core/Src/main.c **** 
  65:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  66:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  67:Core/Src/main.c **** 
  68:Core/Src/main.c **** /* USER CODE END 0 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /**
  71:Core/Src/main.c ****   * @brief  The application entry point.
  72:Core/Src/main.c ****   * @retval int
  73:Core/Src/main.c ****   */
  74:Core/Src/main.c **** int main(void)
  75:Core/Src/main.c **** {
  76:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE END 1 */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  83:Core/Src/main.c ****   HAL_Init();
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE END Init */
  88:Core/Src/main.c **** 
ARM GAS  /tmp/ccaqZtAZ.s 			page 3


  89:Core/Src/main.c ****   /* Configure the system clock */
  90:Core/Src/main.c ****   SystemClock_Config();
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* USER CODE END SysInit */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* Initialize all configured peripherals */
  97:Core/Src/main.c ****   MX_GPIO_Init();
  98:Core/Src/main.c ****   MX_DMA_Init();
  99:Core/Src/main.c ****   MX_CAN2_Init();
 100:Core/Src/main.c ****   MX_CAN1_Init();
 101:Core/Src/main.c ****   MX_SPI2_Init();
 102:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* USER CODE END 2 */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* Infinite loop */
 107:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 108:Core/Src/main.c ****   while (1)
 109:Core/Src/main.c ****   {
 110:Core/Src/main.c ****     /* USER CODE END WHILE */
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 113:Core/Src/main.c ****   }
 114:Core/Src/main.c ****   /* USER CODE END 3 */
 115:Core/Src/main.c **** }
 116:Core/Src/main.c **** 
 117:Core/Src/main.c **** /**
 118:Core/Src/main.c ****   * @brief System Clock Configuration
 119:Core/Src/main.c ****   * @retval None
 120:Core/Src/main.c ****   */
 121:Core/Src/main.c **** void SystemClock_Config(void)
 122:Core/Src/main.c **** {
 123:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 124:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 127:Core/Src/main.c ****   */
 128:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 129:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 132:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 133:Core/Src/main.c ****   */
 134:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 135:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 136:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 84;
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 143:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 144:Core/Src/main.c ****   {
 145:Core/Src/main.c ****     Error_Handler();
ARM GAS  /tmp/ccaqZtAZ.s 			page 4


 146:Core/Src/main.c ****   }
 147:Core/Src/main.c **** 
 148:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 149:Core/Src/main.c ****   */
 150:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 151:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 152:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 153:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 154:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 155:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 158:Core/Src/main.c ****   {
 159:Core/Src/main.c ****     Error_Handler();
 160:Core/Src/main.c ****   }
 161:Core/Src/main.c **** }
 162:Core/Src/main.c **** 
 163:Core/Src/main.c **** /**
 164:Core/Src/main.c ****   * @brief CAN1 Initialization Function
 165:Core/Src/main.c ****   * @param None
 166:Core/Src/main.c ****   * @retval None
 167:Core/Src/main.c ****   */
 168:Core/Src/main.c **** static void MX_CAN1_Init(void)
 169:Core/Src/main.c **** {
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****   /* USER CODE BEGIN CAN1_Init 0 */
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****   /* USER CODE END CAN1_Init 0 */
 174:Core/Src/main.c **** 
 175:Core/Src/main.c ****   /* USER CODE BEGIN CAN1_Init 1 */
 176:Core/Src/main.c **** 
 177:Core/Src/main.c ****   /* USER CODE END CAN1_Init 1 */
 178:Core/Src/main.c ****   hcan1.Instance = CAN1;
 179:Core/Src/main.c ****   hcan1.Init.Prescaler = 6;
 180:Core/Src/main.c ****   hcan1.Init.Mode = CAN_MODE_NORMAL;
 181:Core/Src/main.c ****   hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 182:Core/Src/main.c ****   hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 183:Core/Src/main.c ****   hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 184:Core/Src/main.c ****   hcan1.Init.TimeTriggeredMode = DISABLE;
 185:Core/Src/main.c ****   hcan1.Init.AutoBusOff = DISABLE;
 186:Core/Src/main.c ****   hcan1.Init.AutoWakeUp = DISABLE;
 187:Core/Src/main.c ****   hcan1.Init.AutoRetransmission = DISABLE;
 188:Core/Src/main.c ****   hcan1.Init.ReceiveFifoLocked = DISABLE;
 189:Core/Src/main.c ****   hcan1.Init.TransmitFifoPriority = DISABLE;
 190:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan1) != HAL_OK)
 191:Core/Src/main.c ****   {
 192:Core/Src/main.c ****     Error_Handler();
 193:Core/Src/main.c ****   }
 194:Core/Src/main.c ****   /* USER CODE BEGIN CAN1_Init 2 */
 195:Core/Src/main.c **** 
 196:Core/Src/main.c ****   /* USER CODE END CAN1_Init 2 */
 197:Core/Src/main.c **** 
 198:Core/Src/main.c **** }
 199:Core/Src/main.c **** 
 200:Core/Src/main.c **** /**
 201:Core/Src/main.c ****   * @brief CAN2 Initialization Function
 202:Core/Src/main.c ****   * @param None
ARM GAS  /tmp/ccaqZtAZ.s 			page 5


 203:Core/Src/main.c ****   * @retval None
 204:Core/Src/main.c ****   */
 205:Core/Src/main.c **** static void MX_CAN2_Init(void)
 206:Core/Src/main.c **** {
 207:Core/Src/main.c **** 
 208:Core/Src/main.c ****   /* USER CODE BEGIN CAN2_Init 0 */
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****   /* USER CODE END CAN2_Init 0 */
 211:Core/Src/main.c **** 
 212:Core/Src/main.c ****   /* USER CODE BEGIN CAN2_Init 1 */
 213:Core/Src/main.c **** 
 214:Core/Src/main.c ****   /* USER CODE END CAN2_Init 1 */
 215:Core/Src/main.c ****   hcan2.Instance = CAN2;
 216:Core/Src/main.c ****   hcan2.Init.Prescaler = 6;
 217:Core/Src/main.c ****   hcan2.Init.Mode = CAN_MODE_NORMAL;
 218:Core/Src/main.c ****   hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 219:Core/Src/main.c ****   hcan2.Init.TimeSeg1 = CAN_BS1_3TQ;
 220:Core/Src/main.c ****   hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 221:Core/Src/main.c ****   hcan2.Init.TimeTriggeredMode = DISABLE;
 222:Core/Src/main.c ****   hcan2.Init.AutoBusOff = DISABLE;
 223:Core/Src/main.c ****   hcan2.Init.AutoWakeUp = DISABLE;
 224:Core/Src/main.c ****   hcan2.Init.AutoRetransmission = DISABLE;
 225:Core/Src/main.c ****   hcan2.Init.ReceiveFifoLocked = DISABLE;
 226:Core/Src/main.c ****   hcan2.Init.TransmitFifoPriority = DISABLE;
 227:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan2) != HAL_OK)
 228:Core/Src/main.c ****   {
 229:Core/Src/main.c ****     Error_Handler();
 230:Core/Src/main.c ****   }
 231:Core/Src/main.c ****   /* USER CODE BEGIN CAN2_Init 2 */
 232:Core/Src/main.c **** 
 233:Core/Src/main.c ****   /* USER CODE END CAN2_Init 2 */
 234:Core/Src/main.c **** 
 235:Core/Src/main.c **** }
 236:Core/Src/main.c **** 
 237:Core/Src/main.c **** /**
 238:Core/Src/main.c ****   * @brief SPI2 Initialization Function
 239:Core/Src/main.c ****   * @param None
 240:Core/Src/main.c ****   * @retval None
 241:Core/Src/main.c ****   */
 242:Core/Src/main.c **** static void MX_SPI2_Init(void)
 243:Core/Src/main.c **** {
 244:Core/Src/main.c **** 
 245:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
 246:Core/Src/main.c **** 
 247:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
 248:Core/Src/main.c **** 
 249:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
 250:Core/Src/main.c **** 
 251:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
 252:Core/Src/main.c ****   /* SPI2 parameter configuration*/
 253:Core/Src/main.c ****   hspi2.Instance = SPI2;
 254:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 255:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 256:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 257:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 258:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 259:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
ARM GAS  /tmp/ccaqZtAZ.s 			page 6


 260:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 261:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 262:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 263:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_ENABLE;
 264:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 128;
 265:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 266:Core/Src/main.c ****   {
 267:Core/Src/main.c ****     Error_Handler();
 268:Core/Src/main.c ****   }
 269:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 270:Core/Src/main.c **** 
 271:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
 272:Core/Src/main.c **** 
 273:Core/Src/main.c **** }
 274:Core/Src/main.c **** 
 275:Core/Src/main.c **** /**
 276:Core/Src/main.c ****   * Enable DMA controller clock
 277:Core/Src/main.c ****   */
 278:Core/Src/main.c **** static void MX_DMA_Init(void)
 279:Core/Src/main.c **** {
  28              		.loc 1 279 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 82B0     		sub	sp, sp, #8
  34              		.cfi_def_cfa_offset 8
 280:Core/Src/main.c **** 
 281:Core/Src/main.c ****   /* DMA controller clock enable */
 282:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
  35              		.loc 1 282 3 view .LVU1
  36              	.LBB4:
  37              		.loc 1 282 3 view .LVU2
  38 0002 0023     		movs	r3, #0
  39 0004 0193     		str	r3, [sp, #4]
  40              		.loc 1 282 3 view .LVU3
  41 0006 064B     		ldr	r3, .L3
  42 0008 1A6B     		ldr	r2, [r3, #48]
  43 000a 42F40012 		orr	r2, r2, #2097152
  44 000e 1A63     		str	r2, [r3, #48]
  45              		.loc 1 282 3 view .LVU4
  46 0010 1B6B     		ldr	r3, [r3, #48]
  47 0012 03F40013 		and	r3, r3, #2097152
  48 0016 0193     		str	r3, [sp, #4]
  49              		.loc 1 282 3 view .LVU5
  50 0018 019B     		ldr	r3, [sp, #4]
  51              	.LBE4:
  52              		.loc 1 282 3 view .LVU6
 283:Core/Src/main.c **** 
 284:Core/Src/main.c **** }
  53              		.loc 1 284 1 is_stmt 0 view .LVU7
  54 001a 02B0     		add	sp, sp, #8
  55              		.cfi_def_cfa_offset 0
  56              		@ sp needed
  57 001c 7047     		bx	lr
  58              	.L4:
  59 001e 00BF     		.align	2
ARM GAS  /tmp/ccaqZtAZ.s 			page 7


  60              	.L3:
  61 0020 00380240 		.word	1073887232
  62              		.cfi_endproc
  63              	.LFE135:
  65              		.section	.text.MX_GPIO_Init,"ax",%progbits
  66              		.align	1
  67              		.syntax unified
  68              		.thumb
  69              		.thumb_func
  71              	MX_GPIO_Init:
  72              	.LFB136:
 285:Core/Src/main.c **** 
 286:Core/Src/main.c **** /**
 287:Core/Src/main.c ****   * @brief GPIO Initialization Function
 288:Core/Src/main.c ****   * @param None
 289:Core/Src/main.c ****   * @retval None
 290:Core/Src/main.c ****   */
 291:Core/Src/main.c **** static void MX_GPIO_Init(void)
 292:Core/Src/main.c **** {
  73              		.loc 1 292 1 is_stmt 1 view -0
  74              		.cfi_startproc
  75              		@ args = 0, pretend = 0, frame = 40
  76              		@ frame_needed = 0, uses_anonymous_args = 0
  77 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  78              		.cfi_def_cfa_offset 20
  79              		.cfi_offset 4, -20
  80              		.cfi_offset 5, -16
  81              		.cfi_offset 6, -12
  82              		.cfi_offset 7, -8
  83              		.cfi_offset 14, -4
  84 0002 8BB0     		sub	sp, sp, #44
  85              		.cfi_def_cfa_offset 64
 293:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  86              		.loc 1 293 3 view .LVU9
  87              		.loc 1 293 20 is_stmt 0 view .LVU10
  88 0004 0024     		movs	r4, #0
  89 0006 0594     		str	r4, [sp, #20]
  90 0008 0694     		str	r4, [sp, #24]
  91 000a 0794     		str	r4, [sp, #28]
  92 000c 0894     		str	r4, [sp, #32]
  93 000e 0994     		str	r4, [sp, #36]
 294:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 295:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 296:Core/Src/main.c **** 
 297:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 298:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  94              		.loc 1 298 3 is_stmt 1 view .LVU11
  95              	.LBB5:
  96              		.loc 1 298 3 view .LVU12
  97 0010 0194     		str	r4, [sp, #4]
  98              		.loc 1 298 3 view .LVU13
  99 0012 384B     		ldr	r3, .L7
 100 0014 1A6B     		ldr	r2, [r3, #48]
 101 0016 42F08002 		orr	r2, r2, #128
 102 001a 1A63     		str	r2, [r3, #48]
 103              		.loc 1 298 3 view .LVU14
 104 001c 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /tmp/ccaqZtAZ.s 			page 8


 105 001e 02F08002 		and	r2, r2, #128
 106 0022 0192     		str	r2, [sp, #4]
 107              		.loc 1 298 3 view .LVU15
 108 0024 019A     		ldr	r2, [sp, #4]
 109              	.LBE5:
 110              		.loc 1 298 3 view .LVU16
 299:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 111              		.loc 1 299 3 view .LVU17
 112              	.LBB6:
 113              		.loc 1 299 3 view .LVU18
 114 0026 0294     		str	r4, [sp, #8]
 115              		.loc 1 299 3 view .LVU19
 116 0028 1A6B     		ldr	r2, [r3, #48]
 117 002a 42F00402 		orr	r2, r2, #4
 118 002e 1A63     		str	r2, [r3, #48]
 119              		.loc 1 299 3 view .LVU20
 120 0030 1A6B     		ldr	r2, [r3, #48]
 121 0032 02F00402 		and	r2, r2, #4
 122 0036 0292     		str	r2, [sp, #8]
 123              		.loc 1 299 3 view .LVU21
 124 0038 029A     		ldr	r2, [sp, #8]
 125              	.LBE6:
 126              		.loc 1 299 3 view .LVU22
 300:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 127              		.loc 1 300 3 view .LVU23
 128              	.LBB7:
 129              		.loc 1 300 3 view .LVU24
 130 003a 0394     		str	r4, [sp, #12]
 131              		.loc 1 300 3 view .LVU25
 132 003c 1A6B     		ldr	r2, [r3, #48]
 133 003e 42F00102 		orr	r2, r2, #1
 134 0042 1A63     		str	r2, [r3, #48]
 135              		.loc 1 300 3 view .LVU26
 136 0044 1A6B     		ldr	r2, [r3, #48]
 137 0046 02F00102 		and	r2, r2, #1
 138 004a 0392     		str	r2, [sp, #12]
 139              		.loc 1 300 3 view .LVU27
 140 004c 039A     		ldr	r2, [sp, #12]
 141              	.LBE7:
 142              		.loc 1 300 3 view .LVU28
 301:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 143              		.loc 1 301 3 view .LVU29
 144              	.LBB8:
 145              		.loc 1 301 3 view .LVU30
 146 004e 0494     		str	r4, [sp, #16]
 147              		.loc 1 301 3 view .LVU31
 148 0050 1A6B     		ldr	r2, [r3, #48]
 149 0052 42F00202 		orr	r2, r2, #2
 150 0056 1A63     		str	r2, [r3, #48]
 151              		.loc 1 301 3 view .LVU32
 152 0058 1B6B     		ldr	r3, [r3, #48]
 153 005a 03F00203 		and	r3, r3, #2
 154 005e 0493     		str	r3, [sp, #16]
 155              		.loc 1 301 3 view .LVU33
 156 0060 049B     		ldr	r3, [sp, #16]
 157              	.LBE8:
 158              		.loc 1 301 3 view .LVU34
ARM GAS  /tmp/ccaqZtAZ.s 			page 9


 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 304:Core/Src/main.c ****   HAL_GPIO_WritePin(nRST_GPIO_Port, nRST_Pin, GPIO_PIN_RESET);
 159              		.loc 1 304 3 view .LVU35
 160 0062 254F     		ldr	r7, .L7+4
 161 0064 2246     		mov	r2, r4
 162 0066 0421     		movs	r1, #4
 163 0068 3846     		mov	r0, r7
 164 006a FFF7FEFF 		bl	HAL_GPIO_WritePin
 165              	.LVL0:
 305:Core/Src/main.c **** 
 306:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 307:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LED3_Pin|LED2_Pin|LED1_Pin|SPI2_NSS_Pin, GPIO_PIN_RESET);
 166              		.loc 1 307 3 view .LVU36
 167 006e 234E     		ldr	r6, .L7+8
 168 0070 2246     		mov	r2, r4
 169 0072 4FF46141 		mov	r1, #57600
 170 0076 3046     		mov	r0, r6
 171 0078 FFF7FEFF 		bl	HAL_GPIO_WritePin
 172              	.LVL1:
 308:Core/Src/main.c **** 
 309:Core/Src/main.c ****   /*Configure GPIO pins : SYNC_L0_Pin SPI2_IRQ_Pin */
 310:Core/Src/main.c ****   GPIO_InitStruct.Pin = SYNC_L0_Pin|SPI2_IRQ_Pin;
 173              		.loc 1 310 3 view .LVU37
 174              		.loc 1 310 23 is_stmt 0 view .LVU38
 175 007c 40F20113 		movw	r3, #257
 176 0080 0593     		str	r3, [sp, #20]
 311:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 177              		.loc 1 311 3 is_stmt 1 view .LVU39
 178              		.loc 1 311 24 is_stmt 0 view .LVU40
 179 0082 4FF48813 		mov	r3, #1114112
 180 0086 0693     		str	r3, [sp, #24]
 312:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 181              		.loc 1 312 3 is_stmt 1 view .LVU41
 182              		.loc 1 312 24 is_stmt 0 view .LVU42
 183 0088 0794     		str	r4, [sp, #28]
 313:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 184              		.loc 1 313 3 is_stmt 1 view .LVU43
 185 008a 05A9     		add	r1, sp, #20
 186 008c 3846     		mov	r0, r7
 187 008e FFF7FEFF 		bl	HAL_GPIO_Init
 188              	.LVL2:
 314:Core/Src/main.c **** 
 315:Core/Src/main.c ****   /*Configure GPIO pin : nRST_Pin */
 316:Core/Src/main.c ****   GPIO_InitStruct.Pin = nRST_Pin;
 189              		.loc 1 316 3 view .LVU44
 190              		.loc 1 316 23 is_stmt 0 view .LVU45
 191 0092 0423     		movs	r3, #4
 192 0094 0593     		str	r3, [sp, #20]
 317:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 193              		.loc 1 317 3 is_stmt 1 view .LVU46
 194              		.loc 1 317 24 is_stmt 0 view .LVU47
 195 0096 0125     		movs	r5, #1
 196 0098 0695     		str	r5, [sp, #24]
 318:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 197              		.loc 1 318 3 is_stmt 1 view .LVU48
 198              		.loc 1 318 24 is_stmt 0 view .LVU49
ARM GAS  /tmp/ccaqZtAZ.s 			page 10


 199 009a 0795     		str	r5, [sp, #28]
 319:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 200              		.loc 1 319 3 is_stmt 1 view .LVU50
 201              		.loc 1 319 25 is_stmt 0 view .LVU51
 202 009c 0894     		str	r4, [sp, #32]
 320:Core/Src/main.c ****   HAL_GPIO_Init(nRST_GPIO_Port, &GPIO_InitStruct);
 203              		.loc 1 320 3 is_stmt 1 view .LVU52
 204 009e 05A9     		add	r1, sp, #20
 205 00a0 3846     		mov	r0, r7
 206 00a2 FFF7FEFF 		bl	HAL_GPIO_Init
 207              	.LVL3:
 321:Core/Src/main.c **** 
 322:Core/Src/main.c ****   /*Configure GPIO pins : LED3_Pin LED2_Pin LED1_Pin */
 323:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED3_Pin|LED2_Pin|LED1_Pin;
 208              		.loc 1 323 3 view .LVU53
 209              		.loc 1 323 23 is_stmt 0 view .LVU54
 210 00a6 4FF46043 		mov	r3, #57344
 211 00aa 0593     		str	r3, [sp, #20]
 324:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 212              		.loc 1 324 3 is_stmt 1 view .LVU55
 213              		.loc 1 324 24 is_stmt 0 view .LVU56
 214 00ac 0695     		str	r5, [sp, #24]
 325:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 215              		.loc 1 325 3 is_stmt 1 view .LVU57
 216              		.loc 1 325 24 is_stmt 0 view .LVU58
 217 00ae 0223     		movs	r3, #2
 218 00b0 0793     		str	r3, [sp, #28]
 326:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 219              		.loc 1 326 3 is_stmt 1 view .LVU59
 220              		.loc 1 326 25 is_stmt 0 view .LVU60
 221 00b2 0894     		str	r4, [sp, #32]
 327:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 222              		.loc 1 327 3 is_stmt 1 view .LVU61
 223 00b4 05A9     		add	r1, sp, #20
 224 00b6 3046     		mov	r0, r6
 225 00b8 FFF7FEFF 		bl	HAL_GPIO_Init
 226              	.LVL4:
 328:Core/Src/main.c **** 
 329:Core/Src/main.c ****   /*Configure GPIO pin : SPI2_NSS_Pin */
 330:Core/Src/main.c ****   GPIO_InitStruct.Pin = SPI2_NSS_Pin;
 227              		.loc 1 330 3 view .LVU62
 228              		.loc 1 330 23 is_stmt 0 view .LVU63
 229 00bc 4FF48073 		mov	r3, #256
 230 00c0 0593     		str	r3, [sp, #20]
 331:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 231              		.loc 1 331 3 is_stmt 1 view .LVU64
 232              		.loc 1 331 24 is_stmt 0 view .LVU65
 233 00c2 0695     		str	r5, [sp, #24]
 332:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 234              		.loc 1 332 3 is_stmt 1 view .LVU66
 235              		.loc 1 332 24 is_stmt 0 view .LVU67
 236 00c4 0794     		str	r4, [sp, #28]
 333:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 237              		.loc 1 333 3 is_stmt 1 view .LVU68
 238              		.loc 1 333 25 is_stmt 0 view .LVU69
 239 00c6 0894     		str	r4, [sp, #32]
 334:Core/Src/main.c ****   HAL_GPIO_Init(SPI2_NSS_GPIO_Port, &GPIO_InitStruct);
ARM GAS  /tmp/ccaqZtAZ.s 			page 11


 240              		.loc 1 334 3 is_stmt 1 view .LVU70
 241 00c8 05A9     		add	r1, sp, #20
 242 00ca 3046     		mov	r0, r6
 243 00cc FFF7FEFF 		bl	HAL_GPIO_Init
 244              	.LVL5:
 335:Core/Src/main.c **** 
 336:Core/Src/main.c ****   /* EXTI interrupt init*/
 337:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 245              		.loc 1 337 3 view .LVU71
 246 00d0 2246     		mov	r2, r4
 247 00d2 2146     		mov	r1, r4
 248 00d4 0620     		movs	r0, #6
 249 00d6 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 250              	.LVL6:
 338:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 251              		.loc 1 338 3 view .LVU72
 252 00da 0620     		movs	r0, #6
 253 00dc FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 254              	.LVL7:
 339:Core/Src/main.c **** 
 340:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 255              		.loc 1 340 3 view .LVU73
 256 00e0 2246     		mov	r2, r4
 257 00e2 2146     		mov	r1, r4
 258 00e4 1720     		movs	r0, #23
 259 00e6 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 260              	.LVL8:
 341:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 261              		.loc 1 341 3 view .LVU74
 262 00ea 1720     		movs	r0, #23
 263 00ec FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 264              	.LVL9:
 342:Core/Src/main.c **** 
 343:Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 344:Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 345:Core/Src/main.c **** }
 265              		.loc 1 345 1 is_stmt 0 view .LVU75
 266 00f0 0BB0     		add	sp, sp, #44
 267              		.cfi_def_cfa_offset 20
 268              		@ sp needed
 269 00f2 F0BD     		pop	{r4, r5, r6, r7, pc}
 270              	.L8:
 271              		.align	2
 272              	.L7:
 273 00f4 00380240 		.word	1073887232
 274 00f8 00000240 		.word	1073872896
 275 00fc 00040240 		.word	1073873920
 276              		.cfi_endproc
 277              	.LFE136:
 279              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 280              		.align	1
 281              		.global	HAL_TIM_PeriodElapsedCallback
 282              		.syntax unified
 283              		.thumb
 284              		.thumb_func
 286              	HAL_TIM_PeriodElapsedCallback:
 287              	.LVL10:
ARM GAS  /tmp/ccaqZtAZ.s 			page 12


 288              	.LFB137:
 346:Core/Src/main.c **** 
 347:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 348:Core/Src/main.c **** 
 349:Core/Src/main.c **** /* USER CODE END 4 */
 350:Core/Src/main.c **** 
 351:Core/Src/main.c **** /**
 352:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 353:Core/Src/main.c ****   * @note   This function is called  when TIM6 interrupt took place, inside
 354:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 355:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 356:Core/Src/main.c ****   * @param  htim : TIM handle
 357:Core/Src/main.c ****   * @retval None
 358:Core/Src/main.c ****   */
 359:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 360:Core/Src/main.c **** {
 289              		.loc 1 360 1 is_stmt 1 view -0
 290              		.cfi_startproc
 291              		@ args = 0, pretend = 0, frame = 0
 292              		@ frame_needed = 0, uses_anonymous_args = 0
 293              		.loc 1 360 1 is_stmt 0 view .LVU77
 294 0000 08B5     		push	{r3, lr}
 295              		.cfi_def_cfa_offset 8
 296              		.cfi_offset 3, -8
 297              		.cfi_offset 14, -4
 361:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 362:Core/Src/main.c **** 
 363:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 364:Core/Src/main.c ****   if (htim->Instance == TIM6) {
 298              		.loc 1 364 3 is_stmt 1 view .LVU78
 299              		.loc 1 364 11 is_stmt 0 view .LVU79
 300 0002 0268     		ldr	r2, [r0]
 301              		.loc 1 364 6 view .LVU80
 302 0004 034B     		ldr	r3, .L13
 303 0006 9A42     		cmp	r2, r3
 304 0008 00D0     		beq	.L12
 305              	.LVL11:
 306              	.L9:
 365:Core/Src/main.c ****     HAL_IncTick();
 366:Core/Src/main.c ****   }
 367:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 368:Core/Src/main.c **** 
 369:Core/Src/main.c ****   /* USER CODE END Callback 1 */
 370:Core/Src/main.c **** }
 307              		.loc 1 370 1 view .LVU81
 308 000a 08BD     		pop	{r3, pc}
 309              	.LVL12:
 310              	.L12:
 365:Core/Src/main.c ****     HAL_IncTick();
 311              		.loc 1 365 5 is_stmt 1 view .LVU82
 312 000c FFF7FEFF 		bl	HAL_IncTick
 313              	.LVL13:
 314              		.loc 1 370 1 is_stmt 0 view .LVU83
 315 0010 FBE7     		b	.L9
 316              	.L14:
 317 0012 00BF     		.align	2
 318              	.L13:
ARM GAS  /tmp/ccaqZtAZ.s 			page 13


 319 0014 00100040 		.word	1073745920
 320              		.cfi_endproc
 321              	.LFE137:
 323              		.section	.text.Error_Handler,"ax",%progbits
 324              		.align	1
 325              		.global	Error_Handler
 326              		.syntax unified
 327              		.thumb
 328              		.thumb_func
 330              	Error_Handler:
 331              	.LFB138:
 371:Core/Src/main.c **** 
 372:Core/Src/main.c **** /**
 373:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 374:Core/Src/main.c ****   * @retval None
 375:Core/Src/main.c ****   */
 376:Core/Src/main.c **** void Error_Handler(void)
 377:Core/Src/main.c **** {
 332              		.loc 1 377 1 is_stmt 1 view -0
 333              		.cfi_startproc
 334              		@ Volatile: function does not return.
 335              		@ args = 0, pretend = 0, frame = 0
 336              		@ frame_needed = 0, uses_anonymous_args = 0
 337              		@ link register save eliminated.
 378:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 379:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 380:Core/Src/main.c ****   __disable_irq();
 338              		.loc 1 380 3 view .LVU85
 339              	.LBB9:
 340              	.LBI9:
 341              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
ARM GAS  /tmp/ccaqZtAZ.s 			page 14


  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  /tmp/ccaqZtAZ.s 			page 15


  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
ARM GAS  /tmp/ccaqZtAZ.s 			page 16


 342              		.loc 2 140 27 view .LVU86
 343              	.LBB10:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 344              		.loc 2 142 3 view .LVU87
 345              		.syntax unified
 346              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 347 0000 72B6     		cpsid i
 348              	@ 0 "" 2
 349              		.thumb
 350              		.syntax unified
 351              	.L16:
 352              	.LBE10:
 353              	.LBE9:
 381:Core/Src/main.c ****   while (1)
 354              		.loc 1 381 3 discriminator 1 view .LVU88
 382:Core/Src/main.c ****   {
 383:Core/Src/main.c ****   }
 355              		.loc 1 383 3 discriminator 1 view .LVU89
 381:Core/Src/main.c ****   while (1)
 356              		.loc 1 381 9 discriminator 1 view .LVU90
 357 0002 FEE7     		b	.L16
 358              		.cfi_endproc
 359              	.LFE138:
 361              		.section	.text.MX_CAN2_Init,"ax",%progbits
 362              		.align	1
 363              		.syntax unified
 364              		.thumb
 365              		.thumb_func
 367              	MX_CAN2_Init:
 368              	.LFB133:
 206:Core/Src/main.c **** 
 369              		.loc 1 206 1 view -0
 370              		.cfi_startproc
 371              		@ args = 0, pretend = 0, frame = 0
 372              		@ frame_needed = 0, uses_anonymous_args = 0
 373 0000 08B5     		push	{r3, lr}
 374              		.cfi_def_cfa_offset 8
 375              		.cfi_offset 3, -8
 376              		.cfi_offset 14, -4
 215:Core/Src/main.c ****   hcan2.Init.Prescaler = 6;
 377              		.loc 1 215 3 view .LVU92
 215:Core/Src/main.c ****   hcan2.Init.Prescaler = 6;
 378              		.loc 1 215 18 is_stmt 0 view .LVU93
 379 0002 0D48     		ldr	r0, .L21
 380 0004 0D4B     		ldr	r3, .L21+4
 381 0006 0360     		str	r3, [r0]
 216:Core/Src/main.c ****   hcan2.Init.Mode = CAN_MODE_NORMAL;
 382              		.loc 1 216 3 is_stmt 1 view .LVU94
 216:Core/Src/main.c ****   hcan2.Init.Mode = CAN_MODE_NORMAL;
 383              		.loc 1 216 24 is_stmt 0 view .LVU95
 384 0008 0623     		movs	r3, #6
 385 000a 4360     		str	r3, [r0, #4]
 217:Core/Src/main.c ****   hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 386              		.loc 1 217 3 is_stmt 1 view .LVU96
 217:Core/Src/main.c ****   hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 387              		.loc 1 217 19 is_stmt 0 view .LVU97
ARM GAS  /tmp/ccaqZtAZ.s 			page 17


 388 000c 0023     		movs	r3, #0
 389 000e 8360     		str	r3, [r0, #8]
 218:Core/Src/main.c ****   hcan2.Init.TimeSeg1 = CAN_BS1_3TQ;
 390              		.loc 1 218 3 is_stmt 1 view .LVU98
 218:Core/Src/main.c ****   hcan2.Init.TimeSeg1 = CAN_BS1_3TQ;
 391              		.loc 1 218 28 is_stmt 0 view .LVU99
 392 0010 C360     		str	r3, [r0, #12]
 219:Core/Src/main.c ****   hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 393              		.loc 1 219 3 is_stmt 1 view .LVU100
 219:Core/Src/main.c ****   hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 394              		.loc 1 219 23 is_stmt 0 view .LVU101
 395 0012 4FF40032 		mov	r2, #131072
 396 0016 0261     		str	r2, [r0, #16]
 220:Core/Src/main.c ****   hcan2.Init.TimeTriggeredMode = DISABLE;
 397              		.loc 1 220 3 is_stmt 1 view .LVU102
 220:Core/Src/main.c ****   hcan2.Init.TimeTriggeredMode = DISABLE;
 398              		.loc 1 220 23 is_stmt 0 view .LVU103
 399 0018 4FF40012 		mov	r2, #2097152
 400 001c 4261     		str	r2, [r0, #20]
 221:Core/Src/main.c ****   hcan2.Init.AutoBusOff = DISABLE;
 401              		.loc 1 221 3 is_stmt 1 view .LVU104
 221:Core/Src/main.c ****   hcan2.Init.AutoBusOff = DISABLE;
 402              		.loc 1 221 32 is_stmt 0 view .LVU105
 403 001e 0376     		strb	r3, [r0, #24]
 222:Core/Src/main.c ****   hcan2.Init.AutoWakeUp = DISABLE;
 404              		.loc 1 222 3 is_stmt 1 view .LVU106
 222:Core/Src/main.c ****   hcan2.Init.AutoWakeUp = DISABLE;
 405              		.loc 1 222 25 is_stmt 0 view .LVU107
 406 0020 4376     		strb	r3, [r0, #25]
 223:Core/Src/main.c ****   hcan2.Init.AutoRetransmission = DISABLE;
 407              		.loc 1 223 3 is_stmt 1 view .LVU108
 223:Core/Src/main.c ****   hcan2.Init.AutoRetransmission = DISABLE;
 408              		.loc 1 223 25 is_stmt 0 view .LVU109
 409 0022 8376     		strb	r3, [r0, #26]
 224:Core/Src/main.c ****   hcan2.Init.ReceiveFifoLocked = DISABLE;
 410              		.loc 1 224 3 is_stmt 1 view .LVU110
 224:Core/Src/main.c ****   hcan2.Init.ReceiveFifoLocked = DISABLE;
 411              		.loc 1 224 33 is_stmt 0 view .LVU111
 412 0024 C376     		strb	r3, [r0, #27]
 225:Core/Src/main.c ****   hcan2.Init.TransmitFifoPriority = DISABLE;
 413              		.loc 1 225 3 is_stmt 1 view .LVU112
 225:Core/Src/main.c ****   hcan2.Init.TransmitFifoPriority = DISABLE;
 414              		.loc 1 225 32 is_stmt 0 view .LVU113
 415 0026 0377     		strb	r3, [r0, #28]
 226:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan2) != HAL_OK)
 416              		.loc 1 226 3 is_stmt 1 view .LVU114
 226:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan2) != HAL_OK)
 417              		.loc 1 226 35 is_stmt 0 view .LVU115
 418 0028 4377     		strb	r3, [r0, #29]
 227:Core/Src/main.c ****   {
 419              		.loc 1 227 3 is_stmt 1 view .LVU116
 227:Core/Src/main.c ****   {
 420              		.loc 1 227 7 is_stmt 0 view .LVU117
 421 002a FFF7FEFF 		bl	HAL_CAN_Init
 422              	.LVL14:
 227:Core/Src/main.c ****   {
 423              		.loc 1 227 6 view .LVU118
ARM GAS  /tmp/ccaqZtAZ.s 			page 18


 424 002e 00B9     		cbnz	r0, .L20
 235:Core/Src/main.c **** 
 425              		.loc 1 235 1 view .LVU119
 426 0030 08BD     		pop	{r3, pc}
 427              	.L20:
 229:Core/Src/main.c ****   }
 428              		.loc 1 229 5 is_stmt 1 view .LVU120
 429 0032 FFF7FEFF 		bl	Error_Handler
 430              	.LVL15:
 431              	.L22:
 432 0036 00BF     		.align	2
 433              	.L21:
 434 0038 00000000 		.word	.LANCHOR0
 435 003c 00680040 		.word	1073768448
 436              		.cfi_endproc
 437              	.LFE133:
 439              		.section	.text.MX_CAN1_Init,"ax",%progbits
 440              		.align	1
 441              		.syntax unified
 442              		.thumb
 443              		.thumb_func
 445              	MX_CAN1_Init:
 446              	.LFB132:
 169:Core/Src/main.c **** 
 447              		.loc 1 169 1 view -0
 448              		.cfi_startproc
 449              		@ args = 0, pretend = 0, frame = 0
 450              		@ frame_needed = 0, uses_anonymous_args = 0
 451 0000 08B5     		push	{r3, lr}
 452              		.cfi_def_cfa_offset 8
 453              		.cfi_offset 3, -8
 454              		.cfi_offset 14, -4
 178:Core/Src/main.c ****   hcan1.Init.Prescaler = 6;
 455              		.loc 1 178 3 view .LVU122
 178:Core/Src/main.c ****   hcan1.Init.Prescaler = 6;
 456              		.loc 1 178 18 is_stmt 0 view .LVU123
 457 0002 0C48     		ldr	r0, .L27
 458 0004 0C4B     		ldr	r3, .L27+4
 459 0006 0360     		str	r3, [r0]
 179:Core/Src/main.c ****   hcan1.Init.Mode = CAN_MODE_NORMAL;
 460              		.loc 1 179 3 is_stmt 1 view .LVU124
 179:Core/Src/main.c ****   hcan1.Init.Mode = CAN_MODE_NORMAL;
 461              		.loc 1 179 24 is_stmt 0 view .LVU125
 462 0008 0623     		movs	r3, #6
 463 000a 4360     		str	r3, [r0, #4]
 180:Core/Src/main.c ****   hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 464              		.loc 1 180 3 is_stmt 1 view .LVU126
 180:Core/Src/main.c ****   hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 465              		.loc 1 180 19 is_stmt 0 view .LVU127
 466 000c 0023     		movs	r3, #0
 467 000e 8360     		str	r3, [r0, #8]
 181:Core/Src/main.c ****   hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 468              		.loc 1 181 3 is_stmt 1 view .LVU128
 181:Core/Src/main.c ****   hcan1.Init.TimeSeg1 = CAN_BS1_5TQ;
 469              		.loc 1 181 28 is_stmt 0 view .LVU129
 470 0010 C360     		str	r3, [r0, #12]
 182:Core/Src/main.c ****   hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
ARM GAS  /tmp/ccaqZtAZ.s 			page 19


 471              		.loc 1 182 3 is_stmt 1 view .LVU130
 182:Core/Src/main.c ****   hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 472              		.loc 1 182 23 is_stmt 0 view .LVU131
 473 0012 4FF48022 		mov	r2, #262144
 474 0016 0261     		str	r2, [r0, #16]
 183:Core/Src/main.c ****   hcan1.Init.TimeTriggeredMode = DISABLE;
 475              		.loc 1 183 3 is_stmt 1 view .LVU132
 183:Core/Src/main.c ****   hcan1.Init.TimeTriggeredMode = DISABLE;
 476              		.loc 1 183 23 is_stmt 0 view .LVU133
 477 0018 4361     		str	r3, [r0, #20]
 184:Core/Src/main.c ****   hcan1.Init.AutoBusOff = DISABLE;
 478              		.loc 1 184 3 is_stmt 1 view .LVU134
 184:Core/Src/main.c ****   hcan1.Init.AutoBusOff = DISABLE;
 479              		.loc 1 184 32 is_stmt 0 view .LVU135
 480 001a 0376     		strb	r3, [r0, #24]
 185:Core/Src/main.c ****   hcan1.Init.AutoWakeUp = DISABLE;
 481              		.loc 1 185 3 is_stmt 1 view .LVU136
 185:Core/Src/main.c ****   hcan1.Init.AutoWakeUp = DISABLE;
 482              		.loc 1 185 25 is_stmt 0 view .LVU137
 483 001c 4376     		strb	r3, [r0, #25]
 186:Core/Src/main.c ****   hcan1.Init.AutoRetransmission = DISABLE;
 484              		.loc 1 186 3 is_stmt 1 view .LVU138
 186:Core/Src/main.c ****   hcan1.Init.AutoRetransmission = DISABLE;
 485              		.loc 1 186 25 is_stmt 0 view .LVU139
 486 001e 8376     		strb	r3, [r0, #26]
 187:Core/Src/main.c ****   hcan1.Init.ReceiveFifoLocked = DISABLE;
 487              		.loc 1 187 3 is_stmt 1 view .LVU140
 187:Core/Src/main.c ****   hcan1.Init.ReceiveFifoLocked = DISABLE;
 488              		.loc 1 187 33 is_stmt 0 view .LVU141
 489 0020 C376     		strb	r3, [r0, #27]
 188:Core/Src/main.c ****   hcan1.Init.TransmitFifoPriority = DISABLE;
 490              		.loc 1 188 3 is_stmt 1 view .LVU142
 188:Core/Src/main.c ****   hcan1.Init.TransmitFifoPriority = DISABLE;
 491              		.loc 1 188 32 is_stmt 0 view .LVU143
 492 0022 0377     		strb	r3, [r0, #28]
 189:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan1) != HAL_OK)
 493              		.loc 1 189 3 is_stmt 1 view .LVU144
 189:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan1) != HAL_OK)
 494              		.loc 1 189 35 is_stmt 0 view .LVU145
 495 0024 4377     		strb	r3, [r0, #29]
 190:Core/Src/main.c ****   {
 496              		.loc 1 190 3 is_stmt 1 view .LVU146
 190:Core/Src/main.c ****   {
 497              		.loc 1 190 7 is_stmt 0 view .LVU147
 498 0026 FFF7FEFF 		bl	HAL_CAN_Init
 499              	.LVL16:
 190:Core/Src/main.c ****   {
 500              		.loc 1 190 6 view .LVU148
 501 002a 00B9     		cbnz	r0, .L26
 198:Core/Src/main.c **** 
 502              		.loc 1 198 1 view .LVU149
 503 002c 08BD     		pop	{r3, pc}
 504              	.L26:
 192:Core/Src/main.c ****   }
 505              		.loc 1 192 5 is_stmt 1 view .LVU150
 506 002e FFF7FEFF 		bl	Error_Handler
 507              	.LVL17:
ARM GAS  /tmp/ccaqZtAZ.s 			page 20


 508              	.L28:
 509 0032 00BF     		.align	2
 510              	.L27:
 511 0034 00000000 		.word	.LANCHOR1
 512 0038 00640040 		.word	1073767424
 513              		.cfi_endproc
 514              	.LFE132:
 516              		.section	.text.MX_SPI2_Init,"ax",%progbits
 517              		.align	1
 518              		.syntax unified
 519              		.thumb
 520              		.thumb_func
 522              	MX_SPI2_Init:
 523              	.LFB134:
 243:Core/Src/main.c **** 
 524              		.loc 1 243 1 view -0
 525              		.cfi_startproc
 526              		@ args = 0, pretend = 0, frame = 0
 527              		@ frame_needed = 0, uses_anonymous_args = 0
 528 0000 08B5     		push	{r3, lr}
 529              		.cfi_def_cfa_offset 8
 530              		.cfi_offset 3, -8
 531              		.cfi_offset 14, -4
 253:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 532              		.loc 1 253 3 view .LVU152
 253:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_MASTER;
 533              		.loc 1 253 18 is_stmt 0 view .LVU153
 534 0002 0E48     		ldr	r0, .L33
 535 0004 0E4B     		ldr	r3, .L33+4
 536 0006 0360     		str	r3, [r0]
 254:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 537              		.loc 1 254 3 is_stmt 1 view .LVU154
 254:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 538              		.loc 1 254 19 is_stmt 0 view .LVU155
 539 0008 4FF48273 		mov	r3, #260
 540 000c 4360     		str	r3, [r0, #4]
 255:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 541              		.loc 1 255 3 is_stmt 1 view .LVU156
 255:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 542              		.loc 1 255 24 is_stmt 0 view .LVU157
 543 000e 0023     		movs	r3, #0
 544 0010 8360     		str	r3, [r0, #8]
 256:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 545              		.loc 1 256 3 is_stmt 1 view .LVU158
 256:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 546              		.loc 1 256 23 is_stmt 0 view .LVU159
 547 0012 C360     		str	r3, [r0, #12]
 257:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 548              		.loc 1 257 3 is_stmt 1 view .LVU160
 257:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 549              		.loc 1 257 26 is_stmt 0 view .LVU161
 550 0014 0361     		str	r3, [r0, #16]
 258:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 551              		.loc 1 258 3 is_stmt 1 view .LVU162
 258:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_SOFT;
 552              		.loc 1 258 23 is_stmt 0 view .LVU163
 553 0016 4361     		str	r3, [r0, #20]
ARM GAS  /tmp/ccaqZtAZ.s 			page 21


 259:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 554              		.loc 1 259 3 is_stmt 1 view .LVU164
 259:Core/Src/main.c ****   hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 555              		.loc 1 259 18 is_stmt 0 view .LVU165
 556 0018 4FF40072 		mov	r2, #512
 557 001c 8261     		str	r2, [r0, #24]
 260:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 558              		.loc 1 260 3 is_stmt 1 view .LVU166
 260:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 559              		.loc 1 260 32 is_stmt 0 view .LVU167
 560 001e 0822     		movs	r2, #8
 561 0020 C261     		str	r2, [r0, #28]
 261:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 562              		.loc 1 261 3 is_stmt 1 view .LVU168
 261:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 563              		.loc 1 261 23 is_stmt 0 view .LVU169
 564 0022 0362     		str	r3, [r0, #32]
 262:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_ENABLE;
 565              		.loc 1 262 3 is_stmt 1 view .LVU170
 262:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_ENABLE;
 566              		.loc 1 262 21 is_stmt 0 view .LVU171
 567 0024 4362     		str	r3, [r0, #36]
 263:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 128;
 568              		.loc 1 263 3 is_stmt 1 view .LVU172
 263:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 128;
 569              		.loc 1 263 29 is_stmt 0 view .LVU173
 570 0026 4FF40053 		mov	r3, #8192
 571 002a 8362     		str	r3, [r0, #40]
 264:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 572              		.loc 1 264 3 is_stmt 1 view .LVU174
 264:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 573              		.loc 1 264 28 is_stmt 0 view .LVU175
 574 002c 8023     		movs	r3, #128
 575 002e C362     		str	r3, [r0, #44]
 265:Core/Src/main.c ****   {
 576              		.loc 1 265 3 is_stmt 1 view .LVU176
 265:Core/Src/main.c ****   {
 577              		.loc 1 265 7 is_stmt 0 view .LVU177
 578 0030 FFF7FEFF 		bl	HAL_SPI_Init
 579              	.LVL18:
 265:Core/Src/main.c ****   {
 580              		.loc 1 265 6 view .LVU178
 581 0034 00B9     		cbnz	r0, .L32
 273:Core/Src/main.c **** 
 582              		.loc 1 273 1 view .LVU179
 583 0036 08BD     		pop	{r3, pc}
 584              	.L32:
 267:Core/Src/main.c ****   }
 585              		.loc 1 267 5 is_stmt 1 view .LVU180
 586 0038 FFF7FEFF 		bl	Error_Handler
 587              	.LVL19:
 588              	.L34:
 589              		.align	2
 590              	.L33:
 591 003c 00000000 		.word	.LANCHOR2
 592 0040 00380040 		.word	1073756160
 593              		.cfi_endproc
ARM GAS  /tmp/ccaqZtAZ.s 			page 22


 594              	.LFE134:
 596              		.section	.text.SystemClock_Config,"ax",%progbits
 597              		.align	1
 598              		.global	SystemClock_Config
 599              		.syntax unified
 600              		.thumb
 601              		.thumb_func
 603              	SystemClock_Config:
 604              	.LFB131:
 122:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 605              		.loc 1 122 1 view -0
 606              		.cfi_startproc
 607              		@ args = 0, pretend = 0, frame = 80
 608              		@ frame_needed = 0, uses_anonymous_args = 0
 609 0000 00B5     		push	{lr}
 610              		.cfi_def_cfa_offset 4
 611              		.cfi_offset 14, -4
 612 0002 95B0     		sub	sp, sp, #84
 613              		.cfi_def_cfa_offset 88
 123:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 614              		.loc 1 123 3 view .LVU182
 123:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 615              		.loc 1 123 22 is_stmt 0 view .LVU183
 616 0004 3022     		movs	r2, #48
 617 0006 0021     		movs	r1, #0
 618 0008 08A8     		add	r0, sp, #32
 619 000a FFF7FEFF 		bl	memset
 620              	.LVL20:
 124:Core/Src/main.c **** 
 621              		.loc 1 124 3 is_stmt 1 view .LVU184
 124:Core/Src/main.c **** 
 622              		.loc 1 124 22 is_stmt 0 view .LVU185
 623 000e 0023     		movs	r3, #0
 624 0010 0393     		str	r3, [sp, #12]
 625 0012 0493     		str	r3, [sp, #16]
 626 0014 0593     		str	r3, [sp, #20]
 627 0016 0693     		str	r3, [sp, #24]
 628 0018 0793     		str	r3, [sp, #28]
 128:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 629              		.loc 1 128 3 is_stmt 1 view .LVU186
 630              	.LBB11:
 128:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 631              		.loc 1 128 3 view .LVU187
 632 001a 0193     		str	r3, [sp, #4]
 128:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 633              		.loc 1 128 3 view .LVU188
 634 001c 1E4A     		ldr	r2, .L41
 635 001e 116C     		ldr	r1, [r2, #64]
 636 0020 41F08051 		orr	r1, r1, #268435456
 637 0024 1164     		str	r1, [r2, #64]
 128:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 638              		.loc 1 128 3 view .LVU189
 639 0026 126C     		ldr	r2, [r2, #64]
 640 0028 02F08052 		and	r2, r2, #268435456
 641 002c 0192     		str	r2, [sp, #4]
 128:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 642              		.loc 1 128 3 view .LVU190
ARM GAS  /tmp/ccaqZtAZ.s 			page 23


 643 002e 019A     		ldr	r2, [sp, #4]
 644              	.LBE11:
 128:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 645              		.loc 1 128 3 view .LVU191
 129:Core/Src/main.c **** 
 646              		.loc 1 129 3 view .LVU192
 647              	.LBB12:
 129:Core/Src/main.c **** 
 648              		.loc 1 129 3 view .LVU193
 649 0030 0293     		str	r3, [sp, #8]
 129:Core/Src/main.c **** 
 650              		.loc 1 129 3 view .LVU194
 651 0032 1A4A     		ldr	r2, .L41+4
 652 0034 1168     		ldr	r1, [r2]
 653 0036 41F48041 		orr	r1, r1, #16384
 654 003a 1160     		str	r1, [r2]
 129:Core/Src/main.c **** 
 655              		.loc 1 129 3 view .LVU195
 656 003c 1268     		ldr	r2, [r2]
 657 003e 02F48042 		and	r2, r2, #16384
 658 0042 0292     		str	r2, [sp, #8]
 129:Core/Src/main.c **** 
 659              		.loc 1 129 3 view .LVU196
 660 0044 029A     		ldr	r2, [sp, #8]
 661              	.LBE12:
 129:Core/Src/main.c **** 
 662              		.loc 1 129 3 view .LVU197
 134:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 663              		.loc 1 134 3 view .LVU198
 134:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 664              		.loc 1 134 36 is_stmt 0 view .LVU199
 665 0046 0222     		movs	r2, #2
 666 0048 0892     		str	r2, [sp, #32]
 135:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 667              		.loc 1 135 3 is_stmt 1 view .LVU200
 135:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 668              		.loc 1 135 30 is_stmt 0 view .LVU201
 669 004a 0121     		movs	r1, #1
 670 004c 0B91     		str	r1, [sp, #44]
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 671              		.loc 1 136 3 is_stmt 1 view .LVU202
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 672              		.loc 1 136 41 is_stmt 0 view .LVU203
 673 004e 1021     		movs	r1, #16
 674 0050 0C91     		str	r1, [sp, #48]
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 675              		.loc 1 137 3 is_stmt 1 view .LVU204
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 676              		.loc 1 137 34 is_stmt 0 view .LVU205
 677 0052 0E92     		str	r2, [sp, #56]
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 678              		.loc 1 138 3 is_stmt 1 view .LVU206
 138:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 679              		.loc 1 138 35 is_stmt 0 view .LVU207
 680 0054 0F93     		str	r3, [sp, #60]
 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 84;
 681              		.loc 1 139 3 is_stmt 1 view .LVU208
ARM GAS  /tmp/ccaqZtAZ.s 			page 24


 139:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 84;
 682              		.loc 1 139 30 is_stmt 0 view .LVU209
 683 0056 0823     		movs	r3, #8
 684 0058 1093     		str	r3, [sp, #64]
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 685              		.loc 1 140 3 is_stmt 1 view .LVU210
 140:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 686              		.loc 1 140 30 is_stmt 0 view .LVU211
 687 005a 5423     		movs	r3, #84
 688 005c 1193     		str	r3, [sp, #68]
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 689              		.loc 1 141 3 is_stmt 1 view .LVU212
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 690              		.loc 1 141 30 is_stmt 0 view .LVU213
 691 005e 1292     		str	r2, [sp, #72]
 142:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 692              		.loc 1 142 3 is_stmt 1 view .LVU214
 142:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 693              		.loc 1 142 30 is_stmt 0 view .LVU215
 694 0060 0723     		movs	r3, #7
 695 0062 1393     		str	r3, [sp, #76]
 143:Core/Src/main.c ****   {
 696              		.loc 1 143 3 is_stmt 1 view .LVU216
 143:Core/Src/main.c ****   {
 697              		.loc 1 143 7 is_stmt 0 view .LVU217
 698 0064 08A8     		add	r0, sp, #32
 699 0066 FFF7FEFF 		bl	HAL_RCC_OscConfig
 700              	.LVL21:
 143:Core/Src/main.c ****   {
 701              		.loc 1 143 6 view .LVU218
 702 006a 80B9     		cbnz	r0, .L39
 150:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 703              		.loc 1 150 3 is_stmt 1 view .LVU219
 150:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 704              		.loc 1 150 31 is_stmt 0 view .LVU220
 705 006c 0F23     		movs	r3, #15
 706 006e 0393     		str	r3, [sp, #12]
 152:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 707              		.loc 1 152 3 is_stmt 1 view .LVU221
 152:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 708              		.loc 1 152 34 is_stmt 0 view .LVU222
 709 0070 0221     		movs	r1, #2
 710 0072 0491     		str	r1, [sp, #16]
 153:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 711              		.loc 1 153 3 is_stmt 1 view .LVU223
 153:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 712              		.loc 1 153 35 is_stmt 0 view .LVU224
 713 0074 0023     		movs	r3, #0
 714 0076 0593     		str	r3, [sp, #20]
 154:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 715              		.loc 1 154 3 is_stmt 1 view .LVU225
 154:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 716              		.loc 1 154 36 is_stmt 0 view .LVU226
 717 0078 4FF48052 		mov	r2, #4096
 718 007c 0692     		str	r2, [sp, #24]
 155:Core/Src/main.c **** 
 719              		.loc 1 155 3 is_stmt 1 view .LVU227
ARM GAS  /tmp/ccaqZtAZ.s 			page 25


 155:Core/Src/main.c **** 
 720              		.loc 1 155 36 is_stmt 0 view .LVU228
 721 007e 0793     		str	r3, [sp, #28]
 157:Core/Src/main.c ****   {
 722              		.loc 1 157 3 is_stmt 1 view .LVU229
 157:Core/Src/main.c ****   {
 723              		.loc 1 157 7 is_stmt 0 view .LVU230
 724 0080 03A8     		add	r0, sp, #12
 725 0082 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 726              	.LVL22:
 157:Core/Src/main.c ****   {
 727              		.loc 1 157 6 view .LVU231
 728 0086 20B9     		cbnz	r0, .L40
 161:Core/Src/main.c **** 
 729              		.loc 1 161 1 view .LVU232
 730 0088 15B0     		add	sp, sp, #84
 731              		.cfi_remember_state
 732              		.cfi_def_cfa_offset 4
 733              		@ sp needed
 734 008a 5DF804FB 		ldr	pc, [sp], #4
 735              	.L39:
 736              		.cfi_restore_state
 145:Core/Src/main.c ****   }
 737              		.loc 1 145 5 is_stmt 1 view .LVU233
 738 008e FFF7FEFF 		bl	Error_Handler
 739              	.LVL23:
 740              	.L40:
 159:Core/Src/main.c ****   }
 741              		.loc 1 159 5 view .LVU234
 742 0092 FFF7FEFF 		bl	Error_Handler
 743              	.LVL24:
 744              	.L42:
 745 0096 00BF     		.align	2
 746              	.L41:
 747 0098 00380240 		.word	1073887232
 748 009c 00700040 		.word	1073770496
 749              		.cfi_endproc
 750              	.LFE131:
 752              		.section	.text.main,"ax",%progbits
 753              		.align	1
 754              		.global	main
 755              		.syntax unified
 756              		.thumb
 757              		.thumb_func
 759              	main:
 760              	.LFB130:
  75:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 761              		.loc 1 75 1 view -0
 762              		.cfi_startproc
 763              		@ Volatile: function does not return.
 764              		@ args = 0, pretend = 0, frame = 0
 765              		@ frame_needed = 0, uses_anonymous_args = 0
 766 0000 08B5     		push	{r3, lr}
 767              		.cfi_def_cfa_offset 8
 768              		.cfi_offset 3, -8
 769              		.cfi_offset 14, -4
  83:Core/Src/main.c **** 
ARM GAS  /tmp/ccaqZtAZ.s 			page 26


 770              		.loc 1 83 3 view .LVU236
 771 0002 FFF7FEFF 		bl	HAL_Init
 772              	.LVL25:
  90:Core/Src/main.c **** 
 773              		.loc 1 90 3 view .LVU237
 774 0006 FFF7FEFF 		bl	SystemClock_Config
 775              	.LVL26:
  97:Core/Src/main.c ****   MX_DMA_Init();
 776              		.loc 1 97 3 view .LVU238
 777 000a FFF7FEFF 		bl	MX_GPIO_Init
 778              	.LVL27:
  98:Core/Src/main.c ****   MX_CAN2_Init();
 779              		.loc 1 98 3 view .LVU239
 780 000e FFF7FEFF 		bl	MX_DMA_Init
 781              	.LVL28:
  99:Core/Src/main.c ****   MX_CAN1_Init();
 782              		.loc 1 99 3 view .LVU240
 783 0012 FFF7FEFF 		bl	MX_CAN2_Init
 784              	.LVL29:
 100:Core/Src/main.c ****   MX_SPI2_Init();
 785              		.loc 1 100 3 view .LVU241
 786 0016 FFF7FEFF 		bl	MX_CAN1_Init
 787              	.LVL30:
 101:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 788              		.loc 1 101 3 view .LVU242
 789 001a FFF7FEFF 		bl	MX_SPI2_Init
 790              	.LVL31:
 791              	.L44:
 108:Core/Src/main.c ****   {
 792              		.loc 1 108 3 discriminator 1 view .LVU243
 113:Core/Src/main.c ****   /* USER CODE END 3 */
 793              		.loc 1 113 3 discriminator 1 view .LVU244
 108:Core/Src/main.c ****   {
 794              		.loc 1 108 9 discriminator 1 view .LVU245
 795 001e FEE7     		b	.L44
 796              		.cfi_endproc
 797              	.LFE130:
 799              		.global	hdma_spi2_tx
 800              		.global	hdma_spi2_rx
 801              		.global	hspi2
 802              		.global	hcan2
 803              		.global	hcan1
 804              		.section	.bss.hcan1,"aw",%nobits
 805              		.align	2
 806              		.set	.LANCHOR1,. + 0
 809              	hcan1:
 810 0000 00000000 		.space	40
 810      00000000 
 810      00000000 
 810      00000000 
 810      00000000 
 811              		.section	.bss.hcan2,"aw",%nobits
 812              		.align	2
 813              		.set	.LANCHOR0,. + 0
 816              	hcan2:
 817 0000 00000000 		.space	40
 817      00000000 
ARM GAS  /tmp/ccaqZtAZ.s 			page 27


 817      00000000 
 817      00000000 
 817      00000000 
 818              		.section	.bss.hdma_spi2_rx,"aw",%nobits
 819              		.align	2
 822              	hdma_spi2_rx:
 823 0000 00000000 		.space	96
 823      00000000 
 823      00000000 
 823      00000000 
 823      00000000 
 824              		.section	.bss.hdma_spi2_tx,"aw",%nobits
 825              		.align	2
 828              	hdma_spi2_tx:
 829 0000 00000000 		.space	96
 829      00000000 
 829      00000000 
 829      00000000 
 829      00000000 
 830              		.section	.bss.hspi2,"aw",%nobits
 831              		.align	2
 832              		.set	.LANCHOR2,. + 0
 835              	hspi2:
 836 0000 00000000 		.space	88
 836      00000000 
 836      00000000 
 836      00000000 
 836      00000000 
 837              		.text
 838              	.Letext0:
 839              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 840              		.file 4 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 841              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 842              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 843              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 844              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 845              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 846              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 847              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 848              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h"
 849              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 850              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 851              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 852              		.file 16 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 853              		.file 17 "<built-in>"
ARM GAS  /tmp/ccaqZtAZ.s 			page 28


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccaqZtAZ.s:20     .text.MX_DMA_Init:0000000000000000 $t
     /tmp/ccaqZtAZ.s:25     .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/ccaqZtAZ.s:61     .text.MX_DMA_Init:0000000000000020 $d
     /tmp/ccaqZtAZ.s:66     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccaqZtAZ.s:71     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccaqZtAZ.s:273    .text.MX_GPIO_Init:00000000000000f4 $d
     /tmp/ccaqZtAZ.s:280    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/ccaqZtAZ.s:286    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/ccaqZtAZ.s:319    .text.HAL_TIM_PeriodElapsedCallback:0000000000000014 $d
     /tmp/ccaqZtAZ.s:324    .text.Error_Handler:0000000000000000 $t
     /tmp/ccaqZtAZ.s:330    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccaqZtAZ.s:362    .text.MX_CAN2_Init:0000000000000000 $t
     /tmp/ccaqZtAZ.s:367    .text.MX_CAN2_Init:0000000000000000 MX_CAN2_Init
     /tmp/ccaqZtAZ.s:434    .text.MX_CAN2_Init:0000000000000038 $d
     /tmp/ccaqZtAZ.s:440    .text.MX_CAN1_Init:0000000000000000 $t
     /tmp/ccaqZtAZ.s:445    .text.MX_CAN1_Init:0000000000000000 MX_CAN1_Init
     /tmp/ccaqZtAZ.s:511    .text.MX_CAN1_Init:0000000000000034 $d
     /tmp/ccaqZtAZ.s:517    .text.MX_SPI2_Init:0000000000000000 $t
     /tmp/ccaqZtAZ.s:522    .text.MX_SPI2_Init:0000000000000000 MX_SPI2_Init
     /tmp/ccaqZtAZ.s:591    .text.MX_SPI2_Init:000000000000003c $d
     /tmp/ccaqZtAZ.s:597    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccaqZtAZ.s:603    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccaqZtAZ.s:747    .text.SystemClock_Config:0000000000000098 $d
     /tmp/ccaqZtAZ.s:753    .text.main:0000000000000000 $t
     /tmp/ccaqZtAZ.s:759    .text.main:0000000000000000 main
     /tmp/ccaqZtAZ.s:828    .bss.hdma_spi2_tx:0000000000000000 hdma_spi2_tx
     /tmp/ccaqZtAZ.s:822    .bss.hdma_spi2_rx:0000000000000000 hdma_spi2_rx
     /tmp/ccaqZtAZ.s:835    .bss.hspi2:0000000000000000 hspi2
     /tmp/ccaqZtAZ.s:816    .bss.hcan2:0000000000000000 hcan2
     /tmp/ccaqZtAZ.s:809    .bss.hcan1:0000000000000000 hcan1
     /tmp/ccaqZtAZ.s:805    .bss.hcan1:0000000000000000 $d
     /tmp/ccaqZtAZ.s:812    .bss.hcan2:0000000000000000 $d
     /tmp/ccaqZtAZ.s:819    .bss.hdma_spi2_rx:0000000000000000 $d
     /tmp/ccaqZtAZ.s:825    .bss.hdma_spi2_tx:0000000000000000 $d
     /tmp/ccaqZtAZ.s:831    .bss.hspi2:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_IncTick
HAL_CAN_Init
HAL_SPI_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
