<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › i915 › intel_i2c.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>intel_i2c.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (c) 2006 Dave Airlie &lt;airlied@linux.ie&gt;</span>
<span class="cm"> * Copyright © 2006-2008,2010 Intel Corporation</span>
<span class="cm"> *   Jesse Barnes &lt;jesse.barnes@intel.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice (including the next</span>
<span class="cm"> * paragraph) shall be included in all copies or substantial portions of the</span>
<span class="cm"> * Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER</span>
<span class="cm"> * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING</span>
<span class="cm"> * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER</span>
<span class="cm"> * DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors:</span>
<span class="cm"> *	Eric Anholt &lt;eric@anholt.net&gt;</span>
<span class="cm"> *	Chris Wilson &lt;chris@chris-wilson.co.uk&gt;</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/i2c.h&gt;</span>
<span class="cp">#include &lt;linux/i2c-algo-bit.h&gt;</span>
<span class="cp">#include &lt;linux/export.h&gt;</span>
<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;drm.h&quot;</span>
<span class="cp">#include &quot;intel_drv.h&quot;</span>
<span class="cp">#include &quot;i915_drm.h&quot;</span>
<span class="cp">#include &quot;i915_drv.h&quot;</span>

<span class="k">struct</span> <span class="n">gmbus_port</span> <span class="p">{</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">reg</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">gmbus_port</span> <span class="n">gmbus_ports</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="s">&quot;ssc&quot;</span><span class="p">,</span> <span class="n">GPIOB</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;vga&quot;</span><span class="p">,</span> <span class="n">GPIOA</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;panel&quot;</span><span class="p">,</span> <span class="n">GPIOC</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;dpc&quot;</span><span class="p">,</span> <span class="n">GPIOD</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;dpb&quot;</span><span class="p">,</span> <span class="n">GPIOE</span> <span class="p">},</span>
	<span class="p">{</span> <span class="s">&quot;dpd&quot;</span><span class="p">,</span> <span class="n">GPIOF</span> <span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Intel GPIO access functions */</span>

<span class="cp">#define I2C_RISEFALL_TIME 10</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">intel_gmbus</span> <span class="o">*</span>
<span class="nf">to_intel_gmbus</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">i2c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">container_of</span><span class="p">(</span><span class="n">i2c</span><span class="p">,</span> <span class="k">struct</span> <span class="n">intel_gmbus</span><span class="p">,</span> <span class="n">adapter</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">intel_i2c_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gpio_mmio_base</span> <span class="o">+</span> <span class="n">GMBUS0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">intel_i2c_quirk_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="cm">/* When using bit bashing for I2C, this bit needs to be set to 1 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">IS_PINEVIEW</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">DSPCLK_GATE_D</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">DPCUNIT_CLOCK_GATE_DISABLE</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">DPCUNIT_CLOCK_GATE_DISABLE</span><span class="p">;</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">DSPCLK_GATE_D</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">get_reserved</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_gmbus</span> <span class="o">*</span><span class="n">bus</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">bus</span><span class="o">-&gt;</span><span class="n">dev_priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* On most chips, these bits must be preserved in software. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">IS_I830</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">IS_845G</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">reserved</span> <span class="o">=</span> <span class="n">I915_READ_NOTRACE</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">gpio_reg</span><span class="p">)</span> <span class="o">&amp;</span>
					     <span class="p">(</span><span class="n">GPIO_DATA_PULLUP_DISABLE</span> <span class="o">|</span>
					      <span class="n">GPIO_CLOCK_PULLUP_DISABLE</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">reserved</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">get_clock</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_gmbus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">bus</span><span class="o">-&gt;</span><span class="n">dev_priv</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved</span> <span class="o">=</span> <span class="n">get_reserved</span><span class="p">(</span><span class="n">bus</span><span class="p">);</span>
	<span class="n">I915_WRITE_NOTRACE</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">gpio_reg</span><span class="p">,</span> <span class="n">reserved</span> <span class="o">|</span> <span class="n">GPIO_CLOCK_DIR_MASK</span><span class="p">);</span>
	<span class="n">I915_WRITE_NOTRACE</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">gpio_reg</span><span class="p">,</span> <span class="n">reserved</span><span class="p">);</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">I915_READ_NOTRACE</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">gpio_reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">GPIO_CLOCK_VAL_IN</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">get_data</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_gmbus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">bus</span><span class="o">-&gt;</span><span class="n">dev_priv</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved</span> <span class="o">=</span> <span class="n">get_reserved</span><span class="p">(</span><span class="n">bus</span><span class="p">);</span>
	<span class="n">I915_WRITE_NOTRACE</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">gpio_reg</span><span class="p">,</span> <span class="n">reserved</span> <span class="o">|</span> <span class="n">GPIO_DATA_DIR_MASK</span><span class="p">);</span>
	<span class="n">I915_WRITE_NOTRACE</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">gpio_reg</span><span class="p">,</span> <span class="n">reserved</span><span class="p">);</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">I915_READ_NOTRACE</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">gpio_reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">GPIO_DATA_VAL_IN</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">set_clock</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">int</span> <span class="n">state_high</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_gmbus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">bus</span><span class="o">-&gt;</span><span class="n">dev_priv</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved</span> <span class="o">=</span> <span class="n">get_reserved</span><span class="p">(</span><span class="n">bus</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">clock_bits</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state_high</span><span class="p">)</span>
		<span class="n">clock_bits</span> <span class="o">=</span> <span class="n">GPIO_CLOCK_DIR_IN</span> <span class="o">|</span> <span class="n">GPIO_CLOCK_DIR_MASK</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">clock_bits</span> <span class="o">=</span> <span class="n">GPIO_CLOCK_DIR_OUT</span> <span class="o">|</span> <span class="n">GPIO_CLOCK_DIR_MASK</span> <span class="o">|</span>
			<span class="n">GPIO_CLOCK_VAL_MASK</span><span class="p">;</span>

	<span class="n">I915_WRITE_NOTRACE</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">gpio_reg</span><span class="p">,</span> <span class="n">reserved</span> <span class="o">|</span> <span class="n">clock_bits</span><span class="p">);</span>
	<span class="n">POSTING_READ</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">gpio_reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">set_data</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">int</span> <span class="n">state_high</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_gmbus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">bus</span><span class="o">-&gt;</span><span class="n">dev_priv</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved</span> <span class="o">=</span> <span class="n">get_reserved</span><span class="p">(</span><span class="n">bus</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">data_bits</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">state_high</span><span class="p">)</span>
		<span class="n">data_bits</span> <span class="o">=</span> <span class="n">GPIO_DATA_DIR_IN</span> <span class="o">|</span> <span class="n">GPIO_DATA_DIR_MASK</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">data_bits</span> <span class="o">=</span> <span class="n">GPIO_DATA_DIR_OUT</span> <span class="o">|</span> <span class="n">GPIO_DATA_DIR_MASK</span> <span class="o">|</span>
			<span class="n">GPIO_DATA_VAL_MASK</span><span class="p">;</span>

	<span class="n">I915_WRITE_NOTRACE</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">gpio_reg</span><span class="p">,</span> <span class="n">reserved</span> <span class="o">|</span> <span class="n">data_bits</span><span class="p">);</span>
	<span class="n">POSTING_READ</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">gpio_reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">intel_gpio_pre_xfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_gmbus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span>
					       <span class="k">struct</span> <span class="n">intel_gmbus</span><span class="p">,</span>
					       <span class="n">adapter</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">bus</span><span class="o">-&gt;</span><span class="n">dev_priv</span><span class="p">;</span>

	<span class="n">intel_i2c_reset</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">intel_i2c_quirk_set</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
	<span class="n">set_data</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">set_clock</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="n">I2C_RISEFALL_TIME</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">intel_gpio_post_xfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_gmbus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span>
					       <span class="k">struct</span> <span class="n">intel_gmbus</span><span class="p">,</span>
					       <span class="n">adapter</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">bus</span><span class="o">-&gt;</span><span class="n">dev_priv</span><span class="p">;</span>

	<span class="n">set_data</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">set_clock</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">intel_i2c_quirk_set</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">intel_gpio_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">intel_gmbus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="n">u32</span> <span class="n">pin</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">bus</span><span class="o">-&gt;</span><span class="n">dev_priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">i2c_algo_bit_data</span> <span class="o">*</span><span class="n">algo</span><span class="p">;</span>

	<span class="n">algo</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">bit_algo</span><span class="p">;</span>

	<span class="cm">/* -1 to map pin pair to gmbus index */</span>
	<span class="n">bus</span><span class="o">-&gt;</span><span class="n">gpio_reg</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gpio_mmio_base</span> <span class="o">+</span> <span class="n">gmbus_ports</span><span class="p">[</span><span class="n">pin</span> <span class="o">-</span> <span class="mi">1</span><span class="p">].</span><span class="n">reg</span><span class="p">;</span>

	<span class="n">bus</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">.</span><span class="n">algo_data</span> <span class="o">=</span> <span class="n">algo</span><span class="p">;</span>
	<span class="n">algo</span><span class="o">-&gt;</span><span class="n">setsda</span> <span class="o">=</span> <span class="n">set_data</span><span class="p">;</span>
	<span class="n">algo</span><span class="o">-&gt;</span><span class="n">setscl</span> <span class="o">=</span> <span class="n">set_clock</span><span class="p">;</span>
	<span class="n">algo</span><span class="o">-&gt;</span><span class="n">getsda</span> <span class="o">=</span> <span class="n">get_data</span><span class="p">;</span>
	<span class="n">algo</span><span class="o">-&gt;</span><span class="n">getscl</span> <span class="o">=</span> <span class="n">get_clock</span><span class="p">;</span>
	<span class="n">algo</span><span class="o">-&gt;</span><span class="n">pre_xfer</span> <span class="o">=</span> <span class="n">intel_gpio_pre_xfer</span><span class="p">;</span>
	<span class="n">algo</span><span class="o">-&gt;</span><span class="n">post_xfer</span> <span class="o">=</span> <span class="n">intel_gpio_post_xfer</span><span class="p">;</span>
	<span class="n">algo</span><span class="o">-&gt;</span><span class="n">udelay</span> <span class="o">=</span> <span class="n">I2C_RISEFALL_TIME</span><span class="p">;</span>
	<span class="n">algo</span><span class="o">-&gt;</span><span class="n">timeout</span> <span class="o">=</span> <span class="n">usecs_to_jiffies</span><span class="p">(</span><span class="mi">2200</span><span class="p">);</span>
	<span class="n">algo</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">=</span> <span class="n">bus</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">gmbus_xfer_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span> <span class="k">struct</span> <span class="n">i2c_msg</span> <span class="o">*</span><span class="n">msg</span><span class="p">,</span>
		<span class="n">u32</span> <span class="n">gmbus1_index</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">reg_offset</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gpio_mmio_base</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">len</span> <span class="o">=</span> <span class="n">msg</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">buf</span> <span class="o">=</span> <span class="n">msg</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">;</span>

	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">GMBUS1</span> <span class="o">+</span> <span class="n">reg_offset</span><span class="p">,</span>
		   <span class="n">gmbus1_index</span> <span class="o">|</span>
		   <span class="n">GMBUS_CYCLE_WAIT</span> <span class="o">|</span>
		   <span class="p">(</span><span class="n">len</span> <span class="o">&lt;&lt;</span> <span class="n">GMBUS_BYTE_COUNT_SHIFT</span><span class="p">)</span> <span class="o">|</span>
		   <span class="p">(</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">&lt;&lt;</span> <span class="n">GMBUS_SLAVE_ADDR_SHIFT</span><span class="p">)</span> <span class="o">|</span>
		   <span class="n">GMBUS_SLAVE_READ</span> <span class="o">|</span> <span class="n">GMBUS_SW_RDY</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">len</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">loop</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">gmbus2</span><span class="p">;</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">wait_for</span><span class="p">((</span><span class="n">gmbus2</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">GMBUS2</span> <span class="o">+</span> <span class="n">reg_offset</span><span class="p">))</span> <span class="o">&amp;</span>
			       <span class="p">(</span><span class="n">GMBUS_SATOER</span> <span class="o">|</span> <span class="n">GMBUS_HW_RDY</span><span class="p">),</span>
			       <span class="mi">50</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">gmbus2</span> <span class="o">&amp;</span> <span class="n">GMBUS_SATOER</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>

		<span class="n">val</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">GMBUS3</span> <span class="o">+</span> <span class="n">reg_offset</span><span class="p">);</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="o">*</span><span class="n">buf</span><span class="o">++</span> <span class="o">=</span> <span class="n">val</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
			<span class="n">val</span> <span class="o">&gt;&gt;=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">--</span><span class="n">len</span> <span class="o">&amp;&amp;</span> <span class="o">++</span><span class="n">loop</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">gmbus_xfer_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span> <span class="k">struct</span> <span class="n">i2c_msg</span> <span class="o">*</span><span class="n">msg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">reg_offset</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gpio_mmio_base</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">len</span> <span class="o">=</span> <span class="n">msg</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">buf</span> <span class="o">=</span> <span class="n">msg</span><span class="o">-&gt;</span><span class="n">buf</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="n">loop</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">loop</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">len</span> <span class="o">&amp;&amp;</span> <span class="n">loop</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="o">*</span><span class="n">buf</span><span class="o">++</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">8</span> <span class="o">*</span> <span class="n">loop</span><span class="o">++</span><span class="p">);</span>
		<span class="n">len</span> <span class="o">-=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">GMBUS3</span> <span class="o">+</span> <span class="n">reg_offset</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">GMBUS1</span> <span class="o">+</span> <span class="n">reg_offset</span><span class="p">,</span>
		   <span class="n">GMBUS_CYCLE_WAIT</span> <span class="o">|</span>
		   <span class="p">(</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">&lt;&lt;</span> <span class="n">GMBUS_BYTE_COUNT_SHIFT</span><span class="p">)</span> <span class="o">|</span>
		   <span class="p">(</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">&lt;&lt;</span> <span class="n">GMBUS_SLAVE_ADDR_SHIFT</span><span class="p">)</span> <span class="o">|</span>
		   <span class="n">GMBUS_SLAVE_WRITE</span> <span class="o">|</span> <span class="n">GMBUS_SW_RDY</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">len</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">gmbus2</span><span class="p">;</span>

		<span class="n">val</span> <span class="o">=</span> <span class="n">loop</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="n">val</span> <span class="o">|=</span> <span class="o">*</span><span class="n">buf</span><span class="o">++</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">8</span> <span class="o">*</span> <span class="n">loop</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">--</span><span class="n">len</span> <span class="o">&amp;&amp;</span> <span class="o">++</span><span class="n">loop</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">);</span>

		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">GMBUS3</span> <span class="o">+</span> <span class="n">reg_offset</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">wait_for</span><span class="p">((</span><span class="n">gmbus2</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">GMBUS2</span> <span class="o">+</span> <span class="n">reg_offset</span><span class="p">))</span> <span class="o">&amp;</span>
			       <span class="p">(</span><span class="n">GMBUS_SATOER</span> <span class="o">|</span> <span class="n">GMBUS_HW_RDY</span><span class="p">),</span>
			       <span class="mi">50</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">gmbus2</span> <span class="o">&amp;</span> <span class="n">GMBUS_SATOER</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * The gmbus controller can combine a 1 or 2 byte write with a read that</span>
<span class="cm"> * immediately follows it by using an &quot;INDEX&quot; cycle.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">bool</span>
<span class="nf">gmbus_is_index_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_msg</span> <span class="o">*</span><span class="n">msgs</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="kt">int</span> <span class="n">num</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span> <span class="o">&lt;</span> <span class="n">num</span> <span class="o">&amp;&amp;</span>
		<span class="o">!</span><span class="p">(</span><span class="n">msgs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">I2C_M_RD</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">msgs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">len</span> <span class="o">&lt;=</span> <span class="mi">2</span> <span class="o">&amp;&amp;</span>
		<span class="p">(</span><span class="n">msgs</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">].</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">I2C_M_RD</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">gmbus_xfer_index_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span> <span class="k">struct</span> <span class="n">i2c_msg</span> <span class="o">*</span><span class="n">msgs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">reg_offset</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gpio_mmio_base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gmbus1_index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gmbus5</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">msgs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">len</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">gmbus5</span> <span class="o">=</span> <span class="n">GMBUS_2BYTE_INDEX_EN</span> <span class="o">|</span>
			 <span class="n">msgs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">buf</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">|</span> <span class="p">(</span><span class="n">msgs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">buf</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">msgs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">len</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">gmbus1_index</span> <span class="o">=</span> <span class="n">GMBUS_CYCLE_INDEX</span> <span class="o">|</span>
			       <span class="p">(</span><span class="n">msgs</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">buf</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="n">GMBUS_SLAVE_INDEX_SHIFT</span><span class="p">);</span>

	<span class="cm">/* GMBUS5 holds 16-bit index */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gmbus5</span><span class="p">)</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">GMBUS5</span> <span class="o">+</span> <span class="n">reg_offset</span><span class="p">,</span> <span class="n">gmbus5</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">gmbus_xfer_read</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msgs</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span> <span class="n">gmbus1_index</span><span class="p">);</span>

	<span class="cm">/* Clear GMBUS5 after each index transfer */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gmbus5</span><span class="p">)</span>
		<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">GMBUS5</span> <span class="o">+</span> <span class="n">reg_offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">gmbus_xfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span>
	   <span class="k">struct</span> <span class="n">i2c_msg</span> <span class="o">*</span><span class="n">msgs</span><span class="p">,</span>
	   <span class="kt">int</span> <span class="n">num</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_gmbus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span>
					       <span class="k">struct</span> <span class="n">intel_gmbus</span><span class="p">,</span>
					       <span class="n">adapter</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">bus</span><span class="o">-&gt;</span><span class="n">dev_priv</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">reg_offset</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gmbus_mutex</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">force_bit</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">i2c_bit_algo</span><span class="p">.</span><span class="n">master_xfer</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">msgs</span><span class="p">,</span> <span class="n">num</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">reg_offset</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gpio_mmio_base</span><span class="p">;</span>

	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">GMBUS0</span> <span class="o">+</span> <span class="n">reg_offset</span><span class="p">,</span> <span class="n">bus</span><span class="o">-&gt;</span><span class="n">reg0</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">gmbus2</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">gmbus_is_index_read</span><span class="p">(</span><span class="n">msgs</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">num</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">gmbus_xfer_index_read</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msgs</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
			<span class="n">i</span> <span class="o">+=</span> <span class="mi">1</span><span class="p">;</span>  <span class="cm">/* set i to the index of the read xfer */</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">msgs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">I2C_M_RD</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">gmbus_xfer_read</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msgs</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">gmbus_xfer_write</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msgs</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">timeout</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">clear_err</span><span class="p">;</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">wait_for</span><span class="p">((</span><span class="n">gmbus2</span> <span class="o">=</span> <span class="n">I915_READ</span><span class="p">(</span><span class="n">GMBUS2</span> <span class="o">+</span> <span class="n">reg_offset</span><span class="p">))</span> <span class="o">&amp;</span>
			       <span class="p">(</span><span class="n">GMBUS_SATOER</span> <span class="o">|</span> <span class="n">GMBUS_HW_WAIT_PHASE</span><span class="p">),</span>
			       <span class="mi">50</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">timeout</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">gmbus2</span> <span class="o">&amp;</span> <span class="n">GMBUS_SATOER</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">clear_err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Generate a STOP condition on the bus. Note that gmbus can&#39;t generata</span>
<span class="cm">	 * a STOP on the very first cycle. To simplify the code we</span>
<span class="cm">	 * unconditionally generate the STOP condition with an additional gmbus</span>
<span class="cm">	 * cycle. */</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">GMBUS1</span> <span class="o">+</span> <span class="n">reg_offset</span><span class="p">,</span> <span class="n">GMBUS_CYCLE_STOP</span> <span class="o">|</span> <span class="n">GMBUS_SW_RDY</span><span class="p">);</span>

	<span class="cm">/* Mark the GMBUS interface as disabled after waiting for idle.</span>
<span class="cm">	 * We will re-enable it at the start of the next xfer,</span>
<span class="cm">	 * till then let it sleep.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">wait_for</span><span class="p">((</span><span class="n">I915_READ</span><span class="p">(</span><span class="n">GMBUS2</span> <span class="o">+</span> <span class="n">reg_offset</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">GMBUS_ACTIVE</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">,</span>
		     <span class="mi">10</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG_KMS</span><span class="p">(</span><span class="s">&quot;GMBUS [%s] timed out waiting for idle</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">GMBUS0</span> <span class="o">+</span> <span class="n">reg_offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">ret</span> <span class="o">?:</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

<span class="nl">clear_err:</span>
	<span class="cm">/*</span>
<span class="cm">	 * Wait for bus to IDLE before clearing NAK.</span>
<span class="cm">	 * If we clear the NAK while bus is still active, then it will stay</span>
<span class="cm">	 * active and the next transaction may fail.</span>
<span class="cm">	 *</span>
<span class="cm">	 * If no ACK is received during the address phase of a transaction, the</span>
<span class="cm">	 * adapter must report -ENXIO. It is not clear what to return if no ACK</span>
<span class="cm">	 * is received at other times. But we have to be careful to not return</span>
<span class="cm">	 * spurious -ENXIO because that will prevent i2c and drm edid functions</span>
<span class="cm">	 * from retrying. So return -ENXIO only when gmbus properly quiescents -</span>
<span class="cm">	 * timing out seems to happen when there _is_ a ddc chip present, but</span>
<span class="cm">	 * it&#39;s slow responding and only answers on the 2nd retry.</span>
<span class="cm">	 */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">wait_for</span><span class="p">((</span><span class="n">I915_READ</span><span class="p">(</span><span class="n">GMBUS2</span> <span class="o">+</span> <span class="n">reg_offset</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">GMBUS_ACTIVE</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">,</span>
		     <span class="mi">10</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG_KMS</span><span class="p">(</span><span class="s">&quot;GMBUS [%s] timed out after NAK</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			      <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Toggle the Software Clear Interrupt bit. This has the effect</span>
<span class="cm">	 * of resetting the GMBUS controller and so clearing the</span>
<span class="cm">	 * BUS_ERROR raised by the slave&#39;s NAK.</span>
<span class="cm">	 */</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">GMBUS1</span> <span class="o">+</span> <span class="n">reg_offset</span><span class="p">,</span> <span class="n">GMBUS_SW_CLR_INT</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">GMBUS1</span> <span class="o">+</span> <span class="n">reg_offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">GMBUS0</span> <span class="o">+</span> <span class="n">reg_offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">DRM_DEBUG_KMS</span><span class="p">(</span><span class="s">&quot;GMBUS [%s] NAK for addr: %04x %c(%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">adapter</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">msgs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">addr</span><span class="p">,</span>
			 <span class="p">(</span><span class="n">msgs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">I2C_M_RD</span><span class="p">)</span> <span class="o">?</span> <span class="sc">&#39;r&#39;</span> <span class="o">:</span> <span class="sc">&#39;w&#39;</span><span class="p">,</span> <span class="n">msgs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">len</span><span class="p">);</span>

	<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

<span class="nl">timeout:</span>
	<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;GMBUS [%s] timed out, falling back to bit banging on pin %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">bus</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">.</span><span class="n">name</span><span class="p">,</span> <span class="n">bus</span><span class="o">-&gt;</span><span class="n">reg0</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="n">I915_WRITE</span><span class="p">(</span><span class="n">GMBUS0</span> <span class="o">+</span> <span class="n">reg_offset</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Hardware may not support GMBUS over these pins? Try GPIO bitbanging instead. */</span>
	<span class="n">bus</span><span class="o">-&gt;</span><span class="n">force_bit</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">i2c_bit_algo</span><span class="p">.</span><span class="n">master_xfer</span><span class="p">(</span><span class="n">adapter</span><span class="p">,</span> <span class="n">msgs</span><span class="p">,</span> <span class="n">num</span><span class="p">);</span>

<span class="nl">out:</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gmbus_mutex</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">gmbus_func</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">i2c_bit_algo</span><span class="p">.</span><span class="n">functionality</span><span class="p">(</span><span class="n">adapter</span><span class="p">)</span> <span class="o">&amp;</span>
		<span class="p">(</span><span class="n">I2C_FUNC_I2C</span> <span class="o">|</span> <span class="n">I2C_FUNC_SMBUS_EMUL</span> <span class="o">|</span>
		<span class="cm">/* I2C_FUNC_10BIT_ADDR | */</span>
		<span class="n">I2C_FUNC_SMBUS_READ_BLOCK_DATA</span> <span class="o">|</span>
		<span class="n">I2C_FUNC_SMBUS_BLOCK_PROC_CALL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">i2c_algorithm</span> <span class="n">gmbus_algorithm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">master_xfer</span>	<span class="o">=</span> <span class="n">gmbus_xfer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">functionality</span>	<span class="o">=</span> <span class="n">gmbus_func</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * intel_gmbus_setup - instantiate all Intel i2c GMBuses</span>
<span class="cm"> * @dev: DRM device</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">intel_setup_gmbus</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">HAS_PCH_SPLIT</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gpio_mmio_base</span> <span class="o">=</span> <span class="n">PCH_GPIOA</span> <span class="o">-</span> <span class="n">GPIOA</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gpio_mmio_base</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">mutex_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gmbus_mutex</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">GMBUS_NUM_PORTS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">intel_gmbus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gmbus</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="n">u32</span> <span class="n">port</span> <span class="o">=</span> <span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span> <span class="cm">/* +1 to map gmbus index to pin pair */</span>

		<span class="n">bus</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">;</span>
		<span class="n">bus</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">.</span><span class="n">class</span> <span class="o">=</span> <span class="n">I2C_CLASS_DDC</span><span class="p">;</span>
		<span class="n">snprintf</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">.</span><span class="n">name</span><span class="p">,</span>
			 <span class="k">sizeof</span><span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">.</span><span class="n">name</span><span class="p">),</span>
			 <span class="s">&quot;i915 gmbus %s&quot;</span><span class="p">,</span>
			 <span class="n">gmbus_ports</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">name</span><span class="p">);</span>

		<span class="n">bus</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
		<span class="n">bus</span><span class="o">-&gt;</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="p">;</span>

		<span class="n">bus</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">.</span><span class="n">algo</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">gmbus_algorithm</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">i2c_add_adapter</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>

		<span class="cm">/* By default use a conservative clock rate */</span>
		<span class="n">bus</span><span class="o">-&gt;</span><span class="n">reg0</span> <span class="o">=</span> <span class="n">port</span> <span class="o">|</span> <span class="n">GMBUS_RATE_100KHZ</span><span class="p">;</span>

		<span class="cm">/* gmbus seems to be broken on i830 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_I830</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
			<span class="n">bus</span><span class="o">-&gt;</span><span class="n">force_bit</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

		<span class="n">intel_gpio_setup</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="n">port</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">intel_i2c_reset</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err:</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">--</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">intel_gmbus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gmbus</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="n">i2c_del_adapter</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="nf">intel_gmbus_get_adapter</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span>
					    <span class="kt">unsigned</span> <span class="n">port</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">WARN_ON</span><span class="p">(</span><span class="o">!</span><span class="n">intel_gmbus_is_port_valid</span><span class="p">(</span><span class="n">port</span><span class="p">));</span>
	<span class="cm">/* -1 to map pin pair to gmbus index */</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">intel_gmbus_is_port_valid</span><span class="p">(</span><span class="n">port</span><span class="p">))</span> <span class="o">?</span>
		<span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gmbus</span><span class="p">[</span><span class="n">port</span> <span class="o">-</span> <span class="mi">1</span><span class="p">].</span><span class="n">adapter</span> <span class="o">:</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">intel_gmbus_set_speed</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="kt">int</span> <span class="n">speed</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_gmbus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="n">to_intel_gmbus</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>

	<span class="n">bus</span><span class="o">-&gt;</span><span class="n">reg0</span> <span class="o">=</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">reg0</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x3</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">))</span> <span class="o">|</span> <span class="n">speed</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">intel_gmbus_force_bit</span><span class="p">(</span><span class="k">struct</span> <span class="n">i2c_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="n">bool</span> <span class="n">force_bit</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">intel_gmbus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="n">to_intel_gmbus</span><span class="p">(</span><span class="n">adapter</span><span class="p">);</span>

	<span class="n">bus</span><span class="o">-&gt;</span><span class="n">force_bit</span> <span class="o">=</span> <span class="n">force_bit</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">intel_teardown_gmbus</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_i915_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gmbus</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">GMBUS_NUM_PORTS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">intel_gmbus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gmbus</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="n">i2c_del_adapter</span><span class="p">(</span><span class="o">&amp;</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">adapter</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
