verilator -cc --exe -x-assign fast -Wall --assert --coverage-line -Wno-WIDTHEXPAND -Wno-BLKSEQ -Wno-VARHIDDEN -Wno-WIDTHTRUNC -Wno-UNUSEDSIGNAL -f input.vc top_module.v sim-main.cpp rfuzz-harness.cpp
- V e r i l a t i o n   R e p o r t: Verilator 5.032 2025-01-01 rev UNKNOWN.REV
- Verilator: Built from 0.000 MB sources in 0 modules, into 0.000 MB in 0 C++ files needing 0.000 MB
- Verilator: Walltime 0.001 s (elab=0.000, cvt=0.000, bld=0.000); cpu 0.001 s on 1 threads
cd obj_dir && make -f Vtop_module.mk
make[1]: Nothing to be done for `default'.
obj_dir/Vtop_module
input_vars:
top->reset = 0x0
At 8 clock cycle of 20, top->ena = 0x1, expected = 0x0
input_vars:
top->reset = 0x0
At 9 clock cycle of 20, top->ena = 0x0, expected = 0x1
input_vars:
top->reset = 0x0
At 18 clock cycle of 20, top->ena = 0x1, expected = 0x0
input_vars:
top->reset = 0x0
At 19 clock cycle of 20, top->ena = 0x0, expected = 0x1
Test failed,unpass = 4 for scenario NormalCounting
input_vars:
top->reset = 0x0
At 14 clock cycle of 15, top->ena = 0x1, expected = 0x0
Test failed,unpass = 1 for scenario ResetBehavior
input_vars:
top->reset = 0x0
At 8 clock cycle of 12, top->ena = 0x1, expected = 0x0
input_vars:
top->reset = 0x0
At 9 clock cycle of 12, top->ena = 0x0, expected = 0x1
Test failed,unpass = 2 for scenario DigitRollover
input_vars:
top->reset = 0x0
At 23 clock cycle of 25, top->ena = 0x1, expected = 0x0
input_vars:
top->reset = 0x0
At 24 clock cycle of 25, top->ena = 0x0, expected = 0x1
Test failed,unpass = 2 for scenario MultipleResets
input_vars:
top->reset = 0x0
At 8 clock cycle of 22, top->ena = 0x1, expected = 0x0
input_vars:
top->reset = 0x0
At 9 clock cycle of 22, top->ena = 0x0, expected = 0x1
Test failed,unpass = 2 for scenario RandomTest0
input_vars:
top->reset = 0x0
At 8 clock cycle of 25, top->ena = 0x1, expected = 0x0
input_vars:
top->reset = 0x0
At 9 clock cycle of 25, top->ena = 0x0, expected = 0x1
input_vars:
top->reset = 0x0
At 19 clock cycle of 25, top->ena = 0x1, expected = 0x0
input_vars:
top->reset = 0x0
At 20 clock cycle of 25, top->ena = 0x0, expected = 0x1
Test failed,unpass = 4 for scenario RandomTest1
input_vars:
top->reset = 0x0
At 14 clock cycle of 17, top->ena = 0x1, expected = 0x0
Test failed,unpass = 1 for scenario RandomTest2
input_vars:
top->reset = 0x0
At 8 clock cycle of 22, top->ena = 0x1, expected = 0x0
input_vars:
top->reset = 0x0
At 18 clock cycle of 22, top->ena = 0x1, expected = 0x0
Test failed,unpass = 2 for scenario RandomTest3
input_vars:
top->reset = 0x0
At 8 clock cycle of 27, top->ena = 0x1, expected = 0x0
input_vars:
top->reset = 0x0
At 9 clock cycle of 27, top->ena = 0x0, expected = 0x1
input_vars:
top->reset = 0x0
At 19 clock cycle of 27, top->ena = 0x1, expected = 0x0
input_vars:
top->reset = 0x0
At 20 clock cycle of 27, top->ena = 0x0, expected = 0x1
Test failed,unpass = 4 for scenario RandomTest4
input_vars:
top->reset = 0x0
At 12 clock cycle of 21, top->ena = 0x1, expected = 0x0
Test failed,unpass = 1 for scenario RandomTest5
input_vars:
top->reset = 0x0
At 8 clock cycle of 28, top->ena = 0x1, expected = 0x0
input_vars:
top->reset = 0x0
At 9 clock cycle of 28, top->ena = 0x0, expected = 0x1
input_vars:
top->reset = 0x0
At 26 clock cycle of 28, top->ena = 0x1, expected = 0x0
input_vars:
top->reset = 0x0
At 27 clock cycle of 28, top->ena = 0x0, expected = 0x1
Test failed,unpass = 4 for scenario RandomTest6
input_vars:
top->reset = 0x0
At 15 clock cycle of 18, top->ena = 0x1, expected = 0x0
input_vars:
top->reset = 0x0
At 16 clock cycle of 18, top->ena = 0x0, expected = 0x1
Test failed,unpass = 2 for scenario RandomTest7
input_vars:
top->reset = 0x0
At 15 clock cycle of 22, top->ena = 0x1, expected = 0x0
input_vars:
top->reset = 0x0
At 16 clock cycle of 22, top->ena = 0x0, expected = 0x1
Test failed,unpass = 2 for scenario RandomTest8
input_vars:
top->reset = 0x0
At 8 clock cycle of 26, top->ena = 0x1, expected = 0x0
Test failed,unpass = 1 for scenario RandomTest9
sim finished
Unpass: 1
make: *** [run] Error 1
