// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "02/06/2021 02:51:01"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module vga_test (
	clk,
	rgbOut,
	h_sync,
	v_sync,
	rst,
	data_b,
	addr_b,
	we_b,
	q_b);
input 	clk;
output 	[2:0] rgbOut;
output 	h_sync;
output 	v_sync;
input 	rst;
input 	[31:0] data_b;
input 	[11:0] addr_b;
input 	we_b;
output 	q_b;

// Design Ports Information
// rgbOut[0]	=>  Location: PIN_104,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgbOut[1]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rgbOut[2]	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
// h_sync	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: Default
// v_sync	=>  Location: PIN_103,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q_b	=>  Location: PIN_58,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[1]	=>  Location: PIN_80,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[2]	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[3]	=>  Location: PIN_44,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[4]	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[5]	=>  Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[6]	=>  Location: PIN_31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[7]	=>  Location: PIN_112,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[8]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[9]	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[10]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[11]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[12]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[13]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[14]	=>  Location: PIN_70,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[15]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[16]	=>  Location: PIN_2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[17]	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[18]	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[19]	=>  Location: PIN_144,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[20]	=>  Location: PIN_43,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[21]	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[22]	=>  Location: PIN_75,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[23]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[24]	=>  Location: PIN_33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[25]	=>  Location: PIN_89,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[26]	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[27]	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[28]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[29]	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[30]	=>  Location: PIN_51,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[31]	=>  Location: PIN_142,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_b[0]	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// we_b	=>  Location: PIN_64,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[0]	=>  Location: PIN_59,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[1]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[2]	=>  Location: PIN_71,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[3]	=>  Location: PIN_68,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[4]	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[5]	=>  Location: PIN_25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[6]	=>  Location: PIN_66,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[7]	=>  Location: PIN_54,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[8]	=>  Location: PIN_60,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[9]	=>  Location: PIN_72,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[10]	=>  Location: PIN_65,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_b[11]	=>  Location: PIN_55,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("vga_test_8_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \data_b[1]~input_o ;
wire \data_b[2]~input_o ;
wire \data_b[3]~input_o ;
wire \data_b[4]~input_o ;
wire \data_b[5]~input_o ;
wire \data_b[6]~input_o ;
wire \data_b[7]~input_o ;
wire \data_b[8]~input_o ;
wire \data_b[9]~input_o ;
wire \data_b[10]~input_o ;
wire \data_b[11]~input_o ;
wire \data_b[12]~input_o ;
wire \data_b[13]~input_o ;
wire \data_b[14]~input_o ;
wire \data_b[15]~input_o ;
wire \data_b[16]~input_o ;
wire \data_b[17]~input_o ;
wire \data_b[18]~input_o ;
wire \data_b[19]~input_o ;
wire \data_b[20]~input_o ;
wire \data_b[21]~input_o ;
wire \data_b[22]~input_o ;
wire \data_b[23]~input_o ;
wire \data_b[24]~input_o ;
wire \data_b[25]~input_o ;
wire \data_b[26]~input_o ;
wire \data_b[27]~input_o ;
wire \data_b[28]~input_o ;
wire \data_b[29]~input_o ;
wire \data_b[30]~input_o ;
wire \data_b[31]~input_o ;
wire \rgbOut[0]~output_o ;
wire \rgbOut[1]~output_o ;
wire \rgbOut[2]~output_o ;
wire \h_sync~output_o ;
wire \v_sync~output_o ;
wire \q_b~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \rst~input_o ;
wire \comb_4|vga_clk~0_combout ;
wire \comb_4|vga_clk~feeder_combout ;
wire \comb_4|vga_clk~q ;
wire \comb_4|vga_clk~clkctrl_outclk ;
wire \comb_4|comb_9|Add0~0_combout ;
wire \comb_4|comb_9|CounterX~2_combout ;
wire \comb_4|comb_9|Add0~1 ;
wire \comb_4|comb_9|Add0~2_combout ;
wire \comb_4|comb_9|Add0~3 ;
wire \comb_4|comb_9|Add0~4_combout ;
wire \comb_4|comb_9|Add0~5 ;
wire \comb_4|comb_9|Add0~6_combout ;
wire \comb_4|comb_9|Add0~7 ;
wire \comb_4|comb_9|Add0~8_combout ;
wire \comb_4|comb_9|Add0~9 ;
wire \comb_4|comb_9|Add0~10_combout ;
wire \comb_4|comb_9|CounterX~3_combout ;
wire \comb_4|comb_9|Add0~11 ;
wire \comb_4|comb_9|Add0~12_combout ;
wire \comb_4|comb_9|Add0~13 ;
wire \comb_4|comb_9|Add0~14_combout ;
wire \comb_4|comb_9|Equal0~1_combout ;
wire \comb_4|comb_9|Equal0~0_combout ;
wire \comb_4|comb_9|Add0~15 ;
wire \comb_4|comb_9|Add0~16_combout ;
wire \comb_4|comb_9|CounterX~0_combout ;
wire \comb_4|comb_9|Equal0~2_combout ;
wire \comb_4|comb_9|Add0~17 ;
wire \comb_4|comb_9|Add0~18_combout ;
wire \comb_4|comb_9|CounterX~1_combout ;
wire \comb_4|comb_9|vga_HS~0_combout ;
wire \comb_4|comb_9|vga_HS~1_combout ;
wire \comb_4|comb_9|vga_HS~q ;
wire \comb_4|comb_9|Add1~0_combout ;
wire \comb_4|comb_9|Add1~1 ;
wire \comb_4|comb_9|Add1~2_combout ;
wire \comb_4|comb_9|CounterY~0_combout ;
wire \comb_4|comb_9|Equal1~0_combout ;
wire \comb_4|comb_9|Equal1~1_combout ;
wire \comb_4|comb_9|Equal1~2_combout ;
wire \comb_4|comb_9|Add1~3 ;
wire \comb_4|comb_9|Add1~4_combout ;
wire \comb_4|comb_9|CounterY~2_combout ;
wire \comb_4|comb_9|Add1~5 ;
wire \comb_4|comb_9|Add1~6_combout ;
wire \comb_4|comb_9|CounterY~1_combout ;
wire \comb_4|comb_9|Add1~7 ;
wire \comb_4|comb_9|Add1~8_combout ;
wire \comb_4|comb_9|Add1~9 ;
wire \comb_4|comb_9|Add1~10_combout ;
wire \comb_4|comb_9|Add1~11 ;
wire \comb_4|comb_9|Add1~12_combout ;
wire \comb_4|comb_9|Add1~13 ;
wire \comb_4|comb_9|Add1~14_combout ;
wire \comb_4|comb_9|Add1~15 ;
wire \comb_4|comb_9|Add1~16_combout ;
wire \comb_4|comb_9|Add1~17 ;
wire \comb_4|comb_9|Add1~18_combout ;
wire \comb_4|comb_9|CounterY~3_combout ;
wire \comb_4|comb_9|vga_VS~0_combout ;
wire \comb_4|comb_9|vga_VS~1_combout ;
wire \comb_4|comb_9|vga_VS~2_combout ;
wire \comb_4|comb_9|vga_VS~q ;
wire \data_b[0]~input_o ;
wire \we_b~input_o ;
wire \addr_b[0]~input_o ;
wire \addr_b[1]~input_o ;
wire \addr_b[2]~input_o ;
wire \addr_b[3]~input_o ;
wire \addr_b[4]~input_o ;
wire \addr_b[5]~input_o ;
wire \addr_b[6]~input_o ;
wire \addr_b[7]~input_o ;
wire \addr_b[8]~input_o ;
wire \addr_b[9]~input_o ;
wire \addr_b[10]~input_o ;
wire \addr_b[11]~input_o ;
wire \comb_22|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \comb_22|ram~0_combout ;
wire [0:32] \comb_22|ram_rtl_0_bypass ;
wire [9:0] \comb_4|comb_9|CounterY ;
wire [9:0] \comb_4|comb_9|CounterX ;

wire [1:0] \comb_22|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \comb_22|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \comb_22|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X34_Y18_N2
cycloneive_io_obuf \rgbOut[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rgbOut[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \rgbOut[0]~output .bus_hold = "false";
defparam \rgbOut[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \rgbOut[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rgbOut[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \rgbOut[1]~output .bus_hold = "false";
defparam \rgbOut[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \rgbOut[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\rgbOut[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \rgbOut[2]~output .bus_hold = "false";
defparam \rgbOut[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N23
cycloneive_io_obuf \h_sync~output (
	.i(!\comb_4|comb_9|vga_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\h_sync~output_o ),
	.obar());
// synopsys translate_off
defparam \h_sync~output .bus_hold = "false";
defparam \h_sync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y18_N16
cycloneive_io_obuf \v_sync~output (
	.i(!\comb_4|comb_9|vga_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\v_sync~output_o ),
	.obar());
// synopsys translate_off
defparam \v_sync~output .bus_hold = "false";
defparam \v_sync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N9
cycloneive_io_obuf \q_b~output (
	.i(\comb_22|ram~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q_b~output_o ),
	.obar());
// synopsys translate_off
defparam \q_b~output .bus_hold = "false";
defparam \q_b~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N22
cycloneive_lcell_comb \comb_4|vga_clk~0 (
// Equation(s):
// \comb_4|vga_clk~0_combout  = (!\comb_4|vga_clk~q  & \rst~input_o )

	.dataa(\comb_4|vga_clk~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\comb_4|vga_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|vga_clk~0 .lut_mask = 16'h5500;
defparam \comb_4|vga_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y11_N20
cycloneive_lcell_comb \comb_4|vga_clk~feeder (
// Equation(s):
// \comb_4|vga_clk~feeder_combout  = \comb_4|vga_clk~0_combout 

	.dataa(\comb_4|vga_clk~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_4|vga_clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|vga_clk~feeder .lut_mask = 16'hAAAA;
defparam \comb_4|vga_clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y11_N21
dffeas \comb_4|vga_clk (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\comb_4|vga_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|vga_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|vga_clk .is_wysiwyg = "true";
defparam \comb_4|vga_clk .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \comb_4|vga_clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\comb_4|vga_clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\comb_4|vga_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \comb_4|vga_clk~clkctrl .clock_type = "global clock";
defparam \comb_4|vga_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneive_lcell_comb \comb_4|comb_9|Add0~0 (
// Equation(s):
// \comb_4|comb_9|Add0~0_combout  = \comb_4|comb_9|CounterX [0] $ (VCC)
// \comb_4|comb_9|Add0~1  = CARRY(\comb_4|comb_9|CounterX [0])

	.dataa(gnd),
	.datab(\comb_4|comb_9|CounterX [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_4|comb_9|Add0~0_combout ),
	.cout(\comb_4|comb_9|Add0~1 ));
// synopsys translate_off
defparam \comb_4|comb_9|Add0~0 .lut_mask = 16'h33CC;
defparam \comb_4|comb_9|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneive_lcell_comb \comb_4|comb_9|CounterX~2 (
// Equation(s):
// \comb_4|comb_9|CounterX~2_combout  = (!\comb_4|comb_9|Equal0~2_combout  & \comb_4|comb_9|Add0~0_combout )

	.dataa(\comb_4|comb_9|Equal0~2_combout ),
	.datab(gnd),
	.datac(\comb_4|comb_9|Add0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_4|comb_9|CounterX~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_9|CounterX~2 .lut_mask = 16'h5050;
defparam \comb_4|comb_9|CounterX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N29
dffeas \comb_4|comb_9|CounterX[0] (
	.clk(\comb_4|vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_9|CounterX~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_9|CounterX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_9|CounterX[0] .is_wysiwyg = "true";
defparam \comb_4|comb_9|CounterX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneive_lcell_comb \comb_4|comb_9|Add0~2 (
// Equation(s):
// \comb_4|comb_9|Add0~2_combout  = (\comb_4|comb_9|CounterX [1] & (!\comb_4|comb_9|Add0~1 )) # (!\comb_4|comb_9|CounterX [1] & ((\comb_4|comb_9|Add0~1 ) # (GND)))
// \comb_4|comb_9|Add0~3  = CARRY((!\comb_4|comb_9|Add0~1 ) # (!\comb_4|comb_9|CounterX [1]))

	.dataa(\comb_4|comb_9|CounterX [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_9|Add0~1 ),
	.combout(\comb_4|comb_9|Add0~2_combout ),
	.cout(\comb_4|comb_9|Add0~3 ));
// synopsys translate_off
defparam \comb_4|comb_9|Add0~2 .lut_mask = 16'h5A5F;
defparam \comb_4|comb_9|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N7
dffeas \comb_4|comb_9|CounterX[1] (
	.clk(\comb_4|vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_9|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_9|CounterX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_9|CounterX[1] .is_wysiwyg = "true";
defparam \comb_4|comb_9|CounterX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneive_lcell_comb \comb_4|comb_9|Add0~4 (
// Equation(s):
// \comb_4|comb_9|Add0~4_combout  = (\comb_4|comb_9|CounterX [2] & (\comb_4|comb_9|Add0~3  $ (GND))) # (!\comb_4|comb_9|CounterX [2] & (!\comb_4|comb_9|Add0~3  & VCC))
// \comb_4|comb_9|Add0~5  = CARRY((\comb_4|comb_9|CounterX [2] & !\comb_4|comb_9|Add0~3 ))

	.dataa(gnd),
	.datab(\comb_4|comb_9|CounterX [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_9|Add0~3 ),
	.combout(\comb_4|comb_9|Add0~4_combout ),
	.cout(\comb_4|comb_9|Add0~5 ));
// synopsys translate_off
defparam \comb_4|comb_9|Add0~4 .lut_mask = 16'hC30C;
defparam \comb_4|comb_9|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N9
dffeas \comb_4|comb_9|CounterX[2] (
	.clk(\comb_4|vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_9|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_9|CounterX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_9|CounterX[2] .is_wysiwyg = "true";
defparam \comb_4|comb_9|CounterX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneive_lcell_comb \comb_4|comb_9|Add0~6 (
// Equation(s):
// \comb_4|comb_9|Add0~6_combout  = (\comb_4|comb_9|CounterX [3] & (!\comb_4|comb_9|Add0~5 )) # (!\comb_4|comb_9|CounterX [3] & ((\comb_4|comb_9|Add0~5 ) # (GND)))
// \comb_4|comb_9|Add0~7  = CARRY((!\comb_4|comb_9|Add0~5 ) # (!\comb_4|comb_9|CounterX [3]))

	.dataa(\comb_4|comb_9|CounterX [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_9|Add0~5 ),
	.combout(\comb_4|comb_9|Add0~6_combout ),
	.cout(\comb_4|comb_9|Add0~7 ));
// synopsys translate_off
defparam \comb_4|comb_9|Add0~6 .lut_mask = 16'h5A5F;
defparam \comb_4|comb_9|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N11
dffeas \comb_4|comb_9|CounterX[3] (
	.clk(\comb_4|vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_9|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_9|CounterX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_9|CounterX[3] .is_wysiwyg = "true";
defparam \comb_4|comb_9|CounterX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneive_lcell_comb \comb_4|comb_9|Add0~8 (
// Equation(s):
// \comb_4|comb_9|Add0~8_combout  = (\comb_4|comb_9|CounterX [4] & (\comb_4|comb_9|Add0~7  $ (GND))) # (!\comb_4|comb_9|CounterX [4] & (!\comb_4|comb_9|Add0~7  & VCC))
// \comb_4|comb_9|Add0~9  = CARRY((\comb_4|comb_9|CounterX [4] & !\comb_4|comb_9|Add0~7 ))

	.dataa(\comb_4|comb_9|CounterX [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_9|Add0~7 ),
	.combout(\comb_4|comb_9|Add0~8_combout ),
	.cout(\comb_4|comb_9|Add0~9 ));
// synopsys translate_off
defparam \comb_4|comb_9|Add0~8 .lut_mask = 16'hA50A;
defparam \comb_4|comb_9|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N13
dffeas \comb_4|comb_9|CounterX[4] (
	.clk(\comb_4|vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_9|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_9|CounterX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_9|CounterX[4] .is_wysiwyg = "true";
defparam \comb_4|comb_9|CounterX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneive_lcell_comb \comb_4|comb_9|Add0~10 (
// Equation(s):
// \comb_4|comb_9|Add0~10_combout  = (\comb_4|comb_9|CounterX [5] & (!\comb_4|comb_9|Add0~9 )) # (!\comb_4|comb_9|CounterX [5] & ((\comb_4|comb_9|Add0~9 ) # (GND)))
// \comb_4|comb_9|Add0~11  = CARRY((!\comb_4|comb_9|Add0~9 ) # (!\comb_4|comb_9|CounterX [5]))

	.dataa(gnd),
	.datab(\comb_4|comb_9|CounterX [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_9|Add0~9 ),
	.combout(\comb_4|comb_9|Add0~10_combout ),
	.cout(\comb_4|comb_9|Add0~11 ));
// synopsys translate_off
defparam \comb_4|comb_9|Add0~10 .lut_mask = 16'h3C3F;
defparam \comb_4|comb_9|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneive_lcell_comb \comb_4|comb_9|CounterX~3 (
// Equation(s):
// \comb_4|comb_9|CounterX~3_combout  = (!\comb_4|comb_9|Equal0~2_combout  & \comb_4|comb_9|Add0~10_combout )

	.dataa(\comb_4|comb_9|Equal0~2_combout ),
	.datab(gnd),
	.datac(\comb_4|comb_9|Add0~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_4|comb_9|CounterX~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_9|CounterX~3 .lut_mask = 16'h5050;
defparam \comb_4|comb_9|CounterX~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N25
dffeas \comb_4|comb_9|CounterX[5] (
	.clk(\comb_4|vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_9|CounterX~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_9|CounterX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_9|CounterX[5] .is_wysiwyg = "true";
defparam \comb_4|comb_9|CounterX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneive_lcell_comb \comb_4|comb_9|Add0~12 (
// Equation(s):
// \comb_4|comb_9|Add0~12_combout  = (\comb_4|comb_9|CounterX [6] & (\comb_4|comb_9|Add0~11  $ (GND))) # (!\comb_4|comb_9|CounterX [6] & (!\comb_4|comb_9|Add0~11  & VCC))
// \comb_4|comb_9|Add0~13  = CARRY((\comb_4|comb_9|CounterX [6] & !\comb_4|comb_9|Add0~11 ))

	.dataa(gnd),
	.datab(\comb_4|comb_9|CounterX [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_9|Add0~11 ),
	.combout(\comb_4|comb_9|Add0~12_combout ),
	.cout(\comb_4|comb_9|Add0~13 ));
// synopsys translate_off
defparam \comb_4|comb_9|Add0~12 .lut_mask = 16'hC30C;
defparam \comb_4|comb_9|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N17
dffeas \comb_4|comb_9|CounterX[6] (
	.clk(\comb_4|vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_9|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_9|CounterX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_9|CounterX[6] .is_wysiwyg = "true";
defparam \comb_4|comb_9|CounterX[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneive_lcell_comb \comb_4|comb_9|Add0~14 (
// Equation(s):
// \comb_4|comb_9|Add0~14_combout  = (\comb_4|comb_9|CounterX [7] & (!\comb_4|comb_9|Add0~13 )) # (!\comb_4|comb_9|CounterX [7] & ((\comb_4|comb_9|Add0~13 ) # (GND)))
// \comb_4|comb_9|Add0~15  = CARRY((!\comb_4|comb_9|Add0~13 ) # (!\comb_4|comb_9|CounterX [7]))

	.dataa(gnd),
	.datab(\comb_4|comb_9|CounterX [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_9|Add0~13 ),
	.combout(\comb_4|comb_9|Add0~14_combout ),
	.cout(\comb_4|comb_9|Add0~15 ));
// synopsys translate_off
defparam \comb_4|comb_9|Add0~14 .lut_mask = 16'h3C3F;
defparam \comb_4|comb_9|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N19
dffeas \comb_4|comb_9|CounterX[7] (
	.clk(\comb_4|vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_9|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_9|CounterX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_9|CounterX[7] .is_wysiwyg = "true";
defparam \comb_4|comb_9|CounterX[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N0
cycloneive_lcell_comb \comb_4|comb_9|Equal0~1 (
// Equation(s):
// \comb_4|comb_9|Equal0~1_combout  = (!\comb_4|comb_9|CounterX [4] & (!\comb_4|comb_9|CounterX [6] & (\comb_4|comb_9|CounterX [5] & !\comb_4|comb_9|CounterX [7])))

	.dataa(\comb_4|comb_9|CounterX [4]),
	.datab(\comb_4|comb_9|CounterX [6]),
	.datac(\comb_4|comb_9|CounterX [5]),
	.datad(\comb_4|comb_9|CounterX [7]),
	.cin(gnd),
	.combout(\comb_4|comb_9|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_9|Equal0~1 .lut_mask = 16'h0010;
defparam \comb_4|comb_9|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneive_lcell_comb \comb_4|comb_9|Equal0~0 (
// Equation(s):
// \comb_4|comb_9|Equal0~0_combout  = (!\comb_4|comb_9|CounterX [1] & (!\comb_4|comb_9|CounterX [0] & (!\comb_4|comb_9|CounterX [2] & !\comb_4|comb_9|CounterX [3])))

	.dataa(\comb_4|comb_9|CounterX [1]),
	.datab(\comb_4|comb_9|CounterX [0]),
	.datac(\comb_4|comb_9|CounterX [2]),
	.datad(\comb_4|comb_9|CounterX [3]),
	.cin(gnd),
	.combout(\comb_4|comb_9|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_9|Equal0~0 .lut_mask = 16'h0001;
defparam \comb_4|comb_9|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneive_lcell_comb \comb_4|comb_9|Add0~16 (
// Equation(s):
// \comb_4|comb_9|Add0~16_combout  = (\comb_4|comb_9|CounterX [8] & (\comb_4|comb_9|Add0~15  $ (GND))) # (!\comb_4|comb_9|CounterX [8] & (!\comb_4|comb_9|Add0~15  & VCC))
// \comb_4|comb_9|Add0~17  = CARRY((\comb_4|comb_9|CounterX [8] & !\comb_4|comb_9|Add0~15 ))

	.dataa(\comb_4|comb_9|CounterX [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_9|Add0~15 ),
	.combout(\comb_4|comb_9|Add0~16_combout ),
	.cout(\comb_4|comb_9|Add0~17 ));
// synopsys translate_off
defparam \comb_4|comb_9|Add0~16 .lut_mask = 16'hA50A;
defparam \comb_4|comb_9|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N4
cycloneive_lcell_comb \comb_4|comb_9|CounterX~0 (
// Equation(s):
// \comb_4|comb_9|CounterX~0_combout  = (!\comb_4|comb_9|Equal0~2_combout  & \comb_4|comb_9|Add0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_4|comb_9|Equal0~2_combout ),
	.datad(\comb_4|comb_9|Add0~16_combout ),
	.cin(gnd),
	.combout(\comb_4|comb_9|CounterX~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_9|CounterX~0 .lut_mask = 16'h0F00;
defparam \comb_4|comb_9|CounterX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N5
dffeas \comb_4|comb_9|CounterX[8] (
	.clk(\comb_4|vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_9|CounterX~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_9|CounterX [8]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_9|CounterX[8] .is_wysiwyg = "true";
defparam \comb_4|comb_9|CounterX[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneive_lcell_comb \comb_4|comb_9|Equal0~2 (
// Equation(s):
// \comb_4|comb_9|Equal0~2_combout  = (\comb_4|comb_9|CounterX [9] & (\comb_4|comb_9|Equal0~1_combout  & (\comb_4|comb_9|Equal0~0_combout  & \comb_4|comb_9|CounterX [8])))

	.dataa(\comb_4|comb_9|CounterX [9]),
	.datab(\comb_4|comb_9|Equal0~1_combout ),
	.datac(\comb_4|comb_9|Equal0~0_combout ),
	.datad(\comb_4|comb_9|CounterX [8]),
	.cin(gnd),
	.combout(\comb_4|comb_9|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_9|Equal0~2 .lut_mask = 16'h8000;
defparam \comb_4|comb_9|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneive_lcell_comb \comb_4|comb_9|Add0~18 (
// Equation(s):
// \comb_4|comb_9|Add0~18_combout  = \comb_4|comb_9|Add0~17  $ (\comb_4|comb_9|CounterX [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_4|comb_9|CounterX [9]),
	.cin(\comb_4|comb_9|Add0~17 ),
	.combout(\comb_4|comb_9|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_9|Add0~18 .lut_mask = 16'h0FF0;
defparam \comb_4|comb_9|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N6
cycloneive_lcell_comb \comb_4|comb_9|CounterX~1 (
// Equation(s):
// \comb_4|comb_9|CounterX~1_combout  = (!\comb_4|comb_9|Equal0~2_combout  & \comb_4|comb_9|Add0~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_4|comb_9|Equal0~2_combout ),
	.datad(\comb_4|comb_9|Add0~18_combout ),
	.cin(gnd),
	.combout(\comb_4|comb_9|CounterX~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_9|CounterX~1 .lut_mask = 16'h0F00;
defparam \comb_4|comb_9|CounterX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N7
dffeas \comb_4|comb_9|CounterX[9] (
	.clk(\comb_4|vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_9|CounterX~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_9|CounterX [9]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_9|CounterX[9] .is_wysiwyg = "true";
defparam \comb_4|comb_9|CounterX[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N12
cycloneive_lcell_comb \comb_4|comb_9|vga_HS~0 (
// Equation(s):
// \comb_4|comb_9|vga_HS~0_combout  = (\comb_4|comb_9|CounterX [5] & (((!\comb_4|comb_9|CounterX [6])) # (!\comb_4|comb_9|CounterX [4]))) # (!\comb_4|comb_9|CounterX [5] & ((\comb_4|comb_9|CounterX [6]) # ((\comb_4|comb_9|CounterX [4] & 
// !\comb_4|comb_9|Equal0~0_combout ))))

	.dataa(\comb_4|comb_9|CounterX [4]),
	.datab(\comb_4|comb_9|CounterX [5]),
	.datac(\comb_4|comb_9|CounterX [6]),
	.datad(\comb_4|comb_9|Equal0~0_combout ),
	.cin(gnd),
	.combout(\comb_4|comb_9|vga_HS~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_9|vga_HS~0 .lut_mask = 16'h7C7E;
defparam \comb_4|comb_9|vga_HS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N0
cycloneive_lcell_comb \comb_4|comb_9|vga_HS~1 (
// Equation(s):
// \comb_4|comb_9|vga_HS~1_combout  = (\comb_4|comb_9|CounterX [9] & (\comb_4|comb_9|CounterX [7] & (!\comb_4|comb_9|CounterX [8] & \comb_4|comb_9|vga_HS~0_combout )))

	.dataa(\comb_4|comb_9|CounterX [9]),
	.datab(\comb_4|comb_9|CounterX [7]),
	.datac(\comb_4|comb_9|CounterX [8]),
	.datad(\comb_4|comb_9|vga_HS~0_combout ),
	.cin(gnd),
	.combout(\comb_4|comb_9|vga_HS~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_9|vga_HS~1 .lut_mask = 16'h0800;
defparam \comb_4|comb_9|vga_HS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N1
dffeas \comb_4|comb_9|vga_HS (
	.clk(\comb_4|vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_9|vga_HS~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_9|vga_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_9|vga_HS .is_wysiwyg = "true";
defparam \comb_4|comb_9|vga_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneive_lcell_comb \comb_4|comb_9|Add1~0 (
// Equation(s):
// \comb_4|comb_9|Add1~0_combout  = \comb_4|comb_9|CounterY [0] $ (VCC)
// \comb_4|comb_9|Add1~1  = CARRY(\comb_4|comb_9|CounterY [0])

	.dataa(gnd),
	.datab(\comb_4|comb_9|CounterY [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_4|comb_9|Add1~0_combout ),
	.cout(\comb_4|comb_9|Add1~1 ));
// synopsys translate_off
defparam \comb_4|comb_9|Add1~0 .lut_mask = 16'h33CC;
defparam \comb_4|comb_9|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N9
dffeas \comb_4|comb_9|CounterY[0] (
	.clk(\comb_4|vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_9|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|comb_9|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_9|CounterY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_9|CounterY[0] .is_wysiwyg = "true";
defparam \comb_4|comb_9|CounterY[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneive_lcell_comb \comb_4|comb_9|Add1~2 (
// Equation(s):
// \comb_4|comb_9|Add1~2_combout  = (\comb_4|comb_9|CounterY [1] & (!\comb_4|comb_9|Add1~1 )) # (!\comb_4|comb_9|CounterY [1] & ((\comb_4|comb_9|Add1~1 ) # (GND)))
// \comb_4|comb_9|Add1~3  = CARRY((!\comb_4|comb_9|Add1~1 ) # (!\comb_4|comb_9|CounterY [1]))

	.dataa(\comb_4|comb_9|CounterY [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_9|Add1~1 ),
	.combout(\comb_4|comb_9|Add1~2_combout ),
	.cout(\comb_4|comb_9|Add1~3 ));
// synopsys translate_off
defparam \comb_4|comb_9|Add1~2 .lut_mask = 16'h5A5F;
defparam \comb_4|comb_9|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N2
cycloneive_lcell_comb \comb_4|comb_9|CounterY~0 (
// Equation(s):
// \comb_4|comb_9|CounterY~0_combout  = (!\comb_4|comb_9|Equal1~2_combout  & \comb_4|comb_9|Add1~2_combout )

	.dataa(\comb_4|comb_9|Equal1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_4|comb_9|Add1~2_combout ),
	.cin(gnd),
	.combout(\comb_4|comb_9|CounterY~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_9|CounterY~0 .lut_mask = 16'h5500;
defparam \comb_4|comb_9|CounterY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N3
dffeas \comb_4|comb_9|CounterY[1] (
	.clk(\comb_4|vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_9|CounterY~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|comb_9|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_9|CounterY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_9|CounterY[1] .is_wysiwyg = "true";
defparam \comb_4|comb_9|CounterY[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneive_lcell_comb \comb_4|comb_9|Equal1~0 (
// Equation(s):
// \comb_4|comb_9|Equal1~0_combout  = (!\comb_4|comb_9|CounterY [1] & (\comb_4|comb_9|CounterY [3] & (\comb_4|comb_9|CounterY [0] & !\comb_4|comb_9|CounterY [4])))

	.dataa(\comb_4|comb_9|CounterY [1]),
	.datab(\comb_4|comb_9|CounterY [3]),
	.datac(\comb_4|comb_9|CounterY [0]),
	.datad(\comb_4|comb_9|CounterY [4]),
	.cin(gnd),
	.combout(\comb_4|comb_9|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_9|Equal1~0 .lut_mask = 16'h0040;
defparam \comb_4|comb_9|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneive_lcell_comb \comb_4|comb_9|Equal1~1 (
// Equation(s):
// \comb_4|comb_9|Equal1~1_combout  = (\comb_4|comb_9|CounterY [2] & (!\comb_4|comb_9|CounterY [6] & (!\comb_4|comb_9|CounterY [7] & !\comb_4|comb_9|CounterY [5])))

	.dataa(\comb_4|comb_9|CounterY [2]),
	.datab(\comb_4|comb_9|CounterY [6]),
	.datac(\comb_4|comb_9|CounterY [7]),
	.datad(\comb_4|comb_9|CounterY [5]),
	.cin(gnd),
	.combout(\comb_4|comb_9|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_9|Equal1~1 .lut_mask = 16'h0002;
defparam \comb_4|comb_9|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneive_lcell_comb \comb_4|comb_9|Equal1~2 (
// Equation(s):
// \comb_4|comb_9|Equal1~2_combout  = (\comb_4|comb_9|Equal1~0_combout  & (!\comb_4|comb_9|CounterY [8] & (\comb_4|comb_9|Equal1~1_combout  & \comb_4|comb_9|CounterY [9])))

	.dataa(\comb_4|comb_9|Equal1~0_combout ),
	.datab(\comb_4|comb_9|CounterY [8]),
	.datac(\comb_4|comb_9|Equal1~1_combout ),
	.datad(\comb_4|comb_9|CounterY [9]),
	.cin(gnd),
	.combout(\comb_4|comb_9|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_9|Equal1~2 .lut_mask = 16'h2000;
defparam \comb_4|comb_9|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneive_lcell_comb \comb_4|comb_9|Add1~4 (
// Equation(s):
// \comb_4|comb_9|Add1~4_combout  = (\comb_4|comb_9|CounterY [2] & (\comb_4|comb_9|Add1~3  $ (GND))) # (!\comb_4|comb_9|CounterY [2] & (!\comb_4|comb_9|Add1~3  & VCC))
// \comb_4|comb_9|Add1~5  = CARRY((\comb_4|comb_9|CounterY [2] & !\comb_4|comb_9|Add1~3 ))

	.dataa(\comb_4|comb_9|CounterY [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_9|Add1~3 ),
	.combout(\comb_4|comb_9|Add1~4_combout ),
	.cout(\comb_4|comb_9|Add1~5 ));
// synopsys translate_off
defparam \comb_4|comb_9|Add1~4 .lut_mask = 16'hA50A;
defparam \comb_4|comb_9|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneive_lcell_comb \comb_4|comb_9|CounterY~2 (
// Equation(s):
// \comb_4|comb_9|CounterY~2_combout  = (!\comb_4|comb_9|Equal1~2_combout  & \comb_4|comb_9|Add1~4_combout )

	.dataa(gnd),
	.datab(\comb_4|comb_9|Equal1~2_combout ),
	.datac(gnd),
	.datad(\comb_4|comb_9|Add1~4_combout ),
	.cin(gnd),
	.combout(\comb_4|comb_9|CounterY~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_9|CounterY~2 .lut_mask = 16'h3300;
defparam \comb_4|comb_9|CounterY~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N7
dffeas \comb_4|comb_9|CounterY[2] (
	.clk(\comb_4|vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_9|CounterY~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|comb_9|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_9|CounterY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_9|CounterY[2] .is_wysiwyg = "true";
defparam \comb_4|comb_9|CounterY[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneive_lcell_comb \comb_4|comb_9|Add1~6 (
// Equation(s):
// \comb_4|comb_9|Add1~6_combout  = (\comb_4|comb_9|CounterY [3] & (!\comb_4|comb_9|Add1~5 )) # (!\comb_4|comb_9|CounterY [3] & ((\comb_4|comb_9|Add1~5 ) # (GND)))
// \comb_4|comb_9|Add1~7  = CARRY((!\comb_4|comb_9|Add1~5 ) # (!\comb_4|comb_9|CounterY [3]))

	.dataa(gnd),
	.datab(\comb_4|comb_9|CounterY [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_9|Add1~5 ),
	.combout(\comb_4|comb_9|Add1~6_combout ),
	.cout(\comb_4|comb_9|Add1~7 ));
// synopsys translate_off
defparam \comb_4|comb_9|Add1~6 .lut_mask = 16'h3C3F;
defparam \comb_4|comb_9|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneive_lcell_comb \comb_4|comb_9|CounterY~1 (
// Equation(s):
// \comb_4|comb_9|CounterY~1_combout  = (\comb_4|comb_9|Add1~6_combout  & !\comb_4|comb_9|Equal1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_4|comb_9|Add1~6_combout ),
	.datad(\comb_4|comb_9|Equal1~2_combout ),
	.cin(gnd),
	.combout(\comb_4|comb_9|CounterY~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_9|CounterY~1 .lut_mask = 16'h00F0;
defparam \comb_4|comb_9|CounterY~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N1
dffeas \comb_4|comb_9|CounterY[3] (
	.clk(\comb_4|vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_9|CounterY~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|comb_9|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_9|CounterY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_9|CounterY[3] .is_wysiwyg = "true";
defparam \comb_4|comb_9|CounterY[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \comb_4|comb_9|Add1~8 (
// Equation(s):
// \comb_4|comb_9|Add1~8_combout  = (\comb_4|comb_9|CounterY [4] & (\comb_4|comb_9|Add1~7  $ (GND))) # (!\comb_4|comb_9|CounterY [4] & (!\comb_4|comb_9|Add1~7  & VCC))
// \comb_4|comb_9|Add1~9  = CARRY((\comb_4|comb_9|CounterY [4] & !\comb_4|comb_9|Add1~7 ))

	.dataa(gnd),
	.datab(\comb_4|comb_9|CounterY [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_9|Add1~7 ),
	.combout(\comb_4|comb_9|Add1~8_combout ),
	.cout(\comb_4|comb_9|Add1~9 ));
// synopsys translate_off
defparam \comb_4|comb_9|Add1~8 .lut_mask = 16'hC30C;
defparam \comb_4|comb_9|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N17
dffeas \comb_4|comb_9|CounterY[4] (
	.clk(\comb_4|vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_9|Add1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|comb_9|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_9|CounterY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_9|CounterY[4] .is_wysiwyg = "true";
defparam \comb_4|comb_9|CounterY[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneive_lcell_comb \comb_4|comb_9|Add1~10 (
// Equation(s):
// \comb_4|comb_9|Add1~10_combout  = (\comb_4|comb_9|CounterY [5] & (!\comb_4|comb_9|Add1~9 )) # (!\comb_4|comb_9|CounterY [5] & ((\comb_4|comb_9|Add1~9 ) # (GND)))
// \comb_4|comb_9|Add1~11  = CARRY((!\comb_4|comb_9|Add1~9 ) # (!\comb_4|comb_9|CounterY [5]))

	.dataa(gnd),
	.datab(\comb_4|comb_9|CounterY [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_9|Add1~9 ),
	.combout(\comb_4|comb_9|Add1~10_combout ),
	.cout(\comb_4|comb_9|Add1~11 ));
// synopsys translate_off
defparam \comb_4|comb_9|Add1~10 .lut_mask = 16'h3C3F;
defparam \comb_4|comb_9|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N19
dffeas \comb_4|comb_9|CounterY[5] (
	.clk(\comb_4|vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_9|Add1~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|comb_9|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_9|CounterY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_9|CounterY[5] .is_wysiwyg = "true";
defparam \comb_4|comb_9|CounterY[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \comb_4|comb_9|Add1~12 (
// Equation(s):
// \comb_4|comb_9|Add1~12_combout  = (\comb_4|comb_9|CounterY [6] & (\comb_4|comb_9|Add1~11  $ (GND))) # (!\comb_4|comb_9|CounterY [6] & (!\comb_4|comb_9|Add1~11  & VCC))
// \comb_4|comb_9|Add1~13  = CARRY((\comb_4|comb_9|CounterY [6] & !\comb_4|comb_9|Add1~11 ))

	.dataa(gnd),
	.datab(\comb_4|comb_9|CounterY [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_9|Add1~11 ),
	.combout(\comb_4|comb_9|Add1~12_combout ),
	.cout(\comb_4|comb_9|Add1~13 ));
// synopsys translate_off
defparam \comb_4|comb_9|Add1~12 .lut_mask = 16'hC30C;
defparam \comb_4|comb_9|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N21
dffeas \comb_4|comb_9|CounterY[6] (
	.clk(\comb_4|vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_9|Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|comb_9|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_9|CounterY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_9|CounterY[6] .is_wysiwyg = "true";
defparam \comb_4|comb_9|CounterY[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneive_lcell_comb \comb_4|comb_9|Add1~14 (
// Equation(s):
// \comb_4|comb_9|Add1~14_combout  = (\comb_4|comb_9|CounterY [7] & (!\comb_4|comb_9|Add1~13 )) # (!\comb_4|comb_9|CounterY [7] & ((\comb_4|comb_9|Add1~13 ) # (GND)))
// \comb_4|comb_9|Add1~15  = CARRY((!\comb_4|comb_9|Add1~13 ) # (!\comb_4|comb_9|CounterY [7]))

	.dataa(\comb_4|comb_9|CounterY [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_9|Add1~13 ),
	.combout(\comb_4|comb_9|Add1~14_combout ),
	.cout(\comb_4|comb_9|Add1~15 ));
// synopsys translate_off
defparam \comb_4|comb_9|Add1~14 .lut_mask = 16'h5A5F;
defparam \comb_4|comb_9|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N23
dffeas \comb_4|comb_9|CounterY[7] (
	.clk(\comb_4|vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_9|Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|comb_9|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_9|CounterY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_9|CounterY[7] .is_wysiwyg = "true";
defparam \comb_4|comb_9|CounterY[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \comb_4|comb_9|Add1~16 (
// Equation(s):
// \comb_4|comb_9|Add1~16_combout  = (\comb_4|comb_9|CounterY [8] & (\comb_4|comb_9|Add1~15  $ (GND))) # (!\comb_4|comb_9|CounterY [8] & (!\comb_4|comb_9|Add1~15  & VCC))
// \comb_4|comb_9|Add1~17  = CARRY((\comb_4|comb_9|CounterY [8] & !\comb_4|comb_9|Add1~15 ))

	.dataa(gnd),
	.datab(\comb_4|comb_9|CounterY [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\comb_4|comb_9|Add1~15 ),
	.combout(\comb_4|comb_9|Add1~16_combout ),
	.cout(\comb_4|comb_9|Add1~17 ));
// synopsys translate_off
defparam \comb_4|comb_9|Add1~16 .lut_mask = 16'hC30C;
defparam \comb_4|comb_9|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \comb_4|comb_9|CounterY[8] (
	.clk(\comb_4|vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_9|Add1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|comb_9|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_9|CounterY [8]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_9|CounterY[8] .is_wysiwyg = "true";
defparam \comb_4|comb_9|CounterY[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneive_lcell_comb \comb_4|comb_9|Add1~18 (
// Equation(s):
// \comb_4|comb_9|Add1~18_combout  = \comb_4|comb_9|Add1~17  $ (\comb_4|comb_9|CounterY [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_4|comb_9|CounterY [9]),
	.cin(\comb_4|comb_9|Add1~17 ),
	.combout(\comb_4|comb_9|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_9|Add1~18 .lut_mask = 16'h0FF0;
defparam \comb_4|comb_9|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \comb_4|comb_9|CounterY~3 (
// Equation(s):
// \comb_4|comb_9|CounterY~3_combout  = (\comb_4|comb_9|Add1~18_combout  & !\comb_4|comb_9|Equal1~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\comb_4|comb_9|Add1~18_combout ),
	.datad(\comb_4|comb_9|Equal1~2_combout ),
	.cin(gnd),
	.combout(\comb_4|comb_9|CounterY~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_9|CounterY~3 .lut_mask = 16'h00F0;
defparam \comb_4|comb_9|CounterY~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N29
dffeas \comb_4|comb_9|CounterY[9] (
	.clk(\comb_4|vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_9|CounterY~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|comb_9|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_9|CounterY [9]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_9|CounterY[9] .is_wysiwyg = "true";
defparam \comb_4|comb_9|CounterY[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \comb_4|comb_9|vga_VS~0 (
// Equation(s):
// \comb_4|comb_9|vga_VS~0_combout  = (((\comb_4|comb_9|CounterY [4]) # (!\comb_4|comb_9|CounterY [0])) # (!\comb_4|comb_9|CounterY [3])) # (!\comb_4|comb_9|CounterY [1])

	.dataa(\comb_4|comb_9|CounterY [1]),
	.datab(\comb_4|comb_9|CounterY [3]),
	.datac(\comb_4|comb_9|CounterY [0]),
	.datad(\comb_4|comb_9|CounterY [4]),
	.cin(gnd),
	.combout(\comb_4|comb_9|vga_VS~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_9|vga_VS~0 .lut_mask = 16'hFF7F;
defparam \comb_4|comb_9|vga_VS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \comb_4|comb_9|vga_VS~1 (
// Equation(s):
// \comb_4|comb_9|vga_VS~1_combout  = (\comb_4|comb_9|CounterY [2]) # (((!\comb_4|comb_9|CounterY [5]) # (!\comb_4|comb_9|CounterY [6])) # (!\comb_4|comb_9|CounterY [7]))

	.dataa(\comb_4|comb_9|CounterY [2]),
	.datab(\comb_4|comb_9|CounterY [7]),
	.datac(\comb_4|comb_9|CounterY [6]),
	.datad(\comb_4|comb_9|CounterY [5]),
	.cin(gnd),
	.combout(\comb_4|comb_9|vga_VS~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_9|vga_VS~1 .lut_mask = 16'hBFFF;
defparam \comb_4|comb_9|vga_VS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N2
cycloneive_lcell_comb \comb_4|comb_9|vga_VS~2 (
// Equation(s):
// \comb_4|comb_9|vga_VS~2_combout  = (!\comb_4|comb_9|CounterY [9] & (\comb_4|comb_9|CounterY [8] & (!\comb_4|comb_9|vga_VS~0_combout  & !\comb_4|comb_9|vga_VS~1_combout )))

	.dataa(\comb_4|comb_9|CounterY [9]),
	.datab(\comb_4|comb_9|CounterY [8]),
	.datac(\comb_4|comb_9|vga_VS~0_combout ),
	.datad(\comb_4|comb_9|vga_VS~1_combout ),
	.cin(gnd),
	.combout(\comb_4|comb_9|vga_VS~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_4|comb_9|vga_VS~2 .lut_mask = 16'h0004;
defparam \comb_4|comb_9|vga_VS~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y17_N3
dffeas \comb_4|comb_9|vga_VS (
	.clk(\comb_4|vga_clk~clkctrl_outclk ),
	.d(\comb_4|comb_9|vga_VS~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_4|comb_9|vga_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \comb_4|comb_9|vga_VS .is_wysiwyg = "true";
defparam \comb_4|comb_9|vga_VS .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N22
cycloneive_io_ibuf \data_b[0]~input (
	.i(data_b[0]),
	.ibar(gnd),
	.o(\data_b[0]~input_o ));
// synopsys translate_off
defparam \data_b[0]~input .bus_hold = "false";
defparam \data_b[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y1_N1
dffeas \comb_22|ram_rtl_0_bypass[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\data_b[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_22|ram_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_22|ram_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \comb_22|ram_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N1
cycloneive_io_ibuf \we_b~input (
	.i(we_b),
	.ibar(gnd),
	.o(\we_b~input_o ));
// synopsys translate_off
defparam \we_b~input .bus_hold = "false";
defparam \we_b~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y1_N3
dffeas \comb_22|ram_rtl_0_bypass[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\we_b~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\comb_22|ram_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \comb_22|ram_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \comb_22|ram_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneive_io_ibuf \addr_b[0]~input (
	.i(addr_b[0]),
	.ibar(gnd),
	.o(\addr_b[0]~input_o ));
// synopsys translate_off
defparam \addr_b[0]~input .bus_hold = "false";
defparam \addr_b[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cycloneive_io_ibuf \addr_b[1]~input (
	.i(addr_b[1]),
	.ibar(gnd),
	.o(\addr_b[1]~input_o ));
// synopsys translate_off
defparam \addr_b[1]~input .bus_hold = "false";
defparam \addr_b[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N15
cycloneive_io_ibuf \addr_b[2]~input (
	.i(addr_b[2]),
	.ibar(gnd),
	.o(\addr_b[2]~input_o ));
// synopsys translate_off
defparam \addr_b[2]~input .bus_hold = "false";
defparam \addr_b[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N8
cycloneive_io_ibuf \addr_b[3]~input (
	.i(addr_b[3]),
	.ibar(gnd),
	.o(\addr_b[3]~input_o ));
// synopsys translate_off
defparam \addr_b[3]~input .bus_hold = "false";
defparam \addr_b[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \addr_b[4]~input (
	.i(addr_b[4]),
	.ibar(gnd),
	.o(\addr_b[4]~input_o ));
// synopsys translate_off
defparam \addr_b[4]~input .bus_hold = "false";
defparam \addr_b[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \addr_b[5]~input (
	.i(addr_b[5]),
	.ibar(gnd),
	.o(\addr_b[5]~input_o ));
// synopsys translate_off
defparam \addr_b[5]~input .bus_hold = "false";
defparam \addr_b[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cycloneive_io_ibuf \addr_b[6]~input (
	.i(addr_b[6]),
	.ibar(gnd),
	.o(\addr_b[6]~input_o ));
// synopsys translate_off
defparam \addr_b[6]~input .bus_hold = "false";
defparam \addr_b[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
cycloneive_io_ibuf \addr_b[7]~input (
	.i(addr_b[7]),
	.ibar(gnd),
	.o(\addr_b[7]~input_o ));
// synopsys translate_off
defparam \addr_b[7]~input .bus_hold = "false";
defparam \addr_b[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N8
cycloneive_io_ibuf \addr_b[8]~input (
	.i(addr_b[8]),
	.ibar(gnd),
	.o(\addr_b[8]~input_o ));
// synopsys translate_off
defparam \addr_b[8]~input .bus_hold = "false";
defparam \addr_b[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N8
cycloneive_io_ibuf \addr_b[9]~input (
	.i(addr_b[9]),
	.ibar(gnd),
	.o(\addr_b[9]~input_o ));
// synopsys translate_off
defparam \addr_b[9]~input .bus_hold = "false";
defparam \addr_b[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N22
cycloneive_io_ibuf \addr_b[10]~input (
	.i(addr_b[10]),
	.ibar(gnd),
	.o(\addr_b[10]~input_o ));
// synopsys translate_off
defparam \addr_b[10]~input .bus_hold = "false";
defparam \addr_b[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
cycloneive_io_ibuf \addr_b[11]~input (
	.i(addr_b[11]),
	.ibar(gnd),
	.o(\addr_b[11]~input_o ));
// synopsys translate_off
defparam \addr_b[11]~input .bus_hold = "false";
defparam \addr_b[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X27_Y1_N0
cycloneive_ram_block \comb_22|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\we_b~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\we_b~input_o ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\data_b[0]~input_o }),
	.portaaddr({\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\addr_b[11]~input_o ,\addr_b[10]~input_o ,\addr_b[9]~input_o ,\addr_b[8]~input_o ,\addr_b[7]~input_o ,\addr_b[6]~input_o ,\addr_b[5]~input_o ,\addr_b[4]~input_o ,\addr_b[3]~input_o ,\addr_b[2]~input_o ,\addr_b[1]~input_o ,\addr_b[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\comb_22|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "RAM:comb_22|altsyncram:ram_rtl_0|altsyncram_emc1:auto_generated|ALTSYNCRAM";
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 2;
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 2;
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 4095;
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 4096;
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \comb_22|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y1_N2
cycloneive_lcell_comb \comb_22|ram~0 (
// Equation(s):
// \comb_22|ram~0_combout  = (\comb_22|ram_rtl_0_bypass [0] & (\comb_22|ram_rtl_0_bypass [1])) # (!\comb_22|ram_rtl_0_bypass [0] & ((\comb_22|ram_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(gnd),
	.datab(\comb_22|ram_rtl_0_bypass [1]),
	.datac(\comb_22|ram_rtl_0_bypass [0]),
	.datad(\comb_22|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\comb_22|ram~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_22|ram~0 .lut_mask = 16'hCFC0;
defparam \comb_22|ram~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y7_N8
cycloneive_io_ibuf \data_b[1]~input (
	.i(data_b[1]),
	.ibar(gnd),
	.o(\data_b[1]~input_o ));
// synopsys translate_off
defparam \data_b[1]~input .bus_hold = "false";
defparam \data_b[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N8
cycloneive_io_ibuf \data_b[2]~input (
	.i(data_b[2]),
	.ibar(gnd),
	.o(\data_b[2]~input_o ));
// synopsys translate_off
defparam \data_b[2]~input .bus_hold = "false";
defparam \data_b[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \data_b[3]~input (
	.i(data_b[3]),
	.ibar(gnd),
	.o(\data_b[3]~input_o ));
// synopsys translate_off
defparam \data_b[3]~input .bus_hold = "false";
defparam \data_b[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N15
cycloneive_io_ibuf \data_b[4]~input (
	.i(data_b[4]),
	.ibar(gnd),
	.o(\data_b[4]~input_o ));
// synopsys translate_off
defparam \data_b[4]~input .bus_hold = "false";
defparam \data_b[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \data_b[5]~input (
	.i(data_b[5]),
	.ibar(gnd),
	.o(\data_b[5]~input_o ));
// synopsys translate_off
defparam \data_b[5]~input .bus_hold = "false";
defparam \data_b[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneive_io_ibuf \data_b[6]~input (
	.i(data_b[6]),
	.ibar(gnd),
	.o(\data_b[6]~input_o ));
// synopsys translate_off
defparam \data_b[6]~input .bus_hold = "false";
defparam \data_b[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N1
cycloneive_io_ibuf \data_b[7]~input (
	.i(data_b[7]),
	.ibar(gnd),
	.o(\data_b[7]~input_o ));
// synopsys translate_off
defparam \data_b[7]~input .bus_hold = "false";
defparam \data_b[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y24_N15
cycloneive_io_ibuf \data_b[8]~input (
	.i(data_b[8]),
	.ibar(gnd),
	.o(\data_b[8]~input_o ));
// synopsys translate_off
defparam \data_b[8]~input .bus_hold = "false";
defparam \data_b[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N15
cycloneive_io_ibuf \data_b[9]~input (
	.i(data_b[9]),
	.ibar(gnd),
	.o(\data_b[9]~input_o ));
// synopsys translate_off
defparam \data_b[9]~input .bus_hold = "false";
defparam \data_b[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y24_N8
cycloneive_io_ibuf \data_b[10]~input (
	.i(data_b[10]),
	.ibar(gnd),
	.o(\data_b[10]~input_o ));
// synopsys translate_off
defparam \data_b[10]~input .bus_hold = "false";
defparam \data_b[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N22
cycloneive_io_ibuf \data_b[11]~input (
	.i(data_b[11]),
	.ibar(gnd),
	.o(\data_b[11]~input_o ));
// synopsys translate_off
defparam \data_b[11]~input .bus_hold = "false";
defparam \data_b[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneive_io_ibuf \data_b[12]~input (
	.i(data_b[12]),
	.ibar(gnd),
	.o(\data_b[12]~input_o ));
// synopsys translate_off
defparam \data_b[12]~input .bus_hold = "false";
defparam \data_b[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N1
cycloneive_io_ibuf \data_b[13]~input (
	.i(data_b[13]),
	.ibar(gnd),
	.o(\data_b[13]~input_o ));
// synopsys translate_off
defparam \data_b[13]~input .bus_hold = "false";
defparam \data_b[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N22
cycloneive_io_ibuf \data_b[14]~input (
	.i(data_b[14]),
	.ibar(gnd),
	.o(\data_b[14]~input_o ));
// synopsys translate_off
defparam \data_b[14]~input .bus_hold = "false";
defparam \data_b[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N15
cycloneive_io_ibuf \data_b[15]~input (
	.i(data_b[15]),
	.ibar(gnd),
	.o(\data_b[15]~input_o ));
// synopsys translate_off
defparam \data_b[15]~input .bus_hold = "false";
defparam \data_b[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N8
cycloneive_io_ibuf \data_b[16]~input (
	.i(data_b[16]),
	.ibar(gnd),
	.o(\data_b[16]~input_o ));
// synopsys translate_off
defparam \data_b[16]~input .bus_hold = "false";
defparam \data_b[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y24_N22
cycloneive_io_ibuf \data_b[17]~input (
	.i(data_b[17]),
	.ibar(gnd),
	.o(\data_b[17]~input_o ));
// synopsys translate_off
defparam \data_b[17]~input .bus_hold = "false";
defparam \data_b[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y4_N15
cycloneive_io_ibuf \data_b[18]~input (
	.i(data_b[18]),
	.ibar(gnd),
	.o(\data_b[18]~input_o ));
// synopsys translate_off
defparam \data_b[18]~input .bus_hold = "false";
defparam \data_b[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y24_N8
cycloneive_io_ibuf \data_b[19]~input (
	.i(data_b[19]),
	.ibar(gnd),
	.o(\data_b[19]~input_o ));
// synopsys translate_off
defparam \data_b[19]~input .bus_hold = "false";
defparam \data_b[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cycloneive_io_ibuf \data_b[20]~input (
	.i(data_b[20]),
	.ibar(gnd),
	.o(\data_b[20]~input_o ));
// synopsys translate_off
defparam \data_b[20]~input .bus_hold = "false";
defparam \data_b[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y24_N8
cycloneive_io_ibuf \data_b[21]~input (
	.i(data_b[21]),
	.ibar(gnd),
	.o(\data_b[21]~input_o ));
// synopsys translate_off
defparam \data_b[21]~input .bus_hold = "false";
defparam \data_b[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y3_N22
cycloneive_io_ibuf \data_b[22]~input (
	.i(data_b[22]),
	.ibar(gnd),
	.o(\data_b[22]~input_o ));
// synopsys translate_off
defparam \data_b[22]~input .bus_hold = "false";
defparam \data_b[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y24_N15
cycloneive_io_ibuf \data_b[23]~input (
	.i(data_b[23]),
	.ibar(gnd),
	.o(\data_b[23]~input_o ));
// synopsys translate_off
defparam \data_b[23]~input .bus_hold = "false";
defparam \data_b[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N22
cycloneive_io_ibuf \data_b[24]~input (
	.i(data_b[24]),
	.ibar(gnd),
	.o(\data_b[24]~input_o ));
// synopsys translate_off
defparam \data_b[24]~input .bus_hold = "false";
defparam \data_b[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N15
cycloneive_io_ibuf \data_b[25]~input (
	.i(data_b[25]),
	.ibar(gnd),
	.o(\data_b[25]~input_o ));
// synopsys translate_off
defparam \data_b[25]~input .bus_hold = "false";
defparam \data_b[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y24_N1
cycloneive_io_ibuf \data_b[26]~input (
	.i(data_b[26]),
	.ibar(gnd),
	.o(\data_b[26]~input_o ));
// synopsys translate_off
defparam \data_b[26]~input .bus_hold = "false";
defparam \data_b[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y10_N8
cycloneive_io_ibuf \data_b[27]~input (
	.i(data_b[27]),
	.ibar(gnd),
	.o(\data_b[27]~input_o ));
// synopsys translate_off
defparam \data_b[27]~input .bus_hold = "false";
defparam \data_b[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y24_N22
cycloneive_io_ibuf \data_b[28]~input (
	.i(data_b[28]),
	.ibar(gnd),
	.o(\data_b[28]~input_o ));
// synopsys translate_off
defparam \data_b[28]~input .bus_hold = "false";
defparam \data_b[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N8
cycloneive_io_ibuf \data_b[29]~input (
	.i(data_b[29]),
	.ibar(gnd),
	.o(\data_b[29]~input_o ));
// synopsys translate_off
defparam \data_b[29]~input .bus_hold = "false";
defparam \data_b[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N22
cycloneive_io_ibuf \data_b[30]~input (
	.i(data_b[30]),
	.ibar(gnd),
	.o(\data_b[30]~input_o ));
// synopsys translate_off
defparam \data_b[30]~input .bus_hold = "false";
defparam \data_b[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y24_N22
cycloneive_io_ibuf \data_b[31]~input (
	.i(data_b[31]),
	.ibar(gnd),
	.o(\data_b[31]~input_o ));
// synopsys translate_off
defparam \data_b[31]~input .bus_hold = "false";
defparam \data_b[31]~input .simulate_z_as = "z";
// synopsys translate_on

assign rgbOut[0] = \rgbOut[0]~output_o ;

assign rgbOut[1] = \rgbOut[1]~output_o ;

assign rgbOut[2] = \rgbOut[2]~output_o ;

assign h_sync = \h_sync~output_o ;

assign v_sync = \v_sync~output_o ;

assign q_b = \q_b~output_o ;

endmodule
