From 734d54745956cf0b38878328b46c23cdd6a608c7 Mon Sep 17 00:00:00 2001
From: johnny lee <johnny.lee@amlogic.com>
Date: Fri, 29 May 2020 13:20:44 +0800
Subject: [PATCH 1/3] RDK: Customize Sky DTS files [1/1]

PD#SWPL-25661

Problem:
  Need to customize Sky DTS file RDK Project

Solution:
  Customize Sky DTS file for RDK
  llama
  llama_cad12
  blob

Verify:
  llama_cad12

Change-Id: I20b687f5851b6600f9f4d1e71c23e05ea659e523
Signed-off-by: johnny lee <johnny.lee@amlogic.com>
---
 .../amlogic/mesontm2_t962x3_llama-panel.dtsi  | 1383 +++++++++++
 .../mesontm2_t962x3_llama-panel_v12.dtsi      | 1380 +++++++++++
 .../dts/amlogic/tm2_revb_t962e2_llama_drm.dts | 1975 ++++++++++++++++
 .../dts/amlogic/tm2_revb_t962x3_llama_drm.dts | 2018 ++++++++++++++++
 .../amlogic/tm2_revb_t962x3_llama_drm_v12.dts | 2034 +++++++++++++++++
 .../boot/dts/amlogic/tm2_t962e2_llama_drm.dts | 1964 ++++++++++++++++
 .../boot/dts/amlogic/tm2_t962x3_llama_drm.dts | 2010 ++++++++++++++++
 .../dts/amlogic/tm2_t962x3_llama_drm_v12.dts  | 2026 ++++++++++++++++
 8 files changed, 14790 insertions(+)
 create mode 100644 arch/arm/boot/dts/amlogic/mesontm2_t962x3_llama-panel.dtsi
 create mode 100644 arch/arm/boot/dts/amlogic/mesontm2_t962x3_llama-panel_v12.dtsi
 create mode 100644 arch/arm/boot/dts/amlogic/tm2_revb_t962e2_llama_drm.dts
 create mode 100644 arch/arm/boot/dts/amlogic/tm2_revb_t962x3_llama_drm.dts
 create mode 100644 arch/arm/boot/dts/amlogic/tm2_revb_t962x3_llama_drm_v12.dts
 create mode 100644 arch/arm/boot/dts/amlogic/tm2_t962e2_llama_drm.dts
 create mode 100644 arch/arm/boot/dts/amlogic/tm2_t962x3_llama_drm.dts
 create mode 100644 arch/arm/boot/dts/amlogic/tm2_t962x3_llama_drm_v12.dts

diff --git a/arch/arm/boot/dts/amlogic/mesontm2_t962x3_llama-panel.dtsi b/arch/arm/boot/dts/amlogic/mesontm2_t962x3_llama-panel.dtsi
new file mode 100644
index 000000000000..3ec1880ef220
--- /dev/null
+++ b/arch/arm/boot/dts/amlogic/mesontm2_t962x3_llama-panel.dtsi
@@ -0,0 +1,1383 @@
+/*
+ * arch/arm/boot/dts/amlogic/mesontm2_t962x3_ab301-panel.dtsi
+ *
+ * Copyright (C) 2016 Amlogic, Inc. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ */
+
+/ {
+	lcd {
+		compatible = "amlogic, lcd-tm2";
+		status = "okay";
+		mode = "tv";
+		fr_auto_policy = <1>; /* 0=disable, 1=60/50hz, 2=60/50/48hz */
+		key_valid = <1>;
+		clocks = <&clkc CLKID_VCLK2_ENCL
+			&clkc CLKID_VCLK2_VENCL
+			&clkc CLKID_TCON
+			&clkc CLKID_FCLK_DIV5
+			&clkc CLKID_TCON_PLL_COMP>;
+		clock-names = "encl_top_gate",
+			"encl_int_gate",
+			"tcon_gate",
+			"fclk_div5",
+			"clk_tcon";
+		reg = <0xff660000 0xd000
+			0xff634400 0x300>;
+		interrupts = <0 3 1
+			0 78 1
+			0 88 1>;
+		interrupt-names = "vsync","vbyone","tcon";
+		pinctrl-names = "vbyone","vbyone_off",
+				"tcon_p2p","tcon_p2p_usit","tcon_p2p_off",
+				"tcon_mlvds","tcon_mlvds_off";
+		pinctrl-0 = <&lcd_vbyone_pins>;
+		pinctrl-1 = <&lcd_vbyone_off_pins>;
+		pinctrl-2 = <&lcd_tcon_p2p_pins>;
+		pinctrl-3 = <&lcd_tcon_p2p_usit_pins>;
+		pinctrl-4 = <&lcd_tcon_p2p_off_pins>;
+		pinctrl-5 = <&lcd_tcon_mlvds_pins>;
+		pinctrl-6 = <&lcd_tcon_mlvds_off_pins>;
+		pinctrl_version = <2>; /* for uboot */
+		memory-region = <&lcd_tcon_reserved>;
+
+		/* power type:(0=cpu_gpio, 2=signal, 3=extern, 0xff=ending) */
+		/* power index:(gpios_index, or extern_index, 0xff=invalid) */
+		/* power value:(0=output low, 1=output high, 2=input) */
+		/* power delay:(unit in ms) */
+		lcd_cpu-gpios = <&gpio_ao GPIOAO_4 GPIO_ACTIVE_HIGH
+			&gpio GPIOH_2 GPIO_ACTIVE_HIGH
+			&gpio GPIOH_3 GPIO_ACTIVE_HIGH
+			&gpio GPIOH_12 GPIO_ACTIVE_HIGH
+			&gpio GPIOH_11 GPIO_ACTIVE_HIGH>;
+		lcd_cpu_gpio_names = "GPIOAO_4","GPIOH_2","GPIOH_3","GPIOH_12",
+			"GPIOH_11";
+
+		lvds_0{
+			model_name = "1080p-vfreq";
+			interface = "lvds"; /*lcd_interface(lvds, vbyone)*/
+			basic_setting = <
+				1920 1080 /*h_active, v_active*/
+				2200 1125 /*h_period, v_period*/
+				8      /*lcd_bits */
+				16 9>; /*screen_widht, screen_height*/
+			range_setting = <
+				2060 2650  /*h_period_min,max*/
+				1100 1480  /*v_period_min,max*/
+				120000000 160000000>; /*pclk_min,max*/
+			lcd_timing = <
+				44 148 0  /*hs_width, hs_bp, hs_pol*/
+				5  30 0>; /*vs_width, vs_bp, vs_pol*/
+			clk_attr = <
+				2 /*fr_adj_type
+				   *(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
+				   * 4=hdmi_mode)
+				   */
+				15 /*clk_ss_level*/
+				1 /*clk_auto_generate*/
+				0>; /*pixel_clk(unit in Hz)*/
+			lvds_attr = <
+				1  /*lvds_repack*/
+				1  /*dual_port*/
+				0  /*pn_swap*/
+				0  /*port_swap*/
+				0>; /*lane_reverse*/
+			phy_attr=<0xf 0>; /*vswing_level, preem_level*/
+
+			/* power step: type, index, value, delay(ms) */
+			power_on_step = <
+				0 0 1 20   /*panel power on*/
+				2 0 0 0   /*signal enable*/
+				0xff 0 0 0>; /*ending*/
+			power_off_step = <
+				2 0 0 10  /*signal disable*/
+				0 0 0 100 /*panel power off*/
+				0xff 0 0 0>; /*ending*/
+			backlight_index = <0>;
+		};
+
+		lvds_1{
+			model_name = "1080p-hfreq_hdmi";
+			interface = "lvds"; /*lcd_interface(lvds, vbyone)*/
+			basic_setting = <
+				1920 1080 /*h_active, v_active*/
+				2200 1125 /*h_period, v_period*/
+				8      /*lcd_bits*/
+				16 9>; /*screen_widht, screen_height*/
+			range_setting = <
+				2080 2720 /*h_period min, max*/
+				1100 1380 /*v_period min, max*/
+				133940000 156000000>; /*pclk_min, max*/
+			lcd_timing = <
+				44 148 0   /*hs_width, hs_bp, hs_pol*/
+				5  30  0>; /*vs_width, vs_bp, vs_pol*/
+			clk_attr = <
+				4 /*fr_adj_type
+				   *(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
+				   * 4=hdmi_mode)
+				   */
+				0 /*clk_ss_level */
+				1 /*clk_auto_generate*/
+				0>; /*pixel_clk(unit in Hz)*/
+			lvds_attr = <
+				1 /*lvds_repack*/
+				1 /*dual_port*/
+				0 /*pn_swap*/
+				0 /*port_swap*/
+				0>; /*lane_reverse*/
+			phy_attr=<0xf 0>; /*vswing_level, preem_level*/
+
+			/* power step: type, index, value, delay(ms) */
+			power_on_step = <
+				0 0 1 20  /*panel power on*/
+				2 0 0 0   /*signal enable*/
+				0xff 0 0 0>; /*ending*/
+			power_off_step = <
+				2 0 0 10  /*signal disable*/
+				0 0 0 100 /*panel power off*/
+				0xff 0 0 0>; /*ending*/
+			backlight_index = <0>;
+		};
+		lvds_2{
+			model_name = "768p-vfreq";
+			interface = "lvds"; /*lcd_interface(lvds, vbyone)*/
+			basic_setting = <
+				1366 768 /*h_active, v_active*/
+				1560 806 /*h_period, v_period*/
+				8      /*lcd_bits*/
+				16 9>; /*screen_widht, screen_height*/
+			range_setting = <
+				1460 2000 /*h_period_min, max */
+				784 1015  /*v_period_min, max */
+				50000000 85000000>; /*pclk_min, max*/
+			lcd_timing = <
+				56 64 0   /*hs_width, hs_bp, hs_pol*/
+				3  28 0>; /*vs_width, vs_bp, vs_pol*/
+			clk_attr = <
+				2 /*fr_adj_type
+				   *(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
+				   * 4=hdmi_mode)
+				   */
+				15 /*clk_ss_level*/
+				1 /*clk_auto_generate*/
+				0>; /*pixel_clk(unit in Hz)*/
+			lvds_attr = <
+				1  /*lvds_repack*/
+				0  /*dual_port*/
+				0  /*pn_swap*/
+				0  /*port_swap*/
+				0>; /*lane_reverse*/
+			phy_attr=<0xf 0>; /*vswing_level, preem_level*/
+
+			/* power step: type, index, value, delay(ms) */
+			power_on_step = <
+				0 0 1 20  /*panel power on*/
+				2 0 0 0   /*signal enable*/
+				0xff 0 0 0>; /*ending*/
+			power_off_step = <
+				2 0 0 10  /*signal disable*/
+				0 0 0 100 /*panel power off*/
+				0xff 0 0 0>; /*ending*/
+			backlight_index = <0>;
+		};
+		vbyone_0{
+			model_name = "public_2region";
+			interface = "vbyone"; /*lcd_interface(lvds, vbyone)*/
+			basic_setting = <
+				3840 2160 /*h_active, v_active*/
+				4400 2250 /*h_period, v_period*/
+				10     /*lcd_bits */
+				16 9>; /*screen_widht, screen_height*/
+			range_setting = <
+				4240 4800 /*h_period_min, max*/
+				2200 2760 /*v_period_min, max*/
+				480000000 624000000>; /*pclk_min, max*/
+			lcd_timing = <
+				33 477 0  /*hs_width, hs_bp, hs_pol*/
+				6  65 0>; /*vs_width, vs_bp, vs_pol*/
+			clk_attr = <
+				2 /*fr_adj_type
+				   *(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
+				   * 4=hdmi_mode)
+				   */
+				3 /*clk_ss_level*/
+				1 /*clk_auto_generate*/
+				0>; /*pixel_clk(unit in Hz)*/
+			vbyone_attr = <
+				8 /*lane_count*/
+				2 /*region_num*/
+				4 /*byte_mode*/
+				4>; /*color_fmt*/
+			vbyone_intr_enable = <
+				1 /*vbyone_intr_enable */
+				3>; /*vbyone_vsync_intr_enable*/
+			phy_attr=<0xf 1>; /* vswing_level, preem_level */
+			hw_filter=<0 0>;  /* filter_time, filter_cnt*/
+
+			/* power step: type, index, value, delay(ms) */
+			power_on_step = <0 0 1 50 /*panel power on*/
+					2 0 0 10  /*signal enable*/
+					0xff 0 0 0>; /*ending*/
+			power_off_step = <2 0 0 10 /*signal disable*/
+					0 0 0 200  /*panel power off*/
+					0xff 0 0 0>; /*ending*/
+			backlight_index = <2>;
+		};
+		vbyone_1{
+			model_name = "public_1region";
+			interface = "vbyone"; /*lcd_interface(lvds, vbyone)*/
+			basic_setting = <
+				3840 2160 /*h_active, v_active*/
+				4400 2250 /*h_period, v_period*/
+				10     /*lcd_bits*/
+				16 9>; /*screen_widht, screen_height*/
+			range_setting = <
+				4240 4800 /*h_period_min, max*/
+				2200 2790 /*v_period_min, max*/
+				552000000 632000000>; /*pclk_min,max*/
+			lcd_timing = <
+				33 477 0   /*hs_width, hs_bp, hs_pol*/
+				6  65  0>; /*vs_width, vs_bp, vs_pol*/
+			clk_attr = <
+				2 /*fr_adj_type
+				   *(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
+				   * 4=hdmi_mode)
+				   */
+				3 /*clk_ss_level*/
+				1 /*clk_auto_generate*/
+				0>; /*pixel_clk(unit in Hz)*/
+			vbyone_attr = <
+				8 /*lane_count*/
+				1 /*region_num*/
+				4 /*byte_mode*/
+				4>; /*color_fmt*/
+			vbyone_intr_enable = <
+				1   /*vbyone_intr_enable*/
+				3>; /*vbyone_vsync_intr_enable*/
+			phy_attr=<0xf 1>; /* vswing_level, preem_level */
+			hw_filter=<0 0>;  /* filter_time, filter_cnt*/
+
+			/* power step: type, index, value, delay(ms) */
+			power_on_step = <
+				0 0 1 50 /*panel power on*/
+				2 0 0 10 /*signal enable*/
+				0xff 0 0 0>; /*ending*/
+			power_off_step = <
+				2 0 0 10  /*signal disable*/
+				0 0 0 200 /*panel power off*/
+				0xff 0 0 0>; /*ending*/
+			backlight_index = <2>;
+		};
+		vbyone_2{
+			model_name = "public_2region_hdmi";
+			interface = "vbyone"; /*lcd_interface(lvds, vbyone)*/
+			basic_setting = <
+				3840 2160 /*h_active, v_active*/
+				4400 2250 /*h_period, v_period*/
+				10     /*lcd_bits*/
+				16 9>; /*screen_widht, screen_height*/
+			range_setting = <
+				4240 4800 /*h_period_min, max*/
+				2200 2760 /*v_period_min, max*/
+				480000000 624000000>; /*v_period_min, max*/
+			lcd_timing = <
+				33 477 0 /*hs_width, hs_bp, hs_pol*/
+				6 65 0>; /*vs_width, vs_bp, vs_pol*/
+			clk_attr = <
+				4 /*fr_adj_type
+				   *(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
+				   * 4=hdmi_mode)
+				   */
+				0 /*clk_ss_level*/
+				1 /*clk_auto_generate*/
+				0>; /*pixel_clk(unit in Hz)*/
+			vbyone_attr = <
+				8 /*lane_count*/
+				2 /*region_num*/
+				4 /*byte_mode*/
+				4>; /*color_fmt*/
+			vbyone_intr_enable = <
+				1   /*vbyone_intr_enable*/
+				3>; /*vbyone_vsync_intr_enable*/
+			phy_attr=<0xf 1>; /* vswing_level, preem_level */
+			hw_filter=<0 0>;  /* filter_time, filter_cnt*/
+
+			/* power step: type, index, value, delay(ms) */
+			power_on_step = <
+				0 0 1 50 /*panel power on*/
+				2 0 0 10 /*signal enable*/
+				0xff 0 0 0>; /*ending*/
+			power_off_step = <
+				2 0 0 10  /*signal disable*/
+				0 0 0 200 /*panel power off*/
+				0xff 0 0 0>; /*ending*/
+			backlight_index = <2>;
+		};
+		vbyone_3{
+			model_name = "BOE_HV550QU2";
+			interface = "vbyone"; /*lcd_interface(lvds, vbyone)*/
+			basic_setting = <
+				3840 2160 /*h_active, v_active*/
+				4400 2250 /*h_period, v_period*/
+				10     /*lcd_bits*/
+				16 9>; /*screen_widht, screen_height*/
+			range_setting = <
+				4240 4800 /*h_period_min, max*/
+				2200 2760 /*v_period_min, max*/
+				560000000 624000000>; /*pclk_min, max*/
+			lcd_timing = <
+				33 477 1   /*hs_width, hs_bp, hs_pol*/
+				6  65  0>; /*vs_width, vs_bp, vs_pol*/
+			clk_attr = <
+				2 /*fr_adj_type
+				   *(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
+				   * 4=hdmi_mode)
+				   */
+				3 /*clk_ss_level*/
+				1 /*clk_auto_generate*/
+				0>; /*pixel_clk(unit in Hz)*/
+			vbyone_attr = <
+				8 /*lane_count*/
+				2 /*region_num*/
+				4 /*byte_mode*/
+				4>; /*color_fmt*/
+			vbyone_intr_enable = <
+				1   /*vbyone_intr_enable*/
+				3>; /*vbyone_vsync_intr_enable*/
+			phy_attr=<0xf 1>; /* vswing_level, preem_level */
+			hw_filter=<0 0>;  /* filter_time, filter_cnt*/
+
+			/* power step: type, index, value, delay(ms) */
+			power_on_step = <
+				0 0 1 20 /*panel power on*/
+				0 3 0 10 /*3d_disable*/
+				2 0 0 10 /*signal enable*/
+				0xff 0 0 0>; /*ending*/
+			power_off_step = <
+				2 0 0 10 /*signal disable*/
+				0 3 2 0  /*3d_disable*/
+				0 0 0 100 /*panel power off*/
+				0xff 0 0 0>; /*ending*/
+			backlight_index = <2>;
+		};
+		vbyone_4{
+			model_name = "BOE_HV550QU2_1region";
+			interface = "vbyone"; /*lcd_interface(lvds, vbyone)*/
+			basic_setting = <
+				3840 2160 /*h_active, v_active*/
+				4400 2250 /*h_period, v_period*/
+				10     /*lcd_bits*/
+				16 9>; /*screen_widht, screen_height*/
+			range_setting = <
+				4240 4800 /*h_period_min,max*/
+				2200 2760 /*v_period_min,max*/
+				560000000 624000000>; /*pclk_min, max*/
+			lcd_timing = <
+				33 477 1 /*hs_width, hs_bp, hs_pol*/
+				6 65 0>; /*vs_width, vs_bp, vs_pol*/
+			clk_attr = <
+				2 /*fr_adj_type
+				   *(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
+				   * 4=hdmi_mode)
+				   */
+				3 /*clk_ss_level*/
+				1 /*clk_auto_generate*/
+				0>; /*pixel_clk(unit in Hz)*/
+			vbyone_attr = <
+				8 /*lane_count*/
+				1 /*region_num*/
+				4 /*byte_mode*/
+				4>; /*color_fmt*/
+			vbyone_intr_enable = <
+				1   /*vbyone_intr_enable*/
+				3>; /*vbyone_vsync_intr_enable*/
+			phy_attr=<0xf 1>; /* vswing_level, preem_level */
+			hw_filter=<0 0>;  /* filter_time, filter_cnt*/
+
+			/* power step: type, index, value, delay(ms) */
+			power_on_step = <
+				0 0 1 20 /*panel power on*/
+				0 3 0 10 /*3d_disable*/
+				2 0 0 10 /*signal enable*/
+				0xff 0 0 0>; /*ending*/
+			power_off_step = <
+				2 0 0 10 /*signal disable*/
+				0 3 2 0  /*3d_disable*/
+				0 0 0 100 /*panel power off*/
+				0xff 0 0 0>; /*ending*/
+			backlight_index = <2>;
+		};
+		p2p_0{
+			model_name = "p2p_ceds";
+			interface = "p2p"; /*lcd_interface
+					    *(lvds, vbyone, minilvds, p2p)
+					    */
+			basic_setting = <
+				3840 2160 /*h_active, v_active*/
+				5000 2250 /*h_period, v_period*/
+				8     /*lcd_bits */
+				16 9>; /*screen_widht, screen_height*/
+			range_setting = <
+				4240 5100 /*h_period_min, max*/
+				2200 2760 /*v_period_min, max*/
+				480000000 624000000>; /*pclk_min, max*/
+			lcd_timing = <
+				16 29 0  /*hs_width, hs_bp, hs_pol*/
+				6  65 0>; /*vs_width, vs_bp, vs_pol*/
+			clk_attr = <
+				2 /*fr_adj_type
+				   *(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
+				   * 4=hdmi_mode)
+				   */
+				3 /*clk_ss_level*/
+				1 /*clk_auto_generate*/
+				0>; /*pixel_clk(unit in Hz)*/
+			p2p_attr = <
+				0x0  /* p2p_teyp:
+				      *  0x0=ceds, 0x1=cmpi, 0x2=isp, 0x3=epi,
+				      *  0x10=chpi, 0x11=cspi, 0x12=usit
+				      */
+				12 /* channel_num */
+				0x76543210 /* channel_sel0 */
+				0xba98   /* channel_sel1 */
+				0   /* pn_swap */
+				0>; /* bit_swap */
+			phy_attr=<0xf 1>; /* vswing_level, preem_level */
+
+			/* power step: type, index, value, delay(ms) */
+			power_on_step = <
+				0 0 1 20 /*panel power on*/
+				3 2 0 200 /* extern init voltage */
+				2 0 0 10  /*signal enable*/
+				0xff 0 0 0>; /*ending*/
+			power_off_step = <
+				2 0 0 10 /*signal disable*/
+				0 0 0 100 /*panel power off*/
+				0xff 0 0 0>; /*ending*/
+			backlight_index = <0xff>;
+		};
+		p2p_1{
+			model_name = "p2p_ceds";
+			interface = "p2p"; /*lcd_interface
+					    *(lvds, vbyone, minilvds, p2p)
+					    */
+			basic_setting = <
+				3840 2160 /*h_active, v_active*/
+				5000 2250 /*h_period, v_period*/
+				8     /*lcd_bits */
+				16 9>; /*screen_widht, screen_height*/
+			range_setting = <
+				4240 5100 /*h_period_min, max*/
+				2200 2760 /*v_period_min, max*/
+				480000000 624000000>; /*pclk_min, max*/
+			lcd_timing = <
+				16 29 0  /*hs_width, hs_bp, hs_pol*/
+				6  65 0>; /*vs_width, vs_bp, vs_pol*/
+			clk_attr = <
+				2 /*fr_adj_type
+				   *(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
+				   * 4=hdmi_mode)
+				   */
+				3 /*clk_ss_level*/
+				1 /*clk_auto_generate*/
+				0>; /*pixel_clk(unit in Hz)*/
+			p2p_attr = <
+				0x0  /* p2p_teyp:
+				      *  0x0=ceds, 0x1=cmpi, 0x2=isp, 0x3=epi,
+				      *  0x10=chpi, 0x11=cspi, 0x12=usit
+				      */
+				6 /* channel_num */
+				0x76543210 /* channel_sel0 */
+				0xba98   /* channel_sel1 */
+				0   /* pn_swap */
+				0>; /* bit_swap */
+			phy_attr=<0xf 1>; /* vswing_level, preem_level */
+
+			/* power step: type, index, value, delay(ms) */
+			power_on_step = <
+				0 0 1 20 /*panel power on*/
+				2 0 0 10  /*signal enable*/
+				0xff 0 0 0>; /*ending*/
+			power_off_step = <
+				2 0 0 10 /*signal disable*/
+				0 0 0 100 /*panel power off*/
+				0xff 0 0 0>; /*ending*/
+			backlight_index = <0xff>;
+		};
+		p2p_2{
+			model_name = "p2p_chpi";
+			interface = "p2p"; /*lcd_interface
+					    *(lvds, vbyone, minilvds, p2p)
+					    */
+			basic_setting = <
+				3840 2160 /*h_active, v_active*/
+				4400 2250 /*h_period, v_period*/
+				8     /*lcd_bits */
+				16 9>; /*screen_widht, screen_height*/
+			range_setting = <
+				4240 5100 /*h_period_min, max*/
+				2200 2760 /*v_period_min, max*/
+				480000000 624000000>; /*pclk_min, max*/
+			lcd_timing = <
+				16 29 0  /*hs_width, hs_bp, hs_pol*/
+				6  65 0>; /*vs_width, vs_bp, vs_pol*/
+			clk_attr = <
+				2 /*fr_adj_type
+				   *(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
+				   * 4=hdmi_mode)
+				   */
+				3 /*clk_ss_level*/
+				1 /*clk_auto_generate*/
+				0>; /*pixel_clk(unit in Hz)*/
+			p2p_attr = <
+				0x10  /* p2p_teyp:
+				       *  0x0=ceds, 0x1=cmpi, 0x2=isp, 0x3=epi,
+				       *  0x10=chpi, 0x11=cspi, 0x12=usit
+				       */
+				6 /* channel_num */
+				0x76543210 /* channel_sel0 */
+				0xba98   /* channel_sel1 */
+				0   /* pn_swap */
+				0>; /* bit_swap */
+			phy_attr=<0xf 1>; /* vswing_level, preem_level */
+
+			/* power step: type, index, value, delay(ms) */
+			power_on_step = <
+				0 0 1 20 /*panel power on*/
+				2 0 0 10  /*signal enable*/
+				0xff 0 0 0>; /*ending*/
+			power_off_step = <
+				2 0 0 10 /*signal disable*/
+				0 0 0 100 /*panel power off*/
+				0xff 0 0 0>; /*ending*/
+			backlight_index = <0xff>;
+		};
+		p2p_3{
+			model_name = "p2p_chpi";
+			interface = "p2p"; /*lcd_interface
+					    *(lvds, vbyone, minilvds, p2p)
+					    */
+			basic_setting = <
+				3840 2160 /*h_active, v_active*/
+				4400 2250 /*h_period, v_period*/
+				8     /*lcd_bits */
+				16 9>; /*screen_widht, screen_height*/
+			range_setting = <
+				4240 5100 /*h_period_min, max*/
+				2200 2760 /*v_period_min, max*/
+				480000000 624000000>; /*pclk_min, max*/
+			lcd_timing = <
+				16 29 0  /*hs_width, hs_bp, hs_pol*/
+				6  65 0>; /*vs_width, vs_bp, vs_pol*/
+			clk_attr = <
+				2 /*fr_adj_type
+				   *(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
+				   * 4=hdmi_mode)
+				   */
+				3 /*clk_ss_level*/
+				1 /*clk_auto_generate*/
+				0>; /*pixel_clk(unit in Hz)*/
+			p2p_attr = <
+				0x10  /* p2p_teyp:
+				       *  0x0=ceds, 0x1=cmpi, 0x2=isp, 0x3=epi,
+				       *  0x10=chpi, 0x11=cspi, 0x12=usit
+				       */
+				12 /* channel_num */
+				0x76543210 /* channel_sel0 */
+				0xba98   /* channel_sel1 */
+				0   /* pn_swap */
+				0>; /* bit_swap */
+			phy_attr=<0xf 1>; /* vswing_level, preem_level */
+
+			/* power step: type, index, value, delay(ms) */
+			power_on_step = <
+				0 0 1 20 /*panel power on*/
+				2 0 0 10  /*signal enable*/
+				0xff 0 0 0>; /*ending*/
+			power_off_step = <
+				2 0 0 10 /*signal disable*/
+				0 0 0 100 /*panel power off*/
+				0xff 0 0 0>; /*ending*/
+			backlight_index = <0xff>;
+		};
+		mlvds_0{
+			model_name = "mlvds_1080p";
+			interface = "minilvds"; /*lcd_interface
+						 *(lvds, vbyone, minilvds, p2p)
+						 */
+			basic_setting = <
+				1920 1080 /*h_active, v_active*/
+				2200 1125 /*h_period, v_period*/
+				8     /*lcd_bits */
+				16 9>; /*screen_widht, screen_height*/
+			range_setting = <
+				2080 2720 /*h_period_min, max*/
+				2200 1125 /*v_period_min, max*/
+				133940000 156000000>; /*pclk_min, max*/
+			lcd_timing = <
+				44 148 0  /*hs_width, hs_bp, hs_pol*/
+				5 30 0>; /*vs_width, vs_bp, vs_pol*/
+			clk_attr = <
+				2 /*fr_adj_type
+				   *(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
+				   * 4=hdmi_mode)
+				   */
+				3 /*clk_ss_level*/
+				1 /*clk_auto_generate*/
+				0>; /*pixel_clk(unit in Hz)*/
+			minilvds_attr = <
+				6 /* channel_num */
+				0x76543210 /* channel_sel0 */
+				0xba98     /* channel_sel1 */
+				0x660 /* clk_phase */
+				0   /* pn_swap */
+				0>; /* bit_swap */
+			phy_attr=<0xf 0>; /* vswing_level, preem_level */
+
+			/* power step: type, index, value, delay(ms) */
+			power_on_step = <
+				0 0 1 20 /*panel power on*/
+				2 0 0 10  /*signal enable*/
+				0xff 0 0 0>; /*ending*/
+			power_off_step = <
+				2 0 0 10 /*signal disable*/
+				0 0 0 100 /*panel power off*/
+				0xff 0 0 0>; /*ending*/
+			backlight_index = <0xff>;
+		};
+		mlvds_1{
+			model_name = "mlvds_768p";
+			interface = "minilvds";/*lcd_interface
+						*(lvds, vbyone, minilvds, p2p)
+						*/
+			basic_setting = <
+				1366 768 /*h_active, v_active*/
+				1560 806 /*h_period, v_period*/
+				8     /*lcd_bits */
+				16 9>; /*screen_widht, screen_height*/
+			range_setting = <
+				1460 2000 /*h_period_min, max*/
+				784 1015 /*v_period_min, max*/
+				50000000 85000000>; /*pclk_min, max*/
+			lcd_timing = <
+				56 64 0  /*hs_width, hs_bp, hs_pol*/
+				3 28 0>; /*vs_width, vs_bp, vs_pol*/
+			clk_attr = <
+				2 /*fr_adj_type
+				   *(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
+				   * 4=hdmi_mode)
+				   */
+				3 /*clk_ss_level*/
+				1 /*clk_auto_generate*/
+				0>; /*pixel_clk(unit in Hz)*/
+			minilvds_attr = <
+				6 /* channel_num */
+				0x76543210 /* channel_sel0 */
+				0xba98     /* channel_sel1 */
+				0x660 /* clk_phase */
+				0   /* pn_swap */
+				0>; /* bit_swap */
+			phy_attr=<0xf 0>; /* vswing_level, preem_level */
+
+			/* power step: type, index, value, delay(ms) */
+			power_on_step = <
+				0 0 1 20 /*panel power on*/
+				2 0 0 10  /*signal enable*/
+				0xff 0 0 0>; /*ending*/
+			power_off_step = <
+				2 0 0 10 /*signal disable*/
+				0 0 0 100 /*panel power off*/
+				0xff 0 0 0>; /*ending*/
+			backlight_index = <0xff>;
+		};
+	};
+
+	lcd_extern{
+		compatible = "amlogic, lcd_extern";
+		status = "okay";
+		key_valid = <1>;
+		i2c_bus = "i2c_bus_1";
+
+		extern_0{
+			index = <0>;
+			extern_name = "ext_default";
+			status = "disabled";
+			type = <0>; /*0=i2c, 1=spi, 2=mipi*/
+			i2c_address = <0x1c>; /*7bit i2c_addr*/
+			i2c_address2 = <0xff>;
+			cmd_size = <0xff>; /*dynamic cmd_size*/
+
+			/* init on/off:
+			 *  fixed cmd_size: (type, value...);
+			 *                  cmd_size include all data.
+			 *  dynamic cmd_size: (type, cmd_size, value...);
+			 *                    cmd_size include value.
+			 */
+			/* type: 0x00=cmd with delay(bit[3:0]=1 for address2),
+			 *       0xc0=cmd(bit[3:0]=1 for address2),
+			 *       0xf0=gpio,
+			 *       0xfd=delay,
+			 *       0xff=ending
+			 */
+			/* value: i2c or spi cmd, or gpio index & level */
+			/* delay: unit ms */
+			init_on = <
+				0xc0 7 0x20 0x01 0x02 0x00 0x40 0xFF 0x00
+				0xc0 7 0x80 0x02 0x00 0x40 0x62 0x51 0x73
+				0xc0 7 0x61 0x06 0x00 0x00 0x00 0x00 0x00
+				0xc0 7 0xC1 0x05 0x0F 0x00 0x08 0x70 0x00
+				0xc0 7 0x13 0x01 0x00 0x00 0x00 0x00 0x00
+				0xc0 7 0x3D 0x02 0x01 0x00 0x00 0x00 0x00
+				0xc0 7 0xED 0x0D 0x01 0x00 0x00 0x00 0x00
+				0xc0 7 0x23 0x02 0x00 0x00 0x00 0x00 0x00
+				0xfd 1 10 /* delay 10ms */
+				0xff 0>; /*ending*/
+			init_off = <0xff 0>; /*ending*/
+		};
+		extern_1{
+			index = <1>;
+			extern_name = "i2c_T5800Q";
+			status = "disabled";
+			type = <0>; /* 0=i2c, 1=spi, 2=mipi */
+			i2c_address = <0x1c>; /* 7bit i2c address */
+		};
+		extern_2{
+			index = <2>;
+			extern_name = "i2c_ANX6862_7911";
+			status = "okay";
+			type = <0>; /* 0=i2c, 1=spi, 2=mipi */
+			i2c_address = <0x20>; /* 7bit i2c address */
+			i2c_address2 = <0x74>; /* 7bit i2c address */
+			cmd_size = <0xff>;
+
+			init_on = <
+				0xc0 2 0x01 0x2b
+				0xc0 2 0x02 0x05
+				0xc0 2 0x03 0x00
+				0xc0 2 0x04 0x00
+				0xc0 2 0x05 0x0c
+				0xc0 2 0x06 0x04
+				0xc0 2 0x07 0x21
+				0xc0 2 0x08 0x0f
+				0xc0 2 0x09 0x04
+				0xc0 2 0x0a 0x00
+				0xc0 2 0x0b 0x04
+				0xc0 2 0xff 0x00
+				0xfd 1 100  /* delay 100ms */
+
+				0xc1 2 0x01 0xca
+				0xc1 2 0x02 0x3b
+				0xc1 2 0x03 0x33
+				0xc1 2 0x04 0x05
+				0xc1 2 0x05 0x2c
+				0xc1 2 0x06 0xf2
+				0xc1 2 0x07 0x9c
+				0xc1 2 0x08 0x1b
+				0xc1 2 0x09 0x82
+				0xc1 2 0x0a 0x3d
+				0xc1 2 0x0b 0x20
+				0xc1 2 0x0c 0x11
+				0xc1 2 0x0d 0xc4
+				0xc1 2 0x0e 0x1a
+				0xc1 2 0x0f 0x31
+				0xc1 2 0x10 0x4c
+				0xc1 2 0x11 0x12
+				0xc1 2 0x12 0x90
+				0xc1 2 0x13 0xf7
+				0xc1 2 0x14 0x0c
+				0xc1 2 0x15 0x20
+				0xc1 2 0x16 0x13
+				0xff 0>; /*ending*/
+			init_off = <0xff 0>; /*ending*/
+		};
+	};
+
+	backlight{
+		compatible = "amlogic, backlight-tm2";
+		status = "okay";
+		key_valid = <1>;
+		pinctrl-names = "pwm_on","pwm_vs_on",
+				"pwm_combo_0_1_on",
+				"pwm_combo_0_vs_1_on",
+				"pwm_combo_0_1_vs_on",
+				"pwm_off",
+				"pwm_combo_off";
+		pinctrl-0 = <&pwm_c_pins3>;
+		pinctrl-1 = <&bl_pwm_vs_on_pins>;
+		pinctrl-2 = <&pwm_c_pins3 &pwm_d_pins2>;
+		pinctrl-3 = <&bl_pwm_off_pins>;
+		pinctrl_version = <2>; /* for uboot */
+		interrupts = <0 3 1>;
+		interrupt-names = "ldim_vsync";
+		bl_pwm_config = <&bl_pwm_conf>;
+
+		/* pwm port: PWM_A, PWM_B, PWM_C, PWM_D, PWM_E, PWM_F, PWM_VS*/
+		/* power index:(point gpios_index, 0xff=invalid) */
+		/* power value:(0=output low, 1=output high, 2=input) */
+		/* power delay:(unit in ms) */
+		bl-gpios = <&gpio_ao GPIOAO_11 GPIO_ACTIVE_HIGH
+			&gpio GPIODV_2 GPIO_ACTIVE_HIGH>;
+		bl_gpio_names = "GPIOAO_11","GPIODV_2";
+
+		backlight_0{
+			index = <0>;
+			bl_name = "backlight_pwm";
+			bl_level_default_uboot_kernel = <100 100>;
+			bl_level_attr = <255 10 /*max, min*/
+				128 128>; /*mid, mid_mapping*/
+			bl_ctrl_method = <1>; /*1=pwm,2=pwm_combo,3=ldim*/
+			bl_power_attr = <0 /*en_gpio_index*/
+				1 0 /*on_value, off_value*/
+				200 200>; /*on_delay(ms), off_delay(ms)*/
+			bl_pwm_port = "PWM_C";
+			bl_pwm_attr = <1 /*pwm_method(0=negative, 1=positvie)*/
+				180 /*pwm_freq(pwm:Hz, pwm_vs:multiple of vs)*/
+				100 25>; /*duty_max(%), duty_min(%)*/
+			bl_pwm_power = <1 0 /*pwm_gpio_index, pwm_gpio_off*/
+				10 10>; /*pwm_on_delay(ms), pwm_off_delay(ms)*/
+			bl_pwm_en_sequence_reverse = <0>; /* 1 for reverse */
+		};
+		backlight_1{
+			index = <1>;
+			bl_name = "backlight_pwm_vs";
+			bl_level_default_uboot_kernel = <100 100>;
+			bl_level_attr = <255 10 /*max, min*/
+				128 128>; /*mid, mid_mapping*/
+			bl_ctrl_method = <1>; /*1=pwm,2=pwm_combo,3=ldim*/
+			bl_power_attr = <0  /*en_gpio_index*/
+				1 0 /*on_value, off_value*/
+				200 200>; /* on_delay(ms), off_delay(ms)*/
+			bl_pwm_port = "PWM_VS";
+			bl_pwm_attr = <1 /*pwm_method(0=negative, 1=positvie)*/
+				2 /*pwm_freq(pwm:Hz, pwm_vs:multiple of vs)*/
+				100 25>; /*duty_max(%), duty_min(%)*/
+			bl_pwm_power = <1 0 /*pwm_gpio_index, pwm_gpio_off*/
+				10 10>; /*pwm_on_delay(ms), pwm_off_delay(ms)*/
+			bl_pwm_en_sequence_reverse = <0>; /* 1 for reverse */
+		};
+		backlight_2{
+			index = <2>;
+			bl_name = "backlight_pwm_combo";
+			bl_level_default_uboot_kernel = <31 100>;
+			bl_level_attr = <255 10 /*max, min*/
+				128 128>; /*mid, mid_mapping*/
+			bl_ctrl_method = <2>; /*1=pwm,2=pwm_combo,3=ldim*/
+			bl_power_attr = <0 /*en_gpio_index*/
+				1 0  /*on_value, off_value*/
+				410 110>; /*on_delay(ms), off_delay(ms)*/
+			bl_pwm_combo_level_mapping = <255 10 /*pwm_0 range*/
+				0 0>; /*pwm_1 range*/
+			bl_pwm_combo_port = "PWM_C","PWM_D";
+			bl_pwm_combo_attr = <1 /*pwm0 method*/
+				180 /*pwm0 freq(pwm:Hz, pwm_vs:multiple of vs)*/
+				100 25 /*pwm0 duty_max(%), duty_min(%)*/
+				1 /*pwm1 method*/
+				18000 /*pwm1 freq(pwm:Hz, pwm_vs:multi of vs)*/
+				80 80>; /*pwm1 duty_max(%), duty_min(%)*/
+			bl_pwm_combo_power = <1 0 /*pwm0 gpio_index, gpio_off*/
+				2 0 /*pwm1 gpio_index, gpio_off*/
+				10 10>; /*pwm_on_delay(ms), pwm_off_delay(ms)*/
+		};
+		backlight_3{
+			index = <3>;
+			bl_name = "pwm_combo_ldim_test";
+			bl_level_default_uboot_kernel = <31 100>;
+			bl_level_attr = <255 10 /*max, min*/
+				128 128>; /*mid, mid_mapping*/
+			bl_ctrl_method = <2>; /*1=pwm,2=pwm_combo,3=ldim*/
+			bl_power_attr = <0 /*en_gpio_index*/
+				1 0  /*on_value, off_value*/
+				410 110>; /*on_delay(ms), off_delay(ms)*/
+			bl_pwm_combo_level_mapping = <255 10 /*pwm_0 range*/
+				0 0>; /*pwm_1 range*/
+			bl_pwm_combo_port = "PWM_C","PWM_D";
+			bl_pwm_combo_attr = <1 /*pwm0 method*/
+				180 /*pwm0 freq(pwm:Hz, pwm_vs:multiple of vs)*/
+				100 25 /*pwm0 duty_max(%), duty_min(%)*/
+				1 /*pwm1 method*/
+				18000 /*pwm1 freq(pwm:Hz, pwm_vs:multi of vs)*/
+				80 80>; /*pwm1 duty_max(%), duty_min(%)*/
+			bl_pwm_combo_power = <1 0 /*pwm0 gpio_index, gpio_off*/
+				2 0 /*pwm1 gpio_index, gpio_off*/
+				10 10>; /*pwm_on_delay(ms), pwm_off_delay(ms)*/
+			bl_ldim_region_row_col = <2 10>;
+		};
+		backlight_4{
+			index = <4>;
+			bl_name = "ldim_global";
+			bl_level_default_uboot_kernel = <100 100>;
+			bl_level_attr = <255 10 /*max, min*/
+				128 128>; /*mid, mid_mapping*/
+			bl_ctrl_method = <3>; /*1=pwm,2=pwm_combo,3=ldim*/
+			bl_power_attr = <0xff /*en_gpio_index*/
+				1 0  /*on_value, off_value*/
+				200 200>; /*on_delay(ms), off_delay(ms)*/
+			bl_ldim_region_row_col = <1 1>;
+			bl_ldim_mode = <1>; /*0=left/right side
+					     *1=top/bottom side
+					     *2=direct
+					     */
+			ldim_dev_index = <1>;
+		};
+		backlight_5{
+			index = <5>;
+			bl_name = "ldim_iw7027";
+			bl_level_default_uboot_kernel = <100 100>;
+			bl_level_attr = <255 10 /*max, min*/
+				128 128>; /*mid, mid_mapping*/
+			bl_ctrl_method = <3>; /*1=pwm,2=pwm_combo,3=ldim*/
+			bl_power_attr = <0 /*en_gpio_index*/
+				1 0  /*on_value, off_value*/
+				200 200>; /*on_delay(ms), off_delay(ms)*/
+			bl_ldim_region_row_col = <1 10>;
+			bl_ldim_mode = <1>; /*0=left/right side
+					     *1=top/bottom side
+					     *2=direct
+					     */
+			ldim_dev_index = <2>;
+		};
+	};
+
+	bl_pwm_conf:bl_pwm_conf{
+		pwm_channel_0 {
+			pwm_port_index = <2>;
+			pwms = <&pwm_cd MESON_PWM_0 30040 0>;
+		};
+		pwm_channel_1 {
+			pwm_port_index = <3>;
+			pwms = <&pwm_cd MESON_PWM_1 30040 0>;
+		};
+	};
+
+	local_dimming_device {
+		compatible = "amlogic, ldim_dev";
+		status = "okay";
+		pinctrl-names = "ldim_pwm",
+			"ldim_pwm_vs",
+			"ldim_pwm_combo",
+			"ldim_pwm_vs_combo",
+			"ldim_pwm_off",
+			"ldim_pwm_combo_off";
+		pinctrl-0 = <&pwm_c_pins3>;
+		pinctrl-1 = <&bl_pwm_vs_on_pins>;
+		pinctrl-2 = <&pwm_c_pins3 &pwm_d_pins2>;
+		pinctrl-3 = <&bl_pwm_vs_on_pins &pwm_d_pins2>;
+		pinctrl-4 = <&bl_pwm_off_pins>;
+		pinctrl_version = <1>; /* for uboot */
+		ldim_pwm_config = <&bl_pwm_conf>;
+
+		/* pwm port: PWM_A, PWM_B, PWM_C, PWM_D, PWM_E, PWM_F, PWM_VS*/
+		ldim_dev-gpios = <&gpio_ao GPIOAO_11 GPIO_ACTIVE_HIGH
+			&gpio GPIODV_2 GPIO_ACTIVE_HIGH
+			&gpio GPIOH_10 GPIO_ACTIVE_HIGH>;
+		ldim_dev_gpio_names = "GPIOAO_11","GPIODV_2","GPIOH_10";
+
+		ldim_dev_0 {
+			index = <0>;
+			type = <0>; /*0=normal, 1=spi, 2=i2c*/
+			ldim_dev_name = "ob3350";
+			ldim_pwm_port = "PWM_C";
+			ldim_pwm_attr = <0 /* pol */
+				200 /*freq(pwm:Hz, pwm_vs:multiple of vs)*/
+				50>;/*default duty(%)*/
+			en_gpio_on_off = <0 /*ldim_dev-gpios index*/
+				1 0>; /*on_level, off_level*/
+			dim_max_min = <100 20>; /*dim_max, dim_min*/
+		};
+		ldim_dev_1 {
+			index = <1>;
+			type = <0>; /*0=normal, 1=spi, 2=i2c*/
+			ldim_dev_name = "global";
+			ldim_pwm_port = "PWM_C";
+			ldim_pwm_attr = <1 /* pol */
+				180 /*freq(pwm:Hz, pwm_vs:multiple of vs)*/
+				50>;/*default duty(%)*/
+			analog_pwm_port = "PWM_D";
+			analog_pwm_attr = <1 /*pol(0=negative, 1=positvie)*/
+				18000 /*freq(pwm:Hz)*/
+				100 25 /*duty_max(%), duty_min(%)*/
+				80>;   /*default duty(%)*/
+			en_gpio_on_off = <0 /*ldim_dev-gpios index*/
+				1 0>; /*on_level, off_level*/
+			dim_max_min = <100 20>; /*dim_max, dim_min*/
+		};
+
+		ldim_dev_2 {
+			index = <2>;
+			type = <1>; /* 0=normal,1=spi,2=i2c */
+			ldim_dev_name = "iw7027";
+			ldim_pwm_port = "PWM_VS";
+			ldim_pwm_attr = <1  /* pol */
+				2 /*freq(pwm:Hz, pwm_vs:multiple of vs)*/
+				50>;/*default duty(%)*/
+			spi_bus_num = <0>;
+			spi_chip_select = <0>;
+			spi_max_frequency = <1000000>; /* unit: hz */
+			spi_mode = <0>; /* mode: 0, 1, 2, 3 */
+			spi_cs_delay = <10  /* hold_high_delay */
+				100>; /* clk_cs_delay (unit: us) */
+			en_gpio_on_off = <0 /* ldim_dev-gpios index */
+				1 /* on_level */
+				0>; /* off_level */
+			lamp_err_gpio = <0xff>;
+				/* ldim_dev-gpios index, 0xff=invalid */
+			spi_write_check = <0>; /* 0=disable, 1=enable */
+
+			dim_max_min = <0xfff 0x7f>; /* dim_max, dim_min */
+			ldim_region_mapping = <0 1 2 3 4 5 6 7 8 9>;
+
+			cmd_size = <0xff>;
+			/* init: (type, data...) */
+			/*   type: 0x00=cmd with delay,
+			 *         0xc0=cmd,
+			 *         0xfd=delay,
+			 *         0xff=ending
+			 */
+			/*   data: spi data, fill 0x0 for no use */
+			/*   delay: unit ms */
+			init_on = <
+				0xc0 2 0x23 0x03
+				0xc0 2 0x24 0xff
+				0xc0 2 0x25 0x00
+				0xc0 2 0x26 0x00
+				0xc0 2 0x27 0x60
+				0xc0 2 0x29 0x00
+				0xc0 2 0x2a 0x00
+				0xc0 2 0x2b 0x00
+				0xc0 2 0x2c 0x73
+				0xc0 2 0x2d 0x37
+				0xc0 2 0x31 0x93
+				0xc0 2 0x32 0x0f
+				0xc0 2 0x33 0xff
+				0xc0 2 0x34 0xc8
+				0xc0 2 0x35 0xbf
+				0xff 0>;
+			init_off = <0xff 0>;
+		};
+		ldim_dev_3 {
+			index = <3>;
+			type = <1>; /* 0=normal,1=spi,2=i2c */
+			ldim_dev_name = "as3824";
+			ldim_pwm_port = "PWM_VS";
+			ldim_pwm_attr = <1  /* pol */
+				1 /*freq(pwm:Hz, pwm_vs:multiple of vs)*/
+				50>;/*default duty(%)*/
+			spi_bus_num = <0>;
+			spi_chip_select = <0>;
+			spi_max_frequency = <1000000>; /* unit: hz */
+			spi_mode = <0>; /* mode: 0, 1, 2, 3 */
+			spi_cs_delay = <10  /* hold_high_delay */
+				100>; /* clk_cs_delay (unit: us) */
+			en_gpio_on_off = <2 /* ldim_dev-gpios index */
+				1 /* on_level */
+				0>; /* off_level */
+			lamp_err_gpio = <0xff>;
+				/* ldim_dev-gpios index, 0xff=invalid */
+			spi_write_check = <0>; /* 0=disable, 1=enable */
+
+			dim_max_min = <0xfff 0x00>; /* dim_max, dim_min */
+			ldim_region_mapping =
+				<0 1 2 3
+				4 5 6 7
+				8 9 10 11
+				12 13 14 15
+				16 17 18 19
+				20 21 22 23
+				24 25 26 27
+				28 29 30 31
+				32 33 34 35
+				36 37 38 39>;
+			ic_quantity = <4>;
+			ic_mapping =
+				< 2 2 2 2
+				2 2 2 2
+				2 2 1 1
+				1 1 1 1
+				1 1 1 1
+				4 4 4 4
+				4 4 4 4
+				4 4 3 3
+				3 3 3 3
+				3 3 3 3>;
+			channel_mapping =
+				< 9 10 1 2
+				3 4 5 6
+				7 8 9 10
+				1 2 3 4
+				5 6 7 8
+				9 10 1 2
+				3 4 5 6
+				7 8 9 10
+				1 2 3 4
+				5 6 7 8>;
+
+			cmd_size = <0xff>;
+			/* init: (type, data...) */
+			/*   type: 0x00=cmd with delay,
+			 *         0xc0=cmd,
+			 *         0xfd=delay,
+			 *         0xff=ending
+			 */
+			/*   data: spi data, fill 0x0 for no use */
+			/*   delay: unit ms */
+			init_on = <
+				0xc0 2 0x36 0xca
+				0xc0 2 0x03 0x8f
+				0xc0 2 0x04 0x00
+				0xc0 2 0x05 0x00
+				0xc0 2 0x06 0x00
+				0xc0 2 0x07 0x80
+				0xc0 2 0x08 0x00
+				0xc0 2 0x09 0x00
+				0xc0 2 0x0a 0x00
+				0xc0 2 0x0b 0x00
+				0xc0 2 0x0c 0x80
+				0xc0 2 0x0d 0x00
+				0xc0 2 0x0e 0xff
+				0xc0 2 0x0f 0xff
+				0xc0 2 0x10 0x00
+				0xc0 2 0x11 0x00
+				0xc0 2 0x12 0x05
+				0xc0 2 0x13 0xc2
+				0xc0 2 0x14 0xff
+				0xc0 2 0x15 0x0f
+				0xc0 2 0x61 0x7f
+				0xc0 2 0x62 0xf8
+				0xc0 2 0x67 0x06
+				0xc0 2 0x01 0xff
+				0xc0 2 0x02 0xff
+				0xc0 2 0x36 0xac
+				0xff 0>;
+			init_off = <0xff 0>;
+		};
+		ldim_dev_4 {
+			index = <4>;
+			type = <1>; /* 0=normal,1=spi,2=i2c */
+			ldim_dev_name = "as3824";
+			ldim_pwm_port = "PWM_VS";
+			ldim_pwm_attr = <1  /* pol */
+				1 /*freq(pwm:Hz, pwm_vs:multiple of vs)*/
+				50>;/*default duty(%)*/
+			spi_bus_num = <0>;
+			spi_chip_select = <0>;
+			spi_max_frequency = <1000000>; /* unit: hz */
+			spi_mode = <0>; /* mode: 0, 1, 2, 3 */
+			spi_cs_delay = <10  /* hold_high_delay */
+				100>; /* clk_cs_delay (unit: us) */
+			en_gpio_on_off = <2 /* ldim_dev-gpios index */
+				1 /* on_level */
+				0>; /* off_level */
+			lamp_err_gpio = <0xff>;
+				/* ldim_dev-gpios index, 0xff=invalid */
+			spi_write_check = <0>; /* 0=disable, 1=enable */
+
+			dim_max_min = <0xfff 0x00>; /* dim_max, dim_min */
+			ldim_region_mapping =
+				<0 1 2 3 4 5
+				6 7 8 9 10 11
+				12 13 14 15 16 17
+				18 19	20 21 22 23
+				24 25 26 27	28 29
+				30 31 32 33 34 35
+				36 37 38 39 40 41
+				42 43 44 45 46 47
+				48 49 50 51 52 53
+				54 55 56 57 58 59
+				60 61 62 63 64 65
+				66 67 68 69 70 71
+				72 73 74 75 76 77>;
+			ic_quantity = <8>;
+			ic_mapping =
+				< 2 2 2 2	2 2
+				2 2 2 1 1 1
+				1 1 1 1	1 1
+				1 1 1 1 1 1
+				4 4 4 4	4 4
+				4 4	3 3	3 3
+				3 3	3 3 3 3
+				6 6 6 6 6 5
+				5 5 5 5 5 5
+				5 5 5 5 5 5
+				8 8 8 8 8 7
+				7 7 7 7 7 7
+				7 7 7 7 7 7>;
+			channel_mapping =
+				< 9 7 8 5 6 3
+				4 1 2 15 16 13
+				14 11 12 9 10 7
+				8 5 6 3 4 1
+				7 8 5 6 3 4
+				1 2 15 16 13 14
+				11 12 9 10 7 8
+				5 3 4 1 2 15
+				16 13 14 11 12 9
+				10 7 8 5 6 3
+				5 3 4 1 2 15
+				16 13 14 11 12 9
+				10 7 8 5 6 3>;
+
+			cmd_size = <0xff>;
+			/* init: (type, data...) */
+			/*   type: 0x00=cmd with delay,
+			 *         0xc0=cmd,
+			 *         0xfd=delay,
+			 *         0xff=ending
+			 */
+			/*   data: spi data, fill 0x0 for no use */
+			/*   delay: unit ms */
+			init_on = <
+				0xc0 2 0x36 0xca
+				0xc0 2 0x03 0x8f
+				0xc0 2 0x04 0x00
+				0xc0 2 0x05 0x00
+				0xc0 2 0x06 0x00
+				0xc0 2 0x07 0x80
+				0xc0 2 0x08 0x00
+				0xc0 2 0x09 0x00
+				0xc0 2 0x0a 0x00
+				0xc0 2 0x0b 0x00
+				0xc0 2 0x0c 0x93
+				0xc0 2 0x0d 0x01
+				0xc0 2 0x0e 0xff
+				0xc0 2 0x0f 0xff
+				0xc0 2 0x10 0x00
+				0xc0 2 0x11 0x00
+				0xc0 2 0x12 0x05
+				0xc0 2 0x13 0xc2
+				0xc0 2 0x14 0xff
+				0xc0 2 0x15 0x0f
+				0xc0 2 0x61 0x7f
+				0xc0 2 0x62 0xf8
+				0xc0 2 0x67 0x06
+				0xc0 2 0x01 0xff
+				0xc0 2 0x02 0xff
+				0xc0 2 0x36 0xac
+				0xff 0>;
+			init_off = <0xff 0>;
+		};
+		ldim_dev_5 {
+			index = <5>;
+			type = <1>; /* 0=normal,1=spi,2=i2c */
+			ldim_dev_name = "as3824";
+			ldim_pwm_port = "PWM_VS";
+			ldim_pwm_attr = <1  /* pol */
+				1 /*freq(pwm:Hz, pwm_vs:multiple of vs)*/
+				50>;/*default duty(%)*/
+			spi_bus_num = <0>;
+			spi_chip_select = <0>;
+			spi_max_frequency = <1000000>; /* unit: hz */
+			spi_mode = <0>; /* mode: 0, 1, 2, 3 */
+			spi_cs_delay = <10  /* hold_high_delay */
+				100>; /* clk_cs_delay (unit: us) */
+			en_gpio_on_off = <2 /* ldim_dev-gpios index */
+				1 /* on_level */
+				0>; /* off_level */
+			lamp_err_gpio = <0xff>;
+				/* ldim_dev-gpios index, 0xff=invalid */
+			spi_write_check = <0>; /* 0=disable, 1=enable */
+
+			dim_max_min = <0xfff 0x00>; /* dim_max, dim_min */
+			ldim_region_mapping =
+				<0 1 2 3 4 5 6
+				7 8 9 10 11 12 13
+				14 15	16 17 18 19	20
+				21 22 23 24 25 26 27
+				28 29 30 31	32 33 34
+				35 36 37 38 39 40 41
+				42 43 44 45 45 47 48
+				49 50 51 52 53 54 55
+				56 57 58 59 60 61 62
+				63 64 65 66 67 68 69
+				70 71 72 73 74 75 76
+				77 78 79 80 81 82 83
+				84 85 86 87 88 89 90
+				91 92 93 94 95 96 97
+				98 99 100 101 102 103 104
+				105 106 107 108 109 110 111>;
+			ic_quantity = <10>;
+			ic_mapping =
+				< 2 2 2 2	2 2 2
+				2	2 1 1	1 1 1
+				1 1 1 1 1 1 1
+				1 1 1 1 4 4 4
+				4	4 4 4 4 3 3
+				3 3	3 3 3 3 3
+				3 3 3 3 3 3 3
+				6 6 6 6 6 5 5
+				5 5 5 5 5 5 5
+				5 5 5 5 5 5 5
+				8 8 8 8 8 7 7
+				7 7 7 7 7 7 7
+				7 7 7 7 7 7 7
+				10 10 10 10 10 9 9
+				9 9 9 9 9 9 9
+				9 9 9 9 9 9 9>;
+			channel_mapping =
+				< 9 7 8 5 6 3 4
+				1 2 15 16 13 14 11
+				12 9 10 7 8 5 6
+				3 4 1 2 7 8 5
+				6 3 4 1 2 15 16
+				13 14 11 12 9 10 7
+				8 5 6 3 4 1 2
+				5 3 4 1 2 15 16
+				13 14 11 12 9 10 7
+				8 5 6 3 4 1 2
+				5 3 4 1 2 15 16
+				13 14 11 12 9 10 7
+				8 5 6 3 4 1 2
+				5 3 4 1 2 15 16
+				13 14 11 12 9 10 7
+				8 5 6 3 4 1 2>;
+
+			cmd_size = <0xff>;
+			/* init: (type, data...) */
+			/*   type: 0x00=cmd with delay,
+			 *         0xc0=cmd,
+			 *         0xfd=delay,
+			 *         0xff=ending
+			 */
+			/*   data: spi data, fill 0x0 for no use */
+			/*   delay: unit ms */
+			init_on = <
+				0xc0 2 0x36 0xca
+				0xc0 2 0x03 0x8f
+				0xc0 2 0x04 0x00
+				0xc0 2 0x05 0x00
+				0xc0 2 0x06 0x00
+				0xc0 2 0x07 0x80
+				0xc0 2 0x08 0x00
+				0xc0 2 0x09 0x00
+				0xc0 2 0x0a 0x00
+				0xc0 2 0x0b 0x00
+				0xc0 2 0x0c 0xb3
+				0xc0 2 0x0d 0x01
+				0xc0 2 0x0e 0xff
+				0xc0 2 0x0f 0xff
+				0xc0 2 0x10 0x00
+				0xc0 2 0x11 0x00
+				0xc0 2 0x12 0x05
+				0xc0 2 0x13 0xc2
+				0xc0 2 0x14 0xff
+				0xc0 2 0x15 0x0f
+				0xc0 2 0x61 0x7f
+				0xc0 2 0x62 0xf8
+				0xc0 2 0x67 0x06
+				0xc0 2 0x01 0xff
+				0xc0 2 0x02 0xff
+				0xc0 2 0x36 0xac
+				0xff 0>;
+			init_off = <0xff 0>;
+		};
+	};
+}; /* end of / */
diff --git a/arch/arm/boot/dts/amlogic/mesontm2_t962x3_llama-panel_v12.dtsi b/arch/arm/boot/dts/amlogic/mesontm2_t962x3_llama-panel_v12.dtsi
new file mode 100644
index 000000000000..4ef68652bf00
--- /dev/null
+++ b/arch/arm/boot/dts/amlogic/mesontm2_t962x3_llama-panel_v12.dtsi
@@ -0,0 +1,1380 @@
+/*
+ * arch/arm/boot/dts/amlogic/mesontm2_t962x3_ab301-panel.dtsi
+ *
+ * Copyright (C) 2016 Amlogic, Inc. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ */
+
+/ {
+	lcd {
+		compatible = "amlogic, lcd-tm2";
+		status = "okay";
+		mode = "tv";
+		fr_auto_policy = <1>; /* 0=disable, 1=60/50hz, 2=60/50/48hz */
+		key_valid = <1>;
+		clocks = <&clkc CLKID_VCLK2_ENCL
+			&clkc CLKID_VCLK2_VENCL
+			&clkc CLKID_TCON
+			&clkc CLKID_FCLK_DIV5
+			&clkc CLKID_TCON_PLL_COMP>;
+		clock-names = "encl_top_gate",
+			"encl_int_gate",
+			"tcon_gate",
+			"fclk_div5",
+			"clk_tcon";
+		reg = <0xff660000 0xd000
+			0xff634400 0x300>;
+		interrupts = <0 3 1
+			0 78 1
+			0 88 1>;
+		interrupt-names = "vsync","vbyone","tcon";
+		pinctrl-names = "vbyone","vbyone_off",
+				"tcon_p2p","tcon_p2p_usit","tcon_p2p_off",
+				"tcon_mlvds","tcon_mlvds_off";
+		pinctrl-0 = <&lcd_vbyone_pins>;
+		pinctrl-1 = <&lcd_vbyone_off_pins>;
+		pinctrl-2 = <&lcd_tcon_p2p_pins>;
+		pinctrl-3 = <&lcd_tcon_p2p_usit_pins>;
+		pinctrl-4 = <&lcd_tcon_p2p_off_pins>;
+		pinctrl-5 = <&lcd_tcon_mlvds_pins>;
+		pinctrl-6 = <&lcd_tcon_mlvds_off_pins>;
+		pinctrl_version = <2>; /* for uboot */
+		memory-region = <&lcd_tcon_reserved>;
+
+		/* power type:(0=cpu_gpio, 2=signal, 3=extern, 0xff=ending) */
+		/* power index:(gpios_index, or extern_index, 0xff=invalid) */
+		/* power value:(0=output low, 1=output high, 2=input) */
+		/* power delay:(unit in ms) */
+		lcd_cpu-gpios = <&gpio_ao GPIOAO_4 GPIO_ACTIVE_HIGH
+			&gpio GPIOH_2 GPIO_ACTIVE_HIGH
+			&gpio GPIOH_3 GPIO_ACTIVE_HIGH>;
+		lcd_cpu_gpio_names = "GPIOAO_4","GPIOH_2","GPIOH_3";
+
+		lvds_0{
+			model_name = "1080p-vfreq";
+			interface = "lvds"; /*lcd_interface(lvds, vbyone)*/
+			basic_setting = <
+				1920 1080 /*h_active, v_active*/
+				2200 1125 /*h_period, v_period*/
+				8      /*lcd_bits */
+				16 9>; /*screen_widht, screen_height*/
+			range_setting = <
+				2060 2650  /*h_period_min,max*/
+				1100 1480  /*v_period_min,max*/
+				120000000 160000000>; /*pclk_min,max*/
+			lcd_timing = <
+				44 148 0  /*hs_width, hs_bp, hs_pol*/
+				5  30 0>; /*vs_width, vs_bp, vs_pol*/
+			clk_attr = <
+				2 /*fr_adj_type
+				   *(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
+				   * 4=hdmi_mode)
+				   */
+				15 /*clk_ss_level*/
+				1 /*clk_auto_generate*/
+				0>; /*pixel_clk(unit in Hz)*/
+			lvds_attr = <
+				1  /*lvds_repack*/
+				1  /*dual_port*/
+				0  /*pn_swap*/
+				0  /*port_swap*/
+				0>; /*lane_reverse*/
+			phy_attr=<0xf 0>; /*vswing_level, preem_level*/
+
+			/* power step: type, index, value, delay(ms) */
+			power_on_step = <
+				0 0 1 20   /*panel power on*/
+				2 0 0 0   /*signal enable*/
+				0xff 0 0 0>; /*ending*/
+			power_off_step = <
+				2 0 0 10  /*signal disable*/
+				0 0 0 100 /*panel power off*/
+				0xff 0 0 0>; /*ending*/
+			backlight_index = <0>;
+		};
+
+		lvds_1{
+			model_name = "1080p-hfreq_hdmi";
+			interface = "lvds"; /*lcd_interface(lvds, vbyone)*/
+			basic_setting = <
+				1920 1080 /*h_active, v_active*/
+				2200 1125 /*h_period, v_period*/
+				8      /*lcd_bits*/
+				16 9>; /*screen_widht, screen_height*/
+			range_setting = <
+				2080 2720 /*h_period min, max*/
+				1100 1380 /*v_period min, max*/
+				133940000 156000000>; /*pclk_min, max*/
+			lcd_timing = <
+				44 148 0   /*hs_width, hs_bp, hs_pol*/
+				5  30  0>; /*vs_width, vs_bp, vs_pol*/
+			clk_attr = <
+				4 /*fr_adj_type
+				   *(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
+				   * 4=hdmi_mode)
+				   */
+				0 /*clk_ss_level */
+				1 /*clk_auto_generate*/
+				0>; /*pixel_clk(unit in Hz)*/
+			lvds_attr = <
+				1 /*lvds_repack*/
+				1 /*dual_port*/
+				0 /*pn_swap*/
+				0 /*port_swap*/
+				0>; /*lane_reverse*/
+			phy_attr=<0xf 0>; /*vswing_level, preem_level*/
+
+			/* power step: type, index, value, delay(ms) */
+			power_on_step = <
+				0 0 1 20  /*panel power on*/
+				2 0 0 0   /*signal enable*/
+				0xff 0 0 0>; /*ending*/
+			power_off_step = <
+				2 0 0 10  /*signal disable*/
+				0 0 0 100 /*panel power off*/
+				0xff 0 0 0>; /*ending*/
+			backlight_index = <0>;
+		};
+		lvds_2{
+			model_name = "768p-vfreq";
+			interface = "lvds"; /*lcd_interface(lvds, vbyone)*/
+			basic_setting = <
+				1366 768 /*h_active, v_active*/
+				1560 806 /*h_period, v_period*/
+				8      /*lcd_bits*/
+				16 9>; /*screen_widht, screen_height*/
+			range_setting = <
+				1460 2000 /*h_period_min, max */
+				784 1015  /*v_period_min, max */
+				50000000 85000000>; /*pclk_min, max*/
+			lcd_timing = <
+				56 64 0   /*hs_width, hs_bp, hs_pol*/
+				3  28 0>; /*vs_width, vs_bp, vs_pol*/
+			clk_attr = <
+				2 /*fr_adj_type
+				   *(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
+				   * 4=hdmi_mode)
+				   */
+				15 /*clk_ss_level*/
+				1 /*clk_auto_generate*/
+				0>; /*pixel_clk(unit in Hz)*/
+			lvds_attr = <
+				1  /*lvds_repack*/
+				0  /*dual_port*/
+				0  /*pn_swap*/
+				0  /*port_swap*/
+				0>; /*lane_reverse*/
+			phy_attr=<0xf 0>; /*vswing_level, preem_level*/
+
+			/* power step: type, index, value, delay(ms) */
+			power_on_step = <
+				0 0 1 20  /*panel power on*/
+				2 0 0 0   /*signal enable*/
+				0xff 0 0 0>; /*ending*/
+			power_off_step = <
+				2 0 0 10  /*signal disable*/
+				0 0 0 100 /*panel power off*/
+				0xff 0 0 0>; /*ending*/
+			backlight_index = <0>;
+		};
+		vbyone_0{
+			model_name = "public_2region";
+			interface = "vbyone"; /*lcd_interface(lvds, vbyone)*/
+			basic_setting = <
+				3840 2160 /*h_active, v_active*/
+				4400 2250 /*h_period, v_period*/
+				10     /*lcd_bits */
+				16 9>; /*screen_widht, screen_height*/
+			range_setting = <
+				4240 4800 /*h_period_min, max*/
+				2200 2760 /*v_period_min, max*/
+				480000000 624000000>; /*pclk_min, max*/
+			lcd_timing = <
+				33 477 0  /*hs_width, hs_bp, hs_pol*/
+				6  65 0>; /*vs_width, vs_bp, vs_pol*/
+			clk_attr = <
+				2 /*fr_adj_type
+				   *(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
+				   * 4=hdmi_mode)
+				   */
+				3 /*clk_ss_level*/
+				1 /*clk_auto_generate*/
+				0>; /*pixel_clk(unit in Hz)*/
+			vbyone_attr = <
+				8 /*lane_count*/
+				2 /*region_num*/
+				4 /*byte_mode*/
+				4>; /*color_fmt*/
+			vbyone_intr_enable = <
+				1 /*vbyone_intr_enable */
+				3>; /*vbyone_vsync_intr_enable*/
+			phy_attr=<0xf 1>; /* vswing_level, preem_level */
+			hw_filter=<0 0>;  /* filter_time, filter_cnt*/
+
+			/* power step: type, index, value, delay(ms) */
+			power_on_step = <0 0 1 50 /*panel power on*/
+					2 0 0 10  /*signal enable*/
+					0xff 0 0 0>; /*ending*/
+			power_off_step = <2 0 0 10 /*signal disable*/
+					0 0 0 200  /*panel power off*/
+					0xff 0 0 0>; /*ending*/
+			backlight_index = <2>;
+		};
+		vbyone_1{
+			model_name = "public_1region";
+			interface = "vbyone"; /*lcd_interface(lvds, vbyone)*/
+			basic_setting = <
+				3840 2160 /*h_active, v_active*/
+				4400 2250 /*h_period, v_period*/
+				10     /*lcd_bits*/
+				16 9>; /*screen_widht, screen_height*/
+			range_setting = <
+				4240 4800 /*h_period_min, max*/
+				2200 2790 /*v_period_min, max*/
+				552000000 632000000>; /*pclk_min,max*/
+			lcd_timing = <
+				33 477 0   /*hs_width, hs_bp, hs_pol*/
+				6  65  0>; /*vs_width, vs_bp, vs_pol*/
+			clk_attr = <
+				2 /*fr_adj_type
+				   *(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
+				   * 4=hdmi_mode)
+				   */
+				3 /*clk_ss_level*/
+				1 /*clk_auto_generate*/
+				0>; /*pixel_clk(unit in Hz)*/
+			vbyone_attr = <
+				8 /*lane_count*/
+				1 /*region_num*/
+				4 /*byte_mode*/
+				4>; /*color_fmt*/
+			vbyone_intr_enable = <
+				1   /*vbyone_intr_enable*/
+				3>; /*vbyone_vsync_intr_enable*/
+			phy_attr=<0xf 1>; /* vswing_level, preem_level */
+			hw_filter=<0 0>;  /* filter_time, filter_cnt*/
+
+			/* power step: type, index, value, delay(ms) */
+			power_on_step = <
+				0 0 1 50 /*panel power on*/
+				2 0 0 10 /*signal enable*/
+				0xff 0 0 0>; /*ending*/
+			power_off_step = <
+				2 0 0 10  /*signal disable*/
+				0 0 0 200 /*panel power off*/
+				0xff 0 0 0>; /*ending*/
+			backlight_index = <2>;
+		};
+		vbyone_2{
+			model_name = "public_2region_hdmi";
+			interface = "vbyone"; /*lcd_interface(lvds, vbyone)*/
+			basic_setting = <
+				3840 2160 /*h_active, v_active*/
+				4400 2250 /*h_period, v_period*/
+				10     /*lcd_bits*/
+				16 9>; /*screen_widht, screen_height*/
+			range_setting = <
+				4240 4800 /*h_period_min, max*/
+				2200 2760 /*v_period_min, max*/
+				480000000 624000000>; /*v_period_min, max*/
+			lcd_timing = <
+				33 477 0 /*hs_width, hs_bp, hs_pol*/
+				6 65 0>; /*vs_width, vs_bp, vs_pol*/
+			clk_attr = <
+				4 /*fr_adj_type
+				   *(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
+				   * 4=hdmi_mode)
+				   */
+				0 /*clk_ss_level*/
+				1 /*clk_auto_generate*/
+				0>; /*pixel_clk(unit in Hz)*/
+			vbyone_attr = <
+				8 /*lane_count*/
+				2 /*region_num*/
+				4 /*byte_mode*/
+				4>; /*color_fmt*/
+			vbyone_intr_enable = <
+				1   /*vbyone_intr_enable*/
+				3>; /*vbyone_vsync_intr_enable*/
+			phy_attr=<0xf 1>; /* vswing_level, preem_level */
+			hw_filter=<0 0>;  /* filter_time, filter_cnt*/
+
+			/* power step: type, index, value, delay(ms) */
+			power_on_step = <
+				0 0 1 50 /*panel power on*/
+				2 0 0 10 /*signal enable*/
+				0xff 0 0 0>; /*ending*/
+			power_off_step = <
+				2 0 0 10  /*signal disable*/
+				0 0 0 200 /*panel power off*/
+				0xff 0 0 0>; /*ending*/
+			backlight_index = <2>;
+		};
+		vbyone_3{
+			model_name = "BOE_HV550QU2";
+			interface = "vbyone"; /*lcd_interface(lvds, vbyone)*/
+			basic_setting = <
+				3840 2160 /*h_active, v_active*/
+				4400 2250 /*h_period, v_period*/
+				10     /*lcd_bits*/
+				16 9>; /*screen_widht, screen_height*/
+			range_setting = <
+				4240 4800 /*h_period_min, max*/
+				2200 2760 /*v_period_min, max*/
+				560000000 624000000>; /*pclk_min, max*/
+			lcd_timing = <
+				33 477 1   /*hs_width, hs_bp, hs_pol*/
+				6  65  0>; /*vs_width, vs_bp, vs_pol*/
+			clk_attr = <
+				2 /*fr_adj_type
+				   *(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
+				   * 4=hdmi_mode)
+				   */
+				3 /*clk_ss_level*/
+				1 /*clk_auto_generate*/
+				0>; /*pixel_clk(unit in Hz)*/
+			vbyone_attr = <
+				8 /*lane_count*/
+				2 /*region_num*/
+				4 /*byte_mode*/
+				4>; /*color_fmt*/
+			vbyone_intr_enable = <
+				1   /*vbyone_intr_enable*/
+				3>; /*vbyone_vsync_intr_enable*/
+			phy_attr=<0xf 1>; /* vswing_level, preem_level */
+			hw_filter=<0 0>;  /* filter_time, filter_cnt*/
+
+			/* power step: type, index, value, delay(ms) */
+			power_on_step = <
+				0 0 1 20 /*panel power on*/
+				0 3 0 10 /*3d_disable*/
+				2 0 0 10 /*signal enable*/
+				0xff 0 0 0>; /*ending*/
+			power_off_step = <
+				2 0 0 10 /*signal disable*/
+				0 3 2 0  /*3d_disable*/
+				0 0 0 100 /*panel power off*/
+				0xff 0 0 0>; /*ending*/
+			backlight_index = <2>;
+		};
+		vbyone_4{
+			model_name = "BOE_HV550QU2_1region";
+			interface = "vbyone"; /*lcd_interface(lvds, vbyone)*/
+			basic_setting = <
+				3840 2160 /*h_active, v_active*/
+				4400 2250 /*h_period, v_period*/
+				10     /*lcd_bits*/
+				16 9>; /*screen_widht, screen_height*/
+			range_setting = <
+				4240 4800 /*h_period_min,max*/
+				2200 2760 /*v_period_min,max*/
+				560000000 624000000>; /*pclk_min, max*/
+			lcd_timing = <
+				33 477 1 /*hs_width, hs_bp, hs_pol*/
+				6 65 0>; /*vs_width, vs_bp, vs_pol*/
+			clk_attr = <
+				2 /*fr_adj_type
+				   *(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
+				   * 4=hdmi_mode)
+				   */
+				3 /*clk_ss_level*/
+				1 /*clk_auto_generate*/
+				0>; /*pixel_clk(unit in Hz)*/
+			vbyone_attr = <
+				8 /*lane_count*/
+				1 /*region_num*/
+				4 /*byte_mode*/
+				4>; /*color_fmt*/
+			vbyone_intr_enable = <
+				1   /*vbyone_intr_enable*/
+				3>; /*vbyone_vsync_intr_enable*/
+			phy_attr=<0xf 1>; /* vswing_level, preem_level */
+			hw_filter=<0 0>;  /* filter_time, filter_cnt*/
+
+			/* power step: type, index, value, delay(ms) */
+			power_on_step = <
+				0 0 1 20 /*panel power on*/
+				0 3 0 10 /*3d_disable*/
+				2 0 0 10 /*signal enable*/
+				0xff 0 0 0>; /*ending*/
+			power_off_step = <
+				2 0 0 10 /*signal disable*/
+				0 3 2 0  /*3d_disable*/
+				0 0 0 100 /*panel power off*/
+				0xff 0 0 0>; /*ending*/
+			backlight_index = <2>;
+		};
+		p2p_0{
+			model_name = "p2p_ceds";
+			interface = "p2p"; /*lcd_interface
+					    *(lvds, vbyone, minilvds, p2p)
+					    */
+			basic_setting = <
+				3840 2160 /*h_active, v_active*/
+				5000 2250 /*h_period, v_period*/
+				8     /*lcd_bits */
+				16 9>; /*screen_widht, screen_height*/
+			range_setting = <
+				4240 5100 /*h_period_min, max*/
+				2200 2760 /*v_period_min, max*/
+				480000000 624000000>; /*pclk_min, max*/
+			lcd_timing = <
+				16 29 0  /*hs_width, hs_bp, hs_pol*/
+				6  65 0>; /*vs_width, vs_bp, vs_pol*/
+			clk_attr = <
+				2 /*fr_adj_type
+				   *(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
+				   * 4=hdmi_mode)
+				   */
+				3 /*clk_ss_level*/
+				1 /*clk_auto_generate*/
+				0>; /*pixel_clk(unit in Hz)*/
+			p2p_attr = <
+				0x0  /* p2p_teyp:
+				      *  0x0=ceds, 0x1=cmpi, 0x2=isp, 0x3=epi,
+				      *  0x10=chpi, 0x11=cspi, 0x12=usit
+				      */
+				12 /* channel_num */
+				0x76543210 /* channel_sel0 */
+				0xba98   /* channel_sel1 */
+				0   /* pn_swap */
+				0>; /* bit_swap */
+			phy_attr=<0xf 1>; /* vswing_level, preem_level */
+
+			/* power step: type, index, value, delay(ms) */
+			power_on_step = <
+				0 0 1 20 /*panel power on*/
+				3 2 0 200 /* extern init voltage */
+				2 0 0 10  /*signal enable*/
+				0xff 0 0 0>; /*ending*/
+			power_off_step = <
+				2 0 0 10 /*signal disable*/
+				0 0 0 100 /*panel power off*/
+				0xff 0 0 0>; /*ending*/
+			backlight_index = <0xff>;
+		};
+		p2p_1{
+			model_name = "p2p_ceds";
+			interface = "p2p"; /*lcd_interface
+					    *(lvds, vbyone, minilvds, p2p)
+					    */
+			basic_setting = <
+				3840 2160 /*h_active, v_active*/
+				5000 2250 /*h_period, v_period*/
+				8     /*lcd_bits */
+				16 9>; /*screen_widht, screen_height*/
+			range_setting = <
+				4240 5100 /*h_period_min, max*/
+				2200 2760 /*v_period_min, max*/
+				480000000 624000000>; /*pclk_min, max*/
+			lcd_timing = <
+				16 29 0  /*hs_width, hs_bp, hs_pol*/
+				6  65 0>; /*vs_width, vs_bp, vs_pol*/
+			clk_attr = <
+				2 /*fr_adj_type
+				   *(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
+				   * 4=hdmi_mode)
+				   */
+				3 /*clk_ss_level*/
+				1 /*clk_auto_generate*/
+				0>; /*pixel_clk(unit in Hz)*/
+			p2p_attr = <
+				0x0  /* p2p_teyp:
+				      *  0x0=ceds, 0x1=cmpi, 0x2=isp, 0x3=epi,
+				      *  0x10=chpi, 0x11=cspi, 0x12=usit
+				      */
+				6 /* channel_num */
+				0x76543210 /* channel_sel0 */
+				0xba98   /* channel_sel1 */
+				0   /* pn_swap */
+				0>; /* bit_swap */
+			phy_attr=<0xf 1>; /* vswing_level, preem_level */
+
+			/* power step: type, index, value, delay(ms) */
+			power_on_step = <
+				0 0 1 20 /*panel power on*/
+				2 0 0 10  /*signal enable*/
+				0xff 0 0 0>; /*ending*/
+			power_off_step = <
+				2 0 0 10 /*signal disable*/
+				0 0 0 100 /*panel power off*/
+				0xff 0 0 0>; /*ending*/
+			backlight_index = <0xff>;
+		};
+		p2p_2{
+			model_name = "p2p_chpi";
+			interface = "p2p"; /*lcd_interface
+					    *(lvds, vbyone, minilvds, p2p)
+					    */
+			basic_setting = <
+				3840 2160 /*h_active, v_active*/
+				4400 2250 /*h_period, v_period*/
+				8     /*lcd_bits */
+				16 9>; /*screen_widht, screen_height*/
+			range_setting = <
+				4240 5100 /*h_period_min, max*/
+				2200 2760 /*v_period_min, max*/
+				480000000 624000000>; /*pclk_min, max*/
+			lcd_timing = <
+				16 29 0  /*hs_width, hs_bp, hs_pol*/
+				6  65 0>; /*vs_width, vs_bp, vs_pol*/
+			clk_attr = <
+				2 /*fr_adj_type
+				   *(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
+				   * 4=hdmi_mode)
+				   */
+				3 /*clk_ss_level*/
+				1 /*clk_auto_generate*/
+				0>; /*pixel_clk(unit in Hz)*/
+			p2p_attr = <
+				0x10  /* p2p_teyp:
+				       *  0x0=ceds, 0x1=cmpi, 0x2=isp, 0x3=epi,
+				       *  0x10=chpi, 0x11=cspi, 0x12=usit
+				       */
+				6 /* channel_num */
+				0x76543210 /* channel_sel0 */
+				0xba98   /* channel_sel1 */
+				0   /* pn_swap */
+				0>; /* bit_swap */
+			phy_attr=<0xf 1>; /* vswing_level, preem_level */
+
+			/* power step: type, index, value, delay(ms) */
+			power_on_step = <
+				0 0 1 20 /*panel power on*/
+				2 0 0 10  /*signal enable*/
+				0xff 0 0 0>; /*ending*/
+			power_off_step = <
+				2 0 0 10 /*signal disable*/
+				0 0 0 100 /*panel power off*/
+				0xff 0 0 0>; /*ending*/
+			backlight_index = <0xff>;
+		};
+		p2p_3{
+			model_name = "p2p_chpi";
+			interface = "p2p"; /*lcd_interface
+					    *(lvds, vbyone, minilvds, p2p)
+					    */
+			basic_setting = <
+				3840 2160 /*h_active, v_active*/
+				4400 2250 /*h_period, v_period*/
+				8     /*lcd_bits */
+				16 9>; /*screen_widht, screen_height*/
+			range_setting = <
+				4240 5100 /*h_period_min, max*/
+				2200 2760 /*v_period_min, max*/
+				480000000 624000000>; /*pclk_min, max*/
+			lcd_timing = <
+				16 29 0  /*hs_width, hs_bp, hs_pol*/
+				6  65 0>; /*vs_width, vs_bp, vs_pol*/
+			clk_attr = <
+				2 /*fr_adj_type
+				   *(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
+				   * 4=hdmi_mode)
+				   */
+				3 /*clk_ss_level*/
+				1 /*clk_auto_generate*/
+				0>; /*pixel_clk(unit in Hz)*/
+			p2p_attr = <
+				0x10  /* p2p_teyp:
+				       *  0x0=ceds, 0x1=cmpi, 0x2=isp, 0x3=epi,
+				       *  0x10=chpi, 0x11=cspi, 0x12=usit
+				       */
+				12 /* channel_num */
+				0x76543210 /* channel_sel0 */
+				0xba98   /* channel_sel1 */
+				0   /* pn_swap */
+				0>; /* bit_swap */
+			phy_attr=<0xf 1>; /* vswing_level, preem_level */
+
+			/* power step: type, index, value, delay(ms) */
+			power_on_step = <
+				0 0 1 20 /*panel power on*/
+				2 0 0 10  /*signal enable*/
+				0xff 0 0 0>; /*ending*/
+			power_off_step = <
+				2 0 0 10 /*signal disable*/
+				0 0 0 100 /*panel power off*/
+				0xff 0 0 0>; /*ending*/
+			backlight_index = <0xff>;
+		};
+		mlvds_0{
+			model_name = "mlvds_1080p";
+			interface = "minilvds"; /*lcd_interface
+						 *(lvds, vbyone, minilvds, p2p)
+						 */
+			basic_setting = <
+				1920 1080 /*h_active, v_active*/
+				2200 1125 /*h_period, v_period*/
+				8     /*lcd_bits */
+				16 9>; /*screen_widht, screen_height*/
+			range_setting = <
+				2080 2720 /*h_period_min, max*/
+				2200 1125 /*v_period_min, max*/
+				133940000 156000000>; /*pclk_min, max*/
+			lcd_timing = <
+				44 148 0  /*hs_width, hs_bp, hs_pol*/
+				5 30 0>; /*vs_width, vs_bp, vs_pol*/
+			clk_attr = <
+				2 /*fr_adj_type
+				   *(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
+				   * 4=hdmi_mode)
+				   */
+				3 /*clk_ss_level*/
+				1 /*clk_auto_generate*/
+				0>; /*pixel_clk(unit in Hz)*/
+			minilvds_attr = <
+				6 /* channel_num */
+				0x76543210 /* channel_sel0 */
+				0xba98     /* channel_sel1 */
+				0x660 /* clk_phase */
+				0   /* pn_swap */
+				0>; /* bit_swap */
+			phy_attr=<0xf 0>; /* vswing_level, preem_level */
+
+			/* power step: type, index, value, delay(ms) */
+			power_on_step = <
+				0 0 1 20 /*panel power on*/
+				2 0 0 10  /*signal enable*/
+				0xff 0 0 0>; /*ending*/
+			power_off_step = <
+				2 0 0 10 /*signal disable*/
+				0 0 0 100 /*panel power off*/
+				0xff 0 0 0>; /*ending*/
+			backlight_index = <0xff>;
+		};
+		mlvds_1{
+			model_name = "mlvds_768p";
+			interface = "minilvds";/*lcd_interface
+						*(lvds, vbyone, minilvds, p2p)
+						*/
+			basic_setting = <
+				1366 768 /*h_active, v_active*/
+				1560 806 /*h_period, v_period*/
+				8     /*lcd_bits */
+				16 9>; /*screen_widht, screen_height*/
+			range_setting = <
+				1460 2000 /*h_period_min, max*/
+				784 1015 /*v_period_min, max*/
+				50000000 85000000>; /*pclk_min, max*/
+			lcd_timing = <
+				56 64 0  /*hs_width, hs_bp, hs_pol*/
+				3 28 0>; /*vs_width, vs_bp, vs_pol*/
+			clk_attr = <
+				2 /*fr_adj_type
+				   *(0=clk, 1=htotal, 2=vtotal, 3=auto_range,
+				   * 4=hdmi_mode)
+				   */
+				3 /*clk_ss_level*/
+				1 /*clk_auto_generate*/
+				0>; /*pixel_clk(unit in Hz)*/
+			minilvds_attr = <
+				6 /* channel_num */
+				0x76543210 /* channel_sel0 */
+				0xba98     /* channel_sel1 */
+				0x660 /* clk_phase */
+				0   /* pn_swap */
+				0>; /* bit_swap */
+			phy_attr=<0xf 0>; /* vswing_level, preem_level */
+
+			/* power step: type, index, value, delay(ms) */
+			power_on_step = <
+				0 0 1 20 /*panel power on*/
+				2 0 0 10  /*signal enable*/
+				0xff 0 0 0>; /*ending*/
+			power_off_step = <
+				2 0 0 10 /*signal disable*/
+				0 0 0 100 /*panel power off*/
+				0xff 0 0 0>; /*ending*/
+			backlight_index = <0xff>;
+		};
+	};
+
+	lcd_extern{
+		compatible = "amlogic, lcd_extern";
+		status = "okay";
+		key_valid = <1>;
+		i2c_bus = "i2c_bus_1";
+
+		extern_0{
+			index = <0>;
+			extern_name = "ext_default";
+			status = "disabled";
+			type = <0>; /*0=i2c, 1=spi, 2=mipi*/
+			i2c_address = <0x1c>; /*7bit i2c_addr*/
+			i2c_address2 = <0xff>;
+			cmd_size = <0xff>; /*dynamic cmd_size*/
+
+			/* init on/off:
+			 *  fixed cmd_size: (type, value...);
+			 *                  cmd_size include all data.
+			 *  dynamic cmd_size: (type, cmd_size, value...);
+			 *                    cmd_size include value.
+			 */
+			/* type: 0x00=cmd with delay(bit[3:0]=1 for address2),
+			 *       0xc0=cmd(bit[3:0]=1 for address2),
+			 *       0xf0=gpio,
+			 *       0xfd=delay,
+			 *       0xff=ending
+			 */
+			/* value: i2c or spi cmd, or gpio index & level */
+			/* delay: unit ms */
+			init_on = <
+				0xc0 7 0x20 0x01 0x02 0x00 0x40 0xFF 0x00
+				0xc0 7 0x80 0x02 0x00 0x40 0x62 0x51 0x73
+				0xc0 7 0x61 0x06 0x00 0x00 0x00 0x00 0x00
+				0xc0 7 0xC1 0x05 0x0F 0x00 0x08 0x70 0x00
+				0xc0 7 0x13 0x01 0x00 0x00 0x00 0x00 0x00
+				0xc0 7 0x3D 0x02 0x01 0x00 0x00 0x00 0x00
+				0xc0 7 0xED 0x0D 0x01 0x00 0x00 0x00 0x00
+				0xc0 7 0x23 0x02 0x00 0x00 0x00 0x00 0x00
+				0xfd 1 10 /* delay 10ms */
+				0xff 0>; /*ending*/
+			init_off = <0xff 0>; /*ending*/
+		};
+		extern_1{
+			index = <1>;
+			extern_name = "i2c_T5800Q";
+			status = "disabled";
+			type = <0>; /* 0=i2c, 1=spi, 2=mipi */
+			i2c_address = <0x1c>; /* 7bit i2c address */
+		};
+		extern_2{
+			index = <2>;
+			extern_name = "i2c_ANX6862_7911";
+			status = "okay";
+			type = <0>; /* 0=i2c, 1=spi, 2=mipi */
+			i2c_address = <0x20>; /* 7bit i2c address */
+			i2c_address2 = <0x74>; /* 7bit i2c address */
+			cmd_size = <0xff>;
+
+			init_on = <
+				0xc0 2 0x01 0x2b
+				0xc0 2 0x02 0x05
+				0xc0 2 0x03 0x00
+				0xc0 2 0x04 0x00
+				0xc0 2 0x05 0x0c
+				0xc0 2 0x06 0x04
+				0xc0 2 0x07 0x21
+				0xc0 2 0x08 0x0f
+				0xc0 2 0x09 0x04
+				0xc0 2 0x0a 0x00
+				0xc0 2 0x0b 0x04
+				0xc0 2 0xff 0x00
+				0xfd 1 100  /* delay 100ms */
+
+				0xc1 2 0x01 0xca
+				0xc1 2 0x02 0x3b
+				0xc1 2 0x03 0x33
+				0xc1 2 0x04 0x05
+				0xc1 2 0x05 0x2c
+				0xc1 2 0x06 0xf2
+				0xc1 2 0x07 0x9c
+				0xc1 2 0x08 0x1b
+				0xc1 2 0x09 0x82
+				0xc1 2 0x0a 0x3d
+				0xc1 2 0x0b 0x20
+				0xc1 2 0x0c 0x11
+				0xc1 2 0x0d 0xc4
+				0xc1 2 0x0e 0x1a
+				0xc1 2 0x0f 0x31
+				0xc1 2 0x10 0x4c
+				0xc1 2 0x11 0x12
+				0xc1 2 0x12 0x90
+				0xc1 2 0x13 0xf7
+				0xc1 2 0x14 0x0c
+				0xc1 2 0x15 0x20
+				0xc1 2 0x16 0x13
+				0xff 0>; /*ending*/
+			init_off = <0xff 0>; /*ending*/
+		};
+	};
+
+	backlight{
+		compatible = "amlogic, backlight-tm2";
+		status = "okay";
+		key_valid = <1>;
+		pinctrl-names = "pwm_on","pwm_vs_on",
+				"pwm_combo_0_1_on",
+				"pwm_combo_0_vs_1_on",
+				"pwm_combo_0_1_vs_on",
+				"pwm_off",
+				"pwm_combo_off";
+		pinctrl-0 = <&pwm_c_pins3>;
+		pinctrl-1 = <&bl_pwm_vs_on_pins>;
+		pinctrl-2 = <&pwm_c_pins3 &pwm_d_pins2>;
+		pinctrl-3 = <&bl_pwm_off_pins>;
+		pinctrl_version = <2>; /* for uboot */
+		interrupts = <0 3 1>;
+		interrupt-names = "ldim_vsync";
+		bl_pwm_config = <&bl_pwm_conf>;
+
+		/* pwm port: PWM_A, PWM_B, PWM_C, PWM_D, PWM_E, PWM_F, PWM_VS*/
+		/* power index:(point gpios_index, 0xff=invalid) */
+		/* power value:(0=output low, 1=output high, 2=input) */
+		/* power delay:(unit in ms) */
+		bl-gpios = <&gpio_ao GPIOAO_11 GPIO_ACTIVE_HIGH
+			&gpio GPIODV_2 GPIO_ACTIVE_HIGH>;
+		bl_gpio_names = "GPIOAO_11","GPIODV_2";
+
+		backlight_0{
+			index = <0>;
+			bl_name = "backlight_pwm";
+			bl_level_default_uboot_kernel = <100 100>;
+			bl_level_attr = <255 10 /*max, min*/
+				128 128>; /*mid, mid_mapping*/
+			bl_ctrl_method = <1>; /*1=pwm,2=pwm_combo,3=ldim*/
+			bl_power_attr = <0 /*en_gpio_index*/
+				1 0 /*on_value, off_value*/
+				200 200>; /*on_delay(ms), off_delay(ms)*/
+			bl_pwm_port = "PWM_C";
+			bl_pwm_attr = <1 /*pwm_method(0=negative, 1=positvie)*/
+				180 /*pwm_freq(pwm:Hz, pwm_vs:multiple of vs)*/
+				100 25>; /*duty_max(%), duty_min(%)*/
+			bl_pwm_power = <1 0 /*pwm_gpio_index, pwm_gpio_off*/
+				10 10>; /*pwm_on_delay(ms), pwm_off_delay(ms)*/
+			bl_pwm_en_sequence_reverse = <0>; /* 1 for reverse */
+		};
+		backlight_1{
+			index = <1>;
+			bl_name = "backlight_pwm_vs";
+			bl_level_default_uboot_kernel = <100 100>;
+			bl_level_attr = <255 10 /*max, min*/
+				128 128>; /*mid, mid_mapping*/
+			bl_ctrl_method = <1>; /*1=pwm,2=pwm_combo,3=ldim*/
+			bl_power_attr = <0  /*en_gpio_index*/
+				1 0 /*on_value, off_value*/
+				200 200>; /* on_delay(ms), off_delay(ms)*/
+			bl_pwm_port = "PWM_VS";
+			bl_pwm_attr = <1 /*pwm_method(0=negative, 1=positvie)*/
+				2 /*pwm_freq(pwm:Hz, pwm_vs:multiple of vs)*/
+				100 25>; /*duty_max(%), duty_min(%)*/
+			bl_pwm_power = <1 0 /*pwm_gpio_index, pwm_gpio_off*/
+				10 10>; /*pwm_on_delay(ms), pwm_off_delay(ms)*/
+			bl_pwm_en_sequence_reverse = <0>; /* 1 for reverse */
+		};
+		backlight_2{
+			index = <2>;
+			bl_name = "backlight_pwm_combo";
+			bl_level_default_uboot_kernel = <31 100>;
+			bl_level_attr = <255 10 /*max, min*/
+				128 128>; /*mid, mid_mapping*/
+			bl_ctrl_method = <2>; /*1=pwm,2=pwm_combo,3=ldim*/
+			bl_power_attr = <0 /*en_gpio_index*/
+				1 0  /*on_value, off_value*/
+				410 110>; /*on_delay(ms), off_delay(ms)*/
+			bl_pwm_combo_level_mapping = <255 10 /*pwm_0 range*/
+				0 0>; /*pwm_1 range*/
+			bl_pwm_combo_port = "PWM_C","PWM_D";
+			bl_pwm_combo_attr = <1 /*pwm0 method*/
+				180 /*pwm0 freq(pwm:Hz, pwm_vs:multiple of vs)*/
+				100 25 /*pwm0 duty_max(%), duty_min(%)*/
+				1 /*pwm1 method*/
+				18000 /*pwm1 freq(pwm:Hz, pwm_vs:multi of vs)*/
+				80 80>; /*pwm1 duty_max(%), duty_min(%)*/
+			bl_pwm_combo_power = <1 0 /*pwm0 gpio_index, gpio_off*/
+				2 0 /*pwm1 gpio_index, gpio_off*/
+				10 10>; /*pwm_on_delay(ms), pwm_off_delay(ms)*/
+		};
+		backlight_3{
+			index = <3>;
+			bl_name = "pwm_combo_ldim_test";
+			bl_level_default_uboot_kernel = <31 100>;
+			bl_level_attr = <255 10 /*max, min*/
+				128 128>; /*mid, mid_mapping*/
+			bl_ctrl_method = <2>; /*1=pwm,2=pwm_combo,3=ldim*/
+			bl_power_attr = <0 /*en_gpio_index*/
+				1 0  /*on_value, off_value*/
+				410 110>; /*on_delay(ms), off_delay(ms)*/
+			bl_pwm_combo_level_mapping = <255 10 /*pwm_0 range*/
+				0 0>; /*pwm_1 range*/
+			bl_pwm_combo_port = "PWM_C","PWM_D";
+			bl_pwm_combo_attr = <1 /*pwm0 method*/
+				180 /*pwm0 freq(pwm:Hz, pwm_vs:multiple of vs)*/
+				100 25 /*pwm0 duty_max(%), duty_min(%)*/
+				1 /*pwm1 method*/
+				18000 /*pwm1 freq(pwm:Hz, pwm_vs:multi of vs)*/
+				80 80>; /*pwm1 duty_max(%), duty_min(%)*/
+			bl_pwm_combo_power = <1 0 /*pwm0 gpio_index, gpio_off*/
+				2 0 /*pwm1 gpio_index, gpio_off*/
+				10 10>; /*pwm_on_delay(ms), pwm_off_delay(ms)*/
+			bl_ldim_region_row_col = <2 10>;
+		};
+		backlight_4{
+			index = <4>;
+			bl_name = "ldim_global";
+			bl_level_default_uboot_kernel = <100 100>;
+			bl_level_attr = <255 10 /*max, min*/
+				128 128>; /*mid, mid_mapping*/
+			bl_ctrl_method = <3>; /*1=pwm,2=pwm_combo,3=ldim*/
+			bl_power_attr = <0xff /*en_gpio_index*/
+				1 0  /*on_value, off_value*/
+				200 200>; /*on_delay(ms), off_delay(ms)*/
+			bl_ldim_region_row_col = <1 1>;
+			bl_ldim_mode = <1>; /*0=left/right side
+					     *1=top/bottom side
+					     *2=direct
+					     */
+			ldim_dev_index = <1>;
+		};
+		backlight_5{
+			index = <5>;
+			bl_name = "ldim_iw7027";
+			bl_level_default_uboot_kernel = <100 100>;
+			bl_level_attr = <255 10 /*max, min*/
+				128 128>; /*mid, mid_mapping*/
+			bl_ctrl_method = <3>; /*1=pwm,2=pwm_combo,3=ldim*/
+			bl_power_attr = <0 /*en_gpio_index*/
+				1 0  /*on_value, off_value*/
+				200 200>; /*on_delay(ms), off_delay(ms)*/
+			bl_ldim_region_row_col = <1 10>;
+			bl_ldim_mode = <1>; /*0=left/right side
+					     *1=top/bottom side
+					     *2=direct
+					     */
+			ldim_dev_index = <2>;
+		};
+	};
+
+	bl_pwm_conf:bl_pwm_conf{
+		pwm_channel_0 {
+			pwm_port_index = <2>;
+			pwms = <&pwm_cd MESON_PWM_0 30040 0>;
+		};
+		pwm_channel_1 {
+			pwm_port_index = <3>;
+			pwms = <&pwm_cd MESON_PWM_1 30040 0>;
+		};
+	};
+
+	local_dimming_device {
+		compatible = "amlogic, ldim_dev";
+		status = "okay";
+		pinctrl-names = "ldim_pwm",
+			"ldim_pwm_vs",
+			"ldim_pwm_combo",
+			"ldim_pwm_vs_combo",
+			"ldim_pwm_off",
+			"ldim_pwm_combo_off";
+		pinctrl-0 = <&pwm_c_pins3>;
+		pinctrl-1 = <&bl_pwm_vs_on_pins>;
+		pinctrl-2 = <&pwm_c_pins3 &pwm_d_pins2>;
+		pinctrl-3 = <&bl_pwm_vs_on_pins &pwm_d_pins2>;
+		pinctrl-4 = <&bl_pwm_off_pins>;
+		pinctrl_version = <1>; /* for uboot */
+		ldim_pwm_config = <&bl_pwm_conf>;
+
+		/* pwm port: PWM_A, PWM_B, PWM_C, PWM_D, PWM_E, PWM_F, PWM_VS*/
+		ldim_dev-gpios = <&gpio_ao GPIOAO_11 GPIO_ACTIVE_HIGH
+			&gpio GPIODV_2 GPIO_ACTIVE_HIGH
+			&gpio GPIODV_4 GPIO_ACTIVE_HIGH>;
+		ldim_dev_gpio_names = "GPIOAO_11","GPIODV_2","GPIODV_4";
+
+		ldim_dev_0 {
+			index = <0>;
+			type = <0>; /*0=normal, 1=spi, 2=i2c*/
+			ldim_dev_name = "ob3350";
+			ldim_pwm_port = "PWM_C";
+			ldim_pwm_attr = <0 /* pol */
+				200 /*freq(pwm:Hz, pwm_vs:multiple of vs)*/
+				50>;/*default duty(%)*/
+			en_gpio_on_off = <0 /*ldim_dev-gpios index*/
+				1 0>; /*on_level, off_level*/
+			dim_max_min = <100 20>; /*dim_max, dim_min*/
+		};
+		ldim_dev_1 {
+			index = <1>;
+			type = <0>; /*0=normal, 1=spi, 2=i2c*/
+			ldim_dev_name = "global";
+			ldim_pwm_port = "PWM_C";
+			ldim_pwm_attr = <1 /* pol */
+				180 /*freq(pwm:Hz, pwm_vs:multiple of vs)*/
+				50>;/*default duty(%)*/
+			analog_pwm_port = "PWM_D";
+			analog_pwm_attr = <1 /*pol(0=negative, 1=positvie)*/
+				18000 /*freq(pwm:Hz)*/
+				100 25 /*duty_max(%), duty_min(%)*/
+				80>;   /*default duty(%)*/
+			en_gpio_on_off = <0 /*ldim_dev-gpios index*/
+				1 0>; /*on_level, off_level*/
+			dim_max_min = <100 20>; /*dim_max, dim_min*/
+		};
+
+		ldim_dev_2 {
+			index = <2>;
+			type = <1>; /* 0=normal,1=spi,2=i2c */
+			ldim_dev_name = "iw7027";
+			ldim_pwm_port = "PWM_VS";
+			ldim_pwm_attr = <1  /* pol */
+				2 /*freq(pwm:Hz, pwm_vs:multiple of vs)*/
+				50>;/*default duty(%)*/
+			spi_bus_num = <0>;
+			spi_chip_select = <0>;
+			spi_max_frequency = <1000000>; /* unit: hz */
+			spi_mode = <0>; /* mode: 0, 1, 2, 3 */
+			spi_cs_delay = <10  /* hold_high_delay */
+				100>; /* clk_cs_delay (unit: us) */
+			en_gpio_on_off = <0 /* ldim_dev-gpios index */
+				1 /* on_level */
+				0>; /* off_level */
+			lamp_err_gpio = <0xff>;
+				/* ldim_dev-gpios index, 0xff=invalid */
+			spi_write_check = <0>; /* 0=disable, 1=enable */
+
+			dim_max_min = <0xfff 0x7f>; /* dim_max, dim_min */
+			ldim_region_mapping = <0 1 2 3 4 5 6 7 8 9>;
+
+			cmd_size = <0xff>;
+			/* init: (type, data...) */
+			/*   type: 0x00=cmd with delay,
+			 *         0xc0=cmd,
+			 *         0xfd=delay,
+			 *         0xff=ending
+			 */
+			/*   data: spi data, fill 0x0 for no use */
+			/*   delay: unit ms */
+			init_on = <
+				0xc0 2 0x23 0x03
+				0xc0 2 0x24 0xff
+				0xc0 2 0x25 0x00
+				0xc0 2 0x26 0x00
+				0xc0 2 0x27 0x60
+				0xc0 2 0x29 0x00
+				0xc0 2 0x2a 0x00
+				0xc0 2 0x2b 0x00
+				0xc0 2 0x2c 0x73
+				0xc0 2 0x2d 0x37
+				0xc0 2 0x31 0x93
+				0xc0 2 0x32 0x0f
+				0xc0 2 0x33 0xff
+				0xc0 2 0x34 0xc8
+				0xc0 2 0x35 0xbf
+				0xff 0>;
+			init_off = <0xff 0>;
+		};
+		ldim_dev_3 {
+			index = <3>;
+			type = <1>; /* 0=normal,1=spi,2=i2c */
+			ldim_dev_name = "as3824";
+			ldim_pwm_port = "PWM_VS";
+			ldim_pwm_attr = <1  /* pol */
+				1 /*freq(pwm:Hz, pwm_vs:multiple of vs)*/
+				50>;/*default duty(%)*/
+			spi_bus_num = <0>;
+			spi_chip_select = <0>;
+			spi_max_frequency = <1000000>; /* unit: hz */
+			spi_mode = <0>; /* mode: 0, 1, 2, 3 */
+			spi_cs_delay = <10  /* hold_high_delay */
+				100>; /* clk_cs_delay (unit: us) */
+			en_gpio_on_off = <2 /* ldim_dev-gpios index */
+				1 /* on_level */
+				0>; /* off_level */
+			lamp_err_gpio = <0xff>;
+				/* ldim_dev-gpios index, 0xff=invalid */
+			spi_write_check = <0>; /* 0=disable, 1=enable */
+
+			dim_max_min = <0xfff 0x00>; /* dim_max, dim_min */
+			ldim_region_mapping =
+				<0 1 2 3
+				4 5 6 7
+				8 9 10 11
+				12 13 14 15
+				16 17 18 19
+				20 21 22 23
+				24 25 26 27
+				28 29 30 31
+				32 33 34 35
+				36 37 38 39>;
+			ic_quantity = <4>;
+			ic_mapping =
+				< 2 2 2 2
+				2 2 2 2
+				2 2 1 1
+				1 1 1 1
+				1 1 1 1
+				4 4 4 4
+				4 4 4 4
+				4 4 3 3
+				3 3 3 3
+				3 3 3 3>;
+			channel_mapping =
+				< 9 10 1 2
+				3 4 5 6
+				7 8 9 10
+				1 2 3 4
+				5 6 7 8
+				9 10 1 2
+				3 4 5 6
+				7 8 9 10
+				1 2 3 4
+				5 6 7 8>;
+
+			cmd_size = <0xff>;
+			/* init: (type, data...) */
+			/*   type: 0x00=cmd with delay,
+			 *         0xc0=cmd,
+			 *         0xfd=delay,
+			 *         0xff=ending
+			 */
+			/*   data: spi data, fill 0x0 for no use */
+			/*   delay: unit ms */
+			init_on = <
+				0xc0 2 0x36 0xca
+				0xc0 2 0x03 0x8f
+				0xc0 2 0x04 0x00
+				0xc0 2 0x05 0x00
+				0xc0 2 0x06 0x00
+				0xc0 2 0x07 0x80
+				0xc0 2 0x08 0x00
+				0xc0 2 0x09 0x00
+				0xc0 2 0x0a 0x00
+				0xc0 2 0x0b 0x00
+				0xc0 2 0x0c 0x80
+				0xc0 2 0x0d 0x00
+				0xc0 2 0x0e 0xff
+				0xc0 2 0x0f 0xff
+				0xc0 2 0x10 0x00
+				0xc0 2 0x11 0x00
+				0xc0 2 0x12 0x05
+				0xc0 2 0x13 0xc2
+				0xc0 2 0x14 0xff
+				0xc0 2 0x15 0x0f
+				0xc0 2 0x61 0x7f
+				0xc0 2 0x62 0xf8
+				0xc0 2 0x67 0x06
+				0xc0 2 0x01 0xff
+				0xc0 2 0x02 0xff
+				0xc0 2 0x36 0xac
+				0xff 0>;
+			init_off = <0xff 0>;
+		};
+		ldim_dev_4 {
+			index = <4>;
+			type = <1>; /* 0=normal,1=spi,2=i2c */
+			ldim_dev_name = "as3824";
+			ldim_pwm_port = "PWM_VS";
+			ldim_pwm_attr = <1  /* pol */
+				1 /*freq(pwm:Hz, pwm_vs:multiple of vs)*/
+				50>;/*default duty(%)*/
+			spi_bus_num = <0>;
+			spi_chip_select = <0>;
+			spi_max_frequency = <1000000>; /* unit: hz */
+			spi_mode = <0>; /* mode: 0, 1, 2, 3 */
+			spi_cs_delay = <10  /* hold_high_delay */
+				100>; /* clk_cs_delay (unit: us) */
+			en_gpio_on_off = <2 /* ldim_dev-gpios index */
+				1 /* on_level */
+				0>; /* off_level */
+			lamp_err_gpio = <0xff>;
+				/* ldim_dev-gpios index, 0xff=invalid */
+			spi_write_check = <0>; /* 0=disable, 1=enable */
+
+			dim_max_min = <0xfff 0x00>; /* dim_max, dim_min */
+			ldim_region_mapping =
+				<0 1 2 3 4 5
+				6 7 8 9 10 11
+				12 13 14 15 16 17
+				18 19	20 21 22 23
+				24 25 26 27	28 29
+				30 31 32 33 34 35
+				36 37 38 39 40 41
+				42 43 44 45 46 47
+				48 49 50 51 52 53
+				54 55 56 57 58 59
+				60 61 62 63 64 65
+				66 67 68 69 70 71
+				72 73 74 75 76 77>;
+			ic_quantity = <8>;
+			ic_mapping =
+				< 2 2 2 2	2 2
+				2 2 2 1 1 1
+				1 1 1 1	1 1
+				1 1 1 1 1 1
+				4 4 4 4	4 4
+				4 4	3 3	3 3
+				3 3	3 3 3 3
+				6 6 6 6 6 5
+				5 5 5 5 5 5
+				5 5 5 5 5 5
+				8 8 8 8 8 7
+				7 7 7 7 7 7
+				7 7 7 7 7 7>;
+			channel_mapping =
+				< 9 7 8 5 6 3
+				4 1 2 15 16 13
+				14 11 12 9 10 7
+				8 5 6 3 4 1
+				7 8 5 6 3 4
+				1 2 15 16 13 14
+				11 12 9 10 7 8
+				5 3 4 1 2 15
+				16 13 14 11 12 9
+				10 7 8 5 6 3
+				5 3 4 1 2 15
+				16 13 14 11 12 9
+				10 7 8 5 6 3>;
+
+			cmd_size = <0xff>;
+			/* init: (type, data...) */
+			/*   type: 0x00=cmd with delay,
+			 *         0xc0=cmd,
+			 *         0xfd=delay,
+			 *         0xff=ending
+			 */
+			/*   data: spi data, fill 0x0 for no use */
+			/*   delay: unit ms */
+			init_on = <
+				0xc0 2 0x36 0xca
+				0xc0 2 0x03 0x8f
+				0xc0 2 0x04 0x00
+				0xc0 2 0x05 0x00
+				0xc0 2 0x06 0x00
+				0xc0 2 0x07 0x80
+				0xc0 2 0x08 0x00
+				0xc0 2 0x09 0x00
+				0xc0 2 0x0a 0x00
+				0xc0 2 0x0b 0x00
+				0xc0 2 0x0c 0x93
+				0xc0 2 0x0d 0x01
+				0xc0 2 0x0e 0xff
+				0xc0 2 0x0f 0xff
+				0xc0 2 0x10 0x00
+				0xc0 2 0x11 0x00
+				0xc0 2 0x12 0x05
+				0xc0 2 0x13 0xc2
+				0xc0 2 0x14 0xff
+				0xc0 2 0x15 0x0f
+				0xc0 2 0x61 0x7f
+				0xc0 2 0x62 0xf8
+				0xc0 2 0x67 0x06
+				0xc0 2 0x01 0xff
+				0xc0 2 0x02 0xff
+				0xc0 2 0x36 0xac
+				0xff 0>;
+			init_off = <0xff 0>;
+		};
+		ldim_dev_5 {
+			index = <5>;
+			type = <1>; /* 0=normal,1=spi,2=i2c */
+			ldim_dev_name = "as3824";
+			ldim_pwm_port = "PWM_VS";
+			ldim_pwm_attr = <1  /* pol */
+				1 /*freq(pwm:Hz, pwm_vs:multiple of vs)*/
+				50>;/*default duty(%)*/
+			spi_bus_num = <0>;
+			spi_chip_select = <0>;
+			spi_max_frequency = <1000000>; /* unit: hz */
+			spi_mode = <0>; /* mode: 0, 1, 2, 3 */
+			spi_cs_delay = <10  /* hold_high_delay */
+				100>; /* clk_cs_delay (unit: us) */
+			en_gpio_on_off = <2 /* ldim_dev-gpios index */
+				1 /* on_level */
+				0>; /* off_level */
+			lamp_err_gpio = <0xff>;
+				/* ldim_dev-gpios index, 0xff=invalid */
+			spi_write_check = <0>; /* 0=disable, 1=enable */
+
+			dim_max_min = <0xfff 0x00>; /* dim_max, dim_min */
+			ldim_region_mapping =
+				<0 1 2 3 4 5 6
+				7 8 9 10 11 12 13
+				14 15	16 17 18 19	20
+				21 22 23 24 25 26 27
+				28 29 30 31	32 33 34
+				35 36 37 38 39 40 41
+				42 43 44 45 45 47 48
+				49 50 51 52 53 54 55
+				56 57 58 59 60 61 62
+				63 64 65 66 67 68 69
+				70 71 72 73 74 75 76
+				77 78 79 80 81 82 83
+				84 85 86 87 88 89 90
+				91 92 93 94 95 96 97
+				98 99 100 101 102 103 104
+				105 106 107 108 109 110 111>;
+			ic_quantity = <10>;
+			ic_mapping =
+				< 2 2 2 2	2 2 2
+				2	2 1 1	1 1 1
+				1 1 1 1 1 1 1
+				1 1 1 1 4 4 4
+				4	4 4 4 4 3 3
+				3 3	3 3 3 3 3
+				3 3 3 3 3 3 3
+				6 6 6 6 6 5 5
+				5 5 5 5 5 5 5
+				5 5 5 5 5 5 5
+				8 8 8 8 8 7 7
+				7 7 7 7 7 7 7
+				7 7 7 7 7 7 7
+				10 10 10 10 10 9 9
+				9 9 9 9 9 9 9
+				9 9 9 9 9 9 9>;
+			channel_mapping =
+				< 9 7 8 5 6 3 4
+				1 2 15 16 13 14 11
+				12 9 10 7 8 5 6
+				3 4 1 2 7 8 5
+				6 3 4 1 2 15 16
+				13 14 11 12 9 10 7
+				8 5 6 3 4 1 2
+				5 3 4 1 2 15 16
+				13 14 11 12 9 10 7
+				8 5 6 3 4 1 2
+				5 3 4 1 2 15 16
+				13 14 11 12 9 10 7
+				8 5 6 3 4 1 2
+				5 3 4 1 2 15 16
+				13 14 11 12 9 10 7
+				8 5 6 3 4 1 2>;
+
+			cmd_size = <0xff>;
+			/* init: (type, data...) */
+			/*   type: 0x00=cmd with delay,
+			 *         0xc0=cmd,
+			 *         0xfd=delay,
+			 *         0xff=ending
+			 */
+			/*   data: spi data, fill 0x0 for no use */
+			/*   delay: unit ms */
+			init_on = <
+				0xc0 2 0x36 0xca
+				0xc0 2 0x03 0x8f
+				0xc0 2 0x04 0x00
+				0xc0 2 0x05 0x00
+				0xc0 2 0x06 0x00
+				0xc0 2 0x07 0x80
+				0xc0 2 0x08 0x00
+				0xc0 2 0x09 0x00
+				0xc0 2 0x0a 0x00
+				0xc0 2 0x0b 0x00
+				0xc0 2 0x0c 0xb3
+				0xc0 2 0x0d 0x01
+				0xc0 2 0x0e 0xff
+				0xc0 2 0x0f 0xff
+				0xc0 2 0x10 0x00
+				0xc0 2 0x11 0x00
+				0xc0 2 0x12 0x05
+				0xc0 2 0x13 0xc2
+				0xc0 2 0x14 0xff
+				0xc0 2 0x15 0x0f
+				0xc0 2 0x61 0x7f
+				0xc0 2 0x62 0xf8
+				0xc0 2 0x67 0x06
+				0xc0 2 0x01 0xff
+				0xc0 2 0x02 0xff
+				0xc0 2 0x36 0xac
+				0xff 0>;
+			init_off = <0xff 0>;
+		};
+	};
+}; /* end of / */
diff --git a/arch/arm/boot/dts/amlogic/tm2_revb_t962e2_llama_drm.dts b/arch/arm/boot/dts/amlogic/tm2_revb_t962e2_llama_drm.dts
new file mode 100644
index 000000000000..17e38a5422a6
--- /dev/null
+++ b/arch/arm/boot/dts/amlogic/tm2_revb_t962e2_llama_drm.dts
@@ -0,0 +1,1975 @@
+/*
+ * arch/arm/boot/dts/amlogic/tm2_revb_t962e2_ab311.dts
+ *
+ * Copyright (C) 2017 Amlogic, Inc. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ */
+
+/dts-v1/;
+
+#include "mesontm2_revb.dtsi"
+#include "partition_tv_ab_rdk.dtsi"
+#include "mesontm2_drm.dtsi"
+
+/ {
+	model = "Amlogic TM2 REVB T962E2 AB311";
+	amlogic-dt-id = "tm2-revb_t962e2_ab311";
+	compatible = "amlogic, tm2_revb_t962e2_ab311";
+
+	aliases {
+		serial0 = &uart_AO;
+		serial1 = &uart_A;
+		serial2 = &uart_B;
+		serial3 = &uart_C;
+		serial4 = &uart_AO_B;
+		tsensor0 = &p_tsensor;
+		tsensor1 = &d_tsensor;
+		tsensor2 = &s_tsensor;
+		i2c0 = &i2c0;
+		i2c1 = &i2c1;
+		i2c2 = &i2c2;
+		i2c3 = &i2c3;
+		i2c4 = &i2c_AO;
+		spi0 = &spicc0;
+		spi1 = &spicc1;
+	};
+
+	memory@00000000 {
+		device_type = "memory";
+		linux,usable-memory = <0x0 0xf5800000>;
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+		/* global autoconfigured region for contiguous allocations */
+		ramoops@0x07400000 {
+			compatible = "ramoops";
+			reg = <0x07400000 0x00100000>;
+			record-size = <0x8000>;
+			console-size = <0x8000>;
+			ftrace-size = <0x40000>;
+		};
+
+		secmon_reserved: linux,secmon {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x400000>;
+			alignment = <0x400000>;
+			alloc-ranges = <0x05000000 0x400000>;
+		};
+
+		logo_reserved:linux,meson-fb {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x800000>;
+			alignment = <0x400000>;
+			alloc-ranges = <0x7f800000 0x800000>;
+		};
+
+		codec_mm_cma:linux,codec_mm_cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			/* ion_codec_mm max can alloc size 80M*/
+			size = <0x18400000>;
+			alignment = <0x400000>;
+			linux,contiguous-region;
+			alloc-ranges = <0x31000000 0x13400000>;
+		};
+
+		/* codec shared reserved */
+		codec_mm_reserved:linux,codec_mm_reserved {
+			compatible = "amlogic, codec-mm-reserved";
+			size = <0x0>;
+			alignment = <0x100000>;
+			//no-map;
+		};
+
+		ion_cma_reserved:linux,ion-dev {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0xC800000>;
+			alignment = <0x400000>;
+		};
+
+		/*  vdin0 CMA pool */
+		//vdin0_cma_reserved:linux,vdin0_cma {
+		//	compatible = "shared-dma-pool";
+		//	reusable;
+			/* 3840x2160x4x4 ~=128 M */
+		//	size = <0xc400000>;
+		//	alignment = <0x400000>;
+		//};
+
+		/*  vdin1 CMA pool */
+		vdin1_cma_reserved:linux,vdin1_cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			/* 1920x1080x2x4  =16 M */
+			size = <0x1400000>;
+			alignment = <0x400000>;
+		};
+
+		/*demod_reserved:linux,demod {
+		 *	compatible = "amlogic, demod-mem";
+		 *	size = <0x800000>; //8M //100m 0x6400000
+		 *	alloc-ranges = <0x0 0x30000000>;
+		 *	//multi-use;
+		 *	//no-map;
+		 *};
+		 */
+
+		demod_cma_reserved:linux,demod_cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			/* 8M */
+			size = <0x0800000>;
+			alignment = <0x400000>;
+		};
+
+		/*di CMA pool */
+		di_cma_reserved:linux,di_cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			/* buffer_size = 3621952(yuv422 8bit)
+			 *  | 4736064(yuv422 10bit)
+			 *  | 4074560(yuv422 10bit full pack mode)
+			 * 10x3621952=34.6M(0x23) support 8bit
+			 * 10x4736064=45.2M(0x2e) support 12bit
+			 * 10x4074560=40M(0x28) support 10bit
+			 */
+			size = <0x02800000>;
+			alignment = <0x400000>;
+		};
+
+		/* for hdmi rx emp use */
+		/* hdmirx_emp_cma_reserved:linux,emp_cma { */
+			/*compatible = "shared-dma-pool";*/
+			/*linux,phandle = <5>;*/
+			/*reusable;*/
+			/* 4M for emp to ddr */
+			/* 32M for tmds to ddr */
+			/*size = <0x800>;*/
+			/*alignment = <0x400000>;*/
+			/* alloc-ranges = <0x400000 0x2000000>; */
+		/*};*/
+
+		/* POST PROCESS MANAGER */
+		ppmgr_reserved:linux,ppmgr {
+			compatible = "amlogic, ppmgr_memory";
+			size = <0x0>;
+		};
+
+		picdec_cma_reserved:linux,picdec {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x0>;
+			alignment = <0x0>;
+			linux,contiguous-region;
+		};
+
+		dsp_fw_reserved:linux,dsp_fw {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x01000000>;
+			alignment = <0x00400000>;
+			alloc-ranges = <0x30000000 0x01000000>;
+		};
+	}; /* end of reserved-memory */
+
+	codec_mm {
+		compatible = "amlogic, codec, mm";
+		status = "okay";
+		memory-region = <&codec_mm_cma &codec_mm_reserved>;
+	};
+
+	picdec {
+		compatible = "amlogic, picdec";
+		memory-region = <&picdec_cma_reserved>;
+		dev_name = "picdec";
+		status = "okay";
+	};
+
+	ppmgr {
+		compatible = "amlogic, ppmgr";
+		memory-region = <&ppmgr_reserved>;
+		status = "okay";
+	};
+
+	deinterlace {
+		compatible = "amlogic, deinterlace_di_tm2b";
+		status = "okay";
+		/* 0:use reserved; 1:use cma; 2:use cma as reserved */
+		flag_cma = <1>;
+		//memory-region = <&di_reserved>;
+		memory-region = <&di_cma_reserved>;
+		interrupts = <0 46 1
+				0 40 1>;
+		interrupt-names = "pre_irq", "post_irq";
+		clocks = <&clkc CLKID_VPU_CLKB_TMP_COMP>,
+			<&clkc CLKID_VPU_CLKB_COMP>;
+		clock-names = "vpu_clkb_tmp_composite",
+			"vpu_clkb_composite";
+		clock-range = <334 667>;
+		/* buffer-size = <3621952>;(yuv422 8bit) */
+		buffer-size = <4074560>;/*yuv422 fullpack*/
+		/* reserve-iomap = "true"; */
+		/* if enable nr10bit, set nr10bit-support to 1 */
+		post-wr-support = <1>;
+		nr10bit-support = <1>;
+		nrds-enable = <1>;
+		pps-enable = <1>;
+	};
+
+	vout {
+		compatible = "amlogic, vout";
+		status = "okay";
+		fr_auto_policy = <0>;
+	};
+
+	/* Audio Related start */
+	pdm_codec:dummy {
+		#sound-dai-cells = <0>;
+		compatible = "amlogic, pdm_dummy_codec";
+		status = "okay";
+	};
+
+	dummy_codec:dummy {
+		#sound-dai-cells = <0>;
+		compatible = "amlogic, aml_dummy_codec";
+		status = "okay";
+	};
+
+	tl1_codec:codec {
+		#sound-dai-cells = <0>;
+		compatible = "amlogic, tm2_revb_acodec";
+		status = "okay";
+		reg = <0xff632000 0x1c>;
+		tdmout_index = <0>;
+		tdmin_index = <0>;
+		dat1_ch_sel = <1>;
+	};
+
+	aml_dtv_demod {
+		compatible = "amlogic, ddemod-tm2";
+		dev_name = "aml_dtv_demod";
+		status = "disabled";
+
+		//pinctrl-names="dtvdemod_agc";
+		//pinctrl-0=<&dtvdemod_agc>;
+
+		clocks = <&clkc CLKID_DAC_CLK>;
+		clock-names = "vdac_clk_gate";
+
+		reg = <0xff650000 0x4000	/*dtv demod base*/
+			   0xff63c000 0x2000	/*hiu reg base*/
+			   0xff800000 0x1000	/*io_aobus_base*/
+			   0xffd01000 0x1000	/*reset*/
+			>;
+
+		dtv_demod0_mem = <0>;	// need move to aml_dtv_demod ?
+		spectrum = <1>;
+		cma_flag = <1>;
+		cma_mem_size = <8>;
+		memory-region = <&demod_cma_reserved>;//<&demod_reserved>;
+	};
+
+	auge_sound {
+		compatible = "amlogic, tm2-sound-card";
+		aml-audio-card,name = "AML-AUGESOUND";
+
+		avout_mute-gpios = <&gpio GPIODV_3 GPIO_ACTIVE_HIGH>;
+
+		aml-audio-card,dai-link@0 {
+			format = "i2s";
+			mclk-fs = <256>;
+			continuous-clock;
+			//bitclock-inversion;
+			//frame-inversion;
+			/* master mode */
+			bitclock-master = <&tdma>;
+			frame-master = <&tdma>;
+			/* slave mode */
+			/*
+			 * bitclock-master = <&tdmacodec>;
+			 * frame-master = <&tdmacodec>;
+			 */
+			/* suffix-name, sync with android audio hal used for */
+			suffix-name = "alsaPORT-i2s";
+			tdmacpu: cpu {
+				sound-dai = <&tdma>;
+				dai-tdm-slot-tx-mask =
+							<1 1>;
+				dai-tdm-slot-rx-mask =
+							<1 1>;
+				dai-tdm-slot-num = <2>;
+				dai-tdm-slot-width = <32>;
+				system-clock-frequency = <12288000>;
+			};
+			tdmacodec: codec {
+				//sound-dai = <&dummy_codec>;
+				prefix-names = "AMP";
+				sound-dai = <&tas5805_4c
+							&tas5805_4d
+							&tas5805_4e>;
+			};
+		};
+
+		aml-audio-card,dai-link@1 {
+			format = "i2s";
+			mclk-fs = <256>;
+			//continuous-clock;
+			//bitclock-inversion;
+			//frame-inversion;
+			/* master mode */
+			bitclock-master = <&tdmb>;
+			frame-master = <&tdmb>;
+			/* slave mode */
+			//bitclock-master = <&tdmbcodec>;
+			//frame-master = <&tdmbcodec>;
+			/* suffix-name, sync with android audio hal used for */
+			suffix-name = "alsaPORT-pcm";
+			cpu {
+				sound-dai = <&tdmb>;
+				dai-tdm-slot-tx-mask = <1 1>;
+				dai-tdm-slot-rx-mask = <1 1>;
+				dai-tdm-slot-num = <2>;
+				/*
+				 * dai-tdm-slot-tx-mask =
+				 *	<1 1 1 1 1 1 1 1>;
+				 * dai-tdm-slot-rx-mask =
+				 *	<1 1 1 1 1 1 1 1>;
+				 * dai-tdm-slot-num = <8>;
+				 */
+				dai-tdm-slot-width = <32>;
+				system-clock-frequency = <12288000>;
+			};
+			tdmbcodec: codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@2 {
+			format = "i2s";
+			mclk-fs = <256>;
+			//continuous-clock;
+			//bitclock-inversion;
+			//frame-inversion;
+			/* master mode */
+			bitclock-master = <&tdmc>;
+			frame-master = <&tdmc>;
+			/* slave mode */
+			//bitclock-master = <&tdmccodec>;
+			//frame-master = <&tdmccodec>;
+			/* suffix-name, sync with android audio hal used for */
+			//suffix-name = "alsaPORT-tdm";
+			cpu {
+				sound-dai = <&tdmc>;
+				dai-tdm-slot-tx-mask = <1 1>;
+				dai-tdm-slot-rx-mask = <1 1>;
+				dai-tdm-slot-num = <2>;
+				dai-tdm-slot-width = <32>;
+				system-clock-frequency = <12288000>;
+			};
+			tdmccodec: codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@3 {
+			mclk-fs = <64>;
+			/* suffix-name, sync with android audio hal used for */
+			suffix-name = "alsaPORT-pdm";
+			cpu {
+				sound-dai = <&pdm>;
+			};
+			codec {
+				sound-dai = <&pdm_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@4 {
+			mclk-fs = <128>;
+			continuous-clock;
+			/* suffix-name, sync with android audio hal used for */
+			suffix-name = "alsaPORT-spdif";
+			cpu {
+				sound-dai = <&spdifa>;
+				system-clock-frequency = <6144000>;
+			};
+			codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@5 {
+			mclk-fs = <128>;
+			suffix-name = "alsaPORT-spdifb";
+			cpu {
+				sound-dai = <&spdifb>;
+				system-clock-frequency = <6144000>;
+			};
+			codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@6 {
+			mclk-fs = <256>;
+			suffix-name = "alsaPORT-tv";
+			cpu {
+				sound-dai = <&extn>;
+				system-clock-frequency = <12288000>;
+			};
+			codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@7 {
+			mclk-fs = <256>;
+			suffix-name = "alsaPORT-earc";
+			cpu {
+				sound-dai = <&earc>;
+				system-clock-frequency = <12288000>;
+			};
+			codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@8 {
+			mclk-fs = <256>;
+			continuous-clock;
+			suffix-name = "alsaPORT-loopback";
+			cpu {
+				sound-dai = <&loopbacka>;
+				system-clock-frequency = <12288000>;
+			};
+			codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+	};
+	/* Audio Related end */
+	dvb {
+		compatible = "amlogic, dvb";
+		dev_name = "dvb";
+		status = "okay";
+		fe0_mode = "external";
+		fe0_demod = "Si2168";
+		fe0_i2c_adap_id = <&i2c0>;
+		fe0_demod_i2c_addr = <0x64>;
+		fe0_ts = <0>;
+		fe0_reset_value = <0>;
+		fe0_reset_gpio = <&gpio GPIODV_11 GPIO_ACTIVE_HIGH>;
+
+		ts0 = "serial";
+		ts0_control = <0x800>;
+		ts0_invert = <0>;
+		ts_out_invert = <1>;
+		interrupts = <0 23 1
+			0 5 1
+			0 53 1
+			0 19 1
+			0 25 1
+			0 18 1
+			0 24 1>;
+		interrupt-names = "demux0_irq",
+			"demux1_irq",
+			"demux2_irq",
+			"dvr0_irq",
+			"dvr1_irq",
+			"dvr2_irq",
+			"dvrfill0_fill",
+			"dvrfill1_flush";
+		pinctrl-names = "s_ts0";
+		pinctrl-0 = <&dvb_s_ts0_pins>;
+		clocks = <&clkc CLKID_DEMUX
+			&clkc CLKID_ASYNC_FIFO
+			&clkc CLKID_AHB_ARB0
+			&clkc CLKID_U_PARSER>;
+		clock-names = "demux","asyncfifo","ahbarb0","uparsertop";
+	};
+
+	tvafe_avin_detect {
+		compatible = "amlogic, tm2_tvafe_avin_detect";
+		status = "okay";
+		device_mask = <1>;/*bit0:ch1;bit1:ch2*/
+		interrupts = <0 12 1>,
+				<0 13 1>;
+	};
+
+	amlvecm {
+		compatible = "amlogic, vecm-tm2-verb";
+		dev_name = "aml_vecm";
+		status = "okay";
+		gamma_en = <1>;/*1:enabel ;0:disable*/
+		wb_en = <1>;/*1:enabel ;0:disable*/
+		cm_en = <0>;/*1:enabel ;0:disable*/
+		wb_sel = <0>;/*1:mtx ;0:gainoff*/
+		vlock_en = <0>;/*1:enable;0:disable*/
+		vlock_mode = <0x8>;
+		/* vlock work mode:
+		 *bit0:auto ENC
+		 *bit1:auto PLL
+		 *bit2:manual PLL
+		 *bit3:manual ENC
+		 *bit4:manual soft ENC
+		 *bit5:manual MIX PLL ENC
+		 */
+		 vlock_pll_m_limit = <1>;
+		 vlock_line_limit = <3>;
+	};
+
+	amdolby_vision {
+		compatible = "amlogic, dolby_vision_tm2_revb";
+		dev_name = "aml_amdolby_vision_driver";
+		status = "okay";
+		tv_mode = <0>;/*1:enabel ;0:disable*/
+	};
+
+	vdin@0 {
+		compatible = "amlogic, vdin-tm2verb";
+		/*memory-region = <&vdin0_cma_reserved>;*/
+		status = "okay";
+		/*bit0:(1:share with codec_mm;0:cma alone)
+		 *bit8:(1:alloc in discontinus way;0:alone in continuous way)
+		 */
+		flag_cma = <0x101>;
+		/*MByte, if 10bit disable: 64M(YUV422),
+		 *if 10bit enable: 64*1.5 = 96M(YUV422)
+		 *if support 4K2K-YUV444-10bit-WR:3840*2160*4*6 ~= 200M
+		 *if support 4K2K-YUV422-10bit-wr:3840*2160*3*6 ~= 160M
+		 *if support 4K2K-YUV422-8BIT-WR:3840*2160*2*4 ~= 64M
+		 *if support 1080p-YUV422-8BIT-WR:1920*1080*2*4 ~= 16M
+		 *worst case:(4096*2160*4 + 2M(afbce issue)) *6buf = 214.5M
+		 *for double write 4k, need extra 25M for 960x540(1/4 down)
+		 */
+		cma_size = <240>;
+		interrupts = <0 83 1 /* vdin0 vsync */
+			      0 72 1>;/* vpu crash */
+		rdma-irq = <2>;
+		clocks = <&clkc CLKID_FCLK_DIV5>,
+			<&clkc CLKID_VDIN_MEAS_COMP>;
+		clock-names = "fclk_div5", "cts_vdin_meas_clk";
+		vdin_id = <0>;
+		/*vdin write mem color depth support:
+		 * bit0:support 8bit
+		 * bit1:support 9bit
+		 * bit2:support 10bit
+		 * bit3:support 12bit
+		 * bit4:support yuv422 10bit full pack mode (from txl new add)
+		 * bit8:use 8bit  at 4k_50/60hz_10bit
+		 * bit9:use 10bit at 4k_50/60hz_10bit
+		 * bit10: support 10bit when double write
+		 */
+		tv_bit_mode = <0x215>;
+		/* afbce_bit_mode: (amlogic frame buff compression encoder)
+		 * bit0 -- enable afbce
+		 * bit1 -- enable afbce compression-lossy
+		 * bit4 -- afbce for 4k
+		 * bit5 -- afbce for 1080p
+		 * bit6 -- afbce for 720p
+		 * bit7 -- afbce for smaller resolution
+		 */
+		afbce_bit_mode = <0x11>;
+		/* urgent_en; */
+		double_write_en;
+	};
+
+	vdin@1 {
+		compatible = "amlogic, vdin-tm2verb";
+		memory-region = <&vdin1_cma_reserved>;
+		status = "okay";
+		/*bit0:(1:share with codec_mm;0:cma alone)
+		 *bit8:(1:alloc in discontinus way;0:alone in continuous way)
+		 */
+		flag_cma = <0>;
+		interrupts = <0 85 1>;
+		rdma-irq = <4>;
+		clocks = <&clkc CLKID_FCLK_DIV5>,
+			<&clkc CLKID_VDIN_MEAS_COMP>;
+		clock-names = "fclk_div5", "cts_vdin_meas_clk";
+		vdin_id = <1>;
+		/*vdin write mem color depth support:
+		 *bit0:support 8bit
+		 *bit1:support 9bit
+		 *bit2:support 10bit
+		 *bit3:support 12bit
+		 */
+		tv_bit_mode = <0x15>;
+		/*urgent_en*/
+	};
+
+	tvafe {
+		compatible = "amlogic, tvafe-tm2_b";
+		/*memory-region = <&tvafe_cma_reserved>;*/
+		status = "okay";
+		flag_cma = <1>;/*1:share with codec_mm;0:cma alone*/
+		cma_size = <5>;/*MByte*/
+		reg = <0xff654000 0x2000>;/*tvafe reg base*/
+		reserve-iomap = "true";
+		tvafe_id = <0>;
+		//pinctrl-names = "default";
+		/*!!particular sequence, no more and no less!!!*/
+		tvafe_pin_mux = <
+				3 /* TVAFE_CVBS_IN2, CVBS_IN0 = 0 */
+				1 /* TVAFE_CVBS_IN0, CVBS_IN1 */
+				2 /* TVAFE_CVBS_IN1, CVBS_IN2 */
+				4 /* TVAFE_CVBS_IN3, CVBS_IN3 */
+		>;
+		clocks = <&clkc CLKID_DAC_CLK>;
+		clock-names = "vdac_clk_gate";
+
+		cutwindow_val_h = <0 0 0 0 8>; /* level 0~4 */
+		cutwindow_val_v = <4 8 14 16 24>;  /* level 0~4 */
+	};
+
+	vbi {
+		compatible = "amlogic, vbi";
+		status = "okay";
+		interrupts = <0 83 1>;
+	};
+
+	cvbsout {
+		compatible = "amlogic, cvbsout-tm2";
+		status = "okay";
+		clocks = <&clkc CLKID_VCLK2_ENCI
+			&clkc CLKID_VCLK2_VENCI0
+			&clkc CLKID_VCLK2_VENCI1
+			&clkc CLKID_DAC_CLK>;
+		clock-names = "venci_top_gate",
+			"venci_0_gate",
+			"venci_1_gate",
+			"vdac_clk_gate";
+		/* clk path */
+		/* 0:vid_pll vid2_clk */
+		/* 1:gp0_pll vid2_clk */
+		/* 2:vid_pll vid1_clk */
+		/* 3:gp0_pll vid1_clk */
+		clk_path = <0>;
+
+		/* performance: reg_address, reg_value */
+		/* tm2 */
+		performance = <0x1bf0  0x9
+			0x1b56  0x333
+			0x1b12  0x8080
+			0x1b05  0xfd
+			0x1c59  0xf850
+			0xffff  0x0>; /* ending flag */
+		performance_sarft = <0x1bf0  0x9
+			0x1b56  0x333
+			0x1b12  0x0
+			0x1b05  0x9
+			0x1c59  0xfc48
+			0xffff  0x0>; /* ending flag */
+		performance_revB_telecom = <0x1bf0  0x9
+			0x1b56  0x546
+			0x1b12  0x8080
+			0x1b05  0x9
+			0x1c59  0xf850
+			0xffff  0x0>; /* ending flag */
+	};
+
+	/* for external keypad */
+	adc_keypad {
+		compatible = "amlogic, adc_keypad";
+		status = "okay";
+		key_name = "power","up","down","enter","left","right","home";
+		key_num = <7>;
+		io-channels = <&saradc SARADC_CH2>,<&saradc SARADC_CH3>;
+		io-channel-names = "key-chan-2", "key-chan-3";
+		key_chan = <SARADC_CH2 SARADC_CH2 SARADC_CH2 SARADC_CH2
+			SARADC_CH2 SARADC_CH3 SARADC_CH3>;
+		key_code = <116 103 108 28 105 106 102>;
+		key_val = <0 143 266 389 512 143 266>; //val=voltage/1800mV*1023
+		key_tolerance = <40 40 40 40 40 40 40>;
+};
+
+	unifykey {
+		compatible = "amlogic, unifykey";
+		status = "okay";
+
+		unifykey-num = <20>;
+		unifykey-index-0 = <&keysn_0>;
+		unifykey-index-1 = <&keysn_1>;
+		unifykey-index-2 = <&keysn_2>;
+		unifykey-index-3 = <&keysn_3>;
+		unifykey-index-4 = <&keysn_4>;
+		unifykey-index-5 = <&keysn_5>;
+		unifykey-index-6 = <&keysn_6>;
+		unifykey-index-7 = <&keysn_7>;
+		unifykey-index-8 = <&keysn_8>;
+		unifykey-index-9 = <&keysn_9>;
+		unifykey-index-10= <&keysn_10>;
+		unifykey-index-11 = <&keysn_11>;
+		unifykey-index-12 = <&keysn_12>;
+		unifykey-index-13 = <&keysn_13>;
+		unifykey-index-14 = <&keysn_14>;
+		unifykey-index-15 = <&keysn_15>;
+		unifykey-index-16 = <&keysn_16>;
+		unifykey-index-17 = <&keysn_17>;
+		unifykey-index-18 = <&keysn_18>;
+		unifykey-index-19 = <&keysn_19>;
+
+		keysn_0: key_0{
+			key-name = "usid";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_1:key_1{
+			key-name = "mac";
+			key-device  = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_2:key_2{
+			key-name = "hdcp";
+			key-device = "secure";
+			key-type  = "sha1";
+			key-permit = "read","write","del";
+		};
+		keysn_3:key_3{
+			key-name = "secure_boot_set";
+			key-device = "efuse";
+			key-permit = "write";
+		};
+		keysn_4:key_4{
+			key-name = "mac_bt";
+			key-device = "normal";
+			key-permit = "read","write","del";
+			key-type  = "mac";
+		};
+		keysn_5:key_5{
+			key-name = "mac_wifi";
+			key-device = "normal";
+			key-permit = "read","write","del";
+			key-type  = "mac";
+		};
+		keysn_6:key_6{
+			key-name = "hdcp2_tx";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_7:key_7{
+			key-name = "hdcp2_rx";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_8:key_8{
+			key-name = "widevinekeybox";
+			key-device = "secure";
+			key-type = "sha1";
+			key-permit = "read","write","del";
+		};
+		keysn_9:key_9{
+			key-name = "deviceid";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_10:key_10{
+			key-name = "hdcp22_fw_private";
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+		keysn_11:key_11{
+			key-name = "hdcp22_rx_private";
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+		keysn_12:key_12{
+			key-name = "hdcp22_rx_fw";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_13:key_13{
+			key-name = "hdcp14_rx";
+			key-device = "normal";
+			key-type  = "sha1";
+			key-permit = "read","write","del";
+		};
+		keysn_14:key_14{
+			key-name = "prpubkeybox";// PlayReady
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+		keysn_15:key_15{
+			key-name = "prprivkeybox";// PlayReady
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+		keysn_16:key_16{
+			key-name = "attestationkeybox";// attestation key
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+		keysn_17:key_17{
+			key-name = "hdcp22_rprx_fw";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_18:key_18{
+			key-name = "hdcp22_rprp_fw";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_19:key_19{
+			key-name = "hdcp22_rp_private";
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+	}; /* End unifykey */
+
+	amlvideo2_0 {
+		compatible = "amlogic, amlvideo2";
+		dev_name = "amlvideo2";
+		status = "okay";
+		amlvideo2_id = <0>;
+		cma_mode = <1>;
+	};
+
+	amlvideo2_1 {
+		compatible = "amlogic, amlvideo2";
+		dev_name = "amlvideo2";
+		status = "okay";
+		amlvideo2_id = <1>;
+		cma_mode = <1>;
+	};
+
+	hdmirx {
+		compatible = "amlogic, hdmirx_tm2_b";
+		#address-cells=<1>;
+		#size-cells=<1>;
+		/*memory-region = <&hdmirx_emp_cma_reserved>;*/
+		status = "okay";
+		pinctrl-names = "hdmirx_pins";
+		pinctrl-0 = <&hdmirx_a_mux &hdmirx_b_mux
+			&hdmirx_c_mux>;
+		repeat = <0>;
+		interrupts = <0 41 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&clkc CLKID_HDMIRX_MODET_COMP>,
+			   <&clkc CLKID_HDMIRX_CFG_COMP>,
+			   <&clkc CLKID_HDMIRX_ACR_COMP>,
+			   <&clkc CLKID_HDMIRX_METER_COMP>,
+			   <&clkc CLKID_HDMIRX_AXI_COMP>,
+			   <&xtal>,
+			   <&clkc CLKID_FCLK_DIV5>,
+			   <&clkc CLKID_FCLK_DIV7>,
+			   <&clkc CLKID_HDCP22_SKP_COMP>,
+			   <&clkc CLKID_HDCP22_ESM_COMP>;
+		//	   <&clkc CLK_AUD_PLL2FS>,
+		//	   <&clkc CLK_AUD_PLL4FS>,
+		//	   <&clkc CLK_AUD_OUT>;
+		clock-names = "hdmirx_modet_clk",
+			"hdmirx_cfg_clk",
+				"hdmirx_acr_ref_clk",
+				"cts_hdmirx_meter_clk",
+				"cts_hdmi_axi_clk",
+				"xtal",
+				"fclk_div5",
+				"fclk_div7",
+				"hdcp_rx22_skp",
+				"hdcp_rx22_esm";
+		//		"hdmirx_aud_pll2fs",
+		//		"hdmirx_aud_pll4f",
+		//		"clk_aud_out";
+		hdmirx_id = <0>;
+		en_4k_2_2k = <0>;
+		hpd_low_cec_off = <1>;
+		/* bit4: enable feature, bit3~0: port number */
+		disable_port = <0x0>;
+		hdcp_tee_path = <1>;
+		/* MAP_ADDR_MODULE_CBUS */
+		/* MAP_ADDR_MODULE_HIU */
+		/* MAP_ADDR_MODULE_HDMIRX_CAPB3 */
+		/* MAP_ADDR_MODULE_SEC_AHB */
+		/* MAP_ADDR_MODULE_SEC_AHB2 */
+		/* MAP_ADDR_MODULE_APB4 */
+		/* MAP_ADDR_MODULE_TOP */
+		reg = < 0x0 0x0
+			0xff63C000 0x2000
+			0xffe0d000 0x2000
+			0x0 0x0
+			0x0 0x0
+			0x0 0x0
+			0xff610000 0xa000>;
+	};
+
+	amhdmitx: amhdmitx {
+		compatible = "amlogic, amhdmitx";
+		dev_name = "amhdmitx";
+		status = "okay";
+		repeater_tx = <0x0>;
+	};
+
+	aocec: aocec {
+		compatible = "amlogic, aocec-tm2";
+		/*device_name = "aocec";*/
+		status = "okay";
+		vendor_name = "Amlogic"; /* Max Chars: 8	 */
+		/* Refer to the following URL at:
+		 * http://standards.ieee.org/develop/regauth/oui/oui.txt
+		 */
+		vendor_id = <0x000000>;
+		product_desc = "TM2"; /* Max Chars: 16	  */
+		cec_osd_string = "AML_TV"; /* Max Chars: 14    */
+		port_num = <4>;
+		ee_cec;
+		/*cec_sel = <2>;*/
+		output = <1>;	/*output port number*/
+		arc_port_mask = <0x2>;
+		interrupts = <0 203 1
+					0 199 1>;
+		interrupt-names = "hdmi_aocecb","hdmi_aocec";
+		pinctrl-names = "default","hdmitx_aocecb","cec_pin_sleep";
+		pinctrl-0=<&aoceca_mux>;
+		pinctrl-1=<&aocecb_mux>;
+		pinctrl-2=<&aoceca_mux>;
+		reg = <0xFF80023c 0x4
+			   0xFF800000 0x400>;
+		reg-names = "ao_exit","ao";
+	};
+
+	cpu_opp_table0: cpu_opp_table0 {
+		compatible = "operating-points-v2";
+		opp-shared;
+
+		opp00 {
+			opp-hz = /bits/ 64 <100000000>;
+			opp-microvolt = <730000>;
+		};
+		opp01 {
+			opp-hz = /bits/ 64 <250000000>;
+			opp-microvolt = <730000>;
+		};
+		opp02 {
+			opp-hz = /bits/ 64 <500000000>;
+			opp-microvolt = <730000>;
+		};
+		opp03 {
+			opp-hz = /bits/ 64 <667000000>;
+			opp-microvolt = <750000>;
+		};
+		opp04 {
+			opp-hz = /bits/ 64 <1000000000>;
+			opp-microvolt = <770000>;
+		};
+		opp05 {
+			opp-hz = /bits/ 64 <1200000000>;
+			opp-microvolt = <780000>;
+		};
+		opp06 {
+			opp-hz = /bits/ 64 <1404000000>;
+			opp-microvolt = <790000>;
+		};
+		opp07 {
+			opp-hz = /bits/ 64 <1500000000>;
+			opp-microvolt = <800000>;
+		};
+		opp08 {
+			opp-hz = /bits/ 64 <1608000000>;
+			opp-microvolt = <810000>;
+		};
+		opp09 {
+			opp-hz = /bits/ 64 <1704000000>;
+			opp-microvolt = <850000>;
+		};
+		opp10 {
+			opp-hz = /bits/ 64 <1800000000>;
+			opp-microvolt = <900000>;
+		};
+		opp11 {
+			opp-hz = /bits/ 64 <1908000000>;
+			opp-microvolt = <950000>;
+		};
+	};
+
+	cpufreq-meson {
+		compatible = "amlogic, cpufreq-meson";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pwm_ao_d_pins3>;
+		status = "okay";
+	};
+
+	tuner: tuner {
+		compatible = "amlogic, tuner";
+		status = "okay";
+		tuner0_i2c_addr = <0x60>;
+		tuner1_i2c_addr = <0x62>;
+		tuner0_code = <0x2124>;
+	};
+
+	atv-demod {
+		compatible = "amlogic, atv-demod";
+		status = "disabled";
+		tuner = <&tuner>;
+		btsc_sap_mode = <1>;
+		interrupts = <0 236 1>;
+		/* pinctrl-names="atvdemod_agc_pins"; */
+		/* pinctrl-0=<&atvdemod_agc_pins>; */
+		reg = <0xff656000 0x2000 /* demod reg */
+				0xff63c000 0x2000 /* hiu reg */
+				0xff634000 0x2000 /* periphs reg */
+				0xff64a000 0x2000>; /* audio reg */
+		reg_23cf = <0x88188832>;
+		/*default:0x88188832;r840 on haier:0x48188832*/
+	};
+
+	bt-dev{
+		compatible = "amlogic, bt-dev";
+		status = "okay";
+		gpio_reset = <&gpio       GPIOC_13       GPIO_ACTIVE_HIGH>;
+	};
+
+	wifi{
+		compatible = "amlogic, aml_wifi";
+		status = "okay";
+		interrupt_pin = <&gpio       GPIOC_12       GPIO_ACTIVE_HIGH>;
+		irq_trigger_type = "GPIO_IRQ_LOW";
+		dhd_static_buf;    //dhd_static_buf support
+		power_on_pin = <&gpio       GPIOC_11       GPIO_ACTIVE_HIGH>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pwm_b_pins1>;
+		pwm_config = <&wifi_pwm_conf>;
+	};
+
+	wifi_pwm_conf:wifi_pwm_conf{
+		pwm_channel1_conf {
+			pwms = <&pwm_ab MESON_PWM_1 30541 0>;
+			duty-cycle = <15270>;
+			times = <8>;
+		};
+		pwm_channel2_conf {
+			pwms = <&pwm_ab MESON_PWM_3 30500 0>;
+			duty-cycle = <15250>;
+			times = <12>;
+		};
+	};
+
+	sd_emmc_b: sdio@ffe05000 {
+		status = "okay";
+		compatible = "amlogic, meson-mmc-tm2";
+		reg = <0xffe05000 0x800>;
+		interrupts = <0 190 4>;
+
+		pinctrl-names = "sdio_all_pins",
+			"sdio_clk_cmd_pins";
+		pinctrl-0 = <&sdio_all_pins>;
+		pinctrl-1 = <&sdio_clk_cmd_pins>;
+
+		clocks = <&clkc CLKID_SD_EMMC_B>,
+			<&clkc CLKID_SD_EMMC_B_P0_COMP>,
+			<&clkc CLKID_FCLK_DIV2>,
+			<&clkc CLKID_FCLK_DIV5>,
+			<&xtal>;
+		clock-names = "core", "clkin0", "clkin1", "clkin2", "xtal";
+
+		bus-width = <4>;
+		cap-sd-highspeed;
+		cap-mmc-highspeed;
+		max-frequency = <100000000>;
+		disable-wp;
+		sdio {
+			pinname = "sdio";
+			ocr_avail = <0x200080>; /**VDD voltage 3.3 ~ 3.4 */
+			caps = "MMC_CAP_4_BIT_DATA",
+				"MMC_CAP_MMC_HIGHSPEED",
+				"MMC_CAP_SD_HIGHSPEED",
+				"MMC_CAP_NONREMOVABLE", /**ptm debug */
+				 "MMC_CAP_UHS_SDR12",
+				 "MMC_CAP_UHS_SDR25",
+				 "MMC_CAP_UHS_SDR50",
+				 "MMC_CAP_UHS_SDR104",
+				 "MMC_PM_KEEP_POWER",
+				 "MMC_CAP_SDIO_IRQ";
+			f_min = <400000>;
+			f_max = <200000000>;
+			max_req_size = <0x20000>; /**128KB*/
+			card_type = <3>;
+			/* 3:sdio device(ie:sdio-wifi),
+			 * 4:SD combo (IO+mem) card
+			 */
+		};
+	};
+
+/*	sd_emmc_b: sd@ffe05000 {
+ *		status = "okay";
+ *		compatible = "amlogic, meson-mmc-tm2";
+ *		reg = <0xffe05000 0x800>;
+ *		interrupts = <0 190 1>;
+ *
+ *		pinctrl-names = "sd_all_pins",
+ *			"sd_clk_cmd_pins",
+ *			"sd_1bit_pins";
+ *		pinctrl-0 = <&sd_all_pins>;
+ *		pinctrl-1 = <&sd_clk_cmd_pins>;
+ *		pinctrl-2 = <&sd_1bit_pins>;
+ *
+ *		clocks = <&clkc CLKID_SD_EMMC_B>,
+ *			<&clkc CLKID_SD_EMMC_B_P0_COMP>,
+ *			<&clkc CLKID_FCLK_DIV2>,
+ *			<&clkc CLKID_FCLK_DIV5>,
+ *			<&xtal>;
+ *		clock-names = "core", "clkin0", "clkin1", "clkin2", "xtal";
+ *
+ *		bus-width = <4>;
+ *		cap-sd-highspeed;
+ *		cap-mmc-highspeed;
+ *		max-frequency = <100000000>;
+ *		disable-wp;
+ *		sd {
+ *			pinname = "sd";
+ *			ocr_avail = <0x200080>;
+ *			caps = "MMC_CAP_4_BIT_DATA",
+ *				"MMC_CAP_MMC_HIGHSPEED",
+ *				"MMC_CAP_SD_HIGHSPEED";
+ *			f_min = <400000>;
+ *			f_max = <200000000>;
+ *			max_req_size = <0x20000>;
+ *			no_sduart = <1>;
+ *			gpio_dat3 = <&gpio GPIOC_3 GPIO_ACTIVE_HIGH>;
+ *			jtag_pin = <&gpio GPIOC_1 GPIO_ACTIVE_HIGH>;
+ *			gpio_cd = <&gpio GPIOC_10 GPIO_ACTIVE_HIGH>;
+ *			card_type = <5>;
+ *		};
+ *	};
+ */
+
+}; /* end of / */
+
+&i2c0 {
+	status = "okay";
+	clock-frequency = <300000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&i2c0_dv_pins>;
+};
+
+&audiobus {
+	tdma:tdm@0 {
+		compatible = "amlogic, tm2-revb-snd-tdma";
+		#sound-dai-cells = <0>;
+
+		dai-tdm-lane-slot-mask-in = <1 0>;
+		dai-tdm-lane-slot-mask-out = <1 1 1 1>;
+		dai-tdm-clk-sel = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_MCLK_A
+				&clkaudio CLKID_AUDIO_MCLK_PAD0
+				&clkc CLKID_MPLL0
+				&clkc CLKID_MPLL1
+				&clkaudio CLKID_AUDIO_SPDIFOUT_A>;
+		clock-names = "mclk", "mclk_pad", "clk_srcpll",
+			"samesource_srcpll", "samesource_clk";
+
+		pinctrl-names = "tdm_pins";
+		pinctrl-0 = <&tdma_mclk &tdmout_a>;
+
+		/*
+		 * 0: tdmout_a;
+		 * 1: tdmout_b;
+		 * 2: tdmout_c;
+		 * 3: spdifout;
+		 * 4: spdifout_b;
+		 */
+		samesource_sel = <3>;
+
+		/* In for ACODEC_ADC */
+		acodec_adc = <1>;
+		/*enable default mclk(12.288M), before extern codec start*/
+		start_clk_enable = <1>;
+
+		/*tdm clk tuning enable*/
+		clk_tuning_enable = <1>;
+
+		/* enable control gain */
+		ctrl_gain = <1>;
+
+		status = "okay";
+
+		/* !!!For --TV platform-- ONLY */
+		Channel_Mask {
+			/*i2s has 4 pins, 8channel, mux output*/
+			Spdif_samesource_Channel_Mask = "i2s_2/3";
+		};
+	};
+
+	tdmb:tdm@1 {
+		compatible = "amlogic, tm2-revb-snd-tdmb";
+		#sound-dai-cells = <0>;
+
+		dai-tdm-lane-slot-mask-in = <1 0 0 0>;
+		dai-tdm-lane-slot-mask-out = <1 0 0 0>;
+		dai-tdm-clk-sel = <1>;
+
+		clocks = <&clkaudio CLKID_AUDIO_MCLK_B
+				&clkc CLKID_MPLL1>;
+		clock-names = "mclk", "clk_srcpll";
+
+		/* enable control gain */
+		ctrl_gain = <1>;
+
+		status = "okay";
+	};
+
+	tdmc:tdm@2 {
+		compatible = "amlogic, tm2-revb-snd-tdmc";
+		#sound-dai-cells = <0>;
+
+		dai-tdm-lane-slot-mask-in = <1 0 0 0>;
+		dai-tdm-lane-slot-mask-out = <1 0 0 0>;
+		dai-tdm-clk-sel = <2>;
+
+		clocks = <&clkaudio CLKID_AUDIO_MCLK_C
+				&clkc CLKID_MPLL2>;
+		clock-names = "mclk", "clk_srcpll";
+
+		pinctrl-names = "tdm_pins";
+		pinctrl-0 = </*&tdmout_c &tdmin_c*/>;
+
+		/* enable control gain */
+		ctrl_gain = <1>;
+
+		status = "okay";
+	};
+
+	tdmlb:tdm@3 {
+		compatible = "amlogic, tm2-snd-tdmlb";
+		#sound-dai-cells = <0>;
+
+		dai-tdm-lane-lb-slot-mask-in = <1 0 0 0>;
+		dai-tdm-clk-sel = <1>;
+
+		clocks = <&clkaudio CLKID_AUDIO_MCLK_B
+				&clkc CLKID_MPLL1>;
+		clock-names = "mclk", "clk_srcpll";
+
+		/*
+		 * select tdmin_lb src;
+		 * AXG
+		 *  0: TDMOUTA
+		 *  1: TDMOUTB
+		 *  2: TDMOUTC
+		 *  3: PAD_TDMINA
+		 *  4: PAD_TDMINB
+		 *  5: PAD_TDMINC
+		 *
+		 * G12A/G12B
+		 *  0: TDMOUTA
+		 *  1: TDMOUTB
+		 *  2: TDMOUTC
+		 *  3: PAD_TDMINA_DIN*
+		 *  4: PAD_TDMINB_DIN*
+		 *  5: PAD_TDMINC_DIN*
+		 *  6: PAD_TDMINA_D*, oe pin
+		 *  7: PAD_TDMINB_D*, oe pin
+		 *
+		 * TL1/SM1
+		 *  0: TDMOUTA
+		 *  1: TDMOUTB
+		 *  2: TDMOUTC
+		 *  3: PAD_TDMINA_DIN*
+		 *  4: PAD_TDMINB_DIN*
+		 *  5: PAD_TDMINC_DIN*
+		 *  6: PAD_TDMINA_D*
+		 *  7: PAD_TDMINB_D*
+		 *  8: PAD_TDMINC_D*
+		 *  9: HDMIRX_I2S
+		 *  10: ACODEC_ADC
+		 */
+		lb-src-sel = <1>;
+
+		status = "disabled";
+	};
+
+	pdm:pdm {
+		compatible = "amlogic, tm2-snd-pdm";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_GATE_PDM
+			&clkc CLKID_FCLK_DIV3
+			&clkc CLKID_MPLL3
+			&clkaudio CLKID_AUDIO_PDMIN0
+			&clkaudio CLKID_AUDIO_PDMIN1>;
+		clock-names = "gate",
+			"sysclk_srcpll",
+			"dclk_srcpll",
+			"pdm_dclk",
+			"pdm_sysclk";
+
+		pinctrl-names = "pdm_pins";
+		pinctrl-0 = <&pdmin>;
+
+		/* mode 0~4, defalut:1 */
+		filter_mode = <1>;
+
+		status = "okay";
+	};
+
+	spdifa:spdif@0 {
+		compatible = "amlogic, tm2-revb-snd-spdif-a";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkc CLKID_MPLL1
+				&clkc CLKID_FCLK_DIV4
+				&clkaudio CLKID_AUDIO_GATE_SPDIFIN
+				&clkaudio CLKID_AUDIO_GATE_SPDIFOUT_A
+				&clkaudio CLKID_AUDIO_SPDIFIN
+				&clkaudio CLKID_AUDIO_SPDIFOUT_A>;
+		clock-names = "sysclk", "fixed_clk", "gate_spdifin",
+				"gate_spdifout", "clk_spdifin", "clk_spdifout";
+
+		interrupts =
+				<GIC_SPI 151 IRQ_TYPE_EDGE_RISING>;
+		interrupt-names = "irq_spdifin";
+
+		pinctrl-names = "spdif_pins",
+				"spdif_pins_mute";
+		pinctrl-0 = <&spdifin_a>;
+		//pinctrl-1 = <&spdifout_a_mute>;
+
+		/*
+		 * whether do asrc for pcm and resample a or b
+		 * if raw data, asrc is disabled automatically
+		 * 0: "Disable",
+		 * 1: "Enable:32K",
+		 * 2: "Enable:44K",
+		 * 3: "Enable:48K",
+		 * 4: "Enable:88K",
+		 * 5: "Enable:96K",
+		 * 6: "Enable:176K",
+		 * 7: "Enable:192K",
+		 */
+		asrc_id = <0>;
+		auto_asrc = <0>;
+
+		/*spdif clk tuning enable*/
+		clk_tuning_enable = <1>;
+		status = "okay";
+	};
+
+	spdifb:spdif@1 {
+		compatible = "amlogic, tm2-revb-snd-spdif-b";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkc CLKID_MPLL0 /*CLKID_HIFI_PLL*/
+				&clkaudio CLKID_AUDIO_GATE_SPDIFOUT_B
+				&clkaudio CLKID_AUDIO_SPDIFOUT_B>;
+		clock-names = "sysclk",
+				"gate_spdifout", "clk_spdifout";
+
+		status = "okay";
+	};
+
+	extn:extn {
+		compatible = "amlogic, tm2-snd-extn";
+		#sound-dai-cells = <0>;
+
+		interrupts =
+				<GIC_SPI 158 IRQ_TYPE_EDGE_RISING>;
+		interrupt-names = "irq_frhdmirx";
+
+		status = "okay";
+	};
+
+	aed:effect {
+		compatible = "amlogic, snd-effect-v4";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_GATE_EQDRC
+			&clkc CLKID_FCLK_DIV5
+			&clkaudio CLKID_AUDIO_EQDRC>;
+		clock-names = "gate", "srcpll", "eqdrc";
+
+		/*
+		 * 0:tdmout_a
+		 * 1:tdmout_b
+		 * 2:tdmout_c
+		 * 3:spdifout
+		 * 4:spdifout_b
+		 */
+		eqdrc_module = <0>;
+		/* max 0xf, each bit for one lane, usually one lane */
+		lane_mask = <0x1>;
+		/* max 0xff, each bit for one channel */
+		channel_mask = <0xff>;
+
+		status = "okay";
+	};
+
+	asrca: resample@0 {
+		compatible = "amlogic, tm2-revb-resample-a";
+		clocks = <&clkc CLKID_MPLL0
+			&clkaudio CLKID_AUDIO_MCLK_A
+			&clkaudio CLKID_AUDIO_RESAMPLE_A>;
+		clock-names = "resample_pll", "resample_src", "resample_clk";
+
+		/*same with toddr_src
+		 *	TDMIN_A,    0
+		 *	TDMIN_B,    1
+		 *	TDMIN_C,    2
+		 *	SPDIFIN,    3
+		 *	PDMIN,      4
+		 *	FRATV,      5
+		 *	TDMIN_LB,   6
+		 *	LOOPBACK_A, 7
+		 *	FRHDMIRX,   8
+		 *	LOOPBACK_B, 9
+		 *	SPDIFIN_LB, 10
+		 *	EARC_RX,    11
+		 */
+		resample_module = <8>;
+
+		status = "okay";
+	};
+
+	asrcb: resample@1 {
+		compatible = "amlogic, tm2-revb-resample-b";
+		clocks = <&clkc CLKID_MPLL3
+			&clkaudio CLKID_AUDIO_MCLK_F
+			&clkaudio CLKID_AUDIO_RESAMPLE_B>;
+		clock-names = "resample_pll", "resample_src", "resample_clk";
+
+		/*this resample is only used for loopback_A.*/
+
+		status = "okay";
+	};
+
+	vad:vad {
+		compatible = "amlogic, snd-vad";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_GATE_TOVAD
+			&clkc CLKID_FCLK_DIV5
+			&clkaudio CLKID_AUDIO_VAD>;
+		clock-names = "gate", "pll", "clk";
+
+		interrupts = <GIC_SPI 155 IRQ_TYPE_EDGE_RISING
+				GIC_SPI 47 IRQ_TYPE_EDGE_RISING>;
+		interrupt-names = "irq_wakeup", "irq_frame_sync";
+
+		/*
+		 * Data src sel:
+		 * 0: tdmin_a;
+		 * 1: tdmin_b;
+		 * 2: tdmin_c;
+		 * 3: spdifin;
+		 * 4: pdmin;
+		 * 5: loopback_b;
+		 * 6: tdmin_lb;
+		 * 7: loopback_a;
+		 */
+		src = <4>;
+
+		/*
+		 * deal with hot word in user space or kernel space
+		 * 0: in user space
+		 * 1: in kernel space
+		 */
+		level = <1>;
+
+		status = "okay";
+	};
+
+	loopbacka:loopback@0 {
+		compatible = "amlogic, tm2-loopbacka";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_GATE_PDM
+			&clkc CLKID_FCLK_DIV3
+			&clkc CLKID_MPLL3
+			&clkaudio CLKID_AUDIO_PDMIN0
+			&clkaudio CLKID_AUDIO_PDMIN1
+			&clkc CLKID_MPLL0
+			&clkaudio CLKID_AUDIO_MCLK_A>;
+		clock-names = "pdm_gate",
+			"pdm_sysclk_srcpll",
+			"pdm_dclk_srcpll",
+			"pdm_dclk",
+			"pdm_sysclk",
+			"tdminlb_mpll",
+			"tdminlb_mclk";
+
+		/* datain src
+		 * 0: tdmin_a;
+		 * 1: tdmin_b;
+		 * 2: tdmin_c;
+		 * 3: spdifin;
+		 * 4: pdmin;
+		 */
+		datain_src = <4>;
+		datain_chnum = <4>;
+		datain_chmask = <0xf>;
+		/* config which data pin for loopback */
+		datain-lane-mask-in = <1 0 1 0>;
+
+		/* calc mclk for datalb */
+		mclk-fs = <256>;
+
+		/* tdmin_lb src
+		 * 0: tdmoutA
+		 * 1: tdmoutB
+		 * 2: tdmoutC
+		 * 3: PAD_TDMINA_DIN*, refer to core pinmux
+		 * 4: PAD_TDMINB_DIN*, refer to core pinmux
+		 * 5: PAD_TDMINC_DIN*, refer to core pinmux
+		 * 6: PAD_TDMINA_D*, oe, refer to core pinmux
+		 * 7: PAD_TDMINB_D*, oe, refer to core pinmux
+		 */
+		/* if tdmin_lb >= 3, use external loopback */
+		datalb_src = <0>;
+		datalb_chnum = <2>;
+		datalb_chmask = <0x3>;
+		/* config which data pin as loopback */
+		datalb-lane-mask-in = <1 0 0 0>;
+
+		status = "okay";
+	};
+
+	loopbackb:loopback@1 {
+		compatible = "amlogic, tm2-loopbackb";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_GATE_PDM
+			&clkc CLKID_FCLK_DIV3
+			&clkc CLKID_MPLL3
+			&clkaudio CLKID_AUDIO_PDMIN0
+			&clkaudio CLKID_AUDIO_PDMIN1
+			&clkc CLKID_MPLL0
+			&clkaudio CLKID_AUDIO_MCLK_A>;
+		clock-names = "pdm_gate",
+			"pdm_sysclk_srcpll",
+			"pdm_dclk_srcpll",
+			"pdm_dclk",
+			"pdm_sysclk",
+			"tdminlb_mpll",
+			"tdminlb_mclk";
+
+		/* calc mclk for datain_lb */
+		mclk-fs = <256>;
+
+		/* datain src
+		 * 0: tdmin_a;
+		 * 1: tdmin_b;
+		 * 2: tdmin_c;
+		 * 3: spdifin;
+		 * 4: pdmin;
+		 */
+		datain_src = <4>;
+		datain_chnum = <4>;
+		datain_chmask = <0xf>;
+		/* config which data pin for loopback */
+		datain-lane-mask-in = <1 0 1 0>;
+
+		/* tdmin_lb src
+		 * 0: tdmoutA
+		 * 1: tdmoutB
+		 * 2: tdmoutC
+		 * 3: PAD_TDMINA_DIN*, refer to core pinmux
+		 * 4: PAD_TDMINB_DIN*, refer to core pinmux
+		 * 5: PAD_TDMINC_DIN*, refer to core pinmux
+		 * 6: PAD_TDMINA_D*, oe, refer to core pinmux
+		 * 7: PAD_TDMINB_D*, oe, refer to core pinmux
+		 */
+		/* if tdmin_lb >= 3, use external loopback */
+		datalb_src = <1>;
+		datalb_chnum = <2>;
+		datalb_chmask = <0x3>;
+		/* config which data pin as loopback */
+		datalb-lane-mask-in = <1 0 0 0>;
+
+		status = "disabled";
+	};
+}; /* end of audiobus */
+
+&earc {
+	status = "okay";
+};
+
+&pinctrl_periphs {
+	/* audio pin mux */
+
+	tdma_mclk: tdma_mclk {
+		mux { /* GPIOH_4 */
+			groups = "mclk0_h";
+			function = "mclk0";
+			drive-strength = <1>;
+		};
+	};
+
+	tdmout_a: tdmout_a {
+		mux { /* GPIOH_5, GPIOH_6, GPIOH_7, GPIOH_8*/
+			groups = "tdma_fs_h",
+				"tdma_sclk_h",
+				"tdma_dout0_h",
+				"tdma_dout1_h";
+			function = "tdma_out";
+			drive-strength = <1>;
+			bias-pull-down;
+		};
+	};
+
+	tdmout_c: tdmout_c {
+		mux { /* GPIODV_7, GPIODV_8, GPIODV_9 */
+			groups = "tdmc_sclk",
+				"tdmc_fs",
+				"tdmc_dout0";
+			function = "tdmc_out";
+			drive-strength = <1>;
+		};
+	};
+
+	tdmin_c: tdmin_c {
+		mux { /* GPIODV_10 */
+			groups = "tdmc_din1";
+			function = "tdmc_in";
+			drive-strength = <1>;
+		};
+	};
+
+	spdifin_a: spdifin_a {
+		mux { /* GPIODV_5 */
+			groups = "spdif_in";
+			function = "spdif_in";
+		};
+	};
+
+	spdifout_a: spdifout_a {
+		mux { /* GPIODV_4 */
+			groups = "spdif_out_dv4";
+			function = "spdif_out";
+		};
+	};
+
+	spdifout_a_mute: spdifout_a_mute {
+		mux { /* GPIODV_4 */
+			groups = "GPIODV_4";
+			function = "gpio_periphs";
+		};
+	};
+
+	pdmin: pdmin {
+		mux { /* GPIOZ_7, GPIOZ_8, pdm_din2_z4 */
+			groups = "pdm_dclk_z",
+				"pdm_din0_z",
+				"pdm_din1_z9";
+			function = "pdm";
+		};
+	};
+
+}; /* end of pinctrl_periphs */
+
+&audio_data{
+	status = "okay";
+};
+
+&i2c2 {
+	status = "disabled";
+	pinctrl-names = "default";
+	pinctrl-0 = <&i2c2_z_pins>;
+	clock-frequency = <400000>;
+
+	tas5805: tas5805@36 {
+		compatible = "ti,tas5805";
+		#sound-dai-cells = <0>;
+		codec_name = "tas5805";
+		reg = <0x2d>;
+		status = "disabled";
+	};
+};
+
+&i2c3 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&i2c3_h1_pins>;
+	clock-frequency = <400000>;
+
+	ad82584f: ad82584f@60 {
+		compatible = "ESMT, ad82584f";
+		#sound-dai-cells = <0>;
+		reg = <0x30>;
+		status = "disabled";
+		reset_pin = <&gpio GPIOH_13 0>;
+		no_mclk;
+	};
+	ad82584f1: ad82584f@62 {
+		compatible = "ESMT, ad82584f";
+		#sound-dai-cells = <0>;
+		reg = <0x31>;
+		status = "disabled";
+		no_mclk;
+	};
+	tas5766_7c: tas5766@7c {
+		compatible = "ti,tas5766";
+		#sound-dai-cells = <0>;
+		reg = <0x2d>;
+		master_vol = /bits/ 8 <150>; /* 0 ~ 232 */
+		gpio-fb = <&gpio GPIOH_11 0>;
+		status = "disabled";
+	};
+	tas5766_7d: tas5766@7d {
+		compatible = "ti,tas5766";
+		#sound-dai-cells = <0>;
+		reg = <0x2e>;
+		master_vol = /bits/ 8 <150>; /* 0 ~ 232 */
+		gpio-fb = <&gpio GPIOH_12 0>;
+		status = "disabled";
+	};
+	tas5766_7e: tas5766@7e {
+		compatible = "ti,tas5766";
+		#sound-dai-cells = <0>;
+		reg = <0x2f>;
+		master_vol = /bits/ 8 <150>; /* 0 ~ 232 */
+		gpio-fb = <&gpio GPIOH_13 0>;
+		status = "disabled";
+	};
+	tas5805_4c: tas5805@4c {
+		compatible = "ti,tas5805";
+		#sound-dai-cells = <0>;
+		reg = <0x4c>;
+		master_vol = /bits/ 8 <150>; /* 0 ~ 232 */
+		gpio-fb = <&gpio GPIOH_11 0>;
+		reset_pin = <&gpio_ao GPIOAO_6 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+
+	tas5805_4d: tas5805@4d {
+		compatible = "ti,tas5805";
+		#sound-dai-cells = <0>;
+		reg = <0x4d>;
+		master_vol = /bits/ 8 <150>; /* 0 ~ 232 */
+		gpio-fb = <&gpio GPIOH_12 0>;
+		reset_pin = <&gpio_ao GPIOAO_6 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+
+	tas5805_4e: tas5805@4e {
+		compatible = "ti,tas5805";
+		#sound-dai-cells = <0>;
+		reg = <0x4e>;
+		master_vol = /bits/ 8 <150>; /* 0 ~ 232 */
+		gpio-fb = <&gpio GPIOH_13 0>;
+		reset_pin = <&gpio_ao GPIOAO_6 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+
+};
+
+&sd_emmc_c {
+	status = "okay";
+	emmc {
+		caps = "MMC_CAP_8_BIT_DATA",
+			 "MMC_CAP_MMC_HIGHSPEED",
+			 "MMC_CAP_SD_HIGHSPEED",
+			 "MMC_CAP_NONREMOVABLE",
+			 "MMC_CAP_1_8V_DDR",
+			 "MMC_CAP_HW_RESET",
+			 "MMC_CAP_ERASE",
+			 "MMC_CAP_CMD23";
+		caps2 = "MMC_CAP2_HS200", "MMC_CAP2_HS400";
+		f_min = <400000>;
+		f_max = <200000000>;
+	};
+};
+
+&spifc {
+	status = "disabled";
+	spi-nor@0 {
+		cs_gpios = <&gpio BOOT_13 GPIO_ACTIVE_HIGH>;
+	};
+};
+
+&slc_nand {
+	status = "disabled";
+	plat-names = "bootloader", "nandnormal";
+	plat-num = <2>;
+	plat-part-0 = <&bootloader>;
+	plat-part-1 = <&nandnormal>;
+	bootloader: bootloader{
+		enable_pad = "ce0";
+		busy_pad = "rb0";
+		timming_mode = "mode5";
+		bch_mode = "bch8_1k";
+		t_rea = <20>;
+		t_rhoh = <15>;
+		chip_num = <1>;
+		part_num = <0>;
+		rb_detect = <1>;
+	};
+	nandnormal: nandnormal{
+		enable_pad = "ce0";
+		busy_pad = "rb0";
+		timming_mode = "mode5";
+		bch_mode = "bch8_1k";
+		plane_mode = "twoplane";
+		t_rea = <20>;
+		t_rhoh = <15>;
+		chip_num = <2>;
+		part_num = <3>;
+		partition = <&nand_partitions>;
+		rb_detect = <1>;
+	};
+	nand_partitions:nand_partition{
+		/*
+		 * if bl_mode is 1, tpl size was generate by
+		 * fip_copies * fip_size which
+		 * will not skip bad when calculating
+		 * the partition size;
+		 *
+		 * if bl_mode is 0,
+		 * tpl partition must be comment out.
+		 */
+		tpl{
+			offset=<0x0 0x0>;
+			size=<0x0 0x0>;
+		};
+		logo{
+			offset=<0x0 0x0>;
+			size=<0x0 0x200000>;
+		};
+		recovery{
+			offset=<0x0 0x0>;
+			size=<0x0 0x1000000>;
+		};
+		boot{
+			offset=<0x0 0x0>;
+			size=<0x0 0x1000000>;
+		};
+		system{
+			offset=<0x0 0x0>;
+			size=<0x0 0x4000000>;
+		};
+		data{
+			offset=<0xffffffff 0xffffffff>;
+			size=<0x0 0x0>;
+		};
+	};
+};
+
+&ethmac {
+	status = "okay";
+	//pinctrl-names = "internal_eth_pins", "internal_gpio_pins";
+	//pinctrl-0 = <&internal_eth_pins>;
+	//pinctrl-1 = <&internal_gpio_pins>;
+	mc_val = <0x4be04>;
+
+	internal_phy=<1>;
+};
+
+&uart_A {
+	status = "okay";
+};
+
+&dwc3 {
+	status = "okay";
+};
+
+&usb2_phy_v2 {
+	status = "okay";
+	portnum = <3>;
+};
+
+&usb3_phy_v2 {
+	status = "okay";
+	portnum = <2>;
+	portconfig-30 = <1>;
+	portconfig-31 = <1>;
+};
+
+&usb_otg {
+	status = "okay";
+	otg = <0>;
+};
+
+&dwc2_a {
+	status = "okay";
+	/** 0: normal, 1: otg+dwc3 host only, 2: otg+dwc3 device only*/
+	controller-type = <1>;
+};
+
+&pcie_A {
+	reset-gpio = <&gpio_ao GPIOAO_4 GPIO_ACTIVE_HIGH>;
+	status = "disable";
+};
+
+&pcie_B {
+	/* ab311 only pcie a, no pcie b */
+	status = "disable";
+};
+
+&spicc0 {
+	status = "disabled";
+	pinctrl-names = "default";
+	pinctrl-0 = <&spicc0_pins_h>;
+	cs-gpios = <&gpio GPIOH_20 0>;
+};
+
+&meson_fb {
+	status = "disabled";
+	display_size_default = <1920 1080 1920 2160 32>;
+	mem_size = <0x00800000 0x1980000 0x100000 0x100000 0x800000>;
+	logo_addr = "0x7f800000";
+	mem_alloc = <0>;
+	pxp_mode = <0>; /** 0:normal mode 1:pxp mode */
+};
+
+&drm_vpu {
+	status = "okay";
+	logo_addr = "0x7f800000";
+	osd_ver = /bits/ 8 <OSD_V6>;
+};
+
+&drm_amhdmitx {
+	status = "okay";
+	hdcp = "disabled";
+};
+
+&drm_amcvbsout {
+	status = "okay";
+};
+
+&drm_lcd {
+	status = "disabled";
+};
+
+&pwm_AO_cd {
+	status = "okay";
+};
+
+&saradc {
+	status = "disabled";
+};
+
+&i2c1 {
+	status = "okay";
+	clock-frequency = <300000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&i2c1_h_pins>;
+};
+
+&pwm_ab {
+	status = "okay";
+};
+
+&pwm_cd {
+	status = "okay";
+};
+
+&efuse {
+	status = "okay";
+};
+
+&lut_dma {
+	status = "okay";
+};
+
diff --git a/arch/arm/boot/dts/amlogic/tm2_revb_t962x3_llama_drm.dts b/arch/arm/boot/dts/amlogic/tm2_revb_t962x3_llama_drm.dts
new file mode 100644
index 000000000000..ccf863a9242c
--- /dev/null
+++ b/arch/arm/boot/dts/amlogic/tm2_revb_t962x3_llama_drm.dts
@@ -0,0 +1,2018 @@
+/*
+ * arch/arm/boot/dts/amlogic/tm2_revb_t962x3_ab301.dts
+ *
+ * Copyright (C) 2017 Amlogic, Inc. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ */
+
+/dts-v1/;
+
+#include "mesontm2_revb.dtsi"
+#include "partition_tv_ab_rdk.dtsi"
+#include "mesontm2_t962x3_llama-panel.dtsi"
+#include "mesontm2_drm.dtsi"
+
+/ {
+	model = "Amlogic TM2 REVB T962X3 AB301";
+	amlogic-dt-id = "tm2-revb_t962x3_ab301";
+	compatible = "amlogic, tm2_revb_t962x3_ab301";
+
+	aliases {
+		serial0 = &uart_AO;
+		serial1 = &uart_A;
+		serial2 = &uart_B;
+		serial3 = &uart_C;
+		serial4 = &uart_AO_B;
+		tsensor0 = &p_tsensor;
+		tsensor1 = &d_tsensor;
+		tsensor2 = &s_tsensor;
+		i2c0 = &i2c0;
+		i2c1 = &i2c1;
+		i2c2 = &i2c2;
+		i2c3 = &i2c3;
+		i2c4 = &i2c_AO;
+		spi0 = &spicc0;
+		spi1 = &spicc1;
+	};
+
+	memory@00000000 {
+		device_type = "memory";
+		linux,usable-memory = <0x0 0xf5800000>;
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+		/* global autoconfigured region for contiguous allocations */
+		ramoops@0x07400000 {
+			compatible = "ramoops";
+			reg = <0x07400000 0x00100000>;
+			record-size = <0x8000>;
+			console-size = <0x8000>;
+			ftrace-size = <0x40000>;
+		};
+
+		secmon_reserved: linux,secmon {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x400000>;
+			alignment = <0x400000>;
+			alloc-ranges = <0x05000000 0x400000>;
+		};
+
+		logo_reserved:linux,meson-fb {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x800000>;
+			alignment = <0x400000>;
+			alloc-ranges = <0x7f800000 0x800000>;
+		};
+
+		lcd_tcon_reserved:linux,lcd_tcon {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0xc00000>;
+			alignment = <0x400000>;
+			alloc-ranges = <0x7ec00000 0xc00000>;
+		};
+
+		codec_mm_cma:linux,codec_mm_cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			/* ion_codec_mm max can alloc size 80M*/
+			size = <0x18400000>;
+			alignment = <0x400000>;
+			linux,contiguous-region;
+			alloc-ranges = <0x30000000 0x50000000>;
+		};
+
+		/* codec shared reserved */
+		codec_mm_reserved:linux,codec_mm_reserved {
+			compatible = "amlogic, codec-mm-reserved";
+			size = <0x0>;
+			alignment = <0x100000>;
+			//no-map;
+		};
+
+		ion_cma_reserved:linux,ion-dev {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0xC800000>;
+			alignment = <0x400000>;
+		};
+
+		/*  vdin0 CMA pool */
+		//vdin0_cma_reserved:linux,vdin0_cma {
+		//	compatible = "shared-dma-pool";
+		//	reusable;
+			/* 3840x2160x4x4 ~=128 M */
+		//	size = <0xc400000>;
+		//	alignment = <0x400000>;
+		//};
+
+		/*  vdin1 CMA pool */
+		vdin1_cma_reserved:linux,vdin1_cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			/* 1920x1080x2x4  =16 M */
+			size = <0x1400000>;
+			alignment = <0x400000>;
+		};
+
+		/*demod_reserved:linux,demod {
+		 *	compatible = "amlogic, demod-mem";
+		 *	size = <0x800000>; //8M //100m 0x6400000
+		 *	alloc-ranges = <0x0 0x30000000>;
+		 *	//multi-use;
+		 *	//no-map;
+		 *};
+		 */
+
+		demod_cma_reserved:linux,demod_cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			/* 8M */
+			size = <0x0800000>;
+			alignment = <0x400000>;
+		};
+
+		/*di CMA pool */
+		di_cma_reserved:linux,di_cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			/* buffer_size = 3621952(yuv422 8bit)
+			 *  | 4736064(yuv422 10bit)
+			 *  | 4074560(yuv422 10bit full pack mode)
+			 * 10x3621952=34.6M(0x23) support 8bit
+			 * 10x4736064=45.2M(0x2e) support 12bit
+			 * 10x4074560=40M(0x28) support 10bit
+			 */
+			size = <0x02800000>;
+			alignment = <0x400000>;
+		};
+
+		/* for hdmi rx emp use */
+		/* hdmirx_emp_cma_reserved:linux,emp_cma { */
+			/*compatible = "shared-dma-pool";*/
+			/*linux,phandle = <5>;*/
+			/*reusable;*/
+			/* 4M for emp to ddr */
+			/* 32M for tmds to ddr */
+			/*size = <0x400000>;*/
+			/*alignment = <0x400000>;*/
+			/* alloc-ranges = <0x400000 0x2000000>; */
+		/*};*/
+
+		/* POST PROCESS MANAGER */
+		ppmgr_reserved:linux,ppmgr {
+			compatible = "amlogic, ppmgr_memory";
+			size = <0x0>;
+		};
+
+		picdec_cma_reserved:linux,picdec {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x0>;
+			alignment = <0x0>;
+			linux,contiguous-region;
+		};
+		dsp_fw_reserved:linux,dsp_fw {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x01000000>;
+			alignment = <0x00400000>;
+			alloc-ranges = <0x30000000 0x01000000>;
+		};
+	}; /* end of reserved-memory */
+
+	codec_mm {
+		compatible = "amlogic, codec, mm";
+		status = "okay";
+		memory-region = <&codec_mm_cma &codec_mm_reserved>;
+	};
+
+	picdec {
+		compatible = "amlogic, picdec";
+		memory-region = <&picdec_cma_reserved>;
+		dev_name = "picdec";
+		status = "okay";
+	};
+
+	ppmgr {
+		compatible = "amlogic, ppmgr";
+		memory-region = <&ppmgr_reserved>;
+		status = "okay";
+	};
+
+	deinterlace {
+		compatible = "amlogic, deinterlace di tm2b";
+		status = "okay";
+		/* 0:use reserved; 1:use cma; 2:use cma as reserved */
+		flag_cma = <1>;
+		//memory-region = <&di_reserved>;
+		memory-region = <&di_cma_reserved>;
+		interrupts = <0 46 1
+				0 40 1>;
+		interrupt-names = "pre_irq", "post_irq";
+		clocks = <&clkc CLKID_VPU_CLKB_TMP_COMP>,
+			<&clkc CLKID_VPU_CLKB_COMP>;
+		clock-names = "vpu_clkb_tmp_composite",
+			"vpu_clkb_composite";
+		clock-range = <334 667>;
+		/* buffer-size = <3621952>;(yuv422 8bit) */
+		buffer-size = <4074560>;/*yuv422 fullpack*/
+		/* reserve-iomap = "true"; */
+		/* if enable nr10bit, set nr10bit-support to 1 */
+		post-wr-support = <1>;
+		nr10bit-support = <1>;
+		nrds-enable = <1>;
+		pps-enable = <1>;
+	};
+
+	vout {
+		compatible = "amlogic, vout";
+		status = "okay";
+		fr_auto_policy = <0>;
+	};
+
+	/* Audio Related start */
+	pdm_codec:dummy {
+		#sound-dai-cells = <0>;
+		compatible = "amlogic, pdm_dummy_codec";
+		status = "okay";
+	};
+
+	dummy_codec:dummy {
+		#sound-dai-cells = <0>;
+		compatible = "amlogic, aml_dummy_codec";
+		status = "okay";
+	};
+
+	tl1_codec:codec {
+		#sound-dai-cells = <0>;
+		compatible = "amlogic, tm2_revb_acodec";
+		status = "okay";
+		reg = <0xff632000 0x1c>;
+		tdmout_index = <0>;
+		tdmin_index = <0>;
+		dat1_ch_sel = <1>;
+	};
+
+	aml_dtv_demod {
+		compatible = "amlogic, ddemod-tm2";
+		dev_name = "aml_dtv_demod";
+		status = "disabled";
+
+		//pinctrl-names="dtvdemod_agc";
+		//pinctrl-0=<&dtvdemod_agc>;
+
+		clocks = <&clkc CLKID_DAC_CLK>;
+		clock-names = "vdac_clk_gate";
+
+		reg = <0xff650000 0x4000	/*dtv demod base*/
+			   0xff63c000 0x2000	/*hiu reg base*/
+			   0xff800000 0x1000	/*io_aobus_base*/
+			   0xffd01000 0x1000	/*reset*/
+			>;
+
+		dtv_demod0_mem = <0>;	// need move to aml_dtv_demod ?
+		spectrum = <1>;
+		cma_flag = <1>;
+		cma_mem_size = <8>;
+		memory-region = <&demod_cma_reserved>;//<&demod_reserved>;
+	};
+
+	auge_sound {
+		compatible = "amlogic, tm2-sound-card";
+		aml-audio-card,name = "AML-AUGESOUND";
+
+		avout_mute-gpios = <&gpio GPIODV_3 GPIO_ACTIVE_HIGH>;
+
+		aml-audio-card,dai-link@0 {
+			format = "i2s";
+			mclk-fs = <256>;
+			continuous-clock;
+			//bitclock-inversion;
+			//frame-inversion;
+			/* master mode */
+			bitclock-master = <&tdma>;
+			frame-master = <&tdma>;
+			/* slave mode */
+			/*
+			 * bitclock-master = <&tdmacodec>;
+			 * frame-master = <&tdmacodec>;
+			 */
+			/* suffix-name, sync with android audio hal used for */
+			suffix-name = "alsaPORT-i2s";
+			tdmacpu: cpu {
+				sound-dai = <&tdma>;
+				dai-tdm-slot-tx-mask =
+							<1 1>;
+				dai-tdm-slot-rx-mask =
+							<1 1>;
+				dai-tdm-slot-num = <2>;
+				dai-tdm-slot-width = <32>;
+				system-clock-frequency = <12288000>;
+			};
+			tdmacodec: codec {
+				//sound-dai = <&dummy_codec>;
+				prefix-names = "AMP";
+				sound-dai = <&tas5805_4c
+							&tas5805_4d
+							&tas5805_4e>;
+			};
+		};
+
+		aml-audio-card,dai-link@1 {
+			format = "i2s";
+			mclk-fs = <256>;
+			//continuous-clock;
+			//bitclock-inversion;
+			//frame-inversion;
+			/* master mode */
+			bitclock-master = <&tdmb>;
+			frame-master = <&tdmb>;
+			/* slave mode */
+			//bitclock-master = <&tdmbcodec>;
+			//frame-master = <&tdmbcodec>;
+			/* suffix-name, sync with android audio hal used for */
+			suffix-name = "alsaPORT-pcm";
+			cpu {
+				sound-dai = <&tdmb>;
+				dai-tdm-slot-tx-mask = <1 1>;
+				dai-tdm-slot-rx-mask = <1 1>;
+				dai-tdm-slot-num = <2>;
+				/*
+				 * dai-tdm-slot-tx-mask =
+				 *	<1 1 1 1 1 1 1 1>;
+				 * dai-tdm-slot-rx-mask =
+				 *	<1 1 1 1 1 1 1 1>;
+				 * dai-tdm-slot-num = <8>;
+				 */
+				dai-tdm-slot-width = <32>;
+				system-clock-frequency = <12288000>;
+			};
+			tdmbcodec: codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@2 {
+			format = "i2s";
+			mclk-fs = <256>;
+			//continuous-clock;
+			//bitclock-inversion;
+			//frame-inversion;
+			/* master mode */
+			bitclock-master = <&tdmc>;
+			frame-master = <&tdmc>;
+			/* slave mode */
+			//bitclock-master = <&tdmccodec>;
+			//frame-master = <&tdmccodec>;
+			/* suffix-name, sync with android audio hal used for */
+			//suffix-name = "alsaPORT-tdm";
+			cpu {
+				sound-dai = <&tdmc>;
+				dai-tdm-slot-tx-mask = <1 1>;
+				dai-tdm-slot-rx-mask = <1 1>;
+				dai-tdm-slot-num = <2>;
+				dai-tdm-slot-width = <32>;
+				system-clock-frequency = <12288000>;
+			};
+			tdmccodec: codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@3 {
+			mclk-fs = <64>;
+			/* suffix-name, sync with android audio hal used for */
+			suffix-name = "alsaPORT-pdm";
+			cpu {
+				sound-dai = <&pdm>;
+			};
+			codec {
+				sound-dai = <&pdm_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@4 {
+			mclk-fs = <128>;
+			continuous-clock;
+			/* suffix-name, sync with android audio hal used for */
+			suffix-name = "alsaPORT-spdif";
+			cpu {
+				sound-dai = <&spdifa>;
+				system-clock-frequency = <6144000>;
+			};
+			codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@5 {
+			mclk-fs = <128>;
+			suffix-name = "alsaPORT-spdifb";
+			cpu {
+				sound-dai = <&spdifb>;
+				system-clock-frequency = <6144000>;
+			};
+			codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@6 {
+			mclk-fs = <256>;
+			suffix-name = "alsaPORT-tv";
+			cpu {
+				sound-dai = <&extn>;
+				system-clock-frequency = <12288000>;
+			};
+			codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+#if 0
+		aml-audio-card,dai-link@7 {
+			mclk-fs = <256>;
+			suffix-name = "alsaPORT-earc";
+			cpu {
+				sound-dai = <&earc>;
+				system-clock-frequency = <12288000>;
+			};
+			codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+#endif
+		aml-audio-card,dai-link@8 {
+			mclk-fs = <256>;
+			continuous-clock;
+			suffix-name = "alsaPORT-loopback";
+			cpu {
+				sound-dai = <&loopbacka>;
+				system-clock-frequency = <12288000>;
+			};
+			codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+	};
+	/* Audio Related end */
+
+	dvb {
+		compatible = "amlogic, dvb";
+		dev_name = "dvb";
+		status = "okay";
+		fe0_mode = "external";
+		fe0_demod = "Si2168";
+		fe0_i2c_adap_id = <&i2c0>;
+		fe0_demod_i2c_addr = <0x64>;
+		fe0_ts = <1>;
+		fe0_reset_value = <0>;
+		fe0_reset_gpio = <&gpio GPIODV_5 GPIO_ACTIVE_HIGH>;
+
+		ts1 = "serial";
+		ts1_control = <0x800>;
+		ts1_invert = <0>;
+		interrupts = <0 23 1
+				0 5 1
+				0 53 1
+				0 19 1
+				0 25 1
+				0 18 1
+				0 24 1>;
+		interrupt-names = "demux0_irq",
+				"demux1_irq",
+				"demux2_irq",
+				"dvr0_irq",
+				"dvr1_irq",
+				"dvrfill0_fill",
+				"dvrfill1_flush";
+		pinctrl-names = "s_ts1";
+		pinctrl-0 = <&dvb_s_ts1_pins>;
+		clocks = <&clkc CLKID_DEMUX
+			&clkc CLKID_ASYNC_FIFO
+			&clkc CLKID_AHB_ARB0
+/*		&clkc CLKID_DOS_PARSER>;*/
+		&clkc CLKID_U_PARSER>;
+		clock-names = "demux", "asyncfifo", "ahbarb0", "uparsertop";
+	};
+
+	tvafe_avin_detect {
+		compatible = "amlogic, tm2_tvafe_avin_detect";
+		status = "okay";
+		device_mask = <1>;/*bit0:ch1;bit1:ch2*/
+		interrupts = <0 12 1>,
+				<0 13 1>;
+	};
+
+	amlvecm {
+		compatible = "amlogic, vecm-tm2-verb";
+		dev_name = "aml_vecm";
+		status = "okay";
+		gamma_en = <1>;/*1:enabel ;0:disable*/
+		wb_en = <1>;/*1:enabel ;0:disable*/
+		cm_en = <0>;/*1:enabel ;0:disable*/
+		wb_sel = <1>;/*1:mtx ;0:gainoff*/
+		vlock_en = <1>;/*1:enable;0:disable*/
+		vlock_mode = <0x8>;
+		/* vlock work mode:
+		 *bit0:auto ENC
+		 *bit1:auto PLL
+		 *bit2:manual PLL
+		 *bit3:manual ENC
+		 *bit4:manual soft ENC
+		 *bit5:manual MIX PLL ENC
+		 */
+		 vlock_pll_m_limit = <1>;
+		 vlock_line_limit = <3>;
+	};
+
+	amdolby_vision {
+		compatible = "amlogic, dolby_vision_tm2_revb";
+		dev_name = "aml_amdolby_vision_driver";
+		status = "okay";
+		tv_mode = <1>;/*1:enabel ;0:disable*/
+	};
+
+	vdin@0 {
+		compatible = "amlogic, vdin-tm2verb";
+		/*memory-region = <&vdin0_cma_reserved>;*/
+		status = "okay";
+		/*bit0:(1:share with codec_mm;0:cma alone)
+		 *bit8:(1:alloc in discontinus way;0:alone in continuous way)
+		 */
+		flag_cma = <0x101>;
+		/*MByte, if 10bit disable: 64M(YUV422),
+		 *if 10bit enable: 64*1.5 = 96M(YUV422)
+		 *if support 4K2K-YUV444-10bit-WR:3840*2160*4*6 ~= 200M
+		 *if support 4K2K-YUV422-10bit-wr:3840*2160*3*6 ~= 160M
+		 *if support 4K2K-YUV422-8BIT-WR:3840*2160*2*4 ~= 64M
+		 *if support 1080p-YUV422-8BIT-WR:1920*1080*2*4 ~= 16M
+		 *worst case:(4096*2160*4 + 2M(afbce issue)) *6buf = 214.5M
+		 *for double write 4k, need extra 25M for 960x540(1/4 down)
+		 */
+		cma_size = <240>;
+		interrupts = <0 83 1 /* vdin0 vsync */
+			      0 72 1>;/* vpu crash */
+		rdma-irq = <2>;
+		clocks = <&clkc CLKID_FCLK_DIV5>,
+			<&clkc CLKID_VDIN_MEAS_COMP>;
+		clock-names = "fclk_div5", "cts_vdin_meas_clk";
+		vdin_id = <0>;
+		/*vdin write mem color depth support:
+		 * bit0:support 8bit
+		 * bit1:support 9bit
+		 * bit2:support 10bit
+		 * bit3:support 12bit
+		 * bit4:support yuv422 10bit full pack mode (from txl new add)
+		 * bit8:use 8bit  at 4k_50/60hz_10bit
+		 * bit9:use 10bit at 4k_50/60hz_10bit
+		 * bit10: support 10bit when double write
+		 */
+		tv_bit_mode = <0x215>;
+		/* afbce_bit_mode: (amlogic frame buff compression encoder)
+		 * bit0 -- enable afbce
+		 * bit1 -- enable afbce compression-lossy
+		 * bit4 -- afbce for 4k
+		 * bit5 -- afbce for 1080p
+		 * bit6 -- afbce for 720p
+		 * bit7 -- afbce for smaller resolution
+		 */
+		afbce_bit_mode = <0x11>;
+		/*urgent_en*/
+		double_write_en;
+	};
+
+	vdin@1 {
+		compatible = "amlogic, vdin-tm2verb";
+		memory-region = <&vdin1_cma_reserved>;
+		status = "okay";
+		/*bit0:(1:share with codec_mm;0:cma alone)
+		 *bit8:(1:alloc in discontinus way;0:alone in continuous way)
+		 */
+		flag_cma = <0>;
+		interrupts = <0 85 1>;
+		rdma-irq = <4>;
+		clocks = <&clkc CLKID_FCLK_DIV5>,
+			<&clkc CLKID_VDIN_MEAS_COMP>;
+		clock-names = "fclk_div5", "cts_vdin_meas_clk";
+		vdin_id = <1>;
+		/*vdin write mem color depth support:
+		 *bit0:support 8bit
+		 *bit1:support 9bit
+		 *bit2:support 10bit
+		 *bit3:support 12bit
+		 */
+		tv_bit_mode = <0x15>;
+	};
+
+	tvafe {
+		compatible = "amlogic, tvafe-tm2_b";
+		/*memory-region = <&tvafe_cma_reserved>;*/
+		status = "okay";
+		flag_cma = <1>;/*1:share with codec_mm;0:cma alone*/
+		cma_size = <5>;/*MByte*/
+		reg = <0xff654000 0x2000>;/*tvafe reg base*/
+		reserve-iomap = "true";
+		tvafe_id = <0>;
+		//pinctrl-names = "default";
+		/*!!particular sequence, no more and no less!!!*/
+		tvafe_pin_mux = <
+				3 /* TVAFE_CVBS_IN2, CVBS_IN0 = 0 */
+				1 /* TVAFE_CVBS_IN0, CVBS_IN1 */
+				2 /* TVAFE_CVBS_IN1, CVBS_IN2 */
+				4 /* TVAFE_CVBS_IN3, CVBS_IN3 */
+		>;
+		clocks = <&clkc CLKID_DAC_CLK>;
+		clock-names = "vdac_clk_gate";
+
+		cutwindow_val_h = <0 0 0 0 8>; /* level 0~4 */
+		cutwindow_val_v = <4 8 14 16 24>;  /* level 0~4 */
+	};
+
+	vbi {
+		compatible = "amlogic, vbi";
+		status = "okay";
+		interrupts = <0 83 1>;
+	};
+
+	cvbsout {
+		compatible = "amlogic, cvbsout-tm2";
+		status = "disabled";
+		clocks = <&clkc CLKID_VCLK2_ENCI
+			&clkc CLKID_VCLK2_VENCI0
+			&clkc CLKID_VCLK2_VENCI1
+			&clkc CLKID_DAC_CLK>;
+		clock-names = "venci_top_gate",
+			"venci_0_gate",
+			"venci_1_gate",
+			"vdac_clk_gate";
+		/* clk path */
+		/* 0:vid_pll vid2_clk */
+		/* 1:gp0_pll vid2_clk */
+		/* 2:vid_pll vid1_clk */
+		/* 3:gp0_pll vid1_clk */
+		clk_path = <0>;
+
+		/* performance: reg_address, reg_value */
+		/* tm2 */
+		performance = <0x1bf0  0x9
+			0x1b56  0x333
+			0x1b12  0x8080
+			0x1b05  0xfd
+			0x1c59  0xf850
+			0xffff  0x0>; /* ending flag */
+		performance_sarft = <0x1bf0  0x9
+			0x1b56  0x333
+			0x1b12  0x0
+			0x1b05  0x9
+			0x1c59  0xfc48
+			0xffff  0x0>; /* ending flag */
+		performance_revB_telecom = <0x1bf0  0x9
+			0x1b56  0x546
+			0x1b12  0x8080
+			0x1b05  0x9
+			0x1c59  0xf850
+			0xffff  0x0>; /* ending flag */
+	};
+
+	/* for external keypad */
+	adc_keypad {
+		compatible = "amlogic, adc_keypad";
+		status = "okay";
+		key_name = "power","up","down","enter","left","right","home";
+		key_num = <7>;
+		io-channels = <&saradc SARADC_CH2>,<&saradc SARADC_CH3>;
+		io-channel-names = "key-chan-2", "key-chan-3";
+		key_chan = <SARADC_CH2 SARADC_CH2 SARADC_CH2 SARADC_CH2
+			SARADC_CH2 SARADC_CH3 SARADC_CH3>;
+		key_code = <116 103 108 28 105 106 102>;
+		key_val = <0 143 266 389 512 143 266>; //val=voltage/1800mV*1023
+		key_tolerance = <40 40 40 40 40 40 40>;
+};
+
+	unifykey {
+		compatible = "amlogic, unifykey";
+		status = "okay";
+
+		unifykey-num = <22>;
+		unifykey-index-0 = <&keysn_0>;
+		unifykey-index-1 = <&keysn_1>;
+		unifykey-index-2 = <&keysn_2>;
+		unifykey-index-3 = <&keysn_3>;
+		unifykey-index-4 = <&keysn_4>;
+		unifykey-index-5 = <&keysn_5>;
+		unifykey-index-6 = <&keysn_6>;
+		unifykey-index-7 = <&keysn_7>;
+		unifykey-index-8 = <&keysn_8>;
+		unifykey-index-9 = <&keysn_9>;
+		unifykey-index-10= <&keysn_10>;
+		unifykey-index-11 = <&keysn_11>;
+		unifykey-index-12 = <&keysn_12>;
+		unifykey-index-13 = <&keysn_13>;
+		unifykey-index-14 = <&keysn_14>;
+		unifykey-index-15 = <&keysn_15>;
+		unifykey-index-16 = <&keysn_16>;
+		unifykey-index-17 = <&keysn_17>;
+		unifykey-index-18 = <&keysn_18>;
+		unifykey-index-19 = <&keysn_19>;
+		unifykey-index-20 = <&keysn_20>;
+		unifykey-index-21 = <&keysn_21>;
+
+		keysn_0: key_0{
+			key-name = "usid";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_1:key_1{
+			key-name = "mac";
+			key-device  = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_2:key_2{
+			key-name = "hdcp";
+			key-device = "secure";
+			key-type  = "sha1";
+			key-permit = "read","write","del";
+		};
+		keysn_3:key_3{
+			key-name = "secure_boot_set";
+			key-device = "efuse";
+			key-permit = "write";
+		};
+		keysn_4:key_4{
+			key-name = "mac_bt";
+			key-device = "normal";
+			key-permit = "read","write","del";
+			key-type  = "mac";
+		};
+		keysn_5:key_5{
+			key-name = "mac_wifi";
+			key-device = "normal";
+			key-permit = "read","write","del";
+			key-type  = "mac";
+		};
+		keysn_6:key_6{
+			key-name = "hdcp2_tx";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_7:key_7{
+			key-name = "hdcp2_rx";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_8:key_8{
+			key-name = "widevinekeybox";
+			key-device = "secure";
+			key-type = "sha1";
+			key-permit = "read","write","del";
+		};
+		keysn_9:key_9{
+			key-name = "deviceid";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_10:key_10{
+			key-name = "hdcp22_fw_private";
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+		keysn_11:key_11{
+			key-name = "hdcp22_rx_private";
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+		keysn_12:key_12{
+			key-name = "hdcp22_rx_fw";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_13:key_13{
+			key-name = "hdcp14_rx";
+			key-device = "normal";
+			key-type  = "sha1";
+			key-permit = "read","write","del";
+		};
+		keysn_14:key_14{
+			key-name = "prpubkeybox";// PlayReady
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+		keysn_15:key_15{
+			key-name = "prprivkeybox";// PlayReady
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+		keysn_16:key_16{
+			key-name = "lcd";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_17:key_17{
+			key-name = "lcd_extern";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_18:key_18{
+			key-name = "backlight";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_19:key_19{
+			key-name = "lcd_tcon";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_20:key_20{
+			key-name = "attestationkeybox";// attestation key
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+		keysn_21:key_21{
+			key-name = "lcd_tcon_spi";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+	}; /* End unifykey */
+
+	amlvideo2_0 {
+		compatible = "amlogic, amlvideo2";
+		dev_name = "amlvideo2";
+		status = "okay";
+		amlvideo2_id = <0>;
+		cma_mode = <1>;
+	};
+
+	amlvideo2_1 {
+		compatible = "amlogic, amlvideo2";
+		dev_name = "amlvideo2";
+		status = "okay";
+		amlvideo2_id = <1>;
+		cma_mode = <1>;
+	};
+
+	hdmirx {
+		compatible = "amlogic, hdmirx_tm2_b";
+		#address-cells=<1>;
+		#size-cells=<1>;
+		/*memory-region = <&hdmirx_emp_cma_reserved>;*/
+		status = "okay";
+		pinctrl-names = "hdmirx_pins";
+		pinctrl-0 = <&hdmirx_a_mux &hdmirx_b_mux
+			&hdmirx_c_mux>;
+		repeat = <0>;
+		interrupts = <0 41 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&clkc CLKID_HDMIRX_MODET_COMP>,
+			   <&clkc CLKID_HDMIRX_CFG_COMP>,
+			   <&clkc CLKID_HDMIRX_ACR_COMP>,
+			   <&clkc CLKID_HDMIRX_METER_COMP>,
+			   <&clkc CLKID_HDMIRX_AXI_COMP>,
+			   <&xtal>,
+			   <&clkc CLKID_FCLK_DIV5>,
+			   <&clkc CLKID_FCLK_DIV7>,
+			   <&clkc CLKID_HDCP22_SKP_COMP>,
+			   <&clkc CLKID_HDCP22_ESM_COMP>;
+		//	   <&clkc CLK_AUD_PLL2FS>,
+		//	   <&clkc CLK_AUD_PLL4FS>,
+		//	   <&clkc CLK_AUD_OUT>;
+		clock-names = "hdmirx_modet_clk",
+			"hdmirx_cfg_clk",
+				"hdmirx_acr_ref_clk",
+				"cts_hdmirx_meter_clk",
+				"cts_hdmi_axi_clk",
+				"xtal",
+				"fclk_div5",
+				"fclk_div7",
+				"hdcp_rx22_skp",
+				"hdcp_rx22_esm";
+		//		"hdmirx_aud_pll2fs",
+		//		"hdmirx_aud_pll4f",
+		//		"clk_aud_out";
+		hdmirx_id = <0>;
+		en_4k_2_2k = <0>;
+		hpd_low_cec_off = <1>;
+		/* bit4: enable feature, bit3~0: port number */
+		disable_port = <0x0>;
+		hdcp_tee_path = <1>;
+		/* MAP_ADDR_MODULE_CBUS */
+		/* MAP_ADDR_MODULE_HIU */
+		/* MAP_ADDR_MODULE_HDMIRX_CAPB3 */
+		/* MAP_ADDR_MODULE_SEC_AHB */
+		/* MAP_ADDR_MODULE_SEC_AHB2 */
+		/* MAP_ADDR_MODULE_APB4 */
+		/* MAP_ADDR_MODULE_TOP */
+		reg = < 0x0 0x0
+			0xff63C000 0x2000
+			0xffe0d000 0x2000
+			0x0 0x0
+			0x0 0x0
+			0x0 0x0
+			0xff610000 0xa000>;
+	};
+
+	aocec: aocec {
+		compatible = "amlogic, aocec-tm2";
+		/*device_name = "aocec";*/
+		status = "okay";
+		vendor_name = "Amlogic"; /* Max Chars: 8	 */
+		/* Refer to the following URL at:
+		 * http://standards.ieee.org/develop/regauth/oui/oui.txt
+		 */
+		vendor_id = <0x000000>;
+		product_desc = "TM2"; /* Max Chars: 16	  */
+		cec_osd_string = "AML_TV"; /* Max Chars: 14    */
+		port_num = <4>;
+		ee_cec;
+		/*cec_sel = <2>;*/
+		arc_port_mask = <0x2>;
+		output = <1>;	/*output port number*/
+		interrupts = <0 203 1
+					0 199 1>;
+		interrupt-names = "hdmi_aocecb","hdmi_aocec";
+		pinctrl-names = "default","hdmitx_aocecb","cec_pin_sleep";
+		pinctrl-0=<&aoceca_mux>;
+		pinctrl-1=<&aocecb_mux>;
+		pinctrl-2=<&aoceca_mux>;
+		reg = <0xFF80023c 0x4
+			   0xFF800000 0x400>;
+		reg-names = "ao_exit","ao";
+	};
+
+	cpu_opp_table0: cpu_opp_table0 {
+		compatible = "operating-points-v2";
+		opp-shared;
+
+		opp00 {
+			opp-hz = /bits/ 64 <100000000>;
+			opp-microvolt = <730000>;
+		};
+		opp01 {
+			opp-hz = /bits/ 64 <250000000>;
+			opp-microvolt = <730000>;
+		};
+		opp02 {
+			opp-hz = /bits/ 64 <500000000>;
+			opp-microvolt = <730000>;
+		};
+		opp03 {
+			opp-hz = /bits/ 64 <667000000>;
+			opp-microvolt = <750000>;
+		};
+		opp04 {
+			opp-hz = /bits/ 64 <1000000000>;
+			opp-microvolt = <770000>;
+		};
+		opp05 {
+			opp-hz = /bits/ 64 <1200000000>;
+			opp-microvolt = <780000>;
+		};
+		opp06 {
+			opp-hz = /bits/ 64 <1404000000>;
+			opp-microvolt = <790000>;
+		};
+		opp07 {
+			opp-hz = /bits/ 64 <1500000000>;
+			opp-microvolt = <800000>;
+		};
+		opp08 {
+			opp-hz = /bits/ 64 <1608000000>;
+			opp-microvolt = <810000>;
+		};
+		opp09 {
+			opp-hz = /bits/ 64 <1704000000>;
+			opp-microvolt = <850000>;
+		};
+		opp10 {
+			opp-hz = /bits/ 64 <1800000000>;
+			opp-microvolt = <900000>;
+		};
+		opp11 {
+			opp-hz = /bits/ 64 <1908000000>;
+			opp-microvolt = <950000>;
+		};
+	};
+
+	cpufreq-meson {
+		compatible = "amlogic, cpufreq-meson";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pwm_ao_d_pins3>;
+		status = "okay";
+	};
+
+	tuner: tuner {
+		compatible = "amlogic, tuner";
+		status = "okay";
+		tuner0_i2c_addr = <0x60>;
+		tuner1_i2c_addr = <0x62>;
+		tuner0_code = <0x2124>;
+	};
+
+	atv-demod {
+		compatible = "amlogic, atv-demod";
+		status = "disabled";
+		tuner = <&tuner>;
+		btsc_sap_mode = <1>;
+		interrupts = <0 236 1>;
+		/* pinctrl-names="atvdemod_agc_pins"; */
+		/* pinctrl-0=<&atvdemod_agc_pins>; */
+		reg = <0xff656000 0x2000 /* demod reg */
+				0xff63c000 0x2000 /* hiu reg */
+				0xff634000 0x2000 /* periphs reg */
+				0xff64a000 0x2000>; /* audio reg */
+		reg_23cf = <0x88188832>;
+		/*default:0x88188832;r840 on haier:0x48188832*/
+	};
+
+	bt-dev{
+		compatible = "amlogic, bt-dev";
+		status = "okay";
+		gpio_reset = <&gpio       GPIOC_13       GPIO_ACTIVE_HIGH>;
+	};
+
+	wifi{
+		compatible = "amlogic, aml_wifi";
+		status = "okay";
+		interrupt_pin = <&gpio       GPIOC_12       GPIO_ACTIVE_HIGH>;
+		irq_trigger_type = "GPIO_IRQ_LOW";
+		dhd_static_buf;    //dhd_static_buf support
+		power_on_pin = <&gpio       GPIOC_11       GPIO_ACTIVE_HIGH>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pwm_b_pins1>;
+		pwm_config = <&wifi_pwm_conf>;
+	};
+
+	wifi_pwm_conf:wifi_pwm_conf{
+		pwm_channel1_conf {
+			pwms = <&pwm_ab MESON_PWM_1 30541 0>;
+			duty-cycle = <15270>;
+			times = <8>;
+		};
+		pwm_channel2_conf {
+			pwms = <&pwm_ab MESON_PWM_3 30500 0>;
+			duty-cycle = <15250>;
+			times = <12>;
+		};
+	};
+
+	sd_emmc_b: sdio@ffe05000 {
+		status = "okay";
+		compatible = "amlogic, meson-mmc-tm2";
+		reg = <0xffe05000 0x800>;
+		interrupts = <0 190 4>;
+
+		pinctrl-names = "sdio_all_pins",
+			"sdio_clk_cmd_pins";
+		pinctrl-0 = <&sdio_all_pins>;
+		pinctrl-1 = <&sdio_clk_cmd_pins>;
+
+		clocks = <&clkc CLKID_SD_EMMC_B>,
+			<&clkc CLKID_SD_EMMC_B_P0_COMP>,
+			<&clkc CLKID_FCLK_DIV2>,
+			<&clkc CLKID_FCLK_DIV5>,
+			<&xtal>;
+		clock-names = "core", "clkin0", "clkin1", "clkin2", "xtal";
+
+		bus-width = <4>;
+		cap-sd-highspeed;
+		cap-mmc-highspeed;
+		max-frequency = <100000000>;
+		disable-wp;
+		sdio {
+			pinname = "sdio";
+			ocr_avail = <0x200080>; /**VDD voltage 3.3 ~ 3.4 */
+			caps = "MMC_CAP_4_BIT_DATA",
+				"MMC_CAP_MMC_HIGHSPEED",
+				"MMC_CAP_SD_HIGHSPEED",
+				"MMC_CAP_NONREMOVABLE", /**ptm debug */
+				 "MMC_CAP_UHS_SDR12",
+				 "MMC_CAP_UHS_SDR25",
+				 "MMC_CAP_UHS_SDR50",
+				 "MMC_CAP_UHS_SDR104",
+				 "MMC_PM_KEEP_POWER",
+				 "MMC_CAP_SDIO_IRQ";
+			f_min = <400000>;
+			f_max = <200000000>;
+			max_req_size = <0x20000>; /**128KB*/
+			card_type = <3>;
+			/* 3:sdio device(ie:sdio-wifi),
+			 * 4:SD combo (IO+mem) card
+			 */
+		};
+	};
+
+/*	sd_emmc_b: sd@ffe05000 {
+ *		status = "okay";
+ *		compatible = "amlogic, meson-mmc-tm2";
+ *		reg = <0xffe05000 0x800>;
+ *		interrupts = <0 190 1>;
+ *
+ *		pinctrl-names = "sd_all_pins",
+ *			"sd_clk_cmd_pins",
+ *			"sd_1bit_pins";
+ *		pinctrl-0 = <&sd_all_pins>;
+ *		pinctrl-1 = <&sd_clk_cmd_pins>;
+ *		pinctrl-2 = <&sd_1bit_pins>;
+ *
+ *		clocks = <&clkc CLKID_SD_EMMC_B>,
+ *			<&clkc CLKID_SD_EMMC_B_P0_COMP>,
+ *			<&clkc CLKID_FCLK_DIV2>,
+ *			<&clkc CLKID_FCLK_DIV5>,
+ *			<&xtal>;
+ *		clock-names = "core", "clkin0", "clkin1", "clkin2", "xtal";
+ *
+ *		bus-width = <4>;
+ *		cap-sd-highspeed;
+ *		cap-mmc-highspeed;
+ *		max-frequency = <100000000>;
+ *		disable-wp;
+ *		sd {
+ *			pinname = "sd";
+ *			ocr_avail = <0x200080>;
+ *			caps = "MMC_CAP_4_BIT_DATA",
+ *				"MMC_CAP_MMC_HIGHSPEED",
+ *				"MMC_CAP_SD_HIGHSPEED";
+ *			f_min = <400000>;
+ *			f_max = <200000000>;
+ *			max_req_size = <0x20000>;
+ *			no_sduart = <1>;
+ *			gpio_dat3 = <&gpio GPIOC_3 GPIO_ACTIVE_HIGH>;
+ *			jtag_pin = <&gpio GPIOC_0 GPIO_ACTIVE_HIGH>;
+ *			gpio_cd = <&gpio GPIOC_10 GPIO_ACTIVE_HIGH>;
+ *			card_type = <5>;
+ *		};
+ *	};
+ */
+
+}; /* end of / */
+
+&i2c0 {
+	status = "okay";
+	clock-frequency = <300000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&i2c0_dv_pins>;
+};
+
+&audiobus {
+	tdma:tdm@0 {
+		compatible = "amlogic, tm2-revb-snd-tdma";
+		#sound-dai-cells = <0>;
+
+		dai-tdm-lane-slot-mask-in = <0 0 0 0>;
+		dai-tdm-lane-slot-mask-out = <1 1 1 1>;
+		dai-tdm-clk-sel = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_MCLK_A
+				&clkaudio CLKID_AUDIO_MCLK_PAD0
+				&clkc CLKID_MPLL0
+				&clkc CLKID_MPLL1
+				&clkaudio CLKID_AUDIO_SPDIFOUT_A>;
+		clock-names = "mclk", "mclk_pad", "clk_srcpll",
+			"samesource_srcpll", "samesource_clk";
+
+		pinctrl-names = "tdm_pins";
+		pinctrl-0 = <&tdmout_a>;
+
+		/*
+		 * 0: tdmout_a;
+		 * 1: tdmout_b;
+		 * 2: tdmout_c;
+		 * 3: spdifout;
+		 * 4: spdifout_b;
+		 */
+		//samesource_sel = <3>;
+
+		/* In for ACODEC_ADC */
+		acodec_adc = <1>;
+		/*enable default mclk(12.288M), before extern codec start*/
+		start_clk_enable = <1>;
+
+		/*tdm clk tuning enable*/
+		clk_tuning_enable = <1>;
+
+		/* enable control gain */
+		ctrl_gain = <1>;
+
+		status = "okay";
+
+		/* !!!For --TV platform-- ONLY */
+		Channel_Mask {
+			/*i2s has 4 pins, 8channel, mux output*/
+			Spdif_samesource_Channel_Mask = "i2s_2/3";
+		};
+	};
+
+	tdmb:tdm@1 {
+		compatible = "amlogic, tm2-revb-snd-tdmb";
+		#sound-dai-cells = <0>;
+
+		dai-tdm-lane-slot-mask-in = <1 0 0 0>;
+		dai-tdm-lane-slot-mask-out = <1 0 0 0>;
+		dai-tdm-clk-sel = <1>;
+
+		clocks = <&clkaudio CLKID_AUDIO_MCLK_B
+				&clkc CLKID_MPLL1>;
+		clock-names = "mclk", "clk_srcpll";
+
+		/* enable control gain */
+		ctrl_gain = <1>;
+
+		status = "okay";
+	};
+
+	tdmc:tdm@2 {
+		compatible = "amlogic, tm2-revb-snd-tdmc";
+		#sound-dai-cells = <0>;
+
+		dai-tdm-lane-slot-mask-in = <1 0 0 0>;
+		dai-tdm-lane-slot-mask-out = <1 0 0 0>;
+		dai-tdm-clk-sel = <2>;
+
+		clocks = <&clkaudio CLKID_AUDIO_MCLK_C
+				&clkc CLKID_MPLL2>;
+		clock-names = "mclk", "clk_srcpll";
+
+		pinctrl-names = "tdm_pins";
+		pinctrl-0 = <&tdmout_c &tdmin_c>;
+
+		/* enable control gain */
+		ctrl_gain = <1>;
+
+		status = "okay";
+	};
+
+	tdmlb:tdm@3 {
+		compatible = "amlogic, tm2-snd-tdmlb";
+		#sound-dai-cells = <0>;
+
+		dai-tdm-lane-lb-slot-mask-in = <1 0 0 0>;
+		dai-tdm-clk-sel = <1>;
+
+		clocks = <&clkaudio CLKID_AUDIO_MCLK_B
+				&clkc CLKID_MPLL1>;
+		clock-names = "mclk", "clk_srcpll";
+
+		/*
+		 * select tdmin_lb src;
+		 * AXG
+		 *  0: TDMOUTA
+		 *  1: TDMOUTB
+		 *  2: TDMOUTC
+		 *  3: PAD_TDMINA
+		 *  4: PAD_TDMINB
+		 *  5: PAD_TDMINC
+		 *
+		 * G12A/G12B
+		 *  0: TDMOUTA
+		 *  1: TDMOUTB
+		 *  2: TDMOUTC
+		 *  3: PAD_TDMINA_DIN*
+		 *  4: PAD_TDMINB_DIN*
+		 *  5: PAD_TDMINC_DIN*
+		 *  6: PAD_TDMINA_D*, oe pin
+		 *  7: PAD_TDMINB_D*, oe pin
+		 *
+		 * TL1/SM1
+		 *  0: TDMOUTA
+		 *  1: TDMOUTB
+		 *  2: TDMOUTC
+		 *  3: PAD_TDMINA_DIN*
+		 *  4: PAD_TDMINB_DIN*
+		 *  5: PAD_TDMINC_DIN*
+		 *  6: PAD_TDMINA_D*
+		 *  7: PAD_TDMINB_D*
+		 *  8: PAD_TDMINC_D*
+		 *  9: HDMIRX_I2S
+		 *  10: ACODEC_ADC
+		 */
+		lb-src-sel = <1>;
+
+		status = "disabled";
+	};
+
+	pdm:pdm {
+		compatible = "amlogic, tm2-snd-pdm";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_GATE_PDM
+			&clkc CLKID_FCLK_DIV3
+			&clkc CLKID_MPLL3
+			&clkaudio CLKID_AUDIO_PDMIN0
+			&clkaudio CLKID_AUDIO_PDMIN1>;
+		clock-names = "gate",
+			"sysclk_srcpll",
+			"dclk_srcpll",
+			"pdm_dclk",
+			"pdm_sysclk";
+
+		pinctrl-names = "pdm_pins";
+		pinctrl-0 = <&pdmin>;
+
+		/* mode 0~4, defalut:1 */
+		filter_mode = <1>;
+
+		status = "okay";
+	};
+
+	spdifa:spdif@0 {
+		compatible = "amlogic, tm2-revb-snd-spdif-a";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkc CLKID_MPLL1
+				&clkc CLKID_FCLK_DIV4
+				&clkaudio CLKID_AUDIO_GATE_SPDIFIN
+				&clkaudio CLKID_AUDIO_GATE_SPDIFOUT_A
+				&clkaudio CLKID_AUDIO_SPDIFIN
+				&clkaudio CLKID_AUDIO_SPDIFOUT_A>;
+		clock-names = "sysclk", "fixed_clk", "gate_spdifin",
+				"gate_spdifout", "clk_spdifin", "clk_spdifout";
+
+		interrupts =
+				<GIC_SPI 151 IRQ_TYPE_EDGE_RISING>;
+		interrupt-names = "irq_spdifin";
+
+		pinctrl-names = "spdif_pins",
+				"spdif_pins_mute";
+
+		pinctrl-0 = <&spdifout_a>;
+		pinctrl-1 = <&spdifout_a_mute>;
+
+		/*
+		 * whether do asrc for pcm and resample a or b
+		 * if raw data, asrc is disabled automatically
+		 * 0: "Disable",
+		 * 1: "Enable:32K",
+		 * 2: "Enable:44K",
+		 * 3: "Enable:48K",
+		 * 4: "Enable:88K",
+		 * 5: "Enable:96K",
+		 * 6: "Enable:176K",
+		 * 7: "Enable:192K",
+		 */
+		asrc_id = <0>;
+		auto_asrc = <3>;
+
+		/*spdif clk tuning enable*/
+		clk_tuning_enable = <1>;
+		status = "okay";
+	};
+
+	spdifb:spdif@1 {
+		compatible = "amlogic, tm2-revb-snd-spdif-b";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkc CLKID_MPLL0 /*CLKID_HIFI_PLL*/
+				&clkaudio CLKID_AUDIO_GATE_SPDIFOUT_B
+				&clkaudio CLKID_AUDIO_SPDIFOUT_B>;
+		clock-names = "sysclk",
+				"gate_spdifout", "clk_spdifout";
+
+		status = "okay";
+	};
+
+	extn:extn {
+		compatible = "amlogic, tm2-snd-extn";
+		#sound-dai-cells = <0>;
+
+		interrupts =
+				<GIC_SPI 158 IRQ_TYPE_EDGE_RISING>;
+		interrupt-names = "irq_frhdmirx";
+
+		status = "okay";
+	};
+
+		aed:effect {
+		compatible = "amlogic, snd-effect-v4";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_GATE_EQDRC
+			&clkc CLKID_FCLK_DIV5
+			&clkaudio CLKID_AUDIO_EQDRC>;
+		clock-names = "gate", "srcpll", "eqdrc";
+
+		/*
+		 * 0:tdmout_a
+		 * 1:tdmout_b
+		 * 2:tdmout_c
+		 * 3:spdifout
+		 * 4:spdifout_b
+		 */
+		eqdrc_module = <0>;
+		/* max 0xf, each bit for one lane, usually one lane */
+		lane_mask = <0x1>;
+		/* max 0xff, each bit for one channel */
+		channel_mask = <0xff>;
+
+		status = "okay";
+	};
+
+	asrca: resample@0 {
+		compatible = "amlogic, tm2-revb-resample-a";
+		clocks = <&clkc CLKID_MPLL0
+				&clkaudio CLKID_AUDIO_MCLK_A
+				&clkaudio CLKID_AUDIO_RESAMPLE_A>;
+		clock-names = "resample_pll", "resample_src", "resample_clk";
+		/*same with toddr_src
+		 *	TDMIN_A,    0
+		 *	TDMIN_B,    1
+		 *	TDMIN_C,    2
+		 *	SPDIFIN,    3
+		 *	PDMIN,      4
+		 *	FRATV,      5
+		 *	TDMIN_LB,   6
+		 *	LOOPBACK_A, 7
+		 *	FRHDMIRX,   8
+		 *	LOOPBACK_B, 9
+		 *	SPDIFIN_LB, 10
+		 *	EARC_RX,    11
+		 */
+		resample_module = <8>;
+
+		status = "disabled";
+	};
+
+	asrcb: resample@1 {
+		compatible = "amlogic, tm2-revb-resample-b";
+		clocks = <&clkc CLKID_MPLL3
+			&clkaudio CLKID_AUDIO_MCLK_F
+			&clkaudio CLKID_AUDIO_RESAMPLE_B>;
+		clock-names = "resample_pll", "resample_src", "resample_clk";
+
+		/*same with toddr_src
+		 *      TDMIN_A, 0
+		 *      TDMIN_B, 1
+		 *      TDMIN_C, 2
+		 *      SPDIFIN, 3
+		 *      PDMIN,  4
+		 *      NONE,
+		 *      TDMIN_LB, 6
+		 *      LOOPBACK, 7
+		 */
+		resample_module = <3>;
+
+		status = "disabled";
+	};
+
+	vad:vad {
+		compatible = "amlogic, snd-vad";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_GATE_TOVAD
+			&clkc CLKID_FCLK_DIV5
+			&clkaudio CLKID_AUDIO_VAD>;
+		clock-names = "gate", "pll", "clk";
+
+		interrupts = <GIC_SPI 155 IRQ_TYPE_EDGE_RISING
+				GIC_SPI 47 IRQ_TYPE_EDGE_RISING>;
+		interrupt-names = "irq_wakeup", "irq_frame_sync";
+
+		/*
+		 * Data src sel:
+		 * 0: tdmin_a;
+		 * 1: tdmin_b;
+		 * 2: tdmin_c;
+		 * 3: spdifin;
+		 * 4: pdmin;
+		 * 5: loopback_b;
+		 * 6: tdmin_lb;
+		 * 7: loopback_a;
+		 */
+		src = <4>;
+
+		/*
+		 * deal with hot word in user space or kernel space
+		 * 0: in user space
+		 * 1: in kernel space
+		 */
+		level = <1>;
+
+		status = "disabled";
+	};
+
+	loopbacka:loopback@0 {
+		compatible = "amlogic, tm2-loopbacka";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_GATE_PDM
+			&clkc CLKID_FCLK_DIV3
+			&clkc CLKID_MPLL3
+			&clkaudio CLKID_AUDIO_PDMIN0
+			&clkaudio CLKID_AUDIO_PDMIN1
+			&clkc CLKID_MPLL0
+			&clkaudio CLKID_AUDIO_MCLK_A>;
+		clock-names = "pdm_gate",
+			"pdm_sysclk_srcpll",
+			"pdm_dclk_srcpll",
+			"pdm_dclk",
+			"pdm_sysclk",
+			"tdminlb_mpll",
+			"tdminlb_mclk";
+
+		/* datain src
+		 * 0: tdmin_a;
+		 * 1: tdmin_b;
+		 * 2: tdmin_c;
+		 * 3: spdifin;
+		 * 4: pdmin;
+		 */
+		datain_src = <0>;
+		datain_chnum = <6>;
+		datain_chmask = <0xf>;
+		/* config which data pin for loopback */
+		datain-lane-mask-in = <0 1 1 1>;
+
+		/* calc mclk for datalb */
+		mclk-fs = <256>;
+
+		/* tdmin_lb src
+		 * 0: tdmoutA
+		 * 1: tdmoutB
+		 * 2: tdmoutC
+		 * 3: PAD_TDMINA_DIN*, refer to core pinmux
+		 * 4: PAD_TDMINB_DIN*, refer to core pinmux
+		 * 5: PAD_TDMINC_DIN*, refer to core pinmux
+		 * 6: PAD_TDMINA_D*, oe, refer to core pinmux
+		 * 7: PAD_TDMINB_D*, oe, refer to core pinmux
+		 */
+		/* if tdmin_lb >= 3, use external loopback */
+		datalb_src = <0>;
+		datalb_chnum = <6>;
+		datalb_chmask = <0xf>;
+		/* config which data pin as loopback */
+		datalb-lane-mask-in = <1 1 1 0>;
+
+		status = "okay";
+	};
+
+	loopbackb:loopback@1 {
+		compatible = "amlogic, tm2-loopbackb";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_GATE_PDM
+			&clkc CLKID_FCLK_DIV3
+			&clkc CLKID_MPLL3
+			&clkaudio CLKID_AUDIO_PDMIN0
+			&clkaudio CLKID_AUDIO_PDMIN1
+			&clkc CLKID_MPLL0
+			&clkaudio CLKID_AUDIO_MCLK_A>;
+		clock-names = "pdm_gate",
+			"pdm_sysclk_srcpll",
+			"pdm_dclk_srcpll",
+			"pdm_dclk",
+			"pdm_sysclk",
+			"tdminlb_mpll",
+			"tdminlb_mclk";
+
+		/* calc mclk for datain_lb */
+		mclk-fs = <256>;
+
+		/* datain src
+		 * 0: tdmin_a;
+		 * 1: tdmin_b;
+		 * 2: tdmin_c;
+		 * 3: spdifin;
+		 * 4: pdmin;
+		 */
+		datain_src = <4>;
+		datain_chnum = <4>;
+		datain_chmask = <0xf>;
+		/* config which data pin for loopback */
+		datain-lane-mask-in = <1 0 1 0>;
+
+		/* tdmin_lb src
+		 * 0: tdmoutA
+		 * 1: tdmoutB
+		 * 2: tdmoutC
+		 * 3: PAD_TDMINA_DIN*, refer to core pinmux
+		 * 4: PAD_TDMINB_DIN*, refer to core pinmux
+		 * 5: PAD_TDMINC_DIN*, refer to core pinmux
+		 * 6: PAD_TDMINA_D*, oe, refer to core pinmux
+		 * 7: PAD_TDMINB_D*, oe, refer to core pinmux
+		 */
+		/* if tdmin_lb >= 3, use external loopback */
+		datalb_src = <1>;
+		datalb_chnum = <2>;
+		datalb_chmask = <0x3>;
+		/* config which data pin as loopback */
+		datalb-lane-mask-in = <1 0 0 0>;
+
+		status = "disabled";
+	};
+}; /* end of audiobus */
+&earc {
+
+		status = "okay";
+	};
+
+
+&pinctrl_periphs {
+	/* audio pin mux */
+
+	tdma_mclk: tdma_mclk {
+		mux { /* GPIOZ_0 */
+			groups = "mclk0_z";
+			function = "mclk0";
+			drive-strength = <1>;
+		};
+	};
+
+	tdmout_a: tdmout_a {
+		mux { /* GPIOZ_1, GPIOZ_2, GPIOZ_3, GPIOZ_4, GPIOZ_5*/
+			groups = "tdma_sclk_z",
+				"tdma_fs_z",
+				"tdma_dout0_z",
+				"tdma_dout1_z",
+				"tdma_dout2_z";
+			function = "tdma_out";
+			drive-strength = <1>;
+			bias-pull-down;
+		};
+	};
+
+	tdmout_c: tdmout_c {
+		mux { /* GPIODV_7, GPIODV_8, GPIODV_9 */
+			groups = "tdmc_sclk",
+				"tdmc_fs",
+				"tdmc_dout0";
+			function = "tdmc_out";
+			drive-strength = <1>;
+		};
+	};
+
+	tdmin_c: tdmin_c {
+		mux { /* GPIODV_10 */
+			groups = "tdmc_din1";
+			function = "tdmc_in";
+			drive-strength = <1>;
+		};
+	};
+
+	spdifin_a: spdifin_a {
+		mux { /* GPIODV_5 */
+			groups = "spdif_in";
+			function = "spdif_in";
+		};
+	};
+
+	spdifout_a: spdifout_a {
+		mux { /* GPIODV_4 */
+			groups = "spdif_out_dv4";
+			function = "spdif_out";
+		};
+	};
+
+	spdifout_a_mute: spdifout_a_mute {
+		mux { /* GPIODV_4 */
+			groups = "GPIODV_4";
+			function = "gpio_periphs";
+		};
+	};
+
+	pdmin: pdmin {
+		mux { /* GPIOZ_7, GPIOZ_0,  */
+			groups = "pdm_dclk_z",
+				"pdm_din1_z0";
+			function = "pdm";
+		};
+	};
+
+	/*backlight*/
+	bl_pwm_vs_on_pins:bl_pwm_vs_on_pin {
+		mux {
+			groups = "pwm_vs_z6";
+			function = "pwm_vs";
+		};
+	};
+	bl_pwm_off_pins:bl_pwm_off_pin {
+		mux {
+			groups = "GPIODV_2";
+			function = "gpio_periphs";
+			output-low;
+		};
+	};
+
+	dvb_s_ts1_pins: dvb_s_ts1_pins {
+		mux { /* GPIOH_4 GPIOH_5 GPIOH_6 GPIOH_7 */
+			groups = "tsin_b_din0",
+			"tsin_b_clk",
+			"tsin_b_sop",
+			"tsin_b_valid";
+			function = "tsin_b";
+		};
+	};
+
+}; /* end of pinctrl_periphs */
+
+&pinctrl_aobus {
+	spdifout: spdifout {
+		mux { /* gpiao_10 */
+			groups = "spdif_out_ao";
+			function = "spdif_out_ao";
+		};
+	};
+};  /* end of pinctrl_aobus */
+
+&audio_data{
+	status = "okay";
+};
+
+&i2c2 {
+	status = "disabled";
+	pinctrl-names="default";
+	pinctrl-0=<&i2c2_z_pins>;
+	clock-frequency = <400000>;
+
+	tas5805: tas5805@5c {
+		compatible = "ti,tas5805";
+		#sound-dai-cells = <0>;
+		codec_name = "tas5805";
+		reg = <0x2e>;
+		reset_pin = <&gpio_ao GPIOAO_6 GPIO_ACTIVE_HIGH>;
+		status = "disabled";
+	};
+};
+
+&i2c3 {
+	status = "okay";
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&i2c3_h1_pins>;
+	pinctrl-1 = <&i2c3_h1_pins_slp_input>;
+	clock-frequency = <400000>;
+
+	ad82584f: ad82584f@62 {
+		compatible = "ESMT, ad82584f";
+		#sound-dai-cells = <0>;
+		reg = <0x31>;
+		status = "disabled";
+		reset_pin = <&gpio GPIOH_13 0>;
+		no_mclk;
+	};
+
+	tas5805_4c: tas5805@4c {
+		compatible = "ti,tas5805";
+		#sound-dai-cells = <0>;
+		reg = <0x4c>;
+		master_vol = /bits/ 8 <150>; /* 0 ~ 232 */
+		gpio-fb = <&gpio GPIOZ_8 0>;
+		reset_pin = <&gpio_ao GPIOAO_6 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+
+	tas5805_4d: tas5805@4d {
+		compatible = "ti,tas5805";
+		#sound-dai-cells = <0>;
+		reg = <0x4d>;
+		master_vol = /bits/ 8 <150>; /* 0 ~ 232 */
+		gpio-fb = <&gpio GPIOZ_9 0>;
+		reset_pin = <&gpio_ao GPIOAO_6 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+
+	tas5805_4e: tas5805@4e {
+		compatible = "ti,tas5805";
+		#sound-dai-cells = <0>;
+		reg = <0x4e>;
+		master_vol = /bits/ 8 <150>; /* 0 ~ 232 */
+		gpio-fb = <&gpio GPIOZ_10 0>;
+		reset_pin = <&gpio_ao GPIOAO_6 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+};
+
+
+&sd_emmc_c {
+	status = "okay";
+	emmc {
+		caps = "MMC_CAP_8_BIT_DATA",
+			 "MMC_CAP_MMC_HIGHSPEED",
+			 "MMC_CAP_SD_HIGHSPEED",
+			 "MMC_CAP_NONREMOVABLE",
+			 "MMC_CAP_1_8V_DDR",
+			 "MMC_CAP_HW_RESET",
+			 "MMC_CAP_ERASE",
+			 "MMC_CAP_CMD23";
+		caps2 = "MMC_CAP2_HS200", "MMC_CAP2_HS400";
+		f_min = <400000>;
+		f_max = <200000000>;
+	};
+};
+
+
+
+&spifc {
+	status = "disabled";
+	spi-nor@0 {
+		cs_gpios = <&gpio BOOT_13 GPIO_ACTIVE_HIGH>;
+	};
+};
+
+&slc_nand {
+	status = "disabled";
+	plat-names = "bootloader", "nandnormal";
+	plat-num = <2>;
+	plat-part-0 = <&bootloader>;
+	plat-part-1 = <&nandnormal>;
+	bootloader: bootloader{
+		enable_pad = "ce0";
+		busy_pad = "rb0";
+		timming_mode = "mode5";
+		bch_mode = "bch8_1k";
+		t_rea = <20>;
+		t_rhoh = <15>;
+		chip_num = <1>;
+		part_num = <0>;
+		rb_detect = <1>;
+	};
+	nandnormal: nandnormal{
+		enable_pad = "ce0";
+		busy_pad = "rb0";
+		timming_mode = "mode5";
+		bch_mode = "bch8_1k";
+		plane_mode = "twoplane";
+		t_rea = <20>;
+		t_rhoh = <15>;
+		chip_num = <2>;
+		part_num = <3>;
+		partition = <&nand_partitions>;
+		rb_detect = <1>;
+	};
+	nand_partitions:nand_partition{
+		/*
+		 * if bl_mode is 1, tpl size was generate by
+		 * fip_copies * fip_size which
+		 * will not skip bad when calculating
+		 * the partition size;
+		 *
+		 * if bl_mode is 0,
+		 * tpl partition must be comment out.
+		 */
+		tpl{
+			offset=<0x0 0x0>;
+			size=<0x0 0x0>;
+		};
+		logo{
+			offset=<0x0 0x0>;
+			size=<0x0 0x200000>;
+		};
+		recovery{
+			offset=<0x0 0x0>;
+			size=<0x0 0x1000000>;
+		};
+		boot{
+			offset=<0x0 0x0>;
+			size=<0x0 0x1000000>;
+		};
+		system{
+			offset=<0x0 0x0>;
+			size=<0x0 0x4000000>;
+		};
+		data{
+			offset=<0xffffffff 0xffffffff>;
+			size=<0x0 0x0>;
+		};
+	};
+};
+
+&ethmac {
+	status = "okay";
+	mc_val = <0x4be04>;
+
+	internal_phy=<1>;
+};
+
+&uart_A {
+	status = "okay";
+};
+
+&dwc3 {
+	status = "okay";
+};
+
+&usb2_phy_v2 {
+	status = "okay";
+	portnum = <3>;
+};
+
+&usb3_phy_v2 {
+	status = "okay";
+	portnum = <2>;
+	portconfig-30 = <1>;
+	portconfig-31 = <1>;
+};
+
+&usb_otg {
+	status = "okay";
+	otg = <0>;
+};
+
+&dwc2_a {
+	status = "okay";
+	/** 0: normal, 1: otg+dwc3 host only, 2: otg+dwc3 device only*/
+	controller-type = <1>;
+};
+
+&pcie_A {
+	reset-gpio = <&gpio_ao GPIOAO_4 GPIO_ACTIVE_HIGH>;
+	status = "disable";
+};
+
+&pcie_B {
+	/* ab311 only pcie a, no pcie b */
+	status = "disable";
+};
+
+&spicc0 {
+	status = "disabled";
+	pinctrl-names = "default";
+	pinctrl-0 = <&spicc0_pins_h>;
+	cs-gpios = <&gpio GPIOH_20 0>;
+};
+
+&meson_fb {
+	status = "disabled";
+	display_size_default = <1920 1080 1920 2160 32>;
+	mem_size = <0x00800000 0x1980000 0x100000 0x100000 0x800000>;
+	logo_addr = "0x7f800000";
+	mem_alloc = <0>;
+	pxp_mode = <0>; /** 0:normal mode 1:pxp mode */
+};
+&drm_vpu {
+	status = "okay";
+	logo_addr = "0x7f800000";
+};
+
+&drm_amhdmitx {
+	status = "disabled";
+	hdcp = "disabled";
+};
+
+&drm_lcd {
+	status = "okay";
+};
+&pwm_AO_cd {
+	status = "okay";
+};
+
+&saradc {
+	status = "disabled";
+};
+
+&i2c1 {
+	status = "okay";
+	clock-frequency = <300000>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&i2c1_h_pins>;
+	pinctrl-1 = <&i2c1_h_pins_slp_input>;
+
+	lcd_extern_i2c0: lcd_extern_i2c@0 {
+		compatible = "lcd_ext, i2c";
+		dev_name = "i2c_T5800Q";
+		reg = <0x1c>;
+		status = "okay";
+	};
+
+	lcd_extern_i2c1: lcd_extern_i2c@1 {
+		compatible = "lcd_ext, i2c";
+		dev_name = "i2c_ANX6862";
+		reg = <0x20>;
+		status = "okay";
+	};
+
+	lcd_extern_i2c2: lcd_extern_i2c@2 {
+		compatible = "lcd_ext, i2c";
+		dev_name = "i2c_ANX7911";
+		reg = <0x74>;
+		status = "okay";
+	};
+};
+
+&pwm_ab {
+	status = "okay";
+};
+
+&pwm_cd {
+	status = "okay";
+};
+
+&efuse {
+	status = "okay";
+};
+
+&lut_dma {
+	status = "okay";
+};
+
diff --git a/arch/arm/boot/dts/amlogic/tm2_revb_t962x3_llama_drm_v12.dts b/arch/arm/boot/dts/amlogic/tm2_revb_t962x3_llama_drm_v12.dts
new file mode 100644
index 000000000000..1f7132625d78
--- /dev/null
+++ b/arch/arm/boot/dts/amlogic/tm2_revb_t962x3_llama_drm_v12.dts
@@ -0,0 +1,2034 @@
+/*
+ * arch/arm/boot/dts/amlogic/tm2_revb_t962x3_ab301.dts
+ *
+ * Copyright (C) 2017 Amlogic, Inc. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ */
+
+/dts-v1/;
+
+#include "mesontm2_revb.dtsi"
+#include "partition_tv_ab_rdk.dtsi"
+#include "mesontm2_t962x3_llama-panel_v12.dtsi"
+#include "mesontm2_drm.dtsi"
+
+/ {
+	model = "Amlogic TM2 REVB T962X3 AB301";
+	amlogic-dt-id = "tm2-revb_t962x3_ab301";
+	compatible = "amlogic, tm2_revb_t962x3_ab301";
+
+	aliases {
+		serial0 = &uart_AO;
+		serial1 = &uart_A;
+		serial2 = &uart_B;
+		serial3 = &uart_C;
+		serial4 = &uart_AO_B;
+		tsensor0 = &p_tsensor;
+		tsensor1 = &d_tsensor;
+		tsensor2 = &s_tsensor;
+		i2c0 = &i2c0;
+		i2c1 = &i2c1;
+		i2c2 = &i2c2;
+		i2c3 = &i2c3;
+		i2c4 = &i2c_AO;
+		spi0 = &spicc0;
+		spi1 = &spicc1;
+	};
+
+	memory@00000000 {
+		device_type = "memory";
+		linux,usable-memory = <0x0 0xf5800000>;
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+		/* global autoconfigured region for contiguous allocations */
+		ramoops@0x07400000 {
+			compatible = "ramoops";
+			reg = <0x07400000 0x00100000>;
+			record-size = <0x8000>;
+			console-size = <0x8000>;
+			ftrace-size = <0x40000>;
+		};
+
+		secmon_reserved: linux,secmon {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x400000>;
+			alignment = <0x400000>;
+			alloc-ranges = <0x05000000 0x400000>;
+		};
+
+		logo_reserved:linux,meson-fb {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x800000>;
+			alignment = <0x400000>;
+			alloc-ranges = <0x7f800000 0x800000>;
+		};
+
+		lcd_tcon_reserved:linux,lcd_tcon {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0xc00000>;
+			alignment = <0x400000>;
+			alloc-ranges = <0x7ec00000 0xc00000>;
+		};
+
+		codec_mm_cma:linux,codec_mm_cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			/* ion_codec_mm max can alloc size 80M*/
+			size = <0x18400000>;
+			alignment = <0x400000>;
+			linux,contiguous-region;
+			alloc-ranges = <0x30000000 0x50000000>;
+		};
+
+		/* codec shared reserved */
+		codec_mm_reserved:linux,codec_mm_reserved {
+			compatible = "amlogic, codec-mm-reserved";
+			size = <0x0>;
+			alignment = <0x100000>;
+			//no-map;
+		};
+
+		ion_cma_reserved:linux,ion-dev {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0xC800000>;
+			alignment = <0x400000>;
+		};
+
+		/*  vdin0 CMA pool */
+		//vdin0_cma_reserved:linux,vdin0_cma {
+		//	compatible = "shared-dma-pool";
+		//	reusable;
+			/* 3840x2160x4x4 ~=128 M */
+		//	size = <0xc400000>;
+		//	alignment = <0x400000>;
+		//};
+
+		/*  vdin1 CMA pool */
+		vdin1_cma_reserved:linux,vdin1_cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			/* 1920x1080x2x4  =16 M */
+			size = <0x1400000>;
+			alignment = <0x400000>;
+		};
+
+		/*demod_reserved:linux,demod {
+		 *	compatible = "amlogic, demod-mem";
+		 *	size = <0x800000>; //8M //100m 0x6400000
+		 *	alloc-ranges = <0x0 0x30000000>;
+		 *	//multi-use;
+		 *	//no-map;
+		 *};
+		 */
+
+		demod_cma_reserved:linux,demod_cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			/* 8M */
+			size = <0x0800000>;
+			alignment = <0x400000>;
+		};
+
+		/*di CMA pool */
+		di_cma_reserved:linux,di_cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			/* buffer_size = 3621952(yuv422 8bit)
+			 *  | 4736064(yuv422 10bit)
+			 *  | 4074560(yuv422 10bit full pack mode)
+			 * 10x3621952=34.6M(0x23) support 8bit
+			 * 10x4736064=45.2M(0x2e) support 12bit
+			 * 10x4074560=40M(0x28) support 10bit
+			 */
+			size = <0x02800000>;
+			alignment = <0x400000>;
+		};
+
+		/* for hdmi rx emp use */
+		/* hdmirx_emp_cma_reserved:linux,emp_cma { */
+			/*compatible = "shared-dma-pool";*/
+			/*linux,phandle = <5>;*/
+			/*reusable;*/
+			/* 4M for emp to ddr */
+			/* 32M for tmds to ddr */
+			/*size = <0x400000>;*/
+			/*alignment = <0x400000>;*/
+			/* alloc-ranges = <0x400000 0x2000000>; */
+		/*};*/
+
+		/* POST PROCESS MANAGER */
+		ppmgr_reserved:linux,ppmgr {
+			compatible = "amlogic, ppmgr_memory";
+			size = <0x0>;
+		};
+
+		picdec_cma_reserved:linux,picdec {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x0>;
+			alignment = <0x0>;
+			linux,contiguous-region;
+		};
+		dsp_fw_reserved:linux,dsp_fw {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x01000000>;
+			alignment = <0x00400000>;
+			alloc-ranges = <0x30000000 0x01000000>;
+		};
+	}; /* end of reserved-memory */
+
+	codec_mm {
+		compatible = "amlogic, codec, mm";
+		status = "okay";
+		memory-region = <&codec_mm_cma &codec_mm_reserved>;
+	};
+
+	picdec {
+		compatible = "amlogic, picdec";
+		memory-region = <&picdec_cma_reserved>;
+		dev_name = "picdec";
+		status = "okay";
+	};
+
+	ppmgr {
+		compatible = "amlogic, ppmgr";
+		memory-region = <&ppmgr_reserved>;
+		status = "okay";
+	};
+
+	deinterlace {
+		compatible = "amlogic, deinterlace di tm2b";
+		status = "okay";
+		/* 0:use reserved; 1:use cma; 2:use cma as reserved */
+		flag_cma = <1>;
+		//memory-region = <&di_reserved>;
+		memory-region = <&di_cma_reserved>;
+		interrupts = <0 46 1
+				0 40 1>;
+		interrupt-names = "pre_irq", "post_irq";
+		clocks = <&clkc CLKID_VPU_CLKB_TMP_COMP>,
+			<&clkc CLKID_VPU_CLKB_COMP>;
+		clock-names = "vpu_clkb_tmp_composite",
+			"vpu_clkb_composite";
+		clock-range = <334 667>;
+		/* buffer-size = <3621952>;(yuv422 8bit) */
+		buffer-size = <4074560>;/*yuv422 fullpack*/
+		/* reserve-iomap = "true"; */
+		/* if enable nr10bit, set nr10bit-support to 1 */
+		post-wr-support = <1>;
+		nr10bit-support = <1>;
+		nrds-enable = <1>;
+		pps-enable = <1>;
+	};
+
+	vout {
+		compatible = "amlogic, vout";
+		status = "okay";
+		fr_auto_policy = <0>;
+	};
+
+	/* Audio Related start */
+	pdm_codec:dummy {
+		#sound-dai-cells = <0>;
+		compatible = "amlogic, pdm_dummy_codec";
+		status = "okay";
+	};
+
+	dummy_codec:dummy {
+		#sound-dai-cells = <0>;
+		compatible = "amlogic, aml_dummy_codec";
+		status = "okay";
+	};
+
+	tl1_codec:codec {
+		#sound-dai-cells = <0>;
+		compatible = "amlogic, tm2_revb_acodec";
+		status = "okay";
+		reg = <0xff632000 0x1c>;
+		tdmout_index = <0>;
+		tdmin_index = <0>;
+		dat1_ch_sel = <1>;
+	};
+
+	aml_dtv_demod {
+		compatible = "amlogic, ddemod-tm2";
+		dev_name = "aml_dtv_demod";
+		status = "disabled";
+
+		//pinctrl-names="dtvdemod_agc";
+		//pinctrl-0=<&dtvdemod_agc>;
+
+		clocks = <&clkc CLKID_DAC_CLK>;
+		clock-names = "vdac_clk_gate";
+
+		reg = <0xff650000 0x4000	/*dtv demod base*/
+			   0xff63c000 0x2000	/*hiu reg base*/
+			   0xff800000 0x1000	/*io_aobus_base*/
+			   0xffd01000 0x1000	/*reset*/
+			>;
+
+		dtv_demod0_mem = <0>;	// need move to aml_dtv_demod ?
+		spectrum = <1>;
+		cma_flag = <1>;
+		cma_mem_size = <8>;
+		memory-region = <&demod_cma_reserved>;//<&demod_reserved>;
+	};
+
+	auge_sound {
+		compatible = "amlogic, tm2-sound-card";
+		aml-audio-card,name = "AML-AUGESOUND";
+
+		avout_mute-gpios = <>;
+
+		aml-audio-card,dai-link@0 {
+			format = "i2s";
+			mclk-fs = <256>;
+			continuous-clock;
+			//bitclock-inversion;
+			//frame-inversion;
+			/* master mode */
+			bitclock-master = <&tdma>;
+			frame-master = <&tdma>;
+			/* slave mode */
+			/*
+			 * bitclock-master = <&tdmacodec>;
+			 * frame-master = <&tdmacodec>;
+			 */
+			/* suffix-name, sync with android audio hal used for */
+			suffix-name = "alsaPORT-i2s";
+			tdmacpu: cpu {
+				sound-dai = <&tdma>;
+				dai-tdm-slot-tx-mask =
+							<1 1>;
+				dai-tdm-slot-rx-mask =
+							<1 1>;
+				dai-tdm-slot-num = <2>;
+				dai-tdm-slot-width = <32>;
+				system-clock-frequency = <12288000>;
+			};
+			tdmacodec: codec {
+				//sound-dai = <&dummy_codec>;
+				prefix-names = "AMP";
+				sound-dai = <&tas5805_4c
+							&tas5805_4d
+							&tas5805_4e>;
+			};
+		};
+
+		aml-audio-card,dai-link@1 {
+			format = "i2s";
+			mclk-fs = <256>;
+			//continuous-clock;
+			//bitclock-inversion;
+			//frame-inversion;
+			/* master mode */
+			bitclock-master = <&tdmb>;
+			frame-master = <&tdmb>;
+			/* slave mode */
+			//bitclock-master = <&tdmbcodec>;
+			//frame-master = <&tdmbcodec>;
+			/* suffix-name, sync with android audio hal used for */
+			suffix-name = "alsaPORT-pcm";
+			cpu {
+				sound-dai = <&tdmb>;
+				dai-tdm-slot-tx-mask = <1 1>;
+				dai-tdm-slot-rx-mask = <1 1>;
+				dai-tdm-slot-num = <2>;
+				/*
+				 * dai-tdm-slot-tx-mask =
+				 *	<1 1 1 1 1 1 1 1>;
+				 * dai-tdm-slot-rx-mask =
+				 *	<1 1 1 1 1 1 1 1>;
+				 * dai-tdm-slot-num = <8>;
+				 */
+				dai-tdm-slot-width = <32>;
+				system-clock-frequency = <12288000>;
+			};
+			tdmbcodec: codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@2 {
+			format = "i2s";
+			mclk-fs = <256>;
+			//continuous-clock;
+			//bitclock-inversion;
+			//frame-inversion;
+			/* master mode */
+			bitclock-master = <&tdmc>;
+			frame-master = <&tdmc>;
+			/* slave mode */
+			//bitclock-master = <&tdmccodec>;
+			//frame-master = <&tdmccodec>;
+			/* suffix-name, sync with android audio hal used for */
+			//suffix-name = "alsaPORT-tdm";
+			cpu {
+				sound-dai = <&tdmc>;
+				dai-tdm-slot-tx-mask = <1 1>;
+				dai-tdm-slot-rx-mask = <1 1>;
+				dai-tdm-slot-num = <2>;
+				dai-tdm-slot-width = <32>;
+				system-clock-frequency = <12288000>;
+			};
+			tdmccodec: codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@3 {
+			mclk-fs = <64>;
+			/* suffix-name, sync with android audio hal used for */
+			suffix-name = "alsaPORT-pdm";
+			cpu {
+				sound-dai = <&pdm>;
+			};
+			codec {
+				sound-dai = <&pdm_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@4 {
+			mclk-fs = <128>;
+			continuous-clock;
+			/* suffix-name, sync with android audio hal used for */
+			suffix-name = "alsaPORT-spdif";
+			cpu {
+				sound-dai = <&spdifa>;
+				system-clock-frequency = <6144000>;
+			};
+			codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@5 {
+			mclk-fs = <128>;
+			suffix-name = "alsaPORT-spdifb";
+			cpu {
+				sound-dai = <&spdifb>;
+				system-clock-frequency = <6144000>;
+			};
+			codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@6 {
+			mclk-fs = <256>;
+			suffix-name = "alsaPORT-tv";
+			cpu {
+				sound-dai = <&extn>;
+				system-clock-frequency = <12288000>;
+			};
+			codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+#if 0
+		aml-audio-card,dai-link@7 {
+			mclk-fs = <256>;
+			suffix-name = "alsaPORT-earc";
+			cpu {
+				sound-dai = <&earc>;
+				system-clock-frequency = <12288000>;
+			};
+			codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+#endif
+		aml-audio-card,dai-link@8 {
+			mclk-fs = <256>;
+			continuous-clock;
+			suffix-name = "alsaPORT-loopback";
+			cpu {
+				sound-dai = <&loopbacka>;
+				system-clock-frequency = <12288000>;
+			};
+			codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+	};
+	/* Audio Related end */
+
+	dvb {
+		compatible = "amlogic, dvb";
+		dev_name = "dvb";
+		status = "okay";
+		fe0_mode = "external";
+		fe0_demod = "Si2168";
+		fe0_i2c_adap_id = <&i2c0>;
+		fe0_demod_i2c_addr = <0x65>;
+		fe0_ts = <1>;
+		fe0_reset_value = <0>;
+		fe0_reset_gpio = <&gpio GPIODV_5 GPIO_ACTIVE_HIGH>;
+
+		ts1 = "serial";
+		ts1_control = <0x800>;
+		ts1_invert = <0>;
+		ts3 = "serial";
+		ts3_control = <0x800>;
+		ts3_invert = <0>;
+
+		interrupts = <0 23 1
+				0 5 1
+				0 53 1
+				0 19 1
+				0 25 1
+				0 18 1
+				0 24 1>;
+		interrupt-names = "demux0_irq",
+				"demux1_irq",
+				"demux2_irq",
+				"dvr0_irq",
+				"dvr1_irq",
+				"dvrfill0_fill",
+				"dvrfill1_flush";
+		pinctrl-names = "s_ts1";
+		pinctrl-0 = <&dvb_s_ts1_pins>;
+		clocks = <&clkc CLKID_DEMUX
+			&clkc CLKID_ASYNC_FIFO
+			&clkc CLKID_AHB_ARB0
+/*		&clkc CLKID_DOS_PARSER>;*/
+		&clkc CLKID_U_PARSER>;
+		clock-names = "demux", "asyncfifo", "ahbarb0", "uparsertop";
+	};
+
+	tvafe_avin_detect {
+		compatible = "amlogic, tm2_tvafe_avin_detect";
+		status = "okay";
+		device_mask = <1>;/*bit0:ch1;bit1:ch2*/
+		interrupts = <0 12 1>,
+				<0 13 1>;
+	};
+
+	amlvecm {
+		compatible = "amlogic, vecm-tm2-verb";
+		dev_name = "aml_vecm";
+		status = "okay";
+		gamma_en = <1>;/*1:enabel ;0:disable*/
+		wb_en = <1>;/*1:enabel ;0:disable*/
+		cm_en = <0>;/*1:enabel ;0:disable*/
+		wb_sel = <1>;/*1:mtx ;0:gainoff*/
+		vlock_en = <1>;/*1:enable;0:disable*/
+		vlock_mode = <0x8>;
+		/* vlock work mode:
+		 *bit0:auto ENC
+		 *bit1:auto PLL
+		 *bit2:manual PLL
+		 *bit3:manual ENC
+		 *bit4:manual soft ENC
+		 *bit5:manual MIX PLL ENC
+		 */
+		 vlock_pll_m_limit = <1>;
+		 vlock_line_limit = <3>;
+	};
+
+	amdolby_vision {
+		compatible = "amlogic, dolby_vision_tm2_revb";
+		dev_name = "aml_amdolby_vision_driver";
+		status = "okay";
+		tv_mode = <1>;/*1:enabel ;0:disable*/
+	};
+
+	vdin@0 {
+		compatible = "amlogic, vdin-tm2verb";
+		/*memory-region = <&vdin0_cma_reserved>;*/
+		status = "okay";
+		/*bit0:(1:share with codec_mm;0:cma alone)
+		 *bit8:(1:alloc in discontinus way;0:alone in continuous way)
+		 */
+		flag_cma = <0x101>;
+		/*MByte, if 10bit disable: 64M(YUV422),
+		 *if 10bit enable: 64*1.5 = 96M(YUV422)
+		 *if support 4K2K-YUV444-10bit-WR:3840*2160*4*6 ~= 200M
+		 *if support 4K2K-YUV422-10bit-wr:3840*2160*3*6 ~= 160M
+		 *if support 4K2K-YUV422-8BIT-WR:3840*2160*2*4 ~= 64M
+		 *if support 1080p-YUV422-8BIT-WR:1920*1080*2*4 ~= 16M
+		 *worst case:(4096*2160*4 + 2M(afbce issue)) *6buf = 214.5M
+		 *for double write 4k, need extra 25M for 960x540(1/4 down)
+		 */
+		cma_size = <240>;
+		interrupts = <0 83 1 /* vdin0 vsync */
+			      0 72 1>;/* vpu crash */
+		rdma-irq = <2>;
+		clocks = <&clkc CLKID_FCLK_DIV5>,
+			<&clkc CLKID_VDIN_MEAS_COMP>;
+		clock-names = "fclk_div5", "cts_vdin_meas_clk";
+		vdin_id = <0>;
+		/*vdin write mem color depth support:
+		 * bit0:support 8bit
+		 * bit1:support 9bit
+		 * bit2:support 10bit
+		 * bit3:support 12bit
+		 * bit4:support yuv422 10bit full pack mode (from txl new add)
+		 * bit8:use 8bit  at 4k_50/60hz_10bit
+		 * bit9:use 10bit at 4k_50/60hz_10bit
+		 * bit10: support 10bit when double write
+		 */
+		tv_bit_mode = <0x215>;
+		/* afbce_bit_mode: (amlogic frame buff compression encoder)
+		 * bit0 -- enable afbce
+		 * bit1 -- enable afbce compression-lossy
+		 * bit4 -- afbce for 4k
+		 * bit5 -- afbce for 1080p
+		 * bit6 -- afbce for 720p
+		 * bit7 -- afbce for smaller resolution
+		 */
+		afbce_bit_mode = <0x11>;
+		/*urgent_en*/
+		double_write_en;
+	};
+
+	vdin@1 {
+		compatible = "amlogic, vdin-tm2verb";
+		memory-region = <&vdin1_cma_reserved>;
+		status = "okay";
+		/*bit0:(1:share with codec_mm;0:cma alone)
+		 *bit8:(1:alloc in discontinus way;0:alone in continuous way)
+		 */
+		flag_cma = <0>;
+		interrupts = <0 85 1>;
+		rdma-irq = <4>;
+		clocks = <&clkc CLKID_FCLK_DIV5>,
+			<&clkc CLKID_VDIN_MEAS_COMP>;
+		clock-names = "fclk_div5", "cts_vdin_meas_clk";
+		vdin_id = <1>;
+		/*vdin write mem color depth support:
+		 *bit0:support 8bit
+		 *bit1:support 9bit
+		 *bit2:support 10bit
+		 *bit3:support 12bit
+		 */
+		tv_bit_mode = <0x15>;
+	};
+
+	tvafe {
+		compatible = "amlogic, tvafe-tm2_b";
+		/*memory-region = <&tvafe_cma_reserved>;*/
+		status = "okay";
+		flag_cma = <1>;/*1:share with codec_mm;0:cma alone*/
+		cma_size = <5>;/*MByte*/
+		reg = <0xff654000 0x2000>;/*tvafe reg base*/
+		reserve-iomap = "true";
+		tvafe_id = <0>;
+		//pinctrl-names = "default";
+		/*!!particular sequence, no more and no less!!!*/
+		tvafe_pin_mux = <
+				3 /* TVAFE_CVBS_IN2, CVBS_IN0 = 0 */
+				1 /* TVAFE_CVBS_IN0, CVBS_IN1 */
+				2 /* TVAFE_CVBS_IN1, CVBS_IN2 */
+				4 /* TVAFE_CVBS_IN3, CVBS_IN3 */
+		>;
+		clocks = <&clkc CLKID_DAC_CLK>;
+		clock-names = "vdac_clk_gate";
+
+		cutwindow_val_h = <0 0 0 0 8>; /* level 0~4 */
+		cutwindow_val_v = <4 8 14 16 24>;  /* level 0~4 */
+	};
+
+	vbi {
+		compatible = "amlogic, vbi";
+		status = "okay";
+		interrupts = <0 83 1>;
+	};
+
+	cvbsout {
+		compatible = "amlogic, cvbsout-tm2";
+		status = "disabled";
+		clocks = <&clkc CLKID_VCLK2_ENCI
+			&clkc CLKID_VCLK2_VENCI0
+			&clkc CLKID_VCLK2_VENCI1
+			&clkc CLKID_DAC_CLK>;
+		clock-names = "venci_top_gate",
+			"venci_0_gate",
+			"venci_1_gate",
+			"vdac_clk_gate";
+		/* clk path */
+		/* 0:vid_pll vid2_clk */
+		/* 1:gp0_pll vid2_clk */
+		/* 2:vid_pll vid1_clk */
+		/* 3:gp0_pll vid1_clk */
+		clk_path = <0>;
+
+		/* performance: reg_address, reg_value */
+		/* tm2 */
+		performance = <0x1bf0  0x9
+			0x1b56  0x333
+			0x1b12  0x8080
+			0x1b05  0xfd
+			0x1c59  0xf850
+			0xffff  0x0>; /* ending flag */
+		performance_sarft = <0x1bf0  0x9
+			0x1b56  0x333
+			0x1b12  0x0
+			0x1b05  0x9
+			0x1c59  0xfc48
+			0xffff  0x0>; /* ending flag */
+		performance_revB_telecom = <0x1bf0  0x9
+			0x1b56  0x546
+			0x1b12  0x8080
+			0x1b05  0x9
+			0x1c59  0xf850
+			0xffff  0x0>; /* ending flag */
+	};
+
+	/* for external keypad */
+	adc_keypad {
+		compatible = "amlogic, adc_keypad";
+		status = "okay";
+		key_name = "power","up","down","enter","left","right","home";
+		key_num = <7>;
+		io-channels = <&saradc SARADC_CH2>,<&saradc SARADC_CH3>;
+		io-channel-names = "key-chan-2", "key-chan-3";
+		key_chan = <SARADC_CH2 SARADC_CH2 SARADC_CH2 SARADC_CH2
+			SARADC_CH2 SARADC_CH3 SARADC_CH3>;
+		key_code = <116 103 108 28 105 106 102>;
+		key_val = <0 143 266 389 512 143 266>; //val=voltage/1800mV*1023
+		key_tolerance = <40 40 40 40 40 40 40>;
+};
+
+	unifykey {
+		compatible = "amlogic, unifykey";
+		status = "okay";
+
+		unifykey-num = <22>;
+		unifykey-index-0 = <&keysn_0>;
+		unifykey-index-1 = <&keysn_1>;
+		unifykey-index-2 = <&keysn_2>;
+		unifykey-index-3 = <&keysn_3>;
+		unifykey-index-4 = <&keysn_4>;
+		unifykey-index-5 = <&keysn_5>;
+		unifykey-index-6 = <&keysn_6>;
+		unifykey-index-7 = <&keysn_7>;
+		unifykey-index-8 = <&keysn_8>;
+		unifykey-index-9 = <&keysn_9>;
+		unifykey-index-10= <&keysn_10>;
+		unifykey-index-11 = <&keysn_11>;
+		unifykey-index-12 = <&keysn_12>;
+		unifykey-index-13 = <&keysn_13>;
+		unifykey-index-14 = <&keysn_14>;
+		unifykey-index-15 = <&keysn_15>;
+		unifykey-index-16 = <&keysn_16>;
+		unifykey-index-17 = <&keysn_17>;
+		unifykey-index-18 = <&keysn_18>;
+		unifykey-index-19 = <&keysn_19>;
+		unifykey-index-20 = <&keysn_20>;
+		unifykey-index-21 = <&keysn_21>;
+
+		keysn_0: key_0{
+			key-name = "usid";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_1:key_1{
+			key-name = "mac";
+			key-device  = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_2:key_2{
+			key-name = "hdcp";
+			key-device = "secure";
+			key-type  = "sha1";
+			key-permit = "read","write","del";
+		};
+		keysn_3:key_3{
+			key-name = "secure_boot_set";
+			key-device = "efuse";
+			key-permit = "write";
+		};
+		keysn_4:key_4{
+			key-name = "mac_bt";
+			key-device = "normal";
+			key-permit = "read","write","del";
+			key-type  = "mac";
+		};
+		keysn_5:key_5{
+			key-name = "mac_wifi";
+			key-device = "normal";
+			key-permit = "read","write","del";
+			key-type  = "mac";
+		};
+		keysn_6:key_6{
+			key-name = "hdcp2_tx";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_7:key_7{
+			key-name = "hdcp2_rx";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_8:key_8{
+			key-name = "widevinekeybox";
+			key-device = "secure";
+			key-type = "sha1";
+			key-permit = "read","write","del";
+		};
+		keysn_9:key_9{
+			key-name = "deviceid";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_10:key_10{
+			key-name = "hdcp22_fw_private";
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+		keysn_11:key_11{
+			key-name = "hdcp22_rx_private";
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+		keysn_12:key_12{
+			key-name = "hdcp22_rx_fw";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_13:key_13{
+			key-name = "hdcp14_rx";
+			key-device = "normal";
+			key-type  = "sha1";
+			key-permit = "read","write","del";
+		};
+		keysn_14:key_14{
+			key-name = "prpubkeybox";// PlayReady
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+		keysn_15:key_15{
+			key-name = "prprivkeybox";// PlayReady
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+		keysn_16:key_16{
+			key-name = "lcd";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_17:key_17{
+			key-name = "lcd_extern";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_18:key_18{
+			key-name = "backlight";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_19:key_19{
+			key-name = "lcd_tcon";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_20:key_20{
+			key-name = "attestationkeybox";// attestation key
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+		keysn_21:key_21{
+			key-name = "lcd_tcon_spi";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+	}; /* End unifykey */
+
+	amlvideo2_0 {
+		compatible = "amlogic, amlvideo2";
+		dev_name = "amlvideo2";
+		status = "okay";
+		amlvideo2_id = <0>;
+		cma_mode = <1>;
+	};
+
+	amlvideo2_1 {
+		compatible = "amlogic, amlvideo2";
+		dev_name = "amlvideo2";
+		status = "okay";
+		amlvideo2_id = <1>;
+		cma_mode = <1>;
+	};
+
+	hdmirx {
+		compatible = "amlogic, hdmirx_tm2_b";
+		#address-cells=<1>;
+		#size-cells=<1>;
+		/*memory-region = <&hdmirx_emp_cma_reserved>;*/
+		status = "okay";
+		pinctrl-names = "hdmirx_pins";
+		pinctrl-0 = <&hdmirx_a_mux &hdmirx_b_mux
+			&hdmirx_c_mux>;
+		repeat = <0>;
+		interrupts = <0 41 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&clkc CLKID_HDMIRX_MODET_COMP>,
+			   <&clkc CLKID_HDMIRX_CFG_COMP>,
+			   <&clkc CLKID_HDMIRX_ACR_COMP>,
+			   <&clkc CLKID_HDMIRX_METER_COMP>,
+			   <&clkc CLKID_HDMIRX_AXI_COMP>,
+			   <&xtal>,
+			   <&clkc CLKID_FCLK_DIV5>,
+			   <&clkc CLKID_FCLK_DIV7>,
+			   <&clkc CLKID_HDCP22_SKP_COMP>,
+			   <&clkc CLKID_HDCP22_ESM_COMP>;
+		//	   <&clkc CLK_AUD_PLL2FS>,
+		//	   <&clkc CLK_AUD_PLL4FS>,
+		//	   <&clkc CLK_AUD_OUT>;
+		clock-names = "hdmirx_modet_clk",
+			"hdmirx_cfg_clk",
+				"hdmirx_acr_ref_clk",
+				"cts_hdmirx_meter_clk",
+				"cts_hdmi_axi_clk",
+				"xtal",
+				"fclk_div5",
+				"fclk_div7",
+				"hdcp_rx22_skp",
+				"hdcp_rx22_esm";
+		//		"hdmirx_aud_pll2fs",
+		//		"hdmirx_aud_pll4f",
+		//		"clk_aud_out";
+		hdmirx_id = <0>;
+		en_4k_2_2k = <0>;
+		hpd_low_cec_off = <1>;
+		/* bit4: enable feature, bit3~0: port number */
+		disable_port = <0x0>;
+		hdcp_tee_path = <1>;
+		/* MAP_ADDR_MODULE_CBUS */
+		/* MAP_ADDR_MODULE_HIU */
+		/* MAP_ADDR_MODULE_HDMIRX_CAPB3 */
+		/* MAP_ADDR_MODULE_SEC_AHB */
+		/* MAP_ADDR_MODULE_SEC_AHB2 */
+		/* MAP_ADDR_MODULE_APB4 */
+		/* MAP_ADDR_MODULE_TOP */
+		reg = < 0x0 0x0
+			0xff63C000 0x2000
+			0xffe0d000 0x2000
+			0x0 0x0
+			0x0 0x0
+			0x0 0x0
+			0xff610000 0xa000>;
+	};
+
+	aocec: aocec {
+		compatible = "amlogic, aocec-tm2";
+		/*device_name = "aocec";*/
+		status = "okay";
+		vendor_name = "Amlogic"; /* Max Chars: 8	 */
+		/* Refer to the following URL at:
+		 * http://standards.ieee.org/develop/regauth/oui/oui.txt
+		 */
+		vendor_id = <0x000000>;
+		product_desc = "TM2"; /* Max Chars: 16	  */
+		cec_osd_string = "AML_TV"; /* Max Chars: 14    */
+		port_num = <4>;
+		ee_cec;
+		/*cec_sel = <2>;*/
+		arc_port_mask = <0x2>;
+		output = <1>;	/*output port number*/
+		interrupts = <0 203 1
+					0 199 1>;
+		interrupt-names = "hdmi_aocecb","hdmi_aocec";
+		pinctrl-names = "default","hdmitx_aocecb","cec_pin_sleep";
+		pinctrl-0=<&aoceca_mux>;
+		pinctrl-1=<&aocecb_mux>;
+		pinctrl-2=<&aoceca_mux>;
+		reg = <0xFF80023c 0x4
+			   0xFF800000 0x400>;
+		reg-names = "ao_exit","ao";
+	};
+
+	cpu_opp_table0: cpu_opp_table0 {
+		compatible = "operating-points-v2";
+		opp-shared;
+
+		opp00 {
+			opp-hz = /bits/ 64 <100000000>;
+			opp-microvolt = <730000>;
+		};
+		opp01 {
+			opp-hz = /bits/ 64 <250000000>;
+			opp-microvolt = <730000>;
+		};
+		opp02 {
+			opp-hz = /bits/ 64 <500000000>;
+			opp-microvolt = <730000>;
+		};
+		opp03 {
+			opp-hz = /bits/ 64 <667000000>;
+			opp-microvolt = <750000>;
+		};
+		opp04 {
+			opp-hz = /bits/ 64 <1000000000>;
+			opp-microvolt = <770000>;
+		};
+		opp05 {
+			opp-hz = /bits/ 64 <1200000000>;
+			opp-microvolt = <780000>;
+		};
+		opp06 {
+			opp-hz = /bits/ 64 <1404000000>;
+			opp-microvolt = <790000>;
+		};
+		opp07 {
+			opp-hz = /bits/ 64 <1500000000>;
+			opp-microvolt = <800000>;
+		};
+		opp08 {
+			opp-hz = /bits/ 64 <1608000000>;
+			opp-microvolt = <810000>;
+		};
+		opp09 {
+			opp-hz = /bits/ 64 <1704000000>;
+			opp-microvolt = <850000>;
+		};
+		opp10 {
+			opp-hz = /bits/ 64 <1800000000>;
+			opp-microvolt = <900000>;
+		};
+		opp11 {
+			opp-hz = /bits/ 64 <1908000000>;
+			opp-microvolt = <950000>;
+		};
+	};
+
+	cpufreq-meson {
+		compatible = "amlogic, cpufreq-meson";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pwm_ao_d_pins3>;
+		status = "okay";
+	};
+
+	tuner: tuner {
+		compatible = "amlogic, tuner";
+		status = "okay";
+		tuner0_i2c_addr = <0x63>;
+		tuner1_i2c_addr = <0x60>;
+		tuner0_code = <0x2124>;
+		tuner1_code = <0x2124>;
+	};
+
+	atv-demod {
+		compatible = "amlogic, atv-demod";
+		status = "disabled";
+		tuner = <&tuner>;
+		btsc_sap_mode = <1>;
+		interrupts = <0 236 1>;
+		/* pinctrl-names="atvdemod_agc_pins"; */
+		/* pinctrl-0=<&atvdemod_agc_pins>; */
+		reg = <0xff656000 0x2000 /* demod reg */
+				0xff63c000 0x2000 /* hiu reg */
+				0xff634000 0x2000 /* periphs reg */
+				0xff64a000 0x2000>; /* audio reg */
+		reg_23cf = <0x88188832>;
+		/*default:0x88188832;r840 on haier:0x48188832*/
+	};
+
+	bt-dev{
+		compatible = "amlogic, bt-dev";
+		status = "okay";
+		gpio_reset = <&gpio       GPIOC_13       GPIO_ACTIVE_HIGH>;
+	};
+
+	wifi{
+		compatible = "amlogic, aml_wifi";
+		status = "okay";
+		interrupt_pin = <&gpio       GPIOC_12       GPIO_ACTIVE_HIGH>;
+		irq_trigger_type = "GPIO_IRQ_LOW";
+		dhd_static_buf;    //dhd_static_buf support
+		power_on_pin = <&gpio       GPIOC_11       GPIO_ACTIVE_HIGH>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pwm_b_pins1>;
+		pwm_config = <&wifi_pwm_conf>;
+	};
+
+	wifi_pwm_conf:wifi_pwm_conf{
+		pwm_channel1_conf {
+			pwms = <&pwm_ab MESON_PWM_1 30541 0>;
+			duty-cycle = <15270>;
+			times = <8>;
+		};
+		pwm_channel2_conf {
+			pwms = <&pwm_ab MESON_PWM_3 30500 0>;
+			duty-cycle = <15250>;
+			times = <12>;
+		};
+	};
+
+	sd_emmc_b: sdio@ffe05000 {
+		status = "okay";
+		compatible = "amlogic, meson-mmc-tm2";
+		reg = <0xffe05000 0x800>;
+		interrupts = <0 190 4>;
+
+		pinctrl-names = "sdio_all_pins",
+			"sdio_clk_cmd_pins";
+		pinctrl-0 = <&sdio_all_pins>;
+		pinctrl-1 = <&sdio_clk_cmd_pins>;
+
+		clocks = <&clkc CLKID_SD_EMMC_B>,
+			<&clkc CLKID_SD_EMMC_B_P0_COMP>,
+			<&clkc CLKID_FCLK_DIV2>,
+			<&clkc CLKID_FCLK_DIV5>,
+			<&xtal>;
+		clock-names = "core", "clkin0", "clkin1", "clkin2", "xtal";
+
+		bus-width = <4>;
+		cap-sd-highspeed;
+		cap-mmc-highspeed;
+		max-frequency = <100000000>;
+		disable-wp;
+		sdio {
+			pinname = "sdio";
+			ocr_avail = <0x200080>; /**VDD voltage 3.3 ~ 3.4 */
+			caps = "MMC_CAP_4_BIT_DATA",
+				"MMC_CAP_MMC_HIGHSPEED",
+				"MMC_CAP_SD_HIGHSPEED",
+				"MMC_CAP_NONREMOVABLE", /**ptm debug */
+				 "MMC_CAP_UHS_SDR12",
+				 "MMC_CAP_UHS_SDR25",
+				 "MMC_CAP_UHS_SDR50",
+				 "MMC_CAP_UHS_SDR104",
+				 "MMC_PM_KEEP_POWER",
+				 "MMC_CAP_SDIO_IRQ";
+			f_min = <400000>;
+			f_max = <200000000>;
+			max_req_size = <0x20000>; /**128KB*/
+			card_type = <3>;
+			/* 3:sdio device(ie:sdio-wifi),
+			 * 4:SD combo (IO+mem) card
+			 */
+		};
+	};
+
+/*	sd_emmc_b: sd@ffe05000 {
+ *		status = "okay";
+ *		compatible = "amlogic, meson-mmc-tm2";
+ *		reg = <0xffe05000 0x800>;
+ *		interrupts = <0 190 1>;
+ *
+ *		pinctrl-names = "sd_all_pins",
+ *			"sd_clk_cmd_pins",
+ *			"sd_1bit_pins";
+ *		pinctrl-0 = <&sd_all_pins>;
+ *		pinctrl-1 = <&sd_clk_cmd_pins>;
+ *		pinctrl-2 = <&sd_1bit_pins>;
+ *
+ *		clocks = <&clkc CLKID_SD_EMMC_B>,
+ *			<&clkc CLKID_SD_EMMC_B_P0_COMP>,
+ *			<&clkc CLKID_FCLK_DIV2>,
+ *			<&clkc CLKID_FCLK_DIV5>,
+ *			<&xtal>;
+ *		clock-names = "core", "clkin0", "clkin1", "clkin2", "xtal";
+ *
+ *		bus-width = <4>;
+ *		cap-sd-highspeed;
+ *		cap-mmc-highspeed;
+ *		max-frequency = <100000000>;
+ *		disable-wp;
+ *		sd {
+ *			pinname = "sd";
+ *			ocr_avail = <0x200080>;
+ *			caps = "MMC_CAP_4_BIT_DATA",
+ *				"MMC_CAP_MMC_HIGHSPEED",
+ *				"MMC_CAP_SD_HIGHSPEED";
+ *			f_min = <400000>;
+ *			f_max = <200000000>;
+ *			max_req_size = <0x20000>;
+ *			no_sduart = <1>;
+ *			gpio_dat3 = <&gpio GPIOC_3 GPIO_ACTIVE_HIGH>;
+ *			jtag_pin = <&gpio GPIOC_0 GPIO_ACTIVE_HIGH>;
+ *			gpio_cd = <&gpio GPIOC_10 GPIO_ACTIVE_HIGH>;
+ *			card_type = <5>;
+ *		};
+ *	};
+ */
+
+}; /* end of / */
+
+&i2c0 {
+	status = "okay";
+	clock-frequency = <300000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&i2c0_dv_pins>;
+};
+
+&audiobus {
+	tdma:tdm@0 {
+		compatible = "amlogic, tm2-revb-snd-tdma";
+		#sound-dai-cells = <0>;
+
+		dai-tdm-lane-slot-mask-in = <0 0 0 0>;
+		dai-tdm-lane-slot-mask-out = <1 1 1 1>;
+		dai-tdm-clk-sel = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_MCLK_A
+				&clkaudio CLKID_AUDIO_MCLK_PAD0
+				&clkc CLKID_MPLL0
+				&clkc CLKID_MPLL1
+				&clkaudio CLKID_AUDIO_SPDIFOUT_A>;
+		clock-names = "mclk", "mclk_pad", "clk_srcpll",
+			"samesource_srcpll", "samesource_clk";
+
+		pinctrl-names = "tdm_pins";
+		pinctrl-0 = <&tdmout_a>;
+
+		/*
+		 * 0: tdmout_a;
+		 * 1: tdmout_b;
+		 * 2: tdmout_c;
+		 * 3: spdifout;
+		 * 4: spdifout_b;
+		 */
+		//samesource_sel = <3>;
+
+		/* In for ACODEC_ADC */
+		acodec_adc = <1>;
+		/*enable default mclk(12.288M), before extern codec start*/
+		start_clk_enable = <1>;
+
+		/*tdm clk tuning enable*/
+		clk_tuning_enable = <1>;
+
+		/* enable control gain */
+		ctrl_gain = <1>;
+
+		status = "okay";
+
+		/* !!!For --TV platform-- ONLY */
+		Channel_Mask {
+			/*i2s has 4 pins, 8channel, mux output*/
+			Spdif_samesource_Channel_Mask = "i2s_2/3";
+		};
+	};
+
+	tdmb:tdm@1 {
+		compatible = "amlogic, tm2-revb-snd-tdmb";
+		#sound-dai-cells = <0>;
+
+		dai-tdm-lane-slot-mask-in = <1 0 0 0>;
+		dai-tdm-lane-slot-mask-out = <1 0 0 0>;
+		dai-tdm-clk-sel = <1>;
+
+		clocks = <&clkaudio CLKID_AUDIO_MCLK_B
+				&clkc CLKID_MPLL1>;
+		clock-names = "mclk", "clk_srcpll";
+
+		/* enable control gain */
+		ctrl_gain = <1>;
+
+		status = "okay";
+	};
+
+	tdmc:tdm@2 {
+		compatible = "amlogic, tm2-revb-snd-tdmc";
+		#sound-dai-cells = <0>;
+
+		dai-tdm-lane-slot-mask-in = <1 0 0 0>;
+		dai-tdm-lane-slot-mask-out = <1 0 0 0>;
+		dai-tdm-clk-sel = <2>;
+
+		clocks = <&clkaudio CLKID_AUDIO_MCLK_C
+				&clkc CLKID_MPLL2>;
+		clock-names = "mclk", "clk_srcpll";
+
+		pinctrl-names = "tdm_pins";
+		pinctrl-0 = <&tdmout_c &tdmin_c>;
+
+		/* enable control gain */
+		ctrl_gain = <1>;
+
+		status = "okay";
+	};
+
+	tdmlb:tdm@3 {
+		compatible = "amlogic, tm2-snd-tdmlb";
+		#sound-dai-cells = <0>;
+
+		dai-tdm-lane-lb-slot-mask-in = <1 0 0 0>;
+		dai-tdm-clk-sel = <1>;
+
+		clocks = <&clkaudio CLKID_AUDIO_MCLK_B
+				&clkc CLKID_MPLL1>;
+		clock-names = "mclk", "clk_srcpll";
+
+		/*
+		 * select tdmin_lb src;
+		 * AXG
+		 *  0: TDMOUTA
+		 *  1: TDMOUTB
+		 *  2: TDMOUTC
+		 *  3: PAD_TDMINA
+		 *  4: PAD_TDMINB
+		 *  5: PAD_TDMINC
+		 *
+		 * G12A/G12B
+		 *  0: TDMOUTA
+		 *  1: TDMOUTB
+		 *  2: TDMOUTC
+		 *  3: PAD_TDMINA_DIN*
+		 *  4: PAD_TDMINB_DIN*
+		 *  5: PAD_TDMINC_DIN*
+		 *  6: PAD_TDMINA_D*, oe pin
+		 *  7: PAD_TDMINB_D*, oe pin
+		 *
+		 * TL1/SM1
+		 *  0: TDMOUTA
+		 *  1: TDMOUTB
+		 *  2: TDMOUTC
+		 *  3: PAD_TDMINA_DIN*
+		 *  4: PAD_TDMINB_DIN*
+		 *  5: PAD_TDMINC_DIN*
+		 *  6: PAD_TDMINA_D*
+		 *  7: PAD_TDMINB_D*
+		 *  8: PAD_TDMINC_D*
+		 *  9: HDMIRX_I2S
+		 *  10: ACODEC_ADC
+		 */
+		lb-src-sel = <1>;
+
+		status = "disabled";
+	};
+
+	pdm:pdm {
+		compatible = "amlogic, tm2-snd-pdm";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_GATE_PDM
+			&clkc CLKID_FCLK_DIV3
+			&clkc CLKID_MPLL3
+			&clkaudio CLKID_AUDIO_PDMIN0
+			&clkaudio CLKID_AUDIO_PDMIN1>;
+		clock-names = "gate",
+			"sysclk_srcpll",
+			"dclk_srcpll",
+			"pdm_dclk",
+			"pdm_sysclk";
+
+		pinctrl-names = "pdm_pins";
+		pinctrl-0 = <&pdmin>;
+
+		/* mode 0~4, defalut:1 */
+		filter_mode = <1>;
+
+		status = "okay";
+	};
+
+	spdifa:spdif@0 {
+		compatible = "amlogic, tm2-revb-snd-spdif-a";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkc CLKID_MPLL1
+				&clkc CLKID_FCLK_DIV4
+				&clkaudio CLKID_AUDIO_GATE_SPDIFIN
+				&clkaudio CLKID_AUDIO_GATE_SPDIFOUT_A
+				&clkaudio CLKID_AUDIO_SPDIFIN
+				&clkaudio CLKID_AUDIO_SPDIFOUT_A>;
+		clock-names = "sysclk", "fixed_clk", "gate_spdifin",
+				"gate_spdifout", "clk_spdifin", "clk_spdifout";
+
+		interrupts =
+				<GIC_SPI 151 IRQ_TYPE_EDGE_RISING>;
+		interrupt-names = "irq_spdifin";
+
+		pinctrl-names = "spdif_pins",
+				"spdif_pins_mute";
+
+		pinctrl-0 = <>;
+		pinctrl-1 = <>;
+
+		/*
+		 * whether do asrc for pcm and resample a or b
+		 * if raw data, asrc is disabled automatically
+		 * 0: "Disable",
+		 * 1: "Enable:32K",
+		 * 2: "Enable:44K",
+		 * 3: "Enable:48K",
+		 * 4: "Enable:88K",
+		 * 5: "Enable:96K",
+		 * 6: "Enable:176K",
+		 * 7: "Enable:192K",
+		 */
+		asrc_id = <0>;
+		auto_asrc = <3>;
+
+		/*spdif clk tuning enable*/
+		clk_tuning_enable = <1>;
+		status = "okay";
+	};
+
+	spdifb:spdif@1 {
+		compatible = "amlogic, tm2-revb-snd-spdif-b";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkc CLKID_MPLL0 /*CLKID_HIFI_PLL*/
+				&clkaudio CLKID_AUDIO_GATE_SPDIFOUT_B
+				&clkaudio CLKID_AUDIO_SPDIFOUT_B>;
+		clock-names = "sysclk",
+				"gate_spdifout", "clk_spdifout";
+
+		status = "okay";
+	};
+
+	extn:extn {
+		compatible = "amlogic, tm2-snd-extn";
+		#sound-dai-cells = <0>;
+
+		interrupts =
+				<GIC_SPI 158 IRQ_TYPE_EDGE_RISING>;
+		interrupt-names = "irq_frhdmirx";
+
+		status = "okay";
+	};
+
+		aed:effect {
+		compatible = "amlogic, snd-effect-v4";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_GATE_EQDRC
+			&clkc CLKID_FCLK_DIV5
+			&clkaudio CLKID_AUDIO_EQDRC>;
+		clock-names = "gate", "srcpll", "eqdrc";
+
+		/*
+		 * 0:tdmout_a
+		 * 1:tdmout_b
+		 * 2:tdmout_c
+		 * 3:spdifout
+		 * 4:spdifout_b
+		 */
+		eqdrc_module = <0>;
+		/* max 0xf, each bit for one lane, usually one lane */
+		lane_mask = <0x1>;
+		/* max 0xff, each bit for one channel */
+		channel_mask = <0xff>;
+
+		status = "okay";
+	};
+
+	asrca: resample@0 {
+		compatible = "amlogic, tm2-revb-resample-a";
+		clocks = <&clkc CLKID_MPLL0
+				&clkaudio CLKID_AUDIO_MCLK_A
+				&clkaudio CLKID_AUDIO_RESAMPLE_A>;
+		clock-names = "resample_pll", "resample_src", "resample_clk";
+		/*same with toddr_src
+		 *	TDMIN_A,    0
+		 *	TDMIN_B,    1
+		 *	TDMIN_C,    2
+		 *	SPDIFIN,    3
+		 *	PDMIN,      4
+		 *	FRATV,      5
+		 *	TDMIN_LB,   6
+		 *	LOOPBACK_A, 7
+		 *	FRHDMIRX,   8
+		 *	LOOPBACK_B, 9
+		 *	SPDIFIN_LB, 10
+		 *	EARC_RX,    11
+		 */
+		resample_module = <8>;
+
+		status = "disabled";
+	};
+
+	asrcb: resample@1 {
+		compatible = "amlogic, tm2-revb-resample-b";
+		clocks = <&clkc CLKID_MPLL3
+			&clkaudio CLKID_AUDIO_MCLK_F
+			&clkaudio CLKID_AUDIO_RESAMPLE_B>;
+		clock-names = "resample_pll", "resample_src", "resample_clk";
+
+		/*same with toddr_src
+		 *      TDMIN_A, 0
+		 *      TDMIN_B, 1
+		 *      TDMIN_C, 2
+		 *      SPDIFIN, 3
+		 *      PDMIN,  4
+		 *      NONE,
+		 *      TDMIN_LB, 6
+		 *      LOOPBACK, 7
+		 */
+		resample_module = <3>;
+
+		status = "disabled";
+	};
+
+	vad:vad {
+		compatible = "amlogic, snd-vad";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_GATE_TOVAD
+			&clkc CLKID_FCLK_DIV5
+			&clkaudio CLKID_AUDIO_VAD>;
+		clock-names = "gate", "pll", "clk";
+
+		interrupts = <GIC_SPI 155 IRQ_TYPE_EDGE_RISING
+				GIC_SPI 47 IRQ_TYPE_EDGE_RISING>;
+		interrupt-names = "irq_wakeup", "irq_frame_sync";
+
+		/*
+		 * Data src sel:
+		 * 0: tdmin_a;
+		 * 1: tdmin_b;
+		 * 2: tdmin_c;
+		 * 3: spdifin;
+		 * 4: pdmin;
+		 * 5: loopback_b;
+		 * 6: tdmin_lb;
+		 * 7: loopback_a;
+		 */
+		src = <4>;
+
+		/*
+		 * deal with hot word in user space or kernel space
+		 * 0: in user space
+		 * 1: in kernel space
+		 */
+		level = <1>;
+
+		status = "disabled";
+	};
+
+	loopbacka:loopback@0 {
+		compatible = "amlogic, tm2-loopbacka";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_GATE_PDM
+			&clkc CLKID_FCLK_DIV3
+			&clkc CLKID_MPLL3
+			&clkaudio CLKID_AUDIO_PDMIN0
+			&clkaudio CLKID_AUDIO_PDMIN1
+			&clkc CLKID_MPLL0
+			&clkaudio CLKID_AUDIO_MCLK_A>;
+		clock-names = "pdm_gate",
+			"pdm_sysclk_srcpll",
+			"pdm_dclk_srcpll",
+			"pdm_dclk",
+			"pdm_sysclk",
+			"tdminlb_mpll",
+			"tdminlb_mclk";
+
+		/* datain src
+		 * 0: tdmin_a;
+		 * 1: tdmin_b;
+		 * 2: tdmin_c;
+		 * 3: spdifin;
+		 * 4: pdmin;
+		 */
+		datain_src = <0>;
+		datain_chnum = <6>;
+		datain_chmask = <0xf>;
+		/* config which data pin for loopback */
+		datain-lane-mask-in = <0 1 1 1>;
+
+		/* calc mclk for datalb */
+		mclk-fs = <256>;
+
+		/* tdmin_lb src
+		 * 0: tdmoutA
+		 * 1: tdmoutB
+		 * 2: tdmoutC
+		 * 3: PAD_TDMINA_DIN*, refer to core pinmux
+		 * 4: PAD_TDMINB_DIN*, refer to core pinmux
+		 * 5: PAD_TDMINC_DIN*, refer to core pinmux
+		 * 6: PAD_TDMINA_D*, oe, refer to core pinmux
+		 * 7: PAD_TDMINB_D*, oe, refer to core pinmux
+		 */
+		/* if tdmin_lb >= 3, use external loopback */
+		datalb_src = <0>;
+		datalb_chnum = <6>;
+		datalb_chmask = <0xf>;
+		/* config which data pin as loopback */
+		datalb-lane-mask-in = <1 1 1 0>;
+
+		status = "okay";
+	};
+
+	loopbackb:loopback@1 {
+		compatible = "amlogic, tm2-loopbackb";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_GATE_PDM
+			&clkc CLKID_FCLK_DIV3
+			&clkc CLKID_MPLL3
+			&clkaudio CLKID_AUDIO_PDMIN0
+			&clkaudio CLKID_AUDIO_PDMIN1
+			&clkc CLKID_MPLL0
+			&clkaudio CLKID_AUDIO_MCLK_A>;
+		clock-names = "pdm_gate",
+			"pdm_sysclk_srcpll",
+			"pdm_dclk_srcpll",
+			"pdm_dclk",
+			"pdm_sysclk",
+			"tdminlb_mpll",
+			"tdminlb_mclk";
+
+		/* calc mclk for datain_lb */
+		mclk-fs = <256>;
+
+		/* datain src
+		 * 0: tdmin_a;
+		 * 1: tdmin_b;
+		 * 2: tdmin_c;
+		 * 3: spdifin;
+		 * 4: pdmin;
+		 */
+		datain_src = <4>;
+		datain_chnum = <4>;
+		datain_chmask = <0xf>;
+		/* config which data pin for loopback */
+		datain-lane-mask-in = <1 0 1 0>;
+
+		/* tdmin_lb src
+		 * 0: tdmoutA
+		 * 1: tdmoutB
+		 * 2: tdmoutC
+		 * 3: PAD_TDMINA_DIN*, refer to core pinmux
+		 * 4: PAD_TDMINB_DIN*, refer to core pinmux
+		 * 5: PAD_TDMINC_DIN*, refer to core pinmux
+		 * 6: PAD_TDMINA_D*, oe, refer to core pinmux
+		 * 7: PAD_TDMINB_D*, oe, refer to core pinmux
+		 */
+		/* if tdmin_lb >= 3, use external loopback */
+		datalb_src = <1>;
+		datalb_chnum = <2>;
+		datalb_chmask = <0x3>;
+		/* config which data pin as loopback */
+		datalb-lane-mask-in = <1 0 0 0>;
+
+		status = "disabled";
+	};
+}; /* end of audiobus */
+&earc {
+
+		status = "okay";
+	};
+
+
+&pinctrl_periphs {
+	/* audio pin mux */
+
+	tdma_mclk: tdma_mclk {
+		mux { /* GPIOZ_0 */
+			groups = "mclk0_z";
+			function = "mclk0";
+			drive-strength = <1>;
+		};
+	};
+
+	tdmout_a: tdmout_a {
+		mux { /* GPIOZ_1, GPIOZ_2, GPIOZ_3, GPIOZ_4, GPIOZ_5*/
+			groups = "tdma_sclk_z",
+				"tdma_fs_z",
+				"tdma_dout0_z",
+				"tdma_dout1_z",
+				"tdma_dout2_z";
+			function = "tdma_out";
+			drive-strength = <1>;
+			bias-pull-down;
+		};
+	};
+
+	tdmout_c: tdmout_c {
+		mux { /* GPIODV_7, GPIODV_8, GPIODV_9 */
+			groups = "tdmc_sclk",
+				"tdmc_fs",
+				"tdmc_dout0";
+			function = "tdmc_out";
+			drive-strength = <1>;
+		};
+	};
+
+	tdmin_c: tdmin_c {
+		mux { /* GPIODV_10 */
+			groups = "tdmc_din1";
+			function = "tdmc_in";
+			drive-strength = <1>;
+		};
+	};
+
+	spdifin_a: spdifin_a {
+		mux { /* GPIODV_5 */
+			groups = "spdif_in";
+			function = "spdif_in";
+		};
+	};
+
+	spdifout_a: spdifout_a {
+		mux { /* GPIODV_4 */
+			groups = "spdif_out_dv4";
+			function = "spdif_out";
+		};
+	};
+
+	spdifout_a_mute: spdifout_a_mute {
+		mux { /* GPIODV_4 */
+			groups = "GPIODV_4";
+			function = "gpio_periphs";
+		};
+	};
+
+	pdmin: pdmin {
+		mux { /* GPIOZ_7, GPIOZ_0,  */
+			groups = "pdm_dclk_z",
+				"pdm_din1_z0";
+			function = "pdm";
+		};
+	};
+
+	/*backlight*/
+	bl_pwm_vs_on_pins:bl_pwm_vs_on_pin {
+		mux {
+			groups = "pwm_vs_z6";
+			function = "pwm_vs";
+		};
+	};
+	bl_pwm_off_pins:bl_pwm_off_pin {
+		mux {
+			groups = "GPIODV_2";
+			function = "gpio_periphs";
+			output-low;
+		};
+	};
+
+	dvb_s_ts1_pins: dvb_s_ts1_pins {
+		mux { /* GPIOH_4 GPIOH_5 GPIOH_6 GPIOH_7 */
+			groups = "tsin_b_din0",
+			"tsin_b_clk",
+			"tsin_b_sop",
+			"tsin_b_valid";
+			function = "tsin_b";
+		};
+	};
+
+	dvb_s_ts3_pins: dvb_s_ts3_pins {
+		mux { /* GPIOH_8 GPIOH_9 GPIOH_10 GPIOH_11 */
+			groups = "tsin_c_din0_h",
+			"tsin_c_clk_h",
+			"tsin_c_sop_h",
+			"tsin_c_valid_h";
+			function = "tsin_c";
+		};
+	};
+
+
+}; /* end of pinctrl_periphs */
+
+&pinctrl_aobus {
+	spdifout: spdifout {
+		mux { /* gpiao_10 */
+			groups = "spdif_out_ao";
+			function = "spdif_out_ao";
+		};
+	};
+};  /* end of pinctrl_aobus */
+
+&audio_data{
+	status = "okay";
+};
+
+&i2c2 {
+	status = "okay";
+	pinctrl-names="default";
+	pinctrl-0=<&i2c2_z_pins>;
+	clock-frequency = <400000>;
+
+	tas5805: tas5805@5c {
+		compatible = "ti,tas5805";
+		#sound-dai-cells = <0>;
+		codec_name = "tas5805";
+		reg = <0x2e>;
+		reset_pin = <&gpio_ao GPIOAO_6 GPIO_ACTIVE_HIGH>;
+		status = "disabled";
+	};
+
+	tas5805_4c: tas5805@4c {
+		compatible = "ti,tas5805";
+		#sound-dai-cells = <0>;
+		reg = <0x4c>;
+		master_vol = /bits/ 8 <150>; /* 0 ~ 232 */
+		gpio-fb = <&gpio GPIOH_12 0>;
+		reset_pin = <&gpio_ao GPIOAO_6 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+
+	tas5805_4d: tas5805@4d {
+		compatible = "ti,tas5805";
+		#sound-dai-cells = <0>;
+		reg = <0x4d>;
+		master_vol = /bits/ 8 <150>; /* 0 ~ 232 */
+		gpio-fb = <&gpio GPIOH_13 0>;
+		reset_pin = <&gpio_ao GPIOAO_6 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+
+	tas5805_4e: tas5805@4e {
+		compatible = "ti,tas5805";
+		#sound-dai-cells = <0>;
+		reg = <0x4e>;
+		master_vol = /bits/ 8 <150>; /* 0 ~ 232 */
+		gpio-fb = <&gpio GPIOH_14 0>;
+		reset_pin = <&gpio_ao GPIOAO_6 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+};
+
+&i2c3 {
+	status = "disabled";
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&i2c3_h1_pins>;
+	pinctrl-1 = <&i2c3_h1_pins_slp_input>;
+	clock-frequency = <400000>;
+
+	ad82584f: ad82584f@62 {
+		compatible = "ESMT, ad82584f";
+		#sound-dai-cells = <0>;
+		reg = <0x31>;
+		status = "disabled";
+		reset_pin = <&gpio GPIOH_13 0>;
+		no_mclk;
+	};
+
+};
+
+&sd_emmc_c {
+	status = "okay";
+	emmc {
+		caps = "MMC_CAP_8_BIT_DATA",
+			 "MMC_CAP_MMC_HIGHSPEED",
+			 "MMC_CAP_SD_HIGHSPEED",
+			 "MMC_CAP_NONREMOVABLE",
+			 "MMC_CAP_1_8V_DDR",
+			 "MMC_CAP_HW_RESET",
+			 "MMC_CAP_ERASE",
+			 "MMC_CAP_CMD23";
+		caps2 = "MMC_CAP2_HS200", "MMC_CAP2_HS400";
+		f_min = <400000>;
+		f_max = <200000000>;
+	};
+};
+
+
+
+&spifc {
+	status = "disabled";
+	spi-nor@0 {
+		cs_gpios = <&gpio BOOT_13 GPIO_ACTIVE_HIGH>;
+	};
+};
+
+&slc_nand {
+	status = "disabled";
+	plat-names = "bootloader", "nandnormal";
+	plat-num = <2>;
+	plat-part-0 = <&bootloader>;
+	plat-part-1 = <&nandnormal>;
+	bootloader: bootloader{
+		enable_pad = "ce0";
+		busy_pad = "rb0";
+		timming_mode = "mode5";
+		bch_mode = "bch8_1k";
+		t_rea = <20>;
+		t_rhoh = <15>;
+		chip_num = <1>;
+		part_num = <0>;
+		rb_detect = <1>;
+	};
+	nandnormal: nandnormal{
+		enable_pad = "ce0";
+		busy_pad = "rb0";
+		timming_mode = "mode5";
+		bch_mode = "bch8_1k";
+		plane_mode = "twoplane";
+		t_rea = <20>;
+		t_rhoh = <15>;
+		chip_num = <2>;
+		part_num = <3>;
+		partition = <&nand_partitions>;
+		rb_detect = <1>;
+	};
+	nand_partitions:nand_partition{
+		/*
+		 * if bl_mode is 1, tpl size was generate by
+		 * fip_copies * fip_size which
+		 * will not skip bad when calculating
+		 * the partition size;
+		 *
+		 * if bl_mode is 0,
+		 * tpl partition must be comment out.
+		 */
+		tpl{
+			offset=<0x0 0x0>;
+			size=<0x0 0x0>;
+		};
+		logo{
+			offset=<0x0 0x0>;
+			size=<0x0 0x200000>;
+		};
+		recovery{
+			offset=<0x0 0x0>;
+			size=<0x0 0x1000000>;
+		};
+		boot{
+			offset=<0x0 0x0>;
+			size=<0x0 0x1000000>;
+		};
+		system{
+			offset=<0x0 0x0>;
+			size=<0x0 0x4000000>;
+		};
+		data{
+			offset=<0xffffffff 0xffffffff>;
+			size=<0x0 0x0>;
+		};
+	};
+};
+
+&ethmac {
+	status = "okay";
+	mc_val = <0x4be04>;
+
+	internal_phy=<1>;
+};
+
+&uart_A {
+	status = "okay";
+};
+
+&dwc3 {
+	status = "okay";
+};
+
+&usb2_phy_v2 {
+	status = "okay";
+	portnum = <3>;
+};
+
+&usb3_phy_v2 {
+	status = "okay";
+	portnum = <2>;
+	portconfig-30 = <1>;
+	portconfig-31 = <1>;
+};
+
+&usb_otg {
+	status = "okay";
+	otg = <0>;
+};
+
+&dwc2_a {
+	status = "okay";
+	/** 0: normal, 1: otg+dwc3 host only, 2: otg+dwc3 device only*/
+	controller-type = <1>;
+};
+
+&pcie_A {
+	reset-gpio = <&gpio_ao GPIOAO_4 GPIO_ACTIVE_HIGH>;
+	status = "disable";
+};
+
+&pcie_B {
+	/* ab311 only pcie a, no pcie b */
+	status = "disable";
+};
+
+&spicc0 {
+	status = "disabled";
+	pinctrl-names = "default";
+	pinctrl-0 = <&spicc0_pins_h>;
+	cs-gpios = <&gpio GPIOH_20 0>;
+};
+
+&meson_fb {
+	status = "disabled";
+	display_size_default = <1920 1080 1920 2160 32>;
+	mem_size = <0x00800000 0x1980000 0x100000 0x100000 0x800000>;
+	logo_addr = "0x7f800000";
+	mem_alloc = <0>;
+	pxp_mode = <0>; /** 0:normal mode 1:pxp mode */
+};
+&drm_vpu {
+	status = "okay";
+	logo_addr = "0x7f800000";
+};
+
+&drm_amhdmitx {
+	status = "disabled";
+	hdcp = "disabled";
+};
+
+&drm_lcd {
+	status = "okay";
+};
+&pwm_AO_cd {
+	status = "okay";
+};
+
+&saradc {
+	status = "disabled";
+};
+
+&i2c1 {
+	status = "okay";
+	clock-frequency = <300000>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&i2c1_h_pins>;
+	pinctrl-1 = <&i2c1_h_pins_slp_input>;
+
+	lcd_extern_i2c0: lcd_extern_i2c@0 {
+		compatible = "lcd_ext, i2c";
+		dev_name = "i2c_T5800Q";
+		reg = <0x1c>;
+		status = "okay";
+	};
+
+	lcd_extern_i2c1: lcd_extern_i2c@1 {
+		compatible = "lcd_ext, i2c";
+		dev_name = "i2c_ANX6862";
+		reg = <0x20>;
+		status = "okay";
+	};
+
+	lcd_extern_i2c2: lcd_extern_i2c@2 {
+		compatible = "lcd_ext, i2c";
+		dev_name = "i2c_ANX7911";
+		reg = <0x74>;
+		status = "okay";
+	};
+};
+
+&pwm_ab {
+	status = "okay";
+};
+
+&pwm_cd {
+	status = "okay";
+};
+
+&efuse {
+	status = "okay";
+};
+
+&lut_dma {
+	status = "okay";
+};
+
diff --git a/arch/arm/boot/dts/amlogic/tm2_t962e2_llama_drm.dts b/arch/arm/boot/dts/amlogic/tm2_t962e2_llama_drm.dts
new file mode 100644
index 000000000000..db2342ceecc3
--- /dev/null
+++ b/arch/arm/boot/dts/amlogic/tm2_t962e2_llama_drm.dts
@@ -0,0 +1,1964 @@
+/*
+ * arch/arm/boot/dts/amlogic/tm2_t962e2_ab311.dts
+ *
+ * Copyright (C) 2017 Amlogic, Inc. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ */
+
+/dts-v1/;
+
+#include "mesontm2.dtsi"
+#include "partition_tv_ab_rdk.dtsi"
+#include "mesontm2_drm.dtsi"
+
+/ {
+	model = "Amlogic TM2 T962E2 AB311";
+	amlogic-dt-id = "tm2_t962e2_ab311";
+	compatible = "amlogic, tm2_t962e2_ab311";
+
+	aliases {
+		serial0 = &uart_AO;
+		serial1 = &uart_A;
+		serial2 = &uart_B;
+		serial3 = &uart_C;
+		serial4 = &uart_AO_B;
+		tsensor0 = &p_tsensor;
+		tsensor1 = &d_tsensor;
+		tsensor2 = &s_tsensor;
+		i2c0 = &i2c0;
+		i2c1 = &i2c1;
+		i2c2 = &i2c2;
+		i2c3 = &i2c3;
+		i2c4 = &i2c_AO;
+		spi0 = &spicc0;
+		spi1 = &spicc1;
+	};
+
+	memory@00000000 {
+		device_type = "memory";
+		linux,usable-memory = <0x0 0xf5800000>;
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+		/* global autoconfigured region for contiguous allocations */
+		ramoops@0x07400000 {
+			compatible = "ramoops";
+			reg = <0x07400000 0x00100000>;
+			record-size = <0x8000>;
+			console-size = <0x8000>;
+			ftrace-size = <0x40000>;
+		};
+
+		secmon_reserved: linux,secmon {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x400000>;
+			alignment = <0x400000>;
+			alloc-ranges = <0x05000000 0x400000>;
+		};
+
+		logo_reserved:linux,meson-fb {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x800000>;
+			alignment = <0x400000>;
+			alloc-ranges = <0x7f800000 0x800000>;
+		};
+
+		codec_mm_cma:linux,codec_mm_cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			/* ion_codec_mm max can alloc size 80M*/
+			size = <0x18400000>;
+			alignment = <0x400000>;
+			linux,contiguous-region;
+			alloc-ranges = <0x30000000 0x50000000>;
+		};
+
+		/* codec shared reserved */
+		codec_mm_reserved:linux,codec_mm_reserved {
+			compatible = "amlogic, codec-mm-reserved";
+			size = <0x0>;
+			alignment = <0x100000>;
+			//no-map;
+		};
+
+		ion_cma_reserved:linux,ion-dev {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0xC800000>;
+			alignment = <0x400000>;
+		};
+
+		/*  vdin0 CMA pool */
+		//vdin0_cma_reserved:linux,vdin0_cma {
+		//	compatible = "shared-dma-pool";
+		//	reusable;
+			/* 3840x2160x4x4 ~=128 M */
+		//	size = <0xc400000>;
+		//	alignment = <0x400000>;
+		//};
+
+		/*  vdin1 CMA pool */
+		vdin1_cma_reserved:linux,vdin1_cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			/* 1920x1080x2x4  =16 M */
+			size = <0x1400000>;
+			alignment = <0x400000>;
+		};
+
+		/*demod_reserved:linux,demod {
+		 *	compatible = "amlogic, demod-mem";
+		 *	size = <0x800000>; //8M //100m 0x6400000
+		 *	alloc-ranges = <0x0 0x30000000>;
+		 *	//multi-use;
+		 *	//no-map;
+		 *};
+		 */
+
+		demod_cma_reserved:linux,demod_cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			/* 8M */
+			size = <0x0800000>;
+			alignment = <0x400000>;
+		};
+
+		/*di CMA pool */
+		di_cma_reserved:linux,di_cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			/* buffer_size = 3621952(yuv422 8bit)
+			 *  | 4736064(yuv422 10bit)
+			 *  | 4074560(yuv422 10bit full pack mode)
+			 * 10x3621952=34.6M(0x23) support 8bit
+			 * 10x4736064=45.2M(0x2e) support 12bit
+			 * 10x4074560=40M(0x28) support 10bit
+			 */
+			size = <0x02800000>;
+			alignment = <0x400000>;
+		};
+
+		/* for hdmi rx emp use */
+		/* hdmirx_emp_cma_reserved:linux,emp_cma { */
+			/*compatible = "shared-dma-pool";*/
+			/*linux,phandle = <5>;*/
+			/*reusable;*/
+			/* 4M for emp to ddr */
+			/* 32M for tmds to ddr */
+			/*size = <0x800>;*/
+			/*alignment = <0x400000>;*/
+			/* alloc-ranges = <0x400000 0x2000000>; */
+		/*};*/
+
+		/* POST PROCESS MANAGER */
+		ppmgr_reserved:linux,ppmgr {
+			compatible = "amlogic, ppmgr_memory";
+			size = <0x0>;
+		};
+
+		picdec_cma_reserved:linux,picdec {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x0>;
+			alignment = <0x0>;
+			linux,contiguous-region;
+		};
+
+		dsp_fw_reserved:linux,dsp_fw {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x01000000>;
+			alignment = <0x00400000>;
+			alloc-ranges = <0x30000000 0x01000000>;
+		};
+	}; /* end of reserved-memory */
+	galcore {
+		status = "okay";
+	};
+	codec_mm {
+		compatible = "amlogic, codec, mm";
+		status = "okay";
+		memory-region = <&codec_mm_cma &codec_mm_reserved>;
+	};
+
+	picdec {
+		compatible = "amlogic, picdec";
+		memory-region = <&picdec_cma_reserved>;
+		dev_name = "picdec";
+		status = "okay";
+	};
+
+	ppmgr {
+		compatible = "amlogic, ppmgr";
+		memory-region = <&ppmgr_reserved>;
+		status = "okay";
+	};
+
+	deinterlace {
+		compatible = "amlogic, deinterlace";
+		status = "okay";
+		/* 0:use reserved; 1:use cma; 2:use cma as reserved */
+		flag_cma = <1>;
+		//memory-region = <&di_reserved>;
+		memory-region = <&di_cma_reserved>;
+		interrupts = <0 46 1
+				0 40 1>;
+		interrupt-names = "pre_irq", "post_irq";
+		clocks = <&clkc CLKID_VPU_CLKB_TMP_COMP>,
+			<&clkc CLKID_VPU_CLKB_COMP>;
+		clock-names = "vpu_clkb_tmp_composite",
+			"vpu_clkb_composite";
+		clock-range = <334 667>;
+		/* buffer-size = <3621952>;(yuv422 8bit) */
+		buffer-size = <4074560>;/*yuv422 fullpack*/
+		/* reserve-iomap = "true"; */
+		/* if enable nr10bit, set nr10bit-support to 1 */
+		post-wr-support = <1>;
+		nr10bit-support = <1>;
+		nrds-enable = <1>;
+		pps-enable = <1>;
+	};
+
+	vout {
+		compatible = "amlogic, vout";
+		status = "okay";
+		fr_auto_policy = <0>;
+	};
+
+	/* Audio Related start */
+	pdm_codec:dummy {
+		#sound-dai-cells = <0>;
+		compatible = "amlogic, pdm_dummy_codec";
+		status = "okay";
+	};
+
+	dummy_codec:dummy {
+		#sound-dai-cells = <0>;
+		compatible = "amlogic, aml_dummy_codec";
+		status = "okay";
+	};
+
+	tl1_codec:codec {
+		#sound-dai-cells = <0>;
+		compatible = "amlogic, tl1_acodec";
+		status = "okay";
+		reg = <0xff632000 0x1c>;
+		tdmout_index = <0>;
+		tdmin_index = <0>;
+		dat1_ch_sel = <1>;
+	};
+
+	aml_dtv_demod {
+		compatible = "amlogic, ddemod-tm2";
+		dev_name = "aml_dtv_demod";
+		status = "disabled";
+
+		//pinctrl-names="dtvdemod_agc";
+		//pinctrl-0=<&dtvdemod_agc>;
+
+		clocks = <&clkc CLKID_DAC_CLK>;
+		clock-names = "vdac_clk_gate";
+
+		reg = <0xff650000 0x4000	/*dtv demod base*/
+			   0xff63c000 0x2000	/*hiu reg base*/
+			   0xff800000 0x1000	/*io_aobus_base*/
+			   0xffd01000 0x1000	/*reset*/
+			>;
+
+		dtv_demod0_mem = <0>;	// need move to aml_dtv_demod ?
+		spectrum = <1>;
+		cma_flag = <1>;
+		cma_mem_size = <8>;
+		memory-region = <&demod_cma_reserved>;//<&demod_reserved>;
+	};
+
+	auge_sound {
+		compatible = "amlogic, tm2-sound-card";
+		aml-audio-card,name = "AML-AUGESOUND";
+
+		avout_mute-gpios = <&gpio GPIODV_3 GPIO_ACTIVE_HIGH>;
+
+		aml-audio-card,dai-link@0 {
+			format = "i2s";
+			mclk-fs = <256>;
+			continuous-clock;
+			//bitclock-inversion;
+			//frame-inversion;
+			/* master mode */
+			bitclock-master = <&tdma>;
+			frame-master = <&tdma>;
+			/* slave mode */
+			/*
+			 * bitclock-master = <&tdmacodec>;
+			 * frame-master = <&tdmacodec>;
+			 */
+			/* suffix-name, sync with android audio hal used for */
+			suffix-name = "alsaPORT-i2s";
+			tdmacpu: cpu {
+				sound-dai = <&tdma>;
+				dai-tdm-slot-tx-mask =
+							<1 1>;
+				dai-tdm-slot-rx-mask =
+							<1 1>;
+				dai-tdm-slot-num = <2>;
+				dai-tdm-slot-width = <32>;
+				system-clock-frequency = <12288000>;
+			};
+			tdmacodec: codec {
+				//sound-dai = <&dummy_codec>;
+				prefix-names = "AMP";
+				sound-dai = <&tas5805_4c
+							&tas5805_4d
+							&tas5805_4e>;
+			};
+		};
+
+		aml-audio-card,dai-link@1 {
+			format = "i2s";
+			mclk-fs = <256>;
+			//continuous-clock;
+			//bitclock-inversion;
+			//frame-inversion;
+			/* master mode */
+			bitclock-master = <&tdmb>;
+			frame-master = <&tdmb>;
+			/* slave mode */
+			//bitclock-master = <&tdmbcodec>;
+			//frame-master = <&tdmbcodec>;
+			/* suffix-name, sync with android audio hal used for */
+			suffix-name = "alsaPORT-pcm";
+			cpu {
+				sound-dai = <&tdmb>;
+				dai-tdm-slot-tx-mask = <1 1>;
+				dai-tdm-slot-rx-mask = <1 1>;
+				dai-tdm-slot-num = <2>;
+				/*
+				 * dai-tdm-slot-tx-mask =
+				 *	<1 1 1 1 1 1 1 1>;
+				 * dai-tdm-slot-rx-mask =
+				 *	<1 1 1 1 1 1 1 1>;
+				 * dai-tdm-slot-num = <8>;
+				 */
+				dai-tdm-slot-width = <32>;
+				system-clock-frequency = <12288000>;
+			};
+			tdmbcodec: codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@2 {
+			format = "i2s";
+			mclk-fs = <256>;
+			//continuous-clock;
+			//bitclock-inversion;
+			//frame-inversion;
+			/* master mode */
+			bitclock-master = <&tdmc>;
+			frame-master = <&tdmc>;
+			/* slave mode */
+			//bitclock-master = <&tdmccodec>;
+			//frame-master = <&tdmccodec>;
+			/* suffix-name, sync with android audio hal used for */
+			//suffix-name = "alsaPORT-tdm";
+			cpu {
+				sound-dai = <&tdmc>;
+				dai-tdm-slot-tx-mask = <1 1>;
+				dai-tdm-slot-rx-mask = <1 1>;
+				dai-tdm-slot-num = <2>;
+				dai-tdm-slot-width = <32>;
+				system-clock-frequency = <12288000>;
+			};
+			tdmccodec: codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@3 {
+			mclk-fs = <64>;
+			/* suffix-name, sync with android audio hal used for */
+			suffix-name = "alsaPORT-pdm";
+			cpu {
+				sound-dai = <&pdm>;
+			};
+			codec {
+				sound-dai = <&pdm_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@4 {
+			mclk-fs = <128>;
+			continuous-clock;
+			/* suffix-name, sync with android audio hal used for */
+			suffix-name = "alsaPORT-spdif";
+			cpu {
+				sound-dai = <&spdifa>;
+				system-clock-frequency = <6144000>;
+			};
+			codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@5 {
+			mclk-fs = <128>;
+			suffix-name = "alsaPORT-spdifb";
+			cpu {
+				sound-dai = <&spdifb>;
+				system-clock-frequency = <6144000>;
+			};
+			codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@6 {
+			mclk-fs = <256>;
+			suffix-name = "alsaPORT-tv";
+			cpu {
+				sound-dai = <&extn>;
+				system-clock-frequency = <12288000>;
+			};
+			codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@7 {
+			mclk-fs = <256>;
+			suffix-name = "alsaPORT-earc";
+			cpu {
+				sound-dai = <&earc>;
+				system-clock-frequency = <12288000>;
+			};
+			codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@8 {
+			mclk-fs = <256>;
+			continuous-clock;
+			suffix-name = "alsaPORT-loopback";
+			cpu {
+				sound-dai = <&loopbacka>;
+				system-clock-frequency = <12288000>;
+			};
+			codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+	};
+	/* Audio Related end */
+	dvb {
+		compatible = "amlogic, dvb";
+		dev_name = "dvb";
+		status = "okay";
+		fe0_mode = "external";
+		fe0_demod = "Si2168";
+		fe0_i2c_adap_id = <&i2c0>;
+		fe0_demod_i2c_addr = <0x64>;
+		fe0_ts = <0>;
+		fe0_reset_value = <0>;
+		fe0_reset_gpio = <&gpio GPIODV_11 GPIO_ACTIVE_HIGH>;
+
+		ts0 = "serial";
+		ts0_control = <0x800>;
+		ts0_invert = <0>;
+		ts_out_invert = <1>;
+		interrupts = <0 23 1
+			0 5 1
+			0 53 1
+			0 19 1
+			0 25 1
+			0 18 1
+			0 24 1>;
+		interrupt-names = "demux0_irq",
+			"demux1_irq",
+			"demux2_irq",
+			"dvr0_irq",
+			"dvr1_irq",
+			"dvr2_irq",
+			"dvrfill0_fill",
+			"dvrfill1_flush";
+		pinctrl-names = "s_ts0";
+		pinctrl-0 = <&dvb_s_ts0_pins>;
+		clocks = <&clkc CLKID_DEMUX
+			&clkc CLKID_ASYNC_FIFO
+			&clkc CLKID_AHB_ARB0
+			&clkc CLKID_U_PARSER>;
+		clock-names = "demux","asyncfifo","ahbarb0","uparsertop";
+	};
+
+	tvafe_avin_detect {
+		compatible = "amlogic, tm2_tvafe_avin_detect";
+		status = "okay";
+		device_mask = <1>;/*bit0:ch1;bit1:ch2*/
+		interrupts = <0 12 1>,
+				<0 13 1>;
+	};
+
+	amlvecm {
+		compatible = "amlogic, vecm-tm2";
+		dev_name = "aml_vecm";
+		status = "okay";
+		gamma_en = <1>;/*1:enabel ;0:disable*/
+		wb_en = <1>;/*1:enabel ;0:disable*/
+		cm_en = <0>;/*1:enabel ;0:disable*/
+		wb_sel = <0>;/*1:mtx ;0:gainoff*/
+		vlock_en = <1>;/*1:enable;0:disable*/
+		vlock_mode = <0x4>;
+		/* vlock work mode:
+		 *bit0:auto ENC
+		 *bit1:auto PLL
+		 *bit2:manual PLL
+		 *bit3:manual ENC
+		 *bit4:manual soft ENC
+		 *bit5:manual MIX PLL ENC
+		 */
+		 vlock_pll_m_limit = <1>;
+		 vlock_line_limit = <3>;
+	};
+
+	amdolby_vision {
+		compatible = "amlogic, dolby_vision_tm2";
+		dev_name = "aml_amdolby_vision_driver";
+		status = "okay";
+		tv_mode = <0>;/*1:enabel ;0:disable*/
+	};
+
+	vdin@0 {
+		compatible = "amlogic, vdin";
+		/*memory-region = <&vdin0_cma_reserved>;*/
+		status = "okay";
+		/*bit0:(1:share with codec_mm;0:cma alone)
+		 *bit8:(1:alloc in discontinus way;0:alone in continuous way)
+		 */
+		flag_cma = <0x101>;
+		/*MByte, if 10bit disable: 64M(YUV422),
+		 *if 10bit enable: 64*1.5 = 96M(YUV422)
+		 *if support 4K2K-YUV444-10bit-WR:3840*2160*4*6 ~= 200M
+		 *if support 4K2K-YUV422-10bit-wr:3840*2160*3*6 ~= 160M
+		 *if support 4K2K-YUV422-8BIT-WR:3840*2160*2*4 ~= 64M
+		 *if support 1080p-YUV422-8BIT-WR:1920*1080*2*4 ~= 16M
+		 *worst case:(4096*2160*4 + 2M(afbce issue)) *6buf = 214.5M
+		 *for double write 4k, need extra 25M for 960x540(1/4 down)
+		 */
+		cma_size = <240>;
+		interrupts = <0 83 1 /* vdin0 vsync */
+			      0 72 1>;/* vpu crash */
+		rdma-irq = <2>;
+		clocks = <&clkc CLKID_FCLK_DIV5>,
+			<&clkc CLKID_VDIN_MEAS_COMP>;
+		clock-names = "fclk_div5", "cts_vdin_meas_clk";
+		vdin_id = <0>;
+		/*vdin write mem color depth support:
+		 * bit0:support 8bit
+		 * bit1:support 9bit
+		 * bit2:support 10bit
+		 * bit3:support 12bit
+		 * bit4:support yuv422 10bit full pack mode (from txl new add)
+		 * bit8:use 8bit  at 4k_50/60hz_10bit
+		 * bit9:use 10bit at 4k_50/60hz_10bit
+		 * bit10: support 10bit when double write
+		 */
+		tv_bit_mode = <0x215>;
+		/* afbce_bit_mode: (amlogic frame buff compression encoder)
+		 * bit0 -- enable afbce
+		 * bit1 -- enable afbce compression-lossy
+		 * bit4 -- afbce for 4k
+		 * bit5 -- afbce for 1080p
+		 * bit6 -- afbce for 720p
+		 * bit7 -- afbce for smaller resolution
+		 */
+		afbce_bit_mode = <0x11>;
+		/* urgent_en; */
+		double_write_en;
+	};
+
+	vdin@1 {
+		compatible = "amlogic, vdin";
+		memory-region = <&vdin1_cma_reserved>;
+		status = "okay";
+		/*bit0:(1:share with codec_mm;0:cma alone)
+		 *bit8:(1:alloc in discontinus way;0:alone in continuous way)
+		 */
+		flag_cma = <0>;
+		interrupts = <0 85 1>;
+		rdma-irq = <4>;
+		clocks = <&clkc CLKID_FCLK_DIV5>,
+			<&clkc CLKID_VDIN_MEAS_COMP>;
+		clock-names = "fclk_div5", "cts_vdin_meas_clk";
+		vdin_id = <1>;
+		/*vdin write mem color depth support:
+		 *bit0:support 8bit
+		 *bit1:support 9bit
+		 *bit2:support 10bit
+		 *bit3:support 12bit
+		 */
+		tv_bit_mode = <0x15>;
+		/*urgent_en*/
+	};
+
+	tvafe {
+		compatible = "amlogic, tvafe-tm2";
+		/*memory-region = <&tvafe_cma_reserved>;*/
+		status = "okay";
+		flag_cma = <1>;/*1:share with codec_mm;0:cma alone*/
+		cma_size = <5>;/*MByte*/
+		reg = <0xff654000 0x2000>;/*tvafe reg base*/
+		reserve-iomap = "true";
+		tvafe_id = <0>;
+		//pinctrl-names = "default";
+		/*!!particular sequence, no more and no less!!!*/
+		tvafe_pin_mux = <
+				3 /* TVAFE_CVBS_IN2, CVBS_IN0 = 0 */
+				1 /* TVAFE_CVBS_IN0, CVBS_IN1 */
+				2 /* TVAFE_CVBS_IN1, CVBS_IN2 */
+				4 /* TVAFE_CVBS_IN3, CVBS_IN3 */
+		>;
+		clocks = <&clkc CLKID_DAC_CLK>;
+		clock-names = "vdac_clk_gate";
+
+		cutwindow_val_h = <0 0 0 0 8>; /* level 0~4 */
+		cutwindow_val_v = <4 8 14 16 24>;  /* level 0~4 */
+	};
+
+	vbi {
+		compatible = "amlogic, vbi";
+		status = "okay";
+		interrupts = <0 83 1>;
+	};
+
+	cvbsout {
+		compatible = "amlogic, cvbsout-tm2";
+		status = "okay";
+		clocks = <&clkc CLKID_VCLK2_ENCI
+			&clkc CLKID_VCLK2_VENCI0
+			&clkc CLKID_VCLK2_VENCI1
+			&clkc CLKID_DAC_CLK>;
+		clock-names = "venci_top_gate",
+			"venci_0_gate",
+			"venci_1_gate",
+			"vdac_clk_gate";
+		/* clk path */
+		/* 0:vid_pll vid2_clk */
+		/* 1:gp0_pll vid2_clk */
+		/* 2:vid_pll vid1_clk */
+		/* 3:gp0_pll vid1_clk */
+		clk_path = <0>;
+
+		/* performance: reg_address, reg_value */
+		/* tm2 */
+		performance = <0x1bf0  0x9
+			0x1b56  0x333
+			0x1b12  0x8080
+			0x1b05  0xfd
+			0x1c59  0xf850
+			0xffff  0x0>; /* ending flag */
+		performance_sarft = <0x1bf0  0x9
+			0x1b56  0x333
+			0x1b12  0x0
+			0x1b05  0x9
+			0x1c59  0xfc48
+			0xffff  0x0>; /* ending flag */
+		performance_revB_telecom = <0x1bf0  0x9
+			0x1b56  0x546
+			0x1b12  0x8080
+			0x1b05  0x9
+			0x1c59  0xf850
+			0xffff  0x0>; /* ending flag */
+	};
+
+	/* for external keypad */
+	adc_keypad {
+		compatible = "amlogic, adc_keypad";
+		status = "okay";
+		key_name = "power","up","down","enter","left","right","home";
+		key_num = <7>;
+		io-channels = <&saradc SARADC_CH2>,<&saradc SARADC_CH3>;
+		io-channel-names = "key-chan-2", "key-chan-3";
+		key_chan = <SARADC_CH2 SARADC_CH2 SARADC_CH2 SARADC_CH2
+			SARADC_CH2 SARADC_CH3 SARADC_CH3>;
+		key_code = <116 103 108 28 105 106 102>;
+		key_val = <0 143 266 389 512 143 266>; //val=voltage/1800mV*1023
+		key_tolerance = <40 40 40 40 40 40 40>;
+};
+
+	unifykey {
+		compatible = "amlogic, unifykey";
+		status = "okay";
+
+		unifykey-num = <20>;
+		unifykey-index-0 = <&keysn_0>;
+		unifykey-index-1 = <&keysn_1>;
+		unifykey-index-2 = <&keysn_2>;
+		unifykey-index-3 = <&keysn_3>;
+		unifykey-index-4 = <&keysn_4>;
+		unifykey-index-5 = <&keysn_5>;
+		unifykey-index-6 = <&keysn_6>;
+		unifykey-index-7 = <&keysn_7>;
+		unifykey-index-8 = <&keysn_8>;
+		unifykey-index-9 = <&keysn_9>;
+		unifykey-index-10= <&keysn_10>;
+		unifykey-index-11 = <&keysn_11>;
+		unifykey-index-12 = <&keysn_12>;
+		unifykey-index-13 = <&keysn_13>;
+		unifykey-index-14 = <&keysn_14>;
+		unifykey-index-15 = <&keysn_15>;
+		unifykey-index-16 = <&keysn_16>;
+		unifykey-index-17 = <&keysn_17>;
+		unifykey-index-18 = <&keysn_18>;
+		unifykey-index-19 = <&keysn_19>;
+
+		keysn_0: key_0{
+			key-name = "usid";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_1:key_1{
+			key-name = "mac";
+			key-device  = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_2:key_2{
+			key-name = "hdcp";
+			key-device = "secure";
+			key-type  = "sha1";
+			key-permit = "read","write","del";
+		};
+		keysn_3:key_3{
+			key-name = "secure_boot_set";
+			key-device = "efuse";
+			key-permit = "write";
+		};
+		keysn_4:key_4{
+			key-name = "mac_bt";
+			key-device = "normal";
+			key-permit = "read","write","del";
+			key-type  = "mac";
+		};
+		keysn_5:key_5{
+			key-name = "mac_wifi";
+			key-device = "normal";
+			key-permit = "read","write","del";
+			key-type  = "mac";
+		};
+		keysn_6:key_6{
+			key-name = "hdcp2_tx";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_7:key_7{
+			key-name = "hdcp2_rx";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_8:key_8{
+			key-name = "widevinekeybox";
+			key-device = "secure";
+			key-type = "sha1";
+			key-permit = "read","write","del";
+		};
+		keysn_9:key_9{
+			key-name = "deviceid";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_10:key_10{
+			key-name = "hdcp22_fw_private";
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+		keysn_11:key_11{
+			key-name = "hdcp22_rx_private";
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+		keysn_12:key_12{
+			key-name = "hdcp22_rx_fw";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_13:key_13{
+			key-name = "hdcp14_rx";
+			key-device = "normal";
+			key-type  = "sha1";
+			key-permit = "read","write","del";
+		};
+		keysn_14:key_14{
+			key-name = "prpubkeybox";// PlayReady
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+		keysn_15:key_15{
+			key-name = "prprivkeybox";// PlayReady
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+		keysn_16:key_16{
+			key-name = "attestationkeybox";// attestation key
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+		keysn_17:key_17{
+			key-name = "hdcp22_rprx_fw";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_18:key_18{
+			key-name = "hdcp22_rprp_fw";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_19:key_19{
+			key-name = "hdcp22_rp_private";
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+	}; /* End unifykey */
+
+	amlvideo2_0 {
+		compatible = "amlogic, amlvideo2";
+		dev_name = "amlvideo2";
+		status = "okay";
+		amlvideo2_id = <0>;
+		cma_mode = <1>;
+	};
+
+	amlvideo2_1 {
+		compatible = "amlogic, amlvideo2";
+		dev_name = "amlvideo2";
+		status = "okay";
+		amlvideo2_id = <1>;
+		cma_mode = <1>;
+	};
+
+	hdmirx {
+		compatible = "amlogic, hdmirx_tm2";
+		#address-cells=<1>;
+		#size-cells=<1>;
+		/*memory-region = <&hdmirx_emp_cma_reserved>;*/
+		status = "okay";
+		pinctrl-names = "hdmirx_pins";
+		pinctrl-0 = <&hdmirx_a_mux &hdmirx_b_mux
+			&hdmirx_c_mux>;
+		repeat = <0>;
+		interrupts = <0 41 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&clkc CLKID_HDMIRX_MODET_COMP>,
+			   <&clkc CLKID_HDMIRX_CFG_COMP>,
+			   <&clkc CLKID_HDMIRX_ACR_COMP>,
+			   <&clkc CLKID_HDMIRX_METER_COMP>,
+			   <&clkc CLKID_HDMIRX_AXI_COMP>,
+			   <&xtal>,
+			   <&clkc CLKID_FCLK_DIV5>,
+			   <&clkc CLKID_FCLK_DIV7>,
+			   <&clkc CLKID_HDCP22_SKP_COMP>,
+			   <&clkc CLKID_HDCP22_ESM_COMP>;
+		//	   <&clkc CLK_AUD_PLL2FS>,
+		//	   <&clkc CLK_AUD_PLL4FS>,
+		//	   <&clkc CLK_AUD_OUT>;
+		clock-names = "hdmirx_modet_clk",
+			"hdmirx_cfg_clk",
+				"hdmirx_acr_ref_clk",
+				"cts_hdmirx_meter_clk",
+				"cts_hdmi_axi_clk",
+				"xtal",
+				"fclk_div5",
+				"fclk_div7",
+				"hdcp_rx22_skp",
+				"hdcp_rx22_esm";
+		//		"hdmirx_aud_pll2fs",
+		//		"hdmirx_aud_pll4f",
+		//		"clk_aud_out";
+		hdmirx_id = <0>;
+		en_4k_2_2k = <0>;
+		hpd_low_cec_off = <1>;
+		arc_port = <1>;
+		/* bit4: enable feature, bit3~0: port number */
+		disable_port = <0x0>;
+		hdcp_tee_path = <1>;
+		/* MAP_ADDR_MODULE_CBUS */
+		/* MAP_ADDR_MODULE_HIU */
+		/* MAP_ADDR_MODULE_HDMIRX_CAPB3 */
+		/* MAP_ADDR_MODULE_SEC_AHB */
+		/* MAP_ADDR_MODULE_SEC_AHB2 */
+		/* MAP_ADDR_MODULE_APB4 */
+		/* MAP_ADDR_MODULE_TOP */
+		reg = < 0x0 0x0
+			0xff63C000 0x2000
+			0xffe0d000 0x2000
+			0x0 0x0
+			0x0 0x0
+			0x0 0x0
+			0xff610000 0xa000>;
+	};
+
+	amhdmitx: amhdmitx {
+		compatible = "amlogic, amhdmitx";
+		dev_name = "amhdmitx";
+		status = "okay";
+		repeater_tx = <0x0>;
+	};
+
+	aocec: aocec {
+		compatible = "amlogic, aocec-tm2";
+		/*device_name = "aocec";*/
+		status = "okay";
+		vendor_name = "Amlogic"; /* Max Chars: 8	 */
+		/* Refer to the following URL at:
+		 * http://standards.ieee.org/develop/regauth/oui/oui.txt
+		 */
+		vendor_id = <0x000000>;
+		product_desc = "TM2"; /* Max Chars: 16	  */
+		cec_osd_string = "AML_TV"; /* Max Chars: 14    */
+		port_num = <4>;
+		ee_cec;
+		/*cec_sel = <2>;*/
+		output = <1>;	/*output port number*/
+		arc_port_mask = <0x2>;
+		interrupts = <0 203 1
+					0 199 1>;
+		interrupt-names = "hdmi_aocecb","hdmi_aocec";
+		pinctrl-names = "default","hdmitx_aocecb","cec_pin_sleep";
+		pinctrl-0=<&aoceca_mux>;
+		pinctrl-1=<&aocecb_mux>;
+		pinctrl-2=<&aoceca_mux>;
+		reg = <0xFF80023c 0x4
+			   0xFF800000 0x400>;
+		reg-names = "ao_exit","ao";
+	};
+
+	cpu_opp_table0: cpu_opp_table0 {
+		compatible = "operating-points-v2";
+		opp-shared;
+
+		opp00 {
+			opp-hz = /bits/ 64 <100000000>;
+			opp-microvolt = <730000>;
+		};
+		opp01 {
+			opp-hz = /bits/ 64 <250000000>;
+			opp-microvolt = <730000>;
+		};
+		opp02 {
+			opp-hz = /bits/ 64 <500000000>;
+			opp-microvolt = <730000>;
+		};
+		opp03 {
+			opp-hz = /bits/ 64 <667000000>;
+			opp-microvolt = <750000>;
+		};
+		opp04 {
+			opp-hz = /bits/ 64 <1000000000>;
+			opp-microvolt = <770000>;
+		};
+		opp05 {
+			opp-hz = /bits/ 64 <1200000000>;
+			opp-microvolt = <780000>;
+		};
+		opp06 {
+			opp-hz = /bits/ 64 <1404000000>;
+			opp-microvolt = <790000>;
+		};
+		opp07 {
+			opp-hz = /bits/ 64 <1500000000>;
+			opp-microvolt = <800000>;
+		};
+		opp08 {
+			opp-hz = /bits/ 64 <1608000000>;
+			opp-microvolt = <810000>;
+		};
+		opp09 {
+			opp-hz = /bits/ 64 <1704000000>;
+			opp-microvolt = <850000>;
+		};
+		opp10 {
+			opp-hz = /bits/ 64 <1800000000>;
+			opp-microvolt = <900000>;
+		};
+		opp11 {
+			opp-hz = /bits/ 64 <1908000000>;
+			opp-microvolt = <950000>;
+		};
+	};
+
+	cpufreq-meson {
+		compatible = "amlogic, cpufreq-meson";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pwm_ao_d_pins3>;
+		status = "okay";
+	};
+
+	tuner: tuner {
+		compatible = "amlogic, tuner";
+		status = "okay";
+		tuner0_i2c_addr = <0x60>;
+		tuner1_i2c_addr = <0x62>;
+		tuner0_code = <0x2124>;
+	};
+
+	atv-demod {
+		compatible = "amlogic, atv-demod";
+		status = "disabled";
+		tuner = <&tuner>;
+		btsc_sap_mode = <1>;
+		interrupts = <0 236 1>;
+		/* pinctrl-names="atvdemod_agc_pins"; */
+		/* pinctrl-0=<&atvdemod_agc_pins>; */
+		reg = <0xff656000 0x2000 /* demod reg */
+				0xff63c000 0x2000 /* hiu reg */
+				0xff634000 0x2000 /* periphs reg */
+				0xff64a000 0x2000>; /* audio reg */
+		reg_23cf = <0x88188832>;
+		/*default:0x88188832;r840 on haier:0x48188832*/
+	};
+
+	bt-dev{
+		compatible = "amlogic, bt-dev";
+		status = "okay";
+		gpio_reset = <&gpio       GPIOC_13       GPIO_ACTIVE_HIGH>;
+	};
+
+	wifi{
+		compatible = "amlogic, aml_wifi";
+		status = "okay";
+		interrupt_pin = <&gpio       GPIOC_12       GPIO_ACTIVE_HIGH>;
+		irq_trigger_type = "GPIO_IRQ_LOW";
+		dhd_static_buf;    //dhd_static_buf support
+		power_on_pin = <&gpio       GPIOC_11       GPIO_ACTIVE_HIGH>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pwm_b_pins1>;
+		pwm_config = <&wifi_pwm_conf>;
+	};
+
+	wifi_pwm_conf:wifi_pwm_conf{
+		pwm_channel1_conf {
+			pwms = <&pwm_ab MESON_PWM_1 30541 0>;
+			duty-cycle = <15270>;
+			times = <8>;
+		};
+		pwm_channel2_conf {
+			pwms = <&pwm_ab MESON_PWM_3 30500 0>;
+			duty-cycle = <15250>;
+			times = <12>;
+		};
+	};
+
+	sd_emmc_b: sdio@ffe05000 {
+		status = "okay";
+		compatible = "amlogic, meson-mmc-tm2";
+		reg = <0xffe05000 0x800>;
+		interrupts = <0 190 4>;
+
+		pinctrl-names = "sdio_all_pins",
+			"sdio_clk_cmd_pins";
+		pinctrl-0 = <&sdio_all_pins>;
+		pinctrl-1 = <&sdio_clk_cmd_pins>;
+
+		clocks = <&clkc CLKID_SD_EMMC_B>,
+			<&clkc CLKID_SD_EMMC_B_P0_COMP>,
+			<&clkc CLKID_FCLK_DIV2>,
+			<&clkc CLKID_FCLK_DIV5>,
+			<&xtal>;
+		clock-names = "core", "clkin0", "clkin1", "clkin2", "xtal";
+
+		bus-width = <4>;
+		cap-sd-highspeed;
+		cap-mmc-highspeed;
+		max-frequency = <100000000>;
+		disable-wp;
+		sdio {
+			pinname = "sdio";
+			ocr_avail = <0x200080>; /**VDD voltage 3.3 ~ 3.4 */
+			caps = "MMC_CAP_4_BIT_DATA",
+				"MMC_CAP_MMC_HIGHSPEED",
+				"MMC_CAP_SD_HIGHSPEED",
+				"MMC_CAP_NONREMOVABLE", /**ptm debug */
+				 "MMC_CAP_UHS_SDR12",
+				 "MMC_CAP_UHS_SDR25",
+				 "MMC_CAP_UHS_SDR50",
+				 "MMC_CAP_UHS_SDR104",
+				 "MMC_PM_KEEP_POWER",
+				 "MMC_CAP_SDIO_IRQ";
+			f_min = <400000>;
+			f_max = <200000000>;
+			max_req_size = <0x20000>; /**128KB*/
+			card_type = <3>;
+			/* 3:sdio device(ie:sdio-wifi),
+			 * 4:SD combo (IO+mem) card
+			 */
+		};
+	};
+
+/*	sd_emmc_b: sd@ffe05000 {
+ *		status = "okay";
+ *		compatible = "amlogic, meson-mmc-tm2";
+ *		reg = <0xffe05000 0x800>;
+ *		interrupts = <0 190 1>;
+ *
+ *		pinctrl-names = "sd_all_pins",
+ *			"sd_clk_cmd_pins",
+ *			"sd_1bit_pins";
+ *		pinctrl-0 = <&sd_all_pins>;
+ *		pinctrl-1 = <&sd_clk_cmd_pins>;
+ *		pinctrl-2 = <&sd_1bit_pins>;
+ *
+ *		clocks = <&clkc CLKID_SD_EMMC_B>,
+ *			<&clkc CLKID_SD_EMMC_B_P0_COMP>,
+ *			<&clkc CLKID_FCLK_DIV2>,
+ *			<&clkc CLKID_FCLK_DIV5>,
+ *			<&xtal>;
+ *		clock-names = "core", "clkin0", "clkin1", "clkin2", "xtal";
+ *
+ *		bus-width = <4>;
+ *		cap-sd-highspeed;
+ *		cap-mmc-highspeed;
+ *		max-frequency = <100000000>;
+ *		disable-wp;
+ *		sd {
+ *			pinname = "sd";
+ *			ocr_avail = <0x200080>;
+ *			caps = "MMC_CAP_4_BIT_DATA",
+ *				"MMC_CAP_MMC_HIGHSPEED",
+ *				"MMC_CAP_SD_HIGHSPEED";
+ *			f_min = <400000>;
+ *			f_max = <200000000>;
+ *			max_req_size = <0x20000>;
+ *			no_sduart = <1>;
+ *			gpio_dat3 = <&gpio GPIOC_3 GPIO_ACTIVE_HIGH>;
+ *			jtag_pin = <&gpio GPIOC_1 GPIO_ACTIVE_HIGH>;
+ *			gpio_cd = <&gpio GPIOC_10 GPIO_ACTIVE_HIGH>;
+ *			card_type = <5>;
+ *		};
+ *	};
+ */
+
+}; /* end of / */
+
+&i2c0 {
+	status = "okay";
+	clock-frequency = <300000>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&i2c0_dv_pins>;
+	pinctrl-1 = <&i2c0_dv_pins_slp_input>;
+};
+
+&audiobus {
+	tdma:tdm@0 {
+		compatible = "amlogic, tm2-snd-tdma";
+		#sound-dai-cells = <0>;
+
+		dai-tdm-lane-slot-mask-in = <1 0>;
+		dai-tdm-lane-slot-mask-out = <1 1 1 1>;
+		dai-tdm-clk-sel = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_MCLK_A
+				&clkaudio CLKID_AUDIO_MCLK_PAD0
+				&clkc CLKID_MPLL0
+				&clkc CLKID_MPLL1
+				&clkaudio CLKID_AUDIO_SPDIFOUT_A>;
+		clock-names = "mclk", "mclk_pad", "clk_srcpll",
+			"samesource_srcpll", "samesource_clk";
+
+		pinctrl-names = "tdm_pins";
+		pinctrl-0 = <&tdma_mclk &tdmout_a>;
+
+		/*
+		 * 0: tdmout_a;
+		 * 1: tdmout_b;
+		 * 2: tdmout_c;
+		 * 3: spdifout;
+		 * 4: spdifout_b;
+		 */
+		samesource_sel = <3>;
+
+		/* In for ACODEC_ADC */
+		acodec_adc = <1>;
+		/*enable default mclk(12.288M), before extern codec start*/
+		start_clk_enable = <1>;
+
+		/*tdm clk tuning enable*/
+		clk_tuning_enable = <1>;
+		status = "okay";
+
+		/* !!!For --TV platform-- ONLY */
+		Channel_Mask {
+			/*i2s has 4 pins, 8channel, mux output*/
+			Spdif_samesource_Channel_Mask = "i2s_2/3";
+		};
+	};
+
+	tdmb:tdm@1 {
+		compatible = "amlogic, tm2-snd-tdmb";
+		#sound-dai-cells = <0>;
+
+		dai-tdm-lane-slot-mask-in = <1 0 0 0>;
+		dai-tdm-lane-slot-mask-out = <1 0 0 0>;
+		dai-tdm-clk-sel = <1>;
+
+		clocks = <&clkaudio CLKID_AUDIO_MCLK_B
+				&clkc CLKID_MPLL1>;
+		clock-names = "mclk", "clk_srcpll";
+
+		status = "okay";
+	};
+
+	tdmc:tdm@2 {
+		compatible = "amlogic, tm2-snd-tdmc";
+		#sound-dai-cells = <0>;
+
+		dai-tdm-lane-slot-mask-in = <1 0 0 0>;
+		dai-tdm-lane-slot-mask-out = <1 0 0 0>;
+		dai-tdm-clk-sel = <2>;
+
+		clocks = <&clkaudio CLKID_AUDIO_MCLK_C
+				&clkc CLKID_MPLL2>;
+		clock-names = "mclk", "clk_srcpll";
+
+		pinctrl-names = "tdm_pins";
+		pinctrl-0 = </*&tdmout_c &tdmin_c*/>;
+
+		status = "okay";
+	};
+
+	tdmlb:tdm@3 {
+		compatible = "amlogic, tm2-snd-tdmlb";
+		#sound-dai-cells = <0>;
+
+		dai-tdm-lane-lb-slot-mask-in = <1 0 0 0>;
+		dai-tdm-clk-sel = <1>;
+
+		clocks = <&clkaudio CLKID_AUDIO_MCLK_B
+				&clkc CLKID_MPLL1>;
+		clock-names = "mclk", "clk_srcpll";
+
+		/*
+		 * select tdmin_lb src;
+		 * AXG
+		 *  0: TDMOUTA
+		 *  1: TDMOUTB
+		 *  2: TDMOUTC
+		 *  3: PAD_TDMINA
+		 *  4: PAD_TDMINB
+		 *  5: PAD_TDMINC
+		 *
+		 * G12A/G12B
+		 *  0: TDMOUTA
+		 *  1: TDMOUTB
+		 *  2: TDMOUTC
+		 *  3: PAD_TDMINA_DIN*
+		 *  4: PAD_TDMINB_DIN*
+		 *  5: PAD_TDMINC_DIN*
+		 *  6: PAD_TDMINA_D*, oe pin
+		 *  7: PAD_TDMINB_D*, oe pin
+		 *
+		 * TL1/SM1
+		 *  0: TDMOUTA
+		 *  1: TDMOUTB
+		 *  2: TDMOUTC
+		 *  3: PAD_TDMINA_DIN*
+		 *  4: PAD_TDMINB_DIN*
+		 *  5: PAD_TDMINC_DIN*
+		 *  6: PAD_TDMINA_D*
+		 *  7: PAD_TDMINB_D*
+		 *  8: PAD_TDMINC_D*
+		 *  9: HDMIRX_I2S
+		 *  10: ACODEC_ADC
+		 */
+		lb-src-sel = <1>;
+
+		status = "disabled";
+	};
+
+	pdm:pdm {
+		compatible = "amlogic, tm2-snd-pdm";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_GATE_PDM
+			&clkc CLKID_FCLK_DIV3
+			&clkc CLKID_MPLL3
+			&clkaudio CLKID_AUDIO_PDMIN0
+			&clkaudio CLKID_AUDIO_PDMIN1>;
+		clock-names = "gate",
+			"sysclk_srcpll",
+			"dclk_srcpll",
+			"pdm_dclk",
+			"pdm_sysclk";
+
+		pinctrl-names = "pdm_pins";
+		pinctrl-0 = <&pdmin>;
+
+		/* mode 0~4, defalut:1 */
+		filter_mode = <1>;
+
+		status = "okay";
+	};
+
+	spdifa:spdif@0 {
+		compatible = "amlogic, tm2-snd-spdif-a";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkc CLKID_MPLL1
+				&clkc CLKID_FCLK_DIV4
+				&clkaudio CLKID_AUDIO_GATE_SPDIFIN
+				&clkaudio CLKID_AUDIO_GATE_SPDIFOUT_A
+				&clkaudio CLKID_AUDIO_SPDIFIN
+				&clkaudio CLKID_AUDIO_SPDIFOUT_A>;
+		clock-names = "sysclk", "fixed_clk", "gate_spdifin",
+				"gate_spdifout", "clk_spdifin", "clk_spdifout";
+
+		interrupts =
+				<GIC_SPI 151 IRQ_TYPE_EDGE_RISING>;
+		interrupt-names = "irq_spdifin";
+
+		pinctrl-names = "spdif_pins",
+				"spdif_pins_mute";
+		pinctrl-0 = <&spdifin_a>;
+		//pinctrl-1 = <&spdifout_a_mute>;
+
+		/*
+		 * whether do asrc for pcm and resample a or b
+		 * if raw data, asrc is disabled automatically
+		 * 0: "Disable",
+		 * 1: "Enable:32K",
+		 * 2: "Enable:44K",
+		 * 3: "Enable:48K",
+		 * 4: "Enable:88K",
+		 * 5: "Enable:96K",
+		 * 6: "Enable:176K",
+		 * 7: "Enable:192K",
+		 */
+		asrc_id = <0>;
+		auto_asrc = <0>;
+
+		/*spdif clk tuning enable*/
+		clk_tuning_enable = <1>;
+		status = "okay";
+	};
+
+	spdifb:spdif@1 {
+		compatible = "amlogic, tm2-snd-spdif-b";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkc CLKID_MPLL0 /*CLKID_HIFI_PLL*/
+				&clkaudio CLKID_AUDIO_GATE_SPDIFOUT_B
+				&clkaudio CLKID_AUDIO_SPDIFOUT_B>;
+		clock-names = "sysclk",
+				"gate_spdifout", "clk_spdifout";
+
+		status = "okay";
+	};
+
+	extn:extn {
+		compatible = "amlogic, tm2-snd-extn";
+		#sound-dai-cells = <0>;
+
+		interrupts =
+				<GIC_SPI 158 IRQ_TYPE_EDGE_RISING>;
+		interrupt-names = "irq_frhdmirx";
+
+		status = "okay";
+	};
+
+	aed:effect {
+		compatible = "amlogic, snd-effect-v3";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_GATE_EQDRC
+			&clkc CLKID_FCLK_DIV5
+			&clkaudio CLKID_AUDIO_EQDRC>;
+		clock-names = "gate", "srcpll", "eqdrc";
+
+		/*
+		 * 0:tdmout_a
+		 * 1:tdmout_b
+		 * 2:tdmout_c
+		 * 3:spdifout
+		 * 4:spdifout_b
+		 */
+		eqdrc_module = <0>;
+		/* max 0xf, each bit for one lane, usually one lane */
+		lane_mask = <0x1>;
+		/* max 0xff, each bit for one channel */
+		channel_mask = <0xff>;
+
+		status = "okay";
+	};
+
+	asrca: resample@0 {
+		compatible = "amlogic, sm1-resample-a";
+		clocks = <&clkc CLKID_MPLL0
+			&clkaudio CLKID_AUDIO_MCLK_A
+			&clkaudio CLKID_AUDIO_RESAMPLE_A>;
+		clock-names = "resample_pll", "resample_src", "resample_clk";
+
+		/*same with toddr_src
+		 *	TDMIN_A,    0
+		 *	TDMIN_B,    1
+		 *	TDMIN_C,    2
+		 *	SPDIFIN,    3
+		 *	PDMIN,      4
+		 *	FRATV,      5
+		 *	TDMIN_LB,   6
+		 *	LOOPBACK_A, 7
+		 *	FRHDMIRX,   8
+		 *	LOOPBACK_B, 9
+		 *	SPDIFIN_LB, 10
+		 *	EARC_RX,    11
+		 */
+		resample_module = <8>;
+
+		status = "okay";
+	};
+
+	asrcb: resample@1 {
+		compatible = "amlogic, sm1-resample-b";
+		clocks = <&clkc CLKID_MPLL3
+			&clkaudio CLKID_AUDIO_MCLK_F
+			&clkaudio CLKID_AUDIO_RESAMPLE_B>;
+		clock-names = "resample_pll", "resample_src", "resample_clk";
+
+		/*this resample is only used for loopback_A.*/
+
+		status = "okay";
+	};
+
+	vad:vad {
+		compatible = "amlogic, snd-vad";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_GATE_TOVAD
+			&clkc CLKID_FCLK_DIV5
+			&clkaudio CLKID_AUDIO_VAD>;
+		clock-names = "gate", "pll", "clk";
+
+		interrupts = <GIC_SPI 155 IRQ_TYPE_EDGE_RISING
+				GIC_SPI 47 IRQ_TYPE_EDGE_RISING>;
+		interrupt-names = "irq_wakeup", "irq_frame_sync";
+
+		/*
+		 * Data src sel:
+		 * 0: tdmin_a;
+		 * 1: tdmin_b;
+		 * 2: tdmin_c;
+		 * 3: spdifin;
+		 * 4: pdmin;
+		 * 5: loopback_b;
+		 * 6: tdmin_lb;
+		 * 7: loopback_a;
+		 */
+		src = <4>;
+
+		/*
+		 * deal with hot word in user space or kernel space
+		 * 0: in user space
+		 * 1: in kernel space
+		 */
+		level = <1>;
+
+		status = "okay";
+	};
+
+	loopbacka:loopback@0 {
+		compatible = "amlogic, tm2-loopbacka";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_GATE_PDM
+			&clkc CLKID_FCLK_DIV3
+			&clkc CLKID_MPLL3
+			&clkaudio CLKID_AUDIO_PDMIN0
+			&clkaudio CLKID_AUDIO_PDMIN1
+			&clkc CLKID_MPLL0
+			&clkaudio CLKID_AUDIO_MCLK_A>;
+		clock-names = "pdm_gate",
+			"pdm_sysclk_srcpll",
+			"pdm_dclk_srcpll",
+			"pdm_dclk",
+			"pdm_sysclk",
+			"tdminlb_mpll",
+			"tdminlb_mclk";
+
+		/* datain src
+		 * 0: tdmin_a;
+		 * 1: tdmin_b;
+		 * 2: tdmin_c;
+		 * 3: spdifin;
+		 * 4: pdmin;
+		 */
+		datain_src = <4>;
+		datain_chnum = <4>;
+		datain_chmask = <0xf>;
+		/* config which data pin for loopback */
+		datain-lane-mask-in = <1 0 1 0>;
+
+		/* calc mclk for datalb */
+		mclk-fs = <256>;
+
+		/* tdmin_lb src
+		 * 0: tdmoutA
+		 * 1: tdmoutB
+		 * 2: tdmoutC
+		 * 3: PAD_TDMINA_DIN*, refer to core pinmux
+		 * 4: PAD_TDMINB_DIN*, refer to core pinmux
+		 * 5: PAD_TDMINC_DIN*, refer to core pinmux
+		 * 6: PAD_TDMINA_D*, oe, refer to core pinmux
+		 * 7: PAD_TDMINB_D*, oe, refer to core pinmux
+		 */
+		/* if tdmin_lb >= 3, use external loopback */
+		datalb_src = <0>;
+		datalb_chnum = <2>;
+		datalb_chmask = <0x3>;
+		/* config which data pin as loopback */
+		datalb-lane-mask-in = <1 0 0 0>;
+
+		status = "okay";
+	};
+
+	loopbackb:loopback@1 {
+		compatible = "amlogic, tm2-loopbackb";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_GATE_PDM
+			&clkc CLKID_FCLK_DIV3
+			&clkc CLKID_MPLL3
+			&clkaudio CLKID_AUDIO_PDMIN0
+			&clkaudio CLKID_AUDIO_PDMIN1
+			&clkc CLKID_MPLL0
+			&clkaudio CLKID_AUDIO_MCLK_A>;
+		clock-names = "pdm_gate",
+			"pdm_sysclk_srcpll",
+			"pdm_dclk_srcpll",
+			"pdm_dclk",
+			"pdm_sysclk",
+			"tdminlb_mpll",
+			"tdminlb_mclk";
+
+		/* calc mclk for datain_lb */
+		mclk-fs = <256>;
+
+		/* datain src
+		 * 0: tdmin_a;
+		 * 1: tdmin_b;
+		 * 2: tdmin_c;
+		 * 3: spdifin;
+		 * 4: pdmin;
+		 */
+		datain_src = <4>;
+		datain_chnum = <4>;
+		datain_chmask = <0xf>;
+		/* config which data pin for loopback */
+		datain-lane-mask-in = <1 0 1 0>;
+
+		/* tdmin_lb src
+		 * 0: tdmoutA
+		 * 1: tdmoutB
+		 * 2: tdmoutC
+		 * 3: PAD_TDMINA_DIN*, refer to core pinmux
+		 * 4: PAD_TDMINB_DIN*, refer to core pinmux
+		 * 5: PAD_TDMINC_DIN*, refer to core pinmux
+		 * 6: PAD_TDMINA_D*, oe, refer to core pinmux
+		 * 7: PAD_TDMINB_D*, oe, refer to core pinmux
+		 */
+		/* if tdmin_lb >= 3, use external loopback */
+		datalb_src = <1>;
+		datalb_chnum = <2>;
+		datalb_chmask = <0x3>;
+		/* config which data pin as loopback */
+		datalb-lane-mask-in = <1 0 0 0>;
+
+		status = "disabled";
+	};
+}; /* end of audiobus */
+
+&earc {
+	status = "okay";
+};
+
+&pinctrl_periphs {
+	/* audio pin mux */
+
+	tdma_mclk: tdma_mclk {
+		mux { /* GPIOH_4 */
+			groups = "mclk0_h";
+			function = "mclk0";
+		};
+	};
+
+	tdmout_a: tdmout_a {
+		mux { /* GPIOH_5, GPIOH_6, GPIOH_7, GPIOH_8*/
+			groups = "tdma_fs_h",
+				"tdma_sclk_h",
+				"tdma_dout0_h",
+				"tdma_dout1_h";
+			function = "tdma_out";
+			bias-pull-down;
+		};
+	};
+
+	tdmout_c: tdmout_c {
+		mux { /* GPIODV_7, GPIODV_8, GPIODV_9 */
+			groups = "tdmc_sclk",
+				"tdmc_fs",
+				"tdmc_dout0";
+			function = "tdmc_out";
+		};
+	};
+
+	tdmin_c: tdmin_c {
+		mux { /* GPIODV_10 */
+			groups = "tdmc_din1";
+			function = "tdmc_in";
+		};
+	};
+
+	spdifin_a: spdifin_a {
+		mux { /* GPIODV_5 */
+			groups = "spdif_in";
+			function = "spdif_in";
+		};
+	};
+
+	spdifout_a: spdifout_a {
+		mux { /* GPIODV_4 */
+			groups = "spdif_out_dv4";
+			function = "spdif_out";
+		};
+	};
+
+	spdifout_a_mute: spdifout_a_mute {
+		mux { /* GPIODV_4 */
+			groups = "GPIODV_4";
+			function = "gpio_periphs";
+		};
+	};
+
+	pdmin: pdmin {
+		mux { /* GPIOZ_7, GPIOZ_8, GPIOZ_10 */
+			groups = "pdm_dclk_z",
+				"pdm_din0_z",
+				"pdm_din1_z10";
+			function = "pdm";
+		};
+	};
+
+}; /* end of pinctrl_periphs */
+
+&audio_data{
+	status = "okay";
+};
+
+&i2c2 {
+	status = "disabled";
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&i2c2_z_pins>;
+	pinctrl-1 = <&i2c2_z_pins_slp_input>;
+	clock-frequency = <400000>;
+
+	tas5805: tas5805@36 {
+		compatible = "ti,tas5805";
+		#sound-dai-cells = <0>;
+		codec_name = "tas5805";
+		reg = <0x2d>;
+		status = "disabled";
+	};
+};
+
+&i2c3 {
+	status = "okay";
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&i2c3_h1_pins>;
+	pinctrl-1 = <&i2c3_h1_pins_slp_input>;
+	clock-frequency = <400000>;
+
+	ad82584f: ad82584f@60 {
+		compatible = "ESMT, ad82584f";
+		#sound-dai-cells = <0>;
+		reg = <0x30>;
+		status = "disabled";
+		reset_pin = <&gpio GPIOH_13 0>;
+		no_mclk;
+	};
+	ad82584f1: ad82584f@62 {
+		compatible = "ESMT, ad82584f";
+		#sound-dai-cells = <0>;
+		reg = <0x31>;
+		status = "disabled";
+		no_mclk;
+	};
+	tas5766_7c: tas5766@7c {
+		compatible = "ti,tas5766";
+		#sound-dai-cells = <0>;
+		reg = <0x2d>;
+		master_vol = /bits/ 8 <150>; /* 0 ~ 232 */
+		gpio-fb = <&gpio GPIOH_11 0>;
+		status = "disabled";
+	};
+	tas5766_7d: tas5766@7d {
+		compatible = "ti,tas5766";
+		#sound-dai-cells = <0>;
+		reg = <0x2e>;
+		master_vol = /bits/ 8 <150>; /* 0 ~ 232 */
+		gpio-fb = <&gpio GPIOH_12 0>;
+		status = "disabled";
+	};
+	tas5766_7e: tas5766@7e {
+		compatible = "ti,tas5766";
+		#sound-dai-cells = <0>;
+		reg = <0x2f>;
+		master_vol = /bits/ 8 <150>; /* 0 ~ 232 */
+		gpio-fb = <&gpio GPIOH_13 0>;
+		status = "disabled";
+	};
+	tas5805_4c: tas5805@4c {
+		compatible = "ti,tas5805";
+		#sound-dai-cells = <0>;
+		reg = <0x4c>;
+		master_vol = /bits/ 8 <150>; /* 0 ~ 232 */
+		gpio-fb = <&gpio GPIOH_11 0>;
+		reset_pin = <&gpio_ao GPIOAO_6 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+
+	tas5805_4d: tas5805@4d {
+		compatible = "ti,tas5805";
+		#sound-dai-cells = <0>;
+		reg = <0x4d>;
+		master_vol = /bits/ 8 <150>; /* 0 ~ 232 */
+		gpio-fb = <&gpio GPIOH_12 0>;
+		reset_pin = <&gpio_ao GPIOAO_6 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+
+	tas5805_4e: tas5805@4e {
+		compatible = "ti,tas5805";
+		#sound-dai-cells = <0>;
+		reg = <0x4e>;
+		master_vol = /bits/ 8 <150>; /* 0 ~ 232 */
+		gpio-fb = <&gpio GPIOH_13 0>;
+		reset_pin = <&gpio_ao GPIOAO_6 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+
+};
+
+&sd_emmc_c {
+	status = "okay";
+	emmc {
+		caps = "MMC_CAP_8_BIT_DATA",
+			 "MMC_CAP_MMC_HIGHSPEED",
+			 "MMC_CAP_SD_HIGHSPEED",
+			 "MMC_CAP_NONREMOVABLE",
+			 "MMC_CAP_1_8V_DDR",
+			 "MMC_CAP_HW_RESET",
+			 "MMC_CAP_ERASE",
+			 "MMC_CAP_CMD23";
+		caps2 = "MMC_CAP2_HS200", "MMC_CAP2_HS400";
+		f_min = <400000>;
+		f_max = <200000000>;
+	};
+};
+
+&spifc {
+	status = "disabled";
+	spi-nor@0 {
+		cs_gpios = <&gpio BOOT_13 GPIO_ACTIVE_HIGH>;
+	};
+};
+
+&slc_nand {
+	status = "disabled";
+	plat-names = "bootloader", "nandnormal";
+	plat-num = <2>;
+	plat-part-0 = <&bootloader>;
+	plat-part-1 = <&nandnormal>;
+	bootloader: bootloader{
+		enable_pad = "ce0";
+		busy_pad = "rb0";
+		timming_mode = "mode5";
+		bch_mode = "bch8_1k";
+		t_rea = <20>;
+		t_rhoh = <15>;
+		chip_num = <1>;
+		part_num = <0>;
+		rb_detect = <1>;
+	};
+	nandnormal: nandnormal{
+		enable_pad = "ce0";
+		busy_pad = "rb0";
+		timming_mode = "mode5";
+		bch_mode = "bch8_1k";
+		plane_mode = "twoplane";
+		t_rea = <20>;
+		t_rhoh = <15>;
+		chip_num = <2>;
+		part_num = <3>;
+		partition = <&nand_partitions>;
+		rb_detect = <1>;
+	};
+	nand_partitions:nand_partition{
+		/*
+		 * if bl_mode is 1, tpl size was generate by
+		 * fip_copies * fip_size which
+		 * will not skip bad when calculating
+		 * the partition size;
+		 *
+		 * if bl_mode is 0,
+		 * tpl partition must be comment out.
+		 */
+		tpl{
+			offset=<0x0 0x0>;
+			size=<0x0 0x0>;
+		};
+		logo{
+			offset=<0x0 0x0>;
+			size=<0x0 0x200000>;
+		};
+		recovery{
+			offset=<0x0 0x0>;
+			size=<0x0 0x1000000>;
+		};
+		boot{
+			offset=<0x0 0x0>;
+			size=<0x0 0x1000000>;
+		};
+		system{
+			offset=<0x0 0x0>;
+			size=<0x0 0x4000000>;
+		};
+		data{
+			offset=<0xffffffff 0xffffffff>;
+			size=<0x0 0x0>;
+		};
+	};
+};
+
+&ethmac {
+	status = "okay";
+	//pinctrl-names = "internal_eth_pins", "internal_gpio_pins";
+	//pinctrl-0 = <&internal_eth_pins>;
+	//pinctrl-1 = <&internal_gpio_pins>;
+	mc_val = <0x4be04>;
+
+	internal_phy=<1>;
+};
+
+&uart_A {
+	status = "okay";
+};
+
+&dwc3 {
+	status = "okay";
+};
+
+&usb2_phy_v2 {
+	status = "okay";
+	portnum = <3>;
+};
+
+&usb3_phy_v2 {
+	status = "okay";
+	portnum = <0>;
+	portconfig-30 = <0>;
+	portconfig-31 = <0>;
+};
+
+&usb_otg {
+	status = "okay";
+	otg = <0>;
+};
+
+&dwc2_a {
+	status = "okay";
+	/** 0: normal, 1: otg+dwc3 host only, 2: otg+dwc3 device only*/
+	controller-type = <1>;
+};
+
+&pcie_A {
+	reset-gpio = <&gpio_ao GPIOAO_4 GPIO_ACTIVE_HIGH>;
+	status = "disable";
+};
+
+&pcie_B {
+	/* ab311 only pcie a, no pcie b */
+	status = "disable";
+};
+
+&spicc0 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&spicc0_pins_h>;
+	cs-gpios = <&gpio GPIOH_20 0>;
+};
+
+&meson_fb {
+	status = "disabled";
+	display_size_default = <1920 1080 1920 2160 32>;
+	mem_size = <0x00800000 0x1980000 0x100000 0x100000 0x800000>;
+	logo_addr = "0x7f800000";
+	mem_alloc = <0>;
+	pxp_mode = <0>; /** 0:normal mode 1:pxp mode */
+};
+
+&drm_vpu {
+	status = "okay";
+	logo_addr = "0x7f800000";
+	osd_ver = /bits/ 8 <OSD_V6>;
+};
+
+&drm_amhdmitx {
+	status = "okay";
+	hdcp = "disabled";
+};
+
+&drm_amcvbsout {
+	status = "okay";
+};
+
+&drm_lcd {
+	status = "disabled";
+};
+
+&pwm_AO_cd {
+	status = "okay";
+};
+
+&saradc {
+	status = "okay";
+};
+
+&i2c1 {
+	status = "okay";
+	clock-frequency = <300000>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&i2c1_h_pins>;
+	pinctrl-1 = <&i2c1_h_pins_slp_input>;
+};
+
+&pwm_ab {
+	status = "okay";
+};
+
+&pwm_cd {
+	status = "okay";
+};
+
+&efuse {
+	status = "okay";
+};
+
diff --git a/arch/arm/boot/dts/amlogic/tm2_t962x3_llama_drm.dts b/arch/arm/boot/dts/amlogic/tm2_t962x3_llama_drm.dts
new file mode 100644
index 000000000000..053025e82ab7
--- /dev/null
+++ b/arch/arm/boot/dts/amlogic/tm2_t962x3_llama_drm.dts
@@ -0,0 +1,2010 @@
+/*
+ * arch/arm/boot/dts/amlogic/tm2_t962x3_ab301.dts
+ *
+ * Copyright (C) 2017 Amlogic, Inc. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ */
+
+/dts-v1/;
+
+#include "mesontm2.dtsi"
+#include "partition_tv_ab_rdk.dtsi"
+#include "mesontm2_t962x3_llama-panel.dtsi"
+#include "mesontm2_drm.dtsi"
+
+/ {
+	model = "Amlogic TM2 T962X3 AB301";
+	amlogic-dt-id = "tm2_t962x3_ab301";
+	compatible = "amlogic, tm2_t962x3_ab301";
+
+	aliases {
+		serial0 = &uart_AO;
+		serial1 = &uart_A;
+		serial2 = &uart_B;
+		serial3 = &uart_C;
+		serial4 = &uart_AO_B;
+		tsensor0 = &p_tsensor;
+		tsensor1 = &d_tsensor;
+		tsensor2 = &s_tsensor;
+		i2c0 = &i2c0;
+		i2c1 = &i2c1;
+		i2c2 = &i2c2;
+		i2c3 = &i2c3;
+		i2c4 = &i2c_AO;
+		spi0 = &spicc0;
+		spi1 = &spicc1;
+	};
+
+	memory@00000000 {
+		device_type = "memory";
+		linux,usable-memory = <0x0 0xf5800000>;
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+		/* global autoconfigured region for contiguous allocations */
+		ramoops@0x07400000 {
+			compatible = "ramoops";
+			reg = <0x07400000 0x00100000>;
+			record-size = <0x8000>;
+			console-size = <0x8000>;
+			ftrace-size = <0x40000>;
+		};
+
+		secmon_reserved: linux,secmon {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x400000>;
+			alignment = <0x400000>;
+			alloc-ranges = <0x05000000 0x400000>;
+		};
+
+		logo_reserved:linux,meson-fb {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x800000>;
+			alignment = <0x400000>;
+			alloc-ranges = <0x7f800000 0x800000>;
+		};
+
+		lcd_tcon_reserved:linux,lcd_tcon {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0xc00000>;
+			alignment = <0x400000>;
+			alloc-ranges = <0x7ec00000 0xc00000>;
+		};
+
+		codec_mm_cma:linux,codec_mm_cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			/* ion_codec_mm max can alloc size 80M*/
+			size = <0x18400000>;
+			alignment = <0x400000>;
+			linux,contiguous-region;
+			alloc-ranges = <0x30000000 0x50000000>;
+		};
+
+		/* codec shared reserved */
+		codec_mm_reserved:linux,codec_mm_reserved {
+			compatible = "amlogic, codec-mm-reserved";
+			size = <0x0>;
+			alignment = <0x100000>;
+			//no-map;
+		};
+
+		ion_cma_reserved:linux,ion-dev {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0xC800000>;
+			alignment = <0x400000>;
+		};
+
+		/*  vdin0 CMA pool */
+		//vdin0_cma_reserved:linux,vdin0_cma {
+		//	compatible = "shared-dma-pool";
+		//	reusable;
+			/* 3840x2160x4x4 ~=128 M */
+		//	size = <0xc400000>;
+		//	alignment = <0x400000>;
+		//};
+
+		/*  vdin1 CMA pool */
+		vdin1_cma_reserved:linux,vdin1_cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			/* 1920x1080x2x4  =16 M */
+			size = <0x1400000>;
+			alignment = <0x400000>;
+		};
+
+		/*demod_reserved:linux,demod {
+		 *	compatible = "amlogic, demod-mem";
+		 *	size = <0x800000>; //8M //100m 0x6400000
+		 *	alloc-ranges = <0x0 0x30000000>;
+		 *	//multi-use;
+		 *	//no-map;
+		 *};
+		 */
+
+		demod_cma_reserved:linux,demod_cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			/* 8M */
+			size = <0x0800000>;
+			alignment = <0x400000>;
+		};
+
+		/*di CMA pool */
+		di_cma_reserved:linux,di_cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			/* buffer_size = 3621952(yuv422 8bit)
+			 *  | 4736064(yuv422 10bit)
+			 *  | 4074560(yuv422 10bit full pack mode)
+			 * 10x3621952=34.6M(0x23) support 8bit
+			 * 10x4736064=45.2M(0x2e) support 12bit
+			 * 10x4074560=40M(0x28) support 10bit
+			 */
+			size = <0x02800000>;
+			alignment = <0x400000>;
+		};
+
+		/* for hdmi rx emp use */
+		/* hdmirx_emp_cma_reserved:linux,emp_cma { */
+			/*compatible = "shared-dma-pool";*/
+			/*linux,phandle = <5>;*/
+			/*reusable;*/
+			/* 4M for emp to ddr */
+			/* 32M for tmds to ddr */
+			/*size = <0x400000>;*/
+			/*alignment = <0x400000>;*/
+			/* alloc-ranges = <0x400000 0x2000000>; */
+		/*};*/
+
+		/* POST PROCESS MANAGER */
+		ppmgr_reserved:linux,ppmgr {
+			compatible = "amlogic, ppmgr_memory";
+			size = <0x0>;
+		};
+
+		picdec_cma_reserved:linux,picdec {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x0>;
+			alignment = <0x0>;
+			linux,contiguous-region;
+		};
+		dsp_fw_reserved:linux,dsp_fw {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x01000000>;
+			alignment = <0x00400000>;
+			alloc-ranges = <0x30000000 0x01000000>;
+		};
+	}; /* end of reserved-memory */
+	galcore {
+		status = "okay";
+	};
+	codec_mm {
+		compatible = "amlogic, codec, mm";
+		status = "okay";
+		memory-region = <&codec_mm_cma &codec_mm_reserved>;
+	};
+
+	picdec {
+		compatible = "amlogic, picdec";
+		memory-region = <&picdec_cma_reserved>;
+		dev_name = "picdec";
+		status = "okay";
+	};
+
+	vdetect {
+		compatible = "amlogic, vdetect";
+		dev_name = "vdetect";
+		status = "okay";
+	};
+
+	ppmgr {
+		compatible = "amlogic, ppmgr";
+		memory-region = <&ppmgr_reserved>;
+		status = "okay";
+	};
+
+	deinterlace {
+		compatible = "amlogic, deinterlace";
+		status = "okay";
+		/* 0:use reserved; 1:use cma; 2:use cma as reserved */
+		flag_cma = <1>;
+		//memory-region = <&di_reserved>;
+		memory-region = <&di_cma_reserved>;
+		interrupts = <0 46 1
+				0 40 1>;
+		interrupt-names = "pre_irq", "post_irq";
+		clocks = <&clkc CLKID_VPU_CLKB_TMP_COMP>,
+			<&clkc CLKID_VPU_CLKB_COMP>;
+		clock-names = "vpu_clkb_tmp_composite",
+			"vpu_clkb_composite";
+		clock-range = <334 667>;
+		/* buffer-size = <3621952>;(yuv422 8bit) */
+		buffer-size = <4074560>;/*yuv422 fullpack*/
+		/* reserve-iomap = "true"; */
+		/* if enable nr10bit, set nr10bit-support to 1 */
+		post-wr-support = <1>;
+		nr10bit-support = <1>;
+		nrds-enable = <1>;
+		pps-enable = <1>;
+	};
+
+	vout {
+		compatible = "amlogic, vout";
+		status = "okay";
+		fr_auto_policy = <0>;
+	};
+
+	/* Audio Related start */
+	pdm_codec:dummy {
+		#sound-dai-cells = <0>;
+		compatible = "amlogic, pdm_dummy_codec";
+		status = "okay";
+	};
+
+	dummy_codec:dummy {
+		#sound-dai-cells = <0>;
+		compatible = "amlogic, aml_dummy_codec";
+		status = "okay";
+	};
+
+	tl1_codec:codec {
+		#sound-dai-cells = <0>;
+		compatible = "amlogic, tl1_acodec";
+		status = "okay";
+		reg = <0xff632000 0x1c>;
+		tdmout_index = <0>;
+		tdmin_index = <0>;
+		dat1_ch_sel = <1>;
+	};
+
+	aml_dtv_demod {
+		compatible = "amlogic, ddemod-tm2";
+		dev_name = "aml_dtv_demod";
+		status = "disabled";
+
+		//pinctrl-names="dtvdemod_agc";
+		//pinctrl-0=<&dtvdemod_agc>;
+
+		clocks = <&clkc CLKID_DAC_CLK>;
+		clock-names = "vdac_clk_gate";
+
+		reg = <0xff650000 0x4000	/*dtv demod base*/
+			   0xff63c000 0x2000	/*hiu reg base*/
+			   0xff800000 0x1000	/*io_aobus_base*/
+			   0xffd01000 0x1000	/*reset*/
+			>;
+
+		dtv_demod0_mem = <0>;	// need move to aml_dtv_demod ?
+		spectrum = <1>;
+		cma_flag = <1>;
+		cma_mem_size = <8>;
+		memory-region = <&demod_cma_reserved>;//<&demod_reserved>;
+	};
+
+	auge_sound {
+		compatible = "amlogic, tm2-sound-card";
+		aml-audio-card,name = "AML-AUGESOUND";
+
+		avout_mute-gpios = <&gpio GPIODV_3 GPIO_ACTIVE_HIGH>;
+
+		aml-audio-card,dai-link@0 {
+			format = "i2s";
+			mclk-fs = <256>;
+			continuous-clock;
+			//bitclock-inversion;
+			//frame-inversion;
+			/* master mode */
+			bitclock-master = <&tdma>;
+			frame-master = <&tdma>;
+			/* slave mode */
+			/*
+			 * bitclock-master = <&tdmacodec>;
+			 * frame-master = <&tdmacodec>;
+			 */
+			/* suffix-name, sync with android audio hal used for */
+			suffix-name = "alsaPORT-i2s";
+			tdmacpu: cpu {
+				sound-dai = <&tdma>;
+				dai-tdm-slot-tx-mask =
+							<1 1>;
+				dai-tdm-slot-rx-mask =
+							<1 1>;
+				dai-tdm-slot-num = <2>;
+				dai-tdm-slot-width = <32>;
+				system-clock-frequency = <12288000>;
+			};
+			tdmacodec: codec {
+				//sound-dai = <&dummy_codec>;
+				prefix-names = "AMP";
+				sound-dai = <&tas5805_4c
+							&tas5805_4d
+							&tas5805_4e>;
+			};
+		};
+
+		aml-audio-card,dai-link@1 {
+			format = "i2s";
+			mclk-fs = <256>;
+			//continuous-clock;
+			//bitclock-inversion;
+			//frame-inversion;
+			/* master mode */
+			bitclock-master = <&tdmb>;
+			frame-master = <&tdmb>;
+			/* slave mode */
+			//bitclock-master = <&tdmbcodec>;
+			//frame-master = <&tdmbcodec>;
+			/* suffix-name, sync with android audio hal used for */
+			suffix-name = "alsaPORT-pcm";
+			cpu {
+				sound-dai = <&tdmb>;
+				dai-tdm-slot-tx-mask = <1 1>;
+				dai-tdm-slot-rx-mask = <1 1>;
+				dai-tdm-slot-num = <2>;
+				/*
+				 * dai-tdm-slot-tx-mask =
+				 *	<1 1 1 1 1 1 1 1>;
+				 * dai-tdm-slot-rx-mask =
+				 *	<1 1 1 1 1 1 1 1>;
+				 * dai-tdm-slot-num = <8>;
+				 */
+				dai-tdm-slot-width = <32>;
+				system-clock-frequency = <12288000>;
+			};
+			tdmbcodec: codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@2 {
+			format = "i2s";
+			mclk-fs = <256>;
+			//continuous-clock;
+			//bitclock-inversion;
+			//frame-inversion;
+			/* master mode */
+			bitclock-master = <&tdmc>;
+			frame-master = <&tdmc>;
+			/* slave mode */
+			//bitclock-master = <&tdmccodec>;
+			//frame-master = <&tdmccodec>;
+			/* suffix-name, sync with android audio hal used for */
+			//suffix-name = "alsaPORT-tdm";
+			cpu {
+				sound-dai = <&tdmc>;
+				dai-tdm-slot-tx-mask = <1 1>;
+				dai-tdm-slot-rx-mask = <1 1>;
+				dai-tdm-slot-num = <2>;
+				dai-tdm-slot-width = <32>;
+				system-clock-frequency = <12288000>;
+			};
+			tdmccodec: codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@3 {
+			mclk-fs = <64>;
+			/* suffix-name, sync with android audio hal used for */
+			suffix-name = "alsaPORT-pdm";
+			cpu {
+				sound-dai = <&pdm>;
+			};
+			codec {
+				sound-dai = <&pdm_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@4 {
+			mclk-fs = <128>;
+			continuous-clock;
+			/* suffix-name, sync with android audio hal used for */
+			suffix-name = "alsaPORT-spdif";
+			cpu {
+				sound-dai = <&spdifa>;
+				system-clock-frequency = <6144000>;
+			};
+			codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@5 {
+			mclk-fs = <128>;
+			suffix-name = "alsaPORT-spdifb";
+			cpu {
+				sound-dai = <&spdifb>;
+				system-clock-frequency = <6144000>;
+			};
+			codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@6 {
+			mclk-fs = <256>;
+			suffix-name = "alsaPORT-tv";
+			cpu {
+				sound-dai = <&extn>;
+				system-clock-frequency = <12288000>;
+			};
+			codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@7 {
+			mclk-fs = <256>;
+			suffix-name = "alsaPORT-earc";
+			cpu {
+				sound-dai = <&earc>;
+				system-clock-frequency = <12288000>;
+			};
+			codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@8 {
+			mclk-fs = <256>;
+			continuous-clock;
+			suffix-name = "alsaPORT-loopback";
+			cpu {
+				sound-dai = <&loopbacka>;
+				system-clock-frequency = <12288000>;
+			};
+			codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+	};
+	/* Audio Related end */
+
+	dvb {
+		compatible = "amlogic, dvb";
+		dev_name = "dvb";
+		status = "okay";
+		fe0_mode = "external";
+		fe0_demod = "Si2168";
+		fe0_i2c_adap_id = <&i2c0>;
+		fe0_demod_i2c_addr = <0x64>;
+		fe0_ts = <1>;
+		fe0_reset_value = <0>;
+		fe0_reset_gpio = <&gpio GPIODV_5 GPIO_ACTIVE_HIGH>;
+
+		ts1 = "serial";
+		ts1_control = <0x800>;
+		ts1_invert = <0>;
+		interrupts = <0 23 1
+				0 5 1
+				0 53 1
+				0 19 1
+				0 25 1
+				0 18 1
+				0 24 1>;
+		interrupt-names = "demux0_irq",
+				"demux1_irq",
+				"demux2_irq",
+				"dvr0_irq",
+				"dvr1_irq",
+				"dvrfill0_fill",
+				"dvrfill1_flush";
+		pinctrl-names = "s_ts1";
+		pinctrl-0 = <&dvb_s_ts1_pins>;
+		clocks = <&clkc CLKID_DEMUX
+			&clkc CLKID_ASYNC_FIFO
+			&clkc CLKID_AHB_ARB0
+/*		&clkc CLKID_DOS_PARSER>;*/
+		&clkc CLKID_U_PARSER>;
+		clock-names = "demux", "asyncfifo", "ahbarb0", "uparsertop";
+	};
+
+	tvafe_avin_detect {
+		compatible = "amlogic, tm2_tvafe_avin_detect";
+		status = "okay";
+		device_mask = <1>;/*bit0:ch1;bit1:ch2*/
+		interrupts = <0 12 1>,
+				<0 13 1>;
+	};
+
+	amlvecm {
+		compatible = "amlogic, vecm-tm2";
+		dev_name = "aml_vecm";
+		status = "okay";
+		gamma_en = <1>;/*1:enabel ;0:disable*/
+		wb_en = <1>;/*1:enabel ;0:disable*/
+		cm_en = <0>;/*1:enabel ;0:disable*/
+		wb_sel = <1>;/*1:mtx ;0:gainoff*/
+		vlock_en = <1>;/*1:enable;0:disable*/
+		vlock_mode = <0x4>;
+		/* vlock work mode:
+		 *bit0:auto ENC
+		 *bit1:auto PLL
+		 *bit2:manual PLL
+		 *bit3:manual ENC
+		 *bit4:manual soft ENC
+		 *bit5:manual MIX PLL ENC
+		 */
+		 vlock_pll_m_limit = <1>;
+		 vlock_line_limit = <3>;
+	};
+
+	amdolby_vision {
+		compatible = "amlogic, dolby_vision_tm2";
+		dev_name = "aml_amdolby_vision_driver";
+		status = "okay";
+		tv_mode = <1>;/*1:enabel ;0:disable*/
+	};
+
+	vdin@0 {
+		compatible = "amlogic, vdin";
+		/*memory-region = <&vdin0_cma_reserved>;*/
+		status = "okay";
+		/*bit0:(1:share with codec_mm;0:cma alone)
+		 *bit8:(1:alloc in discontinus way;0:alone in continuous way)
+		 */
+		flag_cma = <0x101>;
+		/*MByte, if 10bit disable: 64M(YUV422),
+		 *if 10bit enable: 64*1.5 = 96M(YUV422)
+		 *if support 4K2K-YUV444-10bit-WR:3840*2160*4*6 ~= 200M
+		 *if support 4K2K-YUV422-10bit-wr:3840*2160*3*6 ~= 160M
+		 *if support 4K2K-YUV422-8BIT-WR:3840*2160*2*4 ~= 64M
+		 *if support 1080p-YUV422-8BIT-WR:1920*1080*2*4 ~= 16M
+		 *worst case:(4096*2160*4 + 2M(afbce issue)) *6buf = 214.5M
+		 *for double write 4k, need extra 25M for 960x540(1/4 down)
+		 */
+		cma_size = <240>;
+		interrupts = <0 83 1 /* vdin0 vsync */
+			      0 72 1>;/* vpu crash */
+		rdma-irq = <2>;
+		clocks = <&clkc CLKID_FCLK_DIV5>,
+			<&clkc CLKID_VDIN_MEAS_COMP>;
+		clock-names = "fclk_div5", "cts_vdin_meas_clk";
+		vdin_id = <0>;
+		/*vdin write mem color depth support:
+		 * bit0:support 8bit
+		 * bit1:support 9bit
+		 * bit2:support 10bit
+		 * bit3:support 12bit
+		 * bit4:support yuv422 10bit full pack mode (from txl new add)
+		 * bit8:use 8bit  at 4k_50/60hz_10bit
+		 * bit9:use 10bit at 4k_50/60hz_10bit
+		 * bit10: support 10bit when double write
+		 */
+		tv_bit_mode = <0x215>;
+		/* afbce_bit_mode: (amlogic frame buff compression encoder)
+		 * bit0 -- enable afbce
+		 * bit1 -- enable afbce compression-lossy
+		 * bit4 -- afbce for 4k
+		 * bit5 -- afbce for 1080p
+		 * bit6 -- afbce for 720p
+		 * bit7 -- afbce for smaller resolution
+		 */
+		afbce_bit_mode = <0x11>;
+		/*urgent_en*/
+		double_write_en;
+	};
+
+	vdin@1 {
+		compatible = "amlogic, vdin";
+		memory-region = <&vdin1_cma_reserved>;
+		status = "okay";
+		/*bit0:(1:share with codec_mm;0:cma alone)
+		 *bit8:(1:alloc in discontinus way;0:alone in continuous way)
+		 */
+		flag_cma = <0>;
+		interrupts = <0 85 1>;
+		rdma-irq = <4>;
+		clocks = <&clkc CLKID_FCLK_DIV5>,
+			<&clkc CLKID_VDIN_MEAS_COMP>;
+		clock-names = "fclk_div5", "cts_vdin_meas_clk";
+		vdin_id = <1>;
+		/*vdin write mem color depth support:
+		 *bit0:support 8bit
+		 *bit1:support 9bit
+		 *bit2:support 10bit
+		 *bit3:support 12bit
+		 */
+		tv_bit_mode = <0x15>;
+	};
+
+	tvafe {
+		compatible = "amlogic, tvafe-tm2";
+		/*memory-region = <&tvafe_cma_reserved>;*/
+		status = "okay";
+		flag_cma = <1>;/*1:share with codec_mm;0:cma alone*/
+		cma_size = <5>;/*MByte*/
+		reg = <0xff654000 0x2000>;/*tvafe reg base*/
+		reserve-iomap = "true";
+		tvafe_id = <0>;
+		//pinctrl-names = "default";
+		/*!!particular sequence, no more and no less!!!*/
+		tvafe_pin_mux = <
+				3 /* TVAFE_CVBS_IN2, CVBS_IN0 = 0 */
+				1 /* TVAFE_CVBS_IN0, CVBS_IN1 */
+				2 /* TVAFE_CVBS_IN1, CVBS_IN2 */
+				4 /* TVAFE_CVBS_IN3, CVBS_IN3 */
+		>;
+		clocks = <&clkc CLKID_DAC_CLK>;
+		clock-names = "vdac_clk_gate";
+
+		cutwindow_val_h = <0 0 0 0 8>; /* level 0~4 */
+		cutwindow_val_v = <4 8 14 16 24>;  /* level 0~4 */
+	};
+
+	vbi {
+		compatible = "amlogic, vbi";
+		status = "okay";
+		interrupts = <0 83 1>;
+	};
+
+	cvbsout {
+		compatible = "amlogic, cvbsout-tm2";
+		status = "disabled";
+		clocks = <&clkc CLKID_VCLK2_ENCI
+			&clkc CLKID_VCLK2_VENCI0
+			&clkc CLKID_VCLK2_VENCI1
+			&clkc CLKID_DAC_CLK>;
+		clock-names = "venci_top_gate",
+			"venci_0_gate",
+			"venci_1_gate",
+			"vdac_clk_gate";
+		/* clk path */
+		/* 0:vid_pll vid2_clk */
+		/* 1:gp0_pll vid2_clk */
+		/* 2:vid_pll vid1_clk */
+		/* 3:gp0_pll vid1_clk */
+		clk_path = <0>;
+
+		/* performance: reg_address, reg_value */
+		/* tm2 */
+		performance = <0x1bf0  0x9
+			0x1b56  0x333
+			0x1b12  0x8080
+			0x1b05  0xfd
+			0x1c59  0xf850
+			0xffff  0x0>; /* ending flag */
+		performance_sarft = <0x1bf0  0x9
+			0x1b56  0x333
+			0x1b12  0x0
+			0x1b05  0x9
+			0x1c59  0xfc48
+			0xffff  0x0>; /* ending flag */
+		performance_revB_telecom = <0x1bf0  0x9
+			0x1b56  0x546
+			0x1b12  0x8080
+			0x1b05  0x9
+			0x1c59  0xf850
+			0xffff  0x0>; /* ending flag */
+	};
+
+	/* for external keypad */
+	adc_keypad {
+		compatible = "amlogic, adc_keypad";
+		status = "okay";
+		key_name = "power","up","down","enter","left","right","home";
+		key_num = <7>;
+		io-channels = <&saradc SARADC_CH2>,<&saradc SARADC_CH3>;
+		io-channel-names = "key-chan-2", "key-chan-3";
+		key_chan = <SARADC_CH2 SARADC_CH2 SARADC_CH2 SARADC_CH2
+			SARADC_CH2 SARADC_CH3 SARADC_CH3>;
+		key_code = <116 103 108 28 105 106 102>;
+		key_val = <0 143 266 389 512 143 266>; //val=voltage/1800mV*1023
+		key_tolerance = <40 40 40 40 40 40 40>;
+};
+
+	unifykey {
+		compatible = "amlogic, unifykey";
+		status = "okay";
+
+		unifykey-num = <22>;
+		unifykey-index-0 = <&keysn_0>;
+		unifykey-index-1 = <&keysn_1>;
+		unifykey-index-2 = <&keysn_2>;
+		unifykey-index-3 = <&keysn_3>;
+		unifykey-index-4 = <&keysn_4>;
+		unifykey-index-5 = <&keysn_5>;
+		unifykey-index-6 = <&keysn_6>;
+		unifykey-index-7 = <&keysn_7>;
+		unifykey-index-8 = <&keysn_8>;
+		unifykey-index-9 = <&keysn_9>;
+		unifykey-index-10= <&keysn_10>;
+		unifykey-index-11 = <&keysn_11>;
+		unifykey-index-12 = <&keysn_12>;
+		unifykey-index-13 = <&keysn_13>;
+		unifykey-index-14 = <&keysn_14>;
+		unifykey-index-15 = <&keysn_15>;
+		unifykey-index-16 = <&keysn_16>;
+		unifykey-index-17 = <&keysn_17>;
+		unifykey-index-18 = <&keysn_18>;
+		unifykey-index-19 = <&keysn_19>;
+		unifykey-index-20 = <&keysn_20>;
+		unifykey-index-21 = <&keysn_21>;
+
+		keysn_0: key_0{
+			key-name = "usid";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_1:key_1{
+			key-name = "mac";
+			key-device  = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_2:key_2{
+			key-name = "hdcp";
+			key-device = "secure";
+			key-type  = "sha1";
+			key-permit = "read","write","del";
+		};
+		keysn_3:key_3{
+			key-name = "secure_boot_set";
+			key-device = "efuse";
+			key-permit = "write";
+		};
+		keysn_4:key_4{
+			key-name = "mac_bt";
+			key-device = "normal";
+			key-permit = "read","write","del";
+			key-type  = "mac";
+		};
+		keysn_5:key_5{
+			key-name = "mac_wifi";
+			key-device = "normal";
+			key-permit = "read","write","del";
+			key-type  = "mac";
+		};
+		keysn_6:key_6{
+			key-name = "hdcp2_tx";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_7:key_7{
+			key-name = "hdcp2_rx";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_8:key_8{
+			key-name = "widevinekeybox";
+			key-device = "secure";
+			key-type = "sha1";
+			key-permit = "read","write","del";
+		};
+		keysn_9:key_9{
+			key-name = "deviceid";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_10:key_10{
+			key-name = "hdcp22_fw_private";
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+		keysn_11:key_11{
+			key-name = "hdcp22_rx_private";
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+		keysn_12:key_12{
+			key-name = "hdcp22_rx_fw";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_13:key_13{
+			key-name = "hdcp14_rx";
+			key-device = "normal";
+			key-type  = "sha1";
+			key-permit = "read","write","del";
+		};
+		keysn_14:key_14{
+			key-name = "prpubkeybox";// PlayReady
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+		keysn_15:key_15{
+			key-name = "prprivkeybox";// PlayReady
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+		keysn_16:key_16{
+			key-name = "lcd";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_17:key_17{
+			key-name = "lcd_extern";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_18:key_18{
+			key-name = "backlight";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_19:key_19{
+			key-name = "lcd_tcon";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_20:key_20{
+			key-name = "attestationkeybox";// attestation key
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+		keysn_21:key_21{
+			key-name = "lcd_tcon_spi";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+	}; /* End unifykey */
+
+	amlvideo2_0 {
+		compatible = "amlogic, amlvideo2";
+		dev_name = "amlvideo2";
+		status = "okay";
+		amlvideo2_id = <0>;
+		cma_mode = <1>;
+	};
+
+	amlvideo2_1 {
+		compatible = "amlogic, amlvideo2";
+		dev_name = "amlvideo2";
+		status = "okay";
+		amlvideo2_id = <1>;
+		cma_mode = <1>;
+	};
+
+	hdmirx {
+		compatible = "amlogic, hdmirx_tm2";
+		#address-cells=<1>;
+		#size-cells=<1>;
+		/*memory-region = <&hdmirx_emp_cma_reserved>;*/
+		status = "okay";
+		pinctrl-names = "hdmirx_pins";
+		pinctrl-0 = <&hdmirx_a_mux &hdmirx_b_mux
+			&hdmirx_c_mux>;
+		repeat = <0>;
+		interrupts = <0 41 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&clkc CLKID_HDMIRX_MODET_COMP>,
+			   <&clkc CLKID_HDMIRX_CFG_COMP>,
+			   <&clkc CLKID_HDMIRX_ACR_COMP>,
+			   <&clkc CLKID_HDMIRX_METER_COMP>,
+			   <&clkc CLKID_HDMIRX_AXI_COMP>,
+			   <&xtal>,
+			   <&clkc CLKID_FCLK_DIV5>,
+			   <&clkc CLKID_FCLK_DIV7>,
+			   <&clkc CLKID_HDCP22_SKP_COMP>,
+			   <&clkc CLKID_HDCP22_ESM_COMP>;
+		//	   <&clkc CLK_AUD_PLL2FS>,
+		//	   <&clkc CLK_AUD_PLL4FS>,
+		//	   <&clkc CLK_AUD_OUT>;
+		clock-names = "hdmirx_modet_clk",
+			"hdmirx_cfg_clk",
+				"hdmirx_acr_ref_clk",
+				"cts_hdmirx_meter_clk",
+				"cts_hdmi_axi_clk",
+				"xtal",
+				"fclk_div5",
+				"fclk_div7",
+				"hdcp_rx22_skp",
+				"hdcp_rx22_esm";
+		//		"hdmirx_aud_pll2fs",
+		//		"hdmirx_aud_pll4f",
+		//		"clk_aud_out";
+		hdmirx_id = <0>;
+		en_4k_2_2k = <0>;
+		hpd_low_cec_off = <1>;
+		arc_port = <1>;
+		/* bit4: enable feature, bit3~0: port number */
+		disable_port = <0x0>;
+		hdcp_tee_path = <1>;
+		/* MAP_ADDR_MODULE_CBUS */
+		/* MAP_ADDR_MODULE_HIU */
+		/* MAP_ADDR_MODULE_HDMIRX_CAPB3 */
+		/* MAP_ADDR_MODULE_SEC_AHB */
+		/* MAP_ADDR_MODULE_SEC_AHB2 */
+		/* MAP_ADDR_MODULE_APB4 */
+		/* MAP_ADDR_MODULE_TOP */
+		reg = < 0x0 0x0
+			0xff63C000 0x2000
+			0xffe0d000 0x2000
+			0x0 0x0
+			0x0 0x0
+			0x0 0x0
+			0xff610000 0xa000>;
+	};
+
+	aocec: aocec {
+		compatible = "amlogic, aocec-tm2";
+		/*device_name = "aocec";*/
+		status = "okay";
+		vendor_name = "Amlogic"; /* Max Chars: 8	 */
+		/* Refer to the following URL at:
+		 * http://standards.ieee.org/develop/regauth/oui/oui.txt
+		 */
+		vendor_id = <0x000000>;
+		product_desc = "TM2"; /* Max Chars: 16	  */
+		cec_osd_string = "AML_TV"; /* Max Chars: 14    */
+		port_num = <4>;
+		ee_cec;
+		/*cec_sel = <2>;*/
+		arc_port_mask = <0x2>;
+		output = <1>;	/*output port number*/
+		interrupts = <0 203 1
+					0 199 1>;
+		interrupt-names = "hdmi_aocecb","hdmi_aocec";
+		pinctrl-names = "default","hdmitx_aocecb","cec_pin_sleep";
+		pinctrl-0=<&aoceca_mux>;
+		pinctrl-1=<&aocecb_mux>;
+		pinctrl-2=<&aoceca_mux>;
+		reg = <0xFF80023c 0x4
+			   0xFF800000 0x400>;
+		reg-names = "ao_exit","ao";
+	};
+
+	cpu_opp_table0: cpu_opp_table0 {
+		compatible = "operating-points-v2";
+		opp-shared;
+
+		opp00 {
+			opp-hz = /bits/ 64 <100000000>;
+			opp-microvolt = <730000>;
+		};
+		opp01 {
+			opp-hz = /bits/ 64 <250000000>;
+			opp-microvolt = <730000>;
+		};
+		opp02 {
+			opp-hz = /bits/ 64 <500000000>;
+			opp-microvolt = <730000>;
+		};
+		opp03 {
+			opp-hz = /bits/ 64 <667000000>;
+			opp-microvolt = <750000>;
+		};
+		opp04 {
+			opp-hz = /bits/ 64 <1000000000>;
+			opp-microvolt = <770000>;
+		};
+		opp05 {
+			opp-hz = /bits/ 64 <1200000000>;
+			opp-microvolt = <780000>;
+		};
+		opp06 {
+			opp-hz = /bits/ 64 <1404000000>;
+			opp-microvolt = <790000>;
+		};
+		opp07 {
+			opp-hz = /bits/ 64 <1500000000>;
+			opp-microvolt = <800000>;
+		};
+		opp08 {
+			opp-hz = /bits/ 64 <1608000000>;
+			opp-microvolt = <810000>;
+		};
+		opp09 {
+			opp-hz = /bits/ 64 <1704000000>;
+			opp-microvolt = <850000>;
+		};
+		opp10 {
+			opp-hz = /bits/ 64 <1800000000>;
+			opp-microvolt = <900000>;
+		};
+		opp11 {
+			opp-hz = /bits/ 64 <1908000000>;
+			opp-microvolt = <950000>;
+		};
+	};
+
+	cpufreq-meson {
+		compatible = "amlogic, cpufreq-meson";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pwm_ao_d_pins3>;
+		status = "okay";
+	};
+
+	tuner: tuner {
+		compatible = "amlogic, tuner";
+		status = "okay";
+		tuner0_i2c_addr = <0x60>;
+		tuner1_i2c_addr = <0x62>;
+		tuner0_code = <0x2124>;
+	};
+
+	atv-demod {
+		compatible = "amlogic, atv-demod";
+		status = "disabled";
+		tuner = <&tuner>;
+		btsc_sap_mode = <1>;
+		interrupts = <0 236 1>;
+		/* pinctrl-names="atvdemod_agc_pins"; */
+		/* pinctrl-0=<&atvdemod_agc_pins>; */
+		reg = <0xff656000 0x2000 /* demod reg */
+				0xff63c000 0x2000 /* hiu reg */
+				0xff634000 0x2000 /* periphs reg */
+				0xff64a000 0x2000>; /* audio reg */
+		reg_23cf = <0x88188832>;
+		/*default:0x88188832;r840 on haier:0x48188832*/
+	};
+
+	bt-dev{
+		compatible = "amlogic, bt-dev";
+		status = "okay";
+		gpio_reset = <&gpio       GPIOC_13       GPIO_ACTIVE_HIGH>;
+	};
+
+	wifi{
+		compatible = "amlogic, aml_wifi";
+		status = "okay";
+		interrupt_pin = <&gpio       GPIOC_12       GPIO_ACTIVE_HIGH>;
+		irq_trigger_type = "GPIO_IRQ_LOW";
+		dhd_static_buf;    //dhd_static_buf support
+		power_on_pin = <&gpio       GPIOC_11       GPIO_ACTIVE_HIGH>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pwm_b_pins1>;
+		pwm_config = <&wifi_pwm_conf>;
+	};
+
+	wifi_pwm_conf:wifi_pwm_conf{
+		pwm_channel1_conf {
+			pwms = <&pwm_ab MESON_PWM_1 30541 0>;
+			duty-cycle = <15270>;
+			times = <8>;
+		};
+		pwm_channel2_conf {
+			pwms = <&pwm_ab MESON_PWM_3 30500 0>;
+			duty-cycle = <15250>;
+			times = <12>;
+		};
+	};
+
+	sd_emmc_b: sdio@ffe05000 {
+		status = "okay";
+		compatible = "amlogic, meson-mmc-tm2";
+		reg = <0xffe05000 0x800>;
+		interrupts = <0 190 4>;
+
+		pinctrl-names = "sdio_all_pins",
+			"sdio_clk_cmd_pins";
+		pinctrl-0 = <&sdio_all_pins>;
+		pinctrl-1 = <&sdio_clk_cmd_pins>;
+
+		clocks = <&clkc CLKID_SD_EMMC_B>,
+			<&clkc CLKID_SD_EMMC_B_P0_COMP>,
+			<&clkc CLKID_FCLK_DIV2>,
+			<&clkc CLKID_FCLK_DIV5>,
+			<&xtal>;
+		clock-names = "core", "clkin0", "clkin1", "clkin2", "xtal";
+
+		bus-width = <4>;
+		cap-sd-highspeed;
+		cap-mmc-highspeed;
+		max-frequency = <100000000>;
+		disable-wp;
+		sdio {
+			pinname = "sdio";
+			ocr_avail = <0x200080>; /**VDD voltage 3.3 ~ 3.4 */
+			caps = "MMC_CAP_4_BIT_DATA",
+				"MMC_CAP_MMC_HIGHSPEED",
+				"MMC_CAP_SD_HIGHSPEED",
+				"MMC_CAP_NONREMOVABLE", /**ptm debug */
+				 "MMC_CAP_UHS_SDR12",
+				 "MMC_CAP_UHS_SDR25",
+				 "MMC_CAP_UHS_SDR50",
+				 "MMC_CAP_UHS_SDR104",
+				 "MMC_PM_KEEP_POWER",
+				 "MMC_CAP_SDIO_IRQ";
+			f_min = <400000>;
+			f_max = <200000000>;
+			max_req_size = <0x20000>; /**128KB*/
+			card_type = <3>;
+			/* 3:sdio device(ie:sdio-wifi),
+			 * 4:SD combo (IO+mem) card
+			 */
+		};
+	};
+
+/*	sd_emmc_b: sd@ffe05000 {
+ *		status = "okay";
+ *		compatible = "amlogic, meson-mmc-tm2";
+ *		reg = <0xffe05000 0x800>;
+ *		interrupts = <0 190 1>;
+ *
+ *		pinctrl-names = "sd_all_pins",
+ *			"sd_clk_cmd_pins",
+ *			"sd_1bit_pins";
+ *		pinctrl-0 = <&sd_all_pins>;
+ *		pinctrl-1 = <&sd_clk_cmd_pins>;
+ *		pinctrl-2 = <&sd_1bit_pins>;
+ *
+ *		clocks = <&clkc CLKID_SD_EMMC_B>,
+ *			<&clkc CLKID_SD_EMMC_B_P0_COMP>,
+ *			<&clkc CLKID_FCLK_DIV2>,
+ *			<&clkc CLKID_FCLK_DIV5>,
+ *			<&xtal>;
+ *		clock-names = "core", "clkin0", "clkin1", "clkin2", "xtal";
+ *
+ *		bus-width = <4>;
+ *		cap-sd-highspeed;
+ *		cap-mmc-highspeed;
+ *		max-frequency = <100000000>;
+ *		disable-wp;
+ *		sd {
+ *			pinname = "sd";
+ *			ocr_avail = <0x200080>;
+ *			caps = "MMC_CAP_4_BIT_DATA",
+ *				"MMC_CAP_MMC_HIGHSPEED",
+ *				"MMC_CAP_SD_HIGHSPEED";
+ *			f_min = <400000>;
+ *			f_max = <200000000>;
+ *			max_req_size = <0x20000>;
+ *			no_sduart = <1>;
+ *			gpio_dat3 = <&gpio GPIOC_3 GPIO_ACTIVE_HIGH>;
+ *			jtag_pin = <&gpio GPIOC_0 GPIO_ACTIVE_HIGH>;
+ *			gpio_cd = <&gpio GPIOC_10 GPIO_ACTIVE_HIGH>;
+ *			card_type = <5>;
+ *		};
+ *	};
+ */
+
+}; /* end of / */
+
+&i2c0 {
+	status = "okay";
+	clock-frequency = <300000>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&i2c0_dv_pins>;
+	pinctrl-1 = <&i2c0_dv_pins_slp_input>;
+};
+
+&audiobus {
+	tdma:tdm@0 {
+		compatible = "amlogic, tm2-snd-tdma";
+		#sound-dai-cells = <0>;
+
+		dai-tdm-lane-slot-mask-in = <0 0 0 0>;
+		dai-tdm-lane-slot-mask-out = <1 1 1 1>;
+		dai-tdm-clk-sel = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_MCLK_A
+				&clkaudio CLKID_AUDIO_MCLK_PAD0
+				&clkc CLKID_MPLL0
+				&clkc CLKID_MPLL1
+				&clkaudio CLKID_AUDIO_SPDIFOUT_A>;
+		clock-names = "mclk", "mclk_pad", "clk_srcpll",
+			"samesource_srcpll", "samesource_clk";
+
+		pinctrl-names = "tdm_pins";
+		pinctrl-0 = <&tdmout_a>;
+
+		/*
+		 * 0: tdmout_a;
+		 * 1: tdmout_b;
+		 * 2: tdmout_c;
+		 * 3: spdifout;
+		 * 4: spdifout_b;
+		 */
+		//samesource_sel = <3>;
+
+		/* In for ACODEC_ADC */
+		acodec_adc = <1>;
+		/*enable default mclk(12.288M), before extern codec start*/
+		start_clk_enable = <1>;
+
+		/*tdm clk tuning enable*/
+		clk_tuning_enable = <1>;
+		status = "okay";
+
+		/* !!!For --TV platform-- ONLY */
+		Channel_Mask {
+			/*i2s has 4 pins, 8channel, mux output*/
+			Spdif_samesource_Channel_Mask = "i2s_2/3";
+		};
+	};
+
+	tdmb:tdm@1 {
+		compatible = "amlogic, tm2-snd-tdmb";
+		#sound-dai-cells = <0>;
+
+		dai-tdm-lane-slot-mask-in = <1 0 0 0>;
+		dai-tdm-lane-slot-mask-out = <1 0 0 0>;
+		dai-tdm-clk-sel = <1>;
+
+		clocks = <&clkaudio CLKID_AUDIO_MCLK_B
+				&clkc CLKID_MPLL1>;
+		clock-names = "mclk", "clk_srcpll";
+
+		status = "okay";
+	};
+
+	tdmc:tdm@2 {
+		compatible = "amlogic, tm2-snd-tdmc";
+		#sound-dai-cells = <0>;
+
+		dai-tdm-lane-slot-mask-in = <1 0 0 0>;
+		dai-tdm-lane-slot-mask-out = <1 0 0 0>;
+		dai-tdm-clk-sel = <2>;
+
+		clocks = <&clkaudio CLKID_AUDIO_MCLK_C
+				&clkc CLKID_MPLL2>;
+		clock-names = "mclk", "clk_srcpll";
+
+		pinctrl-names = "tdm_pins";
+		pinctrl-0 = <&tdmout_c &tdmin_c>;
+
+		status = "okay";
+	};
+
+	tdmlb:tdm@3 {
+		compatible = "amlogic, tm2-snd-tdmlb";
+		#sound-dai-cells = <0>;
+
+		dai-tdm-lane-lb-slot-mask-in = <1 0 0 0>;
+		dai-tdm-clk-sel = <1>;
+
+		clocks = <&clkaudio CLKID_AUDIO_MCLK_B
+				&clkc CLKID_MPLL1>;
+		clock-names = "mclk", "clk_srcpll";
+
+		/*
+		 * select tdmin_lb src;
+		 * AXG
+		 *  0: TDMOUTA
+		 *  1: TDMOUTB
+		 *  2: TDMOUTC
+		 *  3: PAD_TDMINA
+		 *  4: PAD_TDMINB
+		 *  5: PAD_TDMINC
+		 *
+		 * G12A/G12B
+		 *  0: TDMOUTA
+		 *  1: TDMOUTB
+		 *  2: TDMOUTC
+		 *  3: PAD_TDMINA_DIN*
+		 *  4: PAD_TDMINB_DIN*
+		 *  5: PAD_TDMINC_DIN*
+		 *  6: PAD_TDMINA_D*, oe pin
+		 *  7: PAD_TDMINB_D*, oe pin
+		 *
+		 * TL1/SM1
+		 *  0: TDMOUTA
+		 *  1: TDMOUTB
+		 *  2: TDMOUTC
+		 *  3: PAD_TDMINA_DIN*
+		 *  4: PAD_TDMINB_DIN*
+		 *  5: PAD_TDMINC_DIN*
+		 *  6: PAD_TDMINA_D*
+		 *  7: PAD_TDMINB_D*
+		 *  8: PAD_TDMINC_D*
+		 *  9: HDMIRX_I2S
+		 *  10: ACODEC_ADC
+		 */
+		lb-src-sel = <1>;
+
+		status = "disabled";
+	};
+
+	pdm:pdm {
+		compatible = "amlogic, tm2-snd-pdm";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_GATE_PDM
+			&clkc CLKID_FCLK_DIV3
+			&clkc CLKID_MPLL3
+			&clkaudio CLKID_AUDIO_PDMIN0
+			&clkaudio CLKID_AUDIO_PDMIN1>;
+		clock-names = "gate",
+			"sysclk_srcpll",
+			"dclk_srcpll",
+			"pdm_dclk",
+			"pdm_sysclk";
+
+		pinctrl-names = "pdm_pins";
+		pinctrl-0 = <&pdmin>;
+
+		/* mode 0~4, defalut:1 */
+		filter_mode = <1>;
+
+		status = "okay";
+	};
+
+	spdifa:spdif@0 {
+		compatible = "amlogic, tm2-snd-spdif-a";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkc CLKID_MPLL1
+				&clkc CLKID_FCLK_DIV4
+				&clkaudio CLKID_AUDIO_GATE_SPDIFIN
+				&clkaudio CLKID_AUDIO_GATE_SPDIFOUT_A
+				&clkaudio CLKID_AUDIO_SPDIFIN
+				&clkaudio CLKID_AUDIO_SPDIFOUT_A>;
+		clock-names = "sysclk", "fixed_clk", "gate_spdifin",
+				"gate_spdifout", "clk_spdifin", "clk_spdifout";
+
+		interrupts =
+				<GIC_SPI 151 IRQ_TYPE_EDGE_RISING>;
+		interrupt-names = "irq_spdifin";
+
+		pinctrl-names = "spdif_pins",
+				"spdif_pins_mute";
+
+		pinctrl-0 = <&spdifout_a>;
+		pinctrl-1 = <&spdifout_a_mute>;
+
+		/*
+		 * whether do asrc for pcm and resample a or b
+		 * if raw data, asrc is disabled automatically
+		 * 0: "Disable",
+		 * 1: "Enable:32K",
+		 * 2: "Enable:44K",
+		 * 3: "Enable:48K",
+		 * 4: "Enable:88K",
+		 * 5: "Enable:96K",
+		 * 6: "Enable:176K",
+		 * 7: "Enable:192K",
+		 */
+		asrc_id = <0>;
+		auto_asrc = <3>;
+
+		/*spdif clk tuning enable*/
+		clk_tuning_enable = <1>;
+		status = "okay";
+	};
+
+	spdifb:spdif@1 {
+		compatible = "amlogic, tm2-snd-spdif-b";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkc CLKID_MPLL0 /*CLKID_HIFI_PLL*/
+				&clkaudio CLKID_AUDIO_GATE_SPDIFOUT_B
+				&clkaudio CLKID_AUDIO_SPDIFOUT_B>;
+		clock-names = "sysclk",
+				"gate_spdifout", "clk_spdifout";
+
+		status = "okay";
+	};
+
+	extn:extn {
+		compatible = "amlogic, tm2-snd-extn";
+		#sound-dai-cells = <0>;
+
+		interrupts =
+				<GIC_SPI 158 IRQ_TYPE_EDGE_RISING>;
+		interrupt-names = "irq_frhdmirx";
+
+		status = "okay";
+	};
+
+		aed:effect {
+		compatible = "amlogic, snd-effect-v3";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_GATE_EQDRC
+			&clkc CLKID_FCLK_DIV5
+			&clkaudio CLKID_AUDIO_EQDRC>;
+		clock-names = "gate", "srcpll", "eqdrc";
+
+		/*
+		 * 0:tdmout_a
+		 * 1:tdmout_b
+		 * 2:tdmout_c
+		 * 3:spdifout
+		 * 4:spdifout_b
+		 */
+		eqdrc_module = <0>;
+		/* max 0xf, each bit for one lane, usually one lane */
+		lane_mask = <0x1>;
+		/* max 0xff, each bit for one channel */
+		channel_mask = <0xff>;
+
+		status = "okay";
+	};
+
+	asrca: resample@0 {
+		compatible = "amlogic, sm1-resample-a";
+		clocks = <&clkc CLKID_MPLL0
+				&clkaudio CLKID_AUDIO_MCLK_A
+				&clkaudio CLKID_AUDIO_RESAMPLE_A>;
+		clock-names = "resample_pll", "resample_src", "resample_clk";
+		/*same with toddr_src
+		 *	TDMIN_A,    0
+		 *	TDMIN_B,    1
+		 *	TDMIN_C,    2
+		 *	SPDIFIN,    3
+		 *	PDMIN,      4
+		 *	FRATV,      5
+		 *	TDMIN_LB,   6
+		 *	LOOPBACK_A, 7
+		 *	FRHDMIRX,   8
+		 *	LOOPBACK_B, 9
+		 *	SPDIFIN_LB, 10
+		 *	EARC_RX,    11
+		 */
+		resample_module = <8>;
+
+		status = "disabled";
+	};
+
+	asrcb: resample@1 {
+		compatible = "amlogic, sm1-resample-b";
+		clocks = <&clkc CLKID_MPLL3
+			&clkaudio CLKID_AUDIO_MCLK_F
+			&clkaudio CLKID_AUDIO_RESAMPLE_B>;
+		clock-names = "resample_pll", "resample_src", "resample_clk";
+
+		/*same with toddr_src
+		 *      TDMIN_A, 0
+		 *      TDMIN_B, 1
+		 *      TDMIN_C, 2
+		 *      SPDIFIN, 3
+		 *      PDMIN,  4
+		 *      NONE,
+		 *      TDMIN_LB, 6
+		 *      LOOPBACK, 7
+		 */
+		resample_module = <3>;
+
+		status = "disabled";
+	};
+
+	vad:vad {
+		compatible = "amlogic, snd-vad";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_GATE_TOVAD
+			&clkc CLKID_FCLK_DIV5
+			&clkaudio CLKID_AUDIO_VAD>;
+		clock-names = "gate", "pll", "clk";
+
+		interrupts = <GIC_SPI 155 IRQ_TYPE_EDGE_RISING
+				GIC_SPI 47 IRQ_TYPE_EDGE_RISING>;
+		interrupt-names = "irq_wakeup", "irq_frame_sync";
+
+		/*
+		 * Data src sel:
+		 * 0: tdmin_a;
+		 * 1: tdmin_b;
+		 * 2: tdmin_c;
+		 * 3: spdifin;
+		 * 4: pdmin;
+		 * 5: loopback_b;
+		 * 6: tdmin_lb;
+		 * 7: loopback_a;
+		 */
+		src = <4>;
+
+		/*
+		 * deal with hot word in user space or kernel space
+		 * 0: in user space
+		 * 1: in kernel space
+		 */
+		level = <1>;
+
+		status = "disabled";
+	};
+
+	loopbacka:loopback@0 {
+		compatible = "amlogic, tm2-loopbacka";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_GATE_PDM
+			&clkc CLKID_FCLK_DIV3
+			&clkc CLKID_MPLL3
+			&clkaudio CLKID_AUDIO_PDMIN0
+			&clkaudio CLKID_AUDIO_PDMIN1
+			&clkc CLKID_MPLL0
+			&clkaudio CLKID_AUDIO_MCLK_A>;
+		clock-names = "pdm_gate",
+			"pdm_sysclk_srcpll",
+			"pdm_dclk_srcpll",
+			"pdm_dclk",
+			"pdm_sysclk",
+			"tdminlb_mpll",
+			"tdminlb_mclk";
+
+		/* datain src
+		 * 0: tdmin_a;
+		 * 1: tdmin_b;
+		 * 2: tdmin_c;
+		 * 3: spdifin;
+		 * 4: pdmin;
+		 */
+		datain_src = <0>;
+		datain_chnum = <6>;
+		datain_chmask = <0xf>;
+		/* config which data pin for loopback */
+		datain-lane-mask-in = <0 1 1 1>;
+
+		/* calc mclk for datalb */
+		mclk-fs = <256>;
+
+		/* tdmin_lb src
+		 * 0: tdmoutA
+		 * 1: tdmoutB
+		 * 2: tdmoutC
+		 * 3: PAD_TDMINA_DIN*, refer to core pinmux
+		 * 4: PAD_TDMINB_DIN*, refer to core pinmux
+		 * 5: PAD_TDMINC_DIN*, refer to core pinmux
+		 * 6: PAD_TDMINA_D*, oe, refer to core pinmux
+		 * 7: PAD_TDMINB_D*, oe, refer to core pinmux
+		 */
+		/* if tdmin_lb >= 3, use external loopback */
+		datalb_src = <0>;
+		datalb_chnum = <6>;
+		datalb_chmask = <0xf>;
+		/* config which data pin as loopback */
+		datalb-lane-mask-in = <1 1 1 0>;
+
+		status = "okay";
+	};
+
+	loopbackb:loopback@1 {
+		compatible = "amlogic, tm2-loopbackb";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_GATE_PDM
+			&clkc CLKID_FCLK_DIV3
+			&clkc CLKID_MPLL3
+			&clkaudio CLKID_AUDIO_PDMIN0
+			&clkaudio CLKID_AUDIO_PDMIN1
+			&clkc CLKID_MPLL0
+			&clkaudio CLKID_AUDIO_MCLK_A>;
+		clock-names = "pdm_gate",
+			"pdm_sysclk_srcpll",
+			"pdm_dclk_srcpll",
+			"pdm_dclk",
+			"pdm_sysclk",
+			"tdminlb_mpll",
+			"tdminlb_mclk";
+
+		/* calc mclk for datain_lb */
+		mclk-fs = <256>;
+
+		/* datain src
+		 * 0: tdmin_a;
+		 * 1: tdmin_b;
+		 * 2: tdmin_c;
+		 * 3: spdifin;
+		 * 4: pdmin;
+		 */
+		datain_src = <4>;
+		datain_chnum = <4>;
+		datain_chmask = <0xf>;
+		/* config which data pin for loopback */
+		datain-lane-mask-in = <1 0 1 0>;
+
+		/* tdmin_lb src
+		 * 0: tdmoutA
+		 * 1: tdmoutB
+		 * 2: tdmoutC
+		 * 3: PAD_TDMINA_DIN*, refer to core pinmux
+		 * 4: PAD_TDMINB_DIN*, refer to core pinmux
+		 * 5: PAD_TDMINC_DIN*, refer to core pinmux
+		 * 6: PAD_TDMINA_D*, oe, refer to core pinmux
+		 * 7: PAD_TDMINB_D*, oe, refer to core pinmux
+		 */
+		/* if tdmin_lb >= 3, use external loopback */
+		datalb_src = <1>;
+		datalb_chnum = <2>;
+		datalb_chmask = <0x3>;
+		/* config which data pin as loopback */
+		datalb-lane-mask-in = <1 0 0 0>;
+
+		status = "disabled";
+	};
+}; /* end of audiobus */
+&earc {
+
+		status = "okay";
+	};
+
+
+&pinctrl_periphs {
+	/* audio pin mux */
+
+	tdma_mclk: tdma_mclk {
+		mux { /* GPIOZ_0 */
+			groups = "mclk0_z";
+			function = "mclk0";
+		};
+	};
+
+	tdmout_a: tdmout_a {
+		mux { /* GPIOZ_1, GPIOZ_2, GPIOZ_3, GPIOZ_4, GPIOZ_5*/
+			groups = "tdma_sclk_z",
+				"tdma_fs_z",
+				"tdma_dout0_z",
+				"tdma_dout1_z",
+				"tdma_dout2_z";
+			function = "tdma_out";
+			bias-pull-down;
+		};
+	};
+
+	tdmout_c: tdmout_c {
+		mux { /* GPIODV_7, GPIODV_8, GPIODV_9 */
+			groups = "tdmc_sclk",
+				"tdmc_fs",
+				"tdmc_dout0";
+			function = "tdmc_out";
+		};
+	};
+
+	tdmin_c: tdmin_c {
+		mux { /* GPIODV_10 */
+			groups = "tdmc_din1";
+			function = "tdmc_in";
+		};
+	};
+
+	spdifin_a: spdifin_a {
+		mux { /* GPIODV_5 */
+			groups = "spdif_in";
+			function = "spdif_in";
+		};
+	};
+
+	spdifout_a: spdifout_a {
+		mux { /* GPIODV_4 */
+			groups = "spdif_out_dv4";
+			function = "spdif_out";
+		};
+	};
+
+	spdifout_a_mute: spdifout_a_mute {
+		mux { /* GPIODV_4 */
+			groups = "GPIODV_4";
+			function = "gpio_periphs";
+		};
+	};
+
+	pdmin: pdmin {
+		mux { /* GPIOZ_7, GPIOZ_0,  */
+			groups = "pdm_dclk_z",
+				"pdm_din1_z0";
+			function = "pdm";
+		};
+	};
+
+	/*backlight*/
+	bl_pwm_vs_on_pins:bl_pwm_vs_on_pin {
+		mux {
+			groups = "pwm_vs_z6";
+			function = "pwm_vs";
+		};
+	};
+	bl_pwm_off_pins:bl_pwm_off_pin {
+		mux {
+			groups = "GPIODV_2";
+			function = "gpio_periphs";
+			output-low;
+		};
+	};
+
+	dvb_s_ts1_pins: dvb_s_ts1_pins {
+		mux { /* GPIOH_4 GPIOH_5 GPIOH_6 GPIOH_7 */
+			groups = "tsin_b_din0",
+			"tsin_b_clk",
+			"tsin_b_sop",
+			"tsin_b_valid";
+			function = "tsin_b";
+		};
+	};
+
+}; /* end of pinctrl_periphs */
+
+&pinctrl_aobus {
+	spdifout: spdifout {
+		mux { /* gpiao_10 */
+			groups = "spdif_out_ao";
+			function = "spdif_out_ao";
+		};
+	};
+};  /* end of pinctrl_aobus */
+
+&audio_data{
+	status = "okay";
+};
+
+&i2c2 {
+	status = "disabled";
+	pinctrl-names="default";
+	pinctrl-0=<&i2c2_z_pins>;
+	clock-frequency = <400000>;
+
+	tas5805: tas5805@5c {
+		compatible = "ti,tas5805";
+		#sound-dai-cells = <0>;
+		codec_name = "tas5805";
+		reg = <0x2e>;
+		reset_pin = <&gpio_ao GPIOAO_6 GPIO_ACTIVE_HIGH>;
+		status = "disabled";
+	};
+};
+
+&i2c3 {
+	status = "okay";
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&i2c3_h1_pins>;
+	pinctrl-1 = <&i2c3_h1_pins_slp_input>;
+	clock-frequency = <400000>;
+
+	ad82584f: ad82584f@62 {
+		compatible = "ESMT, ad82584f";
+		#sound-dai-cells = <0>;
+		reg = <0x31>;
+		status = "disabled";
+		reset_pin = <&gpio GPIOH_13 0>;
+		no_mclk;
+	};
+
+	tas5805_4c: tas5805@4c {
+		compatible = "ti,tas5805";
+		#sound-dai-cells = <0>;
+		reg = <0x4c>;
+		master_vol = /bits/ 8 <150>; /* 0 ~ 232 */
+		gpio-fb = <&gpio GPIOZ_8 0>;
+		reset_pin = <&gpio_ao GPIOAO_6 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+
+	tas5805_4d: tas5805@4d {
+		compatible = "ti,tas5805";
+		#sound-dai-cells = <0>;
+		reg = <0x4d>;
+		master_vol = /bits/ 8 <150>; /* 0 ~ 232 */
+		gpio-fb = <&gpio GPIOZ_9 0>;
+		reset_pin = <&gpio_ao GPIOAO_6 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+
+	tas5805_4e: tas5805@4e {
+		compatible = "ti,tas5805";
+		#sound-dai-cells = <0>;
+		reg = <0x4e>;
+		master_vol = /bits/ 8 <150>; /* 0 ~ 232 */
+		gpio-fb = <&gpio GPIOZ_10 0>;
+		reset_pin = <&gpio_ao GPIOAO_6 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+};
+
+
+&sd_emmc_c {
+	status = "okay";
+	emmc {
+		caps = "MMC_CAP_8_BIT_DATA",
+			 "MMC_CAP_MMC_HIGHSPEED",
+			 "MMC_CAP_SD_HIGHSPEED",
+			 "MMC_CAP_NONREMOVABLE",
+			 "MMC_CAP_1_8V_DDR",
+			 "MMC_CAP_HW_RESET",
+			 "MMC_CAP_ERASE",
+			 "MMC_CAP_CMD23";
+		caps2 = "MMC_CAP2_HS200", "MMC_CAP2_HS400";
+		f_min = <400000>;
+		f_max = <200000000>;
+	};
+};
+
+
+
+&spifc {
+	status = "disabled";
+	spi-nor@0 {
+		cs_gpios = <&gpio BOOT_13 GPIO_ACTIVE_HIGH>;
+	};
+};
+
+&slc_nand {
+	status = "disabled";
+	plat-names = "bootloader", "nandnormal";
+	plat-num = <2>;
+	plat-part-0 = <&bootloader>;
+	plat-part-1 = <&nandnormal>;
+	bootloader: bootloader{
+		enable_pad = "ce0";
+		busy_pad = "rb0";
+		timming_mode = "mode5";
+		bch_mode = "bch8_1k";
+		t_rea = <20>;
+		t_rhoh = <15>;
+		chip_num = <1>;
+		part_num = <0>;
+		rb_detect = <1>;
+	};
+	nandnormal: nandnormal{
+		enable_pad = "ce0";
+		busy_pad = "rb0";
+		timming_mode = "mode5";
+		bch_mode = "bch8_1k";
+		plane_mode = "twoplane";
+		t_rea = <20>;
+		t_rhoh = <15>;
+		chip_num = <2>;
+		part_num = <3>;
+		partition = <&nand_partitions>;
+		rb_detect = <1>;
+	};
+	nand_partitions:nand_partition{
+		/*
+		 * if bl_mode is 1, tpl size was generate by
+		 * fip_copies * fip_size which
+		 * will not skip bad when calculating
+		 * the partition size;
+		 *
+		 * if bl_mode is 0,
+		 * tpl partition must be comment out.
+		 */
+		tpl{
+			offset=<0x0 0x0>;
+			size=<0x0 0x0>;
+		};
+		logo{
+			offset=<0x0 0x0>;
+			size=<0x0 0x200000>;
+		};
+		recovery{
+			offset=<0x0 0x0>;
+			size=<0x0 0x1000000>;
+		};
+		boot{
+			offset=<0x0 0x0>;
+			size=<0x0 0x1000000>;
+		};
+		system{
+			offset=<0x0 0x0>;
+			size=<0x0 0x4000000>;
+		};
+		data{
+			offset=<0xffffffff 0xffffffff>;
+			size=<0x0 0x0>;
+		};
+	};
+};
+
+&ethmac {
+	status = "okay";
+	mc_val = <0x4be04>;
+
+	internal_phy=<1>;
+};
+
+&uart_A {
+	status = "okay";
+};
+
+&dwc3 {
+	status = "okay";
+};
+
+&usb2_phy_v2 {
+	status = "okay";
+	portnum = <3>;
+};
+
+&usb3_phy_v2 {
+	status = "okay";
+	portnum = <2>;
+	portconfig-30 = <1>;
+	portconfig-31 = <1>;
+};
+
+&usb_otg {
+	status = "okay";
+	otg = <0>;
+};
+
+&dwc2_a {
+	status = "okay";
+	/** 0: normal, 1: otg+dwc3 host only, 2: otg+dwc3 device only*/
+	controller-type = <1>;
+};
+
+&pcie_A {
+	reset-gpio = <&gpio_ao GPIOAO_4 GPIO_ACTIVE_HIGH>;
+	status = "disable";
+};
+
+&pcie_B {
+	/* ab311 only pcie a, no pcie b */
+	status = "disable";
+};
+
+&spicc0 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&spicc0_pins_h>;
+	cs-gpios = <&gpio GPIOH_20 0>;
+};
+
+&meson_fb {
+	status = "disabled";
+	display_size_default = <1920 1080 1920 2160 32>;
+	mem_size = <0x00800000 0x1980000 0x100000 0x100000 0x800000>;
+	logo_addr = "0x7f800000";
+	mem_alloc = <0>;
+	pxp_mode = <0>; /** 0:normal mode 1:pxp mode */
+};
+&drm_vpu {
+	status = "okay";
+	logo_addr = "0x7f800000";
+};
+
+&drm_amhdmitx {
+	status = "disabled";
+	hdcp = "disabled";
+};
+
+&drm_lcd {
+	status = "okay";
+};
+&pwm_AO_cd {
+	status = "okay";
+};
+
+&saradc {
+	status = "okay";
+};
+
+&i2c1 {
+	status = "okay";
+	clock-frequency = <300000>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&i2c1_h_pins>;
+	pinctrl-1 = <&i2c1_h_pins_slp_input>;
+
+	lcd_extern_i2c0: lcd_extern_i2c@0 {
+		compatible = "lcd_ext, i2c";
+		dev_name = "i2c_T5800Q";
+		reg = <0x1c>;
+		status = "okay";
+	};
+
+	lcd_extern_i2c1: lcd_extern_i2c@1 {
+		compatible = "lcd_ext, i2c";
+		dev_name = "i2c_ANX6862";
+		reg = <0x20>;
+		status = "okay";
+	};
+
+	lcd_extern_i2c2: lcd_extern_i2c@2 {
+		compatible = "lcd_ext, i2c";
+		dev_name = "i2c_ANX7911";
+		reg = <0x74>;
+		status = "okay";
+	};
+};
+
+&pwm_ab {
+	status = "okay";
+};
+
+&pwm_cd {
+	status = "okay";
+};
+
+&efuse {
+	status = "okay";
+};
+
diff --git a/arch/arm/boot/dts/amlogic/tm2_t962x3_llama_drm_v12.dts b/arch/arm/boot/dts/amlogic/tm2_t962x3_llama_drm_v12.dts
new file mode 100644
index 000000000000..78665e121248
--- /dev/null
+++ b/arch/arm/boot/dts/amlogic/tm2_t962x3_llama_drm_v12.dts
@@ -0,0 +1,2026 @@
+/*
+ * arch/arm/boot/dts/amlogic/tm2_t962x3_ab301.dts
+ *
+ * Copyright (C) 2017 Amlogic, Inc. All rights reserved.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful, but WITHOUT
+ * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+ * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+ * more details.
+ *
+ */
+
+/dts-v1/;
+
+#include "mesontm2.dtsi"
+#include "partition_tv_ab_rdk.dtsi"
+#include "mesontm2_t962x3_llama-panel_v12.dtsi"
+#include "mesontm2_drm.dtsi"
+
+/ {
+	model = "Amlogic TM2 T962X3 AB301";
+	amlogic-dt-id = "tm2_t962x3_ab301";
+	compatible = "amlogic, tm2_t962x3_ab301";
+
+	aliases {
+		serial0 = &uart_AO;
+		serial1 = &uart_A;
+		serial2 = &uart_B;
+		serial3 = &uart_C;
+		serial4 = &uart_AO_B;
+		tsensor0 = &p_tsensor;
+		tsensor1 = &d_tsensor;
+		tsensor2 = &s_tsensor;
+		i2c0 = &i2c0;
+		i2c1 = &i2c1;
+		i2c2 = &i2c2;
+		i2c3 = &i2c3;
+		i2c4 = &i2c_AO;
+		spi0 = &spicc0;
+		spi1 = &spicc1;
+	};
+
+	memory@00000000 {
+		device_type = "memory";
+		linux,usable-memory = <0x0 0xf5800000>;
+	};
+
+	reserved-memory {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		ranges;
+		/* global autoconfigured region for contiguous allocations */
+		ramoops@0x07400000 {
+			compatible = "ramoops";
+			reg = <0x07400000 0x00100000>;
+			record-size = <0x8000>;
+			console-size = <0x8000>;
+			ftrace-size = <0x40000>;
+		};
+
+		secmon_reserved: linux,secmon {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x400000>;
+			alignment = <0x400000>;
+			alloc-ranges = <0x05000000 0x400000>;
+		};
+
+		logo_reserved:linux,meson-fb {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x800000>;
+			alignment = <0x400000>;
+			alloc-ranges = <0x7f800000 0x800000>;
+		};
+
+		lcd_tcon_reserved:linux,lcd_tcon {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0xc00000>;
+			alignment = <0x400000>;
+			alloc-ranges = <0x7ec00000 0xc00000>;
+		};
+
+		codec_mm_cma:linux,codec_mm_cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			/* ion_codec_mm max can alloc size 80M*/
+			size = <0x18400000>;
+			alignment = <0x400000>;
+			linux,contiguous-region;
+			alloc-ranges = <0x30000000 0x50000000>;
+		};
+
+		/* codec shared reserved */
+		codec_mm_reserved:linux,codec_mm_reserved {
+			compatible = "amlogic, codec-mm-reserved";
+			size = <0x0>;
+			alignment = <0x100000>;
+			//no-map;
+		};
+
+		ion_cma_reserved:linux,ion-dev {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0xC800000>;
+			alignment = <0x400000>;
+		};
+
+		/*  vdin0 CMA pool */
+		//vdin0_cma_reserved:linux,vdin0_cma {
+		//	compatible = "shared-dma-pool";
+		//	reusable;
+			/* 3840x2160x4x4 ~=128 M */
+		//	size = <0xc400000>;
+		//	alignment = <0x400000>;
+		//};
+
+		/*  vdin1 CMA pool */
+		vdin1_cma_reserved:linux,vdin1_cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			/* 1920x1080x2x4  =16 M */
+			size = <0x1400000>;
+			alignment = <0x400000>;
+		};
+
+		/*demod_reserved:linux,demod {
+		 *	compatible = "amlogic, demod-mem";
+		 *	size = <0x800000>; //8M //100m 0x6400000
+		 *	alloc-ranges = <0x0 0x30000000>;
+		 *	//multi-use;
+		 *	//no-map;
+		 *};
+		 */
+
+		demod_cma_reserved:linux,demod_cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			/* 8M */
+			size = <0x0800000>;
+			alignment = <0x400000>;
+		};
+
+		/*di CMA pool */
+		di_cma_reserved:linux,di_cma {
+			compatible = "shared-dma-pool";
+			reusable;
+			/* buffer_size = 3621952(yuv422 8bit)
+			 *  | 4736064(yuv422 10bit)
+			 *  | 4074560(yuv422 10bit full pack mode)
+			 * 10x3621952=34.6M(0x23) support 8bit
+			 * 10x4736064=45.2M(0x2e) support 12bit
+			 * 10x4074560=40M(0x28) support 10bit
+			 */
+			size = <0x02800000>;
+			alignment = <0x400000>;
+		};
+
+		/* for hdmi rx emp use */
+		/* hdmirx_emp_cma_reserved:linux,emp_cma { */
+			/*compatible = "shared-dma-pool";*/
+			/*linux,phandle = <5>;*/
+			/*reusable;*/
+			/* 4M for emp to ddr */
+			/* 32M for tmds to ddr */
+			/*size = <0x400000>;*/
+			/*alignment = <0x400000>;*/
+			/* alloc-ranges = <0x400000 0x2000000>; */
+		/*};*/
+
+		/* POST PROCESS MANAGER */
+		ppmgr_reserved:linux,ppmgr {
+			compatible = "amlogic, ppmgr_memory";
+			size = <0x0>;
+		};
+
+		picdec_cma_reserved:linux,picdec {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x0>;
+			alignment = <0x0>;
+			linux,contiguous-region;
+		};
+		dsp_fw_reserved:linux,dsp_fw {
+			compatible = "shared-dma-pool";
+			reusable;
+			size = <0x01000000>;
+			alignment = <0x00400000>;
+			alloc-ranges = <0x30000000 0x01000000>;
+		};
+	}; /* end of reserved-memory */
+	galcore {
+		status = "okay";
+	};
+	codec_mm {
+		compatible = "amlogic, codec, mm";
+		status = "okay";
+		memory-region = <&codec_mm_cma &codec_mm_reserved>;
+	};
+
+	picdec {
+		compatible = "amlogic, picdec";
+		memory-region = <&picdec_cma_reserved>;
+		dev_name = "picdec";
+		status = "okay";
+	};
+
+	vdetect {
+		compatible = "amlogic, vdetect";
+		dev_name = "vdetect";
+		status = "okay";
+	};
+
+	ppmgr {
+		compatible = "amlogic, ppmgr";
+		memory-region = <&ppmgr_reserved>;
+		status = "okay";
+	};
+
+	deinterlace {
+		compatible = "amlogic, deinterlace";
+		status = "okay";
+		/* 0:use reserved; 1:use cma; 2:use cma as reserved */
+		flag_cma = <1>;
+		//memory-region = <&di_reserved>;
+		memory-region = <&di_cma_reserved>;
+		interrupts = <0 46 1
+				0 40 1>;
+		interrupt-names = "pre_irq", "post_irq";
+		clocks = <&clkc CLKID_VPU_CLKB_TMP_COMP>,
+			<&clkc CLKID_VPU_CLKB_COMP>;
+		clock-names = "vpu_clkb_tmp_composite",
+			"vpu_clkb_composite";
+		clock-range = <334 667>;
+		/* buffer-size = <3621952>;(yuv422 8bit) */
+		buffer-size = <4074560>;/*yuv422 fullpack*/
+		/* reserve-iomap = "true"; */
+		/* if enable nr10bit, set nr10bit-support to 1 */
+		post-wr-support = <1>;
+		nr10bit-support = <1>;
+		nrds-enable = <1>;
+		pps-enable = <1>;
+	};
+
+	vout {
+		compatible = "amlogic, vout";
+		status = "okay";
+		fr_auto_policy = <0>;
+	};
+
+	/* Audio Related start */
+	pdm_codec:dummy {
+		#sound-dai-cells = <0>;
+		compatible = "amlogic, pdm_dummy_codec";
+		status = "okay";
+	};
+
+	dummy_codec:dummy {
+		#sound-dai-cells = <0>;
+		compatible = "amlogic, aml_dummy_codec";
+		status = "okay";
+	};
+
+	tl1_codec:codec {
+		#sound-dai-cells = <0>;
+		compatible = "amlogic, tl1_acodec";
+		status = "okay";
+		reg = <0xff632000 0x1c>;
+		tdmout_index = <0>;
+		tdmin_index = <0>;
+		dat1_ch_sel = <1>;
+	};
+
+	aml_dtv_demod {
+		compatible = "amlogic, ddemod-tm2";
+		dev_name = "aml_dtv_demod";
+		status = "disabled";
+
+		//pinctrl-names="dtvdemod_agc";
+		//pinctrl-0=<&dtvdemod_agc>;
+
+		clocks = <&clkc CLKID_DAC_CLK>;
+		clock-names = "vdac_clk_gate";
+
+		reg = <0xff650000 0x4000	/*dtv demod base*/
+			   0xff63c000 0x2000	/*hiu reg base*/
+			   0xff800000 0x1000	/*io_aobus_base*/
+			   0xffd01000 0x1000	/*reset*/
+			>;
+
+		dtv_demod0_mem = <0>;	// need move to aml_dtv_demod ?
+		spectrum = <1>;
+		cma_flag = <1>;
+		cma_mem_size = <8>;
+		memory-region = <&demod_cma_reserved>;//<&demod_reserved>;
+	};
+
+	auge_sound {
+		compatible = "amlogic, tm2-sound-card";
+		aml-audio-card,name = "AML-AUGESOUND";
+
+		avout_mute-gpios = <>;
+
+		aml-audio-card,dai-link@0 {
+			format = "i2s";
+			mclk-fs = <256>;
+			continuous-clock;
+			//bitclock-inversion;
+			//frame-inversion;
+			/* master mode */
+			bitclock-master = <&tdma>;
+			frame-master = <&tdma>;
+			/* slave mode */
+			/*
+			 * bitclock-master = <&tdmacodec>;
+			 * frame-master = <&tdmacodec>;
+			 */
+			/* suffix-name, sync with android audio hal used for */
+			suffix-name = "alsaPORT-i2s";
+			tdmacpu: cpu {
+				sound-dai = <&tdma>;
+				dai-tdm-slot-tx-mask =
+							<1 1>;
+				dai-tdm-slot-rx-mask =
+							<1 1>;
+				dai-tdm-slot-num = <2>;
+				dai-tdm-slot-width = <32>;
+				system-clock-frequency = <12288000>;
+			};
+			tdmacodec: codec {
+				//sound-dai = <&dummy_codec>;
+				prefix-names = "AMP";
+				sound-dai = <&tas5805_4c
+							&tas5805_4d
+							&tas5805_4e>;
+			};
+		};
+
+		aml-audio-card,dai-link@1 {
+			format = "i2s";
+			mclk-fs = <256>;
+			//continuous-clock;
+			//bitclock-inversion;
+			//frame-inversion;
+			/* master mode */
+			bitclock-master = <&tdmb>;
+			frame-master = <&tdmb>;
+			/* slave mode */
+			//bitclock-master = <&tdmbcodec>;
+			//frame-master = <&tdmbcodec>;
+			/* suffix-name, sync with android audio hal used for */
+			suffix-name = "alsaPORT-pcm";
+			cpu {
+				sound-dai = <&tdmb>;
+				dai-tdm-slot-tx-mask = <1 1>;
+				dai-tdm-slot-rx-mask = <1 1>;
+				dai-tdm-slot-num = <2>;
+				/*
+				 * dai-tdm-slot-tx-mask =
+				 *	<1 1 1 1 1 1 1 1>;
+				 * dai-tdm-slot-rx-mask =
+				 *	<1 1 1 1 1 1 1 1>;
+				 * dai-tdm-slot-num = <8>;
+				 */
+				dai-tdm-slot-width = <32>;
+				system-clock-frequency = <12288000>;
+			};
+			tdmbcodec: codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@2 {
+			format = "i2s";
+			mclk-fs = <256>;
+			//continuous-clock;
+			//bitclock-inversion;
+			//frame-inversion;
+			/* master mode */
+			bitclock-master = <&tdmc>;
+			frame-master = <&tdmc>;
+			/* slave mode */
+			//bitclock-master = <&tdmccodec>;
+			//frame-master = <&tdmccodec>;
+			/* suffix-name, sync with android audio hal used for */
+			//suffix-name = "alsaPORT-tdm";
+			cpu {
+				sound-dai = <&tdmc>;
+				dai-tdm-slot-tx-mask = <1 1>;
+				dai-tdm-slot-rx-mask = <1 1>;
+				dai-tdm-slot-num = <2>;
+				dai-tdm-slot-width = <32>;
+				system-clock-frequency = <12288000>;
+			};
+			tdmccodec: codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@3 {
+			mclk-fs = <64>;
+			/* suffix-name, sync with android audio hal used for */
+			suffix-name = "alsaPORT-pdm";
+			cpu {
+				sound-dai = <&pdm>;
+			};
+			codec {
+				sound-dai = <&pdm_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@4 {
+			mclk-fs = <128>;
+			continuous-clock;
+			/* suffix-name, sync with android audio hal used for */
+			suffix-name = "alsaPORT-spdif";
+			cpu {
+				sound-dai = <&spdifa>;
+				system-clock-frequency = <6144000>;
+			};
+			codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@5 {
+			mclk-fs = <128>;
+			suffix-name = "alsaPORT-spdifb";
+			cpu {
+				sound-dai = <&spdifb>;
+				system-clock-frequency = <6144000>;
+			};
+			codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@6 {
+			mclk-fs = <256>;
+			suffix-name = "alsaPORT-tv";
+			cpu {
+				sound-dai = <&extn>;
+				system-clock-frequency = <12288000>;
+			};
+			codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@7 {
+			mclk-fs = <256>;
+			suffix-name = "alsaPORT-earc";
+			cpu {
+				sound-dai = <&earc>;
+				system-clock-frequency = <12288000>;
+			};
+			codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+
+		aml-audio-card,dai-link@8 {
+			mclk-fs = <256>;
+			continuous-clock;
+			suffix-name = "alsaPORT-loopback";
+			cpu {
+				sound-dai = <&loopbacka>;
+				system-clock-frequency = <12288000>;
+			};
+			codec {
+				sound-dai = <&dummy_codec>;
+			};
+		};
+	};
+	/* Audio Related end */
+
+	dvb {
+		compatible = "amlogic, dvb";
+		dev_name = "dvb";
+		status = "okay";
+		fe0_mode = "external";
+		fe0_demod = "Si2168";
+		fe0_i2c_adap_id = <&i2c0>;
+		fe0_demod_i2c_addr = <0x65>;
+		fe0_ts = <1>;
+		fe0_reset_value = <0>;
+		fe0_reset_gpio = <&gpio GPIODV_5 GPIO_ACTIVE_HIGH>;
+
+		ts1 = "serial";
+		ts1_control = <0x800>;
+		ts1_invert = <0>;
+		ts3 = "serial";
+		ts3_control = <0x800>;
+		ts3_invert = <0>;
+
+		interrupts = <0 23 1
+				0 5 1
+				0 53 1
+				0 19 1
+				0 25 1
+				0 18 1
+				0 24 1>;
+		interrupt-names = "demux0_irq",
+				"demux1_irq",
+				"demux2_irq",
+				"dvr0_irq",
+				"dvr1_irq",
+				"dvrfill0_fill",
+				"dvrfill1_flush";
+		pinctrl-names = "s_ts1";
+		pinctrl-0 = <&dvb_s_ts1_pins>;
+		clocks = <&clkc CLKID_DEMUX
+			&clkc CLKID_ASYNC_FIFO
+			&clkc CLKID_AHB_ARB0
+/*		&clkc CLKID_DOS_PARSER>;*/
+		&clkc CLKID_U_PARSER>;
+		clock-names = "demux", "asyncfifo", "ahbarb0", "uparsertop";
+	};
+
+	tvafe_avin_detect {
+		compatible = "amlogic, tm2_tvafe_avin_detect";
+		status = "okay";
+		device_mask = <1>;/*bit0:ch1;bit1:ch2*/
+		interrupts = <0 12 1>,
+				<0 13 1>;
+	};
+
+	amlvecm {
+		compatible = "amlogic, vecm-tm2";
+		dev_name = "aml_vecm";
+		status = "okay";
+		gamma_en = <1>;/*1:enabel ;0:disable*/
+		wb_en = <1>;/*1:enabel ;0:disable*/
+		cm_en = <0>;/*1:enabel ;0:disable*/
+		wb_sel = <1>;/*1:mtx ;0:gainoff*/
+		vlock_en = <1>;/*1:enable;0:disable*/
+		vlock_mode = <0x4>;
+		/* vlock work mode:
+		 *bit0:auto ENC
+		 *bit1:auto PLL
+		 *bit2:manual PLL
+		 *bit3:manual ENC
+		 *bit4:manual soft ENC
+		 *bit5:manual MIX PLL ENC
+		 */
+		 vlock_pll_m_limit = <1>;
+		 vlock_line_limit = <3>;
+	};
+
+	amdolby_vision {
+		compatible = "amlogic, dolby_vision_tm2";
+		dev_name = "aml_amdolby_vision_driver";
+		status = "okay";
+		tv_mode = <1>;/*1:enabel ;0:disable*/
+	};
+
+	vdin@0 {
+		compatible = "amlogic, vdin";
+		/*memory-region = <&vdin0_cma_reserved>;*/
+		status = "okay";
+		/*bit0:(1:share with codec_mm;0:cma alone)
+		 *bit8:(1:alloc in discontinus way;0:alone in continuous way)
+		 */
+		flag_cma = <0x101>;
+		/*MByte, if 10bit disable: 64M(YUV422),
+		 *if 10bit enable: 64*1.5 = 96M(YUV422)
+		 *if support 4K2K-YUV444-10bit-WR:3840*2160*4*6 ~= 200M
+		 *if support 4K2K-YUV422-10bit-wr:3840*2160*3*6 ~= 160M
+		 *if support 4K2K-YUV422-8BIT-WR:3840*2160*2*4 ~= 64M
+		 *if support 1080p-YUV422-8BIT-WR:1920*1080*2*4 ~= 16M
+		 *worst case:(4096*2160*4 + 2M(afbce issue)) *6buf = 214.5M
+		 *for double write 4k, need extra 25M for 960x540(1/4 down)
+		 */
+		cma_size = <240>;
+		interrupts = <0 83 1 /* vdin0 vsync */
+			      0 72 1>;/* vpu crash */
+		rdma-irq = <2>;
+		clocks = <&clkc CLKID_FCLK_DIV5>,
+			<&clkc CLKID_VDIN_MEAS_COMP>;
+		clock-names = "fclk_div5", "cts_vdin_meas_clk";
+		vdin_id = <0>;
+		/*vdin write mem color depth support:
+		 * bit0:support 8bit
+		 * bit1:support 9bit
+		 * bit2:support 10bit
+		 * bit3:support 12bit
+		 * bit4:support yuv422 10bit full pack mode (from txl new add)
+		 * bit8:use 8bit  at 4k_50/60hz_10bit
+		 * bit9:use 10bit at 4k_50/60hz_10bit
+		 * bit10: support 10bit when double write
+		 */
+		tv_bit_mode = <0x215>;
+		/* afbce_bit_mode: (amlogic frame buff compression encoder)
+		 * bit0 -- enable afbce
+		 * bit1 -- enable afbce compression-lossy
+		 * bit4 -- afbce for 4k
+		 * bit5 -- afbce for 1080p
+		 * bit6 -- afbce for 720p
+		 * bit7 -- afbce for smaller resolution
+		 */
+		afbce_bit_mode = <0x11>;
+		/*urgent_en*/
+		double_write_en;
+	};
+
+	vdin@1 {
+		compatible = "amlogic, vdin";
+		memory-region = <&vdin1_cma_reserved>;
+		status = "okay";
+		/*bit0:(1:share with codec_mm;0:cma alone)
+		 *bit8:(1:alloc in discontinus way;0:alone in continuous way)
+		 */
+		flag_cma = <0>;
+		interrupts = <0 85 1>;
+		rdma-irq = <4>;
+		clocks = <&clkc CLKID_FCLK_DIV5>,
+			<&clkc CLKID_VDIN_MEAS_COMP>;
+		clock-names = "fclk_div5", "cts_vdin_meas_clk";
+		vdin_id = <1>;
+		/*vdin write mem color depth support:
+		 *bit0:support 8bit
+		 *bit1:support 9bit
+		 *bit2:support 10bit
+		 *bit3:support 12bit
+		 */
+		tv_bit_mode = <0x15>;
+	};
+
+	tvafe {
+		compatible = "amlogic, tvafe-tm2";
+		/*memory-region = <&tvafe_cma_reserved>;*/
+		status = "okay";
+		flag_cma = <1>;/*1:share with codec_mm;0:cma alone*/
+		cma_size = <5>;/*MByte*/
+		reg = <0xff654000 0x2000>;/*tvafe reg base*/
+		reserve-iomap = "true";
+		tvafe_id = <0>;
+		//pinctrl-names = "default";
+		/*!!particular sequence, no more and no less!!!*/
+		tvafe_pin_mux = <
+				3 /* TVAFE_CVBS_IN2, CVBS_IN0 = 0 */
+				1 /* TVAFE_CVBS_IN0, CVBS_IN1 */
+				2 /* TVAFE_CVBS_IN1, CVBS_IN2 */
+				4 /* TVAFE_CVBS_IN3, CVBS_IN3 */
+		>;
+		clocks = <&clkc CLKID_DAC_CLK>;
+		clock-names = "vdac_clk_gate";
+
+		cutwindow_val_h = <0 0 0 0 8>; /* level 0~4 */
+		cutwindow_val_v = <4 8 14 16 24>;  /* level 0~4 */
+	};
+
+	vbi {
+		compatible = "amlogic, vbi";
+		status = "okay";
+		interrupts = <0 83 1>;
+	};
+
+	cvbsout {
+		compatible = "amlogic, cvbsout-tm2";
+		status = "disabled";
+		clocks = <&clkc CLKID_VCLK2_ENCI
+			&clkc CLKID_VCLK2_VENCI0
+			&clkc CLKID_VCLK2_VENCI1
+			&clkc CLKID_DAC_CLK>;
+		clock-names = "venci_top_gate",
+			"venci_0_gate",
+			"venci_1_gate",
+			"vdac_clk_gate";
+		/* clk path */
+		/* 0:vid_pll vid2_clk */
+		/* 1:gp0_pll vid2_clk */
+		/* 2:vid_pll vid1_clk */
+		/* 3:gp0_pll vid1_clk */
+		clk_path = <0>;
+
+		/* performance: reg_address, reg_value */
+		/* tm2 */
+		performance = <0x1bf0  0x9
+			0x1b56  0x333
+			0x1b12  0x8080
+			0x1b05  0xfd
+			0x1c59  0xf850
+			0xffff  0x0>; /* ending flag */
+		performance_sarft = <0x1bf0  0x9
+			0x1b56  0x333
+			0x1b12  0x0
+			0x1b05  0x9
+			0x1c59  0xfc48
+			0xffff  0x0>; /* ending flag */
+		performance_revB_telecom = <0x1bf0  0x9
+			0x1b56  0x546
+			0x1b12  0x8080
+			0x1b05  0x9
+			0x1c59  0xf850
+			0xffff  0x0>; /* ending flag */
+	};
+
+	/* for external keypad */
+	adc_keypad {
+		compatible = "amlogic, adc_keypad";
+		status = "okay";
+		key_name = "power","up","down","enter","left","right","home";
+		key_num = <7>;
+		io-channels = <&saradc SARADC_CH2>,<&saradc SARADC_CH3>;
+		io-channel-names = "key-chan-2", "key-chan-3";
+		key_chan = <SARADC_CH2 SARADC_CH2 SARADC_CH2 SARADC_CH2
+			SARADC_CH2 SARADC_CH3 SARADC_CH3>;
+		key_code = <116 103 108 28 105 106 102>;
+		key_val = <0 143 266 389 512 143 266>; //val=voltage/1800mV*1023
+		key_tolerance = <40 40 40 40 40 40 40>;
+};
+
+	unifykey {
+		compatible = "amlogic, unifykey";
+		status = "okay";
+
+		unifykey-num = <22>;
+		unifykey-index-0 = <&keysn_0>;
+		unifykey-index-1 = <&keysn_1>;
+		unifykey-index-2 = <&keysn_2>;
+		unifykey-index-3 = <&keysn_3>;
+		unifykey-index-4 = <&keysn_4>;
+		unifykey-index-5 = <&keysn_5>;
+		unifykey-index-6 = <&keysn_6>;
+		unifykey-index-7 = <&keysn_7>;
+		unifykey-index-8 = <&keysn_8>;
+		unifykey-index-9 = <&keysn_9>;
+		unifykey-index-10= <&keysn_10>;
+		unifykey-index-11 = <&keysn_11>;
+		unifykey-index-12 = <&keysn_12>;
+		unifykey-index-13 = <&keysn_13>;
+		unifykey-index-14 = <&keysn_14>;
+		unifykey-index-15 = <&keysn_15>;
+		unifykey-index-16 = <&keysn_16>;
+		unifykey-index-17 = <&keysn_17>;
+		unifykey-index-18 = <&keysn_18>;
+		unifykey-index-19 = <&keysn_19>;
+		unifykey-index-20 = <&keysn_20>;
+		unifykey-index-21 = <&keysn_21>;
+
+		keysn_0: key_0{
+			key-name = "usid";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_1:key_1{
+			key-name = "mac";
+			key-device  = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_2:key_2{
+			key-name = "hdcp";
+			key-device = "secure";
+			key-type  = "sha1";
+			key-permit = "read","write","del";
+		};
+		keysn_3:key_3{
+			key-name = "secure_boot_set";
+			key-device = "efuse";
+			key-permit = "write";
+		};
+		keysn_4:key_4{
+			key-name = "mac_bt";
+			key-device = "normal";
+			key-permit = "read","write","del";
+			key-type  = "mac";
+		};
+		keysn_5:key_5{
+			key-name = "mac_wifi";
+			key-device = "normal";
+			key-permit = "read","write","del";
+			key-type  = "mac";
+		};
+		keysn_6:key_6{
+			key-name = "hdcp2_tx";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_7:key_7{
+			key-name = "hdcp2_rx";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_8:key_8{
+			key-name = "widevinekeybox";
+			key-device = "secure";
+			key-type = "sha1";
+			key-permit = "read","write","del";
+		};
+		keysn_9:key_9{
+			key-name = "deviceid";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_10:key_10{
+			key-name = "hdcp22_fw_private";
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+		keysn_11:key_11{
+			key-name = "hdcp22_rx_private";
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+		keysn_12:key_12{
+			key-name = "hdcp22_rx_fw";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_13:key_13{
+			key-name = "hdcp14_rx";
+			key-device = "normal";
+			key-type  = "sha1";
+			key-permit = "read","write","del";
+		};
+		keysn_14:key_14{
+			key-name = "prpubkeybox";// PlayReady
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+		keysn_15:key_15{
+			key-name = "prprivkeybox";// PlayReady
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+		keysn_16:key_16{
+			key-name = "lcd";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_17:key_17{
+			key-name = "lcd_extern";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_18:key_18{
+			key-name = "backlight";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_19:key_19{
+			key-name = "lcd_tcon";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+		keysn_20:key_20{
+			key-name = "attestationkeybox";// attestation key
+			key-device = "secure";
+			key-permit = "read","write","del";
+		};
+		keysn_21:key_21{
+			key-name = "lcd_tcon_spi";
+			key-device = "normal";
+			key-permit = "read","write","del";
+		};
+	}; /* End unifykey */
+
+	amlvideo2_0 {
+		compatible = "amlogic, amlvideo2";
+		dev_name = "amlvideo2";
+		status = "okay";
+		amlvideo2_id = <0>;
+		cma_mode = <1>;
+	};
+
+	amlvideo2_1 {
+		compatible = "amlogic, amlvideo2";
+		dev_name = "amlvideo2";
+		status = "okay";
+		amlvideo2_id = <1>;
+		cma_mode = <1>;
+	};
+
+	hdmirx {
+		compatible = "amlogic, hdmirx_tm2";
+		#address-cells=<1>;
+		#size-cells=<1>;
+		/*memory-region = <&hdmirx_emp_cma_reserved>;*/
+		status = "okay";
+		pinctrl-names = "hdmirx_pins";
+		pinctrl-0 = <&hdmirx_a_mux &hdmirx_b_mux
+			&hdmirx_c_mux>;
+		repeat = <0>;
+		interrupts = <0 41 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&clkc CLKID_HDMIRX_MODET_COMP>,
+			   <&clkc CLKID_HDMIRX_CFG_COMP>,
+			   <&clkc CLKID_HDMIRX_ACR_COMP>,
+			   <&clkc CLKID_HDMIRX_METER_COMP>,
+			   <&clkc CLKID_HDMIRX_AXI_COMP>,
+			   <&xtal>,
+			   <&clkc CLKID_FCLK_DIV5>,
+			   <&clkc CLKID_FCLK_DIV7>,
+			   <&clkc CLKID_HDCP22_SKP_COMP>,
+			   <&clkc CLKID_HDCP22_ESM_COMP>;
+		//	   <&clkc CLK_AUD_PLL2FS>,
+		//	   <&clkc CLK_AUD_PLL4FS>,
+		//	   <&clkc CLK_AUD_OUT>;
+		clock-names = "hdmirx_modet_clk",
+			"hdmirx_cfg_clk",
+				"hdmirx_acr_ref_clk",
+				"cts_hdmirx_meter_clk",
+				"cts_hdmi_axi_clk",
+				"xtal",
+				"fclk_div5",
+				"fclk_div7",
+				"hdcp_rx22_skp",
+				"hdcp_rx22_esm";
+		//		"hdmirx_aud_pll2fs",
+		//		"hdmirx_aud_pll4f",
+		//		"clk_aud_out";
+		hdmirx_id = <0>;
+		en_4k_2_2k = <0>;
+		hpd_low_cec_off = <1>;
+		arc_port = <1>;
+		/* bit4: enable feature, bit3~0: port number */
+		disable_port = <0x0>;
+		hdcp_tee_path = <1>;
+		/* MAP_ADDR_MODULE_CBUS */
+		/* MAP_ADDR_MODULE_HIU */
+		/* MAP_ADDR_MODULE_HDMIRX_CAPB3 */
+		/* MAP_ADDR_MODULE_SEC_AHB */
+		/* MAP_ADDR_MODULE_SEC_AHB2 */
+		/* MAP_ADDR_MODULE_APB4 */
+		/* MAP_ADDR_MODULE_TOP */
+		reg = < 0x0 0x0
+			0xff63C000 0x2000
+			0xffe0d000 0x2000
+			0x0 0x0
+			0x0 0x0
+			0x0 0x0
+			0xff610000 0xa000>;
+	};
+
+	aocec: aocec {
+		compatible = "amlogic, aocec-tm2";
+		/*device_name = "aocec";*/
+		status = "okay";
+		vendor_name = "Amlogic"; /* Max Chars: 8	 */
+		/* Refer to the following URL at:
+		 * http://standards.ieee.org/develop/regauth/oui/oui.txt
+		 */
+		vendor_id = <0x000000>;
+		product_desc = "TM2"; /* Max Chars: 16	  */
+		cec_osd_string = "AML_TV"; /* Max Chars: 14    */
+		port_num = <4>;
+		ee_cec;
+		/*cec_sel = <2>;*/
+		arc_port_mask = <0x2>;
+		output = <1>;	/*output port number*/
+		interrupts = <0 203 1
+					0 199 1>;
+		interrupt-names = "hdmi_aocecb","hdmi_aocec";
+		pinctrl-names = "default","hdmitx_aocecb","cec_pin_sleep";
+		pinctrl-0=<&aoceca_mux>;
+		pinctrl-1=<&aocecb_mux>;
+		pinctrl-2=<&aoceca_mux>;
+		reg = <0xFF80023c 0x4
+			   0xFF800000 0x400>;
+		reg-names = "ao_exit","ao";
+	};
+
+	cpu_opp_table0: cpu_opp_table0 {
+		compatible = "operating-points-v2";
+		opp-shared;
+
+		opp00 {
+			opp-hz = /bits/ 64 <100000000>;
+			opp-microvolt = <730000>;
+		};
+		opp01 {
+			opp-hz = /bits/ 64 <250000000>;
+			opp-microvolt = <730000>;
+		};
+		opp02 {
+			opp-hz = /bits/ 64 <500000000>;
+			opp-microvolt = <730000>;
+		};
+		opp03 {
+			opp-hz = /bits/ 64 <667000000>;
+			opp-microvolt = <750000>;
+		};
+		opp04 {
+			opp-hz = /bits/ 64 <1000000000>;
+			opp-microvolt = <770000>;
+		};
+		opp05 {
+			opp-hz = /bits/ 64 <1200000000>;
+			opp-microvolt = <780000>;
+		};
+		opp06 {
+			opp-hz = /bits/ 64 <1404000000>;
+			opp-microvolt = <790000>;
+		};
+		opp07 {
+			opp-hz = /bits/ 64 <1500000000>;
+			opp-microvolt = <800000>;
+		};
+		opp08 {
+			opp-hz = /bits/ 64 <1608000000>;
+			opp-microvolt = <810000>;
+		};
+		opp09 {
+			opp-hz = /bits/ 64 <1704000000>;
+			opp-microvolt = <850000>;
+		};
+		opp10 {
+			opp-hz = /bits/ 64 <1800000000>;
+			opp-microvolt = <900000>;
+		};
+		opp11 {
+			opp-hz = /bits/ 64 <1908000000>;
+			opp-microvolt = <950000>;
+		};
+	};
+
+	cpufreq-meson {
+		compatible = "amlogic, cpufreq-meson";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pwm_ao_d_pins3>;
+		status = "okay";
+	};
+
+	tuner: tuner {
+		compatible = "amlogic, tuner";
+		status = "okay";
+		tuner0_i2c_addr = <0x63>;
+		tuner1_i2c_addr = <0x60>;
+		tuner0_code = <0x2124>;
+		tuner1_code = <0x2124>;
+	};
+
+	atv-demod {
+		compatible = "amlogic, atv-demod";
+		status = "disabled";
+		tuner = <&tuner>;
+		btsc_sap_mode = <1>;
+		interrupts = <0 236 1>;
+		/* pinctrl-names="atvdemod_agc_pins"; */
+		/* pinctrl-0=<&atvdemod_agc_pins>; */
+		reg = <0xff656000 0x2000 /* demod reg */
+				0xff63c000 0x2000 /* hiu reg */
+				0xff634000 0x2000 /* periphs reg */
+				0xff64a000 0x2000>; /* audio reg */
+		reg_23cf = <0x88188832>;
+		/*default:0x88188832;r840 on haier:0x48188832*/
+	};
+
+	bt-dev{
+		compatible = "amlogic, bt-dev";
+		status = "okay";
+		gpio_reset = <&gpio       GPIOC_13       GPIO_ACTIVE_HIGH>;
+	};
+
+	wifi{
+		compatible = "amlogic, aml_wifi";
+		status = "okay";
+		interrupt_pin = <&gpio       GPIOC_12       GPIO_ACTIVE_HIGH>;
+		irq_trigger_type = "GPIO_IRQ_LOW";
+		dhd_static_buf;    //dhd_static_buf support
+		power_on_pin = <&gpio       GPIOC_11       GPIO_ACTIVE_HIGH>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pwm_b_pins1>;
+		pwm_config = <&wifi_pwm_conf>;
+	};
+
+	wifi_pwm_conf:wifi_pwm_conf{
+		pwm_channel1_conf {
+			pwms = <&pwm_ab MESON_PWM_1 30541 0>;
+			duty-cycle = <15270>;
+			times = <8>;
+		};
+		pwm_channel2_conf {
+			pwms = <&pwm_ab MESON_PWM_3 30500 0>;
+			duty-cycle = <15250>;
+			times = <12>;
+		};
+	};
+
+	sd_emmc_b: sdio@ffe05000 {
+		status = "okay";
+		compatible = "amlogic, meson-mmc-tm2";
+		reg = <0xffe05000 0x800>;
+		interrupts = <0 190 4>;
+
+		pinctrl-names = "sdio_all_pins",
+			"sdio_clk_cmd_pins";
+		pinctrl-0 = <&sdio_all_pins>;
+		pinctrl-1 = <&sdio_clk_cmd_pins>;
+
+		clocks = <&clkc CLKID_SD_EMMC_B>,
+			<&clkc CLKID_SD_EMMC_B_P0_COMP>,
+			<&clkc CLKID_FCLK_DIV2>,
+			<&clkc CLKID_FCLK_DIV5>,
+			<&xtal>;
+		clock-names = "core", "clkin0", "clkin1", "clkin2", "xtal";
+
+		bus-width = <4>;
+		cap-sd-highspeed;
+		cap-mmc-highspeed;
+		max-frequency = <100000000>;
+		disable-wp;
+		sdio {
+			pinname = "sdio";
+			ocr_avail = <0x200080>; /**VDD voltage 3.3 ~ 3.4 */
+			caps = "MMC_CAP_4_BIT_DATA",
+				"MMC_CAP_MMC_HIGHSPEED",
+				"MMC_CAP_SD_HIGHSPEED",
+				"MMC_CAP_NONREMOVABLE", /**ptm debug */
+				 "MMC_CAP_UHS_SDR12",
+				 "MMC_CAP_UHS_SDR25",
+				 "MMC_CAP_UHS_SDR50",
+				 "MMC_CAP_UHS_SDR104",
+				 "MMC_PM_KEEP_POWER",
+				 "MMC_CAP_SDIO_IRQ";
+			f_min = <400000>;
+			f_max = <200000000>;
+			max_req_size = <0x20000>; /**128KB*/
+			card_type = <3>;
+			/* 3:sdio device(ie:sdio-wifi),
+			 * 4:SD combo (IO+mem) card
+			 */
+		};
+	};
+
+/*	sd_emmc_b: sd@ffe05000 {
+ *		status = "okay";
+ *		compatible = "amlogic, meson-mmc-tm2";
+ *		reg = <0xffe05000 0x800>;
+ *		interrupts = <0 190 1>;
+ *
+ *		pinctrl-names = "sd_all_pins",
+ *			"sd_clk_cmd_pins",
+ *			"sd_1bit_pins";
+ *		pinctrl-0 = <&sd_all_pins>;
+ *		pinctrl-1 = <&sd_clk_cmd_pins>;
+ *		pinctrl-2 = <&sd_1bit_pins>;
+ *
+ *		clocks = <&clkc CLKID_SD_EMMC_B>,
+ *			<&clkc CLKID_SD_EMMC_B_P0_COMP>,
+ *			<&clkc CLKID_FCLK_DIV2>,
+ *			<&clkc CLKID_FCLK_DIV5>,
+ *			<&xtal>;
+ *		clock-names = "core", "clkin0", "clkin1", "clkin2", "xtal";
+ *
+ *		bus-width = <4>;
+ *		cap-sd-highspeed;
+ *		cap-mmc-highspeed;
+ *		max-frequency = <100000000>;
+ *		disable-wp;
+ *		sd {
+ *			pinname = "sd";
+ *			ocr_avail = <0x200080>;
+ *			caps = "MMC_CAP_4_BIT_DATA",
+ *				"MMC_CAP_MMC_HIGHSPEED",
+ *				"MMC_CAP_SD_HIGHSPEED";
+ *			f_min = <400000>;
+ *			f_max = <200000000>;
+ *			max_req_size = <0x20000>;
+ *			no_sduart = <1>;
+ *			gpio_dat3 = <&gpio GPIOC_3 GPIO_ACTIVE_HIGH>;
+ *			jtag_pin = <&gpio GPIOC_0 GPIO_ACTIVE_HIGH>;
+ *			gpio_cd = <&gpio GPIOC_10 GPIO_ACTIVE_HIGH>;
+ *			card_type = <5>;
+ *		};
+ *	};
+ */
+
+}; /* end of / */
+
+&i2c0 {
+	status = "okay";
+	clock-frequency = <300000>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&i2c0_dv_pins>;
+	pinctrl-1 = <&i2c0_dv_pins_slp_input>;
+};
+
+&audiobus {
+	tdma:tdm@0 {
+		compatible = "amlogic, tm2-snd-tdma";
+		#sound-dai-cells = <0>;
+
+		dai-tdm-lane-slot-mask-in = <0 0 0 0>;
+		dai-tdm-lane-slot-mask-out = <1 1 1 1>;
+		dai-tdm-clk-sel = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_MCLK_A
+				&clkaudio CLKID_AUDIO_MCLK_PAD0
+				&clkc CLKID_MPLL0
+				&clkc CLKID_MPLL1
+				&clkaudio CLKID_AUDIO_SPDIFOUT_A>;
+		clock-names = "mclk", "mclk_pad", "clk_srcpll",
+			"samesource_srcpll", "samesource_clk";
+
+		pinctrl-names = "tdm_pins";
+		pinctrl-0 = <&tdmout_a>;
+
+		/*
+		 * 0: tdmout_a;
+		 * 1: tdmout_b;
+		 * 2: tdmout_c;
+		 * 3: spdifout;
+		 * 4: spdifout_b;
+		 */
+		//samesource_sel = <3>;
+
+		/* In for ACODEC_ADC */
+		acodec_adc = <1>;
+		/*enable default mclk(12.288M), before extern codec start*/
+		start_clk_enable = <1>;
+
+		/*tdm clk tuning enable*/
+		clk_tuning_enable = <1>;
+		status = "okay";
+
+		/* !!!For --TV platform-- ONLY */
+		Channel_Mask {
+			/*i2s has 4 pins, 8channel, mux output*/
+			Spdif_samesource_Channel_Mask = "i2s_2/3";
+		};
+	};
+
+	tdmb:tdm@1 {
+		compatible = "amlogic, tm2-snd-tdmb";
+		#sound-dai-cells = <0>;
+
+		dai-tdm-lane-slot-mask-in = <1 0 0 0>;
+		dai-tdm-lane-slot-mask-out = <1 0 0 0>;
+		dai-tdm-clk-sel = <1>;
+
+		clocks = <&clkaudio CLKID_AUDIO_MCLK_B
+				&clkc CLKID_MPLL1>;
+		clock-names = "mclk", "clk_srcpll";
+
+		status = "okay";
+	};
+
+	tdmc:tdm@2 {
+		compatible = "amlogic, tm2-snd-tdmc";
+		#sound-dai-cells = <0>;
+
+		dai-tdm-lane-slot-mask-in = <1 0 0 0>;
+		dai-tdm-lane-slot-mask-out = <1 0 0 0>;
+		dai-tdm-clk-sel = <2>;
+
+		clocks = <&clkaudio CLKID_AUDIO_MCLK_C
+				&clkc CLKID_MPLL2>;
+		clock-names = "mclk", "clk_srcpll";
+
+		pinctrl-names = "tdm_pins";
+		pinctrl-0 = <&tdmout_c &tdmin_c>;
+
+		status = "okay";
+	};
+
+	tdmlb:tdm@3 {
+		compatible = "amlogic, tm2-snd-tdmlb";
+		#sound-dai-cells = <0>;
+
+		dai-tdm-lane-lb-slot-mask-in = <1 0 0 0>;
+		dai-tdm-clk-sel = <1>;
+
+		clocks = <&clkaudio CLKID_AUDIO_MCLK_B
+				&clkc CLKID_MPLL1>;
+		clock-names = "mclk", "clk_srcpll";
+
+		/*
+		 * select tdmin_lb src;
+		 * AXG
+		 *  0: TDMOUTA
+		 *  1: TDMOUTB
+		 *  2: TDMOUTC
+		 *  3: PAD_TDMINA
+		 *  4: PAD_TDMINB
+		 *  5: PAD_TDMINC
+		 *
+		 * G12A/G12B
+		 *  0: TDMOUTA
+		 *  1: TDMOUTB
+		 *  2: TDMOUTC
+		 *  3: PAD_TDMINA_DIN*
+		 *  4: PAD_TDMINB_DIN*
+		 *  5: PAD_TDMINC_DIN*
+		 *  6: PAD_TDMINA_D*, oe pin
+		 *  7: PAD_TDMINB_D*, oe pin
+		 *
+		 * TL1/SM1
+		 *  0: TDMOUTA
+		 *  1: TDMOUTB
+		 *  2: TDMOUTC
+		 *  3: PAD_TDMINA_DIN*
+		 *  4: PAD_TDMINB_DIN*
+		 *  5: PAD_TDMINC_DIN*
+		 *  6: PAD_TDMINA_D*
+		 *  7: PAD_TDMINB_D*
+		 *  8: PAD_TDMINC_D*
+		 *  9: HDMIRX_I2S
+		 *  10: ACODEC_ADC
+		 */
+		lb-src-sel = <1>;
+
+		status = "disabled";
+	};
+
+	pdm:pdm {
+		compatible = "amlogic, tm2-snd-pdm";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_GATE_PDM
+			&clkc CLKID_FCLK_DIV3
+			&clkc CLKID_MPLL3
+			&clkaudio CLKID_AUDIO_PDMIN0
+			&clkaudio CLKID_AUDIO_PDMIN1>;
+		clock-names = "gate",
+			"sysclk_srcpll",
+			"dclk_srcpll",
+			"pdm_dclk",
+			"pdm_sysclk";
+
+		pinctrl-names = "pdm_pins";
+		pinctrl-0 = <&pdmin>;
+
+		/* mode 0~4, defalut:1 */
+		filter_mode = <1>;
+
+		status = "okay";
+	};
+
+	spdifa:spdif@0 {
+		compatible = "amlogic, tm2-snd-spdif-a";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkc CLKID_MPLL1
+				&clkc CLKID_FCLK_DIV4
+				&clkaudio CLKID_AUDIO_GATE_SPDIFIN
+				&clkaudio CLKID_AUDIO_GATE_SPDIFOUT_A
+				&clkaudio CLKID_AUDIO_SPDIFIN
+				&clkaudio CLKID_AUDIO_SPDIFOUT_A>;
+		clock-names = "sysclk", "fixed_clk", "gate_spdifin",
+				"gate_spdifout", "clk_spdifin", "clk_spdifout";
+
+		interrupts =
+				<GIC_SPI 151 IRQ_TYPE_EDGE_RISING>;
+		interrupt-names = "irq_spdifin";
+
+		pinctrl-names = "spdif_pins",
+				"spdif_pins_mute";
+
+		pinctrl-0 = <>;
+		pinctrl-1 = <>;
+
+		/*
+		 * whether do asrc for pcm and resample a or b
+		 * if raw data, asrc is disabled automatically
+		 * 0: "Disable",
+		 * 1: "Enable:32K",
+		 * 2: "Enable:44K",
+		 * 3: "Enable:48K",
+		 * 4: "Enable:88K",
+		 * 5: "Enable:96K",
+		 * 6: "Enable:176K",
+		 * 7: "Enable:192K",
+		 */
+		asrc_id = <0>;
+		auto_asrc = <3>;
+
+		/*spdif clk tuning enable*/
+		clk_tuning_enable = <1>;
+		status = "okay";
+	};
+
+	spdifb:spdif@1 {
+		compatible = "amlogic, tm2-snd-spdif-b";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkc CLKID_MPLL0 /*CLKID_HIFI_PLL*/
+				&clkaudio CLKID_AUDIO_GATE_SPDIFOUT_B
+				&clkaudio CLKID_AUDIO_SPDIFOUT_B>;
+		clock-names = "sysclk",
+				"gate_spdifout", "clk_spdifout";
+
+		status = "okay";
+	};
+
+	extn:extn {
+		compatible = "amlogic, tm2-snd-extn";
+		#sound-dai-cells = <0>;
+
+		interrupts =
+				<GIC_SPI 158 IRQ_TYPE_EDGE_RISING>;
+		interrupt-names = "irq_frhdmirx";
+
+		status = "okay";
+	};
+
+		aed:effect {
+		compatible = "amlogic, snd-effect-v3";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_GATE_EQDRC
+			&clkc CLKID_FCLK_DIV5
+			&clkaudio CLKID_AUDIO_EQDRC>;
+		clock-names = "gate", "srcpll", "eqdrc";
+
+		/*
+		 * 0:tdmout_a
+		 * 1:tdmout_b
+		 * 2:tdmout_c
+		 * 3:spdifout
+		 * 4:spdifout_b
+		 */
+		eqdrc_module = <0>;
+		/* max 0xf, each bit for one lane, usually one lane */
+		lane_mask = <0x1>;
+		/* max 0xff, each bit for one channel */
+		channel_mask = <0xff>;
+
+		status = "okay";
+	};
+
+	asrca: resample@0 {
+		compatible = "amlogic, sm1-resample-a";
+		clocks = <&clkc CLKID_MPLL0
+				&clkaudio CLKID_AUDIO_MCLK_A
+				&clkaudio CLKID_AUDIO_RESAMPLE_A>;
+		clock-names = "resample_pll", "resample_src", "resample_clk";
+		/*same with toddr_src
+		 *	TDMIN_A,    0
+		 *	TDMIN_B,    1
+		 *	TDMIN_C,    2
+		 *	SPDIFIN,    3
+		 *	PDMIN,      4
+		 *	FRATV,      5
+		 *	TDMIN_LB,   6
+		 *	LOOPBACK_A, 7
+		 *	FRHDMIRX,   8
+		 *	LOOPBACK_B, 9
+		 *	SPDIFIN_LB, 10
+		 *	EARC_RX,    11
+		 */
+		resample_module = <8>;
+
+		status = "disabled";
+	};
+
+	asrcb: resample@1 {
+		compatible = "amlogic, sm1-resample-b";
+		clocks = <&clkc CLKID_MPLL3
+			&clkaudio CLKID_AUDIO_MCLK_F
+			&clkaudio CLKID_AUDIO_RESAMPLE_B>;
+		clock-names = "resample_pll", "resample_src", "resample_clk";
+
+		/*same with toddr_src
+		 *      TDMIN_A, 0
+		 *      TDMIN_B, 1
+		 *      TDMIN_C, 2
+		 *      SPDIFIN, 3
+		 *      PDMIN,  4
+		 *      NONE,
+		 *      TDMIN_LB, 6
+		 *      LOOPBACK, 7
+		 */
+		resample_module = <3>;
+
+		status = "disabled";
+	};
+
+	vad:vad {
+		compatible = "amlogic, snd-vad";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_GATE_TOVAD
+			&clkc CLKID_FCLK_DIV5
+			&clkaudio CLKID_AUDIO_VAD>;
+		clock-names = "gate", "pll", "clk";
+
+		interrupts = <GIC_SPI 155 IRQ_TYPE_EDGE_RISING
+				GIC_SPI 47 IRQ_TYPE_EDGE_RISING>;
+		interrupt-names = "irq_wakeup", "irq_frame_sync";
+
+		/*
+		 * Data src sel:
+		 * 0: tdmin_a;
+		 * 1: tdmin_b;
+		 * 2: tdmin_c;
+		 * 3: spdifin;
+		 * 4: pdmin;
+		 * 5: loopback_b;
+		 * 6: tdmin_lb;
+		 * 7: loopback_a;
+		 */
+		src = <4>;
+
+		/*
+		 * deal with hot word in user space or kernel space
+		 * 0: in user space
+		 * 1: in kernel space
+		 */
+		level = <1>;
+
+		status = "disabled";
+	};
+
+	loopbacka:loopback@0 {
+		compatible = "amlogic, tm2-loopbacka";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_GATE_PDM
+			&clkc CLKID_FCLK_DIV3
+			&clkc CLKID_MPLL3
+			&clkaudio CLKID_AUDIO_PDMIN0
+			&clkaudio CLKID_AUDIO_PDMIN1
+			&clkc CLKID_MPLL0
+			&clkaudio CLKID_AUDIO_MCLK_A>;
+		clock-names = "pdm_gate",
+			"pdm_sysclk_srcpll",
+			"pdm_dclk_srcpll",
+			"pdm_dclk",
+			"pdm_sysclk",
+			"tdminlb_mpll",
+			"tdminlb_mclk";
+
+		/* datain src
+		 * 0: tdmin_a;
+		 * 1: tdmin_b;
+		 * 2: tdmin_c;
+		 * 3: spdifin;
+		 * 4: pdmin;
+		 */
+		datain_src = <0>;
+		datain_chnum = <6>;
+		datain_chmask = <0xf>;
+		/* config which data pin for loopback */
+		datain-lane-mask-in = <0 1 1 1>;
+
+		/* calc mclk for datalb */
+		mclk-fs = <256>;
+
+		/* tdmin_lb src
+		 * 0: tdmoutA
+		 * 1: tdmoutB
+		 * 2: tdmoutC
+		 * 3: PAD_TDMINA_DIN*, refer to core pinmux
+		 * 4: PAD_TDMINB_DIN*, refer to core pinmux
+		 * 5: PAD_TDMINC_DIN*, refer to core pinmux
+		 * 6: PAD_TDMINA_D*, oe, refer to core pinmux
+		 * 7: PAD_TDMINB_D*, oe, refer to core pinmux
+		 */
+		/* if tdmin_lb >= 3, use external loopback */
+		datalb_src = <0>;
+		datalb_chnum = <6>;
+		datalb_chmask = <0xf>;
+		/* config which data pin as loopback */
+		datalb-lane-mask-in = <1 1 1 0>;
+
+		status = "okay";
+	};
+
+	loopbackb:loopback@1 {
+		compatible = "amlogic, tm2-loopbackb";
+		#sound-dai-cells = <0>;
+
+		clocks = <&clkaudio CLKID_AUDIO_GATE_PDM
+			&clkc CLKID_FCLK_DIV3
+			&clkc CLKID_MPLL3
+			&clkaudio CLKID_AUDIO_PDMIN0
+			&clkaudio CLKID_AUDIO_PDMIN1
+			&clkc CLKID_MPLL0
+			&clkaudio CLKID_AUDIO_MCLK_A>;
+		clock-names = "pdm_gate",
+			"pdm_sysclk_srcpll",
+			"pdm_dclk_srcpll",
+			"pdm_dclk",
+			"pdm_sysclk",
+			"tdminlb_mpll",
+			"tdminlb_mclk";
+
+		/* calc mclk for datain_lb */
+		mclk-fs = <256>;
+
+		/* datain src
+		 * 0: tdmin_a;
+		 * 1: tdmin_b;
+		 * 2: tdmin_c;
+		 * 3: spdifin;
+		 * 4: pdmin;
+		 */
+		datain_src = <4>;
+		datain_chnum = <4>;
+		datain_chmask = <0xf>;
+		/* config which data pin for loopback */
+		datain-lane-mask-in = <1 0 1 0>;
+
+		/* tdmin_lb src
+		 * 0: tdmoutA
+		 * 1: tdmoutB
+		 * 2: tdmoutC
+		 * 3: PAD_TDMINA_DIN*, refer to core pinmux
+		 * 4: PAD_TDMINB_DIN*, refer to core pinmux
+		 * 5: PAD_TDMINC_DIN*, refer to core pinmux
+		 * 6: PAD_TDMINA_D*, oe, refer to core pinmux
+		 * 7: PAD_TDMINB_D*, oe, refer to core pinmux
+		 */
+		/* if tdmin_lb >= 3, use external loopback */
+		datalb_src = <1>;
+		datalb_chnum = <2>;
+		datalb_chmask = <0x3>;
+		/* config which data pin as loopback */
+		datalb-lane-mask-in = <1 0 0 0>;
+
+		status = "disabled";
+	};
+}; /* end of audiobus */
+&earc {
+
+		status = "okay";
+	};
+
+
+&pinctrl_periphs {
+	/* audio pin mux */
+
+	tdma_mclk: tdma_mclk {
+		mux { /* GPIOZ_0 */
+			groups = "mclk0_z";
+			function = "mclk0";
+		};
+	};
+
+	tdmout_a: tdmout_a {
+		mux { /* GPIOZ_1, GPIOZ_2, GPIOZ_3, GPIOZ_4, GPIOZ_5*/
+			groups = "tdma_sclk_z",
+				"tdma_fs_z",
+				"tdma_dout0_z",
+				"tdma_dout1_z",
+				"tdma_dout2_z";
+			function = "tdma_out";
+			bias-pull-down;
+		};
+	};
+
+	tdmout_c: tdmout_c {
+		mux { /* GPIODV_7, GPIODV_8, GPIODV_9 */
+			groups = "tdmc_sclk",
+				"tdmc_fs",
+				"tdmc_dout0";
+			function = "tdmc_out";
+		};
+	};
+
+	tdmin_c: tdmin_c {
+		mux { /* GPIODV_10 */
+			groups = "tdmc_din1";
+			function = "tdmc_in";
+		};
+	};
+
+	spdifin_a: spdifin_a {
+		mux { /* GPIODV_5 */
+			groups = "spdif_in";
+			function = "spdif_in";
+		};
+	};
+
+	spdifout_a: spdifout_a {
+		mux { /* GPIODV_4 */
+			groups = "spdif_out_dv4";
+			function = "spdif_out";
+		};
+	};
+
+	spdifout_a_mute: spdifout_a_mute {
+		mux { /* GPIODV_4 */
+			groups = "GPIODV_4";
+			function = "gpio_periphs";
+		};
+	};
+
+	pdmin: pdmin {
+		mux { /* GPIOZ_7, GPIOZ_0,  */
+			groups = "pdm_dclk_z",
+				"pdm_din1_z0";
+			function = "pdm";
+		};
+	};
+
+	/*backlight*/
+	bl_pwm_vs_on_pins:bl_pwm_vs_on_pin {
+		mux {
+			groups = "pwm_vs_z6";
+			function = "pwm_vs";
+		};
+	};
+	bl_pwm_off_pins:bl_pwm_off_pin {
+		mux {
+			groups = "GPIODV_2";
+			function = "gpio_periphs";
+			output-low;
+		};
+	};
+
+	dvb_s_ts1_pins: dvb_s_ts1_pins {
+		mux { /* GPIOH_4 GPIOH_5 GPIOH_6 GPIOH_7 */
+			groups = "tsin_b_din0",
+			"tsin_b_clk",
+			"tsin_b_sop",
+			"tsin_b_valid";
+			function = "tsin_b";
+		};
+	};
+
+	dvb_s_ts3_pins: dvb_s_ts3_pins {
+		mux { /* GPIOH_8 GPIOH_9 GPIOH_10 GPIOH_11 */
+			groups = "tsin_c_din0_h",
+			"tsin_c_clk_h",
+			"tsin_c_sop_h",
+			"tsin_c_valid_h";
+			function = "tsin_c";
+		};
+	};
+
+}; /* end of pinctrl_periphs */
+
+&pinctrl_aobus {
+	spdifout: spdifout {
+		mux { /* gpiao_10 */
+			groups = "spdif_out_ao";
+			function = "spdif_out_ao";
+		};
+	};
+};  /* end of pinctrl_aobus */
+
+&audio_data{
+	status = "okay";
+};
+
+&i2c2 {
+	status = "okay";
+	pinctrl-names="default";
+	pinctrl-0=<&i2c2_z_pins>;
+	clock-frequency = <400000>;
+
+	tas5805: tas5805@5c {
+		compatible = "ti,tas5805";
+		#sound-dai-cells = <0>;
+		codec_name = "tas5805";
+		reg = <0x2e>;
+		reset_pin = <&gpio_ao GPIOAO_6 GPIO_ACTIVE_HIGH>;
+		status = "disabled";
+	};
+
+	tas5805_4c: tas5805@4c {
+		compatible = "ti,tas5805";
+		#sound-dai-cells = <0>;
+		reg = <0x4c>;
+		master_vol = /bits/ 8 <150>; /* 0 ~ 232 */
+		gpio-fb = <&gpio GPIOH_12 0>;
+		reset_pin = <&gpio_ao GPIOAO_6 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+
+	tas5805_4d: tas5805@4d {
+		compatible = "ti,tas5805";
+		#sound-dai-cells = <0>;
+		reg = <0x4d>;
+		master_vol = /bits/ 8 <150>; /* 0 ~ 232 */
+		gpio-fb = <&gpio GPIOH_13 0>;
+		reset_pin = <&gpio_ao GPIOAO_6 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+
+	tas5805_4e: tas5805@4e {
+		compatible = "ti,tas5805";
+		#sound-dai-cells = <0>;
+		reg = <0x4e>;
+		master_vol = /bits/ 8 <150>; /* 0 ~ 232 */
+		gpio-fb = <&gpio GPIOH_14 0>;
+		reset_pin = <&gpio_ao GPIOAO_6 GPIO_ACTIVE_HIGH>;
+		status = "okay";
+	};
+};
+
+&i2c3 {
+	status = "disabled";
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&i2c3_h1_pins>;
+	pinctrl-1 = <&i2c3_h1_pins_slp_input>;
+	clock-frequency = <400000>;
+
+	ad82584f: ad82584f@62 {
+		compatible = "ESMT, ad82584f";
+		#sound-dai-cells = <0>;
+		reg = <0x31>;
+		status = "disabled";
+		reset_pin = <&gpio GPIOH_13 0>;
+		no_mclk;
+	};
+
+};
+
+
+&sd_emmc_c {
+	status = "okay";
+	emmc {
+		caps = "MMC_CAP_8_BIT_DATA",
+			 "MMC_CAP_MMC_HIGHSPEED",
+			 "MMC_CAP_SD_HIGHSPEED",
+			 "MMC_CAP_NONREMOVABLE",
+			 "MMC_CAP_1_8V_DDR",
+			 "MMC_CAP_HW_RESET",
+			 "MMC_CAP_ERASE",
+			 "MMC_CAP_CMD23";
+		caps2 = "MMC_CAP2_HS200", "MMC_CAP2_HS400";
+		f_min = <400000>;
+		f_max = <200000000>;
+	};
+};
+
+
+
+&spifc {
+	status = "disabled";
+	spi-nor@0 {
+		cs_gpios = <&gpio BOOT_13 GPIO_ACTIVE_HIGH>;
+	};
+};
+
+&slc_nand {
+	status = "disabled";
+	plat-names = "bootloader", "nandnormal";
+	plat-num = <2>;
+	plat-part-0 = <&bootloader>;
+	plat-part-1 = <&nandnormal>;
+	bootloader: bootloader{
+		enable_pad = "ce0";
+		busy_pad = "rb0";
+		timming_mode = "mode5";
+		bch_mode = "bch8_1k";
+		t_rea = <20>;
+		t_rhoh = <15>;
+		chip_num = <1>;
+		part_num = <0>;
+		rb_detect = <1>;
+	};
+	nandnormal: nandnormal{
+		enable_pad = "ce0";
+		busy_pad = "rb0";
+		timming_mode = "mode5";
+		bch_mode = "bch8_1k";
+		plane_mode = "twoplane";
+		t_rea = <20>;
+		t_rhoh = <15>;
+		chip_num = <2>;
+		part_num = <3>;
+		partition = <&nand_partitions>;
+		rb_detect = <1>;
+	};
+	nand_partitions:nand_partition{
+		/*
+		 * if bl_mode is 1, tpl size was generate by
+		 * fip_copies * fip_size which
+		 * will not skip bad when calculating
+		 * the partition size;
+		 *
+		 * if bl_mode is 0,
+		 * tpl partition must be comment out.
+		 */
+		tpl{
+			offset=<0x0 0x0>;
+			size=<0x0 0x0>;
+		};
+		logo{
+			offset=<0x0 0x0>;
+			size=<0x0 0x200000>;
+		};
+		recovery{
+			offset=<0x0 0x0>;
+			size=<0x0 0x1000000>;
+		};
+		boot{
+			offset=<0x0 0x0>;
+			size=<0x0 0x1000000>;
+		};
+		system{
+			offset=<0x0 0x0>;
+			size=<0x0 0x4000000>;
+		};
+		data{
+			offset=<0xffffffff 0xffffffff>;
+			size=<0x0 0x0>;
+		};
+	};
+};
+
+&ethmac {
+	status = "okay";
+	mc_val = <0x4be04>;
+
+	internal_phy=<1>;
+};
+
+&uart_A {
+	status = "okay";
+};
+
+&dwc3 {
+	status = "okay";
+};
+
+&usb2_phy_v2 {
+	status = "okay";
+	portnum = <3>;
+};
+
+&usb3_phy_v2 {
+	status = "okay";
+	portnum = <2>;
+	portconfig-30 = <1>;
+	portconfig-31 = <1>;
+};
+
+&usb_otg {
+	status = "okay";
+	otg = <0>;
+};
+
+&dwc2_a {
+	status = "okay";
+	/** 0: normal, 1: otg+dwc3 host only, 2: otg+dwc3 device only*/
+	controller-type = <1>;
+};
+
+&pcie_A {
+	reset-gpio = <&gpio_ao GPIOAO_4 GPIO_ACTIVE_HIGH>;
+	status = "disable";
+};
+
+&pcie_B {
+	/* ab311 only pcie a, no pcie b */
+	status = "disable";
+};
+
+&spicc0 {
+	status = "okay";
+	pinctrl-names = "default";
+	pinctrl-0 = <&spicc0_pins_h>;
+	cs-gpios = <&gpio GPIOH_20 0>;
+};
+
+&meson_fb {
+	status = "disabled";
+	display_size_default = <1920 1080 1920 2160 32>;
+	mem_size = <0x00800000 0x1980000 0x100000 0x100000 0x800000>;
+	logo_addr = "0x7f800000";
+	mem_alloc = <0>;
+	pxp_mode = <0>; /** 0:normal mode 1:pxp mode */
+};
+&drm_vpu {
+	status = "okay";
+	logo_addr = "0x7f800000";
+};
+
+&drm_amhdmitx {
+	status = "disabled";
+	hdcp = "disabled";
+};
+
+&drm_lcd {
+	status = "okay";
+};
+&pwm_AO_cd {
+	status = "okay";
+};
+
+&saradc {
+	status = "okay";
+};
+
+&i2c1 {
+	status = "okay";
+	clock-frequency = <300000>;
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&i2c1_h_pins>;
+	pinctrl-1 = <&i2c1_h_pins_slp_input>;
+
+	lcd_extern_i2c0: lcd_extern_i2c@0 {
+		compatible = "lcd_ext, i2c";
+		dev_name = "i2c_T5800Q";
+		reg = <0x1c>;
+		status = "okay";
+	};
+
+	lcd_extern_i2c1: lcd_extern_i2c@1 {
+		compatible = "lcd_ext, i2c";
+		dev_name = "i2c_ANX6862";
+		reg = <0x20>;
+		status = "okay";
+	};
+
+	lcd_extern_i2c2: lcd_extern_i2c@2 {
+		compatible = "lcd_ext, i2c";
+		dev_name = "i2c_ANX7911";
+		reg = <0x74>;
+		status = "okay";
+	};
+};
+
+&pwm_ab {
+	status = "okay";
+};
+
+&pwm_cd {
+	status = "okay";
+};
+
+&efuse {
+	status = "okay";
+};
+
-- 
2.17.1

