{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1490628714350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490628714350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 16:31:54 2017 " "Processing started: Mon Mar 27 16:31:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490628714350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1490628714350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DebugDemo -c DebugDemo " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DebugDemo -c DebugDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1490628714350 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DebugDemo_7_1200mv_85c_slow.vho C:/Users/bea/Desktop/lsdig/aula7/DebugDemo/simulation/modelsim/ simulation " "Generated file DebugDemo_7_1200mv_85c_slow.vho in folder \"C:/Users/bea/Desktop/lsdig/aula7/DebugDemo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490628715011 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DebugDemo_7_1200mv_0c_slow.vho C:/Users/bea/Desktop/lsdig/aula7/DebugDemo/simulation/modelsim/ simulation " "Generated file DebugDemo_7_1200mv_0c_slow.vho in folder \"C:/Users/bea/Desktop/lsdig/aula7/DebugDemo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490628715042 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DebugDemo_min_1200mv_0c_fast.vho C:/Users/bea/Desktop/lsdig/aula7/DebugDemo/simulation/modelsim/ simulation " "Generated file DebugDemo_min_1200mv_0c_fast.vho in folder \"C:/Users/bea/Desktop/lsdig/aula7/DebugDemo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490628715073 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DebugDemo.vho C:/Users/bea/Desktop/lsdig/aula7/DebugDemo/simulation/modelsim/ simulation " "Generated file DebugDemo.vho in folder \"C:/Users/bea/Desktop/lsdig/aula7/DebugDemo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490628715104 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DebugDemo_7_1200mv_85c_vhd_slow.sdo C:/Users/bea/Desktop/lsdig/aula7/DebugDemo/simulation/modelsim/ simulation " "Generated file DebugDemo_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/bea/Desktop/lsdig/aula7/DebugDemo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490628715136 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DebugDemo_7_1200mv_0c_vhd_slow.sdo C:/Users/bea/Desktop/lsdig/aula7/DebugDemo/simulation/modelsim/ simulation " "Generated file DebugDemo_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/bea/Desktop/lsdig/aula7/DebugDemo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490628715167 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DebugDemo_min_1200mv_0c_vhd_fast.sdo C:/Users/bea/Desktop/lsdig/aula7/DebugDemo/simulation/modelsim/ simulation " "Generated file DebugDemo_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/bea/Desktop/lsdig/aula7/DebugDemo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490628715198 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DebugDemo_vhd.sdo C:/Users/bea/Desktop/lsdig/aula7/DebugDemo/simulation/modelsim/ simulation " "Generated file DebugDemo_vhd.sdo in folder \"C:/Users/bea/Desktop/lsdig/aula7/DebugDemo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1490628715229 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "704 " "Peak virtual memory: 704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490628715311 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 27 16:31:55 2017 " "Processing ended: Mon Mar 27 16:31:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490628715311 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490628715311 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490628715311 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1490628715311 ""}
