<stg><name>Block_entry1_proc</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:0 %cols_out_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols_out

]]></Node>
<StgValue><ssdm name="cols_out_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %rows_out_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows_out

]]></Node>
<StgValue><ssdm name="rows_out_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %cols_in_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols_in

]]></Node>
<StgValue><ssdm name="cols_in_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %rows_in_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows_in

]]></Node>
<StgValue><ssdm name="rows_in_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %mrv = insertvalue i128 <undef>, i32 %rows_out_read

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %mrv_1 = insertvalue i128 %mrv, i32 %cols_out_read

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %mrv_2 = insertvalue i128 %mrv_1, i32 %rows_in_read

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="128" op_0_bw="128" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %mrv_3 = insertvalue i128 %mrv_2, i32 %cols_in_read

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="128">
<![CDATA[
newFuncRoot:8 %ret_ln0 = ret i128 %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
