/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ADC */
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define ADC_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define ADC_bSAR_SEQ_ChannelCounter__CONTROL_REG CYREG_B0_UDB08_CTL
#define ADC_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define ADC_bSAR_SEQ_ChannelCounter__COUNT_REG CYREG_B0_UDB08_CTL
#define ADC_bSAR_SEQ_ChannelCounter__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define ADC_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define ADC_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define ADC_bSAR_SEQ_ChannelCounter__PERIOD_REG CYREG_B0_UDB08_MSK
#define ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define ADC_bSAR_SEQ_ChannelCounter_ST__MASK_REG CYREG_B0_UDB08_MSK
#define ADC_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_REG CYREG_B0_UDB08_ST
#define ADC_bSAR_SEQ_CtrlReg__0__MASK 0x01u
#define ADC_bSAR_SEQ_CtrlReg__0__POS 0
#define ADC_bSAR_SEQ_CtrlReg__1__MASK 0x02u
#define ADC_bSAR_SEQ_CtrlReg__1__POS 1
#define ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define ADC_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define ADC_bSAR_SEQ_CtrlReg__CONTROL_REG CYREG_B1_UDB08_CTL
#define ADC_bSAR_SEQ_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define ADC_bSAR_SEQ_CtrlReg__COUNT_REG CYREG_B1_UDB08_CTL
#define ADC_bSAR_SEQ_CtrlReg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define ADC_bSAR_SEQ_CtrlReg__MASK 0x03u
#define ADC_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define ADC_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define ADC_bSAR_SEQ_CtrlReg__PERIOD_REG CYREG_B1_UDB08_MSK
#define ADC_bSAR_SEQ_EOCSts__0__MASK 0x01u
#define ADC_bSAR_SEQ_EOCSts__0__POS 0
#define ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define ADC_bSAR_SEQ_EOCSts__MASK 0x01u
#define ADC_bSAR_SEQ_EOCSts__MASK_REG CYREG_B1_UDB04_MSK
#define ADC_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define ADC_bSAR_SEQ_EOCSts__STATUS_REG CYREG_B1_UDB04_ST
#define ADC_FinalBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_FinalBuf__DRQ_NUMBER 0u
#define ADC_FinalBuf__NUMBEROF_TDS 0u
#define ADC_FinalBuf__PRIORITY 2u
#define ADC_FinalBuf__TERMIN_EN 0u
#define ADC_FinalBuf__TERMIN_SEL 0u
#define ADC_FinalBuf__TERMOUT0_EN 1u
#define ADC_FinalBuf__TERMOUT0_SEL 0u
#define ADC_FinalBuf__TERMOUT1_EN 0u
#define ADC_FinalBuf__TERMOUT1_SEL 0u
#define ADC_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define ADC_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define ADC_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define ADC_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define ADC_IntClock__INDEX 0x01u
#define ADC_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_IntClock__PM_ACT_MSK 0x02u
#define ADC_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_IntClock__PM_STBY_MSK 0x02u
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x02u
#define ADC_IRQ__INTC_NUMBER 1u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_SAR_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_SAR_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_SAR_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_SAR_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_SAR_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_SAR_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_SAR_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_SAR_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_SAR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_SAR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_SAR_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_SAR_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_SAR_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_SAR_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_SAR_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_SAR_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_SAR_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_SAR_ADC_SAR__WRK1 CYREG_SAR1_WRK1
#define ADC_SAR_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE2
#define ADC_SAR_Bypass__0__MASK 0x04u
#define ADC_SAR_Bypass__0__PC CYREG_PRT0_PC2
#define ADC_SAR_Bypass__0__PORT 0u
#define ADC_SAR_Bypass__0__SHIFT 2u
#define ADC_SAR_Bypass__AG CYREG_PRT0_AG
#define ADC_SAR_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_SAR_Bypass__BIE CYREG_PRT0_BIE
#define ADC_SAR_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_SAR_Bypass__BYP CYREG_PRT0_BYP
#define ADC_SAR_Bypass__CTL CYREG_PRT0_CTL
#define ADC_SAR_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_SAR_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_SAR_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_SAR_Bypass__DR CYREG_PRT0_DR
#define ADC_SAR_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_SAR_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_SAR_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_SAR_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_SAR_Bypass__MASK 0x04u
#define ADC_SAR_Bypass__PORT 0u
#define ADC_SAR_Bypass__PRT CYREG_PRT0_PRT
#define ADC_SAR_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_SAR_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_SAR_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_SAR_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_SAR_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_SAR_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_SAR_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_SAR_Bypass__PS CYREG_PRT0_PS
#define ADC_SAR_Bypass__SHIFT 2u
#define ADC_SAR_Bypass__SLW CYREG_PRT0_SLW
#define ADC_TempBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_TempBuf__DRQ_NUMBER 1u
#define ADC_TempBuf__NUMBEROF_TDS 0u
#define ADC_TempBuf__PRIORITY 2u
#define ADC_TempBuf__TERMIN_EN 0u
#define ADC_TempBuf__TERMIN_SEL 0u
#define ADC_TempBuf__TERMOUT0_EN 1u
#define ADC_TempBuf__TERMOUT0_SEL 1u
#define ADC_TempBuf__TERMOUT1_EN 0u
#define ADC_TempBuf__TERMOUT1_SEL 0u

/* VRX */
#define VRX__0__INTTYPE CYREG_PICU3_INTTYPE0
#define VRX__0__MASK 0x01u
#define VRX__0__PC CYREG_PRT3_PC0
#define VRX__0__PORT 3u
#define VRX__0__SHIFT 0u
#define VRX__AG CYREG_PRT3_AG
#define VRX__AMUX CYREG_PRT3_AMUX
#define VRX__BIE CYREG_PRT3_BIE
#define VRX__BIT_MASK CYREG_PRT3_BIT_MASK
#define VRX__BYP CYREG_PRT3_BYP
#define VRX__CTL CYREG_PRT3_CTL
#define VRX__DM0 CYREG_PRT3_DM0
#define VRX__DM1 CYREG_PRT3_DM1
#define VRX__DM2 CYREG_PRT3_DM2
#define VRX__DR CYREG_PRT3_DR
#define VRX__INP_DIS CYREG_PRT3_INP_DIS
#define VRX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define VRX__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define VRX__LCD_EN CYREG_PRT3_LCD_EN
#define VRX__MASK 0x01u
#define VRX__PORT 3u
#define VRX__PRT CYREG_PRT3_PRT
#define VRX__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define VRX__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define VRX__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define VRX__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define VRX__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define VRX__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define VRX__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define VRX__PS CYREG_PRT3_PS
#define VRX__SHIFT 0u
#define VRX__SLW CYREG_PRT3_SLW

/* VRY */
#define VRY__0__INTTYPE CYREG_PICU3_INTTYPE1
#define VRY__0__MASK 0x02u
#define VRY__0__PC CYREG_PRT3_PC1
#define VRY__0__PORT 3u
#define VRY__0__SHIFT 1u
#define VRY__AG CYREG_PRT3_AG
#define VRY__AMUX CYREG_PRT3_AMUX
#define VRY__BIE CYREG_PRT3_BIE
#define VRY__BIT_MASK CYREG_PRT3_BIT_MASK
#define VRY__BYP CYREG_PRT3_BYP
#define VRY__CTL CYREG_PRT3_CTL
#define VRY__DM0 CYREG_PRT3_DM0
#define VRY__DM1 CYREG_PRT3_DM1
#define VRY__DM2 CYREG_PRT3_DM2
#define VRY__DR CYREG_PRT3_DR
#define VRY__INP_DIS CYREG_PRT3_INP_DIS
#define VRY__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define VRY__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define VRY__LCD_EN CYREG_PRT3_LCD_EN
#define VRY__MASK 0x02u
#define VRY__PORT 3u
#define VRY__PRT CYREG_PRT3_PRT
#define VRY__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define VRY__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define VRY__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define VRY__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define VRY__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define VRY__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define VRY__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define VRY__PS CYREG_PRT3_PS
#define VRY__SHIFT 1u
#define VRY__SLW CYREG_PRT3_SLW

/* ABot */
#define ABot__0__INTTYPE CYREG_PICU2_INTTYPE5
#define ABot__0__MASK 0x20u
#define ABot__0__PC CYREG_PRT2_PC5
#define ABot__0__PORT 2u
#define ABot__0__SHIFT 5u
#define ABot__AG CYREG_PRT2_AG
#define ABot__AMUX CYREG_PRT2_AMUX
#define ABot__BIE CYREG_PRT2_BIE
#define ABot__BIT_MASK CYREG_PRT2_BIT_MASK
#define ABot__BYP CYREG_PRT2_BYP
#define ABot__CTL CYREG_PRT2_CTL
#define ABot__DM0 CYREG_PRT2_DM0
#define ABot__DM1 CYREG_PRT2_DM1
#define ABot__DM2 CYREG_PRT2_DM2
#define ABot__DR CYREG_PRT2_DR
#define ABot__INP_DIS CYREG_PRT2_INP_DIS
#define ABot__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define ABot__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define ABot__LCD_EN CYREG_PRT2_LCD_EN
#define ABot__MASK 0x20u
#define ABot__PORT 2u
#define ABot__PRT CYREG_PRT2_PRT
#define ABot__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define ABot__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define ABot__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define ABot__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define ABot__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define ABot__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define ABot__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define ABot__PS CYREG_PRT2_PS
#define ABot__SHIFT 5u
#define ABot__SLW CYREG_PRT2_SLW

/* ATop */
#define ATop__0__INTTYPE CYREG_PICU2_INTTYPE4
#define ATop__0__MASK 0x10u
#define ATop__0__PC CYREG_PRT2_PC4
#define ATop__0__PORT 2u
#define ATop__0__SHIFT 4u
#define ATop__AG CYREG_PRT2_AG
#define ATop__AMUX CYREG_PRT2_AMUX
#define ATop__BIE CYREG_PRT2_BIE
#define ATop__BIT_MASK CYREG_PRT2_BIT_MASK
#define ATop__BYP CYREG_PRT2_BYP
#define ATop__CTL CYREG_PRT2_CTL
#define ATop__DM0 CYREG_PRT2_DM0
#define ATop__DM1 CYREG_PRT2_DM1
#define ATop__DM2 CYREG_PRT2_DM2
#define ATop__DR CYREG_PRT2_DR
#define ATop__INP_DIS CYREG_PRT2_INP_DIS
#define ATop__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define ATop__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define ATop__LCD_EN CYREG_PRT2_LCD_EN
#define ATop__MASK 0x10u
#define ATop__PORT 2u
#define ATop__PRT CYREG_PRT2_PRT
#define ATop__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define ATop__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define ATop__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define ATop__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define ATop__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define ATop__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define ATop__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define ATop__PS CYREG_PRT2_PS
#define ATop__SHIFT 4u
#define ATop__SLW CYREG_PRT2_SLW

/* BBot */
#define BBot__0__INTTYPE CYREG_PICU2_INTTYPE7
#define BBot__0__MASK 0x80u
#define BBot__0__PC CYREG_PRT2_PC7
#define BBot__0__PORT 2u
#define BBot__0__SHIFT 7u
#define BBot__AG CYREG_PRT2_AG
#define BBot__AMUX CYREG_PRT2_AMUX
#define BBot__BIE CYREG_PRT2_BIE
#define BBot__BIT_MASK CYREG_PRT2_BIT_MASK
#define BBot__BYP CYREG_PRT2_BYP
#define BBot__CTL CYREG_PRT2_CTL
#define BBot__DM0 CYREG_PRT2_DM0
#define BBot__DM1 CYREG_PRT2_DM1
#define BBot__DM2 CYREG_PRT2_DM2
#define BBot__DR CYREG_PRT2_DR
#define BBot__INP_DIS CYREG_PRT2_INP_DIS
#define BBot__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define BBot__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define BBot__LCD_EN CYREG_PRT2_LCD_EN
#define BBot__MASK 0x80u
#define BBot__PORT 2u
#define BBot__PRT CYREG_PRT2_PRT
#define BBot__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define BBot__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define BBot__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define BBot__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define BBot__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define BBot__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define BBot__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define BBot__PS CYREG_PRT2_PS
#define BBot__SHIFT 7u
#define BBot__SLW CYREG_PRT2_SLW

/* BTop */
#define BTop__0__INTTYPE CYREG_PICU2_INTTYPE6
#define BTop__0__MASK 0x40u
#define BTop__0__PC CYREG_PRT2_PC6
#define BTop__0__PORT 2u
#define BTop__0__SHIFT 6u
#define BTop__AG CYREG_PRT2_AG
#define BTop__AMUX CYREG_PRT2_AMUX
#define BTop__BIE CYREG_PRT2_BIE
#define BTop__BIT_MASK CYREG_PRT2_BIT_MASK
#define BTop__BYP CYREG_PRT2_BYP
#define BTop__CTL CYREG_PRT2_CTL
#define BTop__DM0 CYREG_PRT2_DM0
#define BTop__DM1 CYREG_PRT2_DM1
#define BTop__DM2 CYREG_PRT2_DM2
#define BTop__DR CYREG_PRT2_DR
#define BTop__INP_DIS CYREG_PRT2_INP_DIS
#define BTop__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define BTop__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define BTop__LCD_EN CYREG_PRT2_LCD_EN
#define BTop__MASK 0x40u
#define BTop__PORT 2u
#define BTop__PRT CYREG_PRT2_PRT
#define BTop__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define BTop__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define BTop__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define BTop__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define BTop__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define BTop__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define BTop__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define BTop__PS CYREG_PRT2_PS
#define BTop__SHIFT 6u
#define BTop__SLW CYREG_PRT2_SLW

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* UART */
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB07_08_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB07_08_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB07_08_CTL
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB07_08_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB07_08_MSK
#define UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB07_08_MSK
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB07_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB07_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB07_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB07_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB07_MSK
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB07_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB07_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB07_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB07_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB07_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB07_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB07_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB07_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB07_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB07_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB07_F1
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB07_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB07_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB15_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB15_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB15_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB15_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB15_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB15_F1
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB13_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB13_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB13_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB13_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB13_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB13_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB10_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB10_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x02u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x04u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x04u

/* PWM_DC */
#define PWM_DC_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_DC_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define PWM_DC_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define PWM_DC_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define PWM_DC_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define PWM_DC_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define PWM_DC_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define PWM_DC_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define PWM_DC_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define PWM_DC_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_DC_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_DC_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_DC_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB05_CTL
#define PWM_DC_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define PWM_DC_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB05_CTL
#define PWM_DC_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define PWM_DC_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_DC_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_DC_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_DC_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB05_MSK
#define PWM_DC_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_DC_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_DC_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_DC_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define PWM_DC_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_DC_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_DC_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_DC_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_DC_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_DC_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB05_MSK
#define PWM_DC_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_DC_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_DC_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_DC_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define PWM_DC_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define PWM_DC_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB05_ST
#define PWM_DC_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define PWM_DC_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define PWM_DC_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define PWM_DC_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define PWM_DC_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define PWM_DC_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define PWM_DC_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define PWM_DC_PWMUDB_sP16_pwmdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define PWM_DC_PWMUDB_sP16_pwmdp_u0__A0_REG CYREG_B1_UDB04_A0
#define PWM_DC_PWMUDB_sP16_pwmdp_u0__A1_REG CYREG_B1_UDB04_A1
#define PWM_DC_PWMUDB_sP16_pwmdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define PWM_DC_PWMUDB_sP16_pwmdp_u0__D0_REG CYREG_B1_UDB04_D0
#define PWM_DC_PWMUDB_sP16_pwmdp_u0__D1_REG CYREG_B1_UDB04_D1
#define PWM_DC_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define PWM_DC_PWMUDB_sP16_pwmdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define PWM_DC_PWMUDB_sP16_pwmdp_u0__F0_REG CYREG_B1_UDB04_F0
#define PWM_DC_PWMUDB_sP16_pwmdp_u0__F1_REG CYREG_B1_UDB04_F1
#define PWM_DC_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define PWM_DC_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define PWM_DC_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define PWM_DC_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define PWM_DC_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define PWM_DC_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define PWM_DC_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define PWM_DC_PWMUDB_sP16_pwmdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define PWM_DC_PWMUDB_sP16_pwmdp_u1__A0_REG CYREG_B1_UDB05_A0
#define PWM_DC_PWMUDB_sP16_pwmdp_u1__A1_REG CYREG_B1_UDB05_A1
#define PWM_DC_PWMUDB_sP16_pwmdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define PWM_DC_PWMUDB_sP16_pwmdp_u1__D0_REG CYREG_B1_UDB05_D0
#define PWM_DC_PWMUDB_sP16_pwmdp_u1__D1_REG CYREG_B1_UDB05_D1
#define PWM_DC_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define PWM_DC_PWMUDB_sP16_pwmdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define PWM_DC_PWMUDB_sP16_pwmdp_u1__F0_REG CYREG_B1_UDB05_F0
#define PWM_DC_PWMUDB_sP16_pwmdp_u1__F1_REG CYREG_B1_UDB05_F1
#define PWM_DC_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define PWM_DC_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL

/* ISR_Clock */
#define ISR_Clock__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define ISR_Clock__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define ISR_Clock__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define ISR_Clock__CFG2_SRC_SEL_MASK 0x07u
#define ISR_Clock__INDEX 0x03u
#define ISR_Clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ISR_Clock__PM_ACT_MSK 0x08u
#define ISR_Clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ISR_Clock__PM_STBY_MSK 0x08u

/* PWM_Out_DC */
#define PWM_Out_DC__0__INTTYPE CYREG_PICU2_INTTYPE3
#define PWM_Out_DC__0__MASK 0x08u
#define PWM_Out_DC__0__PC CYREG_PRT2_PC3
#define PWM_Out_DC__0__PORT 2u
#define PWM_Out_DC__0__SHIFT 3u
#define PWM_Out_DC__AG CYREG_PRT2_AG
#define PWM_Out_DC__AMUX CYREG_PRT2_AMUX
#define PWM_Out_DC__BIE CYREG_PRT2_BIE
#define PWM_Out_DC__BIT_MASK CYREG_PRT2_BIT_MASK
#define PWM_Out_DC__BYP CYREG_PRT2_BYP
#define PWM_Out_DC__CTL CYREG_PRT2_CTL
#define PWM_Out_DC__DM0 CYREG_PRT2_DM0
#define PWM_Out_DC__DM1 CYREG_PRT2_DM1
#define PWM_Out_DC__DM2 CYREG_PRT2_DM2
#define PWM_Out_DC__DR CYREG_PRT2_DR
#define PWM_Out_DC__INP_DIS CYREG_PRT2_INP_DIS
#define PWM_Out_DC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define PWM_Out_DC__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PWM_Out_DC__LCD_EN CYREG_PRT2_LCD_EN
#define PWM_Out_DC__MASK 0x08u
#define PWM_Out_DC__PORT 2u
#define PWM_Out_DC__PRT CYREG_PRT2_PRT
#define PWM_Out_DC__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PWM_Out_DC__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PWM_Out_DC__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PWM_Out_DC__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PWM_Out_DC__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PWM_Out_DC__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PWM_Out_DC__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PWM_Out_DC__PS CYREG_PRT2_PS
#define PWM_Out_DC__SHIFT 3u
#define PWM_Out_DC__SLW CYREG_PRT2_SLW

/* PWM_Clock_1 */
#define PWM_Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define PWM_Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define PWM_Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define PWM_Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define PWM_Clock_1__INDEX 0x00u
#define PWM_Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define PWM_Clock_1__PM_ACT_MSK 0x01u
#define PWM_Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define PWM_Clock_1__PM_STBY_MSK 0x01u

/* DriverControlReg */
#define DriverControlReg_Sync_ctrl_reg__0__MASK 0x01u
#define DriverControlReg_Sync_ctrl_reg__0__POS 0
#define DriverControlReg_Sync_ctrl_reg__1__MASK 0x02u
#define DriverControlReg_Sync_ctrl_reg__1__POS 1
#define DriverControlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define DriverControlReg_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB11_CTL
#define DriverControlReg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define DriverControlReg_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB11_CTL
#define DriverControlReg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define DriverControlReg_Sync_ctrl_reg__MASK 0x03u
#define DriverControlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define DriverControlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define DriverControlReg_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB11_MSK

/* ISR_DCMotorControl */
#define ISR_DCMotorControl__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_DCMotorControl__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_DCMotorControl__INTC_MASK 0x01u
#define ISR_DCMotorControl__INTC_NUMBER 0u
#define ISR_DCMotorControl__INTC_PRIOR_NUM 7u
#define ISR_DCMotorControl__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ISR_DCMotorControl__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_DCMotorControl__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 48000000U
#define BCLK__BUS_CLK__KHZ 48000U
#define BCLK__BUS_CLK__MHZ 48U
#define CY_PROJECT_NAME "DCMotor"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 0
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 0
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.5
#define CYDEV_VDDA_MV 5500
#define CYDEV_VDDD 5.5
#define CYDEV_VDDD_MV 5500
#define CYDEV_VDDIO0 5.5
#define CYDEV_VDDIO0_MV 5500
#define CYDEV_VDDIO1 5.5
#define CYDEV_VDDIO1_MV 5500
#define CYDEV_VDDIO2 5.5
#define CYDEV_VDDIO2_MV 5500
#define CYDEV_VDDIO3 5.5
#define CYDEV_VDDIO3_MV 5500
#define CYDEV_VIO0 5.5
#define CYDEV_VIO0_MV 5500
#define CYDEV_VIO1 5.5
#define CYDEV_VIO1_MV 5500
#define CYDEV_VIO2 5.5
#define CYDEV_VIO2_MV 5500
#define CYDEV_VIO3 5.5
#define CYDEV_VIO3_MV 5500
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
