// Seed: 1530879611
module module_0 (
    input wor   id_0,
    input uwire id_1
);
  logic [7:0] id_3;
  assign id_3[1'd0] = id_3;
  wire id_4;
  assign module_1.id_3 = 0;
  wire id_5;
  ;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output supply0 id_0,
    output supply1 id_1,
    input wand id_2,
    output supply1 id_3,
    input supply0 id_4
);
  module_0 modCall_1 (
      id_4,
      id_2
  );
  assign id_3 = -1 ? -1 == 1 : 1'h0;
endmodule
module module_2;
  wire id_1;
  ;
  wire id_2;
endmodule
module module_3 #(
    parameter id_6 = 32'd3
) (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  wire id_4;
  parameter integer id_5 = 1;
  assign id_2[-1] = -1;
  logic _id_6;
  ;
  wire [-1  -  id_6 : 1] id_7;
  module_2 modCall_1 ();
  wire id_8;
  assign id_2 = id_4;
endmodule
