________________________________________________________________________
                       VPR - The Next Generation                        
                     Version 0.A15.0 (Linux X86/64)                     
            This is free open source code under MIT license.            
________________________________________________________________________

VPR FPGA Placement and Routing.
Version: Version 7.0
Compiled: Aug  4 2019.
University of Toronto
vpr@eecg.utoronto.ca
This is free open source code under MIT license.

Architecture file: /home/zhlab/BRAM/s_run_e_3/mkPktMerge/src/pre_info_src/k6_frac_N10_mem32K_40nm_1.xml
Circuit name: /home/zhlab/BRAM/s_run_e_3/mkPktMerge/src/pre_info_src/mkPktMerge.blif

Building complex block graph.
WARNING(1): io[0].clock[0] unconnected pin in architecture.
Loop for doall = 0, init_parse took 4e-06 seconds.
Loop for doall = 0 took 0.008943 seconds.
Loop for doall = 1, init_parse took 0.006607 seconds.
Loop for doall = 1 took 0.011004 seconds.
Swept away 459 nets with no fanout.
Net is a constant generator: gnd.
WARNING(2): logical_block #1344 with output gnd has only 0 pin.
WARNING(3): Block contains output -- may be a constant generator.
0 unconnected blocks in input netlist.
Removed 156 LUT buffers.
Sweeped away 156 nodes.
BLIF circuit stats:
	1 LUTs of size 0
	0 LUTs of size 1
	9 LUTs of size 2
	163 LUTs of size 3
	9 LUTs of size 4
	17 LUTs of size 5
	33 LUTs of size 6
	311 of type input
	156 of type output
	36 of type latch
	232 of type names
	459 of type dual_port_ram
	0 of type single_port_ram
	0 of type multiply
Timing analysis: ON
Circuit netlist file: /home/zhlab/BRAM/s_run_e_3/mkPktMerge/src/pre_info_src/mkPktMerge.net
Circuit placement file: /home/zhlab/BRAM/s_run_e_3/mkPktMerge/src/pre_info_src/mkPktMerge.place
Circuit routing file: /home/zhlab/BRAM/s_run_e_3/mkPktMerge/src/pre_info_src/mkPktMerge.route
Circuit SDC file: /home/zhlab/BRAM/s_run_e_3/mkPktMerge/src/pre_info_src/mkPktMerge.sdc
Operation: RUN_FLOW

Packer: DISABLED
Placer: ENABLED
Router: DISABLED
PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

Begin parsing packed FPGA netlist file.
Finished parsing packed FPGA netlist file.
Netlist generated from file '/home/zhlab/BRAM/s_run_e_3/mkPktMerge/src/pre_info_src/mkPktMerge.net'.
gnd is a constant generator.

Netlist num_nets: 972
Netlist num_blocks: 497
Netlist <EMPTY> blocks: 0.
Netlist clb blocks: 15.
Netlist mult_36 blocks: 0.
Netlist memory blocks: 15.
Netlist inputs pins: 311
Netlist output pins: 156

The circuit will be mapped into a 100 x 100 array of clbs.

Resource usage...
	Netlist      0	blocks of type: <EMPTY>
	Architecture 56	blocks of type: <EMPTY>
	Netlist      467	blocks of type: io
	Architecture 3200	blocks of type: io
	Netlist      15	blocks of type: clb
	Architecture 7500	blocks of type: clb
	Netlist      0	blocks of type: mult_36
	Architecture 300	blocks of type: mult_36
	Netlist      15	blocks of type: memory
	Architecture 208	blocks of type: memory


SDC file '/home/zhlab/BRAM/s_run_e_3/mkPktMerge/src/pre_info_src/mkPktMerge.sdc' blank or not found.

Defaulting to: constrain all 0 inputs and 0 outputs on the netlist clock.
Optimize this clock to run as fast as possible.
Computing delta_io_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_io_to_clb lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_clb lookup matrix, may take a few seconds, please wait...
ERROR(1): Initial placement failed.
ERROR(2): Could not place block top.arSRLFIFO_a+fi0.generic_fifo_sc_a+fifo_1.dual_port_ram+ram1^out2~24 (#29); no free locations of type memory (#4).
