Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 14:47:27 2020
| Host         : LAPTOP-CVUIJIL5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UART_Demo_timing_summary_routed.rpt -pb UART_Demo_timing_summary_routed.pb -rpx UART_Demo_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_Demo
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: EncoderA_i (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: UART0/UART_Clk/Clk_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: UART0/UART_Clk/Is_Odd_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: UART0/UART_Clk/flag_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: UART0/UART_Tx0/FSM_sequential_State_Current_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: UART0/UART_Tx0/FSM_sequential_State_Current_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UART_Send0/Tx_En_reg_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UART_Send0/Tx_En_reg_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: director0/clk_100Hz_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: test0/clk_cnt_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: test0/clk_cnt_reg[10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: test0/clk_cnt_reg[11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: test0/clk_cnt_reg[12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: test0/clk_cnt_reg[13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: test0/clk_cnt_reg[14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: test0/clk_cnt_reg[15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: test0/clk_cnt_reg[16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: test0/clk_cnt_reg[17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: test0/clk_cnt_reg[18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: test0/clk_cnt_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: test0/clk_cnt_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: test0/clk_cnt_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: test0/clk_cnt_reg[4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: test0/clk_cnt_reg[5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: test0/clk_cnt_reg[6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: test0/clk_cnt_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: test0/clk_cnt_reg[8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: test0/clk_cnt_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 98 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 98 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.531        0.000                      0                  164        0.060        0.000                      0                  164        3.000        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_100MHz              {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          2.531        0.000                      0                  152        0.134        0.000                      0                  152        4.500        0.000                       0                    94  
  clk_out2_clk_wiz_0         97.809        0.000                      0                    9        0.219        0.000                      0                    9       49.500        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        2.531        0.000                      0                  152        0.134        0.000                      0                  152        4.500        0.000                       0                    94  
  clk_out2_clk_wiz_0_1       97.813        0.000                      0                    9        0.219        0.000                      0                    9       49.500        0.000                       0                     8  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0          7.135        0.000                      0                    1        0.269        0.000                      0                    1  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          2.531        0.000                      0                  152        0.060        0.000                      0                  152  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0          7.140        0.000                      0                    1        0.274        0.000                      0                    1  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         97.809        0.000                      0                    9        0.109        0.000                      0                    9  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        2.531        0.000                      0                  152        0.060        0.000                      0                  152  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1        7.135        0.000                      0                    1        0.269        0.000                      0                    1  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1        7.140        0.000                      0                    1        0.274        0.000                      0                    1  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       97.809        0.000                      0                    9        0.109        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out2_clk_wiz_0    clk_out2_clk_wiz_0         96.556        0.000                      0                    2        0.558        0.000                      0                    2  
**async_default**     clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         96.556        0.000                      0                    2        0.448        0.000                      0                    2  
**async_default**     clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       96.556        0.000                      0                    2        0.448        0.000                      0                    2  
**async_default**     clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0_1       96.560        0.000                      0                    2        0.558        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.843ns  (logic 0.583ns (31.633%)  route 1.260ns (68.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.693     6.117    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.571     8.662    UART0/UART_Clk/clk_out1
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[0]/C
                         clock pessimism              0.584     9.246    
                         clock uncertainty           -0.074     9.172    
    SLICE_X34Y32         FDRE (Setup_fdre_C_R)       -0.524     8.648    UART0/UART_Clk/Count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.843ns  (logic 0.583ns (31.633%)  route 1.260ns (68.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.693     6.117    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.571     8.662    UART0/UART_Clk/clk_out1
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[1]/C
                         clock pessimism              0.584     9.246    
                         clock uncertainty           -0.074     9.172    
    SLICE_X34Y32         FDRE (Setup_fdre_C_R)       -0.524     8.648    UART0/UART_Clk/Count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.843ns  (logic 0.583ns (31.633%)  route 1.260ns (68.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.693     6.117    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.571     8.662    UART0/UART_Clk/clk_out1
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[2]/C
                         clock pessimism              0.584     9.246    
                         clock uncertainty           -0.074     9.172    
    SLICE_X34Y32         FDRE (Setup_fdre_C_R)       -0.524     8.648    UART0/UART_Clk/Count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.843ns  (logic 0.583ns (31.633%)  route 1.260ns (68.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.693     6.117    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.571     8.662    UART0/UART_Clk/clk_out1
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[3]/C
                         clock pessimism              0.584     9.246    
                         clock uncertainty           -0.074     9.172    
    SLICE_X34Y32         FDRE (Setup_fdre_C_R)       -0.524     8.648    UART0/UART_Clk/Count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.845ns  (logic 0.583ns (31.598%)  route 1.262ns (68.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.668 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.695     6.119    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.577     8.668    UART0/UART_Clk/clk_out1
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[28]/C
                         clock pessimism              0.584     9.252    
                         clock uncertainty           -0.074     9.178    
    SLICE_X34Y39         FDRE (Setup_fdre_C_R)       -0.524     8.654    UART0/UART_Clk/Count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.845ns  (logic 0.583ns (31.598%)  route 1.262ns (68.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.668 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.695     6.119    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.577     8.668    UART0/UART_Clk/clk_out1
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[29]/C
                         clock pessimism              0.584     9.252    
                         clock uncertainty           -0.074     9.178    
    SLICE_X34Y39         FDRE (Setup_fdre_C_R)       -0.524     8.654    UART0/UART_Clk/Count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.845ns  (logic 0.583ns (31.598%)  route 1.262ns (68.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.668 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.695     6.119    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.577     8.668    UART0/UART_Clk/clk_out1
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[30]/C
                         clock pessimism              0.584     9.252    
                         clock uncertainty           -0.074     9.178    
    SLICE_X34Y39         FDRE (Setup_fdre_C_R)       -0.524     8.654    UART0/UART_Clk/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.845ns  (logic 0.583ns (31.598%)  route 1.262ns (68.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.668 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.695     6.119    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.577     8.668    UART0/UART_Clk/clk_out1
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[31]/C
                         clock pessimism              0.584     9.252    
                         clock uncertainty           -0.074     9.178    
    SLICE_X34Y39         FDRE (Setup_fdre_C_R)       -0.524     8.654    UART0/UART_Clk/Count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.840ns  (logic 0.583ns (31.688%)  route 1.257ns (68.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.663 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.689     6.114    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  UART0/UART_Clk/Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.572     8.663    UART0/UART_Clk/clk_out1
    SLICE_X34Y33         FDRE                                         r  UART0/UART_Clk/Count_reg[4]/C
                         clock pessimism              0.584     9.247    
                         clock uncertainty           -0.074     9.173    
    SLICE_X34Y33         FDRE (Setup_fdre_C_R)       -0.524     8.649    UART0/UART_Clk/Count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -6.114    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.840ns  (logic 0.583ns (31.688%)  route 1.257ns (68.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.663 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.689     6.114    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  UART0/UART_Clk/Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.572     8.663    UART0/UART_Clk/clk_out1
    SLICE_X34Y33         FDRE                                         r  UART0/UART_Clk/Count_reg[5]/C
                         clock pessimism              0.584     9.247    
                         clock uncertainty           -0.074     9.173    
    SLICE_X34Y33         FDRE (Setup_fdre_C_R)       -0.524     8.649    UART0/UART_Clk/Count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -6.114    
  -------------------------------------------------------------------
                         slack                                  2.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.593    -0.533    UART0/UART_Tx0/clk_out1
    SLICE_X37Y44         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/Q
                         net (fo=3, routed)           0.068    -0.324    UART0/UART_Tx0/p_0_in[1]
    SLICE_X37Y44         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.864    -0.765    UART0/UART_Tx0/clk_out1
    SLICE_X37Y44         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[1]/C
                         clock pessimism              0.232    -0.533    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.075    -0.458    UART0/UART_Tx0/En_Posedge_Check_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 director0/buff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/motor_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.591    -0.535    director0/clk_out1
    SLICE_X39Y39         FDRE                                         r  director0/buff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  director0/buff_reg/Q
                         net (fo=1, routed)           0.156    -0.238    director0/buff
    SLICE_X39Y39         LUT5 (Prop_lut5_I3_O)        0.042    -0.196 r  director0/motor_dir_i_1/O
                         net (fo=1, routed)           0.000    -0.196    director0/motor_dir_i_1_n_0
    SLICE_X39Y39         FDRE                                         r  director0/motor_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.862    -0.767    director0/clk_out1
    SLICE_X39Y39         FDRE                                         r  director0/motor_dir_reg/C
                         clock pessimism              0.232    -0.535    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.107    -0.428    director0/motor_dir_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 test0/stop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test0/stop_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.593    -0.533    test0/clk_out1
    SLICE_X37Y45         FDRE                                         r  test0/stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  test0/stop_reg/Q
                         net (fo=2, routed)           0.167    -0.225    test0/stop_reg_n_0
    SLICE_X37Y45         LUT4 (Prop_lut4_I0_O)        0.045    -0.180 r  test0/stop_i_1/O
                         net (fo=1, routed)           0.000    -0.180    test0/stop_i_1_n_0
    SLICE_X37Y45         FDRE                                         r  test0/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.864    -0.765    test0/clk_out1
    SLICE_X37Y45         FDRE                                         r  test0/stop_reg/C
                         clock pessimism              0.232    -0.533    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.091    -0.442    test0/stop_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 director0/clk_100Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/clk_100Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.592    -0.534    director0/clk_out1
    SLICE_X38Y40         FDRE                                         r  director0/clk_100Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  director0/clk_100Hz_reg/Q
                         net (fo=4, routed)           0.175    -0.195    director0/clk_100Hz
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.045    -0.150 r  director0/clk_100Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.150    director0/clk_100Hz_i_1_n_0
    SLICE_X38Y40         FDRE                                         r  director0/clk_100Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.863    -0.766    director0/clk_out1
    SLICE_X38Y40         FDRE                                         r  director0/clk_100Hz_reg/C
                         clock pessimism              0.232    -0.534    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.120    -0.414    director0/clk_100Hz_reg
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 director0/cnt_100Hz_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/cnt_100Hz_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.592    -0.534    director0/clk_out1
    SLICE_X39Y42         FDRE                                         r  director0/cnt_100Hz_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  director0/cnt_100Hz_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.273    director0/cnt_100Hz[12]
    SLICE_X39Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.165 r  director0/cnt_100Hz_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.165    director0/cnt_100Hz_reg[12]_i_1_n_4
    SLICE_X39Y42         FDRE                                         r  director0/cnt_100Hz_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.863    -0.766    director0/clk_out1
    SLICE_X39Y42         FDRE                                         r  director0/cnt_100Hz_reg[12]/C
                         clock pessimism              0.232    -0.534    
    SLICE_X39Y42         FDRE (Hold_fdre_C_D)         0.105    -0.429    director0/cnt_100Hz_reg[12]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 director0/cnt_100Hz_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/cnt_100Hz_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.593    -0.533    director0/clk_out1
    SLICE_X39Y43         FDRE                                         r  director0/cnt_100Hz_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  director0/cnt_100Hz_reg[16]/Q
                         net (fo=2, routed)           0.120    -0.272    director0/cnt_100Hz[16]
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.164 r  director0/cnt_100Hz_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.164    director0/cnt_100Hz_reg[16]_i_1_n_4
    SLICE_X39Y43         FDRE                                         r  director0/cnt_100Hz_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.864    -0.765    director0/clk_out1
    SLICE_X39Y43         FDRE                                         r  director0/cnt_100Hz_reg[16]/C
                         clock pessimism              0.232    -0.533    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.105    -0.428    director0/cnt_100Hz_reg[16]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 director0/cnt_100Hz_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/cnt_100Hz_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.593    -0.533    director0/clk_out1
    SLICE_X39Y44         FDRE                                         r  director0/cnt_100Hz_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  director0/cnt_100Hz_reg[20]/Q
                         net (fo=2, routed)           0.120    -0.272    director0/cnt_100Hz[20]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.164 r  director0/cnt_100Hz_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.164    director0/cnt_100Hz_reg[20]_i_1_n_4
    SLICE_X39Y44         FDRE                                         r  director0/cnt_100Hz_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.864    -0.765    director0/clk_out1
    SLICE_X39Y44         FDRE                                         r  director0/cnt_100Hz_reg[20]/C
                         clock pessimism              0.232    -0.533    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.105    -0.428    director0/cnt_100Hz_reg[20]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 director0/cnt_100Hz_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/cnt_100Hz_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.593    -0.533    director0/clk_out1
    SLICE_X39Y45         FDRE                                         r  director0/cnt_100Hz_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  director0/cnt_100Hz_reg[24]/Q
                         net (fo=2, routed)           0.120    -0.272    director0/cnt_100Hz[24]
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.164 r  director0/cnt_100Hz_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.164    director0/cnt_100Hz_reg[24]_i_1_n_4
    SLICE_X39Y45         FDRE                                         r  director0/cnt_100Hz_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.864    -0.765    director0/clk_out1
    SLICE_X39Y45         FDRE                                         r  director0/cnt_100Hz_reg[24]/C
                         clock pessimism              0.232    -0.533    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.105    -0.428    director0/cnt_100Hz_reg[24]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 director0/cnt_100Hz_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/cnt_100Hz_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.593    -0.533    director0/clk_out1
    SLICE_X39Y46         FDRE                                         r  director0/cnt_100Hz_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  director0/cnt_100Hz_reg[28]/Q
                         net (fo=2, routed)           0.120    -0.272    director0/cnt_100Hz[28]
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.164 r  director0/cnt_100Hz_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.164    director0/cnt_100Hz_reg[28]_i_1_n_4
    SLICE_X39Y46         FDRE                                         r  director0/cnt_100Hz_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.864    -0.765    director0/clk_out1
    SLICE_X39Y46         FDRE                                         r  director0/cnt_100Hz_reg[28]/C
                         clock pessimism              0.232    -0.533    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.105    -0.428    director0/cnt_100Hz_reg[28]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 director0/cnt_100Hz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/cnt_100Hz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.592    -0.534    director0/clk_out1
    SLICE_X39Y40         FDRE                                         r  director0/cnt_100Hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  director0/cnt_100Hz_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.273    director0/cnt_100Hz[4]
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.165 r  director0/cnt_100Hz_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.165    director0/cnt_100Hz_reg[4]_i_1_n_4
    SLICE_X39Y40         FDRE                                         r  director0/cnt_100Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.863    -0.766    director0/clk_out1
    SLICE_X39Y40         FDRE                                         r  director0/cnt_100Hz_reg[4]/C
                         clock pessimism              0.232    -0.534    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.105    -0.429    director0/cnt_100Hz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_10/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y37     UART0/UART_Clk/Clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y45     test0/stop_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y32     UART0/UART_Clk/Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y34     UART0/UART_Clk/Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y34     UART0/UART_Clk/Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y35     UART0/UART_Clk/Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y35     UART0/UART_Clk/Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y35     UART0/UART_Clk/Count_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y45     test0/stop_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y45     test0/stop_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y38     UART0/UART_Clk/Count_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y38     UART0/UART_Clk/Count_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y38     UART0/UART_Clk/Count_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y38     UART0/UART_Clk/Count_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y39     UART0/UART_Clk/Count_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y39     UART0/UART_Clk/Count_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y39     UART0/UART_Clk/Count_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y39     UART0/UART_Clk/Count_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y37     UART0/UART_Clk/Clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y37     UART0/UART_Clk/Count_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y37     UART0/UART_Clk/Count_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y37     UART0/UART_Clk/Count_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y37     UART0/UART_Clk/Count_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y38     UART0/UART_Clk/Count_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y38     UART0/UART_Clk/Count_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y38     UART0/UART_Clk/Count_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y38     UART0/UART_Clk/Count_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y39     UART0/UART_Clk/Count_reg[28]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       97.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.809ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.747ns (40.805%)  route 1.084ns (59.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.302 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.462     0.160    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.328     0.488 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.621     1.110    UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.579    98.670    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism              0.609    99.279    
                         clock uncertainty           -0.111    99.169    
    SLICE_X35Y44         FDCE (Setup_fdce_C_D)       -0.250    98.919    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         98.919    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                 97.809    

Slack (MET) :             98.079ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.580ns (36.131%)  route 1.025ns (63.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.265 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.646     0.381    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I0_O)        0.124     0.505 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379     0.884    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.579    98.670    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.609    99.279    
                         clock uncertainty           -0.111    99.169    
    SLICE_X35Y44         FDCE (Setup_fdce_C_CE)      -0.205    98.964    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         98.964    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                 98.079    

Slack (MET) :             98.079ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.580ns (36.131%)  route 1.025ns (63.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.265 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.646     0.381    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I0_O)        0.124     0.505 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379     0.884    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.579    98.670    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism              0.609    99.279    
                         clock uncertainty           -0.111    99.169    
    SLICE_X35Y44         FDCE (Setup_fdce_C_CE)      -0.205    98.964    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         98.964    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                 98.079    

Slack (MET) :             98.079ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.580ns (36.131%)  route 1.025ns (63.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.265 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.646     0.381    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I0_O)        0.124     0.505 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379     0.884    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.579    98.670    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.609    99.279    
                         clock uncertainty           -0.111    99.169    
    SLICE_X35Y44         FDCE (Setup_fdce_C_CE)      -0.205    98.964    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         98.964    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                 98.079    

Slack (MET) :             98.079ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.580ns (36.131%)  route 1.025ns (63.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.265 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.646     0.381    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I0_O)        0.124     0.505 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379     0.884    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.579    98.670    UART_Send0/CLK
    SLICE_X35Y44         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
                         clock pessimism              0.609    99.279    
                         clock uncertainty           -0.111    99.169    
    SLICE_X35Y44         FDPE (Setup_fdpe_C_CE)      -0.205    98.964    UART_Send0/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         98.964    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                 98.079    

Slack (MET) :             98.104ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.718ns (41.834%)  route 0.998ns (58.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.302 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.462     0.160    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.299     0.459 r  UART_Send0/Tx_En__0/O
                         net (fo=2, routed)           0.536     0.995    UART_Send0/Tx_En__0_n_0
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.580    98.671    UART_Send0/CLK
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism              0.570    99.241    
                         clock uncertainty           -0.111    99.131    
    SLICE_X38Y44         FDCE (Setup_fdce_C_D)       -0.031    99.100    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         99.100    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                 98.104    

Slack (MET) :             98.250ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.718ns (46.787%)  route 0.817ns (53.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.302 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.462     0.160    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.299     0.459 r  UART_Send0/Tx_En__0/O
                         net (fo=2, routed)           0.354     0.814    UART_Send0/Tx_En__0_n_0
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.580    98.671    UART_Send0/CLK
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism              0.570    99.241    
                         clock uncertainty           -0.111    99.131    
    SLICE_X36Y44         FDPE (Setup_fdpe_C_D)       -0.067    99.064    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         99.064    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                 98.250    

Slack (MET) :             98.535ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.715ns (51.605%)  route 0.671ns (48.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.419    -0.302 f  UART_Send0/Pulse_Init_Flag_reg[1]/Q
                         net (fo=1, routed)           0.671     0.369    UART_Send0/Pulse_Init_Flag_reg_n_0_[1]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.296     0.665 r  UART_Send0/Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000     0.665    UART_Send0/Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.579    98.670    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.609    99.279    
                         clock uncertainty           -0.111    99.169    
    SLICE_X35Y44         FDCE (Setup_fdce_C_D)        0.031    99.200    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         99.200    
                         arrival time                          -0.665    
  -------------------------------------------------------------------
                         slack                                 98.535    

Slack (MET) :             98.833ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.265 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.505     0.240    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124     0.364 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000     0.364    UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.579    98.670    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.609    99.279    
                         clock uncertainty           -0.111    99.169    
    SLICE_X35Y44         FDCE (Setup_fdce_C_D)        0.029    99.198    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         99.198    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                 98.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.172%)  route 0.083ns (26.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.128    -0.405 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.083    -0.322    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X35Y44         LUT2 (Prop_lut2_I0_O)        0.099    -0.223 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.863    -0.766    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.233    -0.533    
    SLICE_X35Y44         FDCE (Hold_fdce_C_D)         0.091    -0.442    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 f  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.231    -0.161    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X35Y44         LUT2 (Prop_lut2_I0_O)        0.045    -0.116 r  UART_Send0/Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    UART_Send0/Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.863    -0.766    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.233    -0.533    
    SLICE_X35Y44         FDCE (Hold_fdce_C_D)         0.092    -0.441    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.265%)  route 0.288ns (60.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.156    -0.236    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT2 (Prop_lut2_I0_O)        0.045    -0.191 r  UART_Send0/Tx_En__0/O
                         net (fo=2, routed)           0.131    -0.060    UART_Send0/Tx_En__0_n_0
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.864    -0.765    UART_Send0/CLK
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism              0.269    -0.496    
    SLICE_X36Y44         FDPE (Hold_fdpe_C_D)         0.070    -0.426    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.002%)  route 0.345ns (64.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.156    -0.236    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT2 (Prop_lut2_I0_O)        0.045    -0.191 r  UART_Send0/Tx_En__0/O
                         net (fo=2, routed)           0.189    -0.002    UART_Send0/Tx_En__0_n_0
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.864    -0.765    UART_Send0/CLK
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism              0.269    -0.496    
    SLICE_X38Y44         FDCE (Hold_fdce_C_D)         0.059    -0.437    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.582%)  route 0.272ns (59.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.156    -0.236    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.045    -0.191 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116    -0.075    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.863    -0.766    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.233    -0.533    
    SLICE_X35Y44         FDCE (Hold_fdce_C_CE)       -0.039    -0.572    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.582%)  route 0.272ns (59.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.156    -0.236    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.045    -0.191 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116    -0.075    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.863    -0.766    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism              0.233    -0.533    
    SLICE_X35Y44         FDCE (Hold_fdce_C_CE)       -0.039    -0.572    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.582%)  route 0.272ns (59.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.156    -0.236    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.045    -0.191 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116    -0.075    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.863    -0.766    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.233    -0.533    
    SLICE_X35Y44         FDCE (Hold_fdce_C_CE)       -0.039    -0.572    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.582%)  route 0.272ns (59.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.156    -0.236    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.045    -0.191 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116    -0.075    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.863    -0.766    UART_Send0/CLK
    SLICE_X35Y44         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
                         clock pessimism              0.233    -0.533    
    SLICE_X35Y44         FDPE (Hold_fdpe_C_CE)       -0.039    -0.572    UART_Send0/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.192ns (33.118%)  route 0.388ns (66.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.156    -0.236    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT2 (Prop_lut2_I0_O)        0.051    -0.185 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.231     0.046    UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.863    -0.766    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism              0.233    -0.533    
    SLICE_X35Y44         FDCE (Hold_fdce_C_D)         0.010    -0.523    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.570    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X35Y44     UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X35Y44     UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X35Y44     UART_Send0/Pulse_Init_Flag_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X35Y44     UART_Send0/Pulse_Init_Flag_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X38Y44     UART_Send0/Tx_En_reg_C/C
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X36Y44     UART_Send0/Tx_En_reg_P/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X38Y44     UART_Send0/Tx_En_reg_C/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X38Y44     UART_Send0/Tx_En_reg_C/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X36Y44     UART_Send0/Tx_En_reg_P/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X36Y44     UART_Send0/Tx_En_reg_P/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y44     UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y44     UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y44     UART_Send0/Pulse_Init_Flag_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X35Y44     UART_Send0/Pulse_Init_Flag_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y44     UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y44     UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y44     UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y44     UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y44     UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y44     UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y44     UART_Send0/Pulse_Init_Flag_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y44     UART_Send0/Pulse_Init_Flag_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X35Y44     UART_Send0/Pulse_Init_Flag_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X35Y44     UART_Send0/Pulse_Init_Flag_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X38Y44     UART_Send0/Tx_En_reg_C/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X38Y44     UART_Send0/Tx_En_reg_C/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.843ns  (logic 0.583ns (31.633%)  route 1.260ns (68.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.693     6.117    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.571     8.662    UART0/UART_Clk/clk_out1
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[0]/C
                         clock pessimism              0.584     9.246    
                         clock uncertainty           -0.074     9.173    
    SLICE_X34Y32         FDRE (Setup_fdre_C_R)       -0.524     8.649    UART0/UART_Clk/Count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.843ns  (logic 0.583ns (31.633%)  route 1.260ns (68.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.693     6.117    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.571     8.662    UART0/UART_Clk/clk_out1
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[1]/C
                         clock pessimism              0.584     9.246    
                         clock uncertainty           -0.074     9.173    
    SLICE_X34Y32         FDRE (Setup_fdre_C_R)       -0.524     8.649    UART0/UART_Clk/Count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.843ns  (logic 0.583ns (31.633%)  route 1.260ns (68.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.693     6.117    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.571     8.662    UART0/UART_Clk/clk_out1
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[2]/C
                         clock pessimism              0.584     9.246    
                         clock uncertainty           -0.074     9.173    
    SLICE_X34Y32         FDRE (Setup_fdre_C_R)       -0.524     8.649    UART0/UART_Clk/Count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.843ns  (logic 0.583ns (31.633%)  route 1.260ns (68.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.693     6.117    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.571     8.662    UART0/UART_Clk/clk_out1
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[3]/C
                         clock pessimism              0.584     9.246    
                         clock uncertainty           -0.074     9.173    
    SLICE_X34Y32         FDRE (Setup_fdre_C_R)       -0.524     8.649    UART0/UART_Clk/Count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.845ns  (logic 0.583ns (31.598%)  route 1.262ns (68.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.668 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.695     6.119    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.577     8.668    UART0/UART_Clk/clk_out1
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[28]/C
                         clock pessimism              0.584     9.252    
                         clock uncertainty           -0.074     9.179    
    SLICE_X34Y39         FDRE (Setup_fdre_C_R)       -0.524     8.655    UART0/UART_Clk/Count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.845ns  (logic 0.583ns (31.598%)  route 1.262ns (68.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.668 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.695     6.119    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.577     8.668    UART0/UART_Clk/clk_out1
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[29]/C
                         clock pessimism              0.584     9.252    
                         clock uncertainty           -0.074     9.179    
    SLICE_X34Y39         FDRE (Setup_fdre_C_R)       -0.524     8.655    UART0/UART_Clk/Count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.845ns  (logic 0.583ns (31.598%)  route 1.262ns (68.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.668 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.695     6.119    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.577     8.668    UART0/UART_Clk/clk_out1
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[30]/C
                         clock pessimism              0.584     9.252    
                         clock uncertainty           -0.074     9.179    
    SLICE_X34Y39         FDRE (Setup_fdre_C_R)       -0.524     8.655    UART0/UART_Clk/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.845ns  (logic 0.583ns (31.598%)  route 1.262ns (68.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.668 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.695     6.119    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.577     8.668    UART0/UART_Clk/clk_out1
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[31]/C
                         clock pessimism              0.584     9.252    
                         clock uncertainty           -0.074     9.179    
    SLICE_X34Y39         FDRE (Setup_fdre_C_R)       -0.524     8.655    UART0/UART_Clk/Count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.655    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.840ns  (logic 0.583ns (31.688%)  route 1.257ns (68.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.663 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.689     6.114    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  UART0/UART_Clk/Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.572     8.663    UART0/UART_Clk/clk_out1
    SLICE_X34Y33         FDRE                                         r  UART0/UART_Clk/Count_reg[4]/C
                         clock pessimism              0.584     9.247    
                         clock uncertainty           -0.074     9.174    
    SLICE_X34Y33         FDRE (Setup_fdre_C_R)       -0.524     8.650    UART0/UART_Clk/Count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -6.114    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.840ns  (logic 0.583ns (31.688%)  route 1.257ns (68.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.663 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.689     6.114    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  UART0/UART_Clk/Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.572     8.663    UART0/UART_Clk/clk_out1
    SLICE_X34Y33         FDRE                                         r  UART0/UART_Clk/Count_reg[5]/C
                         clock pessimism              0.584     9.247    
                         clock uncertainty           -0.074     9.174    
    SLICE_X34Y33         FDRE (Setup_fdre_C_R)       -0.524     8.650    UART0/UART_Clk/Count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -6.114    
  -------------------------------------------------------------------
                         slack                                  2.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.593    -0.533    UART0/UART_Tx0/clk_out1
    SLICE_X37Y44         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/Q
                         net (fo=3, routed)           0.068    -0.324    UART0/UART_Tx0/p_0_in[1]
    SLICE_X37Y44         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.864    -0.765    UART0/UART_Tx0/clk_out1
    SLICE_X37Y44         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[1]/C
                         clock pessimism              0.232    -0.533    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.075    -0.458    UART0/UART_Tx0/En_Posedge_Check_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 director0/buff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/motor_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.591    -0.535    director0/clk_out1
    SLICE_X39Y39         FDRE                                         r  director0/buff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  director0/buff_reg/Q
                         net (fo=1, routed)           0.156    -0.238    director0/buff
    SLICE_X39Y39         LUT5 (Prop_lut5_I3_O)        0.042    -0.196 r  director0/motor_dir_i_1/O
                         net (fo=1, routed)           0.000    -0.196    director0/motor_dir_i_1_n_0
    SLICE_X39Y39         FDRE                                         r  director0/motor_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.862    -0.767    director0/clk_out1
    SLICE_X39Y39         FDRE                                         r  director0/motor_dir_reg/C
                         clock pessimism              0.232    -0.535    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.107    -0.428    director0/motor_dir_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 test0/stop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test0/stop_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.593    -0.533    test0/clk_out1
    SLICE_X37Y45         FDRE                                         r  test0/stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  test0/stop_reg/Q
                         net (fo=2, routed)           0.167    -0.225    test0/stop_reg_n_0
    SLICE_X37Y45         LUT4 (Prop_lut4_I0_O)        0.045    -0.180 r  test0/stop_i_1/O
                         net (fo=1, routed)           0.000    -0.180    test0/stop_i_1_n_0
    SLICE_X37Y45         FDRE                                         r  test0/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.864    -0.765    test0/clk_out1
    SLICE_X37Y45         FDRE                                         r  test0/stop_reg/C
                         clock pessimism              0.232    -0.533    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.091    -0.442    test0/stop_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 director0/clk_100Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/clk_100Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.592    -0.534    director0/clk_out1
    SLICE_X38Y40         FDRE                                         r  director0/clk_100Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  director0/clk_100Hz_reg/Q
                         net (fo=4, routed)           0.175    -0.195    director0/clk_100Hz
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.045    -0.150 r  director0/clk_100Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.150    director0/clk_100Hz_i_1_n_0
    SLICE_X38Y40         FDRE                                         r  director0/clk_100Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.863    -0.766    director0/clk_out1
    SLICE_X38Y40         FDRE                                         r  director0/clk_100Hz_reg/C
                         clock pessimism              0.232    -0.534    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.120    -0.414    director0/clk_100Hz_reg
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 director0/cnt_100Hz_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/cnt_100Hz_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.592    -0.534    director0/clk_out1
    SLICE_X39Y42         FDRE                                         r  director0/cnt_100Hz_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  director0/cnt_100Hz_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.273    director0/cnt_100Hz[12]
    SLICE_X39Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.165 r  director0/cnt_100Hz_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.165    director0/cnt_100Hz_reg[12]_i_1_n_4
    SLICE_X39Y42         FDRE                                         r  director0/cnt_100Hz_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.863    -0.766    director0/clk_out1
    SLICE_X39Y42         FDRE                                         r  director0/cnt_100Hz_reg[12]/C
                         clock pessimism              0.232    -0.534    
    SLICE_X39Y42         FDRE (Hold_fdre_C_D)         0.105    -0.429    director0/cnt_100Hz_reg[12]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 director0/cnt_100Hz_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/cnt_100Hz_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.593    -0.533    director0/clk_out1
    SLICE_X39Y43         FDRE                                         r  director0/cnt_100Hz_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  director0/cnt_100Hz_reg[16]/Q
                         net (fo=2, routed)           0.120    -0.272    director0/cnt_100Hz[16]
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.164 r  director0/cnt_100Hz_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.164    director0/cnt_100Hz_reg[16]_i_1_n_4
    SLICE_X39Y43         FDRE                                         r  director0/cnt_100Hz_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.864    -0.765    director0/clk_out1
    SLICE_X39Y43         FDRE                                         r  director0/cnt_100Hz_reg[16]/C
                         clock pessimism              0.232    -0.533    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.105    -0.428    director0/cnt_100Hz_reg[16]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 director0/cnt_100Hz_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/cnt_100Hz_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.593    -0.533    director0/clk_out1
    SLICE_X39Y44         FDRE                                         r  director0/cnt_100Hz_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  director0/cnt_100Hz_reg[20]/Q
                         net (fo=2, routed)           0.120    -0.272    director0/cnt_100Hz[20]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.164 r  director0/cnt_100Hz_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.164    director0/cnt_100Hz_reg[20]_i_1_n_4
    SLICE_X39Y44         FDRE                                         r  director0/cnt_100Hz_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.864    -0.765    director0/clk_out1
    SLICE_X39Y44         FDRE                                         r  director0/cnt_100Hz_reg[20]/C
                         clock pessimism              0.232    -0.533    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.105    -0.428    director0/cnt_100Hz_reg[20]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 director0/cnt_100Hz_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/cnt_100Hz_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.593    -0.533    director0/clk_out1
    SLICE_X39Y45         FDRE                                         r  director0/cnt_100Hz_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  director0/cnt_100Hz_reg[24]/Q
                         net (fo=2, routed)           0.120    -0.272    director0/cnt_100Hz[24]
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.164 r  director0/cnt_100Hz_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.164    director0/cnt_100Hz_reg[24]_i_1_n_4
    SLICE_X39Y45         FDRE                                         r  director0/cnt_100Hz_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.864    -0.765    director0/clk_out1
    SLICE_X39Y45         FDRE                                         r  director0/cnt_100Hz_reg[24]/C
                         clock pessimism              0.232    -0.533    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.105    -0.428    director0/cnt_100Hz_reg[24]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 director0/cnt_100Hz_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/cnt_100Hz_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.593    -0.533    director0/clk_out1
    SLICE_X39Y46         FDRE                                         r  director0/cnt_100Hz_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  director0/cnt_100Hz_reg[28]/Q
                         net (fo=2, routed)           0.120    -0.272    director0/cnt_100Hz[28]
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.164 r  director0/cnt_100Hz_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.164    director0/cnt_100Hz_reg[28]_i_1_n_4
    SLICE_X39Y46         FDRE                                         r  director0/cnt_100Hz_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.864    -0.765    director0/clk_out1
    SLICE_X39Y46         FDRE                                         r  director0/cnt_100Hz_reg[28]/C
                         clock pessimism              0.232    -0.533    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.105    -0.428    director0/cnt_100Hz_reg[28]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 director0/cnt_100Hz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/cnt_100Hz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.592    -0.534    director0/clk_out1
    SLICE_X39Y40         FDRE                                         r  director0/cnt_100Hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  director0/cnt_100Hz_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.273    director0/cnt_100Hz[4]
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.165 r  director0/cnt_100Hz_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.165    director0/cnt_100Hz_reg[4]_i_1_n_4
    SLICE_X39Y40         FDRE                                         r  director0/cnt_100Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.863    -0.766    director0/clk_out1
    SLICE_X39Y40         FDRE                                         r  director0/cnt_100Hz_reg[4]/C
                         clock pessimism              0.232    -0.534    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.105    -0.429    director0/cnt_100Hz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_10/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y37     UART0/UART_Clk/Clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y45     test0/stop_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y32     UART0/UART_Clk/Count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y34     UART0/UART_Clk/Count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y34     UART0/UART_Clk/Count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y35     UART0/UART_Clk/Count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y35     UART0/UART_Clk/Count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y35     UART0/UART_Clk/Count_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y45     test0/stop_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y45     test0/stop_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y38     UART0/UART_Clk/Count_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y38     UART0/UART_Clk/Count_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y38     UART0/UART_Clk/Count_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y38     UART0/UART_Clk/Count_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y39     UART0/UART_Clk/Count_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y39     UART0/UART_Clk/Count_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y39     UART0/UART_Clk/Count_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y39     UART0/UART_Clk/Count_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y37     UART0/UART_Clk/Clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y37     UART0/UART_Clk/Count_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y37     UART0/UART_Clk/Count_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y37     UART0/UART_Clk/Count_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y37     UART0/UART_Clk/Count_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y38     UART0/UART_Clk/Count_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y38     UART0/UART_Clk/Count_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y38     UART0/UART_Clk/Count_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y38     UART0/UART_Clk/Count_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y39     UART0/UART_Clk/Count_reg[28]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       97.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.813ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.747ns (40.805%)  route 1.084ns (59.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.302 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.462     0.160    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.328     0.488 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.621     1.110    UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.579    98.670    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism              0.609    99.279    
                         clock uncertainty           -0.106    99.173    
    SLICE_X35Y44         FDCE (Setup_fdce_C_D)       -0.250    98.923    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         98.923    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                 97.813    

Slack (MET) :             98.084ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.580ns (36.131%)  route 1.025ns (63.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.265 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.646     0.381    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I0_O)        0.124     0.505 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379     0.884    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.579    98.670    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.609    99.279    
                         clock uncertainty           -0.106    99.173    
    SLICE_X35Y44         FDCE (Setup_fdce_C_CE)      -0.205    98.968    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         98.968    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                 98.084    

Slack (MET) :             98.084ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.580ns (36.131%)  route 1.025ns (63.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.265 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.646     0.381    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I0_O)        0.124     0.505 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379     0.884    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.579    98.670    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism              0.609    99.279    
                         clock uncertainty           -0.106    99.173    
    SLICE_X35Y44         FDCE (Setup_fdce_C_CE)      -0.205    98.968    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         98.968    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                 98.084    

Slack (MET) :             98.084ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.580ns (36.131%)  route 1.025ns (63.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.265 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.646     0.381    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I0_O)        0.124     0.505 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379     0.884    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.579    98.670    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.609    99.279    
                         clock uncertainty           -0.106    99.173    
    SLICE_X35Y44         FDCE (Setup_fdce_C_CE)      -0.205    98.968    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         98.968    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                 98.084    

Slack (MET) :             98.084ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.580ns (36.131%)  route 1.025ns (63.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.265 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.646     0.381    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I0_O)        0.124     0.505 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379     0.884    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.579    98.670    UART_Send0/CLK
    SLICE_X35Y44         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
                         clock pessimism              0.609    99.279    
                         clock uncertainty           -0.106    99.173    
    SLICE_X35Y44         FDPE (Setup_fdpe_C_CE)      -0.205    98.968    UART_Send0/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         98.968    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                 98.084    

Slack (MET) :             98.109ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.718ns (41.834%)  route 0.998ns (58.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.302 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.462     0.160    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.299     0.459 r  UART_Send0/Tx_En__0/O
                         net (fo=2, routed)           0.536     0.995    UART_Send0/Tx_En__0_n_0
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.580    98.671    UART_Send0/CLK
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism              0.570    99.241    
                         clock uncertainty           -0.106    99.135    
    SLICE_X38Y44         FDCE (Setup_fdce_C_D)       -0.031    99.104    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         99.104    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                 98.109    

Slack (MET) :             98.254ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.718ns (46.787%)  route 0.817ns (53.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.302 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.462     0.160    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.299     0.459 r  UART_Send0/Tx_En__0/O
                         net (fo=2, routed)           0.354     0.814    UART_Send0/Tx_En__0_n_0
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.580    98.671    UART_Send0/CLK
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism              0.570    99.241    
                         clock uncertainty           -0.106    99.135    
    SLICE_X36Y44         FDPE (Setup_fdpe_C_D)       -0.067    99.068    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         99.068    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                 98.254    

Slack (MET) :             98.539ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.715ns (51.605%)  route 0.671ns (48.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.419    -0.302 f  UART_Send0/Pulse_Init_Flag_reg[1]/Q
                         net (fo=1, routed)           0.671     0.369    UART_Send0/Pulse_Init_Flag_reg_n_0_[1]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.296     0.665 r  UART_Send0/Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000     0.665    UART_Send0/Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.579    98.670    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.609    99.279    
                         clock uncertainty           -0.106    99.173    
    SLICE_X35Y44         FDCE (Setup_fdce_C_D)        0.031    99.204    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         99.204    
                         arrival time                          -0.665    
  -------------------------------------------------------------------
                         slack                                 98.539    

Slack (MET) :             98.838ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.265 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.505     0.240    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124     0.364 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000     0.364    UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.579    98.670    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.609    99.279    
                         clock uncertainty           -0.106    99.173    
    SLICE_X35Y44         FDCE (Setup_fdce_C_D)        0.029    99.202    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         99.202    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                 98.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.172%)  route 0.083ns (26.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.128    -0.405 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.083    -0.322    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X35Y44         LUT2 (Prop_lut2_I0_O)        0.099    -0.223 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.863    -0.766    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.233    -0.533    
    SLICE_X35Y44         FDCE (Hold_fdce_C_D)         0.091    -0.442    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 f  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.231    -0.161    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X35Y44         LUT2 (Prop_lut2_I0_O)        0.045    -0.116 r  UART_Send0/Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    UART_Send0/Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.863    -0.766    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.233    -0.533    
    SLICE_X35Y44         FDCE (Hold_fdce_C_D)         0.092    -0.441    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.265%)  route 0.288ns (60.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.156    -0.236    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT2 (Prop_lut2_I0_O)        0.045    -0.191 r  UART_Send0/Tx_En__0/O
                         net (fo=2, routed)           0.131    -0.060    UART_Send0/Tx_En__0_n_0
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.864    -0.765    UART_Send0/CLK
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism              0.269    -0.496    
    SLICE_X36Y44         FDPE (Hold_fdpe_C_D)         0.070    -0.426    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.002%)  route 0.345ns (64.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.156    -0.236    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT2 (Prop_lut2_I0_O)        0.045    -0.191 r  UART_Send0/Tx_En__0/O
                         net (fo=2, routed)           0.189    -0.002    UART_Send0/Tx_En__0_n_0
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.864    -0.765    UART_Send0/CLK
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism              0.269    -0.496    
    SLICE_X38Y44         FDCE (Hold_fdce_C_D)         0.059    -0.437    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.582%)  route 0.272ns (59.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.156    -0.236    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.045    -0.191 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116    -0.075    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.863    -0.766    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.233    -0.533    
    SLICE_X35Y44         FDCE (Hold_fdce_C_CE)       -0.039    -0.572    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.582%)  route 0.272ns (59.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.156    -0.236    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.045    -0.191 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116    -0.075    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.863    -0.766    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism              0.233    -0.533    
    SLICE_X35Y44         FDCE (Hold_fdce_C_CE)       -0.039    -0.572    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.582%)  route 0.272ns (59.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.156    -0.236    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.045    -0.191 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116    -0.075    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.863    -0.766    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.233    -0.533    
    SLICE_X35Y44         FDCE (Hold_fdce_C_CE)       -0.039    -0.572    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.582%)  route 0.272ns (59.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.156    -0.236    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.045    -0.191 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116    -0.075    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.863    -0.766    UART_Send0/CLK
    SLICE_X35Y44         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
                         clock pessimism              0.233    -0.533    
    SLICE_X35Y44         FDPE (Hold_fdpe_C_CE)       -0.039    -0.572    UART_Send0/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.192ns (33.118%)  route 0.388ns (66.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.156    -0.236    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT2 (Prop_lut2_I0_O)        0.051    -0.185 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.231     0.046    UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.863    -0.766    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism              0.233    -0.533    
    SLICE_X35Y44         FDCE (Hold_fdce_C_D)         0.010    -0.523    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.570    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2    clk_10/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X35Y44     UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X35Y44     UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X35Y44     UART_Send0/Pulse_Init_Flag_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X35Y44     UART_Send0/Pulse_Init_Flag_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X38Y44     UART_Send0/Tx_En_reg_C/C
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X36Y44     UART_Send0/Tx_En_reg_P/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X38Y44     UART_Send0/Tx_En_reg_C/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X38Y44     UART_Send0/Tx_En_reg_C/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X36Y44     UART_Send0/Tx_En_reg_P/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X36Y44     UART_Send0/Tx_En_reg_P/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y44     UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y44     UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y44     UART_Send0/Pulse_Init_Flag_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X35Y44     UART_Send0/Pulse_Init_Flag_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y44     UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y44     UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y44     UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y44     UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y44     UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y44     UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y44     UART_Send0/Pulse_Init_Flag_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X35Y44     UART_Send0/Pulse_Init_Flag_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X35Y44     UART_Send0/Pulse_Init_Flag_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         50.000      49.500     SLICE_X35Y44     UART_Send0/Pulse_Init_Flag_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X38Y44     UART_Send0/Tx_En_reg_C/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X38Y44     UART_Send0/Tx_En_reg_C/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.135ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.580ns (23.595%)  route 1.878ns (76.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.701    -0.718    UART_Send0/CLK
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDPE (Prop_fdpe_C_Q)         0.456    -0.262 r  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.878     1.616    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.124     1.740 r  UART_Send0/En_Posedge_Check[0]_i_1/O
                         net (fo=1, routed)           0.000     1.740    UART0/UART_Tx0/Tx_En
    SLICE_X37Y44         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.580     8.671    UART0/UART_Tx0/clk_out1
    SLICE_X37Y44         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism              0.406     9.077    
                         clock uncertainty           -0.231     8.846    
    SLICE_X37Y44         FDRE (Setup_fdre_C_D)        0.029     8.875    UART0/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                          8.875    
                         arrival time                          -1.740    
  -------------------------------------------------------------------
                         slack                                  7.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.209ns (22.998%)  route 0.700ns (77.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.700     0.330    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.045     0.375 r  UART_Send0/En_Posedge_Check[0]_i_1/O
                         net (fo=1, routed)           0.000     0.375    UART0/UART_Tx0/Tx_En
    SLICE_X37Y44         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.864    -0.765    UART0/UART_Tx0/clk_out1
    SLICE_X37Y44         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.091     0.106    UART0/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.269    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.843ns  (logic 0.583ns (31.633%)  route 1.260ns (68.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.693     6.117    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.571     8.662    UART0/UART_Clk/clk_out1
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[0]/C
                         clock pessimism              0.584     9.246    
                         clock uncertainty           -0.074     9.172    
    SLICE_X34Y32         FDRE (Setup_fdre_C_R)       -0.524     8.648    UART0/UART_Clk/Count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.843ns  (logic 0.583ns (31.633%)  route 1.260ns (68.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.693     6.117    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.571     8.662    UART0/UART_Clk/clk_out1
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[1]/C
                         clock pessimism              0.584     9.246    
                         clock uncertainty           -0.074     9.172    
    SLICE_X34Y32         FDRE (Setup_fdre_C_R)       -0.524     8.648    UART0/UART_Clk/Count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.843ns  (logic 0.583ns (31.633%)  route 1.260ns (68.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.693     6.117    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.571     8.662    UART0/UART_Clk/clk_out1
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[2]/C
                         clock pessimism              0.584     9.246    
                         clock uncertainty           -0.074     9.172    
    SLICE_X34Y32         FDRE (Setup_fdre_C_R)       -0.524     8.648    UART0/UART_Clk/Count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.843ns  (logic 0.583ns (31.633%)  route 1.260ns (68.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.693     6.117    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.571     8.662    UART0/UART_Clk/clk_out1
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[3]/C
                         clock pessimism              0.584     9.246    
                         clock uncertainty           -0.074     9.172    
    SLICE_X34Y32         FDRE (Setup_fdre_C_R)       -0.524     8.648    UART0/UART_Clk/Count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.845ns  (logic 0.583ns (31.598%)  route 1.262ns (68.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.668 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.695     6.119    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.577     8.668    UART0/UART_Clk/clk_out1
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[28]/C
                         clock pessimism              0.584     9.252    
                         clock uncertainty           -0.074     9.178    
    SLICE_X34Y39         FDRE (Setup_fdre_C_R)       -0.524     8.654    UART0/UART_Clk/Count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.845ns  (logic 0.583ns (31.598%)  route 1.262ns (68.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.668 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.695     6.119    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.577     8.668    UART0/UART_Clk/clk_out1
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[29]/C
                         clock pessimism              0.584     9.252    
                         clock uncertainty           -0.074     9.178    
    SLICE_X34Y39         FDRE (Setup_fdre_C_R)       -0.524     8.654    UART0/UART_Clk/Count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.845ns  (logic 0.583ns (31.598%)  route 1.262ns (68.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.668 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.695     6.119    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.577     8.668    UART0/UART_Clk/clk_out1
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[30]/C
                         clock pessimism              0.584     9.252    
                         clock uncertainty           -0.074     9.178    
    SLICE_X34Y39         FDRE (Setup_fdre_C_R)       -0.524     8.654    UART0/UART_Clk/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.845ns  (logic 0.583ns (31.598%)  route 1.262ns (68.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.668 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.695     6.119    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.577     8.668    UART0/UART_Clk/clk_out1
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[31]/C
                         clock pessimism              0.584     9.252    
                         clock uncertainty           -0.074     9.178    
    SLICE_X34Y39         FDRE (Setup_fdre_C_R)       -0.524     8.654    UART0/UART_Clk/Count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.840ns  (logic 0.583ns (31.688%)  route 1.257ns (68.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.663 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.689     6.114    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  UART0/UART_Clk/Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.572     8.663    UART0/UART_Clk/clk_out1
    SLICE_X34Y33         FDRE                                         r  UART0/UART_Clk/Count_reg[4]/C
                         clock pessimism              0.584     9.247    
                         clock uncertainty           -0.074     9.173    
    SLICE_X34Y33         FDRE (Setup_fdre_C_R)       -0.524     8.649    UART0/UART_Clk/Count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -6.114    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@5.000ns)
  Data Path Delay:        1.840ns  (logic 0.583ns (31.688%)  route 1.257ns (68.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.663 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.689     6.114    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  UART0/UART_Clk/Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.572     8.663    UART0/UART_Clk/clk_out1
    SLICE_X34Y33         FDRE                                         r  UART0/UART_Clk/Count_reg[5]/C
                         clock pessimism              0.584     9.247    
                         clock uncertainty           -0.074     9.173    
    SLICE_X34Y33         FDRE (Setup_fdre_C_R)       -0.524     8.649    UART0/UART_Clk/Count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -6.114    
  -------------------------------------------------------------------
                         slack                                  2.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.593    -0.533    UART0/UART_Tx0/clk_out1
    SLICE_X37Y44         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/Q
                         net (fo=3, routed)           0.068    -0.324    UART0/UART_Tx0/p_0_in[1]
    SLICE_X37Y44         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.864    -0.765    UART0/UART_Tx0/clk_out1
    SLICE_X37Y44         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[1]/C
                         clock pessimism              0.232    -0.533    
                         clock uncertainty            0.074    -0.459    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.075    -0.384    UART0/UART_Tx0/En_Posedge_Check_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 director0/buff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/motor_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.591    -0.535    director0/clk_out1
    SLICE_X39Y39         FDRE                                         r  director0/buff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  director0/buff_reg/Q
                         net (fo=1, routed)           0.156    -0.238    director0/buff
    SLICE_X39Y39         LUT5 (Prop_lut5_I3_O)        0.042    -0.196 r  director0/motor_dir_i_1/O
                         net (fo=1, routed)           0.000    -0.196    director0/motor_dir_i_1_n_0
    SLICE_X39Y39         FDRE                                         r  director0/motor_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.862    -0.767    director0/clk_out1
    SLICE_X39Y39         FDRE                                         r  director0/motor_dir_reg/C
                         clock pessimism              0.232    -0.535    
                         clock uncertainty            0.074    -0.461    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.107    -0.354    director0/motor_dir_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 test0/stop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test0/stop_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.593    -0.533    test0/clk_out1
    SLICE_X37Y45         FDRE                                         r  test0/stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  test0/stop_reg/Q
                         net (fo=2, routed)           0.167    -0.225    test0/stop_reg_n_0
    SLICE_X37Y45         LUT4 (Prop_lut4_I0_O)        0.045    -0.180 r  test0/stop_i_1/O
                         net (fo=1, routed)           0.000    -0.180    test0/stop_i_1_n_0
    SLICE_X37Y45         FDRE                                         r  test0/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.864    -0.765    test0/clk_out1
    SLICE_X37Y45         FDRE                                         r  test0/stop_reg/C
                         clock pessimism              0.232    -0.533    
                         clock uncertainty            0.074    -0.459    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.091    -0.368    test0/stop_reg
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 director0/clk_100Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/clk_100Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.592    -0.534    director0/clk_out1
    SLICE_X38Y40         FDRE                                         r  director0/clk_100Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  director0/clk_100Hz_reg/Q
                         net (fo=4, routed)           0.175    -0.195    director0/clk_100Hz
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.045    -0.150 r  director0/clk_100Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.150    director0/clk_100Hz_i_1_n_0
    SLICE_X38Y40         FDRE                                         r  director0/clk_100Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.863    -0.766    director0/clk_out1
    SLICE_X38Y40         FDRE                                         r  director0/clk_100Hz_reg/C
                         clock pessimism              0.232    -0.534    
                         clock uncertainty            0.074    -0.460    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.120    -0.340    director0/clk_100Hz_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 director0/cnt_100Hz_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/cnt_100Hz_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.592    -0.534    director0/clk_out1
    SLICE_X39Y42         FDRE                                         r  director0/cnt_100Hz_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  director0/cnt_100Hz_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.273    director0/cnt_100Hz[12]
    SLICE_X39Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.165 r  director0/cnt_100Hz_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.165    director0/cnt_100Hz_reg[12]_i_1_n_4
    SLICE_X39Y42         FDRE                                         r  director0/cnt_100Hz_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.863    -0.766    director0/clk_out1
    SLICE_X39Y42         FDRE                                         r  director0/cnt_100Hz_reg[12]/C
                         clock pessimism              0.232    -0.534    
                         clock uncertainty            0.074    -0.460    
    SLICE_X39Y42         FDRE (Hold_fdre_C_D)         0.105    -0.355    director0/cnt_100Hz_reg[12]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 director0/cnt_100Hz_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/cnt_100Hz_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.593    -0.533    director0/clk_out1
    SLICE_X39Y43         FDRE                                         r  director0/cnt_100Hz_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  director0/cnt_100Hz_reg[16]/Q
                         net (fo=2, routed)           0.120    -0.272    director0/cnt_100Hz[16]
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.164 r  director0/cnt_100Hz_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.164    director0/cnt_100Hz_reg[16]_i_1_n_4
    SLICE_X39Y43         FDRE                                         r  director0/cnt_100Hz_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.864    -0.765    director0/clk_out1
    SLICE_X39Y43         FDRE                                         r  director0/cnt_100Hz_reg[16]/C
                         clock pessimism              0.232    -0.533    
                         clock uncertainty            0.074    -0.459    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.105    -0.354    director0/cnt_100Hz_reg[16]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 director0/cnt_100Hz_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/cnt_100Hz_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.593    -0.533    director0/clk_out1
    SLICE_X39Y44         FDRE                                         r  director0/cnt_100Hz_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  director0/cnt_100Hz_reg[20]/Q
                         net (fo=2, routed)           0.120    -0.272    director0/cnt_100Hz[20]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.164 r  director0/cnt_100Hz_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.164    director0/cnt_100Hz_reg[20]_i_1_n_4
    SLICE_X39Y44         FDRE                                         r  director0/cnt_100Hz_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.864    -0.765    director0/clk_out1
    SLICE_X39Y44         FDRE                                         r  director0/cnt_100Hz_reg[20]/C
                         clock pessimism              0.232    -0.533    
                         clock uncertainty            0.074    -0.459    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.105    -0.354    director0/cnt_100Hz_reg[20]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 director0/cnt_100Hz_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/cnt_100Hz_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.593    -0.533    director0/clk_out1
    SLICE_X39Y45         FDRE                                         r  director0/cnt_100Hz_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  director0/cnt_100Hz_reg[24]/Q
                         net (fo=2, routed)           0.120    -0.272    director0/cnt_100Hz[24]
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.164 r  director0/cnt_100Hz_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.164    director0/cnt_100Hz_reg[24]_i_1_n_4
    SLICE_X39Y45         FDRE                                         r  director0/cnt_100Hz_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.864    -0.765    director0/clk_out1
    SLICE_X39Y45         FDRE                                         r  director0/cnt_100Hz_reg[24]/C
                         clock pessimism              0.232    -0.533    
                         clock uncertainty            0.074    -0.459    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.105    -0.354    director0/cnt_100Hz_reg[24]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 director0/cnt_100Hz_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/cnt_100Hz_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.593    -0.533    director0/clk_out1
    SLICE_X39Y46         FDRE                                         r  director0/cnt_100Hz_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  director0/cnt_100Hz_reg[28]/Q
                         net (fo=2, routed)           0.120    -0.272    director0/cnt_100Hz[28]
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.164 r  director0/cnt_100Hz_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.164    director0/cnt_100Hz_reg[28]_i_1_n_4
    SLICE_X39Y46         FDRE                                         r  director0/cnt_100Hz_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.864    -0.765    director0/clk_out1
    SLICE_X39Y46         FDRE                                         r  director0/cnt_100Hz_reg[28]/C
                         clock pessimism              0.232    -0.533    
                         clock uncertainty            0.074    -0.459    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.105    -0.354    director0/cnt_100Hz_reg[28]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 director0/cnt_100Hz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/cnt_100Hz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.592    -0.534    director0/clk_out1
    SLICE_X39Y40         FDRE                                         r  director0/cnt_100Hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  director0/cnt_100Hz_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.273    director0/cnt_100Hz[4]
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.165 r  director0/cnt_100Hz_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.165    director0/cnt_100Hz_reg[4]_i_1_n_4
    SLICE_X39Y40         FDRE                                         r  director0/cnt_100Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.863    -0.766    director0/clk_out1
    SLICE_X39Y40         FDRE                                         r  director0/cnt_100Hz_reg[4]/C
                         clock pessimism              0.232    -0.534    
                         clock uncertainty            0.074    -0.460    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.105    -0.355    director0/cnt_100Hz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.140ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.580ns (23.595%)  route 1.878ns (76.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.701    -0.718    UART_Send0/CLK
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDPE (Prop_fdpe_C_Q)         0.456    -0.262 r  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.878     1.616    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.124     1.740 r  UART_Send0/En_Posedge_Check[0]_i_1/O
                         net (fo=1, routed)           0.000     1.740    UART0/UART_Tx0/Tx_En
    SLICE_X37Y44         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.580     8.671    UART0/UART_Tx0/clk_out1
    SLICE_X37Y44         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism              0.406     9.077    
                         clock uncertainty           -0.226     8.851    
    SLICE_X37Y44         FDRE (Setup_fdre_C_D)        0.029     8.880    UART0/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -1.740    
  -------------------------------------------------------------------
                         slack                                  7.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.209ns (22.998%)  route 0.700ns (77.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.700     0.330    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.045     0.375 r  UART_Send0/En_Posedge_Check[0]_i_1/O
                         net (fo=1, routed)           0.000     0.375    UART0/UART_Tx0/Tx_En
    SLICE_X37Y44         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.864    -0.765    UART0/UART_Tx0/clk_out1
    SLICE_X37Y44         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.091     0.101    UART0/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.274    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       97.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.809ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.747ns (40.805%)  route 1.084ns (59.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.302 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.462     0.160    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.328     0.488 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.621     1.110    UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.579    98.670    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism              0.609    99.279    
                         clock uncertainty           -0.111    99.169    
    SLICE_X35Y44         FDCE (Setup_fdce_C_D)       -0.250    98.919    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         98.919    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                 97.809    

Slack (MET) :             98.079ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.580ns (36.131%)  route 1.025ns (63.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.265 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.646     0.381    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I0_O)        0.124     0.505 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379     0.884    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.579    98.670    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.609    99.279    
                         clock uncertainty           -0.111    99.169    
    SLICE_X35Y44         FDCE (Setup_fdce_C_CE)      -0.205    98.964    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         98.964    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                 98.079    

Slack (MET) :             98.079ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.580ns (36.131%)  route 1.025ns (63.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.265 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.646     0.381    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I0_O)        0.124     0.505 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379     0.884    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.579    98.670    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism              0.609    99.279    
                         clock uncertainty           -0.111    99.169    
    SLICE_X35Y44         FDCE (Setup_fdce_C_CE)      -0.205    98.964    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         98.964    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                 98.079    

Slack (MET) :             98.079ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.580ns (36.131%)  route 1.025ns (63.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.265 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.646     0.381    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I0_O)        0.124     0.505 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379     0.884    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.579    98.670    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.609    99.279    
                         clock uncertainty           -0.111    99.169    
    SLICE_X35Y44         FDCE (Setup_fdce_C_CE)      -0.205    98.964    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         98.964    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                 98.079    

Slack (MET) :             98.079ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.580ns (36.131%)  route 1.025ns (63.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.265 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.646     0.381    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I0_O)        0.124     0.505 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379     0.884    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.579    98.670    UART_Send0/CLK
    SLICE_X35Y44         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
                         clock pessimism              0.609    99.279    
                         clock uncertainty           -0.111    99.169    
    SLICE_X35Y44         FDPE (Setup_fdpe_C_CE)      -0.205    98.964    UART_Send0/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         98.964    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                 98.079    

Slack (MET) :             98.104ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.718ns (41.834%)  route 0.998ns (58.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.302 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.462     0.160    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.299     0.459 r  UART_Send0/Tx_En__0/O
                         net (fo=2, routed)           0.536     0.995    UART_Send0/Tx_En__0_n_0
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.580    98.671    UART_Send0/CLK
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism              0.570    99.241    
                         clock uncertainty           -0.111    99.131    
    SLICE_X38Y44         FDCE (Setup_fdce_C_D)       -0.031    99.100    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         99.100    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                 98.104    

Slack (MET) :             98.250ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.718ns (46.787%)  route 0.817ns (53.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.302 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.462     0.160    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.299     0.459 r  UART_Send0/Tx_En__0/O
                         net (fo=2, routed)           0.354     0.814    UART_Send0/Tx_En__0_n_0
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.580    98.671    UART_Send0/CLK
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism              0.570    99.241    
                         clock uncertainty           -0.111    99.131    
    SLICE_X36Y44         FDPE (Setup_fdpe_C_D)       -0.067    99.064    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         99.064    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                 98.250    

Slack (MET) :             98.535ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.715ns (51.605%)  route 0.671ns (48.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.419    -0.302 f  UART_Send0/Pulse_Init_Flag_reg[1]/Q
                         net (fo=1, routed)           0.671     0.369    UART_Send0/Pulse_Init_Flag_reg_n_0_[1]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.296     0.665 r  UART_Send0/Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000     0.665    UART_Send0/Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.579    98.670    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.609    99.279    
                         clock uncertainty           -0.111    99.169    
    SLICE_X35Y44         FDCE (Setup_fdce_C_D)        0.031    99.200    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         99.200    
                         arrival time                          -0.665    
  -------------------------------------------------------------------
                         slack                                 98.535    

Slack (MET) :             98.833ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.265 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.505     0.240    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124     0.364 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000     0.364    UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.579    98.670    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.609    99.279    
                         clock uncertainty           -0.111    99.169    
    SLICE_X35Y44         FDCE (Setup_fdce_C_D)        0.029    99.198    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         99.198    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                 98.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.172%)  route 0.083ns (26.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.128    -0.405 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.083    -0.322    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X35Y44         LUT2 (Prop_lut2_I0_O)        0.099    -0.223 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.863    -0.766    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.233    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X35Y44         FDCE (Hold_fdce_C_D)         0.091    -0.332    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 f  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.231    -0.161    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X35Y44         LUT2 (Prop_lut2_I0_O)        0.045    -0.116 r  UART_Send0/Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    UART_Send0/Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.863    -0.766    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.233    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X35Y44         FDCE (Hold_fdce_C_D)         0.092    -0.331    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.265%)  route 0.288ns (60.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.156    -0.236    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT2 (Prop_lut2_I0_O)        0.045    -0.191 r  UART_Send0/Tx_En__0/O
                         net (fo=2, routed)           0.131    -0.060    UART_Send0/Tx_En__0_n_0
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.864    -0.765    UART_Send0/CLK
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism              0.269    -0.496    
                         clock uncertainty            0.111    -0.386    
    SLICE_X36Y44         FDPE (Hold_fdpe_C_D)         0.070    -0.316    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.002%)  route 0.345ns (64.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.156    -0.236    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT2 (Prop_lut2_I0_O)        0.045    -0.191 r  UART_Send0/Tx_En__0/O
                         net (fo=2, routed)           0.189    -0.002    UART_Send0/Tx_En__0_n_0
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.864    -0.765    UART_Send0/CLK
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism              0.269    -0.496    
                         clock uncertainty            0.111    -0.386    
    SLICE_X38Y44         FDCE (Hold_fdce_C_D)         0.059    -0.327    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.582%)  route 0.272ns (59.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.156    -0.236    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.045    -0.191 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116    -0.075    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.863    -0.766    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.233    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X35Y44         FDCE (Hold_fdce_C_CE)       -0.039    -0.462    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.582%)  route 0.272ns (59.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.156    -0.236    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.045    -0.191 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116    -0.075    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.863    -0.766    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism              0.233    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X35Y44         FDCE (Hold_fdce_C_CE)       -0.039    -0.462    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.582%)  route 0.272ns (59.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.156    -0.236    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.045    -0.191 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116    -0.075    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.863    -0.766    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.233    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X35Y44         FDCE (Hold_fdce_C_CE)       -0.039    -0.462    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.582%)  route 0.272ns (59.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.156    -0.236    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.045    -0.191 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116    -0.075    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.863    -0.766    UART_Send0/CLK
    SLICE_X35Y44         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
                         clock pessimism              0.233    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X35Y44         FDPE (Hold_fdpe_C_CE)       -0.039    -0.462    UART_Send0/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.192ns (33.118%)  route 0.388ns (66.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.156    -0.236    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT2 (Prop_lut2_I0_O)        0.051    -0.185 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.231     0.046    UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.863    -0.766    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism              0.233    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X35Y44         FDCE (Hold_fdce_C_D)         0.010    -0.413    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.459    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.843ns  (logic 0.583ns (31.633%)  route 1.260ns (68.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.693     6.117    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.571     8.662    UART0/UART_Clk/clk_out1
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[0]/C
                         clock pessimism              0.584     9.246    
                         clock uncertainty           -0.074     9.172    
    SLICE_X34Y32         FDRE (Setup_fdre_C_R)       -0.524     8.648    UART0/UART_Clk/Count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.843ns  (logic 0.583ns (31.633%)  route 1.260ns (68.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.693     6.117    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.571     8.662    UART0/UART_Clk/clk_out1
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[1]/C
                         clock pessimism              0.584     9.246    
                         clock uncertainty           -0.074     9.172    
    SLICE_X34Y32         FDRE (Setup_fdre_C_R)       -0.524     8.648    UART0/UART_Clk/Count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.843ns  (logic 0.583ns (31.633%)  route 1.260ns (68.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.693     6.117    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.571     8.662    UART0/UART_Clk/clk_out1
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[2]/C
                         clock pessimism              0.584     9.246    
                         clock uncertainty           -0.074     9.172    
    SLICE_X34Y32         FDRE (Setup_fdre_C_R)       -0.524     8.648    UART0/UART_Clk/Count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.531ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.843ns  (logic 0.583ns (31.633%)  route 1.260ns (68.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 8.662 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.693     6.117    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.571     8.662    UART0/UART_Clk/clk_out1
    SLICE_X34Y32         FDRE                                         r  UART0/UART_Clk/Count_reg[3]/C
                         clock pessimism              0.584     9.246    
                         clock uncertainty           -0.074     9.172    
    SLICE_X34Y32         FDRE (Setup_fdre_C_R)       -0.524     8.648    UART0/UART_Clk/Count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.648    
                         arrival time                          -6.117    
  -------------------------------------------------------------------
                         slack                                  2.531    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.845ns  (logic 0.583ns (31.598%)  route 1.262ns (68.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.668 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.695     6.119    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.577     8.668    UART0/UART_Clk/clk_out1
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[28]/C
                         clock pessimism              0.584     9.252    
                         clock uncertainty           -0.074     9.178    
    SLICE_X34Y39         FDRE (Setup_fdre_C_R)       -0.524     8.654    UART0/UART_Clk/Count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.845ns  (logic 0.583ns (31.598%)  route 1.262ns (68.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.668 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.695     6.119    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.577     8.668    UART0/UART_Clk/clk_out1
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[29]/C
                         clock pessimism              0.584     9.252    
                         clock uncertainty           -0.074     9.178    
    SLICE_X34Y39         FDRE (Setup_fdre_C_R)       -0.524     8.654    UART0/UART_Clk/Count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.845ns  (logic 0.583ns (31.598%)  route 1.262ns (68.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.668 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.695     6.119    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.577     8.668    UART0/UART_Clk/clk_out1
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[30]/C
                         clock pessimism              0.584     9.252    
                         clock uncertainty           -0.074     9.178    
    SLICE_X34Y39         FDRE (Setup_fdre_C_R)       -0.524     8.654    UART0/UART_Clk/Count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.845ns  (logic 0.583ns (31.598%)  route 1.262ns (68.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 8.668 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.695     6.119    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.577     8.668    UART0/UART_Clk/clk_out1
    SLICE_X34Y39         FDRE                                         r  UART0/UART_Clk/Count_reg[31]/C
                         clock pessimism              0.584     9.252    
                         clock uncertainty           -0.074     9.178    
    SLICE_X34Y39         FDRE (Setup_fdre_C_R)       -0.524     8.654    UART0/UART_Clk/Count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -6.119    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.840ns  (logic 0.583ns (31.688%)  route 1.257ns (68.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.663 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.689     6.114    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  UART0/UART_Clk/Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.572     8.663    UART0/UART_Clk/clk_out1
    SLICE_X34Y33         FDRE                                         r  UART0/UART_Clk/Count_reg[4]/C
                         clock pessimism              0.584     9.247    
                         clock uncertainty           -0.074     9.173    
    SLICE_X34Y33         FDRE (Setup_fdre_C_R)       -0.524     8.649    UART0/UART_Clk/Count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -6.114    
  -------------------------------------------------------------------
                         slack                                  2.535    

Slack (MET) :             2.535ns  (required time - arrival time)
  Source:                 UART0/UART_Clk/Is_Odd_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Clk/Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        1.840ns  (logic 0.583ns (31.688%)  route 1.257ns (68.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.663 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.726ns = ( 4.274 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H4                                                0.000     5.000 f  clk_100MHz (IN)
                         net (fo=0)                   0.000     5.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     6.431 f  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864     0.800 f  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684     2.485    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.581 f  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.693     4.274    UART0/UART_Clk/clk_out1
    SLICE_X35Y36         FDRE                                         r  UART0/UART_Clk/Is_Odd_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.459     4.733 r  UART0/UART_Clk/Is_Odd_reg/Q
                         net (fo=3, routed)           0.567     5.301    UART0/UART_Clk/Is_Odd
    SLICE_X35Y37         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  UART0/UART_Clk/Count[0]_i_1/O
                         net (fo=32, routed)          0.689     6.114    UART0/UART_Clk/Count[0]_i_1_n_0
    SLICE_X34Y33         FDRE                                         r  UART0/UART_Clk/Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.572     8.663    UART0/UART_Clk/clk_out1
    SLICE_X34Y33         FDRE                                         r  UART0/UART_Clk/Count_reg[5]/C
                         clock pessimism              0.584     9.247    
                         clock uncertainty           -0.074     9.173    
    SLICE_X34Y33         FDRE (Setup_fdre_C_R)       -0.524     8.649    UART0/UART_Clk/Count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.649    
                         arrival time                          -6.114    
  -------------------------------------------------------------------
                         slack                                  2.535    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.593    -0.533    UART0/UART_Tx0/clk_out1
    SLICE_X37Y44         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/Q
                         net (fo=3, routed)           0.068    -0.324    UART0/UART_Tx0/p_0_in[1]
    SLICE_X37Y44         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.864    -0.765    UART0/UART_Tx0/clk_out1
    SLICE_X37Y44         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[1]/C
                         clock pessimism              0.232    -0.533    
                         clock uncertainty            0.074    -0.459    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.075    -0.384    UART0/UART_Tx0/En_Posedge_Check_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 director0/buff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/motor_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.591    -0.535    director0/clk_out1
    SLICE_X39Y39         FDRE                                         r  director0/buff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  director0/buff_reg/Q
                         net (fo=1, routed)           0.156    -0.238    director0/buff
    SLICE_X39Y39         LUT5 (Prop_lut5_I3_O)        0.042    -0.196 r  director0/motor_dir_i_1/O
                         net (fo=1, routed)           0.000    -0.196    director0/motor_dir_i_1_n_0
    SLICE_X39Y39         FDRE                                         r  director0/motor_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.862    -0.767    director0/clk_out1
    SLICE_X39Y39         FDRE                                         r  director0/motor_dir_reg/C
                         clock pessimism              0.232    -0.535    
                         clock uncertainty            0.074    -0.461    
    SLICE_X39Y39         FDRE (Hold_fdre_C_D)         0.107    -0.354    director0/motor_dir_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 test0/stop_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test0/stop_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.593    -0.533    test0/clk_out1
    SLICE_X37Y45         FDRE                                         r  test0/stop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  test0/stop_reg/Q
                         net (fo=2, routed)           0.167    -0.225    test0/stop_reg_n_0
    SLICE_X37Y45         LUT4 (Prop_lut4_I0_O)        0.045    -0.180 r  test0/stop_i_1/O
                         net (fo=1, routed)           0.000    -0.180    test0/stop_i_1_n_0
    SLICE_X37Y45         FDRE                                         r  test0/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.864    -0.765    test0/clk_out1
    SLICE_X37Y45         FDRE                                         r  test0/stop_reg/C
                         clock pessimism              0.232    -0.533    
                         clock uncertainty            0.074    -0.459    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.091    -0.368    test0/stop_reg
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 director0/clk_100Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/clk_100Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.592    -0.534    director0/clk_out1
    SLICE_X38Y40         FDRE                                         r  director0/clk_100Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  director0/clk_100Hz_reg/Q
                         net (fo=4, routed)           0.175    -0.195    director0/clk_100Hz
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.045    -0.150 r  director0/clk_100Hz_i_1/O
                         net (fo=1, routed)           0.000    -0.150    director0/clk_100Hz_i_1_n_0
    SLICE_X38Y40         FDRE                                         r  director0/clk_100Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.863    -0.766    director0/clk_out1
    SLICE_X38Y40         FDRE                                         r  director0/clk_100Hz_reg/C
                         clock pessimism              0.232    -0.534    
                         clock uncertainty            0.074    -0.460    
    SLICE_X38Y40         FDRE (Hold_fdre_C_D)         0.120    -0.340    director0/clk_100Hz_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 director0/cnt_100Hz_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/cnt_100Hz_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.592    -0.534    director0/clk_out1
    SLICE_X39Y42         FDRE                                         r  director0/cnt_100Hz_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  director0/cnt_100Hz_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.273    director0/cnt_100Hz[12]
    SLICE_X39Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.165 r  director0/cnt_100Hz_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.165    director0/cnt_100Hz_reg[12]_i_1_n_4
    SLICE_X39Y42         FDRE                                         r  director0/cnt_100Hz_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.863    -0.766    director0/clk_out1
    SLICE_X39Y42         FDRE                                         r  director0/cnt_100Hz_reg[12]/C
                         clock pessimism              0.232    -0.534    
                         clock uncertainty            0.074    -0.460    
    SLICE_X39Y42         FDRE (Hold_fdre_C_D)         0.105    -0.355    director0/cnt_100Hz_reg[12]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 director0/cnt_100Hz_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/cnt_100Hz_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.593    -0.533    director0/clk_out1
    SLICE_X39Y43         FDRE                                         r  director0/cnt_100Hz_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  director0/cnt_100Hz_reg[16]/Q
                         net (fo=2, routed)           0.120    -0.272    director0/cnt_100Hz[16]
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.164 r  director0/cnt_100Hz_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.164    director0/cnt_100Hz_reg[16]_i_1_n_4
    SLICE_X39Y43         FDRE                                         r  director0/cnt_100Hz_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.864    -0.765    director0/clk_out1
    SLICE_X39Y43         FDRE                                         r  director0/cnt_100Hz_reg[16]/C
                         clock pessimism              0.232    -0.533    
                         clock uncertainty            0.074    -0.459    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.105    -0.354    director0/cnt_100Hz_reg[16]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 director0/cnt_100Hz_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/cnt_100Hz_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.593    -0.533    director0/clk_out1
    SLICE_X39Y44         FDRE                                         r  director0/cnt_100Hz_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  director0/cnt_100Hz_reg[20]/Q
                         net (fo=2, routed)           0.120    -0.272    director0/cnt_100Hz[20]
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.164 r  director0/cnt_100Hz_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.164    director0/cnt_100Hz_reg[20]_i_1_n_4
    SLICE_X39Y44         FDRE                                         r  director0/cnt_100Hz_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.864    -0.765    director0/clk_out1
    SLICE_X39Y44         FDRE                                         r  director0/cnt_100Hz_reg[20]/C
                         clock pessimism              0.232    -0.533    
                         clock uncertainty            0.074    -0.459    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.105    -0.354    director0/cnt_100Hz_reg[20]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 director0/cnt_100Hz_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/cnt_100Hz_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.593    -0.533    director0/clk_out1
    SLICE_X39Y45         FDRE                                         r  director0/cnt_100Hz_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  director0/cnt_100Hz_reg[24]/Q
                         net (fo=2, routed)           0.120    -0.272    director0/cnt_100Hz[24]
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.164 r  director0/cnt_100Hz_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.164    director0/cnt_100Hz_reg[24]_i_1_n_4
    SLICE_X39Y45         FDRE                                         r  director0/cnt_100Hz_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.864    -0.765    director0/clk_out1
    SLICE_X39Y45         FDRE                                         r  director0/cnt_100Hz_reg[24]/C
                         clock pessimism              0.232    -0.533    
                         clock uncertainty            0.074    -0.459    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.105    -0.354    director0/cnt_100Hz_reg[24]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 director0/cnt_100Hz_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/cnt_100Hz_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.593    -0.533    director0/clk_out1
    SLICE_X39Y46         FDRE                                         r  director0/cnt_100Hz_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  director0/cnt_100Hz_reg[28]/Q
                         net (fo=2, routed)           0.120    -0.272    director0/cnt_100Hz[28]
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.164 r  director0/cnt_100Hz_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.164    director0/cnt_100Hz_reg[28]_i_1_n_4
    SLICE_X39Y46         FDRE                                         r  director0/cnt_100Hz_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.864    -0.765    director0/clk_out1
    SLICE_X39Y46         FDRE                                         r  director0/cnt_100Hz_reg[28]/C
                         clock pessimism              0.232    -0.533    
                         clock uncertainty            0.074    -0.459    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.105    -0.354    director0/cnt_100Hz_reg[28]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 director0/cnt_100Hz_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            director0/cnt_100Hz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.592    -0.534    director0/clk_out1
    SLICE_X39Y40         FDRE                                         r  director0/cnt_100Hz_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  director0/cnt_100Hz_reg[4]/Q
                         net (fo=2, routed)           0.120    -0.273    director0/cnt_100Hz[4]
    SLICE_X39Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.165 r  director0/cnt_100Hz_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.165    director0/cnt_100Hz_reg[4]_i_1_n_4
    SLICE_X39Y40         FDRE                                         r  director0/cnt_100Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.863    -0.766    director0/clk_out1
    SLICE_X39Y40         FDRE                                         r  director0/cnt_100Hz_reg[4]/C
                         clock pessimism              0.232    -0.534    
                         clock uncertainty            0.074    -0.460    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.105    -0.355    director0/cnt_100Hz_reg[4]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.135ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.580ns (23.595%)  route 1.878ns (76.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.701    -0.718    UART_Send0/CLK
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDPE (Prop_fdpe_C_Q)         0.456    -0.262 r  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.878     1.616    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.124     1.740 r  UART_Send0/En_Posedge_Check[0]_i_1/O
                         net (fo=1, routed)           0.000     1.740    UART0/UART_Tx0/Tx_En
    SLICE_X37Y44         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.580     8.671    UART0/UART_Tx0/clk_out1
    SLICE_X37Y44         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism              0.406     9.077    
                         clock uncertainty           -0.231     8.846    
    SLICE_X37Y44         FDRE (Setup_fdre_C_D)        0.029     8.875    UART0/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                          8.875    
                         arrival time                          -1.740    
  -------------------------------------------------------------------
                         slack                                  7.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.209ns (22.998%)  route 0.700ns (77.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.700     0.330    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.045     0.375 r  UART_Send0/En_Posedge_Check[0]_i_1/O
                         net (fo=1, routed)           0.000     0.375    UART0/UART_Tx0/Tx_En
    SLICE_X37Y44         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.864    -0.765    UART0/UART_Tx0/clk_out1
    SLICE_X37Y44         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.231     0.015    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.091     0.106    UART0/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.269    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.140ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.580ns (23.595%)  route 1.878ns (76.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.701    -0.718    UART_Send0/CLK
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDPE (Prop_fdpe_C_Q)         0.456    -0.262 r  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.878     1.616    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X37Y44         LUT3 (Prop_lut3_I0_O)        0.124     1.740 r  UART_Send0/En_Posedge_Check[0]_i_1/O
                         net (fo=1, routed)           0.000     1.740    UART0/UART_Tx0/Tx_En
    SLICE_X37Y44         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    H4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    11.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     5.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     7.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.091 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          1.580     8.671    UART0/UART_Tx0/clk_out1
    SLICE_X37Y44         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism              0.406     9.077    
                         clock uncertainty           -0.226     8.851    
    SLICE_X37Y44         FDRE (Setup_fdre_C_D)        0.029     8.880    UART0/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -1.740    
  -------------------------------------------------------------------
                         slack                                  7.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.209ns (22.998%)  route 0.700ns (77.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.549ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.700     0.330    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X37Y44         LUT3 (Prop_lut3_I2_O)        0.045     0.375 r  UART_Send0/En_Posedge_Check[0]_i_1/O
                         net (fo=1, routed)           0.000     0.375    UART0/UART_Tx0/Tx_En
    SLICE_X37Y44         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=92, routed)          0.864    -0.765    UART0/UART_Tx0/clk_out1
    SLICE_X37Y44         FDRE                                         r  UART0/UART_Tx0/En_Posedge_Check_reg[0]/C
                         clock pessimism              0.549    -0.216    
                         clock uncertainty            0.226     0.010    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.091     0.101    UART0/UART_Tx0/En_Posedge_Check_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.274    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       97.809ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.809ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.747ns (40.805%)  route 1.084ns (59.195%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.302 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.462     0.160    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.328     0.488 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.621     1.110    UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.579    98.670    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism              0.609    99.279    
                         clock uncertainty           -0.111    99.169    
    SLICE_X35Y44         FDCE (Setup_fdce_C_D)       -0.250    98.919    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         98.919    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                 97.809    

Slack (MET) :             98.079ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.580ns (36.131%)  route 1.025ns (63.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.265 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.646     0.381    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I0_O)        0.124     0.505 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379     0.884    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.579    98.670    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.609    99.279    
                         clock uncertainty           -0.111    99.169    
    SLICE_X35Y44         FDCE (Setup_fdce_C_CE)      -0.205    98.964    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         98.964    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                 98.079    

Slack (MET) :             98.079ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.580ns (36.131%)  route 1.025ns (63.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.265 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.646     0.381    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I0_O)        0.124     0.505 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379     0.884    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.579    98.670    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism              0.609    99.279    
                         clock uncertainty           -0.111    99.169    
    SLICE_X35Y44         FDCE (Setup_fdce_C_CE)      -0.205    98.964    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         98.964    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                 98.079    

Slack (MET) :             98.079ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.580ns (36.131%)  route 1.025ns (63.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.265 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.646     0.381    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I0_O)        0.124     0.505 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379     0.884    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.579    98.670    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.609    99.279    
                         clock uncertainty           -0.111    99.169    
    SLICE_X35Y44         FDCE (Setup_fdce_C_CE)      -0.205    98.964    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         98.964    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                 98.079    

Slack (MET) :             98.079ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.605ns  (logic 0.580ns (36.131%)  route 1.025ns (63.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.265 r  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.646     0.381    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I0_O)        0.124     0.505 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.379     0.884    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.579    98.670    UART_Send0/CLK
    SLICE_X35Y44         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
                         clock pessimism              0.609    99.279    
                         clock uncertainty           -0.111    99.169    
    SLICE_X35Y44         FDPE (Setup_fdpe_C_CE)      -0.205    98.964    UART_Send0/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                         98.964    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                 98.079    

Slack (MET) :             98.104ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.716ns  (logic 0.718ns (41.834%)  route 0.998ns (58.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.302 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.462     0.160    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.299     0.459 r  UART_Send0/Tx_En__0/O
                         net (fo=2, routed)           0.536     0.995    UART_Send0/Tx_En__0_n_0
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.580    98.671    UART_Send0/CLK
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism              0.570    99.241    
                         clock uncertainty           -0.111    99.131    
    SLICE_X38Y44         FDCE (Setup_fdce_C_D)       -0.031    99.100    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         99.100    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                 98.104    

Slack (MET) :             98.250ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.718ns (46.787%)  route 0.817ns (53.213%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.570ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.419    -0.302 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.462     0.160    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.299     0.459 r  UART_Send0/Tx_En__0/O
                         net (fo=2, routed)           0.354     0.814    UART_Send0/Tx_En__0_n_0
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.580    98.671    UART_Send0/CLK
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism              0.570    99.241    
                         clock uncertainty           -0.111    99.131    
    SLICE_X36Y44         FDPE (Setup_fdpe_C_D)       -0.067    99.064    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         99.064    
                         arrival time                          -0.814    
  -------------------------------------------------------------------
                         slack                                 98.250    

Slack (MET) :             98.535ns  (required time - arrival time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.386ns  (logic 0.715ns (51.605%)  route 0.671ns (48.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDPE (Prop_fdpe_C_Q)         0.419    -0.302 f  UART_Send0/Pulse_Init_Flag_reg[1]/Q
                         net (fo=1, routed)           0.671     0.369    UART_Send0/Pulse_Init_Flag_reg_n_0_[1]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.296     0.665 r  UART_Send0/Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000     0.665    UART_Send0/Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.579    98.670    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.609    99.279    
                         clock uncertainty           -0.111    99.169    
    SLICE_X35Y44         FDCE (Setup_fdce_C_D)        0.031    99.200    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         99.200    
                         arrival time                          -0.665    
  -------------------------------------------------------------------
                         slack                                 98.535    

Slack (MET) :             98.833ns  (required time - arrival time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 98.670 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.698    -0.721    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.456    -0.265 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.505     0.240    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT2 (Prop_lut2_I1_O)        0.124     0.364 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000     0.364    UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.579    98.670    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.609    99.279    
                         clock uncertainty           -0.111    99.169    
    SLICE_X35Y44         FDCE (Setup_fdce_C_D)        0.029    99.198    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                         99.198    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                 98.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.172%)  route 0.083ns (26.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.128    -0.405 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/Q
                         net (fo=4, routed)           0.083    -0.322    UART_Send0/Pulse_Init_Flag__0[1]
    SLICE_X35Y44         LUT2 (Prop_lut2_I0_O)        0.099    -0.223 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    UART_Send0/FSM_sequential_Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.863    -0.766    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.233    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X35Y44         FDCE (Hold_fdce_C_D)         0.091    -0.332    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 UART_Send0/Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 f  UART_Send0/Pulse_Init_Flag_reg[0]/Q
                         net (fo=2, routed)           0.231    -0.161    UART_Send0/Pulse_Init_Flag_reg_n_0_[0]
    SLICE_X35Y44         LUT2 (Prop_lut2_I0_O)        0.045    -0.116 r  UART_Send0/Pulse_Init_Flag[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    UART_Send0/Pulse_Init_Flag[0]_i_1_n_0
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.863    -0.766    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.233    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X35Y44         FDCE (Hold_fdce_C_D)         0.092    -0.331    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.265%)  route 0.288ns (60.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.156    -0.236    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT2 (Prop_lut2_I0_O)        0.045    -0.191 r  UART_Send0/Tx_En__0/O
                         net (fo=2, routed)           0.131    -0.060    UART_Send0/Tx_En__0_n_0
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.864    -0.765    UART_Send0/CLK
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism              0.269    -0.496    
                         clock uncertainty            0.111    -0.386    
    SLICE_X36Y44         FDPE (Hold_fdpe_C_D)         0.070    -0.316    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.002%)  route 0.345ns (64.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 f  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.156    -0.236    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT2 (Prop_lut2_I0_O)        0.045    -0.191 r  UART_Send0/Tx_En__0/O
                         net (fo=2, routed)           0.189    -0.002    UART_Send0/Tx_En__0_n_0
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.864    -0.765    UART_Send0/CLK
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism              0.269    -0.496    
                         clock uncertainty            0.111    -0.386    
    SLICE_X38Y44         FDCE (Hold_fdce_C_D)         0.059    -0.327    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.582%)  route 0.272ns (59.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.156    -0.236    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.045    -0.191 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116    -0.075    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.863    -0.766    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.233    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X35Y44         FDCE (Hold_fdce_C_CE)       -0.039    -0.462    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.582%)  route 0.272ns (59.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.156    -0.236    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.045    -0.191 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116    -0.075    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.863    -0.766    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism              0.233    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X35Y44         FDCE (Hold_fdce_C_CE)       -0.039    -0.462    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.582%)  route 0.272ns (59.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.156    -0.236    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.045    -0.191 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116    -0.075    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.863    -0.766    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/Pulse_Init_Flag_reg[0]/C
                         clock pessimism              0.233    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X35Y44         FDCE (Hold_fdce_C_CE)       -0.039    -0.462    UART_Send0/Pulse_Init_Flag_reg[0]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Pulse_Init_Flag_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.582%)  route 0.272ns (59.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.156    -0.236    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT3 (Prop_lut3_I2_O)        0.045    -0.191 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_1/O
                         net (fo=4, routed)           0.116    -0.075    UART_Send0/Pulse_Init_Flag
    SLICE_X35Y44         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.863    -0.766    UART_Send0/CLK
    SLICE_X35Y44         FDPE                                         r  UART_Send0/Pulse_Init_Flag_reg[1]/C
                         clock pessimism              0.233    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X35Y44         FDPE (Hold_fdpe_C_CE)       -0.039    -0.462    UART_Send0/Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.192ns (33.118%)  route 0.388ns (66.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[0]/Q
                         net (fo=4, routed)           0.156    -0.236    UART_Send0/Pulse_Init_Flag__0[0]
    SLICE_X35Y44         LUT2 (Prop_lut2_I0_O)        0.051    -0.185 r  UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2/O
                         net (fo=1, routed)           0.231     0.046    UART_Send0/FSM_sequential_Pulse_Init_Flag[1]_i_2_n_0
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.863    -0.766    UART_Send0/CLK
    SLICE_X35Y44         FDCE                                         r  UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]/C
                         clock pessimism              0.233    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X35Y44         FDCE (Hold_fdce_C_D)         0.010    -0.413    UART_Send0/FSM_sequential_Pulse_Init_Flag_reg[1]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.459    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       96.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.556ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.580ns (19.400%)  route 2.410ns (80.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.701    -0.718    UART_Send0/CLK
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDPE (Prop_fdpe_C_Q)         0.456    -0.262 f  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.878     1.616    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124     1.740 f  UART_Send0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.532     2.272    UART_Send0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X38Y44         FDCE                                         f  UART_Send0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.580    98.671    UART_Send0/CLK
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism              0.586    99.257    
                         clock uncertainty           -0.111    99.147    
    SLICE_X38Y44         FDCE (Recov_fdce_C_CLR)     -0.319    98.828    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         98.828    
                         arrival time                          -2.272    
  -------------------------------------------------------------------
                         slack                                 96.556    

Slack (MET) :             96.670ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.580ns (20.276%)  route 2.281ns (79.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.701    -0.718    UART_Send0/CLK
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDPE (Prop_fdpe_C_Q)         0.456    -0.262 r  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.877     1.615    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124     1.739 f  UART_Send0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.403     2.143    UART_Send0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X36Y44         FDPE                                         f  UART_Send0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.580    98.671    UART_Send0/CLK
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.111    99.172    
    SLICE_X36Y44         FDPE (Recov_fdpe_C_PRE)     -0.359    98.813    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         98.813    
                         arrival time                          -2.143    
  -------------------------------------------------------------------
                         slack                                 96.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.547%)  route 0.282ns (57.453%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.369 f  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.108    -0.262    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.045    -0.217 f  UART_Send0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.175    -0.042    UART_Send0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X38Y44         FDCE                                         f  UART_Send0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.864    -0.765    UART_Send0/CLK
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism              0.232    -0.533    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.600    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             1.050ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.209ns (21.520%)  route 0.762ns (78.480%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.627     0.257    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.045     0.302 f  UART_Send0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.135     0.438    UART_Send0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X36Y44         FDPE                                         f  UART_Send0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.864    -0.765    UART_Send0/CLK
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism              0.248    -0.517    
    SLICE_X36Y44         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.612    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  1.050    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       96.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.448ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.556ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.580ns (19.400%)  route 2.410ns (80.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.701    -0.718    UART_Send0/CLK
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDPE (Prop_fdpe_C_Q)         0.456    -0.262 f  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.878     1.616    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124     1.740 f  UART_Send0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.532     2.272    UART_Send0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X38Y44         FDCE                                         f  UART_Send0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.580    98.671    UART_Send0/CLK
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism              0.586    99.257    
                         clock uncertainty           -0.111    99.147    
    SLICE_X38Y44         FDCE (Recov_fdce_C_CLR)     -0.319    98.828    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         98.828    
                         arrival time                          -2.272    
  -------------------------------------------------------------------
                         slack                                 96.556    

Slack (MET) :             96.670ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.580ns (20.276%)  route 2.281ns (79.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.701    -0.718    UART_Send0/CLK
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDPE (Prop_fdpe_C_Q)         0.456    -0.262 r  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.877     1.615    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124     1.739 f  UART_Send0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.403     2.143    UART_Send0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X36Y44         FDPE                                         f  UART_Send0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.580    98.671    UART_Send0/CLK
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.111    99.172    
    SLICE_X36Y44         FDPE (Recov_fdpe_C_PRE)     -0.359    98.813    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         98.813    
                         arrival time                          -2.143    
  -------------------------------------------------------------------
                         slack                                 96.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.547%)  route 0.282ns (57.453%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.369 f  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.108    -0.262    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.045    -0.217 f  UART_Send0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.175    -0.042    UART_Send0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X38Y44         FDCE                                         f  UART_Send0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.864    -0.765    UART_Send0/CLK
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism              0.232    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.490    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.209ns (21.520%)  route 0.762ns (78.480%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.627     0.257    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.045     0.302 f  UART_Send0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.135     0.438    UART_Send0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X36Y44         FDPE                                         f  UART_Send0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.864    -0.765    UART_Send0/CLK
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism              0.248    -0.517    
                         clock uncertainty            0.111    -0.407    
    SLICE_X36Y44         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.502    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.940    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       96.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.448ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.556ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.580ns (19.400%)  route 2.410ns (80.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.701    -0.718    UART_Send0/CLK
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDPE (Prop_fdpe_C_Q)         0.456    -0.262 f  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.878     1.616    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124     1.740 f  UART_Send0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.532     2.272    UART_Send0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X38Y44         FDCE                                         f  UART_Send0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.580    98.671    UART_Send0/CLK
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism              0.586    99.257    
                         clock uncertainty           -0.111    99.147    
    SLICE_X38Y44         FDCE (Recov_fdce_C_CLR)     -0.319    98.828    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         98.828    
                         arrival time                          -2.272    
  -------------------------------------------------------------------
                         slack                                 96.556    

Slack (MET) :             96.670ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.580ns (20.276%)  route 2.281ns (79.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.701    -0.718    UART_Send0/CLK
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDPE (Prop_fdpe_C_Q)         0.456    -0.262 r  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.877     1.615    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124     1.739 f  UART_Send0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.403     2.143    UART_Send0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X36Y44         FDPE                                         f  UART_Send0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.580    98.671    UART_Send0/CLK
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.111    99.172    
    SLICE_X36Y44         FDPE (Recov_fdpe_C_PRE)     -0.359    98.813    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         98.813    
                         arrival time                          -2.143    
  -------------------------------------------------------------------
                         slack                                 96.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.547%)  route 0.282ns (57.453%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.369 f  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.108    -0.262    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.045    -0.217 f  UART_Send0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.175    -0.042    UART_Send0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X38Y44         FDCE                                         f  UART_Send0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.864    -0.765    UART_Send0/CLK
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism              0.232    -0.533    
                         clock uncertainty            0.111    -0.423    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.490    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.940ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.209ns (21.520%)  route 0.762ns (78.480%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.627     0.257    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.045     0.302 f  UART_Send0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.135     0.438    UART_Send0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X36Y44         FDPE                                         f  UART_Send0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.864    -0.765    UART_Send0/CLK
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism              0.248    -0.517    
                         clock uncertainty            0.111    -0.407    
    SLICE_X36Y44         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.502    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.940    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       96.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.558ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.560ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 0.580ns (19.400%)  route 2.410ns (80.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.701    -0.718    UART_Send0/CLK
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDPE (Prop_fdpe_C_Q)         0.456    -0.262 f  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.878     1.616    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124     1.740 f  UART_Send0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.532     2.272    UART_Send0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X38Y44         FDCE                                         f  UART_Send0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.580    98.671    UART_Send0/CLK
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism              0.586    99.257    
                         clock uncertainty           -0.106    99.151    
    SLICE_X38Y44         FDCE (Recov_fdce_C_CLR)     -0.319    98.832    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                         98.832    
                         arrival time                          -2.272    
  -------------------------------------------------------------------
                         slack                                 96.560    

Slack (MET) :             96.674ns  (required time - arrival time)
  Source:                 UART_Send0/Tx_En_reg_P/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/PRE
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out2_clk_wiz_0_1 rise@100.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.580ns (20.276%)  route 2.281ns (79.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 98.671 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.718ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.701    -0.718    UART_Send0/CLK
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDPE (Prop_fdpe_C_Q)         0.456    -0.262 r  UART_Send0/Tx_En_reg_P/Q
                         net (fo=3, routed)           1.877     1.615    UART_Send0/Tx_En_reg_P_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124     1.739 f  UART_Send0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.403     2.143    UART_Send0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X36Y44         FDPE                                         f  UART_Send0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    H4                                                0.000   100.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000   100.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361   101.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.128    95.394 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.605    97.000    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.091 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           1.580    98.671    UART_Send0/CLK
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism              0.611    99.282    
                         clock uncertainty           -0.106    99.176    
    SLICE_X36Y44         FDPE (Recov_fdpe_C_PRE)     -0.359    98.817    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                         98.817    
                         arrival time                          -2.143    
  -------------------------------------------------------------------
                         slack                                 96.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_C/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.547%)  route 0.282ns (57.453%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.369 f  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.108    -0.262    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.045    -0.217 f  UART_Send0/Tx_En_reg_LDC_i_2/O
                         net (fo=2, routed)           0.175    -0.042    UART_Send0/Tx_En_reg_LDC_i_2_n_0
    SLICE_X38Y44         FDCE                                         f  UART_Send0/Tx_En_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.864    -0.765    UART_Send0/CLK
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
                         clock pessimism              0.232    -0.533    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.600    UART_Send0/Tx_En_reg_C
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             1.050ns  (arrival time - required time)
  Source:                 UART_Send0/Tx_En_reg_C/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            UART_Send0/Tx_En_reg_P/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.209ns (21.520%)  route 0.762ns (78.480%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.593    -0.533    UART_Send0/CLK
    SLICE_X38Y44         FDCE                                         r  UART_Send0/Tx_En_reg_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  UART_Send0/Tx_En_reg_C/Q
                         net (fo=3, routed)           0.627     0.257    UART_Send0/Tx_En_reg_C_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I2_O)        0.045     0.302 f  UART_Send0/Tx_En_reg_LDC_i_1/O
                         net (fo=2, routed)           0.135     0.438    UART_Send0/Tx_En_reg_LDC_i_1_n_0
    SLICE_X36Y44         FDPE                                         f  UART_Send0/Tx_En_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout2_buf/O
                         net (fo=6, routed)           0.864    -0.765    UART_Send0/CLK
    SLICE_X36Y44         FDPE                                         r  UART_Send0/Tx_En_reg_P/C
                         clock pessimism              0.248    -0.517    
    SLICE_X36Y44         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.612    UART_Send0/Tx_En_reg_P
  -------------------------------------------------------------------
                         required time                          0.612    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  1.050    





