{
    "name": null, 
    "sim_quantum": 0, 
    "system": {
        "bridge": {
            "ranges": [
                "3221225472:4294901760", 
                "9223372036854775808:11529215046068469759", 
                "13835058055282163712:18446744073709551615"
            ], 
            "slave": {
                "peer": "system.membus.master[0]", 
                "is_source": "False", 
                "role": "GEM5 RESPONDER"
            }, 
            "name": "bridge", 
            "req_size": 16, 
            "clk_domain": "system.clk_domain", 
            "power_model": [], 
            "delay": 50000, 
            "eventq_index": 0, 
            "master": {
                "peer": "system.iobus.slave[0]", 
                "is_source": "True", 
                "role": "GEM5 REQUESTER"
            }, 
            "power_state": {
                "default_state": "UNDEFINED", 
                "name": "power_state", 
                "possible_states": [], 
                "clk_gate_min": 1000, 
                "clk_gate_bins": 20, 
                "eventq_index": 0, 
                "clk_gate_max": 1000000000000, 
                "cxx_class": "PowerState", 
                "path": "system.bridge.power_state", 
                "type": "PowerState", 
                "leaders": []
            }, 
            "cxx_class": "Bridge", 
            "path": "system.bridge", 
            "resp_size": 16, 
            "type": "Bridge"
        }, 
        "mmap_using_noreserve": false, 
        "iobus": {
            "slave": {
                "peer": [
                    "system.bridge.master", 
                    "system.pc.south_bridge.ide.dma", 
                    "system.pc.south_bridge.io_apic.int_master"
                ], 
                "is_source": "False", 
                "role": "GEM5 RESPONDER"
            }, 
            "name": "iobus", 
            "default": {
                "peer": "system.pc.pci_host.pio", 
                "is_source": "True", 
                "role": "GEM5 REQUESTER"
            }, 
            "response_latency": 2, 
            "forward_latency": 1, 
            "clk_domain": "system.clk_domain", 
            "power_model": [], 
            "width": 16, 
            "eventq_index": 0, 
            "master": {
                "peer": [
                    "system.apicbridge.slave", 
                    "system.pc.south_bridge.cmos.pio", 
                    "system.pc.south_bridge.dma1.pio", 
                    "system.pc.south_bridge.ide.pio", 
                    "system.pc.south_bridge.keyboard.pio", 
                    "system.pc.south_bridge.pic1.pio", 
                    "system.pc.south_bridge.pic2.pio", 
                    "system.pc.south_bridge.pit.pio", 
                    "system.pc.south_bridge.speaker.pio", 
                    "system.pc.south_bridge.io_apic.pio", 
                    "system.pc.i_dont_exist1.pio", 
                    "system.pc.i_dont_exist2.pio", 
                    "system.pc.behind_pci.pio", 
                    "system.pc.com_1.pio", 
                    "system.pc.fake_com_2.pio", 
                    "system.pc.fake_com_3.pio", 
                    "system.pc.fake_com_4.pio", 
                    "system.pc.fake_floppy.pio", 
                    "system.iocache.cpu_side"
                ], 
                "is_source": "True", 
                "role": "GEM5 REQUESTER"
            }, 
            "power_state": {
                "default_state": "UNDEFINED", 
                "name": "power_state", 
                "possible_states": [], 
                "clk_gate_min": 1000, 
                "clk_gate_bins": 20, 
                "eventq_index": 0, 
                "clk_gate_max": 1000000000000, 
                "cxx_class": "PowerState", 
                "path": "system.iobus.power_state", 
                "type": "PowerState", 
                "leaders": []
            }, 
            "cxx_class": "NoncoherentXBar", 
            "path": "system.iobus", 
            "type": "NoncoherentXBar", 
            "use_default_range": false, 
            "frontend_latency": 2
        }, 
        "membus": {
            "point_of_coherency": true, 
            "system": "system", 
            "response_latency": 2, 
            "cxx_class": "CoherentXBar", 
            "badaddr_responder": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "badaddr_responder", 
                "warn_access": "", 
                "pio": {
                    "peer": "system.membus.default", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "ret_bad_addr": true, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "power_model": [], 
                "fake_mem": false, 
                "pio_size": 8, 
                "ret_data32": 4294967295, 
                "update_data": false, 
                "eventq_index": 0, 
                "ret_data64": 18446744073709551615, 
                "power_state": {
                    "default_state": "UNDEFINED", 
                    "name": "power_state", 
                    "possible_states": [], 
                    "clk_gate_min": 1000, 
                    "clk_gate_bins": 20, 
                    "eventq_index": 0, 
                    "clk_gate_max": 1000000000000, 
                    "cxx_class": "PowerState", 
                    "path": "system.membus.badaddr_responder.power_state", 
                    "type": "PowerState", 
                    "leaders": []
                }, 
                "cxx_class": "IsaFake", 
                "path": "system.membus.badaddr_responder", 
                "pio_addr": 0, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }, 
            "max_routing_table_size": 512, 
            "forward_latency": 4, 
            "clk_domain": "system.clk_domain", 
            "max_outstanding_snoops": 512, 
            "point_of_unification": true, 
            "width": 16, 
            "eventq_index": 0, 
            "power_state": {
                "default_state": "UNDEFINED", 
                "name": "power_state", 
                "possible_states": [], 
                "clk_gate_min": 1000, 
                "clk_gate_bins": 20, 
                "eventq_index": 0, 
                "clk_gate_max": 1000000000000, 
                "cxx_class": "PowerState", 
                "path": "system.membus.power_state", 
                "type": "PowerState", 
                "leaders": []
            }, 
            "master": {
                "peer": [
                    "system.bridge.slave", 
                    "system.cpu.interrupts.pio", 
                    "system.cpu.interrupts.int_slave", 
                    "system.mem_ctrls.port"
                ], 
                "is_source": "True", 
                "role": "GEM5 REQUESTER"
            }, 
            "type": "CoherentXBar", 
            "frontend_latency": 3, 
            "slave": {
                "peer": [
                    "system.apicbridge.master", 
                    "system.system_port", 
                    "system.iocache.mem_side", 
                    "system.l2.mem_side", 
                    "system.cpu.interrupts.int_master"
                ], 
                "is_source": "False", 
                "role": "GEM5 RESPONDER"
            }, 
            "snoop_filter": {
                "name": "snoop_filter", 
                "system": "system", 
                "max_capacity": 8388608, 
                "eventq_index": 0, 
                "cxx_class": "SnoopFilter", 
                "path": "system.membus.snoop_filter", 
                "type": "SnoopFilter", 
                "lookup_latency": 1
            }, 
            "power_model": [], 
            "path": "system.membus", 
            "snoop_response_latency": 4, 
            "name": "membus", 
            "default": {
                "peer": "system.membus.badaddr_responder.pio", 
                "is_source": "True", 
                "role": "GEM5 REQUESTER"
            }, 
            "use_default_range": false
        }, 
        "apicbridge": {
            "ranges": [
                "11529215046068469760:11529215046068473855"
            ], 
            "slave": {
                "peer": "system.iobus.master[0]", 
                "is_source": "False", 
                "role": "GEM5 RESPONDER"
            }, 
            "name": "apicbridge", 
            "req_size": 16, 
            "clk_domain": "system.clk_domain", 
            "power_model": [], 
            "delay": 50000, 
            "eventq_index": 0, 
            "master": {
                "peer": "system.membus.slave[0]", 
                "is_source": "True", 
                "role": "GEM5 REQUESTER"
            }, 
            "power_state": {
                "default_state": "UNDEFINED", 
                "name": "power_state", 
                "possible_states": [], 
                "clk_gate_min": 1000, 
                "clk_gate_bins": 20, 
                "eventq_index": 0, 
                "clk_gate_max": 1000000000000, 
                "cxx_class": "PowerState", 
                "path": "system.apicbridge.power_state", 
                "type": "PowerState", 
                "leaders": []
            }, 
            "cxx_class": "Bridge", 
            "path": "system.apicbridge", 
            "resp_size": 16, 
            "type": "Bridge"
        }, 
        "redirect_paths": [], 
        "symbolfile": "", 
        "kvm_vm": null, 
        "thermal_components": [], 
        "thermal_model": null, 
        "cxx_class": "System", 
        "work_begin_exit_count": 0, 
        "work_end_ckpt_count": 0, 
        "memories": [
            "system.mem_ctrls"
        ], 
        "work_begin_ckpt_count": 0, 
        "clk_domain": {
            "name": "clk_domain", 
            "clock": [
                1000
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "system.voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "mem_ranges": [
            "0:536870912"
        ], 
        "pc": {
            "fake_com_4": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "fake_com_4", 
                "warn_access": "", 
                "pio": {
                    "peer": "system.iobus.master[16]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "ret_bad_addr": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "power_model": [], 
                "fake_mem": false, 
                "pio_size": 8, 
                "ret_data32": 4294967295, 
                "update_data": false, 
                "eventq_index": 0, 
                "ret_data64": 18446744073709551615, 
                "power_state": {
                    "default_state": "UNDEFINED", 
                    "name": "power_state", 
                    "possible_states": [], 
                    "clk_gate_min": 1000, 
                    "clk_gate_bins": 20, 
                    "eventq_index": 0, 
                    "clk_gate_max": 1000000000000, 
                    "cxx_class": "PowerState", 
                    "path": "system.pc.fake_com_4.power_state", 
                    "type": "PowerState", 
                    "leaders": []
                }, 
                "cxx_class": "IsaFake", 
                "path": "system.pc.fake_com_4", 
                "pio_addr": 9223372036854776552, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }, 
            "fake_com_2": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "fake_com_2", 
                "warn_access": "", 
                "pio": {
                    "peer": "system.iobus.master[14]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "ret_bad_addr": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "power_model": [], 
                "fake_mem": false, 
                "pio_size": 8, 
                "ret_data32": 4294967295, 
                "update_data": false, 
                "eventq_index": 0, 
                "ret_data64": 18446744073709551615, 
                "power_state": {
                    "default_state": "UNDEFINED", 
                    "name": "power_state", 
                    "possible_states": [], 
                    "clk_gate_min": 1000, 
                    "clk_gate_bins": 20, 
                    "eventq_index": 0, 
                    "clk_gate_max": 1000000000000, 
                    "cxx_class": "PowerState", 
                    "path": "system.pc.fake_com_2.power_state", 
                    "type": "PowerState", 
                    "leaders": []
                }, 
                "cxx_class": "IsaFake", 
                "path": "system.pc.fake_com_2", 
                "pio_addr": 9223372036854776568, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }, 
            "name": "pc", 
            "south_bridge": {
                "name": "south_bridge", 
                "speaker": {
                    "name": "speaker", 
                    "pio": {
                        "peer": "system.iobus.master[8]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "pio_latency": 100000, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "system": "system", 
                    "eventq_index": 0, 
                    "power_state": {
                        "default_state": "UNDEFINED", 
                        "name": "power_state", 
                        "possible_states": [], 
                        "clk_gate_min": 1000, 
                        "clk_gate_bins": 20, 
                        "eventq_index": 0, 
                        "clk_gate_max": 1000000000000, 
                        "cxx_class": "PowerState", 
                        "path": "system.pc.south_bridge.speaker.power_state", 
                        "type": "PowerState", 
                        "leaders": []
                    }, 
                    "cxx_class": "X86ISA::Speaker", 
                    "path": "system.pc.south_bridge.speaker", 
                    "pio_addr": 9223372036854775905, 
                    "type": "PcSpeaker", 
                    "i8254": "system.pc.south_bridge.pit"
                }, 
                "keyboard": {
                    "command_port": 9223372036854775908, 
                    "name": "keyboard", 
                    "pio": {
                        "peer": "system.iobus.master[4]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "mouse": {
                        "eventq_index": 0, 
                        "path": "system.pc.south_bridge.keyboard.mouse", 
                        "type": "PS2Mouse", 
                        "name": "mouse", 
                        "cxx_class": "PS2Mouse"
                    }, 
                    "mouse_int_pin": {
                        "peer": [
                            "system.pc.south_bridge.io_apic.inputs[12]"
                        ], 
                        "is_source": "True", 
                        "role": "Int Source Pin"
                    }, 
                    "keyboard": {
                        "vnc": null, 
                        "name": "keyboard", 
                        "eventq_index": 0, 
                        "cxx_class": "PS2Keyboard", 
                        "path": "system.pc.south_bridge.keyboard.keyboard", 
                        "type": "PS2Keyboard"
                    }, 
                    "pio_latency": 100000, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "system": "system", 
                    "eventq_index": 0, 
                    "power_state": {
                        "default_state": "UNDEFINED", 
                        "name": "power_state", 
                        "possible_states": [], 
                        "clk_gate_min": 1000, 
                        "clk_gate_bins": 20, 
                        "eventq_index": 0, 
                        "clk_gate_max": 1000000000000, 
                        "cxx_class": "PowerState", 
                        "path": "system.pc.south_bridge.keyboard.power_state", 
                        "type": "PowerState", 
                        "leaders": []
                    }, 
                    "cxx_class": "X86ISA::I8042", 
                    "path": "system.pc.south_bridge.keyboard", 
                    "pio_addr": 0, 
                    "data_port": 9223372036854775904, 
                    "type": "I8042", 
                    "keyboard_int_pin": {
                        "peer": [
                            "system.pc.south_bridge.io_apic.inputs[1]"
                        ], 
                        "is_source": "True", 
                        "role": "Int Source Pin"
                    }
                }, 
                "pit": {
                    "name": "pit", 
                    "pio": {
                        "peer": "system.iobus.master[7]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "int_pin": {
                        "peer": [
                            "system.pc.south_bridge.pic1.inputs[0]", 
                            "system.pc.south_bridge.io_apic.inputs[2]"
                        ], 
                        "is_source": "True", 
                        "role": "Int Source Pin"
                    }, 
                    "pio_latency": 100000, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "system": "system", 
                    "eventq_index": 0, 
                    "power_state": {
                        "default_state": "UNDEFINED", 
                        "name": "power_state", 
                        "possible_states": [], 
                        "clk_gate_min": 1000, 
                        "clk_gate_bins": 20, 
                        "eventq_index": 0, 
                        "clk_gate_max": 1000000000000, 
                        "cxx_class": "PowerState", 
                        "path": "system.pc.south_bridge.pit.power_state", 
                        "type": "PowerState", 
                        "leaders": []
                    }, 
                    "cxx_class": "X86ISA::I8254", 
                    "path": "system.pc.south_bridge.pit", 
                    "pio_addr": 9223372036854775872, 
                    "type": "I8254"
                }, 
                "io_apic": {
                    "inputs": {
                        "peer": [
                            "system.pc.south_bridge.pic1.output[0]", 
                            "system.pc.south_bridge.keyboard.keyboard_int_pin[0]", 
                            "system.pc.south_bridge.pit.int_pin[1]", 
                            "None", 
                            "None", 
                            "None", 
                            "None", 
                            "None", 
                            "None", 
                            "None", 
                            "None", 
                            "None", 
                            "system.pc.south_bridge.keyboard.mouse_int_pin[0]"
                        ], 
                        "is_source": "False", 
                        "role": "Int Sink Pin"
                    }, 
                    "int_master": {
                        "peer": "system.iobus.slave[2]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "name": "io_apic", 
                    "pio": {
                        "peer": "system.iobus.master[9]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "pio_latency": 100000, 
                    "clk_domain": "system.clk_domain", 
                    "external_int_pic": "system.pc.south_bridge.pic1", 
                    "system": "system", 
                    "apic_id": 1, 
                    "int_latency": 1000, 
                    "eventq_index": 0, 
                    "power_model": [], 
                    "power_state": {
                        "default_state": "UNDEFINED", 
                        "name": "power_state", 
                        "possible_states": [], 
                        "clk_gate_min": 1000, 
                        "clk_gate_bins": 20, 
                        "eventq_index": 0, 
                        "clk_gate_max": 1000000000000, 
                        "cxx_class": "PowerState", 
                        "path": "system.pc.south_bridge.io_apic.power_state", 
                        "type": "PowerState", 
                        "leaders": []
                    }, 
                    "cxx_class": "X86ISA::I82094AA", 
                    "path": "system.pc.south_bridge.io_apic", 
                    "pio_addr": 4273995776, 
                    "type": "I82094AA"
                }, 
                "pic1": {
                    "inputs": {
                        "peer": [
                            "system.pc.south_bridge.pit.int_pin[0]", 
                            "None", 
                            "system.pc.south_bridge.pic2.output[0]"
                        ], 
                        "is_source": "False", 
                        "role": "Int Sink Pin"
                    }, 
                    "slave": "system.pc.south_bridge.pic2", 
                    "name": "pic1", 
                    "output": {
                        "peer": [
                            "system.pc.south_bridge.io_apic.inputs[0]"
                        ], 
                        "is_source": "True", 
                        "role": "Int Source Pin"
                    }, 
                    "pio": {
                        "peer": "system.iobus.master[5]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "pio_latency": 100000, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "system": "system", 
                    "eventq_index": 0, 
                    "mode": "I8259Master", 
                    "power_state": {
                        "default_state": "UNDEFINED", 
                        "name": "power_state", 
                        "possible_states": [], 
                        "clk_gate_min": 1000, 
                        "clk_gate_bins": 20, 
                        "eventq_index": 0, 
                        "clk_gate_max": 1000000000000, 
                        "cxx_class": "PowerState", 
                        "path": "system.pc.south_bridge.pic1.power_state", 
                        "type": "PowerState", 
                        "leaders": []
                    }, 
                    "cxx_class": "X86ISA::I8259", 
                    "path": "system.pc.south_bridge.pic1", 
                    "pio_addr": 9223372036854775840, 
                    "type": "I8259"
                }, 
                "pic2": {
                    "inputs": {
                        "peer": [
                            "system.pc.south_bridge.cmos.int_pin[0]"
                        ], 
                        "is_source": "False", 
                        "role": "Int Sink Pin"
                    }, 
                    "slave": null, 
                    "name": "pic2", 
                    "output": {
                        "peer": [
                            "system.pc.south_bridge.pic1.inputs[2]"
                        ], 
                        "is_source": "True", 
                        "role": "Int Source Pin"
                    }, 
                    "pio": {
                        "peer": "system.iobus.master[6]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "pio_latency": 100000, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "system": "system", 
                    "eventq_index": 0, 
                    "mode": "I8259Slave", 
                    "power_state": {
                        "default_state": "UNDEFINED", 
                        "name": "power_state", 
                        "possible_states": [], 
                        "clk_gate_min": 1000, 
                        "clk_gate_bins": 20, 
                        "eventq_index": 0, 
                        "clk_gate_max": 1000000000000, 
                        "cxx_class": "PowerState", 
                        "path": "system.pc.south_bridge.pic2.power_state", 
                        "type": "PowerState", 
                        "leaders": []
                    }, 
                    "cxx_class": "X86ISA::I8259", 
                    "path": "system.pc.south_bridge.pic2", 
                    "pio_addr": 9223372036854775968, 
                    "type": "I8259"
                }, 
                "platform": "system.pc", 
                "dma1": {
                    "name": "dma1", 
                    "pio": {
                        "peer": "system.iobus.master[2]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "pio_latency": 100000, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "system": "system", 
                    "eventq_index": 0, 
                    "power_state": {
                        "default_state": "UNDEFINED", 
                        "name": "power_state", 
                        "possible_states": [], 
                        "clk_gate_min": 1000, 
                        "clk_gate_bins": 20, 
                        "eventq_index": 0, 
                        "clk_gate_max": 1000000000000, 
                        "cxx_class": "PowerState", 
                        "path": "system.pc.south_bridge.dma1.power_state", 
                        "type": "PowerState", 
                        "leaders": []
                    }, 
                    "cxx_class": "X86ISA::I8237", 
                    "path": "system.pc.south_bridge.dma1", 
                    "pio_addr": 9223372036854775808, 
                    "type": "I8237"
                }, 
                "eventq_index": 0, 
                "cxx_class": "SouthBridge", 
                "path": "system.pc.south_bridge", 
                "ide": {
                    "PMCAPNextCapability": 0, 
                    "InterruptPin": 1, 
                    "HeaderType": 0, 
                    "VendorID": 32902, 
                    "MSIXMsgCtrl": 0, 
                    "MSIXCAPNextCapability": 0, 
                    "PXCAPLinkCtrl": 0, 
                    "Revision": 0, 
                    "LegacyIOBase": 9223372036854775808, 
                    "pio_latency": 30000, 
                    "PXCAPLinkCap": 0, 
                    "CapabilityPtr": 0, 
                    "power_state": {
                        "default_state": "UNDEFINED", 
                        "name": "power_state", 
                        "possible_states": [], 
                        "clk_gate_min": 1000, 
                        "clk_gate_bins": 20, 
                        "eventq_index": 0, 
                        "clk_gate_max": 1000000000000, 
                        "cxx_class": "PowerState", 
                        "path": "system.pc.south_bridge.ide.power_state", 
                        "type": "PowerState", 
                        "leaders": []
                    }, 
                    "MSIXCAPBaseOffset": 0, 
                    "PXCAPDevCapabilities": 0, 
                    "MSIXCAPCapId": 0, 
                    "BAR3Size": 3, 
                    "power_model": [], 
                    "PXCAPCapabilities": 0, 
                    "SubsystemID": 0, 
                    "PXCAPCapId": 0, 
                    "BAR4": 1, 
                    "BAR1": 1012, 
                    "BAR0": 496, 
                    "BAR3": 884, 
                    "BAR2": 368, 
                    "BAR5": 1, 
                    "PXCAPDevStatus": 0, 
                    "disks": [
                        {
                            "driveID": "master", 
                            "name": "disks", 
                            "image": {
                                "read_only": false, 
                                "name": "image", 
                                "cxx_class": "CowDiskImage", 
                                "eventq_index": 0, 
                                "child": {
                                    "read_only": true, 
                                    "name": "child", 
                                    "eventq_index": 0, 
                                    "cxx_class": "RawDiskImage", 
                                    "path": "system.pc.south_bridge.ide.disks.image.child", 
                                    "image_file": "/home/scartifact/gem5_binaries/x86root-parsec.img", 
                                    "type": "RawDiskImage"
                                }, 
                                "path": "system.pc.south_bridge.ide.disks.image", 
                                "image_file": "", 
                                "type": "CowDiskImage", 
                                "table_size": 65536
                            }, 
                            "delay": 1000000, 
                            "eventq_index": 0, 
                            "cxx_class": "IdeDisk", 
                            "path": "system.pc.south_bridge.ide.disks", 
                            "type": "IdeDisk"
                        }
                    ], 
                    "BAR2Size": 8, 
                    "MSICAPNextCapability": 0, 
                    "ExpansionROM": 0, 
                    "MSICAPMsgCtrl": 0, 
                    "BAR5Size": 0, 
                    "CardbusCIS": 0, 
                    "MSIXPbaOffset": 0, 
                    "MSICAPBaseOffset": 0, 
                    "MaximumLatency": 0, 
                    "ssid": 0, 
                    "BAR2LegacyIO": true, 
                    "LatencyTimer": 0, 
                    "BAR4LegacyIO": false, 
                    "PXCAPLinkStatus": 0, 
                    "PXCAPDevCap2": 0, 
                    "PXCAPDevCtrl": 0, 
                    "MSICAPMaskBits": 0, 
                    "host": "system.pc.pci_host", 
                    "Command": 0, 
                    "SubClassCode": 1, 
                    "pci_func": 0, 
                    "BAR5LegacyIO": false, 
                    "MSICAPMsgData": 0, 
                    "BIST": 0, 
                    "PXCAPDevCtrl2": 0, 
                    "pci_bus": 0, 
                    "InterruptLine": 14, 
                    "MSICAPMsgAddr": 0, 
                    "BAR3LegacyIO": true, 
                    "BAR4Size": 16, 
                    "path": "system.pc.south_bridge.ide", 
                    "MinimumGrant": 0, 
                    "Status": 640, 
                    "BAR0Size": 8, 
                    "system": "system", 
                    "name": "ide", 
                    "PXCAPNextCapability": 0, 
                    "eventq_index": 0, 
                    "type": "IdeController", 
                    "ctrl_offset": 0, 
                    "PXCAPBaseOffset": 0, 
                    "DeviceID": 28945, 
                    "io_shift": 0, 
                    "CacheLineSize": 0, 
                    "dma": {
                        "peer": "system.iobus.slave[1]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "PMCAPCapId": 0, 
                    "config_latency": 20000, 
                    "BAR1Size": 3, 
                    "pio": {
                        "peer": "system.iobus.master[3]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "pci_dev": 4, 
                    "PMCAPCtrlStatus": 0, 
                    "cxx_class": "IdeController", 
                    "clk_domain": "system.clk_domain", 
                    "SubsystemVendorID": 0, 
                    "PMCAPBaseOffset": 0, 
                    "sid": 0, 
                    "MSICAPPendingBits": 0, 
                    "MSIXTableOffset": 0, 
                    "MSICAPMsgUpperAddr": 0, 
                    "MSICAPCapId": 0, 
                    "BAR0LegacyIO": true, 
                    "ProgIF": 128, 
                    "BAR1LegacyIO": true, 
                    "PMCAPCapabilities": 0, 
                    "ClassCode": 1
                }, 
                "type": "SouthBridge", 
                "cmos": {
                    "name": "cmos", 
                    "pio": {
                        "peer": "system.iobus.master[1]", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "int_pin": {
                        "peer": [
                            "system.pc.south_bridge.pic2.inputs[0]"
                        ], 
                        "is_source": "True", 
                        "role": "Int Source Pin"
                    }, 
                    "time": "Sun Jan  1 00:00:00 2012", 
                    "pio_latency": 100000, 
                    "clk_domain": "system.clk_domain", 
                    "power_model": [], 
                    "system": "system", 
                    "eventq_index": 0, 
                    "power_state": {
                        "default_state": "UNDEFINED", 
                        "name": "power_state", 
                        "possible_states": [], 
                        "clk_gate_min": 1000, 
                        "clk_gate_bins": 20, 
                        "eventq_index": 0, 
                        "clk_gate_max": 1000000000000, 
                        "cxx_class": "PowerState", 
                        "path": "system.pc.south_bridge.cmos.power_state", 
                        "type": "PowerState", 
                        "leaders": []
                    }, 
                    "cxx_class": "X86ISA::Cmos", 
                    "path": "system.pc.south_bridge.cmos", 
                    "pio_addr": 9223372036854775920, 
                    "type": "Cmos"
                }
            }, 
            "fake_floppy": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "fake_floppy", 
                "warn_access": "", 
                "pio": {
                    "peer": "system.iobus.master[17]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "ret_bad_addr": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "power_model": [], 
                "fake_mem": false, 
                "pio_size": 2, 
                "ret_data32": 4294967295, 
                "update_data": false, 
                "eventq_index": 0, 
                "ret_data64": 18446744073709551615, 
                "power_state": {
                    "default_state": "UNDEFINED", 
                    "name": "power_state", 
                    "possible_states": [], 
                    "clk_gate_min": 1000, 
                    "clk_gate_bins": 20, 
                    "eventq_index": 0, 
                    "clk_gate_max": 1000000000000, 
                    "cxx_class": "PowerState", 
                    "path": "system.pc.fake_floppy.power_state", 
                    "type": "PowerState", 
                    "leaders": []
                }, 
                "cxx_class": "IsaFake", 
                "path": "system.pc.fake_floppy", 
                "pio_addr": 9223372036854776818, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }, 
            "i_dont_exist2": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "i_dont_exist2", 
                "warn_access": "", 
                "pio": {
                    "peer": "system.iobus.master[11]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "ret_bad_addr": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "power_model": [], 
                "fake_mem": false, 
                "pio_size": 1, 
                "ret_data32": 4294967295, 
                "update_data": false, 
                "eventq_index": 0, 
                "ret_data64": 18446744073709551615, 
                "power_state": {
                    "default_state": "UNDEFINED", 
                    "name": "power_state", 
                    "possible_states": [], 
                    "clk_gate_min": 1000, 
                    "clk_gate_bins": 20, 
                    "eventq_index": 0, 
                    "clk_gate_max": 1000000000000, 
                    "cxx_class": "PowerState", 
                    "path": "system.pc.i_dont_exist2.power_state", 
                    "type": "PowerState", 
                    "leaders": []
                }, 
                "cxx_class": "IsaFake", 
                "path": "system.pc.i_dont_exist2", 
                "pio_addr": 9223372036854776045, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }, 
            "system": "system", 
            "i_dont_exist1": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "i_dont_exist1", 
                "warn_access": "", 
                "pio": {
                    "peer": "system.iobus.master[10]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "ret_bad_addr": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "power_model": [], 
                "fake_mem": false, 
                "pio_size": 1, 
                "ret_data32": 4294967295, 
                "update_data": false, 
                "eventq_index": 0, 
                "ret_data64": 18446744073709551615, 
                "power_state": {
                    "default_state": "UNDEFINED", 
                    "name": "power_state", 
                    "possible_states": [], 
                    "clk_gate_min": 1000, 
                    "clk_gate_bins": 20, 
                    "eventq_index": 0, 
                    "clk_gate_max": 1000000000000, 
                    "cxx_class": "PowerState", 
                    "path": "system.pc.i_dont_exist1.power_state", 
                    "type": "PowerState", 
                    "leaders": []
                }, 
                "cxx_class": "IsaFake", 
                "path": "system.pc.i_dont_exist1", 
                "pio_addr": 9223372036854775936, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }, 
            "intrctrl": "system.intrctrl", 
            "com_1": {
                "name": "com_1", 
                "pio": {
                    "peer": "system.iobus.master[13]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "power_model": [], 
                "system": "system", 
                "platform": "system.pc", 
                "eventq_index": 0, 
                "power_state": {
                    "default_state": "UNDEFINED", 
                    "name": "power_state", 
                    "possible_states": [], 
                    "clk_gate_min": 1000, 
                    "clk_gate_bins": 20, 
                    "eventq_index": 0, 
                    "clk_gate_max": 1000000000000, 
                    "cxx_class": "PowerState", 
                    "path": "system.pc.com_1.power_state", 
                    "type": "PowerState", 
                    "leaders": []
                }, 
                "cxx_class": "Uart8250", 
                "device": {
                    "name": "device", 
                    "number": 0, 
                    "outfile": "file", 
                    "eventq_index": 0, 
                    "cxx_class": "Terminal", 
                    "path": "system.pc.com_1.device", 
                    "type": "Terminal", 
                    "port": 3456
                }, 
                "path": "system.pc.com_1", 
                "pio_addr": 9223372036854776824, 
                "type": "Uart8250"
            }, 
            "pci_host": {
                "conf_size": 16777216, 
                "name": "pci_host", 
                "conf_device_bits": 8, 
                "pio": {
                    "peer": "system.iobus.default", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "conf_base": 13835058055282163712, 
                "clk_domain": "system.clk_domain", 
                "power_model": [], 
                "system": "system", 
                "pci_dma_base": 0, 
                "platform": "system.pc", 
                "eventq_index": 0, 
                "power_state": {
                    "default_state": "UNDEFINED", 
                    "name": "power_state", 
                    "possible_states": [], 
                    "clk_gate_min": 1000, 
                    "clk_gate_bins": 20, 
                    "eventq_index": 0, 
                    "clk_gate_max": 1000000000000, 
                    "cxx_class": "PowerState", 
                    "path": "system.pc.pci_host.power_state", 
                    "type": "PowerState", 
                    "leaders": []
                }, 
                "cxx_class": "GenericPciHost", 
                "path": "system.pc.pci_host", 
                "pci_pio_base": 9223372036854775808, 
                "type": "GenericPciHost", 
                "pci_mem_base": 0
            }, 
            "eventq_index": 0, 
            "cxx_class": "Pc", 
            "path": "system.pc", 
            "behind_pci": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "behind_pci", 
                "warn_access": "", 
                "pio": {
                    "peer": "system.iobus.master[12]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "ret_bad_addr": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "power_model": [], 
                "fake_mem": false, 
                "pio_size": 8, 
                "ret_data32": 4294967295, 
                "update_data": false, 
                "eventq_index": 0, 
                "ret_data64": 18446744073709551615, 
                "power_state": {
                    "default_state": "UNDEFINED", 
                    "name": "power_state", 
                    "possible_states": [], 
                    "clk_gate_min": 1000, 
                    "clk_gate_bins": 20, 
                    "eventq_index": 0, 
                    "clk_gate_max": 1000000000000, 
                    "cxx_class": "PowerState", 
                    "path": "system.pc.behind_pci.power_state", 
                    "type": "PowerState", 
                    "leaders": []
                }, 
                "cxx_class": "IsaFake", 
                "path": "system.pc.behind_pci", 
                "pio_addr": 9223372036854779128, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }, 
            "type": "Pc", 
            "fake_com_3": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "fake_com_3", 
                "warn_access": "", 
                "pio": {
                    "peer": "system.iobus.master[15]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "ret_bad_addr": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "power_model": [], 
                "fake_mem": false, 
                "pio_size": 8, 
                "ret_data32": 4294967295, 
                "update_data": false, 
                "eventq_index": 0, 
                "ret_data64": 18446744073709551615, 
                "power_state": {
                    "default_state": "UNDEFINED", 
                    "name": "power_state", 
                    "possible_states": [], 
                    "clk_gate_min": 1000, 
                    "clk_gate_bins": 20, 
                    "eventq_index": 0, 
                    "clk_gate_max": 1000000000000, 
                    "cxx_class": "PowerState", 
                    "path": "system.pc.fake_com_3.power_state", 
                    "type": "PowerState", 
                    "leaders": []
                }, 
                "cxx_class": "IsaFake", 
                "path": "system.pc.fake_com_3", 
                "pio_addr": 9223372036854776808, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }
        }, 
        "eventq_index": 0, 
        "work_begin_cpu_id_exit": -1, 
        "m5ops_base": 4294901760, 
        "dvfs_handler": {
            "enable": false, 
            "name": "dvfs_handler", 
            "sys_clk_domain": "system.clk_domain", 
            "transition_latency": 100000000, 
            "eventq_index": 0, 
            "cxx_class": "DVFSHandler", 
            "domains": [], 
            "path": "system.dvfs_handler", 
            "type": "DVFSHandler"
        }, 
        "work_end_exit_count": 0, 
        "type": "System", 
        "voltage_domain": {
            "name": "voltage_domain", 
            "eventq_index": 0, 
            "voltage": [
                1.0
            ], 
            "cxx_class": "VoltageDomain", 
            "path": "system.voltage_domain", 
            "type": "VoltageDomain"
        }, 
        "cache_line_size": 64, 
        "system_port": {
            "peer": "system.membus.slave[1]", 
            "is_source": "True", 
            "role": "GEM5 REQUESTER"
        }, 
        "workload": {
            "object_file": "/home/scartifact/gem5_binaries/gem5/vmlinux-5.4.55-pteditor-sys_dummy", 
            "load_addr_mask": 18446744073709551615, 
            "name": "workload", 
            "intel_mp_pointer": {
                "imcr_present": true, 
                "name": "intel_mp_pointer", 
                "spec_rev": 4, 
                "eventq_index": 0, 
                "cxx_class": "X86ISA::IntelMP::FloatingPointer", 
                "path": "system.workload.intel_mp_pointer", 
                "type": "X86IntelMPFloatingPointer", 
                "default_config": 0
            }, 
            "smbios_table": {
                "name": "smbios_table", 
                "structures": [
                    {
                        "major": 0, 
                        "vendor": "", 
                        "name": "structures", 
                        "characteristics": [], 
                        "release_date": "06/08/2008", 
                        "cxx_class": "X86ISA::SMBios::BiosInformation", 
                        "emb_cont_firmware_major": 0, 
                        "rom_size": 0, 
                        "starting_addr_segment": 0, 
                        "emb_cont_firmware_minor": 0, 
                        "version": "", 
                        "eventq_index": 0, 
                        "characteristic_ext_bytes": [], 
                        "path": "system.workload.smbios_table.structures", 
                        "type": "X86SMBiosBiosInformation", 
                        "minor": 0
                    }
                ], 
                "major_version": 2, 
                "minor_version": 5, 
                "eventq_index": 0, 
                "cxx_class": "X86ISA::SMBios::SMBiosTable", 
                "path": "system.workload.smbios_table", 
                "type": "X86SMBiosSMBiosTable"
            }, 
            "load_addr_offset": 0, 
            "extras_addrs": [], 
            "acpi_description_table_pointer": {
                "name": "acpi_description_table_pointer", 
                "cxx_class": "X86ISA::ACPI::RSDP", 
                "xsdt": {
                    "oem_table_id": "", 
                    "name": "xsdt", 
                    "entries": [], 
                    "creator_revision": 0, 
                    "creator_id": "", 
                    "oem_id": "", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::ACPI::XSDT", 
                    "path": "system.workload.acpi_description_table_pointer.xsdt", 
                    "oem_revision": 0, 
                    "type": "X86ACPIXSDT"
                }, 
                "rsdt": null, 
                "eventq_index": 0, 
                "oem_id": "", 
                "path": "system.workload.acpi_description_table_pointer", 
                "type": "X86ACPIRSDP", 
                "revision": 2
            }, 
            "command_line": "earlyprintk=ttyS0 console=ttyS0 lpj=7999923 root=/dev/hda1", 
            "addr_check": true, 
            "intel_mp_table": {
                "oem_table_addr": 0, 
                "name": "intel_mp_table", 
                "ext_entries": [
                    {
                        "parent_bus": 0, 
                        "name": "ext_entries", 
                        "type": "X86IntelMPBusHierarchy", 
                        "subtractive_decode": true, 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::IntelMP::BusHierarchy", 
                        "path": "system.workload.intel_mp_table.ext_entries", 
                        "bus_id": 1
                    }
                ], 
                "oem_id": "", 
                "eventq_index": 0, 
                "spec_rev": 4, 
                "base_entries": [
                    {
                        "enable": true, 
                        "local_apic_version": 20, 
                        "name": "base_entries00", 
                        "family": 0, 
                        "local_apic_id": 0, 
                        "bootstrap": true, 
                        "feature_flags": 0, 
                        "eventq_index": 0, 
                        "stepping": 0, 
                        "cxx_class": "X86ISA::IntelMP::Processor", 
                        "path": "system.workload.intel_mp_table.base_entries00", 
                        "model": 0, 
                        "type": "X86IntelMPProcessor"
                    }, 
                    {
                        "enable": true, 
                        "name": "base_entries01", 
                        "cxx_class": "X86ISA::IntelMP::IOAPIC", 
                        "version": 17, 
                        "eventq_index": 0, 
                        "address": 4273995776, 
                        "path": "system.workload.intel_mp_table.base_entries01", 
                        "type": "X86IntelMPIOAPIC", 
                        "id": 1
                    }, 
                    {
                        "bus_type": "PCI   ", 
                        "name": "base_entries02", 
                        "type": "X86IntelMPBus", 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::IntelMP::Bus", 
                        "path": "system.workload.intel_mp_table.base_entries02", 
                        "bus_id": 0
                    }, 
                    {
                        "bus_type": "ISA   ", 
                        "name": "base_entries03", 
                        "type": "X86IntelMPBus", 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::IntelMP::Bus", 
                        "path": "system.workload.intel_mp_table.base_entries03", 
                        "bus_id": 1
                    }, 
                    {
                        "polarity": "ConformPolarity", 
                        "dest_io_apic_id": 1, 
                        "name": "base_entries04", 
                        "interrupt_type": "INT", 
                        "trigger": "ConformTrigger", 
                        "eventq_index": 0, 
                        "source_bus_id": 0, 
                        "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                        "dest_io_apic_intin": 16, 
                        "path": "system.workload.intel_mp_table.base_entries04", 
                        "type": "X86IntelMPIOIntAssignment", 
                        "source_bus_irq": 16
                    }, 
                    {
                        "polarity": "ConformPolarity", 
                        "dest_io_apic_id": 1, 
                        "name": "base_entries05", 
                        "interrupt_type": "ExtInt", 
                        "trigger": "ConformTrigger", 
                        "eventq_index": 0, 
                        "source_bus_id": 1, 
                        "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                        "dest_io_apic_intin": 0, 
                        "path": "system.workload.intel_mp_table.base_entries05", 
                        "type": "X86IntelMPIOIntAssignment", 
                        "source_bus_irq": 0
                    }, 
                    {
                        "polarity": "ConformPolarity", 
                        "dest_io_apic_id": 1, 
                        "name": "base_entries06", 
                        "interrupt_type": "INT", 
                        "trigger": "ConformTrigger", 
                        "eventq_index": 0, 
                        "source_bus_id": 1, 
                        "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                        "dest_io_apic_intin": 2, 
                        "path": "system.workload.intel_mp_table.base_entries06", 
                        "type": "X86IntelMPIOIntAssignment", 
                        "source_bus_irq": 0
                    }, 
                    {
                        "polarity": "ConformPolarity", 
                        "dest_io_apic_id": 1, 
                        "name": "base_entries07", 
                        "interrupt_type": "ExtInt", 
                        "trigger": "ConformTrigger", 
                        "eventq_index": 0, 
                        "source_bus_id": 1, 
                        "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                        "dest_io_apic_intin": 0, 
                        "path": "system.workload.intel_mp_table.base_entries07", 
                        "type": "X86IntelMPIOIntAssignment", 
                        "source_bus_irq": 1
                    }, 
                    {
                        "polarity": "ConformPolarity", 
                        "dest_io_apic_id": 1, 
                        "name": "base_entries08", 
                        "interrupt_type": "INT", 
                        "trigger": "ConformTrigger", 
                        "eventq_index": 0, 
                        "source_bus_id": 1, 
                        "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                        "dest_io_apic_intin": 1, 
                        "path": "system.workload.intel_mp_table.base_entries08", 
                        "type": "X86IntelMPIOIntAssignment", 
                        "source_bus_irq": 1
                    }, 
                    {
                        "polarity": "ConformPolarity", 
                        "dest_io_apic_id": 1, 
                        "name": "base_entries09", 
                        "interrupt_type": "ExtInt", 
                        "trigger": "ConformTrigger", 
                        "eventq_index": 0, 
                        "source_bus_id": 1, 
                        "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                        "dest_io_apic_intin": 0, 
                        "path": "system.workload.intel_mp_table.base_entries09", 
                        "type": "X86IntelMPIOIntAssignment", 
                        "source_bus_irq": 3
                    }, 
                    {
                        "polarity": "ConformPolarity", 
                        "dest_io_apic_id": 1, 
                        "name": "base_entries10", 
                        "interrupt_type": "INT", 
                        "trigger": "ConformTrigger", 
                        "eventq_index": 0, 
                        "source_bus_id": 1, 
                        "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                        "dest_io_apic_intin": 3, 
                        "path": "system.workload.intel_mp_table.base_entries10", 
                        "type": "X86IntelMPIOIntAssignment", 
                        "source_bus_irq": 3
                    }, 
                    {
                        "polarity": "ConformPolarity", 
                        "dest_io_apic_id": 1, 
                        "name": "base_entries11", 
                        "interrupt_type": "ExtInt", 
                        "trigger": "ConformTrigger", 
                        "eventq_index": 0, 
                        "source_bus_id": 1, 
                        "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                        "dest_io_apic_intin": 0, 
                        "path": "system.workload.intel_mp_table.base_entries11", 
                        "type": "X86IntelMPIOIntAssignment", 
                        "source_bus_irq": 4
                    }, 
                    {
                        "polarity": "ConformPolarity", 
                        "dest_io_apic_id": 1, 
                        "name": "base_entries12", 
                        "interrupt_type": "INT", 
                        "trigger": "ConformTrigger", 
                        "eventq_index": 0, 
                        "source_bus_id": 1, 
                        "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                        "dest_io_apic_intin": 4, 
                        "path": "system.workload.intel_mp_table.base_entries12", 
                        "type": "X86IntelMPIOIntAssignment", 
                        "source_bus_irq": 4
                    }, 
                    {
                        "polarity": "ConformPolarity", 
                        "dest_io_apic_id": 1, 
                        "name": "base_entries13", 
                        "interrupt_type": "ExtInt", 
                        "trigger": "ConformTrigger", 
                        "eventq_index": 0, 
                        "source_bus_id": 1, 
                        "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                        "dest_io_apic_intin": 0, 
                        "path": "system.workload.intel_mp_table.base_entries13", 
                        "type": "X86IntelMPIOIntAssignment", 
                        "source_bus_irq": 5
                    }, 
                    {
                        "polarity": "ConformPolarity", 
                        "dest_io_apic_id": 1, 
                        "name": "base_entries14", 
                        "interrupt_type": "INT", 
                        "trigger": "ConformTrigger", 
                        "eventq_index": 0, 
                        "source_bus_id": 1, 
                        "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                        "dest_io_apic_intin": 5, 
                        "path": "system.workload.intel_mp_table.base_entries14", 
                        "type": "X86IntelMPIOIntAssignment", 
                        "source_bus_irq": 5
                    }, 
                    {
                        "polarity": "ConformPolarity", 
                        "dest_io_apic_id": 1, 
                        "name": "base_entries15", 
                        "interrupt_type": "ExtInt", 
                        "trigger": "ConformTrigger", 
                        "eventq_index": 0, 
                        "source_bus_id": 1, 
                        "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                        "dest_io_apic_intin": 0, 
                        "path": "system.workload.intel_mp_table.base_entries15", 
                        "type": "X86IntelMPIOIntAssignment", 
                        "source_bus_irq": 6
                    }, 
                    {
                        "polarity": "ConformPolarity", 
                        "dest_io_apic_id": 1, 
                        "name": "base_entries16", 
                        "interrupt_type": "INT", 
                        "trigger": "ConformTrigger", 
                        "eventq_index": 0, 
                        "source_bus_id": 1, 
                        "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                        "dest_io_apic_intin": 6, 
                        "path": "system.workload.intel_mp_table.base_entries16", 
                        "type": "X86IntelMPIOIntAssignment", 
                        "source_bus_irq": 6
                    }, 
                    {
                        "polarity": "ConformPolarity", 
                        "dest_io_apic_id": 1, 
                        "name": "base_entries17", 
                        "interrupt_type": "ExtInt", 
                        "trigger": "ConformTrigger", 
                        "eventq_index": 0, 
                        "source_bus_id": 1, 
                        "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                        "dest_io_apic_intin": 0, 
                        "path": "system.workload.intel_mp_table.base_entries17", 
                        "type": "X86IntelMPIOIntAssignment", 
                        "source_bus_irq": 7
                    }, 
                    {
                        "polarity": "ConformPolarity", 
                        "dest_io_apic_id": 1, 
                        "name": "base_entries18", 
                        "interrupt_type": "INT", 
                        "trigger": "ConformTrigger", 
                        "eventq_index": 0, 
                        "source_bus_id": 1, 
                        "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                        "dest_io_apic_intin": 7, 
                        "path": "system.workload.intel_mp_table.base_entries18", 
                        "type": "X86IntelMPIOIntAssignment", 
                        "source_bus_irq": 7
                    }, 
                    {
                        "polarity": "ConformPolarity", 
                        "dest_io_apic_id": 1, 
                        "name": "base_entries19", 
                        "interrupt_type": "ExtInt", 
                        "trigger": "ConformTrigger", 
                        "eventq_index": 0, 
                        "source_bus_id": 1, 
                        "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                        "dest_io_apic_intin": 0, 
                        "path": "system.workload.intel_mp_table.base_entries19", 
                        "type": "X86IntelMPIOIntAssignment", 
                        "source_bus_irq": 8
                    }, 
                    {
                        "polarity": "ConformPolarity", 
                        "dest_io_apic_id": 1, 
                        "name": "base_entries20", 
                        "interrupt_type": "INT", 
                        "trigger": "ConformTrigger", 
                        "eventq_index": 0, 
                        "source_bus_id": 1, 
                        "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                        "dest_io_apic_intin": 8, 
                        "path": "system.workload.intel_mp_table.base_entries20", 
                        "type": "X86IntelMPIOIntAssignment", 
                        "source_bus_irq": 8
                    }, 
                    {
                        "polarity": "ConformPolarity", 
                        "dest_io_apic_id": 1, 
                        "name": "base_entries21", 
                        "interrupt_type": "ExtInt", 
                        "trigger": "ConformTrigger", 
                        "eventq_index": 0, 
                        "source_bus_id": 1, 
                        "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                        "dest_io_apic_intin": 0, 
                        "path": "system.workload.intel_mp_table.base_entries21", 
                        "type": "X86IntelMPIOIntAssignment", 
                        "source_bus_irq": 9
                    }, 
                    {
                        "polarity": "ConformPolarity", 
                        "dest_io_apic_id": 1, 
                        "name": "base_entries22", 
                        "interrupt_type": "INT", 
                        "trigger": "ConformTrigger", 
                        "eventq_index": 0, 
                        "source_bus_id": 1, 
                        "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                        "dest_io_apic_intin": 9, 
                        "path": "system.workload.intel_mp_table.base_entries22", 
                        "type": "X86IntelMPIOIntAssignment", 
                        "source_bus_irq": 9
                    }, 
                    {
                        "polarity": "ConformPolarity", 
                        "dest_io_apic_id": 1, 
                        "name": "base_entries23", 
                        "interrupt_type": "ExtInt", 
                        "trigger": "ConformTrigger", 
                        "eventq_index": 0, 
                        "source_bus_id": 1, 
                        "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                        "dest_io_apic_intin": 0, 
                        "path": "system.workload.intel_mp_table.base_entries23", 
                        "type": "X86IntelMPIOIntAssignment", 
                        "source_bus_irq": 10
                    }, 
                    {
                        "polarity": "ConformPolarity", 
                        "dest_io_apic_id": 1, 
                        "name": "base_entries24", 
                        "interrupt_type": "INT", 
                        "trigger": "ConformTrigger", 
                        "eventq_index": 0, 
                        "source_bus_id": 1, 
                        "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                        "dest_io_apic_intin": 10, 
                        "path": "system.workload.intel_mp_table.base_entries24", 
                        "type": "X86IntelMPIOIntAssignment", 
                        "source_bus_irq": 10
                    }, 
                    {
                        "polarity": "ConformPolarity", 
                        "dest_io_apic_id": 1, 
                        "name": "base_entries25", 
                        "interrupt_type": "ExtInt", 
                        "trigger": "ConformTrigger", 
                        "eventq_index": 0, 
                        "source_bus_id": 1, 
                        "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                        "dest_io_apic_intin": 0, 
                        "path": "system.workload.intel_mp_table.base_entries25", 
                        "type": "X86IntelMPIOIntAssignment", 
                        "source_bus_irq": 11
                    }, 
                    {
                        "polarity": "ConformPolarity", 
                        "dest_io_apic_id": 1, 
                        "name": "base_entries26", 
                        "interrupt_type": "INT", 
                        "trigger": "ConformTrigger", 
                        "eventq_index": 0, 
                        "source_bus_id": 1, 
                        "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                        "dest_io_apic_intin": 11, 
                        "path": "system.workload.intel_mp_table.base_entries26", 
                        "type": "X86IntelMPIOIntAssignment", 
                        "source_bus_irq": 11
                    }, 
                    {
                        "polarity": "ConformPolarity", 
                        "dest_io_apic_id": 1, 
                        "name": "base_entries27", 
                        "interrupt_type": "ExtInt", 
                        "trigger": "ConformTrigger", 
                        "eventq_index": 0, 
                        "source_bus_id": 1, 
                        "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                        "dest_io_apic_intin": 0, 
                        "path": "system.workload.intel_mp_table.base_entries27", 
                        "type": "X86IntelMPIOIntAssignment", 
                        "source_bus_irq": 12
                    }, 
                    {
                        "polarity": "ConformPolarity", 
                        "dest_io_apic_id": 1, 
                        "name": "base_entries28", 
                        "interrupt_type": "INT", 
                        "trigger": "ConformTrigger", 
                        "eventq_index": 0, 
                        "source_bus_id": 1, 
                        "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                        "dest_io_apic_intin": 12, 
                        "path": "system.workload.intel_mp_table.base_entries28", 
                        "type": "X86IntelMPIOIntAssignment", 
                        "source_bus_irq": 12
                    }, 
                    {
                        "polarity": "ConformPolarity", 
                        "dest_io_apic_id": 1, 
                        "name": "base_entries29", 
                        "interrupt_type": "ExtInt", 
                        "trigger": "ConformTrigger", 
                        "eventq_index": 0, 
                        "source_bus_id": 1, 
                        "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                        "dest_io_apic_intin": 0, 
                        "path": "system.workload.intel_mp_table.base_entries29", 
                        "type": "X86IntelMPIOIntAssignment", 
                        "source_bus_irq": 13
                    }, 
                    {
                        "polarity": "ConformPolarity", 
                        "dest_io_apic_id": 1, 
                        "name": "base_entries30", 
                        "interrupt_type": "INT", 
                        "trigger": "ConformTrigger", 
                        "eventq_index": 0, 
                        "source_bus_id": 1, 
                        "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                        "dest_io_apic_intin": 13, 
                        "path": "system.workload.intel_mp_table.base_entries30", 
                        "type": "X86IntelMPIOIntAssignment", 
                        "source_bus_irq": 13
                    }, 
                    {
                        "polarity": "ConformPolarity", 
                        "dest_io_apic_id": 1, 
                        "name": "base_entries31", 
                        "interrupt_type": "ExtInt", 
                        "trigger": "ConformTrigger", 
                        "eventq_index": 0, 
                        "source_bus_id": 1, 
                        "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                        "dest_io_apic_intin": 0, 
                        "path": "system.workload.intel_mp_table.base_entries31", 
                        "type": "X86IntelMPIOIntAssignment", 
                        "source_bus_irq": 14
                    }, 
                    {
                        "polarity": "ConformPolarity", 
                        "dest_io_apic_id": 1, 
                        "name": "base_entries32", 
                        "interrupt_type": "INT", 
                        "trigger": "ConformTrigger", 
                        "eventq_index": 0, 
                        "source_bus_id": 1, 
                        "cxx_class": "X86ISA::IntelMP::IOIntAssignment", 
                        "dest_io_apic_intin": 14, 
                        "path": "system.workload.intel_mp_table.base_entries32", 
                        "type": "X86IntelMPIOIntAssignment", 
                        "source_bus_irq": 14
                    }
                ], 
                "cxx_class": "X86ISA::IntelMP::ConfigTable", 
                "path": "system.workload.intel_mp_table", 
                "type": "X86IntelMPConfigTable", 
                "local_apic": 4276092928, 
                "oem_table_size": 0, 
                "product_id": ""
            }, 
            "extras": [], 
            "eventq_index": 0, 
            "e820_table": {
                "name": "e820_table", 
                "cxx_class": "X86ISA::E820Table", 
                "eventq_index": 0, 
                "entries": [
                    {
                        "addr": 0, 
                        "range_type": 1, 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::E820Entry", 
                        "path": "system.workload.e820_table.entries0", 
                        "size": 654336, 
                        "type": "X86E820Entry", 
                        "name": "entries0"
                    }, 
                    {
                        "addr": 654336, 
                        "range_type": 2, 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::E820Entry", 
                        "path": "system.workload.e820_table.entries1", 
                        "size": 394240, 
                        "type": "X86E820Entry", 
                        "name": "entries1"
                    }, 
                    {
                        "addr": 1048576, 
                        "range_type": 1, 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::E820Entry", 
                        "path": "system.workload.e820_table.entries2", 
                        "size": 535822336, 
                        "type": "X86E820Entry", 
                        "name": "entries2"
                    }, 
                    {
                        "addr": 536870912, 
                        "range_type": 2, 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::E820Entry", 
                        "path": "system.workload.e820_table.entries3", 
                        "size": 2684354560, 
                        "type": "X86E820Entry", 
                        "name": "entries3"
                    }, 
                    {
                        "addr": 4294901760, 
                        "range_type": 2, 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::E820Entry", 
                        "path": "system.workload.e820_table.entries4", 
                        "size": 65536, 
                        "type": "X86E820Entry", 
                        "name": "entries4"
                    }
                ], 
                "path": "system.workload.e820_table", 
                "type": "X86E820Table"
            }, 
            "cxx_class": "X86ISA::FsLinux", 
            "path": "system.workload", 
            "type": "X86FsLinux"
        }, 
        "work_cpus_ckpt_count": 0, 
        "readfile": "", 
        "path": "system", 
        "cpu_clk_domain": {
            "name": "cpu_clk_domain", 
            "clock": [
                500
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "system.cpu_voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.cpu_clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "tol2bus": {
            "point_of_coherency": false, 
            "system": "system", 
            "response_latency": 1, 
            "cxx_class": "CoherentXBar", 
            "max_routing_table_size": 512, 
            "forward_latency": 0, 
            "clk_domain": "system.cpu_clk_domain", 
            "max_outstanding_snoops": 512, 
            "point_of_unification": true, 
            "width": 32, 
            "master": {
                "peer": [
                    "system.l2.cpu_side"
                ], 
                "is_source": "True", 
                "role": "GEM5 REQUESTER"
            }, 
            "power_state": {
                "default_state": "UNDEFINED", 
                "name": "power_state", 
                "possible_states": [], 
                "clk_gate_min": 1000, 
                "clk_gate_bins": 20, 
                "eventq_index": 0, 
                "clk_gate_max": 1000000000000, 
                "cxx_class": "PowerState", 
                "path": "system.tol2bus.power_state", 
                "type": "PowerState", 
                "leaders": []
            }, 
            "eventq_index": 0, 
            "type": "CoherentXBar", 
            "frontend_latency": 1, 
            "slave": {
                "peer": [
                    "system.cpu.icache.mem_side", 
                    "system.cpu.dcache.mem_side", 
                    "system.cpu.itb_walker_cache.mem_side", 
                    "system.cpu.dtb_walker_cache.mem_side"
                ], 
                "is_source": "False", 
                "role": "GEM5 RESPONDER"
            }, 
            "snoop_filter": {
                "name": "snoop_filter", 
                "system": "system", 
                "max_capacity": 8388608, 
                "eventq_index": 0, 
                "cxx_class": "SnoopFilter", 
                "path": "system.tol2bus.snoop_filter", 
                "type": "SnoopFilter", 
                "lookup_latency": 0
            }, 
            "power_model": [], 
            "path": "system.tol2bus", 
            "snoop_response_latency": 1, 
            "name": "tol2bus", 
            "use_default_range": false
        }, 
        "iocache": {
            "replacement_policy": {
                "eventq_index": 0, 
                "path": "system.iocache.replacement_policy", 
                "type": "LRURP", 
                "name": "replacement_policy", 
                "cxx_class": "LRURP"
            }, 
            "cpu_side": {
                "peer": "system.iobus.master[18]", 
                "is_source": "False", 
                "role": "GEM5 RESPONDER"
            }, 
            "clusivity": "mostly_incl", 
            "prefetcher": null, 
            "system": "system", 
            "write_buffers": 8, 
            "response_latency": 50, 
            "cxx_class": "Cache", 
            "write_allocator": null, 
            "size": 1024, 
            "clk_domain": "system.clk_domain", 
            "max_miss_count": 0, 
            "eventq_index": 0, 
            "power_state": {
                "default_state": "UNDEFINED", 
                "name": "power_state", 
                "possible_states": [], 
                "clk_gate_min": 1000, 
                "clk_gate_bins": 20, 
                "eventq_index": 0, 
                "clk_gate_max": 1000000000000, 
                "cxx_class": "PowerState", 
                "path": "system.iocache.power_state", 
                "type": "PowerState", 
                "leaders": []
            }, 
            "mem_side": {
                "peer": "system.membus.slave[2]", 
                "is_source": "True", 
                "role": "GEM5 REQUESTER"
            }, 
            "mshrs": 20, 
            "writeback_clean": false, 
            "tags": {
                "tag_latency": 50, 
                "replacement_policy": "system.iocache.replacement_policy", 
                "name": "tags", 
                "eventq_index": 0, 
                "warmup_percentage": 0, 
                "clk_domain": "system.clk_domain", 
                "indexing_policy": {
                    "name": "indexing_policy", 
                    "eventq_index": 0, 
                    "assoc": 8, 
                    "cxx_class": "SetAssociative", 
                    "path": "system.iocache.tags.indexing_policy", 
                    "entry_size": 64, 
                    "type": "SetAssociative", 
                    "size": 1024
                }, 
                "system": "system", 
                "sequential_access": false, 
                "assoc": 8, 
                "power_model": [], 
                "power_state": {
                    "default_state": "UNDEFINED", 
                    "name": "power_state", 
                    "possible_states": [], 
                    "clk_gate_min": 1000, 
                    "clk_gate_bins": 20, 
                    "eventq_index": 0, 
                    "clk_gate_max": 1000000000000, 
                    "cxx_class": "PowerState", 
                    "path": "system.iocache.tags.power_state", 
                    "type": "PowerState", 
                    "leaders": []
                }, 
                "cxx_class": "BaseSetAssoc", 
                "path": "system.iocache.tags", 
                "entry_size": 64, 
                "block_size": 64, 
                "type": "BaseSetAssoc", 
                "size": 1024
            }, 
            "tgts_per_mshr": 12, 
            "demand_mshr_reserve": 1, 
            "power_model": [], 
            "compressor": null, 
            "is_read_only": false, 
            "warmup_percentage": 0, 
            "prefetch_on_access": false, 
            "path": "system.iocache", 
            "data_latency": 50, 
            "tag_latency": 50, 
            "name": "iocache", 
            "addr_ranges": [
                "0:536870912"
            ], 
            "type": "Cache", 
            "sequential_access": false, 
            "assoc": 8
        }, 
        "mem_mode": "atomic", 
        "name": "system", 
        "init_param": 0, 
        "switch_cpus": [
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "power_state": {
                            "default_state": "UNDEFINED", 
                            "name": "power_state", 
                            "possible_states": [], 
                            "clk_gate_min": 1000, 
                            "clk_gate_bins": 20, 
                            "eventq_index": 0, 
                            "clk_gate_max": 1000000000000, 
                            "cxx_class": "PowerState", 
                            "path": "system.switch_cpus.itb.walker.power_state", 
                            "type": "PowerState", 
                            "leaders": []
                        }, 
                        "cxx_class": "X86ISA::Walker", 
                        "path": "system.switch_cpus.itb.walker", 
                        "type": "X86PagetableWalker", 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.switch_cpus.itb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "fetchWidth": 8, 
                "cpu_id": 0, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "power_state": {
                    "default_state": "UNDEFINED", 
                    "name": "power_state", 
                    "possible_states": [
                        "ON", 
                        "CLK_GATED", 
                        "OFF"
                    ], 
                    "clk_gate_min": 1000, 
                    "clk_gate_bins": 20, 
                    "eventq_index": 0, 
                    "clk_gate_max": 1000000000000, 
                    "cxx_class": "PowerState", 
                    "path": "system.switch_cpus.power_state", 
                    "type": "PowerState", 
                    "leaders": []
                }, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": true, 
                "smtIQThreshold": 100, 
                "workload": [], 
                "name": "switch_cpus", 
                "SSITSize": 1024, 
                "activity": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.switch_cpus.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "syscallRetryLatency": 10000, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMultAcc", 
                                    "opLat": 5, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMisc", 
                                    "opLat": 3, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList3", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList3.opList3", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList4", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList3.opList4", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList4.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList4.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdDiv", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList20", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList20", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList21", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList21", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceAlu", 
                                    "opLat": 1, 
                                    "name": "opList22", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList22", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList23", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList23", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceAdd", 
                                    "opLat": 1, 
                                    "name": "opList24", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList24", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatReduceCmp", 
                                    "opLat": 1, 
                                    "name": "opList25", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList25", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "SimdPredAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList8.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList8.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemRead", 
                                    "opLat": 1, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList8.opList2", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatMemWrite", 
                                    "opLat": 1, 
                                    "name": "opList3", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList8.opList3", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList8", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList9.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList9", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList9", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.switch_cpus.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "path": "system.switch_cpus", 
                "numRobs": 1, 
                "switched_out": true, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "wait_for_remote_gdb": false, 
                "cacheStorePorts": 200, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "indirectBranchPred": {
                        "indirectSets": 256, 
                        "indirectWays": 2, 
                        "name": "indirectBranchPred", 
                        "numThreads": 1, 
                        "indirectHashTargets": true, 
                        "instShiftAmt": 2, 
                        "indirectHashGHR": true, 
                        "indirectTagSize": 16, 
                        "eventq_index": 0, 
                        "cxx_class": "SimpleIndirectPredictor", 
                        "indirectGHRBits": 13, 
                        "path": "system.switch_cpus.branchPred.indirectBranchPred", 
                        "type": "SimpleIndirectPredictor", 
                        "indirectPathLength": 3
                    }, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.switch_cpus.branchPred", 
                    "localPredictorSize": 2048, 
                    "localHistoryTableSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    "system.cpu.isa"
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "numPhysVecRegs": 256, 
                "interrupts": [], 
                "numPhysVecPredRegs": 32, 
                "cacheLoadPorts": 200, 
                "smtCommitPolicy": "RoundRobin", 
                "power_gating_on_idle": false, 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "power_state": {
                            "default_state": "UNDEFINED", 
                            "name": "power_state", 
                            "possible_states": [], 
                            "clk_gate_min": 1000, 
                            "clk_gate_bins": 20, 
                            "eventq_index": 0, 
                            "clk_gate_max": 1000000000000, 
                            "cxx_class": "PowerState", 
                            "path": "system.switch_cpus.dtb.walker.power_state", 
                            "type": "PowerState", 
                            "leaders": []
                        }, 
                        "cxx_class": "X86ISA::Walker", 
                        "path": "system.switch_cpus.dtb.walker", 
                        "type": "X86PagetableWalker", 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.switch_cpus.dtb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "pwr_gating_latency": 300, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 1280, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }
        ], 
        "cpu": [
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "power_state": {
                            "default_state": "UNDEFINED", 
                            "name": "power_state", 
                            "possible_states": [], 
                            "clk_gate_min": 1000, 
                            "clk_gate_bins": 20, 
                            "eventq_index": 0, 
                            "clk_gate_max": 1000000000000, 
                            "cxx_class": "PowerState", 
                            "path": "system.cpu.itb.walker.power_state", 
                            "type": "PowerState", 
                            "leaders": []
                        }, 
                        "cxx_class": "X86ISA::Walker", 
                        "path": "system.cpu.itb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.cpu.itb_walker_cache.cpu_side", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu.itb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "power_gating_on_idle": false, 
                "dtb_walker_cache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu.dtb_walker_cache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu.dtb.walker.port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 1024, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "power_state": {
                        "default_state": "UNDEFINED", 
                        "name": "power_state", 
                        "possible_states": [], 
                        "clk_gate_min": 1000, 
                        "clk_gate_bins": 20, 
                        "eventq_index": 0, 
                        "clk_gate_max": 1000000000000, 
                        "cxx_class": "PowerState", 
                        "path": "system.cpu.dtb_walker_cache.power_state", 
                        "type": "PowerState", 
                        "leaders": []
                    }, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[3]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 10, 
                    "writeback_clean": false, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu.dtb_walker_cache.replacement_policy", 
                        "name": "tags", 
                        "eventq_index": 0, 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 2, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu.dtb_walker_cache.tags.indexing_policy", 
                            "entry_size": 64, 
                            "type": "SetAssociative", 
                            "size": 1024
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "power_model": [], 
                        "power_state": {
                            "default_state": "UNDEFINED", 
                            "name": "power_state", 
                            "possible_states": [], 
                            "clk_gate_min": 1000, 
                            "clk_gate_bins": 20, 
                            "eventq_index": 0, 
                            "clk_gate_max": 1000000000000, 
                            "cxx_class": "PowerState", 
                            "path": "system.cpu.dtb_walker_cache.tags.power_state", 
                            "type": "PowerState", 
                            "leaders": []
                        }, 
                        "cxx_class": "BaseSetAssoc", 
                        "path": "system.cpu.dtb_walker_cache.tags", 
                        "entry_size": 64, 
                        "block_size": 64, 
                        "type": "BaseSetAssoc", 
                        "size": 1024
                    }, 
                    "tgts_per_mshr": 12, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": false, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu.dtb_walker_cache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "dtb_walker_cache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "type": "Cache", 
                    "sequential_access": false, 
                    "assoc": 2
                }, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "system": "system", 
                "itb_walker_cache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu.itb_walker_cache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu.itb.walker.port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 1024, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "power_state": {
                        "default_state": "UNDEFINED", 
                        "name": "power_state", 
                        "possible_states": [], 
                        "clk_gate_min": 1000, 
                        "clk_gate_bins": 20, 
                        "eventq_index": 0, 
                        "clk_gate_max": 1000000000000, 
                        "cxx_class": "PowerState", 
                        "path": "system.cpu.itb_walker_cache.power_state", 
                        "type": "PowerState", 
                        "leaders": []
                    }, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[2]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 10, 
                    "writeback_clean": false, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu.itb_walker_cache.replacement_policy", 
                        "name": "tags", 
                        "eventq_index": 0, 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 2, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu.itb_walker_cache.tags.indexing_policy", 
                            "entry_size": 64, 
                            "type": "SetAssociative", 
                            "size": 1024
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "power_model": [], 
                        "power_state": {
                            "default_state": "UNDEFINED", 
                            "name": "power_state", 
                            "possible_states": [], 
                            "clk_gate_min": 1000, 
                            "clk_gate_bins": 20, 
                            "eventq_index": 0, 
                            "clk_gate_max": 1000000000000, 
                            "cxx_class": "PowerState", 
                            "path": "system.cpu.itb_walker_cache.tags.power_state", 
                            "type": "PowerState", 
                            "leaders": []
                        }, 
                        "cxx_class": "BaseSetAssoc", 
                        "path": "system.cpu.itb_walker_cache.tags", 
                        "entry_size": 64, 
                        "block_size": 64, 
                        "type": "BaseSetAssoc", 
                        "size": 1024
                    }, 
                    "tgts_per_mshr": 12, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": false, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu.itb_walker_cache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "itb_walker_cache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "type": "Cache", 
                    "sequential_access": false, 
                    "assoc": 2
                }, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 0, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "power_state": {
                    "default_state": "UNDEFINED", 
                    "name": "power_state", 
                    "possible_states": [
                        "ON", 
                        "CLK_GATED", 
                        "OFF"
                    ], 
                    "clk_gate_min": 1000, 
                    "clk_gate_bins": 20, 
                    "eventq_index": 0, 
                    "clk_gate_max": 1000000000000, 
                    "cxx_class": "PowerState", 
                    "path": "system.cpu.power_state", 
                    "type": "PowerState", 
                    "leaders": []
                }, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu.icache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "icache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu.icache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu.icache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 32768, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "power_state": {
                        "default_state": "UNDEFINED", 
                        "name": "power_state", 
                        "possible_states": [], 
                        "clk_gate_min": 1000, 
                        "clk_gate_bins": 20, 
                        "eventq_index": 0, 
                        "clk_gate_max": 1000000000000, 
                        "cxx_class": "PowerState", 
                        "path": "system.cpu.icache.power_state", 
                        "type": "PowerState", 
                        "leaders": []
                    }, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[0]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": true, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu.icache.replacement_policy", 
                        "name": "tags", 
                        "eventq_index": 0, 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 2, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu.icache.tags.indexing_policy", 
                            "entry_size": 64, 
                            "type": "SetAssociative", 
                            "size": 32768
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "power_model": [], 
                        "power_state": {
                            "default_state": "UNDEFINED", 
                            "name": "power_state", 
                            "possible_states": [], 
                            "clk_gate_min": 1000, 
                            "clk_gate_bins": 20, 
                            "eventq_index": 0, 
                            "clk_gate_max": 1000000000000, 
                            "cxx_class": "PowerState", 
                            "path": "system.cpu.icache.tags.power_state", 
                            "type": "PowerState", 
                            "leaders": []
                        }, 
                        "cxx_class": "BaseSetAssoc", 
                        "path": "system.cpu.icache.tags", 
                        "entry_size": 64, 
                        "block_size": 64, 
                        "type": "BaseSetAssoc", 
                        "size": 32768
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": true, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu.icache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "icache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "type": "Cache", 
                    "sequential_access": false, 
                    "assoc": 2
                }, 
                "syscallRetryLatency": 10000, 
                "interrupts": [
                    {
                        "int_master": {
                            "peer": "system.membus.slave[4]", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "name": "interrupts", 
                        "pio": {
                            "peer": "system.membus.master[1]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "int_slave": {
                            "peer": "system.membus.master[2]", 
                            "is_source": "False", 
                            "role": "GEM5 RESPONDER"
                        }, 
                        "pio_latency": 100000, 
                        "clk_domain": {
                            "name": "clk_domain", 
                            "clk_domain": "system.cpu_clk_domain", 
                            "eventq_index": 0, 
                            "cxx_class": "DerivedClockDomain", 
                            "path": "system.cpu.interrupts.clk_domain", 
                            "type": "DerivedClockDomain", 
                            "clk_divider": 16
                        }, 
                        "system": "system", 
                        "int_latency": 1000, 
                        "eventq_index": 0, 
                        "cxx_class": "X86ISA::Interrupts", 
                        "path": "system.cpu.interrupts", 
                        "type": "X86LocalApic"
                    }
                ], 
                "dcache_port": {
                    "peer": "system.cpu.dcache.cpu_side", 
                    "is_source": "True", 
                    "role": "GEM5 REQUESTER"
                }, 
                "socket_id": 0, 
                "power_model": [], 
                "max_insts_all_threads": 0, 
                "simulate_data_stalls": false, 
                "path": "system.cpu", 
                "pwr_gating_latency": 300, 
                "switched_out": false, 
                "workload": [], 
                "name": "cpu", 
                "wait_for_remote_gdb": false, 
                "dtb": {
                    "name": "dtb", 
                    "system": "system", 
                    "eventq_index": 0, 
                    "cxx_class": "X86ISA::TLB", 
                    "walker": {
                        "name": "walker", 
                        "clk_domain": "system.cpu_clk_domain", 
                        "power_model": [], 
                        "system": "system", 
                        "eventq_index": 0, 
                        "power_state": {
                            "default_state": "UNDEFINED", 
                            "name": "power_state", 
                            "possible_states": [], 
                            "clk_gate_min": 1000, 
                            "clk_gate_bins": 20, 
                            "eventq_index": 0, 
                            "clk_gate_max": 1000000000000, 
                            "cxx_class": "PowerState", 
                            "path": "system.cpu.dtb.walker.power_state", 
                            "type": "PowerState", 
                            "leaders": []
                        }, 
                        "cxx_class": "X86ISA::Walker", 
                        "path": "system.cpu.dtb.walker", 
                        "type": "X86PagetableWalker", 
                        "port": {
                            "peer": "system.cpu.dtb_walker_cache.cpu_side", 
                            "is_source": "True", 
                            "role": "GEM5 REQUESTER"
                        }, 
                        "num_squash_per_cycle": 4
                    }, 
                    "path": "system.cpu.dtb", 
                    "type": "X86TLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 0, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "dcache": {
                    "replacement_policy": {
                        "eventq_index": 0, 
                        "path": "system.cpu.dcache.replacement_policy", 
                        "type": "LRURP", 
                        "name": "replacement_policy", 
                        "cxx_class": "LRURP"
                    }, 
                    "cpu_side": {
                        "peer": "system.cpu.dcache_port", 
                        "is_source": "False", 
                        "role": "GEM5 RESPONDER"
                    }, 
                    "clusivity": "mostly_incl", 
                    "prefetcher": null, 
                    "system": "system", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "Cache", 
                    "write_allocator": null, 
                    "size": 65536, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "power_state": {
                        "default_state": "UNDEFINED", 
                        "name": "power_state", 
                        "possible_states": [], 
                        "clk_gate_min": 1000, 
                        "clk_gate_bins": 20, 
                        "eventq_index": 0, 
                        "clk_gate_max": 1000000000000, 
                        "cxx_class": "PowerState", 
                        "path": "system.cpu.dcache.power_state", 
                        "type": "PowerState", 
                        "leaders": []
                    }, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[1]", 
                        "is_source": "True", 
                        "role": "GEM5 REQUESTER"
                    }, 
                    "mshrs": 4, 
                    "writeback_clean": false, 
                    "tags": {
                        "tag_latency": 2, 
                        "replacement_policy": "system.cpu.dcache.replacement_policy", 
                        "name": "tags", 
                        "eventq_index": 0, 
                        "warmup_percentage": 0, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "indexing_policy": {
                            "name": "indexing_policy", 
                            "eventq_index": 0, 
                            "assoc": 2, 
                            "cxx_class": "SetAssociative", 
                            "path": "system.cpu.dcache.tags.indexing_policy", 
                            "entry_size": 64, 
                            "type": "SetAssociative", 
                            "size": 65536
                        }, 
                        "system": "system", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "power_model": [], 
                        "power_state": {
                            "default_state": "UNDEFINED", 
                            "name": "power_state", 
                            "possible_states": [], 
                            "clk_gate_min": 1000, 
                            "clk_gate_bins": 20, 
                            "eventq_index": 0, 
                            "clk_gate_max": 1000000000000, 
                            "cxx_class": "PowerState", 
                            "path": "system.cpu.dcache.tags.power_state", 
                            "type": "PowerState", 
                            "leaders": []
                        }, 
                        "cxx_class": "BaseSetAssoc", 
                        "path": "system.cpu.dcache.tags", 
                        "entry_size": 64, 
                        "block_size": 64, 
                        "type": "BaseSetAssoc", 
                        "size": 65536
                    }, 
                    "tgts_per_mshr": 20, 
                    "demand_mshr_reserve": 1, 
                    "power_model": [], 
                    "compressor": null, 
                    "is_read_only": false, 
                    "warmup_percentage": 0, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu.dcache", 
                    "data_latency": 2, 
                    "tag_latency": 2, 
                    "name": "dcache", 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "type": "Cache", 
                    "sequential_access": false, 
                    "assoc": 2
                }, 
                "isa": [
                    {
                        "eventq_index": 0, 
                        "path": "system.cpu.isa", 
                        "type": "X86ISA", 
                        "name": "isa", 
                        "cxx_class": "X86ISA::ISA"
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }
        ], 
        "intrctrl": {
            "name": "intrctrl", 
            "sys": "system", 
            "eventq_index": 0, 
            "cxx_class": "IntrControl", 
            "path": "system.intrctrl", 
            "type": "IntrControl"
        }, 
        "multi_thread": false, 
        "l2": {
            "replacement_policy": {
                "eventq_index": 0, 
                "path": "system.l2.replacement_policy", 
                "type": "LRURP", 
                "name": "replacement_policy", 
                "cxx_class": "LRURP"
            }, 
            "cpu_side": {
                "peer": "system.tol2bus.master[0]", 
                "is_source": "False", 
                "role": "GEM5 RESPONDER"
            }, 
            "clusivity": "mostly_incl", 
            "prefetcher": null, 
            "system": "system", 
            "write_buffers": 8, 
            "response_latency": 20, 
            "cxx_class": "Cache", 
            "write_allocator": null, 
            "size": 2097152, 
            "clk_domain": "system.cpu_clk_domain", 
            "max_miss_count": 0, 
            "eventq_index": 0, 
            "power_state": {
                "default_state": "UNDEFINED", 
                "name": "power_state", 
                "possible_states": [], 
                "clk_gate_min": 1000, 
                "clk_gate_bins": 20, 
                "eventq_index": 0, 
                "clk_gate_max": 1000000000000, 
                "cxx_class": "PowerState", 
                "path": "system.l2.power_state", 
                "type": "PowerState", 
                "leaders": []
            }, 
            "mem_side": {
                "peer": "system.membus.slave[3]", 
                "is_source": "True", 
                "role": "GEM5 REQUESTER"
            }, 
            "mshrs": 20, 
            "writeback_clean": false, 
            "tags": {
                "tag_latency": 20, 
                "replacement_policy": "system.l2.replacement_policy", 
                "name": "tags", 
                "eventq_index": 0, 
                "warmup_percentage": 0, 
                "clk_domain": "system.cpu_clk_domain", 
                "indexing_policy": {
                    "name": "indexing_policy", 
                    "eventq_index": 0, 
                    "assoc": 8, 
                    "cxx_class": "SetAssociative", 
                    "path": "system.l2.tags.indexing_policy", 
                    "entry_size": 64, 
                    "type": "SetAssociative", 
                    "size": 2097152
                }, 
                "system": "system", 
                "sequential_access": false, 
                "assoc": 8, 
                "power_model": [], 
                "power_state": {
                    "default_state": "UNDEFINED", 
                    "name": "power_state", 
                    "possible_states": [], 
                    "clk_gate_min": 1000, 
                    "clk_gate_bins": 20, 
                    "eventq_index": 0, 
                    "clk_gate_max": 1000000000000, 
                    "cxx_class": "PowerState", 
                    "path": "system.l2.tags.power_state", 
                    "type": "PowerState", 
                    "leaders": []
                }, 
                "cxx_class": "BaseSetAssoc", 
                "path": "system.l2.tags", 
                "entry_size": 64, 
                "block_size": 64, 
                "type": "BaseSetAssoc", 
                "size": 2097152
            }, 
            "tgts_per_mshr": 12, 
            "demand_mshr_reserve": 1, 
            "power_model": [], 
            "compressor": null, 
            "is_read_only": false, 
            "warmup_percentage": 0, 
            "prefetch_on_access": false, 
            "path": "system.l2", 
            "data_latency": 20, 
            "tag_latency": 20, 
            "name": "l2", 
            "addr_ranges": [
                "0:18446744073709551615"
            ], 
            "type": "Cache", 
            "sequential_access": false, 
            "assoc": 8
        }, 
        "cpu_voltage_domain": {
            "name": "cpu_voltage_domain", 
            "eventq_index": 0, 
            "voltage": [
                1.0
            ], 
            "cxx_class": "VoltageDomain", 
            "path": "system.cpu_voltage_domain", 
            "type": "VoltageDomain"
        }, 
        "mem_ctrls": [
            {
                "tBURST_MAX": 5000, 
                "dll": true, 
                "tBURST_MIN": 5000, 
                "max_accesses_per_row": 16, 
                "power_state": {
                    "default_state": "UNDEFINED", 
                    "name": "power_state", 
                    "possible_states": [], 
                    "clk_gate_min": 1000, 
                    "clk_gate_bins": 20, 
                    "eventq_index": 0, 
                    "clk_gate_max": 1000000000000, 
                    "cxx_class": "PowerState", 
                    "path": "system.mem_ctrls.power_state", 
                    "type": "PowerState", 
                    "leaders": []
                }, 
                "IDD62": 0.0, 
                "tCCD_L": 0, 
                "IDD2P1": 0.032, 
                "IDD2P0": 0.0, 
                "IDD4W2": 0.0, 
                "tCS": 2500, 
                "power_model": [], 
                "qos_priority_escalation": false, 
                "tCL": 13750, 
                "tCK": 1250, 
                "tBURST": 5000, 
                "image_file": "", 
                "IDD3P0": 0.0, 
                "IDD3P1": 0.038, 
                "name": "mem_ctrls", 
                "device_size": 536870912, 
                "tREFI": 7800000, 
                "qos_policy": null, 
                "tXPDLL": 0, 
                "tRFC": 260000, 
                "qos_priorities": 1, 
                "IDD52": 0.0, 
                "write_low_thresh_perc": 50, 
                "write_buffer_size": 64, 
                "VDD": 1.5, 
                "write_high_thresh_perc": 85, 
                "IDD2N2": 0.0, 
                "port": {
                    "peer": "system.membus.master[3]", 
                    "is_source": "False", 
                    "role": "GEM5 RESPONDER"
                }, 
                "IDD4R": 0.157, 
                "IDD4W": 0.125, 
                "tWR": 15000, 
                "banks_per_rank": 8, 
                "tXAW": 30000, 
                "qos_masters": [
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    "", 
                    ""
                ], 
                "ranks_per_channel": 2, 
                "qos_q_policy": "fifo", 
                "tRAS": 35000, 
                "static_frontend_latency": 10000, 
                "devices_per_rank": 8, 
                "tWTR_L": 7500, 
                "range": "0:536870912", 
                "mem_sched_policy": "frfcfs", 
                "IDD2P12": 0.0, 
                "device_rowbuffer_size": 1024, 
                "activation_limit": 4, 
                "tWTR": 7500, 
                "enable_dram_powerdown": false, 
                "qos_syncro_scheduler": false, 
                "path": "system.mem_ctrls", 
                "bank_groups_per_rank": 0, 
                "tPPD": 0, 
                "IDD2N": 0.032, 
                "qos_turnaround_policy": null, 
                "in_addr_map": true, 
                "tRTW": 2500, 
                "burst_length": 8, 
                "tRTP": 7500, 
                "eventq_index": 0, 
                "IDD2P02": 0.0, 
                "addr_mapping": "RoRaBaCoCh", 
                "type": "DRAMCtrl", 
                "IDD3P02": 0.0, 
                "tAAD": 1250, 
                "static_backend_latency": 10000, 
                "beats_per_clock": 2, 
                "conf_table_reported": true, 
                "tXS": 270000, 
                "tXP": 6000, 
                "IDD3N": 0.038, 
                "tCCD_L_WR": 0, 
                "kvm_map": true, 
                "VDD2": 0.0, 
                "data_clock_sync": false, 
                "IDD3P12": 0.0, 
                "IDD3N2": 0.0, 
                "two_cycle_activate": false, 
                "device_bus_width": 8, 
                "cxx_class": "DRAMCtrl", 
                "null": false, 
                "tRRD_L": 0, 
                "tRRD": 6000, 
                "clk_domain": "system.clk_domain", 
                "IDD6": 0.02, 
                "IDD5": 0.23500000000000001, 
                "tRCD": 13750, 
                "IDD0": 0.055, 
                "min_writes_per_switch": 16, 
                "IDD02": 0.0, 
                "page_policy": "open_adaptive", 
                "read_buffer_size": 32, 
                "IDD4R2": 0.0, 
                "tXSDLL": 0, 
                "tRP": 13750
            }
        ], 
        "exit_on_work_items": false, 
        "work_item_id": -1, 
        "num_work_ids": 16
    }, 
    "time_sync_period": 100000000000, 
    "eventq_index": 0, 
    "time_sync_spin_threshold": 100000000, 
    "cxx_class": "Root", 
    "path": "root", 
    "time_sync_enable": false, 
    "type": "Root", 
    "full_system": true
}