{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1525173510788 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1525173510788 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Test04_SDRAM 10CL006YU256C8G " "Selected device 10CL006YU256C8G for design \"Test04_SDRAM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1525173510834 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525173510881 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525173510881 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:u0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"pll:u0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:u0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1525173510928 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:u0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:u0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 330 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1525173510928 ""}  } { { "db/pll_altpll.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1525173510928 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1525173511037 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C8G " "Device 10CL010YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525173511178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256C8G " "Device 10CL016YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525173511178 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256C8G " "Device 10CL025YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525173511178 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1525173511178 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 7484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525173511178 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 7486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525173511178 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 7488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525173511178 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 7490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525173511178 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 7492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525173511178 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1525173511178 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1525173511178 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1525173511209 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_k9q1 " "Entity dcfifo_k9q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525173511866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525173511866 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525173511866 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525173511866 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525173511866 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525173511866 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1525173511866 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Test04_SDRAM.sdc " "Synopsys Design Constraints File file not found: 'Test04_SDRAM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1525173511881 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RW_Test:u2\|c_state\[0\] CLOCK_50 " "Register RW_Test:u2\|c_state\[0\] is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1525173511897 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1525173511897 "|Test04_SDRAM|CLOCK_50"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1525173511928 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1525173511928 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1525173511928 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1525173511928 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1525173511928 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1525173511928 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1525173511928 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525173511928 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525173511928 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1525173511928 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1525173511928 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Promoted node CLOCK_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "c10_altclkctrl:c10_altclkctrl_inst\|c10_altclkctrl_altclkctrl_0:altclkctrl_0\|c10_altclkctrl_altclkctrl_0_sub:c10_altclkctrl_altclkctrl_0_sub_component\|clkctrl1 Global Clock CLKCTRL_G2 " "Automatically promoted c10_altclkctrl:c10_altclkctrl_inst\|c10_altclkctrl_altclkctrl_0:altclkctrl_0\|c10_altclkctrl_altclkctrl_0_sub:c10_altclkctrl_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G2" {  } { { "c10_altclkctrl/synthesis/submodules/c10_altclkctrl_altclkctrl_0.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/c10_altclkctrl/synthesis/submodules/c10_altclkctrl_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525173512131 ""}  } { { "source/Test04_SDRAM.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/source/Test04_SDRAM.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 7470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525173512131 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:u0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:u0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525173512131 ""}  } { { "db/pll_altpll.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/db/pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525173512131 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:u0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:u0\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525173512131 ""}  } { { "db/pll_altpll.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/db/pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525173512131 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525173512131 ""}  } { { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 2450 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525173512131 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525173512131 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 5212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525173512131 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 5236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525173512131 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 3078 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525173512131 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525173512131 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 4068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525173512131 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1525173512569 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525173512585 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525173512585 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525173512585 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525173512600 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1525173512600 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1525173512600 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1525173512600 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1525173512710 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1525173512710 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1525173512710 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "pll:u0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 0 " "PLL \"pll:u0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] pll:u0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 driven by c10_altclkctrl:c10_altclkctrl_inst\|c10_altclkctrl_altclkctrl_0:altclkctrl_0\|c10_altclkctrl_altclkctrl_0_sub:c10_altclkctrl_altclkctrl_0_sub_component\|wire_clkctrl1_outclk which is OUTCLK output port of Clock control block type node c10_altclkctrl:c10_altclkctrl_inst\|c10_altclkctrl_altclkctrl_0:altclkctrl_0\|c10_altclkctrl_altclkctrl_0_sub:c10_altclkctrl_altclkctrl_0_sub_component\|clkctrl1 " "Input port INCLK\[0\] of node \"pll:u0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" is driven by c10_altclkctrl:c10_altclkctrl_inst\|c10_altclkctrl_altclkctrl_0:altclkctrl_0\|c10_altclkctrl_altclkctrl_0_sub:c10_altclkctrl_altclkctrl_0_sub_component\|wire_clkctrl1_outclk which is OUTCLK output port of Clock control block type node c10_altclkctrl:c10_altclkctrl_inst\|c10_altclkctrl_altclkctrl_0:altclkctrl_0\|c10_altclkctrl_altclkctrl_0_sub:c10_altclkctrl_altclkctrl_0_sub_component\|clkctrl1" {  } { { "db/pll_altpll.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/db/pll_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/pll.v" 104 0 0 } } { "source/Test04_SDRAM.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/source/Test04_SDRAM.v" 87 0 0 } } { "c10_altclkctrl/synthesis/submodules/c10_altclkctrl_altclkctrl_0.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/c10_altclkctrl/synthesis/submodules/c10_altclkctrl_altclkctrl_0.v" 46 -1 0 } } { "c10_altclkctrl/synthesis/submodules/c10_altclkctrl_altclkctrl_0.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/c10_altclkctrl/synthesis/submodules/c10_altclkctrl_altclkctrl_0.v" 113 0 0 } } { "c10_altclkctrl/synthesis/c10_altclkctrl.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/c10_altclkctrl/synthesis/c10_altclkctrl.v" 14 0 0 } } { "source/Test04_SDRAM.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/source/Test04_SDRAM.v" 92 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1525173512756 ""}  } { { "db/pll_altpll.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/db/pll_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/pll.v" 104 0 0 } } { "source/Test04_SDRAM.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/source/Test04_SDRAM.v" 87 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1525173512756 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:u0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "PLL \"pll:u0\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/db/pll_altpll.v" 47 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/pll.v" 104 0 0 } } { "source/Test04_SDRAM.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/source/Test04_SDRAM.v" 87 0 0 } } { "source/Test04_SDRAM.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/source/Test04_SDRAM.v" 14 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1525173512756 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525173512803 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1525173512819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1525173513491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525173513897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1525173513928 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1525173514444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525173514444 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1525173514944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1525173515882 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1525173515882 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1525173516022 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1525173516022 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1525173516022 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525173516038 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.46 " "Total time spent on timing analysis during the Fitter is 0.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1525173516210 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525173516241 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525173516538 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525173516538 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525173516944 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525173517585 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1525173517882 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "19 Cyclone 10 LP " "19 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL K5 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at K5" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "source/Test04_SDRAM.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/source/Test04_SDRAM.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525173517898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL L3 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "source/Test04_SDRAM.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/source/Test04_SDRAM.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525173517898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL L4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at L4" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "source/Test04_SDRAM.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/source/Test04_SDRAM.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525173517898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL K6 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at K6" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "source/Test04_SDRAM.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/source/Test04_SDRAM.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525173517898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "source/Test04_SDRAM.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/source/Test04_SDRAM.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525173517898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL M6 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at M6" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "source/Test04_SDRAM.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/source/Test04_SDRAM.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525173517898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL P3 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "source/Test04_SDRAM.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/source/Test04_SDRAM.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525173517898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL N5 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "source/Test04_SDRAM.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/source/Test04_SDRAM.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525173517898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL N2 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at N2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "source/Test04_SDRAM.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/source/Test04_SDRAM.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525173517898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL N1 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at N1" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "source/Test04_SDRAM.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/source/Test04_SDRAM.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525173517898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL L1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "source/Test04_SDRAM.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/source/Test04_SDRAM.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525173517898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL L2 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "source/Test04_SDRAM.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/source/Test04_SDRAM.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525173517898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL K1 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "source/Test04_SDRAM.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/source/Test04_SDRAM.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525173517898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL K2 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "source/Test04_SDRAM.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/source/Test04_SDRAM.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525173517898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL J1 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "source/Test04_SDRAM.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/source/Test04_SDRAM.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525173517898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL J2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "source/Test04_SDRAM.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/source/Test04_SDRAM.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525173517898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY 3.3-V LVTTL F3 " "Pin KEY uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { KEY } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY" } } } } { "source/Test04_SDRAM.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/source/Test04_SDRAM.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525173517898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET_N 3.3-V LVTTL J6 " "Pin RESET_N uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { RESET_N } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET_N" } } } } { "source/Test04_SDRAM.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/source/Test04_SDRAM.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525173517898 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL E1 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "source/Test04_SDRAM.v" "" { Text "E:/Altera/Cyclone_10/SW/Test04_SDRAM/source/Test04_SDRAM.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/Altera/Cyclone_10/SW/Test04_SDRAM/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1525173517898 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1525173517898 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Altera/Cyclone_10/SW/Test04_SDRAM/output_files/Test04_SDRAM.fit.smsg " "Generated suppressed messages file E:/Altera/Cyclone_10/SW/Test04_SDRAM/output_files/Test04_SDRAM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1525173518085 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1410 " "Peak virtual memory: 1410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525173519085 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 01 19:18:39 2018 " "Processing ended: Tue May 01 19:18:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525173519085 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525173519085 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525173519085 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1525173519085 ""}
