Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Oct 12 15:01:21 2025
| Host         : PooravKumar running 64-bit major release  (build 9200)
| Command      : report_methodology -file alu_top_methodology_drc_routed.rpt -pb alu_top_methodology_drc_routed.pb -rpx alu_top_methodology_drc_routed.rpx
| Design       : alu_top
| Device       : xc7a35tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 104
+-----------+----------+------------------------------------------+--------+
| Rule      | Severity | Description                              | Checks |
+-----------+----------+------------------------------------------+--------+
| TIMING-16 | Warning  | Large setup violation                    | 1      |
| XDCH-2    | Warning  | Same min and max delay values on IO port | 103    |
+-----------+----------+------------------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -2.166 ns between alu_out_reg[4]/C (clocked by sys_clk) and zero_flag (clocked by sys_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[0]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[10]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[11]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[12]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[13]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[14]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[15]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[16]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[17]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[18]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[19]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[1]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[20]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[21]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[22]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[23]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[24]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[25]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[26]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[27]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#21 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[28]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#22 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[29]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#23 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[2]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#24 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[30]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#25 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[31]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#26 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[3]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#27 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[4]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#28 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[5]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#29 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[6]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#30 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[7]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#31 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[8]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#32 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in0[9]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#33 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[0]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#34 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[10]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#35 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[11]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#36 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[12]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#37 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[13]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#38 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[14]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#39 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[15]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#40 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[16]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#41 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[17]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#42 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[18]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#43 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[19]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#44 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[1]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#45 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[20]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#46 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[21]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#47 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[22]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#48 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[23]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#49 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[24]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#50 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[25]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#51 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[26]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#52 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[27]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#53 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[28]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#54 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[29]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#55 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[2]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#56 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[30]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#57 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[31]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#58 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[3]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#59 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[4]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#60 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[5]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#61 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[6]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#62 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[7]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#63 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[8]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#64 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'alu_in1[9]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#65 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'clear' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#66 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'clk' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#67 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'control_signal[0]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#68 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'control_signal[1]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#69 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'control_signal[2]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#70 Warning
Same min and max delay values on IO port  
The same input delay of 1.000 ns has been defined on port 'control_signal[3]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_input_delay -clock sys_clk 1.000 [all_inputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 2)
Related violations: <none>

XDCH-2#71 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[0]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#72 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[10]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#73 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[11]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#74 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[12]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#75 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[13]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#76 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[14]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#77 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[15]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#78 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[16]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#79 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[17]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#80 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[18]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#81 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[19]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#82 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[1]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#83 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[20]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#84 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[21]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#85 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[22]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#86 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[23]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#87 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[24]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#88 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[25]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#89 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[26]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#90 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[27]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#91 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[28]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#92 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[29]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#93 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[2]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#94 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[30]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#95 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[31]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#96 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[3]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#97 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[4]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#98 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[5]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#99 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[6]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#100 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[7]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#101 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[8]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#102 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'alu_out[9]' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>

XDCH-2#103 Warning
Same min and max delay values on IO port  
The same output delay of 1.000 ns has been defined on port 'zero_flag' relative to clock sys_clk for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk 1.000 [all_outputs]
C:/Users/poora/Desktop/ALU_Comparison_PBL_Project/AREA_MODIFIED_ALU/AREA_MODIFIED_ALU.srcs/constrs_1/new/area_constraints.xdc (Line: 3)
Related violations: <none>


