// Seed: 2950102591
module module_0 ();
  wire id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wand  id_0,
    input  wor   id_1,
    output wor   id_2,
    output logic id_3
);
  initial id_3 <= 1'b0;
  not primCall (id_0, id_1);
  module_0 modCall_1 ();
endmodule
module module_0 #(
    parameter id_13 = 32'd8,
    parameter id_3  = 32'd95,
    parameter id_4  = 32'd99,
    parameter id_8  = 32'd62
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire _id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire _id_4;
  input wire _id_3;
  input wire id_2;
  module_0 modCall_1 ();
  output wire id_1;
  wire [1 'b0 : 1 'b0 -  1 'b0] id_12;
  wire _id_13;
  logic module_2;
  parameter id_14 = 1;
  wire [id_3 : id_13] id_15;
  struct {
    logic [id_8 : "" +  id_4] id_16;
    logic id_17;
  } id_18;
endmodule
