#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001f595aeca30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001f595af6fd0 .scope module, "bram_feeder_tb" "bram_feeder_tb" 3 4;
 .timescale -9 -12;
v000001f595b5bb60_0 .net "axiod", 7 0, L_000001f595b02890;  1 drivers
v000001f595b5b840_0 .net "axiov", 0 0, v000001f595b5b5c0_0;  1 drivers
v000001f595b5aee0_0 .var "clk", 0 0;
v000001f595b5b8e0_0 .var "frame_num_id", 6 0;
v000001f595b5bc00_0 .var "frame_num_iv", 0 0;
v000001f595b5b200_0 .var "rst", 0 0;
S_000001f595af7160 .scope module, "UUT" "bram_feeder" 3 13, 4 6 0, S_000001f595af6fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "frame_num_iv";
    .port_info 3 /INPUT 7 "frame_num_id";
    .port_info 4 /OUTPUT 8 "axiod";
    .port_info 5 /OUTPUT 1 "axiov";
P_000001f595ae7650 .param/l "delay" 0 4 16, +C4<00000000000000000000000000010010>;
v000001f595b5b660_0 .net "axiod", 7 0, L_000001f595b02890;  alias, 1 drivers
v000001f595b5b5c0_0 .var "axiov", 0 0;
v000001f595b5b160_0 .var "byte_counter", 8 0;
v000001f595b5b3e0_0 .net "clk", 0 0, v000001f595b5aee0_0;  1 drivers
v000001f595b5b480_0 .var "delay_counter", 4 0;
v000001f595b5bac0_0 .var "frame_addr", 15 0;
v000001f595b5b980_0 .net "frame_num_id", 6 0, v000001f595b5b8e0_0;  1 drivers
v000001f595b5b340_0 .net "frame_num_iv", 0 0, v000001f595b5bc00_0;  1 drivers
v000001f595b5b520_0 .var "frame_num_saved", 15 0;
v000001f595b5b700_0 .var "reading_status", 0 0;
v000001f595b5b7a0_0 .net "rst", 0 0, v000001f595b5b200_0;  1 drivers
E_000001f595ae7450 .event anyedge, v000001f595b5b520_0, v000001f595b5b160_0;
S_000001f595b00c40 .scope module, "image_BROM" "xilinx_single_port_ram_read_first" 4 64, 5 10 0, S_000001f595af7160;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001f595aecbc0 .param/str "INIT_FILE" 0 5 14, "data/mp3_song.mem";
P_000001f595aecbf8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000001111101000000000>;
P_000001f595aecc30 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001f595aecc68 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v000001f595b00f60 .array "BRAM", 0 63999, 7 0;
v000001f595b01000_0 .net "addra", 15 0, v000001f595b5bac0_0;  1 drivers
v000001f595af72f0_0 .net "clka", 0 0, v000001f595b5aee0_0;  alias, 1 drivers
L_000001f595b5bd68 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f595af7390_0 .net "dina", 7 0, L_000001f595b5bd68;  1 drivers
v000001f595b5ab70_0 .net "douta", 7 0, L_000001f595b02890;  alias, 1 drivers
L_000001f595b5bdf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f595b5ac10_0 .net "ena", 0 0, L_000001f595b5bdf8;  1 drivers
v000001f595b5acb0_0 .var "ram_data", 7 0;
L_000001f595b5be40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001f595b5b2a0_0 .net "regcea", 0 0, L_000001f595b5be40;  1 drivers
v000001f595b5ba20_0 .net "rsta", 0 0, v000001f595b5b200_0;  alias, 1 drivers
L_000001f595b5bdb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f595b5ae40_0 .net "wea", 0 0, L_000001f595b5bdb0;  1 drivers
S_000001f595b00dd0 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_000001f595b00c40;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001f595b00dd0
v000001f595a3ef30_0 .var/i "depth", 31 0;
TD_bram_feeder_tb.UUT.image_BROM.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v000001f595a3ef30_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001f595a3ef30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f595a3ef30_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001f595b5a850 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_000001f595b00c40;
 .timescale -9 -12;
L_000001f595b02890 .functor BUFZ 8, v000001f595ac2dc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001f595ac2dc0_0 .var "douta_reg", 7 0;
E_000001f595ae6890 .event posedge, v000001f595af72f0_0;
S_000001f595b5a9e0 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_000001f595b00c40;
 .timescale -9 -12;
    .scope S_000001f595b5a9e0;
T_1 ;
    %vpi_call/w 5 33 "$readmemh", P_000001f595aecbc0, v000001f595b00f60, 32'sb00000000000000000000000000000000, 32'sb00000000000000001111100111111111 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001f595b5a850;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f595ac2dc0_0, 0, 8;
    %end;
    .thread T_2, $init;
    .scope S_000001f595b5a850;
T_3 ;
    %wait E_000001f595ae6890;
    %load/vec4 v000001f595b5ba20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f595ac2dc0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001f595b5b2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001f595b5acb0_0;
    %assign/vec4 v000001f595ac2dc0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f595b00c40;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001f595b5acb0_0, 0, 8;
    %end;
    .thread T_4, $init;
    .scope S_000001f595b00c40;
T_5 ;
    %wait E_000001f595ae6890;
    %load/vec4 v000001f595b5ac10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001f595b5ae40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001f595af7390_0;
    %load/vec4 v000001f595b01000_0;
    %pad/u 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f595b00f60, 0, 4;
T_5.2 ;
    %load/vec4 v000001f595b01000_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v000001f595b00f60, 4;
    %assign/vec4 v000001f595b5acb0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001f595af7160;
T_6 ;
Ewait_0 .event/or E_000001f595ae7450, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001f595b5b520_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000001f595b5b160_0;
    %pad/u 16;
    %add;
    %store/vec4 v000001f595b5bac0_0, 0, 16;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f595af7160;
T_7 ;
    %wait E_000001f595ae6890;
    %load/vec4 v000001f595b5b7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001f595b5b160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f595b5b700_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f595b5b480_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001f595b5b340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f595b5b700_0, 0;
    %load/vec4 v000001f595b5b980_0;
    %pad/u 16;
    %assign/vec4 v000001f595b5b520_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001f595b5b160_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v000001f595b5b700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v000001f595b5b480_0;
    %pad/u 32;
    %cmpi/e 18, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f595b5b480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f595b5b5c0_0, 0;
    %load/vec4 v000001f595b5b160_0;
    %addi 1, 0, 9;
    %assign/vec4 v000001f595b5b160_0, 0;
    %load/vec4 v000001f595b5b160_0;
    %cmpi/e 511, 0, 9;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f595b5b700_0, 0;
T_7.8 ;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v000001f595b5b480_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001f595b5b480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f595b5b5c0_0, 0;
T_7.7 ;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f595b5b5c0_0, 0;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f595af6fd0;
T_8 ;
    %delay 10000, 0;
    %load/vec4 v000001f595b5aee0_0;
    %nor/r;
    %store/vec4 v000001f595b5aee0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_000001f595af6fd0;
T_9 ;
    %vpi_call/w 3 26 "$dumpfile", "sim/bram_feeder_sim.vcd" {0 0 0};
    %vpi_call/w 3 27 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f595af6fd0 {0 0 0};
    %vpi_call/w 3 28 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f595b5aee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f595b5b200_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001f595b5b8e0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f595b5bc00_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f595b5b200_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f595b5b200_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001f595b5b8e0_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f595b5bc00_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f595b5bc00_0, 0, 1;
    %delay 300000000, 0;
    %vpi_call/w 3 57 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    ".\sim\bram_feeder_tb.sv";
    ".\src\bram_feeder.sv";
    ".\src\xilinx_single_port_ram_read_first.v";
