module Controller (input clk,	// Clock for squarewave
						input [31:0] instr);

reg [6:0] opcode;
reg [2:0] funct3;
reg [6:0] funct7;
reg state = 0;

parameter R = 7'b0110011;
parameter lw = 7'b0000011;
parameter sw = 7'b0100011;
parameter beq = 7'b1100011;

parameter Instr_fetch = 1;
						
						
always @ (posedge clk) begin
	case(

	Instr_fetch: begin

		opcode = instr[6:0];
		
		
		if (opcode == R) begin
			
		end

	end


end
endmodule