module wideexpr_00115(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (-({s1}))<<<(s3);
  assign y1 = (ctrl[5]?($signed(3'sb100))|(s5):3'sb010);
  assign y2 = ({(ctrl[1]?+((ctrl[0]?{($unsigned(6'sb101111))>(s3),s7,((ctrl[3]?s1:1'sb1))<<<((ctrl[6]?3'sb010:s4))}:{3{$unsigned(2'b10)}})):2'sb00),6'sb000001,(ctrl[2]?4'sb1001:(s6)>>((ctrl[1]?((+(u3))&((5'sb01000)^~(4'sb0001)))>>(5'sb00110):+($signed(-(u2)))))),^({2'sb01,(s3)^((ctrl[2]?s4:-(4'sb0010))),~((ctrl[1]?3'b111:(ctrl[2]?~&(1'sb1):|(5'sb10010)))),(ctrl[0]?(ctrl[0]?{1{s0}}:(ctrl[4]?2'sb10:{s7,6'sb110110,s6,2'sb10})):!(6'sb010101))})})>>>((ctrl[4]?+({2{(((-(s6))>>>({6'sb001111,4'sb0110,u1,u0}))<<<(u2))>((-((s1)<=(s0)))-((ctrl[7]?(s6)|(s3):3'sb000)))}}):(ctrl[6]?(ctrl[7]?(ctrl[7]?+({(1'b1)&(2'b11),2'sb11,s5,{4{u3}}}):6'sb100000):6'sb000000):$signed((ctrl[7]?(((s2)>>>(s0))|(2'sb00))>>($signed((5'sb11010)!=(s0))):s7)))));
  assign y3 = -(($unsigned($signed(-((ctrl[2]?(6'sb011010)^~(s2):(ctrl[3]?3'sb000:6'sb001101))))))+((+((u6)^~((ctrl[6]?(u6)|(3'b111):$unsigned(3'sb101)))))&({-(+((6'sb100111)>=(3'sb011))),(3'b110)>>>($signed((ctrl[3]?4'sb0010:5'sb00111))),5'sb01001,(ctrl[4]?$unsigned($signed(5'sb00111)):(ctrl[1]?(ctrl[0]?u1:1'sb1):u4))})));
  assign y4 = ((4'sb0110)>>(!((s6)|(1'sb1))))+(s7);
  assign y5 = +(&(s2));
  assign y6 = $signed(+($signed((1'sb1)^(5'sb00011))));
  assign y7 = 4'sb0011;
endmodule
