# Generated by Yosys 0.9+431 (git sha1 428455c1, gcc 13.3.0-6ubuntu2~24.04 -fPIC -Os)
autoidx 7
attribute \top 1
attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_spec/spec.v:1"
module \main
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_spec/spec.v:6"
  wire width 8 input 5 \a
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_spec/spec.v:6"
  wire width 8 input 6 \b
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_spec/spec.v:6"
  wire width 8 input 7 \c
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_spec/spec.v:4"
  wire input 1 \clk
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_spec/spec.v:5"
  wire input 3 \ctl_1
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_spec/spec.v:5"
  wire input 4 \ctl_2
  attribute \src "/workspaces/avr_modification/experiment/avr_output/work_eq_sdp_v7_spec/spec.v:4"
  wire input 2 \reset
end
