stat,raw_value,agg_value
POWER_LLC_LINEFILL_BUF_R,99,99
POWER_LLC_LINEFILL_BUF_W,99,99
POWER_LLC_LINEFILL_BUF_R_TAG,99,99
POWER_LLC_WB_BUF_R,0,0
POWER_LLC_WB_BUF_W,0,0
POWER_LLC_WB_BUF_R_TAG,0,0
POWER_LLC_R,1888,1888
POWER_LLC_W,67,67
POWER_LLC_R_TAG,1987,1987
POWER_MC_R,2179,2179
POWER_MC_W,99,99
POWER_BLOCK_STATES_R_CORE_0,7629,7629
POWER_BLOCK_STATES_W_CORE_0,7629,7629
POWER_FETCH_QUEUE_R_CORE_0,4466,4466
POWER_FETCH_QUEUE_W_CORE_0,4466,4466
POWER_INST_QUEUE_R_CORE_0,7730,7730
POWER_INST_QUEUE_W_CORE_0,4466,4466
POWER_BR_PRED_R_CORE_0,34,34
POWER_BR_PRED_W_CORE_0,34,34
POWER_RAS_R_CORE_0,128,128
POWER_RAS_W_CORE_0,0,0
POWER_ICACHE_R_CORE_0,4466,4466
POWER_ICACHE_W_CORE_0,3,3
POWER_ICACHE_R_TAG_CORE_0,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_0,3,3
POWER_ICACHE_MISS_BUF_W_CORE_0,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_0,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_0,0,0
POWER_ICACHE_TOT_ACC_CORE_0,0,0
POWER_ICACHE_CONF_CORE_0,0,0
POWER_INST_DECODER_R_CORE_0,4466,4466
POWER_INST_DECODER_W_CORE_0,0,0
POWER_MICRO_OP_SEQ_R_CORE_0,0,0
POWER_MICRO_OP_SEQ_W_CORE_0,0,0
POWER_OPERAND_DECODER_R_CORE_0,4466,4466
POWER_OPERAND_DECODER_W_CORE_0,0,0
POWER_UOP_QUEUE_R_CORE_0,7730,7730
POWER_UOP_QUEUE_W_CORE_0,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_0,0,0
POWER_REG_RENAMING_TABLE_W_CORE_0,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_0,4466,4466
POWER_FREELIST_R_CORE_0,0,0
POWER_FREELIST_W_CORE_0,0,0
POWER_RESERVATION_STATION_R_CORE_0,5313,5313
POWER_RESERVATION_STATION_W_CORE_0,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_0,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_0,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_0,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_0,4466,4466
POWER_PAYLOAD_RAM_R_CORE_0,4466,4466
POWER_PAYLOAD_RAM_W_CORE_0,4466,4466
POWER_EX_ALU_R_CORE_0,3458,3458
POWER_EX_FPU_R_CORE_0,0,0
POWER_EX_MUL_R_CORE_0,0,0
POWER_EX_SFU_R_CORE_0,0,0
POWER_REORDER_BUF_R_CORE_0,0,0
POWER_REORDER_BUF_W_CORE_0,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_0,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_0,4466,4466
POWER_FP_RENAME_R_CORE_0,0,0
POWER_FP_RENAME_W_CORE_0,0,0
POWER_LOAD_QUEUE_R_CORE_0,0,0
POWER_LOAD_QUEUE_W_CORE_0,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_0,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_0,0,0
POWER_STORE_QUEUE_R_CORE_0,0,0
POWER_STORE_QUEUE_W_CORE_0,0,0
POWER_STORE_QUEUE_R_TAG_CORE_0,0,0
POWER_STORE_QUEUE_W_TAG_CORE_0,0,0
POWER_DATA_TLB_R_CORE_0,0,0
POWER_DATA_TLB_W_CORE_0,0,0
POWER_DATA_TLB_R_TAG_CORE_0,0,0
POWER_DATA_TLB_W_TAG_CORE_0,0,0
POWER_INT_REGFILE_R_CORE_0,7924,7924
POWER_INT_REGFILE_W_CORE_0,4466,4466
POWER_FP_REGFILE_R_CORE_0,0,0
POWER_FP_REGFILE_W_CORE_0,0,0
POWER_GP_REGISTER_R_CORE_0,7924,7924
POWER_GP_REGISTER_W_CORE_0,4466,4466
POWER_FP_REGISTER_R_CORE_0,0,0
POWER_FP_REGISTER_W_CORE_0,0,0
POWER_SEGMENT_REGISTER_R_CORE_0,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_0,1008,1008
POWER_CONTROL_REGISTER_R_CORE_0,0,0
POWER_CONTROL_REGISTER_W_CORE_0,0,0
POWER_FLAG_REGISTER_R_CORE_0,0,0
POWER_FLAG_REGISTER_W_CORE_0,0,0
POWER_EXEC_BYPASS_CORE_0,4466,4466
POWER_LOAD_BYPASS_CORE_0,1485,1485
POWER_PIPELINE_CORE_0,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_0,1482,1482
POWER_DCACHE_MISS_BUF_R_TAG_CORE_0,496,496
POWER_DCACHE_MISS_BUF_W_CORE_0,496,496
POWER_DCACHE_MISS_BUF_W_TAG_CORE_0,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_0,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_0,495,495
POWER_DCACHE_LINEFILL_BUF_W_CORE_0,495,495
POWER_L2CACHE_LINEFILL_BUF_W_CORE_0,495,495
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_0,495,495
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_0,495,495
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_0,495,495
POWER_DCACHE_WB_BUF_R_CORE_0,0,0
POWER_L2CACHE_WB_BUF_R_CORE_0,0,0
POWER_DCACHE_WB_BUF_W_CORE_0,0,0
POWER_L2CACHE_WB_BUF_W_CORE_0,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_0,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_0,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_0,0,0
POWER_DCACHE_R_CORE_0,240,240
POWER_L2CACHE_R_CORE_0,0,0
POWER_DCACHE_W_CORE_0,16,16
POWER_L2CACHE_W_CORE_0,0,0
POWER_DCACHE_R_TAG_CORE_0,736,736
POWER_L2CACHE_R_TAG_CORE_0,0,0
POWER_CONST_CACHE_R_CORE_0,0,0
POWER_CONST_CACHE_W_CORE_0,0,0
POWER_CONST_CACHE_R_TAG_CORE_0,0,0
POWER_CONST_CACHE_W_TAG_CORE_0,0,0
POWER_TEXTURE_CACHE_R_CORE_0,0,0
POWER_TEXTURE_CACHE_W_CORE_0,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_0,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_0,0,0
POWER_SHARED_MEM_R_CORE_0,752,752
POWER_SHARED_MEM_W_CORE_0,0,0
POWER_SHARED_MEM_R_TAG_CORE_0,752,752
POWER_SHARED_MEM_W_TAG_CORE_0,0,0
POWER_BLOCK_STATES_R_CORE_1,7675,7675
POWER_BLOCK_STATES_W_CORE_1,7675,7675
POWER_FETCH_QUEUE_R_CORE_1,4466,4466
POWER_FETCH_QUEUE_W_CORE_1,4466,4466
POWER_INST_QUEUE_R_CORE_1,7731,7731
POWER_INST_QUEUE_W_CORE_1,4466,4466
POWER_BR_PRED_R_CORE_1,34,34
POWER_BR_PRED_W_CORE_1,34,34
POWER_RAS_R_CORE_1,128,128
POWER_RAS_W_CORE_1,0,0
POWER_ICACHE_R_CORE_1,4466,4466
POWER_ICACHE_W_CORE_1,3,3
POWER_ICACHE_R_TAG_CORE_1,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_1,3,3
POWER_ICACHE_MISS_BUF_W_CORE_1,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_1,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_1,0,0
POWER_ICACHE_TOT_ACC_CORE_1,0,0
POWER_ICACHE_CONF_CORE_1,0,0
POWER_INST_DECODER_R_CORE_1,4466,4466
POWER_INST_DECODER_W_CORE_1,0,0
POWER_MICRO_OP_SEQ_R_CORE_1,0,0
POWER_MICRO_OP_SEQ_W_CORE_1,0,0
POWER_OPERAND_DECODER_R_CORE_1,4466,4466
POWER_OPERAND_DECODER_W_CORE_1,0,0
POWER_UOP_QUEUE_R_CORE_1,7731,7731
POWER_UOP_QUEUE_W_CORE_1,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_1,0,0
POWER_REG_RENAMING_TABLE_W_CORE_1,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_1,4466,4466
POWER_FREELIST_R_CORE_1,0,0
POWER_FREELIST_W_CORE_1,0,0
POWER_RESERVATION_STATION_R_CORE_1,5310,5310
POWER_RESERVATION_STATION_W_CORE_1,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_1,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_1,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_1,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_1,4466,4466
POWER_PAYLOAD_RAM_R_CORE_1,4466,4466
POWER_PAYLOAD_RAM_W_CORE_1,4466,4466
POWER_EX_ALU_R_CORE_1,3458,3458
POWER_EX_FPU_R_CORE_1,0,0
POWER_EX_MUL_R_CORE_1,0,0
POWER_EX_SFU_R_CORE_1,0,0
POWER_REORDER_BUF_R_CORE_1,0,0
POWER_REORDER_BUF_W_CORE_1,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_1,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_1,4466,4466
POWER_FP_RENAME_R_CORE_1,0,0
POWER_FP_RENAME_W_CORE_1,0,0
POWER_LOAD_QUEUE_R_CORE_1,0,0
POWER_LOAD_QUEUE_W_CORE_1,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_1,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_1,0,0
POWER_STORE_QUEUE_R_CORE_1,0,0
POWER_STORE_QUEUE_W_CORE_1,0,0
POWER_STORE_QUEUE_R_TAG_CORE_1,0,0
POWER_STORE_QUEUE_W_TAG_CORE_1,0,0
POWER_DATA_TLB_R_CORE_1,0,0
POWER_DATA_TLB_W_CORE_1,0,0
POWER_DATA_TLB_R_TAG_CORE_1,0,0
POWER_DATA_TLB_W_TAG_CORE_1,0,0
POWER_INT_REGFILE_R_CORE_1,7924,7924
POWER_INT_REGFILE_W_CORE_1,4466,4466
POWER_FP_REGFILE_R_CORE_1,0,0
POWER_FP_REGFILE_W_CORE_1,0,0
POWER_GP_REGISTER_R_CORE_1,7924,7924
POWER_GP_REGISTER_W_CORE_1,4466,4466
POWER_FP_REGISTER_R_CORE_1,0,0
POWER_FP_REGISTER_W_CORE_1,0,0
POWER_SEGMENT_REGISTER_R_CORE_1,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_1,1008,1008
POWER_CONTROL_REGISTER_R_CORE_1,0,0
POWER_CONTROL_REGISTER_W_CORE_1,0,0
POWER_FLAG_REGISTER_R_CORE_1,0,0
POWER_FLAG_REGISTER_W_CORE_1,0,0
POWER_EXEC_BYPASS_CORE_1,4466,4466
POWER_LOAD_BYPASS_CORE_1,1497,1497
POWER_PIPELINE_CORE_1,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_1,1494,1494
POWER_DCACHE_MISS_BUF_R_TAG_CORE_1,512,512
POWER_DCACHE_MISS_BUF_W_CORE_1,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_1,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_1,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_1,499,499
POWER_DCACHE_LINEFILL_BUF_W_CORE_1,499,499
POWER_L2CACHE_LINEFILL_BUF_W_CORE_1,499,499
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_1,499,499
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_1,499,499
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_1,499,499
POWER_DCACHE_WB_BUF_R_CORE_1,0,0
POWER_L2CACHE_WB_BUF_R_CORE_1,0,0
POWER_DCACHE_WB_BUF_W_CORE_1,0,0
POWER_L2CACHE_WB_BUF_W_CORE_1,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_1,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_1,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_1,0,0
POWER_DCACHE_R_CORE_1,224,224
POWER_L2CACHE_R_CORE_1,0,0
POWER_DCACHE_W_CORE_1,32,32
POWER_L2CACHE_W_CORE_1,0,0
POWER_DCACHE_R_TAG_CORE_1,736,736
POWER_L2CACHE_R_TAG_CORE_1,0,0
POWER_CONST_CACHE_R_CORE_1,0,0
POWER_CONST_CACHE_W_CORE_1,0,0
POWER_CONST_CACHE_R_TAG_CORE_1,0,0
POWER_CONST_CACHE_W_TAG_CORE_1,0,0
POWER_TEXTURE_CACHE_R_CORE_1,0,0
POWER_TEXTURE_CACHE_W_CORE_1,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_1,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_1,0,0
POWER_SHARED_MEM_R_CORE_1,752,752
POWER_SHARED_MEM_W_CORE_1,0,0
POWER_SHARED_MEM_R_TAG_CORE_1,752,752
POWER_SHARED_MEM_W_TAG_CORE_1,0,0
POWER_BLOCK_STATES_R_CORE_2,7655,7655
POWER_BLOCK_STATES_W_CORE_2,7655,7655
POWER_FETCH_QUEUE_R_CORE_2,4466,4466
POWER_FETCH_QUEUE_W_CORE_2,4466,4466
POWER_INST_QUEUE_R_CORE_2,7732,7732
POWER_INST_QUEUE_W_CORE_2,4466,4466
POWER_BR_PRED_R_CORE_2,34,34
POWER_BR_PRED_W_CORE_2,34,34
POWER_RAS_R_CORE_2,128,128
POWER_RAS_W_CORE_2,0,0
POWER_ICACHE_R_CORE_2,4466,4466
POWER_ICACHE_W_CORE_2,3,3
POWER_ICACHE_R_TAG_CORE_2,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_2,0,0
POWER_ICACHE_MISS_BUF_W_CORE_2,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_2,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_2,0,0
POWER_ICACHE_TOT_ACC_CORE_2,0,0
POWER_ICACHE_CONF_CORE_2,0,0
POWER_INST_DECODER_R_CORE_2,4466,4466
POWER_INST_DECODER_W_CORE_2,0,0
POWER_MICRO_OP_SEQ_R_CORE_2,0,0
POWER_MICRO_OP_SEQ_W_CORE_2,0,0
POWER_OPERAND_DECODER_R_CORE_2,4466,4466
POWER_OPERAND_DECODER_W_CORE_2,0,0
POWER_UOP_QUEUE_R_CORE_2,7732,7732
POWER_UOP_QUEUE_W_CORE_2,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_2,0,0
POWER_REG_RENAMING_TABLE_W_CORE_2,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_2,4466,4466
POWER_FREELIST_R_CORE_2,0,0
POWER_FREELIST_W_CORE_2,0,0
POWER_RESERVATION_STATION_R_CORE_2,5311,5311
POWER_RESERVATION_STATION_W_CORE_2,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_2,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_2,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_2,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_2,4466,4466
POWER_PAYLOAD_RAM_R_CORE_2,4466,4466
POWER_PAYLOAD_RAM_W_CORE_2,4466,4466
POWER_EX_ALU_R_CORE_2,3458,3458
POWER_EX_FPU_R_CORE_2,0,0
POWER_EX_MUL_R_CORE_2,0,0
POWER_EX_SFU_R_CORE_2,0,0
POWER_REORDER_BUF_R_CORE_2,0,0
POWER_REORDER_BUF_W_CORE_2,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_2,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_2,4466,4466
POWER_FP_RENAME_R_CORE_2,0,0
POWER_FP_RENAME_W_CORE_2,0,0
POWER_LOAD_QUEUE_R_CORE_2,0,0
POWER_LOAD_QUEUE_W_CORE_2,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_2,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_2,0,0
POWER_STORE_QUEUE_R_CORE_2,0,0
POWER_STORE_QUEUE_W_CORE_2,0,0
POWER_STORE_QUEUE_R_TAG_CORE_2,0,0
POWER_STORE_QUEUE_W_TAG_CORE_2,0,0
POWER_DATA_TLB_R_CORE_2,0,0
POWER_DATA_TLB_W_CORE_2,0,0
POWER_DATA_TLB_R_TAG_CORE_2,0,0
POWER_DATA_TLB_W_TAG_CORE_2,0,0
POWER_INT_REGFILE_R_CORE_2,7924,7924
POWER_INT_REGFILE_W_CORE_2,4466,4466
POWER_FP_REGFILE_R_CORE_2,0,0
POWER_FP_REGFILE_W_CORE_2,0,0
POWER_GP_REGISTER_R_CORE_2,7924,7924
POWER_GP_REGISTER_W_CORE_2,4466,4466
POWER_FP_REGISTER_R_CORE_2,0,0
POWER_FP_REGISTER_W_CORE_2,0,0
POWER_SEGMENT_REGISTER_R_CORE_2,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_2,1008,1008
POWER_CONTROL_REGISTER_R_CORE_2,0,0
POWER_CONTROL_REGISTER_W_CORE_2,0,0
POWER_FLAG_REGISTER_R_CORE_2,0,0
POWER_FLAG_REGISTER_W_CORE_2,0,0
POWER_EXEC_BYPASS_CORE_2,4466,4466
POWER_LOAD_BYPASS_CORE_2,1530,1530
POWER_PIPELINE_CORE_2,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_2,1530,1530
POWER_DCACHE_MISS_BUF_R_TAG_CORE_2,512,512
POWER_DCACHE_MISS_BUF_W_CORE_2,512,512
POWER_DCACHE_MISS_BUF_W_TAG_CORE_2,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_2,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_2,510,510
POWER_DCACHE_LINEFILL_BUF_W_CORE_2,510,510
POWER_L2CACHE_LINEFILL_BUF_W_CORE_2,510,510
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_2,510,510
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_2,510,510
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_2,510,510
POWER_DCACHE_WB_BUF_R_CORE_2,0,0
POWER_L2CACHE_WB_BUF_R_CORE_2,0,0
POWER_DCACHE_WB_BUF_W_CORE_2,0,0
POWER_L2CACHE_WB_BUF_W_CORE_2,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_2,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_2,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_2,0,0
POWER_DCACHE_R_CORE_2,224,224
POWER_L2CACHE_R_CORE_2,0,0
POWER_DCACHE_W_CORE_2,32,32
POWER_L2CACHE_W_CORE_2,0,0
POWER_DCACHE_R_TAG_CORE_2,736,736
POWER_L2CACHE_R_TAG_CORE_2,0,0
POWER_CONST_CACHE_R_CORE_2,0,0
POWER_CONST_CACHE_W_CORE_2,0,0
POWER_CONST_CACHE_R_TAG_CORE_2,0,0
POWER_CONST_CACHE_W_TAG_CORE_2,0,0
POWER_TEXTURE_CACHE_R_CORE_2,0,0
POWER_TEXTURE_CACHE_W_CORE_2,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_2,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_2,0,0
POWER_SHARED_MEM_R_CORE_2,752,752
POWER_SHARED_MEM_W_CORE_2,0,0
POWER_SHARED_MEM_R_TAG_CORE_2,752,752
POWER_SHARED_MEM_W_TAG_CORE_2,0,0
POWER_BLOCK_STATES_R_CORE_3,7643,7643
POWER_BLOCK_STATES_W_CORE_3,7643,7643
POWER_FETCH_QUEUE_R_CORE_3,4466,4466
POWER_FETCH_QUEUE_W_CORE_3,4466,4466
POWER_INST_QUEUE_R_CORE_3,7733,7733
POWER_INST_QUEUE_W_CORE_3,4466,4466
POWER_BR_PRED_R_CORE_3,34,34
POWER_BR_PRED_W_CORE_3,34,34
POWER_RAS_R_CORE_3,128,128
POWER_RAS_W_CORE_3,0,0
POWER_ICACHE_R_CORE_3,4466,4466
POWER_ICACHE_W_CORE_3,3,3
POWER_ICACHE_R_TAG_CORE_3,4490,4490
POWER_ICACHE_MISS_BUF_R_CORE_3,3,3
POWER_ICACHE_MISS_BUF_W_CORE_3,48,48
POWER_ICACHE_MISS_BUF_R_TAG_CORE_3,24,24
POWER_ICACHE_MISS_BUF_W_TAG_CORE_3,0,0
POWER_ICACHE_TOT_ACC_CORE_3,0,0
POWER_ICACHE_CONF_CORE_3,0,0
POWER_INST_DECODER_R_CORE_3,4466,4466
POWER_INST_DECODER_W_CORE_3,0,0
POWER_MICRO_OP_SEQ_R_CORE_3,0,0
POWER_MICRO_OP_SEQ_W_CORE_3,0,0
POWER_OPERAND_DECODER_R_CORE_3,4466,4466
POWER_OPERAND_DECODER_W_CORE_3,0,0
POWER_UOP_QUEUE_R_CORE_3,7733,7733
POWER_UOP_QUEUE_W_CORE_3,4466,4466
POWER_REG_RENAMING_TABLE_R_CORE_3,0,0
POWER_REG_RENAMING_TABLE_W_CORE_3,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_3,4466,4466
POWER_FREELIST_R_CORE_3,0,0
POWER_FREELIST_W_CORE_3,0,0
POWER_RESERVATION_STATION_R_CORE_3,5347,5347
POWER_RESERVATION_STATION_W_CORE_3,4466,4466
POWER_RESERVATION_STATION_R_TAG_CORE_3,4466,4466
POWER_RESERVATION_STATION_W_TAG_CORE_3,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_3,4466,4466
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_3,4466,4466
POWER_PAYLOAD_RAM_R_CORE_3,4466,4466
POWER_PAYLOAD_RAM_W_CORE_3,4466,4466
POWER_EX_ALU_R_CORE_3,3458,3458
POWER_EX_FPU_R_CORE_3,0,0
POWER_EX_MUL_R_CORE_3,0,0
POWER_EX_SFU_R_CORE_3,0,0
POWER_REORDER_BUF_R_CORE_3,0,0
POWER_REORDER_BUF_W_CORE_3,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_3,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_3,4466,4466
POWER_FP_RENAME_R_CORE_3,0,0
POWER_FP_RENAME_W_CORE_3,0,0
POWER_LOAD_QUEUE_R_CORE_3,0,0
POWER_LOAD_QUEUE_W_CORE_3,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_3,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_3,0,0
POWER_STORE_QUEUE_R_CORE_3,0,0
POWER_STORE_QUEUE_W_CORE_3,0,0
POWER_STORE_QUEUE_R_TAG_CORE_3,0,0
POWER_STORE_QUEUE_W_TAG_CORE_3,0,0
POWER_DATA_TLB_R_CORE_3,0,0
POWER_DATA_TLB_W_CORE_3,0,0
POWER_DATA_TLB_R_TAG_CORE_3,0,0
POWER_DATA_TLB_W_TAG_CORE_3,0,0
POWER_INT_REGFILE_R_CORE_3,7924,7924
POWER_INT_REGFILE_W_CORE_3,4466,4466
POWER_FP_REGFILE_R_CORE_3,0,0
POWER_FP_REGFILE_W_CORE_3,0,0
POWER_GP_REGISTER_R_CORE_3,7924,7924
POWER_GP_REGISTER_W_CORE_3,4466,4466
POWER_FP_REGISTER_R_CORE_3,0,0
POWER_FP_REGISTER_W_CORE_3,0,0
POWER_SEGMENT_REGISTER_R_CORE_3,1008,1008
POWER_SEGMENT_REGISTER_W_CORE_3,1008,1008
POWER_CONTROL_REGISTER_R_CORE_3,0,0
POWER_CONTROL_REGISTER_W_CORE_3,0,0
POWER_FLAG_REGISTER_R_CORE_3,0,0
POWER_FLAG_REGISTER_W_CORE_3,0,0
POWER_EXEC_BYPASS_CORE_3,4466,4466
POWER_LOAD_BYPASS_CORE_3,1449,1449
POWER_PIPELINE_CORE_3,4466,4466
POWER_DCACHE_MISS_BUF_R_CORE_3,1446,1446
POWER_DCACHE_MISS_BUF_R_TAG_CORE_3,496,496
POWER_DCACHE_MISS_BUF_W_CORE_3,496,496
POWER_DCACHE_MISS_BUF_W_TAG_CORE_3,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_3,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_3,483,483
POWER_DCACHE_LINEFILL_BUF_W_CORE_3,483,483
POWER_L2CACHE_LINEFILL_BUF_W_CORE_3,483,483
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_3,483,483
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_3,483,483
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_3,483,483
POWER_DCACHE_WB_BUF_R_CORE_3,0,0
POWER_L2CACHE_WB_BUF_R_CORE_3,0,0
POWER_DCACHE_WB_BUF_W_CORE_3,0,0
POWER_L2CACHE_WB_BUF_W_CORE_3,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_3,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_3,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_3,0,0
POWER_DCACHE_R_CORE_3,240,240
POWER_L2CACHE_R_CORE_3,0,0
POWER_DCACHE_W_CORE_3,16,16
POWER_L2CACHE_W_CORE_3,0,0
POWER_DCACHE_R_TAG_CORE_3,736,736
POWER_L2CACHE_R_TAG_CORE_3,0,0
POWER_CONST_CACHE_R_CORE_3,0,0
POWER_CONST_CACHE_W_CORE_3,0,0
POWER_CONST_CACHE_R_TAG_CORE_3,0,0
POWER_CONST_CACHE_W_TAG_CORE_3,0,0
POWER_TEXTURE_CACHE_R_CORE_3,0,0
POWER_TEXTURE_CACHE_W_CORE_3,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_3,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_3,0,0
POWER_SHARED_MEM_R_CORE_3,752,752
POWER_SHARED_MEM_W_CORE_3,0,0
POWER_SHARED_MEM_R_TAG_CORE_3,752,752
POWER_SHARED_MEM_W_TAG_CORE_3,0,0
POWER_BLOCK_STATES_R_CORE_4,0,0
POWER_BLOCK_STATES_W_CORE_4,0,0
POWER_FETCH_QUEUE_R_CORE_4,0,0
POWER_FETCH_QUEUE_W_CORE_4,0,0
POWER_INST_QUEUE_R_CORE_4,0,0
POWER_INST_QUEUE_W_CORE_4,0,0
POWER_BR_PRED_R_CORE_4,0,0
POWER_BR_PRED_W_CORE_4,0,0
POWER_RAS_R_CORE_4,0,0
POWER_RAS_W_CORE_4,0,0
POWER_ICACHE_R_CORE_4,0,0
POWER_ICACHE_W_CORE_4,0,0
POWER_ICACHE_R_TAG_CORE_4,0,0
POWER_ICACHE_MISS_BUF_R_CORE_4,0,0
POWER_ICACHE_MISS_BUF_W_CORE_4,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_4,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_4,0,0
POWER_ICACHE_TOT_ACC_CORE_4,0,0
POWER_ICACHE_CONF_CORE_4,0,0
POWER_INST_DECODER_R_CORE_4,0,0
POWER_INST_DECODER_W_CORE_4,0,0
POWER_MICRO_OP_SEQ_R_CORE_4,0,0
POWER_MICRO_OP_SEQ_W_CORE_4,0,0
POWER_OPERAND_DECODER_R_CORE_4,0,0
POWER_OPERAND_DECODER_W_CORE_4,0,0
POWER_UOP_QUEUE_R_CORE_4,0,0
POWER_UOP_QUEUE_W_CORE_4,0,0
POWER_REG_RENAMING_TABLE_R_CORE_4,0,0
POWER_REG_RENAMING_TABLE_W_CORE_4,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_4,0,0
POWER_FREELIST_R_CORE_4,0,0
POWER_FREELIST_W_CORE_4,0,0
POWER_RESERVATION_STATION_R_CORE_4,0,0
POWER_RESERVATION_STATION_W_CORE_4,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_4,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_4,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_4,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_4,0,0
POWER_PAYLOAD_RAM_R_CORE_4,0,0
POWER_PAYLOAD_RAM_W_CORE_4,0,0
POWER_EX_ALU_R_CORE_4,0,0
POWER_EX_FPU_R_CORE_4,0,0
POWER_EX_MUL_R_CORE_4,0,0
POWER_EX_SFU_R_CORE_4,0,0
POWER_REORDER_BUF_R_CORE_4,0,0
POWER_REORDER_BUF_W_CORE_4,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_4,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_4,0,0
POWER_FP_RENAME_R_CORE_4,0,0
POWER_FP_RENAME_W_CORE_4,0,0
POWER_LOAD_QUEUE_R_CORE_4,0,0
POWER_LOAD_QUEUE_W_CORE_4,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_4,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_4,0,0
POWER_STORE_QUEUE_R_CORE_4,0,0
POWER_STORE_QUEUE_W_CORE_4,0,0
POWER_STORE_QUEUE_R_TAG_CORE_4,0,0
POWER_STORE_QUEUE_W_TAG_CORE_4,0,0
POWER_DATA_TLB_R_CORE_4,0,0
POWER_DATA_TLB_W_CORE_4,0,0
POWER_DATA_TLB_R_TAG_CORE_4,0,0
POWER_DATA_TLB_W_TAG_CORE_4,0,0
POWER_INT_REGFILE_R_CORE_4,0,0
POWER_INT_REGFILE_W_CORE_4,0,0
POWER_FP_REGFILE_R_CORE_4,0,0
POWER_FP_REGFILE_W_CORE_4,0,0
POWER_GP_REGISTER_R_CORE_4,0,0
POWER_GP_REGISTER_W_CORE_4,0,0
POWER_FP_REGISTER_R_CORE_4,0,0
POWER_FP_REGISTER_W_CORE_4,0,0
POWER_SEGMENT_REGISTER_R_CORE_4,0,0
POWER_SEGMENT_REGISTER_W_CORE_4,0,0
POWER_CONTROL_REGISTER_R_CORE_4,0,0
POWER_CONTROL_REGISTER_W_CORE_4,0,0
POWER_FLAG_REGISTER_R_CORE_4,0,0
POWER_FLAG_REGISTER_W_CORE_4,0,0
POWER_EXEC_BYPASS_CORE_4,0,0
POWER_LOAD_BYPASS_CORE_4,0,0
POWER_PIPELINE_CORE_4,0,0
POWER_DCACHE_MISS_BUF_R_CORE_4,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_4,0,0
POWER_DCACHE_MISS_BUF_W_CORE_4,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_4,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_4,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_4,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_4,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_4,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_4,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_4,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_4,0,0
POWER_DCACHE_WB_BUF_R_CORE_4,0,0
POWER_L2CACHE_WB_BUF_R_CORE_4,0,0
POWER_DCACHE_WB_BUF_W_CORE_4,0,0
POWER_L2CACHE_WB_BUF_W_CORE_4,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_4,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_4,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_4,0,0
POWER_DCACHE_R_CORE_4,0,0
POWER_L2CACHE_R_CORE_4,0,0
POWER_DCACHE_W_CORE_4,0,0
POWER_L2CACHE_W_CORE_4,0,0
POWER_DCACHE_R_TAG_CORE_4,0,0
POWER_L2CACHE_R_TAG_CORE_4,0,0
POWER_CONST_CACHE_R_CORE_4,0,0
POWER_CONST_CACHE_W_CORE_4,0,0
POWER_CONST_CACHE_R_TAG_CORE_4,0,0
POWER_CONST_CACHE_W_TAG_CORE_4,0,0
POWER_TEXTURE_CACHE_R_CORE_4,0,0
POWER_TEXTURE_CACHE_W_CORE_4,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_4,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_4,0,0
POWER_SHARED_MEM_R_CORE_4,0,0
POWER_SHARED_MEM_W_CORE_4,0,0
POWER_SHARED_MEM_R_TAG_CORE_4,0,0
POWER_SHARED_MEM_W_TAG_CORE_4,0,0
POWER_BLOCK_STATES_R_CORE_5,0,0
POWER_BLOCK_STATES_W_CORE_5,0,0
POWER_FETCH_QUEUE_R_CORE_5,0,0
POWER_FETCH_QUEUE_W_CORE_5,0,0
POWER_INST_QUEUE_R_CORE_5,0,0
POWER_INST_QUEUE_W_CORE_5,0,0
POWER_BR_PRED_R_CORE_5,0,0
POWER_BR_PRED_W_CORE_5,0,0
POWER_RAS_R_CORE_5,0,0
POWER_RAS_W_CORE_5,0,0
POWER_ICACHE_R_CORE_5,0,0
POWER_ICACHE_W_CORE_5,0,0
POWER_ICACHE_R_TAG_CORE_5,0,0
POWER_ICACHE_MISS_BUF_R_CORE_5,0,0
POWER_ICACHE_MISS_BUF_W_CORE_5,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_5,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_5,0,0
POWER_ICACHE_TOT_ACC_CORE_5,0,0
POWER_ICACHE_CONF_CORE_5,0,0
POWER_INST_DECODER_R_CORE_5,0,0
POWER_INST_DECODER_W_CORE_5,0,0
POWER_MICRO_OP_SEQ_R_CORE_5,0,0
POWER_MICRO_OP_SEQ_W_CORE_5,0,0
POWER_OPERAND_DECODER_R_CORE_5,0,0
POWER_OPERAND_DECODER_W_CORE_5,0,0
POWER_UOP_QUEUE_R_CORE_5,0,0
POWER_UOP_QUEUE_W_CORE_5,0,0
POWER_REG_RENAMING_TABLE_R_CORE_5,0,0
POWER_REG_RENAMING_TABLE_W_CORE_5,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_5,0,0
POWER_FREELIST_R_CORE_5,0,0
POWER_FREELIST_W_CORE_5,0,0
POWER_RESERVATION_STATION_R_CORE_5,0,0
POWER_RESERVATION_STATION_W_CORE_5,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_5,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_5,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_5,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_5,0,0
POWER_PAYLOAD_RAM_R_CORE_5,0,0
POWER_PAYLOAD_RAM_W_CORE_5,0,0
POWER_EX_ALU_R_CORE_5,0,0
POWER_EX_FPU_R_CORE_5,0,0
POWER_EX_MUL_R_CORE_5,0,0
POWER_EX_SFU_R_CORE_5,0,0
POWER_REORDER_BUF_R_CORE_5,0,0
POWER_REORDER_BUF_W_CORE_5,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_5,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_5,0,0
POWER_FP_RENAME_R_CORE_5,0,0
POWER_FP_RENAME_W_CORE_5,0,0
POWER_LOAD_QUEUE_R_CORE_5,0,0
POWER_LOAD_QUEUE_W_CORE_5,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_5,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_5,0,0
POWER_STORE_QUEUE_R_CORE_5,0,0
POWER_STORE_QUEUE_W_CORE_5,0,0
POWER_STORE_QUEUE_R_TAG_CORE_5,0,0
POWER_STORE_QUEUE_W_TAG_CORE_5,0,0
POWER_DATA_TLB_R_CORE_5,0,0
POWER_DATA_TLB_W_CORE_5,0,0
POWER_DATA_TLB_R_TAG_CORE_5,0,0
POWER_DATA_TLB_W_TAG_CORE_5,0,0
POWER_INT_REGFILE_R_CORE_5,0,0
POWER_INT_REGFILE_W_CORE_5,0,0
POWER_FP_REGFILE_R_CORE_5,0,0
POWER_FP_REGFILE_W_CORE_5,0,0
POWER_GP_REGISTER_R_CORE_5,0,0
POWER_GP_REGISTER_W_CORE_5,0,0
POWER_FP_REGISTER_R_CORE_5,0,0
POWER_FP_REGISTER_W_CORE_5,0,0
POWER_SEGMENT_REGISTER_R_CORE_5,0,0
POWER_SEGMENT_REGISTER_W_CORE_5,0,0
POWER_CONTROL_REGISTER_R_CORE_5,0,0
POWER_CONTROL_REGISTER_W_CORE_5,0,0
POWER_FLAG_REGISTER_R_CORE_5,0,0
POWER_FLAG_REGISTER_W_CORE_5,0,0
POWER_EXEC_BYPASS_CORE_5,0,0
POWER_LOAD_BYPASS_CORE_5,0,0
POWER_PIPELINE_CORE_5,0,0
POWER_DCACHE_MISS_BUF_R_CORE_5,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_5,0,0
POWER_DCACHE_MISS_BUF_W_CORE_5,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_5,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_5,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_5,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_5,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_5,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_5,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_5,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_5,0,0
POWER_DCACHE_WB_BUF_R_CORE_5,0,0
POWER_L2CACHE_WB_BUF_R_CORE_5,0,0
POWER_DCACHE_WB_BUF_W_CORE_5,0,0
POWER_L2CACHE_WB_BUF_W_CORE_5,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_5,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_5,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_5,0,0
POWER_DCACHE_R_CORE_5,0,0
POWER_L2CACHE_R_CORE_5,0,0
POWER_DCACHE_W_CORE_5,0,0
POWER_L2CACHE_W_CORE_5,0,0
POWER_DCACHE_R_TAG_CORE_5,0,0
POWER_L2CACHE_R_TAG_CORE_5,0,0
POWER_CONST_CACHE_R_CORE_5,0,0
POWER_CONST_CACHE_W_CORE_5,0,0
POWER_CONST_CACHE_R_TAG_CORE_5,0,0
POWER_CONST_CACHE_W_TAG_CORE_5,0,0
POWER_TEXTURE_CACHE_R_CORE_5,0,0
POWER_TEXTURE_CACHE_W_CORE_5,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_5,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_5,0,0
POWER_SHARED_MEM_R_CORE_5,0,0
POWER_SHARED_MEM_W_CORE_5,0,0
POWER_SHARED_MEM_R_TAG_CORE_5,0,0
POWER_SHARED_MEM_W_TAG_CORE_5,0,0
POWER_BLOCK_STATES_R_CORE_6,0,0
POWER_BLOCK_STATES_W_CORE_6,0,0
POWER_FETCH_QUEUE_R_CORE_6,0,0
POWER_FETCH_QUEUE_W_CORE_6,0,0
POWER_INST_QUEUE_R_CORE_6,0,0
POWER_INST_QUEUE_W_CORE_6,0,0
POWER_BR_PRED_R_CORE_6,0,0
POWER_BR_PRED_W_CORE_6,0,0
POWER_RAS_R_CORE_6,0,0
POWER_RAS_W_CORE_6,0,0
POWER_ICACHE_R_CORE_6,0,0
POWER_ICACHE_W_CORE_6,0,0
POWER_ICACHE_R_TAG_CORE_6,0,0
POWER_ICACHE_MISS_BUF_R_CORE_6,0,0
POWER_ICACHE_MISS_BUF_W_CORE_6,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_6,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_6,0,0
POWER_ICACHE_TOT_ACC_CORE_6,0,0
POWER_ICACHE_CONF_CORE_6,0,0
POWER_INST_DECODER_R_CORE_6,0,0
POWER_INST_DECODER_W_CORE_6,0,0
POWER_MICRO_OP_SEQ_R_CORE_6,0,0
POWER_MICRO_OP_SEQ_W_CORE_6,0,0
POWER_OPERAND_DECODER_R_CORE_6,0,0
POWER_OPERAND_DECODER_W_CORE_6,0,0
POWER_UOP_QUEUE_R_CORE_6,0,0
POWER_UOP_QUEUE_W_CORE_6,0,0
POWER_REG_RENAMING_TABLE_R_CORE_6,0,0
POWER_REG_RENAMING_TABLE_W_CORE_6,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_6,0,0
POWER_FREELIST_R_CORE_6,0,0
POWER_FREELIST_W_CORE_6,0,0
POWER_RESERVATION_STATION_R_CORE_6,0,0
POWER_RESERVATION_STATION_W_CORE_6,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_6,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_6,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_6,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_6,0,0
POWER_PAYLOAD_RAM_R_CORE_6,0,0
POWER_PAYLOAD_RAM_W_CORE_6,0,0
POWER_EX_ALU_R_CORE_6,0,0
POWER_EX_FPU_R_CORE_6,0,0
POWER_EX_MUL_R_CORE_6,0,0
POWER_EX_SFU_R_CORE_6,0,0
POWER_REORDER_BUF_R_CORE_6,0,0
POWER_REORDER_BUF_W_CORE_6,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_6,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_6,0,0
POWER_FP_RENAME_R_CORE_6,0,0
POWER_FP_RENAME_W_CORE_6,0,0
POWER_LOAD_QUEUE_R_CORE_6,0,0
POWER_LOAD_QUEUE_W_CORE_6,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_6,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_6,0,0
POWER_STORE_QUEUE_R_CORE_6,0,0
POWER_STORE_QUEUE_W_CORE_6,0,0
POWER_STORE_QUEUE_R_TAG_CORE_6,0,0
POWER_STORE_QUEUE_W_TAG_CORE_6,0,0
POWER_DATA_TLB_R_CORE_6,0,0
POWER_DATA_TLB_W_CORE_6,0,0
POWER_DATA_TLB_R_TAG_CORE_6,0,0
POWER_DATA_TLB_W_TAG_CORE_6,0,0
POWER_INT_REGFILE_R_CORE_6,0,0
POWER_INT_REGFILE_W_CORE_6,0,0
POWER_FP_REGFILE_R_CORE_6,0,0
POWER_FP_REGFILE_W_CORE_6,0,0
POWER_GP_REGISTER_R_CORE_6,0,0
POWER_GP_REGISTER_W_CORE_6,0,0
POWER_FP_REGISTER_R_CORE_6,0,0
POWER_FP_REGISTER_W_CORE_6,0,0
POWER_SEGMENT_REGISTER_R_CORE_6,0,0
POWER_SEGMENT_REGISTER_W_CORE_6,0,0
POWER_CONTROL_REGISTER_R_CORE_6,0,0
POWER_CONTROL_REGISTER_W_CORE_6,0,0
POWER_FLAG_REGISTER_R_CORE_6,0,0
POWER_FLAG_REGISTER_W_CORE_6,0,0
POWER_EXEC_BYPASS_CORE_6,0,0
POWER_LOAD_BYPASS_CORE_6,0,0
POWER_PIPELINE_CORE_6,0,0
POWER_DCACHE_MISS_BUF_R_CORE_6,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_6,0,0
POWER_DCACHE_MISS_BUF_W_CORE_6,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_6,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_6,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_6,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_6,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_6,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_6,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_6,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_6,0,0
POWER_DCACHE_WB_BUF_R_CORE_6,0,0
POWER_L2CACHE_WB_BUF_R_CORE_6,0,0
POWER_DCACHE_WB_BUF_W_CORE_6,0,0
POWER_L2CACHE_WB_BUF_W_CORE_6,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_6,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_6,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_6,0,0
POWER_DCACHE_R_CORE_6,0,0
POWER_L2CACHE_R_CORE_6,0,0
POWER_DCACHE_W_CORE_6,0,0
POWER_L2CACHE_W_CORE_6,0,0
POWER_DCACHE_R_TAG_CORE_6,0,0
POWER_L2CACHE_R_TAG_CORE_6,0,0
POWER_CONST_CACHE_R_CORE_6,0,0
POWER_CONST_CACHE_W_CORE_6,0,0
POWER_CONST_CACHE_R_TAG_CORE_6,0,0
POWER_CONST_CACHE_W_TAG_CORE_6,0,0
POWER_TEXTURE_CACHE_R_CORE_6,0,0
POWER_TEXTURE_CACHE_W_CORE_6,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_6,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_6,0,0
POWER_SHARED_MEM_R_CORE_6,0,0
POWER_SHARED_MEM_W_CORE_6,0,0
POWER_SHARED_MEM_R_TAG_CORE_6,0,0
POWER_SHARED_MEM_W_TAG_CORE_6,0,0
POWER_BLOCK_STATES_R_CORE_7,0,0
POWER_BLOCK_STATES_W_CORE_7,0,0
POWER_FETCH_QUEUE_R_CORE_7,0,0
POWER_FETCH_QUEUE_W_CORE_7,0,0
POWER_INST_QUEUE_R_CORE_7,0,0
POWER_INST_QUEUE_W_CORE_7,0,0
POWER_BR_PRED_R_CORE_7,0,0
POWER_BR_PRED_W_CORE_7,0,0
POWER_RAS_R_CORE_7,0,0
POWER_RAS_W_CORE_7,0,0
POWER_ICACHE_R_CORE_7,0,0
POWER_ICACHE_W_CORE_7,0,0
POWER_ICACHE_R_TAG_CORE_7,0,0
POWER_ICACHE_MISS_BUF_R_CORE_7,0,0
POWER_ICACHE_MISS_BUF_W_CORE_7,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_7,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_7,0,0
POWER_ICACHE_TOT_ACC_CORE_7,0,0
POWER_ICACHE_CONF_CORE_7,0,0
POWER_INST_DECODER_R_CORE_7,0,0
POWER_INST_DECODER_W_CORE_7,0,0
POWER_MICRO_OP_SEQ_R_CORE_7,0,0
POWER_MICRO_OP_SEQ_W_CORE_7,0,0
POWER_OPERAND_DECODER_R_CORE_7,0,0
POWER_OPERAND_DECODER_W_CORE_7,0,0
POWER_UOP_QUEUE_R_CORE_7,0,0
POWER_UOP_QUEUE_W_CORE_7,0,0
POWER_REG_RENAMING_TABLE_R_CORE_7,0,0
POWER_REG_RENAMING_TABLE_W_CORE_7,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_7,0,0
POWER_FREELIST_R_CORE_7,0,0
POWER_FREELIST_W_CORE_7,0,0
POWER_RESERVATION_STATION_R_CORE_7,0,0
POWER_RESERVATION_STATION_W_CORE_7,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_7,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_7,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_7,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_7,0,0
POWER_PAYLOAD_RAM_R_CORE_7,0,0
POWER_PAYLOAD_RAM_W_CORE_7,0,0
POWER_EX_ALU_R_CORE_7,0,0
POWER_EX_FPU_R_CORE_7,0,0
POWER_EX_MUL_R_CORE_7,0,0
POWER_EX_SFU_R_CORE_7,0,0
POWER_REORDER_BUF_R_CORE_7,0,0
POWER_REORDER_BUF_W_CORE_7,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_7,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_7,0,0
POWER_FP_RENAME_R_CORE_7,0,0
POWER_FP_RENAME_W_CORE_7,0,0
POWER_LOAD_QUEUE_R_CORE_7,0,0
POWER_LOAD_QUEUE_W_CORE_7,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_7,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_7,0,0
POWER_STORE_QUEUE_R_CORE_7,0,0
POWER_STORE_QUEUE_W_CORE_7,0,0
POWER_STORE_QUEUE_R_TAG_CORE_7,0,0
POWER_STORE_QUEUE_W_TAG_CORE_7,0,0
POWER_DATA_TLB_R_CORE_7,0,0
POWER_DATA_TLB_W_CORE_7,0,0
POWER_DATA_TLB_R_TAG_CORE_7,0,0
POWER_DATA_TLB_W_TAG_CORE_7,0,0
POWER_INT_REGFILE_R_CORE_7,0,0
POWER_INT_REGFILE_W_CORE_7,0,0
POWER_FP_REGFILE_R_CORE_7,0,0
POWER_FP_REGFILE_W_CORE_7,0,0
POWER_GP_REGISTER_R_CORE_7,0,0
POWER_GP_REGISTER_W_CORE_7,0,0
POWER_FP_REGISTER_R_CORE_7,0,0
POWER_FP_REGISTER_W_CORE_7,0,0
POWER_SEGMENT_REGISTER_R_CORE_7,0,0
POWER_SEGMENT_REGISTER_W_CORE_7,0,0
POWER_CONTROL_REGISTER_R_CORE_7,0,0
POWER_CONTROL_REGISTER_W_CORE_7,0,0
POWER_FLAG_REGISTER_R_CORE_7,0,0
POWER_FLAG_REGISTER_W_CORE_7,0,0
POWER_EXEC_BYPASS_CORE_7,0,0
POWER_LOAD_BYPASS_CORE_7,0,0
POWER_PIPELINE_CORE_7,0,0
POWER_DCACHE_MISS_BUF_R_CORE_7,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_7,0,0
POWER_DCACHE_MISS_BUF_W_CORE_7,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_7,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_7,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_7,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_7,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_7,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_7,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_7,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_7,0,0
POWER_DCACHE_WB_BUF_R_CORE_7,0,0
POWER_L2CACHE_WB_BUF_R_CORE_7,0,0
POWER_DCACHE_WB_BUF_W_CORE_7,0,0
POWER_L2CACHE_WB_BUF_W_CORE_7,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_7,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_7,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_7,0,0
POWER_DCACHE_R_CORE_7,0,0
POWER_L2CACHE_R_CORE_7,0,0
POWER_DCACHE_W_CORE_7,0,0
POWER_L2CACHE_W_CORE_7,0,0
POWER_DCACHE_R_TAG_CORE_7,0,0
POWER_L2CACHE_R_TAG_CORE_7,0,0
POWER_CONST_CACHE_R_CORE_7,0,0
POWER_CONST_CACHE_W_CORE_7,0,0
POWER_CONST_CACHE_R_TAG_CORE_7,0,0
POWER_CONST_CACHE_W_TAG_CORE_7,0,0
POWER_TEXTURE_CACHE_R_CORE_7,0,0
POWER_TEXTURE_CACHE_W_CORE_7,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_7,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_7,0,0
POWER_SHARED_MEM_R_CORE_7,0,0
POWER_SHARED_MEM_W_CORE_7,0,0
POWER_SHARED_MEM_R_TAG_CORE_7,0,0
POWER_SHARED_MEM_W_TAG_CORE_7,0,0
POWER_BLOCK_STATES_R_CORE_8,0,0
POWER_BLOCK_STATES_W_CORE_8,0,0
POWER_FETCH_QUEUE_R_CORE_8,0,0
POWER_FETCH_QUEUE_W_CORE_8,0,0
POWER_INST_QUEUE_R_CORE_8,0,0
POWER_INST_QUEUE_W_CORE_8,0,0
POWER_BR_PRED_R_CORE_8,0,0
POWER_BR_PRED_W_CORE_8,0,0
POWER_RAS_R_CORE_8,0,0
POWER_RAS_W_CORE_8,0,0
POWER_ICACHE_R_CORE_8,0,0
POWER_ICACHE_W_CORE_8,0,0
POWER_ICACHE_R_TAG_CORE_8,0,0
POWER_ICACHE_MISS_BUF_R_CORE_8,0,0
POWER_ICACHE_MISS_BUF_W_CORE_8,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_8,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_8,0,0
POWER_ICACHE_TOT_ACC_CORE_8,0,0
POWER_ICACHE_CONF_CORE_8,0,0
POWER_INST_DECODER_R_CORE_8,0,0
POWER_INST_DECODER_W_CORE_8,0,0
POWER_MICRO_OP_SEQ_R_CORE_8,0,0
POWER_MICRO_OP_SEQ_W_CORE_8,0,0
POWER_OPERAND_DECODER_R_CORE_8,0,0
POWER_OPERAND_DECODER_W_CORE_8,0,0
POWER_UOP_QUEUE_R_CORE_8,0,0
POWER_UOP_QUEUE_W_CORE_8,0,0
POWER_REG_RENAMING_TABLE_R_CORE_8,0,0
POWER_REG_RENAMING_TABLE_W_CORE_8,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_8,0,0
POWER_FREELIST_R_CORE_8,0,0
POWER_FREELIST_W_CORE_8,0,0
POWER_RESERVATION_STATION_R_CORE_8,0,0
POWER_RESERVATION_STATION_W_CORE_8,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_8,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_8,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_8,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_8,0,0
POWER_PAYLOAD_RAM_R_CORE_8,0,0
POWER_PAYLOAD_RAM_W_CORE_8,0,0
POWER_EX_ALU_R_CORE_8,0,0
POWER_EX_FPU_R_CORE_8,0,0
POWER_EX_MUL_R_CORE_8,0,0
POWER_EX_SFU_R_CORE_8,0,0
POWER_REORDER_BUF_R_CORE_8,0,0
POWER_REORDER_BUF_W_CORE_8,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_8,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_8,0,0
POWER_FP_RENAME_R_CORE_8,0,0
POWER_FP_RENAME_W_CORE_8,0,0
POWER_LOAD_QUEUE_R_CORE_8,0,0
POWER_LOAD_QUEUE_W_CORE_8,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_8,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_8,0,0
POWER_STORE_QUEUE_R_CORE_8,0,0
POWER_STORE_QUEUE_W_CORE_8,0,0
POWER_STORE_QUEUE_R_TAG_CORE_8,0,0
POWER_STORE_QUEUE_W_TAG_CORE_8,0,0
POWER_DATA_TLB_R_CORE_8,0,0
POWER_DATA_TLB_W_CORE_8,0,0
POWER_DATA_TLB_R_TAG_CORE_8,0,0
POWER_DATA_TLB_W_TAG_CORE_8,0,0
POWER_INT_REGFILE_R_CORE_8,0,0
POWER_INT_REGFILE_W_CORE_8,0,0
POWER_FP_REGFILE_R_CORE_8,0,0
POWER_FP_REGFILE_W_CORE_8,0,0
POWER_GP_REGISTER_R_CORE_8,0,0
POWER_GP_REGISTER_W_CORE_8,0,0
POWER_FP_REGISTER_R_CORE_8,0,0
POWER_FP_REGISTER_W_CORE_8,0,0
POWER_SEGMENT_REGISTER_R_CORE_8,0,0
POWER_SEGMENT_REGISTER_W_CORE_8,0,0
POWER_CONTROL_REGISTER_R_CORE_8,0,0
POWER_CONTROL_REGISTER_W_CORE_8,0,0
POWER_FLAG_REGISTER_R_CORE_8,0,0
POWER_FLAG_REGISTER_W_CORE_8,0,0
POWER_EXEC_BYPASS_CORE_8,0,0
POWER_LOAD_BYPASS_CORE_8,0,0
POWER_PIPELINE_CORE_8,0,0
POWER_DCACHE_MISS_BUF_R_CORE_8,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_8,0,0
POWER_DCACHE_MISS_BUF_W_CORE_8,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_8,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_8,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_8,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_8,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_8,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_8,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_8,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_8,0,0
POWER_DCACHE_WB_BUF_R_CORE_8,0,0
POWER_L2CACHE_WB_BUF_R_CORE_8,0,0
POWER_DCACHE_WB_BUF_W_CORE_8,0,0
POWER_L2CACHE_WB_BUF_W_CORE_8,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_8,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_8,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_8,0,0
POWER_DCACHE_R_CORE_8,0,0
POWER_L2CACHE_R_CORE_8,0,0
POWER_DCACHE_W_CORE_8,0,0
POWER_L2CACHE_W_CORE_8,0,0
POWER_DCACHE_R_TAG_CORE_8,0,0
POWER_L2CACHE_R_TAG_CORE_8,0,0
POWER_CONST_CACHE_R_CORE_8,0,0
POWER_CONST_CACHE_W_CORE_8,0,0
POWER_CONST_CACHE_R_TAG_CORE_8,0,0
POWER_CONST_CACHE_W_TAG_CORE_8,0,0
POWER_TEXTURE_CACHE_R_CORE_8,0,0
POWER_TEXTURE_CACHE_W_CORE_8,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_8,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_8,0,0
POWER_SHARED_MEM_R_CORE_8,0,0
POWER_SHARED_MEM_W_CORE_8,0,0
POWER_SHARED_MEM_R_TAG_CORE_8,0,0
POWER_SHARED_MEM_W_TAG_CORE_8,0,0
POWER_BLOCK_STATES_R_CORE_9,0,0
POWER_BLOCK_STATES_W_CORE_9,0,0
POWER_FETCH_QUEUE_R_CORE_9,0,0
POWER_FETCH_QUEUE_W_CORE_9,0,0
POWER_INST_QUEUE_R_CORE_9,0,0
POWER_INST_QUEUE_W_CORE_9,0,0
POWER_BR_PRED_R_CORE_9,0,0
POWER_BR_PRED_W_CORE_9,0,0
POWER_RAS_R_CORE_9,0,0
POWER_RAS_W_CORE_9,0,0
POWER_ICACHE_R_CORE_9,0,0
POWER_ICACHE_W_CORE_9,0,0
POWER_ICACHE_R_TAG_CORE_9,0,0
POWER_ICACHE_MISS_BUF_R_CORE_9,0,0
POWER_ICACHE_MISS_BUF_W_CORE_9,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_9,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_9,0,0
POWER_ICACHE_TOT_ACC_CORE_9,0,0
POWER_ICACHE_CONF_CORE_9,0,0
POWER_INST_DECODER_R_CORE_9,0,0
POWER_INST_DECODER_W_CORE_9,0,0
POWER_MICRO_OP_SEQ_R_CORE_9,0,0
POWER_MICRO_OP_SEQ_W_CORE_9,0,0
POWER_OPERAND_DECODER_R_CORE_9,0,0
POWER_OPERAND_DECODER_W_CORE_9,0,0
POWER_UOP_QUEUE_R_CORE_9,0,0
POWER_UOP_QUEUE_W_CORE_9,0,0
POWER_REG_RENAMING_TABLE_R_CORE_9,0,0
POWER_REG_RENAMING_TABLE_W_CORE_9,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_9,0,0
POWER_FREELIST_R_CORE_9,0,0
POWER_FREELIST_W_CORE_9,0,0
POWER_RESERVATION_STATION_R_CORE_9,0,0
POWER_RESERVATION_STATION_W_CORE_9,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_9,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_9,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_9,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_9,0,0
POWER_PAYLOAD_RAM_R_CORE_9,0,0
POWER_PAYLOAD_RAM_W_CORE_9,0,0
POWER_EX_ALU_R_CORE_9,0,0
POWER_EX_FPU_R_CORE_9,0,0
POWER_EX_MUL_R_CORE_9,0,0
POWER_EX_SFU_R_CORE_9,0,0
POWER_REORDER_BUF_R_CORE_9,0,0
POWER_REORDER_BUF_W_CORE_9,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_9,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_9,0,0
POWER_FP_RENAME_R_CORE_9,0,0
POWER_FP_RENAME_W_CORE_9,0,0
POWER_LOAD_QUEUE_R_CORE_9,0,0
POWER_LOAD_QUEUE_W_CORE_9,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_9,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_9,0,0
POWER_STORE_QUEUE_R_CORE_9,0,0
POWER_STORE_QUEUE_W_CORE_9,0,0
POWER_STORE_QUEUE_R_TAG_CORE_9,0,0
POWER_STORE_QUEUE_W_TAG_CORE_9,0,0
POWER_DATA_TLB_R_CORE_9,0,0
POWER_DATA_TLB_W_CORE_9,0,0
POWER_DATA_TLB_R_TAG_CORE_9,0,0
POWER_DATA_TLB_W_TAG_CORE_9,0,0
POWER_INT_REGFILE_R_CORE_9,0,0
POWER_INT_REGFILE_W_CORE_9,0,0
POWER_FP_REGFILE_R_CORE_9,0,0
POWER_FP_REGFILE_W_CORE_9,0,0
POWER_GP_REGISTER_R_CORE_9,0,0
POWER_GP_REGISTER_W_CORE_9,0,0
POWER_FP_REGISTER_R_CORE_9,0,0
POWER_FP_REGISTER_W_CORE_9,0,0
POWER_SEGMENT_REGISTER_R_CORE_9,0,0
POWER_SEGMENT_REGISTER_W_CORE_9,0,0
POWER_CONTROL_REGISTER_R_CORE_9,0,0
POWER_CONTROL_REGISTER_W_CORE_9,0,0
POWER_FLAG_REGISTER_R_CORE_9,0,0
POWER_FLAG_REGISTER_W_CORE_9,0,0
POWER_EXEC_BYPASS_CORE_9,0,0
POWER_LOAD_BYPASS_CORE_9,0,0
POWER_PIPELINE_CORE_9,0,0
POWER_DCACHE_MISS_BUF_R_CORE_9,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_9,0,0
POWER_DCACHE_MISS_BUF_W_CORE_9,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_9,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_9,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_9,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_9,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_9,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_9,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_9,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_9,0,0
POWER_DCACHE_WB_BUF_R_CORE_9,0,0
POWER_L2CACHE_WB_BUF_R_CORE_9,0,0
POWER_DCACHE_WB_BUF_W_CORE_9,0,0
POWER_L2CACHE_WB_BUF_W_CORE_9,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_9,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_9,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_9,0,0
POWER_DCACHE_R_CORE_9,0,0
POWER_L2CACHE_R_CORE_9,0,0
POWER_DCACHE_W_CORE_9,0,0
POWER_L2CACHE_W_CORE_9,0,0
POWER_DCACHE_R_TAG_CORE_9,0,0
POWER_L2CACHE_R_TAG_CORE_9,0,0
POWER_CONST_CACHE_R_CORE_9,0,0
POWER_CONST_CACHE_W_CORE_9,0,0
POWER_CONST_CACHE_R_TAG_CORE_9,0,0
POWER_CONST_CACHE_W_TAG_CORE_9,0,0
POWER_TEXTURE_CACHE_R_CORE_9,0,0
POWER_TEXTURE_CACHE_W_CORE_9,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_9,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_9,0,0
POWER_SHARED_MEM_R_CORE_9,0,0
POWER_SHARED_MEM_W_CORE_9,0,0
POWER_SHARED_MEM_R_TAG_CORE_9,0,0
POWER_SHARED_MEM_W_TAG_CORE_9,0,0
POWER_BLOCK_STATES_R_CORE_10,0,0
POWER_BLOCK_STATES_W_CORE_10,0,0
POWER_FETCH_QUEUE_R_CORE_10,0,0
POWER_FETCH_QUEUE_W_CORE_10,0,0
POWER_INST_QUEUE_R_CORE_10,0,0
POWER_INST_QUEUE_W_CORE_10,0,0
POWER_BR_PRED_R_CORE_10,0,0
POWER_BR_PRED_W_CORE_10,0,0
POWER_RAS_R_CORE_10,0,0
POWER_RAS_W_CORE_10,0,0
POWER_ICACHE_R_CORE_10,0,0
POWER_ICACHE_W_CORE_10,0,0
POWER_ICACHE_R_TAG_CORE_10,0,0
POWER_ICACHE_MISS_BUF_R_CORE_10,0,0
POWER_ICACHE_MISS_BUF_W_CORE_10,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_10,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_10,0,0
POWER_ICACHE_TOT_ACC_CORE_10,0,0
POWER_ICACHE_CONF_CORE_10,0,0
POWER_INST_DECODER_R_CORE_10,0,0
POWER_INST_DECODER_W_CORE_10,0,0
POWER_MICRO_OP_SEQ_R_CORE_10,0,0
POWER_MICRO_OP_SEQ_W_CORE_10,0,0
POWER_OPERAND_DECODER_R_CORE_10,0,0
POWER_OPERAND_DECODER_W_CORE_10,0,0
POWER_UOP_QUEUE_R_CORE_10,0,0
POWER_UOP_QUEUE_W_CORE_10,0,0
POWER_REG_RENAMING_TABLE_R_CORE_10,0,0
POWER_REG_RENAMING_TABLE_W_CORE_10,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_10,0,0
POWER_FREELIST_R_CORE_10,0,0
POWER_FREELIST_W_CORE_10,0,0
POWER_RESERVATION_STATION_R_CORE_10,0,0
POWER_RESERVATION_STATION_W_CORE_10,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_10,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_10,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_10,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_10,0,0
POWER_PAYLOAD_RAM_R_CORE_10,0,0
POWER_PAYLOAD_RAM_W_CORE_10,0,0
POWER_EX_ALU_R_CORE_10,0,0
POWER_EX_FPU_R_CORE_10,0,0
POWER_EX_MUL_R_CORE_10,0,0
POWER_EX_SFU_R_CORE_10,0,0
POWER_REORDER_BUF_R_CORE_10,0,0
POWER_REORDER_BUF_W_CORE_10,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_10,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_10,0,0
POWER_FP_RENAME_R_CORE_10,0,0
POWER_FP_RENAME_W_CORE_10,0,0
POWER_LOAD_QUEUE_R_CORE_10,0,0
POWER_LOAD_QUEUE_W_CORE_10,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_10,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_10,0,0
POWER_STORE_QUEUE_R_CORE_10,0,0
POWER_STORE_QUEUE_W_CORE_10,0,0
POWER_STORE_QUEUE_R_TAG_CORE_10,0,0
POWER_STORE_QUEUE_W_TAG_CORE_10,0,0
POWER_DATA_TLB_R_CORE_10,0,0
POWER_DATA_TLB_W_CORE_10,0,0
POWER_DATA_TLB_R_TAG_CORE_10,0,0
POWER_DATA_TLB_W_TAG_CORE_10,0,0
POWER_INT_REGFILE_R_CORE_10,0,0
POWER_INT_REGFILE_W_CORE_10,0,0
POWER_FP_REGFILE_R_CORE_10,0,0
POWER_FP_REGFILE_W_CORE_10,0,0
POWER_GP_REGISTER_R_CORE_10,0,0
POWER_GP_REGISTER_W_CORE_10,0,0
POWER_FP_REGISTER_R_CORE_10,0,0
POWER_FP_REGISTER_W_CORE_10,0,0
POWER_SEGMENT_REGISTER_R_CORE_10,0,0
POWER_SEGMENT_REGISTER_W_CORE_10,0,0
POWER_CONTROL_REGISTER_R_CORE_10,0,0
POWER_CONTROL_REGISTER_W_CORE_10,0,0
POWER_FLAG_REGISTER_R_CORE_10,0,0
POWER_FLAG_REGISTER_W_CORE_10,0,0
POWER_EXEC_BYPASS_CORE_10,0,0
POWER_LOAD_BYPASS_CORE_10,0,0
POWER_PIPELINE_CORE_10,0,0
POWER_DCACHE_MISS_BUF_R_CORE_10,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_10,0,0
POWER_DCACHE_MISS_BUF_W_CORE_10,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_10,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_10,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_10,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_10,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_10,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_10,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_10,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_10,0,0
POWER_DCACHE_WB_BUF_R_CORE_10,0,0
POWER_L2CACHE_WB_BUF_R_CORE_10,0,0
POWER_DCACHE_WB_BUF_W_CORE_10,0,0
POWER_L2CACHE_WB_BUF_W_CORE_10,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_10,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_10,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_10,0,0
POWER_DCACHE_R_CORE_10,0,0
POWER_L2CACHE_R_CORE_10,0,0
POWER_DCACHE_W_CORE_10,0,0
POWER_L2CACHE_W_CORE_10,0,0
POWER_DCACHE_R_TAG_CORE_10,0,0
POWER_L2CACHE_R_TAG_CORE_10,0,0
POWER_CONST_CACHE_R_CORE_10,0,0
POWER_CONST_CACHE_W_CORE_10,0,0
POWER_CONST_CACHE_R_TAG_CORE_10,0,0
POWER_CONST_CACHE_W_TAG_CORE_10,0,0
POWER_TEXTURE_CACHE_R_CORE_10,0,0
POWER_TEXTURE_CACHE_W_CORE_10,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_10,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_10,0,0
POWER_SHARED_MEM_R_CORE_10,0,0
POWER_SHARED_MEM_W_CORE_10,0,0
POWER_SHARED_MEM_R_TAG_CORE_10,0,0
POWER_SHARED_MEM_W_TAG_CORE_10,0,0
POWER_BLOCK_STATES_R_CORE_11,0,0
POWER_BLOCK_STATES_W_CORE_11,0,0
POWER_FETCH_QUEUE_R_CORE_11,0,0
POWER_FETCH_QUEUE_W_CORE_11,0,0
POWER_INST_QUEUE_R_CORE_11,0,0
POWER_INST_QUEUE_W_CORE_11,0,0
POWER_BR_PRED_R_CORE_11,0,0
POWER_BR_PRED_W_CORE_11,0,0
POWER_RAS_R_CORE_11,0,0
POWER_RAS_W_CORE_11,0,0
POWER_ICACHE_R_CORE_11,0,0
POWER_ICACHE_W_CORE_11,0,0
POWER_ICACHE_R_TAG_CORE_11,0,0
POWER_ICACHE_MISS_BUF_R_CORE_11,0,0
POWER_ICACHE_MISS_BUF_W_CORE_11,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_11,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_11,0,0
POWER_ICACHE_TOT_ACC_CORE_11,0,0
POWER_ICACHE_CONF_CORE_11,0,0
POWER_INST_DECODER_R_CORE_11,0,0
POWER_INST_DECODER_W_CORE_11,0,0
POWER_MICRO_OP_SEQ_R_CORE_11,0,0
POWER_MICRO_OP_SEQ_W_CORE_11,0,0
POWER_OPERAND_DECODER_R_CORE_11,0,0
POWER_OPERAND_DECODER_W_CORE_11,0,0
POWER_UOP_QUEUE_R_CORE_11,0,0
POWER_UOP_QUEUE_W_CORE_11,0,0
POWER_REG_RENAMING_TABLE_R_CORE_11,0,0
POWER_REG_RENAMING_TABLE_W_CORE_11,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_11,0,0
POWER_FREELIST_R_CORE_11,0,0
POWER_FREELIST_W_CORE_11,0,0
POWER_RESERVATION_STATION_R_CORE_11,0,0
POWER_RESERVATION_STATION_W_CORE_11,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_11,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_11,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_11,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_11,0,0
POWER_PAYLOAD_RAM_R_CORE_11,0,0
POWER_PAYLOAD_RAM_W_CORE_11,0,0
POWER_EX_ALU_R_CORE_11,0,0
POWER_EX_FPU_R_CORE_11,0,0
POWER_EX_MUL_R_CORE_11,0,0
POWER_EX_SFU_R_CORE_11,0,0
POWER_REORDER_BUF_R_CORE_11,0,0
POWER_REORDER_BUF_W_CORE_11,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_11,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_11,0,0
POWER_FP_RENAME_R_CORE_11,0,0
POWER_FP_RENAME_W_CORE_11,0,0
POWER_LOAD_QUEUE_R_CORE_11,0,0
POWER_LOAD_QUEUE_W_CORE_11,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_11,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_11,0,0
POWER_STORE_QUEUE_R_CORE_11,0,0
POWER_STORE_QUEUE_W_CORE_11,0,0
POWER_STORE_QUEUE_R_TAG_CORE_11,0,0
POWER_STORE_QUEUE_W_TAG_CORE_11,0,0
POWER_DATA_TLB_R_CORE_11,0,0
POWER_DATA_TLB_W_CORE_11,0,0
POWER_DATA_TLB_R_TAG_CORE_11,0,0
POWER_DATA_TLB_W_TAG_CORE_11,0,0
POWER_INT_REGFILE_R_CORE_11,0,0
POWER_INT_REGFILE_W_CORE_11,0,0
POWER_FP_REGFILE_R_CORE_11,0,0
POWER_FP_REGFILE_W_CORE_11,0,0
POWER_GP_REGISTER_R_CORE_11,0,0
POWER_GP_REGISTER_W_CORE_11,0,0
POWER_FP_REGISTER_R_CORE_11,0,0
POWER_FP_REGISTER_W_CORE_11,0,0
POWER_SEGMENT_REGISTER_R_CORE_11,0,0
POWER_SEGMENT_REGISTER_W_CORE_11,0,0
POWER_CONTROL_REGISTER_R_CORE_11,0,0
POWER_CONTROL_REGISTER_W_CORE_11,0,0
POWER_FLAG_REGISTER_R_CORE_11,0,0
POWER_FLAG_REGISTER_W_CORE_11,0,0
POWER_EXEC_BYPASS_CORE_11,0,0
POWER_LOAD_BYPASS_CORE_11,0,0
POWER_PIPELINE_CORE_11,0,0
POWER_DCACHE_MISS_BUF_R_CORE_11,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_11,0,0
POWER_DCACHE_MISS_BUF_W_CORE_11,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_11,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_11,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_11,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_11,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_11,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_11,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_11,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_11,0,0
POWER_DCACHE_WB_BUF_R_CORE_11,0,0
POWER_L2CACHE_WB_BUF_R_CORE_11,0,0
POWER_DCACHE_WB_BUF_W_CORE_11,0,0
POWER_L2CACHE_WB_BUF_W_CORE_11,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_11,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_11,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_11,0,0
POWER_DCACHE_R_CORE_11,0,0
POWER_L2CACHE_R_CORE_11,0,0
POWER_DCACHE_W_CORE_11,0,0
POWER_L2CACHE_W_CORE_11,0,0
POWER_DCACHE_R_TAG_CORE_11,0,0
POWER_L2CACHE_R_TAG_CORE_11,0,0
POWER_CONST_CACHE_R_CORE_11,0,0
POWER_CONST_CACHE_W_CORE_11,0,0
POWER_CONST_CACHE_R_TAG_CORE_11,0,0
POWER_CONST_CACHE_W_TAG_CORE_11,0,0
POWER_TEXTURE_CACHE_R_CORE_11,0,0
POWER_TEXTURE_CACHE_W_CORE_11,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_11,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_11,0,0
POWER_SHARED_MEM_R_CORE_11,0,0
POWER_SHARED_MEM_W_CORE_11,0,0
POWER_SHARED_MEM_R_TAG_CORE_11,0,0
POWER_SHARED_MEM_W_TAG_CORE_11,0,0
POWER_BLOCK_STATES_R_CORE_12,0,0
POWER_BLOCK_STATES_W_CORE_12,0,0
POWER_FETCH_QUEUE_R_CORE_12,0,0
POWER_FETCH_QUEUE_W_CORE_12,0,0
POWER_INST_QUEUE_R_CORE_12,0,0
POWER_INST_QUEUE_W_CORE_12,0,0
POWER_BR_PRED_R_CORE_12,0,0
POWER_BR_PRED_W_CORE_12,0,0
POWER_RAS_R_CORE_12,0,0
POWER_RAS_W_CORE_12,0,0
POWER_ICACHE_R_CORE_12,0,0
POWER_ICACHE_W_CORE_12,0,0
POWER_ICACHE_R_TAG_CORE_12,0,0
POWER_ICACHE_MISS_BUF_R_CORE_12,0,0
POWER_ICACHE_MISS_BUF_W_CORE_12,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_12,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_12,0,0
POWER_ICACHE_TOT_ACC_CORE_12,0,0
POWER_ICACHE_CONF_CORE_12,0,0
POWER_INST_DECODER_R_CORE_12,0,0
POWER_INST_DECODER_W_CORE_12,0,0
POWER_MICRO_OP_SEQ_R_CORE_12,0,0
POWER_MICRO_OP_SEQ_W_CORE_12,0,0
POWER_OPERAND_DECODER_R_CORE_12,0,0
POWER_OPERAND_DECODER_W_CORE_12,0,0
POWER_UOP_QUEUE_R_CORE_12,0,0
POWER_UOP_QUEUE_W_CORE_12,0,0
POWER_REG_RENAMING_TABLE_R_CORE_12,0,0
POWER_REG_RENAMING_TABLE_W_CORE_12,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_12,0,0
POWER_FREELIST_R_CORE_12,0,0
POWER_FREELIST_W_CORE_12,0,0
POWER_RESERVATION_STATION_R_CORE_12,0,0
POWER_RESERVATION_STATION_W_CORE_12,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_12,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_12,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_12,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_12,0,0
POWER_PAYLOAD_RAM_R_CORE_12,0,0
POWER_PAYLOAD_RAM_W_CORE_12,0,0
POWER_EX_ALU_R_CORE_12,0,0
POWER_EX_FPU_R_CORE_12,0,0
POWER_EX_MUL_R_CORE_12,0,0
POWER_EX_SFU_R_CORE_12,0,0
POWER_REORDER_BUF_R_CORE_12,0,0
POWER_REORDER_BUF_W_CORE_12,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_12,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_12,0,0
POWER_FP_RENAME_R_CORE_12,0,0
POWER_FP_RENAME_W_CORE_12,0,0
POWER_LOAD_QUEUE_R_CORE_12,0,0
POWER_LOAD_QUEUE_W_CORE_12,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_12,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_12,0,0
POWER_STORE_QUEUE_R_CORE_12,0,0
POWER_STORE_QUEUE_W_CORE_12,0,0
POWER_STORE_QUEUE_R_TAG_CORE_12,0,0
POWER_STORE_QUEUE_W_TAG_CORE_12,0,0
POWER_DATA_TLB_R_CORE_12,0,0
POWER_DATA_TLB_W_CORE_12,0,0
POWER_DATA_TLB_R_TAG_CORE_12,0,0
POWER_DATA_TLB_W_TAG_CORE_12,0,0
POWER_INT_REGFILE_R_CORE_12,0,0
POWER_INT_REGFILE_W_CORE_12,0,0
POWER_FP_REGFILE_R_CORE_12,0,0
POWER_FP_REGFILE_W_CORE_12,0,0
POWER_GP_REGISTER_R_CORE_12,0,0
POWER_GP_REGISTER_W_CORE_12,0,0
POWER_FP_REGISTER_R_CORE_12,0,0
POWER_FP_REGISTER_W_CORE_12,0,0
POWER_SEGMENT_REGISTER_R_CORE_12,0,0
POWER_SEGMENT_REGISTER_W_CORE_12,0,0
POWER_CONTROL_REGISTER_R_CORE_12,0,0
POWER_CONTROL_REGISTER_W_CORE_12,0,0
POWER_FLAG_REGISTER_R_CORE_12,0,0
POWER_FLAG_REGISTER_W_CORE_12,0,0
POWER_EXEC_BYPASS_CORE_12,0,0
POWER_LOAD_BYPASS_CORE_12,0,0
POWER_PIPELINE_CORE_12,0,0
POWER_DCACHE_MISS_BUF_R_CORE_12,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_12,0,0
POWER_DCACHE_MISS_BUF_W_CORE_12,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_12,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_12,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_12,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_12,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_12,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_12,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_12,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_12,0,0
POWER_DCACHE_WB_BUF_R_CORE_12,0,0
POWER_L2CACHE_WB_BUF_R_CORE_12,0,0
POWER_DCACHE_WB_BUF_W_CORE_12,0,0
POWER_L2CACHE_WB_BUF_W_CORE_12,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_12,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_12,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_12,0,0
POWER_DCACHE_R_CORE_12,0,0
POWER_L2CACHE_R_CORE_12,0,0
POWER_DCACHE_W_CORE_12,0,0
POWER_L2CACHE_W_CORE_12,0,0
POWER_DCACHE_R_TAG_CORE_12,0,0
POWER_L2CACHE_R_TAG_CORE_12,0,0
POWER_CONST_CACHE_R_CORE_12,0,0
POWER_CONST_CACHE_W_CORE_12,0,0
POWER_CONST_CACHE_R_TAG_CORE_12,0,0
POWER_CONST_CACHE_W_TAG_CORE_12,0,0
POWER_TEXTURE_CACHE_R_CORE_12,0,0
POWER_TEXTURE_CACHE_W_CORE_12,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_12,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_12,0,0
POWER_SHARED_MEM_R_CORE_12,0,0
POWER_SHARED_MEM_W_CORE_12,0,0
POWER_SHARED_MEM_R_TAG_CORE_12,0,0
POWER_SHARED_MEM_W_TAG_CORE_12,0,0
POWER_BLOCK_STATES_R_CORE_13,0,0
POWER_BLOCK_STATES_W_CORE_13,0,0
POWER_FETCH_QUEUE_R_CORE_13,0,0
POWER_FETCH_QUEUE_W_CORE_13,0,0
POWER_INST_QUEUE_R_CORE_13,0,0
POWER_INST_QUEUE_W_CORE_13,0,0
POWER_BR_PRED_R_CORE_13,0,0
POWER_BR_PRED_W_CORE_13,0,0
POWER_RAS_R_CORE_13,0,0
POWER_RAS_W_CORE_13,0,0
POWER_ICACHE_R_CORE_13,0,0
POWER_ICACHE_W_CORE_13,0,0
POWER_ICACHE_R_TAG_CORE_13,0,0
POWER_ICACHE_MISS_BUF_R_CORE_13,0,0
POWER_ICACHE_MISS_BUF_W_CORE_13,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_13,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_13,0,0
POWER_ICACHE_TOT_ACC_CORE_13,0,0
POWER_ICACHE_CONF_CORE_13,0,0
POWER_INST_DECODER_R_CORE_13,0,0
POWER_INST_DECODER_W_CORE_13,0,0
POWER_MICRO_OP_SEQ_R_CORE_13,0,0
POWER_MICRO_OP_SEQ_W_CORE_13,0,0
POWER_OPERAND_DECODER_R_CORE_13,0,0
POWER_OPERAND_DECODER_W_CORE_13,0,0
POWER_UOP_QUEUE_R_CORE_13,0,0
POWER_UOP_QUEUE_W_CORE_13,0,0
POWER_REG_RENAMING_TABLE_R_CORE_13,0,0
POWER_REG_RENAMING_TABLE_W_CORE_13,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_13,0,0
POWER_FREELIST_R_CORE_13,0,0
POWER_FREELIST_W_CORE_13,0,0
POWER_RESERVATION_STATION_R_CORE_13,0,0
POWER_RESERVATION_STATION_W_CORE_13,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_13,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_13,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_13,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_13,0,0
POWER_PAYLOAD_RAM_R_CORE_13,0,0
POWER_PAYLOAD_RAM_W_CORE_13,0,0
POWER_EX_ALU_R_CORE_13,0,0
POWER_EX_FPU_R_CORE_13,0,0
POWER_EX_MUL_R_CORE_13,0,0
POWER_EX_SFU_R_CORE_13,0,0
POWER_REORDER_BUF_R_CORE_13,0,0
POWER_REORDER_BUF_W_CORE_13,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_13,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_13,0,0
POWER_FP_RENAME_R_CORE_13,0,0
POWER_FP_RENAME_W_CORE_13,0,0
POWER_LOAD_QUEUE_R_CORE_13,0,0
POWER_LOAD_QUEUE_W_CORE_13,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_13,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_13,0,0
POWER_STORE_QUEUE_R_CORE_13,0,0
POWER_STORE_QUEUE_W_CORE_13,0,0
POWER_STORE_QUEUE_R_TAG_CORE_13,0,0
POWER_STORE_QUEUE_W_TAG_CORE_13,0,0
POWER_DATA_TLB_R_CORE_13,0,0
POWER_DATA_TLB_W_CORE_13,0,0
POWER_DATA_TLB_R_TAG_CORE_13,0,0
POWER_DATA_TLB_W_TAG_CORE_13,0,0
POWER_INT_REGFILE_R_CORE_13,0,0
POWER_INT_REGFILE_W_CORE_13,0,0
POWER_FP_REGFILE_R_CORE_13,0,0
POWER_FP_REGFILE_W_CORE_13,0,0
POWER_GP_REGISTER_R_CORE_13,0,0
POWER_GP_REGISTER_W_CORE_13,0,0
POWER_FP_REGISTER_R_CORE_13,0,0
POWER_FP_REGISTER_W_CORE_13,0,0
POWER_SEGMENT_REGISTER_R_CORE_13,0,0
POWER_SEGMENT_REGISTER_W_CORE_13,0,0
POWER_CONTROL_REGISTER_R_CORE_13,0,0
POWER_CONTROL_REGISTER_W_CORE_13,0,0
POWER_FLAG_REGISTER_R_CORE_13,0,0
POWER_FLAG_REGISTER_W_CORE_13,0,0
POWER_EXEC_BYPASS_CORE_13,0,0
POWER_LOAD_BYPASS_CORE_13,0,0
POWER_PIPELINE_CORE_13,0,0
POWER_DCACHE_MISS_BUF_R_CORE_13,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_13,0,0
POWER_DCACHE_MISS_BUF_W_CORE_13,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_13,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_13,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_13,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_13,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_13,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_13,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_13,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_13,0,0
POWER_DCACHE_WB_BUF_R_CORE_13,0,0
POWER_L2CACHE_WB_BUF_R_CORE_13,0,0
POWER_DCACHE_WB_BUF_W_CORE_13,0,0
POWER_L2CACHE_WB_BUF_W_CORE_13,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_13,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_13,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_13,0,0
POWER_DCACHE_R_CORE_13,0,0
POWER_L2CACHE_R_CORE_13,0,0
POWER_DCACHE_W_CORE_13,0,0
POWER_L2CACHE_W_CORE_13,0,0
POWER_DCACHE_R_TAG_CORE_13,0,0
POWER_L2CACHE_R_TAG_CORE_13,0,0
POWER_CONST_CACHE_R_CORE_13,0,0
POWER_CONST_CACHE_W_CORE_13,0,0
POWER_CONST_CACHE_R_TAG_CORE_13,0,0
POWER_CONST_CACHE_W_TAG_CORE_13,0,0
POWER_TEXTURE_CACHE_R_CORE_13,0,0
POWER_TEXTURE_CACHE_W_CORE_13,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_13,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_13,0,0
POWER_SHARED_MEM_R_CORE_13,0,0
POWER_SHARED_MEM_W_CORE_13,0,0
POWER_SHARED_MEM_R_TAG_CORE_13,0,0
POWER_SHARED_MEM_W_TAG_CORE_13,0,0
POWER_BLOCK_STATES_R_CORE_14,0,0
POWER_BLOCK_STATES_W_CORE_14,0,0
POWER_FETCH_QUEUE_R_CORE_14,0,0
POWER_FETCH_QUEUE_W_CORE_14,0,0
POWER_INST_QUEUE_R_CORE_14,0,0
POWER_INST_QUEUE_W_CORE_14,0,0
POWER_BR_PRED_R_CORE_14,0,0
POWER_BR_PRED_W_CORE_14,0,0
POWER_RAS_R_CORE_14,0,0
POWER_RAS_W_CORE_14,0,0
POWER_ICACHE_R_CORE_14,0,0
POWER_ICACHE_W_CORE_14,0,0
POWER_ICACHE_R_TAG_CORE_14,0,0
POWER_ICACHE_MISS_BUF_R_CORE_14,0,0
POWER_ICACHE_MISS_BUF_W_CORE_14,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_14,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_14,0,0
POWER_ICACHE_TOT_ACC_CORE_14,0,0
POWER_ICACHE_CONF_CORE_14,0,0
POWER_INST_DECODER_R_CORE_14,0,0
POWER_INST_DECODER_W_CORE_14,0,0
POWER_MICRO_OP_SEQ_R_CORE_14,0,0
POWER_MICRO_OP_SEQ_W_CORE_14,0,0
POWER_OPERAND_DECODER_R_CORE_14,0,0
POWER_OPERAND_DECODER_W_CORE_14,0,0
POWER_UOP_QUEUE_R_CORE_14,0,0
POWER_UOP_QUEUE_W_CORE_14,0,0
POWER_REG_RENAMING_TABLE_R_CORE_14,0,0
POWER_REG_RENAMING_TABLE_W_CORE_14,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_14,0,0
POWER_FREELIST_R_CORE_14,0,0
POWER_FREELIST_W_CORE_14,0,0
POWER_RESERVATION_STATION_R_CORE_14,0,0
POWER_RESERVATION_STATION_W_CORE_14,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_14,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_14,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_14,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_14,0,0
POWER_PAYLOAD_RAM_R_CORE_14,0,0
POWER_PAYLOAD_RAM_W_CORE_14,0,0
POWER_EX_ALU_R_CORE_14,0,0
POWER_EX_FPU_R_CORE_14,0,0
POWER_EX_MUL_R_CORE_14,0,0
POWER_EX_SFU_R_CORE_14,0,0
POWER_REORDER_BUF_R_CORE_14,0,0
POWER_REORDER_BUF_W_CORE_14,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_14,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_14,0,0
POWER_FP_RENAME_R_CORE_14,0,0
POWER_FP_RENAME_W_CORE_14,0,0
POWER_LOAD_QUEUE_R_CORE_14,0,0
POWER_LOAD_QUEUE_W_CORE_14,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_14,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_14,0,0
POWER_STORE_QUEUE_R_CORE_14,0,0
POWER_STORE_QUEUE_W_CORE_14,0,0
POWER_STORE_QUEUE_R_TAG_CORE_14,0,0
POWER_STORE_QUEUE_W_TAG_CORE_14,0,0
POWER_DATA_TLB_R_CORE_14,0,0
POWER_DATA_TLB_W_CORE_14,0,0
POWER_DATA_TLB_R_TAG_CORE_14,0,0
POWER_DATA_TLB_W_TAG_CORE_14,0,0
POWER_INT_REGFILE_R_CORE_14,0,0
POWER_INT_REGFILE_W_CORE_14,0,0
POWER_FP_REGFILE_R_CORE_14,0,0
POWER_FP_REGFILE_W_CORE_14,0,0
POWER_GP_REGISTER_R_CORE_14,0,0
POWER_GP_REGISTER_W_CORE_14,0,0
POWER_FP_REGISTER_R_CORE_14,0,0
POWER_FP_REGISTER_W_CORE_14,0,0
POWER_SEGMENT_REGISTER_R_CORE_14,0,0
POWER_SEGMENT_REGISTER_W_CORE_14,0,0
POWER_CONTROL_REGISTER_R_CORE_14,0,0
POWER_CONTROL_REGISTER_W_CORE_14,0,0
POWER_FLAG_REGISTER_R_CORE_14,0,0
POWER_FLAG_REGISTER_W_CORE_14,0,0
POWER_EXEC_BYPASS_CORE_14,0,0
POWER_LOAD_BYPASS_CORE_14,0,0
POWER_PIPELINE_CORE_14,0,0
POWER_DCACHE_MISS_BUF_R_CORE_14,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_14,0,0
POWER_DCACHE_MISS_BUF_W_CORE_14,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_14,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_14,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_14,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_14,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_14,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_14,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_14,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_14,0,0
POWER_DCACHE_WB_BUF_R_CORE_14,0,0
POWER_L2CACHE_WB_BUF_R_CORE_14,0,0
POWER_DCACHE_WB_BUF_W_CORE_14,0,0
POWER_L2CACHE_WB_BUF_W_CORE_14,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_14,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_14,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_14,0,0
POWER_DCACHE_R_CORE_14,0,0
POWER_L2CACHE_R_CORE_14,0,0
POWER_DCACHE_W_CORE_14,0,0
POWER_L2CACHE_W_CORE_14,0,0
POWER_DCACHE_R_TAG_CORE_14,0,0
POWER_L2CACHE_R_TAG_CORE_14,0,0
POWER_CONST_CACHE_R_CORE_14,0,0
POWER_CONST_CACHE_W_CORE_14,0,0
POWER_CONST_CACHE_R_TAG_CORE_14,0,0
POWER_CONST_CACHE_W_TAG_CORE_14,0,0
POWER_TEXTURE_CACHE_R_CORE_14,0,0
POWER_TEXTURE_CACHE_W_CORE_14,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_14,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_14,0,0
POWER_SHARED_MEM_R_CORE_14,0,0
POWER_SHARED_MEM_W_CORE_14,0,0
POWER_SHARED_MEM_R_TAG_CORE_14,0,0
POWER_SHARED_MEM_W_TAG_CORE_14,0,0
POWER_BLOCK_STATES_R_CORE_15,0,0
POWER_BLOCK_STATES_W_CORE_15,0,0
POWER_FETCH_QUEUE_R_CORE_15,0,0
POWER_FETCH_QUEUE_W_CORE_15,0,0
POWER_INST_QUEUE_R_CORE_15,0,0
POWER_INST_QUEUE_W_CORE_15,0,0
POWER_BR_PRED_R_CORE_15,0,0
POWER_BR_PRED_W_CORE_15,0,0
POWER_RAS_R_CORE_15,0,0
POWER_RAS_W_CORE_15,0,0
POWER_ICACHE_R_CORE_15,0,0
POWER_ICACHE_W_CORE_15,0,0
POWER_ICACHE_R_TAG_CORE_15,0,0
POWER_ICACHE_MISS_BUF_R_CORE_15,0,0
POWER_ICACHE_MISS_BUF_W_CORE_15,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_15,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_15,0,0
POWER_ICACHE_TOT_ACC_CORE_15,0,0
POWER_ICACHE_CONF_CORE_15,0,0
POWER_INST_DECODER_R_CORE_15,0,0
POWER_INST_DECODER_W_CORE_15,0,0
POWER_MICRO_OP_SEQ_R_CORE_15,0,0
POWER_MICRO_OP_SEQ_W_CORE_15,0,0
POWER_OPERAND_DECODER_R_CORE_15,0,0
POWER_OPERAND_DECODER_W_CORE_15,0,0
POWER_UOP_QUEUE_R_CORE_15,0,0
POWER_UOP_QUEUE_W_CORE_15,0,0
POWER_REG_RENAMING_TABLE_R_CORE_15,0,0
POWER_REG_RENAMING_TABLE_W_CORE_15,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_15,0,0
POWER_FREELIST_R_CORE_15,0,0
POWER_FREELIST_W_CORE_15,0,0
POWER_RESERVATION_STATION_R_CORE_15,0,0
POWER_RESERVATION_STATION_W_CORE_15,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_15,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_15,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_15,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_15,0,0
POWER_PAYLOAD_RAM_R_CORE_15,0,0
POWER_PAYLOAD_RAM_W_CORE_15,0,0
POWER_EX_ALU_R_CORE_15,0,0
POWER_EX_FPU_R_CORE_15,0,0
POWER_EX_MUL_R_CORE_15,0,0
POWER_EX_SFU_R_CORE_15,0,0
POWER_REORDER_BUF_R_CORE_15,0,0
POWER_REORDER_BUF_W_CORE_15,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_15,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_15,0,0
POWER_FP_RENAME_R_CORE_15,0,0
POWER_FP_RENAME_W_CORE_15,0,0
POWER_LOAD_QUEUE_R_CORE_15,0,0
POWER_LOAD_QUEUE_W_CORE_15,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_15,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_15,0,0
POWER_STORE_QUEUE_R_CORE_15,0,0
POWER_STORE_QUEUE_W_CORE_15,0,0
POWER_STORE_QUEUE_R_TAG_CORE_15,0,0
POWER_STORE_QUEUE_W_TAG_CORE_15,0,0
POWER_DATA_TLB_R_CORE_15,0,0
POWER_DATA_TLB_W_CORE_15,0,0
POWER_DATA_TLB_R_TAG_CORE_15,0,0
POWER_DATA_TLB_W_TAG_CORE_15,0,0
POWER_INT_REGFILE_R_CORE_15,0,0
POWER_INT_REGFILE_W_CORE_15,0,0
POWER_FP_REGFILE_R_CORE_15,0,0
POWER_FP_REGFILE_W_CORE_15,0,0
POWER_GP_REGISTER_R_CORE_15,0,0
POWER_GP_REGISTER_W_CORE_15,0,0
POWER_FP_REGISTER_R_CORE_15,0,0
POWER_FP_REGISTER_W_CORE_15,0,0
POWER_SEGMENT_REGISTER_R_CORE_15,0,0
POWER_SEGMENT_REGISTER_W_CORE_15,0,0
POWER_CONTROL_REGISTER_R_CORE_15,0,0
POWER_CONTROL_REGISTER_W_CORE_15,0,0
POWER_FLAG_REGISTER_R_CORE_15,0,0
POWER_FLAG_REGISTER_W_CORE_15,0,0
POWER_EXEC_BYPASS_CORE_15,0,0
POWER_LOAD_BYPASS_CORE_15,0,0
POWER_PIPELINE_CORE_15,0,0
POWER_DCACHE_MISS_BUF_R_CORE_15,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_15,0,0
POWER_DCACHE_MISS_BUF_W_CORE_15,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_15,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_15,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_15,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_15,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_15,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_15,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_15,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_15,0,0
POWER_DCACHE_WB_BUF_R_CORE_15,0,0
POWER_L2CACHE_WB_BUF_R_CORE_15,0,0
POWER_DCACHE_WB_BUF_W_CORE_15,0,0
POWER_L2CACHE_WB_BUF_W_CORE_15,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_15,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_15,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_15,0,0
POWER_DCACHE_R_CORE_15,0,0
POWER_L2CACHE_R_CORE_15,0,0
POWER_DCACHE_W_CORE_15,0,0
POWER_L2CACHE_W_CORE_15,0,0
POWER_DCACHE_R_TAG_CORE_15,0,0
POWER_L2CACHE_R_TAG_CORE_15,0,0
POWER_CONST_CACHE_R_CORE_15,0,0
POWER_CONST_CACHE_W_CORE_15,0,0
POWER_CONST_CACHE_R_TAG_CORE_15,0,0
POWER_CONST_CACHE_W_TAG_CORE_15,0,0
POWER_TEXTURE_CACHE_R_CORE_15,0,0
POWER_TEXTURE_CACHE_W_CORE_15,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_15,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_15,0,0
POWER_SHARED_MEM_R_CORE_15,0,0
POWER_SHARED_MEM_W_CORE_15,0,0
POWER_SHARED_MEM_R_TAG_CORE_15,0,0
POWER_SHARED_MEM_W_TAG_CORE_15,0,0
POWER_BLOCK_STATES_R_CORE_16,0,0
POWER_BLOCK_STATES_W_CORE_16,0,0
POWER_FETCH_QUEUE_R_CORE_16,0,0
POWER_FETCH_QUEUE_W_CORE_16,0,0
POWER_INST_QUEUE_R_CORE_16,0,0
POWER_INST_QUEUE_W_CORE_16,0,0
POWER_BR_PRED_R_CORE_16,0,0
POWER_BR_PRED_W_CORE_16,0,0
POWER_RAS_R_CORE_16,0,0
POWER_RAS_W_CORE_16,0,0
POWER_ICACHE_R_CORE_16,0,0
POWER_ICACHE_W_CORE_16,0,0
POWER_ICACHE_R_TAG_CORE_16,0,0
POWER_ICACHE_MISS_BUF_R_CORE_16,0,0
POWER_ICACHE_MISS_BUF_W_CORE_16,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_16,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_16,0,0
POWER_ICACHE_TOT_ACC_CORE_16,0,0
POWER_ICACHE_CONF_CORE_16,0,0
POWER_INST_DECODER_R_CORE_16,0,0
POWER_INST_DECODER_W_CORE_16,0,0
POWER_MICRO_OP_SEQ_R_CORE_16,0,0
POWER_MICRO_OP_SEQ_W_CORE_16,0,0
POWER_OPERAND_DECODER_R_CORE_16,0,0
POWER_OPERAND_DECODER_W_CORE_16,0,0
POWER_UOP_QUEUE_R_CORE_16,0,0
POWER_UOP_QUEUE_W_CORE_16,0,0
POWER_REG_RENAMING_TABLE_R_CORE_16,0,0
POWER_REG_RENAMING_TABLE_W_CORE_16,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_16,0,0
POWER_FREELIST_R_CORE_16,0,0
POWER_FREELIST_W_CORE_16,0,0
POWER_RESERVATION_STATION_R_CORE_16,0,0
POWER_RESERVATION_STATION_W_CORE_16,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_16,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_16,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_16,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_16,0,0
POWER_PAYLOAD_RAM_R_CORE_16,0,0
POWER_PAYLOAD_RAM_W_CORE_16,0,0
POWER_EX_ALU_R_CORE_16,0,0
POWER_EX_FPU_R_CORE_16,0,0
POWER_EX_MUL_R_CORE_16,0,0
POWER_EX_SFU_R_CORE_16,0,0
POWER_REORDER_BUF_R_CORE_16,0,0
POWER_REORDER_BUF_W_CORE_16,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_16,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_16,0,0
POWER_FP_RENAME_R_CORE_16,0,0
POWER_FP_RENAME_W_CORE_16,0,0
POWER_LOAD_QUEUE_R_CORE_16,0,0
POWER_LOAD_QUEUE_W_CORE_16,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_16,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_16,0,0
POWER_STORE_QUEUE_R_CORE_16,0,0
POWER_STORE_QUEUE_W_CORE_16,0,0
POWER_STORE_QUEUE_R_TAG_CORE_16,0,0
POWER_STORE_QUEUE_W_TAG_CORE_16,0,0
POWER_DATA_TLB_R_CORE_16,0,0
POWER_DATA_TLB_W_CORE_16,0,0
POWER_DATA_TLB_R_TAG_CORE_16,0,0
POWER_DATA_TLB_W_TAG_CORE_16,0,0
POWER_INT_REGFILE_R_CORE_16,0,0
POWER_INT_REGFILE_W_CORE_16,0,0
POWER_FP_REGFILE_R_CORE_16,0,0
POWER_FP_REGFILE_W_CORE_16,0,0
POWER_GP_REGISTER_R_CORE_16,0,0
POWER_GP_REGISTER_W_CORE_16,0,0
POWER_FP_REGISTER_R_CORE_16,0,0
POWER_FP_REGISTER_W_CORE_16,0,0
POWER_SEGMENT_REGISTER_R_CORE_16,0,0
POWER_SEGMENT_REGISTER_W_CORE_16,0,0
POWER_CONTROL_REGISTER_R_CORE_16,0,0
POWER_CONTROL_REGISTER_W_CORE_16,0,0
POWER_FLAG_REGISTER_R_CORE_16,0,0
POWER_FLAG_REGISTER_W_CORE_16,0,0
POWER_EXEC_BYPASS_CORE_16,0,0
POWER_LOAD_BYPASS_CORE_16,0,0
POWER_PIPELINE_CORE_16,0,0
POWER_DCACHE_MISS_BUF_R_CORE_16,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_16,0,0
POWER_DCACHE_MISS_BUF_W_CORE_16,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_16,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_16,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_16,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_16,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_16,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_16,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_16,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_16,0,0
POWER_DCACHE_WB_BUF_R_CORE_16,0,0
POWER_L2CACHE_WB_BUF_R_CORE_16,0,0
POWER_DCACHE_WB_BUF_W_CORE_16,0,0
POWER_L2CACHE_WB_BUF_W_CORE_16,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_16,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_16,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_16,0,0
POWER_DCACHE_R_CORE_16,0,0
POWER_L2CACHE_R_CORE_16,0,0
POWER_DCACHE_W_CORE_16,0,0
POWER_L2CACHE_W_CORE_16,0,0
POWER_DCACHE_R_TAG_CORE_16,0,0
POWER_L2CACHE_R_TAG_CORE_16,0,0
POWER_CONST_CACHE_R_CORE_16,0,0
POWER_CONST_CACHE_W_CORE_16,0,0
POWER_CONST_CACHE_R_TAG_CORE_16,0,0
POWER_CONST_CACHE_W_TAG_CORE_16,0,0
POWER_TEXTURE_CACHE_R_CORE_16,0,0
POWER_TEXTURE_CACHE_W_CORE_16,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_16,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_16,0,0
POWER_SHARED_MEM_R_CORE_16,0,0
POWER_SHARED_MEM_W_CORE_16,0,0
POWER_SHARED_MEM_R_TAG_CORE_16,0,0
POWER_SHARED_MEM_W_TAG_CORE_16,0,0
POWER_BLOCK_STATES_R_CORE_17,0,0
POWER_BLOCK_STATES_W_CORE_17,0,0
POWER_FETCH_QUEUE_R_CORE_17,0,0
POWER_FETCH_QUEUE_W_CORE_17,0,0
POWER_INST_QUEUE_R_CORE_17,0,0
POWER_INST_QUEUE_W_CORE_17,0,0
POWER_BR_PRED_R_CORE_17,0,0
POWER_BR_PRED_W_CORE_17,0,0
POWER_RAS_R_CORE_17,0,0
POWER_RAS_W_CORE_17,0,0
POWER_ICACHE_R_CORE_17,0,0
POWER_ICACHE_W_CORE_17,0,0
POWER_ICACHE_R_TAG_CORE_17,0,0
POWER_ICACHE_MISS_BUF_R_CORE_17,0,0
POWER_ICACHE_MISS_BUF_W_CORE_17,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_17,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_17,0,0
POWER_ICACHE_TOT_ACC_CORE_17,0,0
POWER_ICACHE_CONF_CORE_17,0,0
POWER_INST_DECODER_R_CORE_17,0,0
POWER_INST_DECODER_W_CORE_17,0,0
POWER_MICRO_OP_SEQ_R_CORE_17,0,0
POWER_MICRO_OP_SEQ_W_CORE_17,0,0
POWER_OPERAND_DECODER_R_CORE_17,0,0
POWER_OPERAND_DECODER_W_CORE_17,0,0
POWER_UOP_QUEUE_R_CORE_17,0,0
POWER_UOP_QUEUE_W_CORE_17,0,0
POWER_REG_RENAMING_TABLE_R_CORE_17,0,0
POWER_REG_RENAMING_TABLE_W_CORE_17,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_17,0,0
POWER_FREELIST_R_CORE_17,0,0
POWER_FREELIST_W_CORE_17,0,0
POWER_RESERVATION_STATION_R_CORE_17,0,0
POWER_RESERVATION_STATION_W_CORE_17,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_17,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_17,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_17,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_17,0,0
POWER_PAYLOAD_RAM_R_CORE_17,0,0
POWER_PAYLOAD_RAM_W_CORE_17,0,0
POWER_EX_ALU_R_CORE_17,0,0
POWER_EX_FPU_R_CORE_17,0,0
POWER_EX_MUL_R_CORE_17,0,0
POWER_EX_SFU_R_CORE_17,0,0
POWER_REORDER_BUF_R_CORE_17,0,0
POWER_REORDER_BUF_W_CORE_17,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_17,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_17,0,0
POWER_FP_RENAME_R_CORE_17,0,0
POWER_FP_RENAME_W_CORE_17,0,0
POWER_LOAD_QUEUE_R_CORE_17,0,0
POWER_LOAD_QUEUE_W_CORE_17,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_17,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_17,0,0
POWER_STORE_QUEUE_R_CORE_17,0,0
POWER_STORE_QUEUE_W_CORE_17,0,0
POWER_STORE_QUEUE_R_TAG_CORE_17,0,0
POWER_STORE_QUEUE_W_TAG_CORE_17,0,0
POWER_DATA_TLB_R_CORE_17,0,0
POWER_DATA_TLB_W_CORE_17,0,0
POWER_DATA_TLB_R_TAG_CORE_17,0,0
POWER_DATA_TLB_W_TAG_CORE_17,0,0
POWER_INT_REGFILE_R_CORE_17,0,0
POWER_INT_REGFILE_W_CORE_17,0,0
POWER_FP_REGFILE_R_CORE_17,0,0
POWER_FP_REGFILE_W_CORE_17,0,0
POWER_GP_REGISTER_R_CORE_17,0,0
POWER_GP_REGISTER_W_CORE_17,0,0
POWER_FP_REGISTER_R_CORE_17,0,0
POWER_FP_REGISTER_W_CORE_17,0,0
POWER_SEGMENT_REGISTER_R_CORE_17,0,0
POWER_SEGMENT_REGISTER_W_CORE_17,0,0
POWER_CONTROL_REGISTER_R_CORE_17,0,0
POWER_CONTROL_REGISTER_W_CORE_17,0,0
POWER_FLAG_REGISTER_R_CORE_17,0,0
POWER_FLAG_REGISTER_W_CORE_17,0,0
POWER_EXEC_BYPASS_CORE_17,0,0
POWER_LOAD_BYPASS_CORE_17,0,0
POWER_PIPELINE_CORE_17,0,0
POWER_DCACHE_MISS_BUF_R_CORE_17,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_17,0,0
POWER_DCACHE_MISS_BUF_W_CORE_17,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_17,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_17,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_17,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_17,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_17,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_17,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_17,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_17,0,0
POWER_DCACHE_WB_BUF_R_CORE_17,0,0
POWER_L2CACHE_WB_BUF_R_CORE_17,0,0
POWER_DCACHE_WB_BUF_W_CORE_17,0,0
POWER_L2CACHE_WB_BUF_W_CORE_17,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_17,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_17,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_17,0,0
POWER_DCACHE_R_CORE_17,0,0
POWER_L2CACHE_R_CORE_17,0,0
POWER_DCACHE_W_CORE_17,0,0
POWER_L2CACHE_W_CORE_17,0,0
POWER_DCACHE_R_TAG_CORE_17,0,0
POWER_L2CACHE_R_TAG_CORE_17,0,0
POWER_CONST_CACHE_R_CORE_17,0,0
POWER_CONST_CACHE_W_CORE_17,0,0
POWER_CONST_CACHE_R_TAG_CORE_17,0,0
POWER_CONST_CACHE_W_TAG_CORE_17,0,0
POWER_TEXTURE_CACHE_R_CORE_17,0,0
POWER_TEXTURE_CACHE_W_CORE_17,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_17,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_17,0,0
POWER_SHARED_MEM_R_CORE_17,0,0
POWER_SHARED_MEM_W_CORE_17,0,0
POWER_SHARED_MEM_R_TAG_CORE_17,0,0
POWER_SHARED_MEM_W_TAG_CORE_17,0,0
POWER_BLOCK_STATES_R_CORE_18,0,0
POWER_BLOCK_STATES_W_CORE_18,0,0
POWER_FETCH_QUEUE_R_CORE_18,0,0
POWER_FETCH_QUEUE_W_CORE_18,0,0
POWER_INST_QUEUE_R_CORE_18,0,0
POWER_INST_QUEUE_W_CORE_18,0,0
POWER_BR_PRED_R_CORE_18,0,0
POWER_BR_PRED_W_CORE_18,0,0
POWER_RAS_R_CORE_18,0,0
POWER_RAS_W_CORE_18,0,0
POWER_ICACHE_R_CORE_18,0,0
POWER_ICACHE_W_CORE_18,0,0
POWER_ICACHE_R_TAG_CORE_18,0,0
POWER_ICACHE_MISS_BUF_R_CORE_18,0,0
POWER_ICACHE_MISS_BUF_W_CORE_18,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_18,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_18,0,0
POWER_ICACHE_TOT_ACC_CORE_18,0,0
POWER_ICACHE_CONF_CORE_18,0,0
POWER_INST_DECODER_R_CORE_18,0,0
POWER_INST_DECODER_W_CORE_18,0,0
POWER_MICRO_OP_SEQ_R_CORE_18,0,0
POWER_MICRO_OP_SEQ_W_CORE_18,0,0
POWER_OPERAND_DECODER_R_CORE_18,0,0
POWER_OPERAND_DECODER_W_CORE_18,0,0
POWER_UOP_QUEUE_R_CORE_18,0,0
POWER_UOP_QUEUE_W_CORE_18,0,0
POWER_REG_RENAMING_TABLE_R_CORE_18,0,0
POWER_REG_RENAMING_TABLE_W_CORE_18,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_18,0,0
POWER_FREELIST_R_CORE_18,0,0
POWER_FREELIST_W_CORE_18,0,0
POWER_RESERVATION_STATION_R_CORE_18,0,0
POWER_RESERVATION_STATION_W_CORE_18,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_18,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_18,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_18,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_18,0,0
POWER_PAYLOAD_RAM_R_CORE_18,0,0
POWER_PAYLOAD_RAM_W_CORE_18,0,0
POWER_EX_ALU_R_CORE_18,0,0
POWER_EX_FPU_R_CORE_18,0,0
POWER_EX_MUL_R_CORE_18,0,0
POWER_EX_SFU_R_CORE_18,0,0
POWER_REORDER_BUF_R_CORE_18,0,0
POWER_REORDER_BUF_W_CORE_18,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_18,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_18,0,0
POWER_FP_RENAME_R_CORE_18,0,0
POWER_FP_RENAME_W_CORE_18,0,0
POWER_LOAD_QUEUE_R_CORE_18,0,0
POWER_LOAD_QUEUE_W_CORE_18,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_18,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_18,0,0
POWER_STORE_QUEUE_R_CORE_18,0,0
POWER_STORE_QUEUE_W_CORE_18,0,0
POWER_STORE_QUEUE_R_TAG_CORE_18,0,0
POWER_STORE_QUEUE_W_TAG_CORE_18,0,0
POWER_DATA_TLB_R_CORE_18,0,0
POWER_DATA_TLB_W_CORE_18,0,0
POWER_DATA_TLB_R_TAG_CORE_18,0,0
POWER_DATA_TLB_W_TAG_CORE_18,0,0
POWER_INT_REGFILE_R_CORE_18,0,0
POWER_INT_REGFILE_W_CORE_18,0,0
POWER_FP_REGFILE_R_CORE_18,0,0
POWER_FP_REGFILE_W_CORE_18,0,0
POWER_GP_REGISTER_R_CORE_18,0,0
POWER_GP_REGISTER_W_CORE_18,0,0
POWER_FP_REGISTER_R_CORE_18,0,0
POWER_FP_REGISTER_W_CORE_18,0,0
POWER_SEGMENT_REGISTER_R_CORE_18,0,0
POWER_SEGMENT_REGISTER_W_CORE_18,0,0
POWER_CONTROL_REGISTER_R_CORE_18,0,0
POWER_CONTROL_REGISTER_W_CORE_18,0,0
POWER_FLAG_REGISTER_R_CORE_18,0,0
POWER_FLAG_REGISTER_W_CORE_18,0,0
POWER_EXEC_BYPASS_CORE_18,0,0
POWER_LOAD_BYPASS_CORE_18,0,0
POWER_PIPELINE_CORE_18,0,0
POWER_DCACHE_MISS_BUF_R_CORE_18,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_18,0,0
POWER_DCACHE_MISS_BUF_W_CORE_18,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_18,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_18,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_18,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_18,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_18,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_18,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_18,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_18,0,0
POWER_DCACHE_WB_BUF_R_CORE_18,0,0
POWER_L2CACHE_WB_BUF_R_CORE_18,0,0
POWER_DCACHE_WB_BUF_W_CORE_18,0,0
POWER_L2CACHE_WB_BUF_W_CORE_18,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_18,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_18,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_18,0,0
POWER_DCACHE_R_CORE_18,0,0
POWER_L2CACHE_R_CORE_18,0,0
POWER_DCACHE_W_CORE_18,0,0
POWER_L2CACHE_W_CORE_18,0,0
POWER_DCACHE_R_TAG_CORE_18,0,0
POWER_L2CACHE_R_TAG_CORE_18,0,0
POWER_CONST_CACHE_R_CORE_18,0,0
POWER_CONST_CACHE_W_CORE_18,0,0
POWER_CONST_CACHE_R_TAG_CORE_18,0,0
POWER_CONST_CACHE_W_TAG_CORE_18,0,0
POWER_TEXTURE_CACHE_R_CORE_18,0,0
POWER_TEXTURE_CACHE_W_CORE_18,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_18,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_18,0,0
POWER_SHARED_MEM_R_CORE_18,0,0
POWER_SHARED_MEM_W_CORE_18,0,0
POWER_SHARED_MEM_R_TAG_CORE_18,0,0
POWER_SHARED_MEM_W_TAG_CORE_18,0,0
POWER_BLOCK_STATES_R_CORE_19,0,0
POWER_BLOCK_STATES_W_CORE_19,0,0
POWER_FETCH_QUEUE_R_CORE_19,0,0
POWER_FETCH_QUEUE_W_CORE_19,0,0
POWER_INST_QUEUE_R_CORE_19,0,0
POWER_INST_QUEUE_W_CORE_19,0,0
POWER_BR_PRED_R_CORE_19,0,0
POWER_BR_PRED_W_CORE_19,0,0
POWER_RAS_R_CORE_19,0,0
POWER_RAS_W_CORE_19,0,0
POWER_ICACHE_R_CORE_19,0,0
POWER_ICACHE_W_CORE_19,0,0
POWER_ICACHE_R_TAG_CORE_19,0,0
POWER_ICACHE_MISS_BUF_R_CORE_19,0,0
POWER_ICACHE_MISS_BUF_W_CORE_19,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_19,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_19,0,0
POWER_ICACHE_TOT_ACC_CORE_19,0,0
POWER_ICACHE_CONF_CORE_19,0,0
POWER_INST_DECODER_R_CORE_19,0,0
POWER_INST_DECODER_W_CORE_19,0,0
POWER_MICRO_OP_SEQ_R_CORE_19,0,0
POWER_MICRO_OP_SEQ_W_CORE_19,0,0
POWER_OPERAND_DECODER_R_CORE_19,0,0
POWER_OPERAND_DECODER_W_CORE_19,0,0
POWER_UOP_QUEUE_R_CORE_19,0,0
POWER_UOP_QUEUE_W_CORE_19,0,0
POWER_REG_RENAMING_TABLE_R_CORE_19,0,0
POWER_REG_RENAMING_TABLE_W_CORE_19,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_19,0,0
POWER_FREELIST_R_CORE_19,0,0
POWER_FREELIST_W_CORE_19,0,0
POWER_RESERVATION_STATION_R_CORE_19,0,0
POWER_RESERVATION_STATION_W_CORE_19,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_19,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_19,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_19,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_19,0,0
POWER_PAYLOAD_RAM_R_CORE_19,0,0
POWER_PAYLOAD_RAM_W_CORE_19,0,0
POWER_EX_ALU_R_CORE_19,0,0
POWER_EX_FPU_R_CORE_19,0,0
POWER_EX_MUL_R_CORE_19,0,0
POWER_EX_SFU_R_CORE_19,0,0
POWER_REORDER_BUF_R_CORE_19,0,0
POWER_REORDER_BUF_W_CORE_19,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_19,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_19,0,0
POWER_FP_RENAME_R_CORE_19,0,0
POWER_FP_RENAME_W_CORE_19,0,0
POWER_LOAD_QUEUE_R_CORE_19,0,0
POWER_LOAD_QUEUE_W_CORE_19,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_19,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_19,0,0
POWER_STORE_QUEUE_R_CORE_19,0,0
POWER_STORE_QUEUE_W_CORE_19,0,0
POWER_STORE_QUEUE_R_TAG_CORE_19,0,0
POWER_STORE_QUEUE_W_TAG_CORE_19,0,0
POWER_DATA_TLB_R_CORE_19,0,0
POWER_DATA_TLB_W_CORE_19,0,0
POWER_DATA_TLB_R_TAG_CORE_19,0,0
POWER_DATA_TLB_W_TAG_CORE_19,0,0
POWER_INT_REGFILE_R_CORE_19,0,0
POWER_INT_REGFILE_W_CORE_19,0,0
POWER_FP_REGFILE_R_CORE_19,0,0
POWER_FP_REGFILE_W_CORE_19,0,0
POWER_GP_REGISTER_R_CORE_19,0,0
POWER_GP_REGISTER_W_CORE_19,0,0
POWER_FP_REGISTER_R_CORE_19,0,0
POWER_FP_REGISTER_W_CORE_19,0,0
POWER_SEGMENT_REGISTER_R_CORE_19,0,0
POWER_SEGMENT_REGISTER_W_CORE_19,0,0
POWER_CONTROL_REGISTER_R_CORE_19,0,0
POWER_CONTROL_REGISTER_W_CORE_19,0,0
POWER_FLAG_REGISTER_R_CORE_19,0,0
POWER_FLAG_REGISTER_W_CORE_19,0,0
POWER_EXEC_BYPASS_CORE_19,0,0
POWER_LOAD_BYPASS_CORE_19,0,0
POWER_PIPELINE_CORE_19,0,0
POWER_DCACHE_MISS_BUF_R_CORE_19,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_19,0,0
POWER_DCACHE_MISS_BUF_W_CORE_19,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_19,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_19,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_19,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_19,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_19,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_19,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_19,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_19,0,0
POWER_DCACHE_WB_BUF_R_CORE_19,0,0
POWER_L2CACHE_WB_BUF_R_CORE_19,0,0
POWER_DCACHE_WB_BUF_W_CORE_19,0,0
POWER_L2CACHE_WB_BUF_W_CORE_19,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_19,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_19,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_19,0,0
POWER_DCACHE_R_CORE_19,0,0
POWER_L2CACHE_R_CORE_19,0,0
POWER_DCACHE_W_CORE_19,0,0
POWER_L2CACHE_W_CORE_19,0,0
POWER_DCACHE_R_TAG_CORE_19,0,0
POWER_L2CACHE_R_TAG_CORE_19,0,0
POWER_CONST_CACHE_R_CORE_19,0,0
POWER_CONST_CACHE_W_CORE_19,0,0
POWER_CONST_CACHE_R_TAG_CORE_19,0,0
POWER_CONST_CACHE_W_TAG_CORE_19,0,0
POWER_TEXTURE_CACHE_R_CORE_19,0,0
POWER_TEXTURE_CACHE_W_CORE_19,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_19,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_19,0,0
POWER_SHARED_MEM_R_CORE_19,0,0
POWER_SHARED_MEM_W_CORE_19,0,0
POWER_SHARED_MEM_R_TAG_CORE_19,0,0
POWER_SHARED_MEM_W_TAG_CORE_19,0,0
