

================================================================
== Vitis HLS Report for 'sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5'
================================================================
* Date:           Mon May 12 21:48:19 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        sparse_matrix_multiply_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.777 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  1.290 us|  1.290 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_66_5  |      256|      256|         4|          4|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       88|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      469|    -|
|Register             |        -|     -|       18|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       18|      557|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln66_fu_684_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln66_fu_678_p2  |      icmp|   0|  0|  11|           7|           8|
    |or_ln70_1_fu_733_p2  |        or|   0|  0|   9|           9|           2|
    |or_ln70_2_fu_750_p2  |        or|   0|  0|   9|           9|           2|
    |or_ln70_3_fu_767_p2  |        or|   0|  0|   9|           9|           3|
    |or_ln70_4_fu_784_p2  |        or|   0|  0|   9|           9|           3|
    |or_ln70_5_fu_801_p2  |        or|   0|  0|   9|           9|           3|
    |or_ln70_6_fu_818_p2  |        or|   0|  0|   9|           9|           3|
    |or_ln70_fu_710_p2    |        or|   0|  0|   9|           9|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  88|          77|          26|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |accum_V_1_address0    |  26|          5|    9|         45|
    |accum_V_1_address1    |  26|          5|    9|         45|
    |accum_V_2_address0    |  26|          5|    9|         45|
    |accum_V_2_address1    |  26|          5|    9|         45|
    |accum_V_3_address0    |  26|          5|    9|         45|
    |accum_V_3_address1    |  26|          5|    9|         45|
    |accum_V_4_address0    |  26|          5|    9|         45|
    |accum_V_4_address1    |  26|          5|    9|         45|
    |accum_V_5_address0    |  26|          5|    9|         45|
    |accum_V_5_address1    |  26|          5|    9|         45|
    |accum_V_6_address0    |  26|          5|    9|         45|
    |accum_V_6_address1    |  26|          5|    9|         45|
    |accum_V_7_address0    |  26|          5|    9|         45|
    |accum_V_7_address1    |  26|          5|    9|         45|
    |accum_V_address0      |  26|          5|    9|         45|
    |accum_V_address1      |  26|          5|    9|         45|
    |ap_NS_fsm             |  26|          5|    1|          5|
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2  |   9|          2|    7|         14|
    |i_fu_62               |   9|          2|    7|         14|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 469|         91|  160|        755|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  4|   0|    4|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_62      |  7|   0|    7|          0|
    |tmp_reg_845  |  6|   0|    9|          3|
    +-------------+---+----+-----+-----------+
    |Total        | 18|   0|   21|          3|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  sparse_matrix_multiply_HLS_Pipeline_VITIS_LOOP_66_5|  return value|
|accum_V_address0    |  out|    9|   ap_memory|                                              accum_V|         array|
|accum_V_ce0         |  out|    1|   ap_memory|                                              accum_V|         array|
|accum_V_we0         |  out|    1|   ap_memory|                                              accum_V|         array|
|accum_V_d0          |  out|   16|   ap_memory|                                              accum_V|         array|
|accum_V_address1    |  out|    9|   ap_memory|                                              accum_V|         array|
|accum_V_ce1         |  out|    1|   ap_memory|                                              accum_V|         array|
|accum_V_we1         |  out|    1|   ap_memory|                                              accum_V|         array|
|accum_V_d1          |  out|   16|   ap_memory|                                              accum_V|         array|
|accum_V_1_address0  |  out|    9|   ap_memory|                                            accum_V_1|         array|
|accum_V_1_ce0       |  out|    1|   ap_memory|                                            accum_V_1|         array|
|accum_V_1_we0       |  out|    1|   ap_memory|                                            accum_V_1|         array|
|accum_V_1_d0        |  out|   16|   ap_memory|                                            accum_V_1|         array|
|accum_V_1_address1  |  out|    9|   ap_memory|                                            accum_V_1|         array|
|accum_V_1_ce1       |  out|    1|   ap_memory|                                            accum_V_1|         array|
|accum_V_1_we1       |  out|    1|   ap_memory|                                            accum_V_1|         array|
|accum_V_1_d1        |  out|   16|   ap_memory|                                            accum_V_1|         array|
|accum_V_2_address0  |  out|    9|   ap_memory|                                            accum_V_2|         array|
|accum_V_2_ce0       |  out|    1|   ap_memory|                                            accum_V_2|         array|
|accum_V_2_we0       |  out|    1|   ap_memory|                                            accum_V_2|         array|
|accum_V_2_d0        |  out|   16|   ap_memory|                                            accum_V_2|         array|
|accum_V_2_address1  |  out|    9|   ap_memory|                                            accum_V_2|         array|
|accum_V_2_ce1       |  out|    1|   ap_memory|                                            accum_V_2|         array|
|accum_V_2_we1       |  out|    1|   ap_memory|                                            accum_V_2|         array|
|accum_V_2_d1        |  out|   16|   ap_memory|                                            accum_V_2|         array|
|accum_V_3_address0  |  out|    9|   ap_memory|                                            accum_V_3|         array|
|accum_V_3_ce0       |  out|    1|   ap_memory|                                            accum_V_3|         array|
|accum_V_3_we0       |  out|    1|   ap_memory|                                            accum_V_3|         array|
|accum_V_3_d0        |  out|   16|   ap_memory|                                            accum_V_3|         array|
|accum_V_3_address1  |  out|    9|   ap_memory|                                            accum_V_3|         array|
|accum_V_3_ce1       |  out|    1|   ap_memory|                                            accum_V_3|         array|
|accum_V_3_we1       |  out|    1|   ap_memory|                                            accum_V_3|         array|
|accum_V_3_d1        |  out|   16|   ap_memory|                                            accum_V_3|         array|
|accum_V_4_address0  |  out|    9|   ap_memory|                                            accum_V_4|         array|
|accum_V_4_ce0       |  out|    1|   ap_memory|                                            accum_V_4|         array|
|accum_V_4_we0       |  out|    1|   ap_memory|                                            accum_V_4|         array|
|accum_V_4_d0        |  out|   16|   ap_memory|                                            accum_V_4|         array|
|accum_V_4_address1  |  out|    9|   ap_memory|                                            accum_V_4|         array|
|accum_V_4_ce1       |  out|    1|   ap_memory|                                            accum_V_4|         array|
|accum_V_4_we1       |  out|    1|   ap_memory|                                            accum_V_4|         array|
|accum_V_4_d1        |  out|   16|   ap_memory|                                            accum_V_4|         array|
|accum_V_5_address0  |  out|    9|   ap_memory|                                            accum_V_5|         array|
|accum_V_5_ce0       |  out|    1|   ap_memory|                                            accum_V_5|         array|
|accum_V_5_we0       |  out|    1|   ap_memory|                                            accum_V_5|         array|
|accum_V_5_d0        |  out|   16|   ap_memory|                                            accum_V_5|         array|
|accum_V_5_address1  |  out|    9|   ap_memory|                                            accum_V_5|         array|
|accum_V_5_ce1       |  out|    1|   ap_memory|                                            accum_V_5|         array|
|accum_V_5_we1       |  out|    1|   ap_memory|                                            accum_V_5|         array|
|accum_V_5_d1        |  out|   16|   ap_memory|                                            accum_V_5|         array|
|accum_V_6_address0  |  out|    9|   ap_memory|                                            accum_V_6|         array|
|accum_V_6_ce0       |  out|    1|   ap_memory|                                            accum_V_6|         array|
|accum_V_6_we0       |  out|    1|   ap_memory|                                            accum_V_6|         array|
|accum_V_6_d0        |  out|   16|   ap_memory|                                            accum_V_6|         array|
|accum_V_6_address1  |  out|    9|   ap_memory|                                            accum_V_6|         array|
|accum_V_6_ce1       |  out|    1|   ap_memory|                                            accum_V_6|         array|
|accum_V_6_we1       |  out|    1|   ap_memory|                                            accum_V_6|         array|
|accum_V_6_d1        |  out|   16|   ap_memory|                                            accum_V_6|         array|
|accum_V_7_address0  |  out|    9|   ap_memory|                                            accum_V_7|         array|
|accum_V_7_ce0       |  out|    1|   ap_memory|                                            accum_V_7|         array|
|accum_V_7_we0       |  out|    1|   ap_memory|                                            accum_V_7|         array|
|accum_V_7_d0        |  out|   16|   ap_memory|                                            accum_V_7|         array|
|accum_V_7_address1  |  out|    9|   ap_memory|                                            accum_V_7|         array|
|accum_V_7_ce1       |  out|    1|   ap_memory|                                            accum_V_7|         array|
|accum_V_7_we1       |  out|    1|   ap_memory|                                            accum_V_7|         array|
|accum_V_7_d1        |  out|   16|   ap_memory|                                            accum_V_7|         array|
+--------------------+-----+-----+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.77>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body79"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66]   --->   Operation 10 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i7 %i_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66]   --->   Operation 11 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.59ns)   --->   "%icmp_ln66 = icmp_eq  i7 %i_2, i7 64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66]   --->   Operation 12 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%add_ln66 = add i7 %i_2, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66]   --->   Operation 14 'add' 'add_ln66' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %for.body79.split, void %VITIS_LOOP_80_8.preheader.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66]   --->   Operation 15 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln66, i3 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 16 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i9 %tmp" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 17 'zext' 'zext_ln70' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%accum_V_addr = getelementptr i16 %accum_V, i64 0, i64 %zext_ln70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 18 'getelementptr' 'accum_V_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%or_ln70 = or i9 %tmp, i9 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 19 'or' 'or_ln70' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i9 %or_ln70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 20 'zext' 'zext_ln70_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%accum_V_addr_1 = getelementptr i16 %accum_V, i64 0, i64 %zext_ln70_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 21 'getelementptr' 'accum_V_addr_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%accum_V_1_addr = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 22 'getelementptr' 'accum_V_1_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%accum_V_1_addr_1 = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln70_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 23 'getelementptr' 'accum_V_1_addr_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%accum_V_2_addr = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 24 'getelementptr' 'accum_V_2_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%accum_V_2_addr_1 = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln70_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 25 'getelementptr' 'accum_V_2_addr_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%accum_V_3_addr = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 26 'getelementptr' 'accum_V_3_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%accum_V_3_addr_1 = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln70_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 27 'getelementptr' 'accum_V_3_addr_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%accum_V_4_addr = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 28 'getelementptr' 'accum_V_4_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%accum_V_4_addr_1 = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln70_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 29 'getelementptr' 'accum_V_4_addr_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%accum_V_5_addr = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 30 'getelementptr' 'accum_V_5_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%accum_V_5_addr_1 = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln70_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 31 'getelementptr' 'accum_V_5_addr_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%accum_V_6_addr = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 32 'getelementptr' 'accum_V_6_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%accum_V_6_addr_1 = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln70_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 33 'getelementptr' 'accum_V_6_addr_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%accum_V_7_addr = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln70" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 34 'getelementptr' 'accum_V_7_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%accum_V_7_addr_1 = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln70_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 35 'getelementptr' 'accum_V_7_addr_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 36 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 37 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_1_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 37 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 38 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_2_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 38 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 39 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_3_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 39 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 40 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_4_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 40 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 41 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_5_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 41 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 42 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_6_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 42 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 43 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_7_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 43 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 44 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 44 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 45 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_1_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 45 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 46 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_2_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 46 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 47 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_3_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 47 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 48 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_4_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 48 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 49 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_5_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 49 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 50 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_6_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 50 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 51 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_7_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 51 'store' 'store_ln70' <Predicate = (!icmp_ln66)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln66 = store i7 %add_ln66, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66]   --->   Operation 52 'store' 'store_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.38>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 164 'ret' 'ret_ln0' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.17>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln70_1 = or i9 %tmp, i9 2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 53 'or' 'or_ln70_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i9 %or_ln70_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 54 'zext' 'zext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%accum_V_addr_2 = getelementptr i16 %accum_V, i64 0, i64 %zext_ln70_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 55 'getelementptr' 'accum_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln70_2 = or i9 %tmp, i9 3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 56 'or' 'or_ln70_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i9 %or_ln70_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 57 'zext' 'zext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%accum_V_addr_3 = getelementptr i16 %accum_V, i64 0, i64 %zext_ln70_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 58 'getelementptr' 'accum_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%accum_V_1_addr_2 = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln70_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 59 'getelementptr' 'accum_V_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%accum_V_1_addr_3 = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln70_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 60 'getelementptr' 'accum_V_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%accum_V_2_addr_2 = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln70_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 61 'getelementptr' 'accum_V_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%accum_V_2_addr_3 = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln70_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 62 'getelementptr' 'accum_V_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%accum_V_3_addr_2 = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln70_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 63 'getelementptr' 'accum_V_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%accum_V_3_addr_3 = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln70_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 64 'getelementptr' 'accum_V_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%accum_V_4_addr_2 = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln70_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 65 'getelementptr' 'accum_V_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%accum_V_4_addr_3 = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln70_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 66 'getelementptr' 'accum_V_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%accum_V_5_addr_2 = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln70_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 67 'getelementptr' 'accum_V_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%accum_V_5_addr_3 = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln70_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 68 'getelementptr' 'accum_V_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%accum_V_6_addr_2 = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln70_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 69 'getelementptr' 'accum_V_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%accum_V_6_addr_3 = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln70_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 70 'getelementptr' 'accum_V_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%accum_V_7_addr_2 = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln70_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 71 'getelementptr' 'accum_V_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%accum_V_7_addr_3 = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln70_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 72 'getelementptr' 'accum_V_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 73 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 74 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_1_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 74 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 75 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_2_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 75 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 76 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_3_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 76 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 77 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_4_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 77 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 78 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_5_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 78 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 79 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_6_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 79 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 80 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_7_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 80 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 81 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 81 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 82 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_1_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 82 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 83 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_2_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 83 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 84 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_3_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 84 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 85 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_4_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 85 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 86 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_5_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 86 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 87 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_6_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 87 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 88 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_7_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 88 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 3 <SV = 2> <Delay = 1.17>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%or_ln70_3 = or i9 %tmp, i9 4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 89 'or' 'or_ln70_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln70_4 = zext i9 %or_ln70_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 90 'zext' 'zext_ln70_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%accum_V_addr_4 = getelementptr i16 %accum_V, i64 0, i64 %zext_ln70_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 91 'getelementptr' 'accum_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%or_ln70_4 = or i9 %tmp, i9 5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 92 'or' 'or_ln70_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln70_5 = zext i9 %or_ln70_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 93 'zext' 'zext_ln70_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%accum_V_addr_5 = getelementptr i16 %accum_V, i64 0, i64 %zext_ln70_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 94 'getelementptr' 'accum_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%accum_V_1_addr_4 = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln70_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 95 'getelementptr' 'accum_V_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%accum_V_1_addr_5 = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln70_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 96 'getelementptr' 'accum_V_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%accum_V_2_addr_4 = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln70_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 97 'getelementptr' 'accum_V_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%accum_V_2_addr_5 = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln70_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 98 'getelementptr' 'accum_V_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%accum_V_3_addr_4 = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln70_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 99 'getelementptr' 'accum_V_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%accum_V_3_addr_5 = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln70_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 100 'getelementptr' 'accum_V_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%accum_V_4_addr_4 = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln70_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 101 'getelementptr' 'accum_V_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%accum_V_4_addr_5 = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln70_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 102 'getelementptr' 'accum_V_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%accum_V_5_addr_4 = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln70_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 103 'getelementptr' 'accum_V_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%accum_V_5_addr_5 = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln70_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 104 'getelementptr' 'accum_V_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%accum_V_6_addr_4 = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln70_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 105 'getelementptr' 'accum_V_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%accum_V_6_addr_5 = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln70_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 106 'getelementptr' 'accum_V_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%accum_V_7_addr_4 = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln70_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 107 'getelementptr' 'accum_V_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%accum_V_7_addr_5 = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln70_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 108 'getelementptr' 'accum_V_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 109 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 110 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_1_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 110 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 111 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_2_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 111 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 112 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_3_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 112 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 113 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_4_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 113 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 114 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_5_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 114 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 115 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_6_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 115 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 116 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_7_addr_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 116 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 117 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 117 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 118 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_1_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 118 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 119 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_2_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 119 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 120 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_3_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 120 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 121 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_4_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 121 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 122 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_5_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 122 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 123 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_6_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 123 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 124 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_7_addr_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 124 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 4 <SV = 3> <Delay = 1.17>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%or_ln70_5 = or i9 %tmp, i9 6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 125 'or' 'or_ln70_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln70_6 = zext i9 %or_ln70_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 126 'zext' 'zext_ln70_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%accum_V_addr_6 = getelementptr i16 %accum_V, i64 0, i64 %zext_ln70_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 127 'getelementptr' 'accum_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%or_ln70_6 = or i9 %tmp, i9 7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 128 'or' 'or_ln70_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln70_7 = zext i9 %or_ln70_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 129 'zext' 'zext_ln70_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%accum_V_addr_7 = getelementptr i16 %accum_V, i64 0, i64 %zext_ln70_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 130 'getelementptr' 'accum_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%accum_V_1_addr_6 = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln70_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 131 'getelementptr' 'accum_V_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%accum_V_1_addr_7 = getelementptr i16 %accum_V_1, i64 0, i64 %zext_ln70_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 132 'getelementptr' 'accum_V_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%accum_V_2_addr_6 = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln70_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 133 'getelementptr' 'accum_V_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%accum_V_2_addr_7 = getelementptr i16 %accum_V_2, i64 0, i64 %zext_ln70_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 134 'getelementptr' 'accum_V_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%accum_V_3_addr_6 = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln70_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 135 'getelementptr' 'accum_V_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%accum_V_3_addr_7 = getelementptr i16 %accum_V_3, i64 0, i64 %zext_ln70_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 136 'getelementptr' 'accum_V_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%accum_V_4_addr_6 = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln70_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 137 'getelementptr' 'accum_V_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%accum_V_4_addr_7 = getelementptr i16 %accum_V_4, i64 0, i64 %zext_ln70_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 138 'getelementptr' 'accum_V_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%accum_V_5_addr_6 = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln70_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 139 'getelementptr' 'accum_V_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%accum_V_5_addr_7 = getelementptr i16 %accum_V_5, i64 0, i64 %zext_ln70_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 140 'getelementptr' 'accum_V_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%accum_V_6_addr_6 = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln70_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 141 'getelementptr' 'accum_V_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%accum_V_6_addr_7 = getelementptr i16 %accum_V_6, i64 0, i64 %zext_ln70_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 142 'getelementptr' 'accum_V_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%accum_V_7_addr_6 = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln70_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 143 'getelementptr' 'accum_V_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%accum_V_7_addr_7 = getelementptr i16 %accum_V_7, i64 0, i64 %zext_ln70_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 144 'getelementptr' 'accum_V_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%specpipeline_ln67 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:67]   --->   Operation 145 'specpipeline' 'specpipeline_ln67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66]   --->   Operation 146 'specloopname' 'specloopname_ln66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 147 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 148 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_1_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 148 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 149 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_2_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 149 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 150 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_3_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 150 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 151 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_4_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 151 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 152 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_5_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 152 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 153 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_6_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 153 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 154 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_7_addr_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 154 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 155 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 155 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 156 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_1_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 156 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 157 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_2_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 157 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 158 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_3_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 158 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 159 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_4_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 159 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 160 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_5_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 160 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 161 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_6_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 161 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 162 [1/1] (1.17ns)   --->   "%store_ln70 = store i16 0, i9 %accum_V_7_addr_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:70]   --->   Operation 162 'store' 'store_ln70' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln66 = br void %for.body79" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/sparse_matrix_multiply_HLS/sparse_matrix_multiply_HLS_fast.cpp:66]   --->   Operation 163 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ accum_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ accum_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ accum_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ accum_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ accum_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ accum_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ accum_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ accum_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 01000]
store_ln0             (store            ) [ 00000]
br_ln0                (br               ) [ 00000]
i_2                   (load             ) [ 00000]
trunc_ln66            (trunc            ) [ 00000]
icmp_ln66             (icmp             ) [ 01000]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
add_ln66              (add              ) [ 00000]
br_ln66               (br               ) [ 00000]
tmp                   (bitconcatenate   ) [ 00111]
zext_ln70             (zext             ) [ 00000]
accum_V_addr          (getelementptr    ) [ 00000]
or_ln70               (or               ) [ 00000]
zext_ln70_1           (zext             ) [ 00000]
accum_V_addr_1        (getelementptr    ) [ 00000]
accum_V_1_addr        (getelementptr    ) [ 00000]
accum_V_1_addr_1      (getelementptr    ) [ 00000]
accum_V_2_addr        (getelementptr    ) [ 00000]
accum_V_2_addr_1      (getelementptr    ) [ 00000]
accum_V_3_addr        (getelementptr    ) [ 00000]
accum_V_3_addr_1      (getelementptr    ) [ 00000]
accum_V_4_addr        (getelementptr    ) [ 00000]
accum_V_4_addr_1      (getelementptr    ) [ 00000]
accum_V_5_addr        (getelementptr    ) [ 00000]
accum_V_5_addr_1      (getelementptr    ) [ 00000]
accum_V_6_addr        (getelementptr    ) [ 00000]
accum_V_6_addr_1      (getelementptr    ) [ 00000]
accum_V_7_addr        (getelementptr    ) [ 00000]
accum_V_7_addr_1      (getelementptr    ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln66            (store            ) [ 00000]
or_ln70_1             (or               ) [ 00000]
zext_ln70_2           (zext             ) [ 00000]
accum_V_addr_2        (getelementptr    ) [ 00000]
or_ln70_2             (or               ) [ 00000]
zext_ln70_3           (zext             ) [ 00000]
accum_V_addr_3        (getelementptr    ) [ 00000]
accum_V_1_addr_2      (getelementptr    ) [ 00000]
accum_V_1_addr_3      (getelementptr    ) [ 00000]
accum_V_2_addr_2      (getelementptr    ) [ 00000]
accum_V_2_addr_3      (getelementptr    ) [ 00000]
accum_V_3_addr_2      (getelementptr    ) [ 00000]
accum_V_3_addr_3      (getelementptr    ) [ 00000]
accum_V_4_addr_2      (getelementptr    ) [ 00000]
accum_V_4_addr_3      (getelementptr    ) [ 00000]
accum_V_5_addr_2      (getelementptr    ) [ 00000]
accum_V_5_addr_3      (getelementptr    ) [ 00000]
accum_V_6_addr_2      (getelementptr    ) [ 00000]
accum_V_6_addr_3      (getelementptr    ) [ 00000]
accum_V_7_addr_2      (getelementptr    ) [ 00000]
accum_V_7_addr_3      (getelementptr    ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
or_ln70_3             (or               ) [ 00000]
zext_ln70_4           (zext             ) [ 00000]
accum_V_addr_4        (getelementptr    ) [ 00000]
or_ln70_4             (or               ) [ 00000]
zext_ln70_5           (zext             ) [ 00000]
accum_V_addr_5        (getelementptr    ) [ 00000]
accum_V_1_addr_4      (getelementptr    ) [ 00000]
accum_V_1_addr_5      (getelementptr    ) [ 00000]
accum_V_2_addr_4      (getelementptr    ) [ 00000]
accum_V_2_addr_5      (getelementptr    ) [ 00000]
accum_V_3_addr_4      (getelementptr    ) [ 00000]
accum_V_3_addr_5      (getelementptr    ) [ 00000]
accum_V_4_addr_4      (getelementptr    ) [ 00000]
accum_V_4_addr_5      (getelementptr    ) [ 00000]
accum_V_5_addr_4      (getelementptr    ) [ 00000]
accum_V_5_addr_5      (getelementptr    ) [ 00000]
accum_V_6_addr_4      (getelementptr    ) [ 00000]
accum_V_6_addr_5      (getelementptr    ) [ 00000]
accum_V_7_addr_4      (getelementptr    ) [ 00000]
accum_V_7_addr_5      (getelementptr    ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
or_ln70_5             (or               ) [ 00000]
zext_ln70_6           (zext             ) [ 00000]
accum_V_addr_6        (getelementptr    ) [ 00000]
or_ln70_6             (or               ) [ 00000]
zext_ln70_7           (zext             ) [ 00000]
accum_V_addr_7        (getelementptr    ) [ 00000]
accum_V_1_addr_6      (getelementptr    ) [ 00000]
accum_V_1_addr_7      (getelementptr    ) [ 00000]
accum_V_2_addr_6      (getelementptr    ) [ 00000]
accum_V_2_addr_7      (getelementptr    ) [ 00000]
accum_V_3_addr_6      (getelementptr    ) [ 00000]
accum_V_3_addr_7      (getelementptr    ) [ 00000]
accum_V_4_addr_6      (getelementptr    ) [ 00000]
accum_V_4_addr_7      (getelementptr    ) [ 00000]
accum_V_5_addr_6      (getelementptr    ) [ 00000]
accum_V_5_addr_7      (getelementptr    ) [ 00000]
accum_V_6_addr_6      (getelementptr    ) [ 00000]
accum_V_6_addr_7      (getelementptr    ) [ 00000]
accum_V_7_addr_6      (getelementptr    ) [ 00000]
accum_V_7_addr_7      (getelementptr    ) [ 00000]
specpipeline_ln67     (specpipeline     ) [ 00000]
specloopname_ln66     (specloopname     ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
store_ln70            (store            ) [ 00000]
br_ln66               (br               ) [ 00000]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="accum_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="accum_V_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_V_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="accum_V_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_V_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="accum_V_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_V_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="accum_V_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_V_4"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="accum_V_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_V_5"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="accum_V_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_V_6"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="accum_V_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accum_V_7"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="i_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="accum_V_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="9" slack="0"/>
<pin id="70" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="accum_V_addr_1_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="16" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="9" slack="0"/>
<pin id="77" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_addr_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="accum_V_1_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="9" slack="0"/>
<pin id="84" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_1_addr/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="accum_V_1_addr_1_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="9" slack="0"/>
<pin id="91" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_1_addr_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="accum_V_2_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="9" slack="0"/>
<pin id="98" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_2_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="accum_V_2_addr_1_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="16" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="9" slack="0"/>
<pin id="105" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_2_addr_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="accum_V_3_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="9" slack="0"/>
<pin id="112" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_3_addr/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="accum_V_3_addr_1_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="9" slack="0"/>
<pin id="119" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_3_addr_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="accum_V_4_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="9" slack="0"/>
<pin id="126" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_4_addr/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="accum_V_4_addr_1_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="9" slack="0"/>
<pin id="133" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_4_addr_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="accum_V_5_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="9" slack="0"/>
<pin id="140" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_5_addr/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="accum_V_5_addr_1_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="9" slack="0"/>
<pin id="147" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_5_addr_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="accum_V_6_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="9" slack="0"/>
<pin id="154" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_6_addr/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="accum_V_6_addr_1_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="9" slack="0"/>
<pin id="161" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_6_addr_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="accum_V_7_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="9" slack="0"/>
<pin id="168" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_7_addr/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="accum_V_7_addr_1_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="9" slack="0"/>
<pin id="175" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_7_addr_1/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="9" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="0"/>
<pin id="181" dir="0" index="2" bw="0" slack="0"/>
<pin id="183" dir="0" index="4" bw="9" slack="0"/>
<pin id="184" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="185" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="186" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 store_ln70/1 store_ln70/2 store_ln70/2 store_ln70/3 store_ln70/3 store_ln70/4 store_ln70/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="0"/>
<pin id="191" dir="0" index="1" bw="16" slack="0"/>
<pin id="192" dir="0" index="2" bw="0" slack="0"/>
<pin id="194" dir="0" index="4" bw="9" slack="0"/>
<pin id="195" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="196" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="197" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 store_ln70/1 store_ln70/2 store_ln70/2 store_ln70/3 store_ln70/3 store_ln70/4 store_ln70/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="9" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="0"/>
<pin id="203" dir="0" index="2" bw="0" slack="0"/>
<pin id="205" dir="0" index="4" bw="9" slack="0"/>
<pin id="206" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="207" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="208" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 store_ln70/1 store_ln70/2 store_ln70/2 store_ln70/3 store_ln70/3 store_ln70/4 store_ln70/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="9" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="0"/>
<pin id="214" dir="0" index="2" bw="0" slack="0"/>
<pin id="216" dir="0" index="4" bw="9" slack="0"/>
<pin id="217" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="218" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="219" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 store_ln70/1 store_ln70/2 store_ln70/2 store_ln70/3 store_ln70/3 store_ln70/4 store_ln70/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="9" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="0"/>
<pin id="225" dir="0" index="2" bw="0" slack="0"/>
<pin id="227" dir="0" index="4" bw="9" slack="0"/>
<pin id="228" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="229" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="230" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 store_ln70/1 store_ln70/2 store_ln70/2 store_ln70/3 store_ln70/3 store_ln70/4 store_ln70/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="9" slack="0"/>
<pin id="235" dir="0" index="1" bw="16" slack="0"/>
<pin id="236" dir="0" index="2" bw="0" slack="0"/>
<pin id="238" dir="0" index="4" bw="9" slack="0"/>
<pin id="239" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="240" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="241" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 store_ln70/1 store_ln70/2 store_ln70/2 store_ln70/3 store_ln70/3 store_ln70/4 store_ln70/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="9" slack="0"/>
<pin id="246" dir="0" index="1" bw="16" slack="0"/>
<pin id="247" dir="0" index="2" bw="0" slack="0"/>
<pin id="249" dir="0" index="4" bw="9" slack="0"/>
<pin id="250" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="251" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="252" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 store_ln70/1 store_ln70/2 store_ln70/2 store_ln70/3 store_ln70/3 store_ln70/4 store_ln70/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="0"/>
<pin id="257" dir="0" index="1" bw="16" slack="0"/>
<pin id="258" dir="0" index="2" bw="0" slack="0"/>
<pin id="260" dir="0" index="4" bw="9" slack="0"/>
<pin id="261" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="262" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="263" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 store_ln70/1 store_ln70/2 store_ln70/2 store_ln70/3 store_ln70/3 store_ln70/4 store_ln70/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="accum_V_addr_2_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="9" slack="0"/>
<pin id="286" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_addr_2/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="accum_V_addr_3_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="9" slack="0"/>
<pin id="293" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_addr_3/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="accum_V_1_addr_2_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="9" slack="0"/>
<pin id="300" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_1_addr_2/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="accum_V_1_addr_3_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="9" slack="0"/>
<pin id="307" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_1_addr_3/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="accum_V_2_addr_2_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="9" slack="0"/>
<pin id="314" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_2_addr_2/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="accum_V_2_addr_3_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="9" slack="0"/>
<pin id="321" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_2_addr_3/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="accum_V_3_addr_2_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="9" slack="0"/>
<pin id="328" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_3_addr_2/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="accum_V_3_addr_3_gep_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="9" slack="0"/>
<pin id="335" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_3_addr_3/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="accum_V_4_addr_2_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="9" slack="0"/>
<pin id="342" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_4_addr_2/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="accum_V_4_addr_3_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="9" slack="0"/>
<pin id="349" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_4_addr_3/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="accum_V_5_addr_2_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="9" slack="0"/>
<pin id="356" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_5_addr_2/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="accum_V_5_addr_3_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="9" slack="0"/>
<pin id="363" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_5_addr_3/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="accum_V_6_addr_2_gep_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="9" slack="0"/>
<pin id="370" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_6_addr_2/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="accum_V_6_addr_3_gep_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="9" slack="0"/>
<pin id="377" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_6_addr_3/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="accum_V_7_addr_2_gep_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="9" slack="0"/>
<pin id="384" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_7_addr_2/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="accum_V_7_addr_3_gep_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="0" index="2" bw="9" slack="0"/>
<pin id="391" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_7_addr_3/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="accum_V_addr_4_gep_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="9" slack="0"/>
<pin id="414" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_addr_4/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="accum_V_addr_5_gep_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="16" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="0" index="2" bw="9" slack="0"/>
<pin id="421" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_addr_5/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="accum_V_1_addr_4_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="9" slack="0"/>
<pin id="428" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_1_addr_4/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="accum_V_1_addr_5_gep_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="9" slack="0"/>
<pin id="435" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_1_addr_5/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="accum_V_2_addr_4_gep_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="0" index="2" bw="9" slack="0"/>
<pin id="442" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_2_addr_4/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="accum_V_2_addr_5_gep_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="16" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="0" index="2" bw="9" slack="0"/>
<pin id="449" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_2_addr_5/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="accum_V_3_addr_4_gep_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="0" index="2" bw="9" slack="0"/>
<pin id="456" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_3_addr_4/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="accum_V_3_addr_5_gep_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="0" index="2" bw="9" slack="0"/>
<pin id="463" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_3_addr_5/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="accum_V_4_addr_4_gep_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="9" slack="0"/>
<pin id="470" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_4_addr_4/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="accum_V_4_addr_5_gep_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="0" index="2" bw="9" slack="0"/>
<pin id="477" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_4_addr_5/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="accum_V_5_addr_4_gep_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="16" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="0" index="2" bw="9" slack="0"/>
<pin id="484" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_5_addr_4/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="accum_V_5_addr_5_gep_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="0" index="2" bw="9" slack="0"/>
<pin id="491" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_5_addr_5/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="accum_V_6_addr_4_gep_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="16" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="0" index="2" bw="9" slack="0"/>
<pin id="498" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_6_addr_4/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="accum_V_6_addr_5_gep_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="16" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="0" index="2" bw="9" slack="0"/>
<pin id="505" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_6_addr_5/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="accum_V_7_addr_4_gep_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="16" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="0" index="2" bw="9" slack="0"/>
<pin id="512" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_7_addr_4/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="accum_V_7_addr_5_gep_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="16" slack="0"/>
<pin id="517" dir="0" index="1" bw="1" slack="0"/>
<pin id="518" dir="0" index="2" bw="9" slack="0"/>
<pin id="519" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_7_addr_5/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="accum_V_addr_6_gep_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="16" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="0" index="2" bw="9" slack="0"/>
<pin id="542" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_addr_6/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="accum_V_addr_7_gep_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="16" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="0" index="2" bw="9" slack="0"/>
<pin id="549" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_addr_7/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="accum_V_1_addr_6_gep_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="0" index="2" bw="9" slack="0"/>
<pin id="556" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_1_addr_6/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="accum_V_1_addr_7_gep_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="16" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="0" index="2" bw="9" slack="0"/>
<pin id="563" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_1_addr_7/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="accum_V_2_addr_6_gep_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="16" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="0" index="2" bw="9" slack="0"/>
<pin id="570" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_2_addr_6/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="accum_V_2_addr_7_gep_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="0" index="2" bw="9" slack="0"/>
<pin id="577" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_2_addr_7/4 "/>
</bind>
</comp>

<comp id="580" class="1004" name="accum_V_3_addr_6_gep_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="16" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="0" index="2" bw="9" slack="0"/>
<pin id="584" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_3_addr_6/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="accum_V_3_addr_7_gep_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="16" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="0" index="2" bw="9" slack="0"/>
<pin id="591" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_3_addr_7/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="accum_V_4_addr_6_gep_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="0" index="2" bw="9" slack="0"/>
<pin id="598" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_4_addr_6/4 "/>
</bind>
</comp>

<comp id="601" class="1004" name="accum_V_4_addr_7_gep_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="16" slack="0"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="0" index="2" bw="9" slack="0"/>
<pin id="605" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_4_addr_7/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="accum_V_5_addr_6_gep_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="16" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="0" index="2" bw="9" slack="0"/>
<pin id="612" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_5_addr_6/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="accum_V_5_addr_7_gep_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="16" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="0" index="2" bw="9" slack="0"/>
<pin id="619" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_5_addr_7/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="accum_V_6_addr_6_gep_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="16" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="0" index="2" bw="9" slack="0"/>
<pin id="626" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_6_addr_6/4 "/>
</bind>
</comp>

<comp id="629" class="1004" name="accum_V_6_addr_7_gep_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="16" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="0" index="2" bw="9" slack="0"/>
<pin id="633" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_6_addr_7/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="accum_V_7_addr_6_gep_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="16" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="0" index="2" bw="9" slack="0"/>
<pin id="640" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_7_addr_6/4 "/>
</bind>
</comp>

<comp id="643" class="1004" name="accum_V_7_addr_7_gep_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="16" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="0" index="2" bw="9" slack="0"/>
<pin id="647" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_V_7_addr_7/4 "/>
</bind>
</comp>

<comp id="666" class="1004" name="store_ln0_store_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="7" slack="0"/>
<pin id="669" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="671" class="1004" name="i_2_load_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="7" slack="0"/>
<pin id="673" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="674" class="1004" name="trunc_ln66_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="7" slack="0"/>
<pin id="676" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="icmp_ln66_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="7" slack="0"/>
<pin id="680" dir="0" index="1" bw="7" slack="0"/>
<pin id="681" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/1 "/>
</bind>
</comp>

<comp id="684" class="1004" name="add_ln66_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="7" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/1 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="9" slack="0"/>
<pin id="692" dir="0" index="1" bw="6" slack="0"/>
<pin id="693" dir="0" index="2" bw="1" slack="0"/>
<pin id="694" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="698" class="1004" name="zext_ln70_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="9" slack="0"/>
<pin id="700" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/1 "/>
</bind>
</comp>

<comp id="710" class="1004" name="or_ln70_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="9" slack="0"/>
<pin id="712" dir="0" index="1" bw="9" slack="0"/>
<pin id="713" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln70/1 "/>
</bind>
</comp>

<comp id="716" class="1004" name="zext_ln70_1_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="9" slack="0"/>
<pin id="718" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_1/1 "/>
</bind>
</comp>

<comp id="728" class="1004" name="store_ln66_store_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="7" slack="0"/>
<pin id="730" dir="0" index="1" bw="7" slack="0"/>
<pin id="731" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln66/1 "/>
</bind>
</comp>

<comp id="733" class="1004" name="or_ln70_1_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="9" slack="1"/>
<pin id="735" dir="0" index="1" bw="9" slack="0"/>
<pin id="736" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln70_1/2 "/>
</bind>
</comp>

<comp id="738" class="1004" name="zext_ln70_2_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="9" slack="0"/>
<pin id="740" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_2/2 "/>
</bind>
</comp>

<comp id="750" class="1004" name="or_ln70_2_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="9" slack="1"/>
<pin id="752" dir="0" index="1" bw="9" slack="0"/>
<pin id="753" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln70_2/2 "/>
</bind>
</comp>

<comp id="755" class="1004" name="zext_ln70_3_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="9" slack="0"/>
<pin id="757" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_3/2 "/>
</bind>
</comp>

<comp id="767" class="1004" name="or_ln70_3_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="9" slack="2"/>
<pin id="769" dir="0" index="1" bw="9" slack="0"/>
<pin id="770" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln70_3/3 "/>
</bind>
</comp>

<comp id="772" class="1004" name="zext_ln70_4_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="9" slack="0"/>
<pin id="774" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_4/3 "/>
</bind>
</comp>

<comp id="784" class="1004" name="or_ln70_4_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="9" slack="2"/>
<pin id="786" dir="0" index="1" bw="9" slack="0"/>
<pin id="787" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln70_4/3 "/>
</bind>
</comp>

<comp id="789" class="1004" name="zext_ln70_5_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="9" slack="0"/>
<pin id="791" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_5/3 "/>
</bind>
</comp>

<comp id="801" class="1004" name="or_ln70_5_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="9" slack="3"/>
<pin id="803" dir="0" index="1" bw="9" slack="0"/>
<pin id="804" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln70_5/4 "/>
</bind>
</comp>

<comp id="806" class="1004" name="zext_ln70_6_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="9" slack="0"/>
<pin id="808" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_6/4 "/>
</bind>
</comp>

<comp id="818" class="1004" name="or_ln70_6_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="9" slack="3"/>
<pin id="820" dir="0" index="1" bw="9" slack="0"/>
<pin id="821" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln70_6/4 "/>
</bind>
</comp>

<comp id="823" class="1004" name="zext_ln70_7_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="9" slack="0"/>
<pin id="825" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_7/4 "/>
</bind>
</comp>

<comp id="835" class="1005" name="i_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="7" slack="0"/>
<pin id="837" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="845" class="1005" name="tmp_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="9" slack="1"/>
<pin id="847" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="32" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="32" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="32" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="32" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="32" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="32" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="32" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="32" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="32" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="12" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="32" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="14" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="178" pin=4"/></net>

<net id="188"><net_src comp="66" pin="3"/><net_sink comp="178" pin=2"/></net>

<net id="198"><net_src comp="36" pin="0"/><net_sink comp="189" pin=4"/></net>

<net id="199"><net_src comp="80" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="209"><net_src comp="36" pin="0"/><net_sink comp="200" pin=4"/></net>

<net id="210"><net_src comp="94" pin="3"/><net_sink comp="200" pin=2"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="211" pin=4"/></net>

<net id="221"><net_src comp="108" pin="3"/><net_sink comp="211" pin=2"/></net>

<net id="231"><net_src comp="36" pin="0"/><net_sink comp="222" pin=4"/></net>

<net id="232"><net_src comp="122" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="242"><net_src comp="36" pin="0"/><net_sink comp="233" pin=4"/></net>

<net id="243"><net_src comp="136" pin="3"/><net_sink comp="233" pin=2"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="244" pin=4"/></net>

<net id="254"><net_src comp="150" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="255" pin=4"/></net>

<net id="265"><net_src comp="164" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="36" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="267"><net_src comp="73" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="268"><net_src comp="36" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="269"><net_src comp="87" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="270"><net_src comp="36" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="271"><net_src comp="101" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="273"><net_src comp="115" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="274"><net_src comp="36" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="275"><net_src comp="129" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="276"><net_src comp="36" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="277"><net_src comp="143" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="278"><net_src comp="36" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="279"><net_src comp="157" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="280"><net_src comp="36" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="281"><net_src comp="171" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="287"><net_src comp="0" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="32" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="0" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="32" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="2" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="32" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="2" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="32" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="4" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="32" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="4" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="32" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="6" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="32" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="336"><net_src comp="6" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="32" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="343"><net_src comp="8" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="32" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="350"><net_src comp="8" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="32" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="357"><net_src comp="10" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="32" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="364"><net_src comp="10" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="32" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="371"><net_src comp="12" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="32" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="378"><net_src comp="12" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="32" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="385"><net_src comp="14" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="32" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="392"><net_src comp="14" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="393"><net_src comp="32" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="394"><net_src comp="282" pin="3"/><net_sink comp="178" pin=2"/></net>

<net id="395"><net_src comp="296" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="396"><net_src comp="310" pin="3"/><net_sink comp="200" pin=2"/></net>

<net id="397"><net_src comp="324" pin="3"/><net_sink comp="211" pin=2"/></net>

<net id="398"><net_src comp="338" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="399"><net_src comp="352" pin="3"/><net_sink comp="233" pin=2"/></net>

<net id="400"><net_src comp="366" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="401"><net_src comp="380" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="402"><net_src comp="289" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="403"><net_src comp="303" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="404"><net_src comp="317" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="405"><net_src comp="331" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="406"><net_src comp="345" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="407"><net_src comp="359" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="408"><net_src comp="373" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="409"><net_src comp="387" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="415"><net_src comp="0" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="32" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="422"><net_src comp="0" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="32" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="429"><net_src comp="2" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="32" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="436"><net_src comp="2" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="32" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="443"><net_src comp="4" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="32" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="450"><net_src comp="4" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="32" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="457"><net_src comp="6" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="32" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="464"><net_src comp="6" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="32" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="471"><net_src comp="8" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="32" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="478"><net_src comp="8" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="32" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="485"><net_src comp="10" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="32" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="492"><net_src comp="10" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="32" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="499"><net_src comp="12" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="32" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="506"><net_src comp="12" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="32" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="513"><net_src comp="14" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="32" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="520"><net_src comp="14" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="32" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="410" pin="3"/><net_sink comp="178" pin=2"/></net>

<net id="523"><net_src comp="424" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="524"><net_src comp="438" pin="3"/><net_sink comp="200" pin=2"/></net>

<net id="525"><net_src comp="452" pin="3"/><net_sink comp="211" pin=2"/></net>

<net id="526"><net_src comp="466" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="527"><net_src comp="480" pin="3"/><net_sink comp="233" pin=2"/></net>

<net id="528"><net_src comp="494" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="529"><net_src comp="508" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="530"><net_src comp="417" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="531"><net_src comp="431" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="532"><net_src comp="445" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="533"><net_src comp="459" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="534"><net_src comp="473" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="535"><net_src comp="487" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="536"><net_src comp="501" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="537"><net_src comp="515" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="543"><net_src comp="0" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="32" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="550"><net_src comp="0" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="32" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="557"><net_src comp="2" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="32" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="564"><net_src comp="2" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="32" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="571"><net_src comp="4" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="32" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="578"><net_src comp="4" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="32" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="585"><net_src comp="6" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="32" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="592"><net_src comp="6" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="593"><net_src comp="32" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="599"><net_src comp="8" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="600"><net_src comp="32" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="606"><net_src comp="8" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="32" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="613"><net_src comp="10" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="32" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="620"><net_src comp="10" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="32" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="627"><net_src comp="12" pin="0"/><net_sink comp="622" pin=0"/></net>

<net id="628"><net_src comp="32" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="634"><net_src comp="12" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="32" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="641"><net_src comp="14" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="32" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="648"><net_src comp="14" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="649"><net_src comp="32" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="650"><net_src comp="538" pin="3"/><net_sink comp="178" pin=2"/></net>

<net id="651"><net_src comp="552" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="652"><net_src comp="566" pin="3"/><net_sink comp="200" pin=2"/></net>

<net id="653"><net_src comp="580" pin="3"/><net_sink comp="211" pin=2"/></net>

<net id="654"><net_src comp="594" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="655"><net_src comp="608" pin="3"/><net_sink comp="233" pin=2"/></net>

<net id="656"><net_src comp="622" pin="3"/><net_sink comp="244" pin=2"/></net>

<net id="657"><net_src comp="636" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="658"><net_src comp="545" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="659"><net_src comp="559" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="660"><net_src comp="573" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="661"><net_src comp="587" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="662"><net_src comp="601" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="663"><net_src comp="615" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="664"><net_src comp="629" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="665"><net_src comp="643" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="670"><net_src comp="18" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="677"><net_src comp="671" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="682"><net_src comp="671" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="20" pin="0"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="671" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="26" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="695"><net_src comp="28" pin="0"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="674" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="697"><net_src comp="30" pin="0"/><net_sink comp="690" pin=2"/></net>

<net id="701"><net_src comp="690" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="704"><net_src comp="698" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="705"><net_src comp="698" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="706"><net_src comp="698" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="707"><net_src comp="698" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="708"><net_src comp="698" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="709"><net_src comp="698" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="714"><net_src comp="690" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="34" pin="0"/><net_sink comp="710" pin=1"/></net>

<net id="719"><net_src comp="710" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="722"><net_src comp="716" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="723"><net_src comp="716" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="724"><net_src comp="716" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="725"><net_src comp="716" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="726"><net_src comp="716" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="727"><net_src comp="716" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="732"><net_src comp="684" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="737"><net_src comp="38" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="741"><net_src comp="733" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="744"><net_src comp="738" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="745"><net_src comp="738" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="746"><net_src comp="738" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="747"><net_src comp="738" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="748"><net_src comp="738" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="749"><net_src comp="738" pin="1"/><net_sink comp="380" pin=2"/></net>

<net id="754"><net_src comp="40" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="758"><net_src comp="750" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="760"><net_src comp="755" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="761"><net_src comp="755" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="762"><net_src comp="755" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="763"><net_src comp="755" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="764"><net_src comp="755" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="765"><net_src comp="755" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="766"><net_src comp="755" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="771"><net_src comp="42" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="775"><net_src comp="767" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="410" pin=2"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="778"><net_src comp="772" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="779"><net_src comp="772" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="780"><net_src comp="772" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="781"><net_src comp="772" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="782"><net_src comp="772" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="783"><net_src comp="772" pin="1"/><net_sink comp="508" pin=2"/></net>

<net id="788"><net_src comp="44" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="792"><net_src comp="784" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="417" pin=2"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="795"><net_src comp="789" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="796"><net_src comp="789" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="797"><net_src comp="789" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="798"><net_src comp="789" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="799"><net_src comp="789" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="800"><net_src comp="789" pin="1"/><net_sink comp="515" pin=2"/></net>

<net id="805"><net_src comp="46" pin="0"/><net_sink comp="801" pin=1"/></net>

<net id="809"><net_src comp="801" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="538" pin=2"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="552" pin=2"/></net>

<net id="812"><net_src comp="806" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="813"><net_src comp="806" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="814"><net_src comp="806" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="815"><net_src comp="806" pin="1"/><net_sink comp="608" pin=2"/></net>

<net id="816"><net_src comp="806" pin="1"/><net_sink comp="622" pin=2"/></net>

<net id="817"><net_src comp="806" pin="1"/><net_sink comp="636" pin=2"/></net>

<net id="822"><net_src comp="48" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="826"><net_src comp="818" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="545" pin=2"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="829"><net_src comp="823" pin="1"/><net_sink comp="573" pin=2"/></net>

<net id="830"><net_src comp="823" pin="1"/><net_sink comp="587" pin=2"/></net>

<net id="831"><net_src comp="823" pin="1"/><net_sink comp="601" pin=2"/></net>

<net id="832"><net_src comp="823" pin="1"/><net_sink comp="615" pin=2"/></net>

<net id="833"><net_src comp="823" pin="1"/><net_sink comp="629" pin=2"/></net>

<net id="834"><net_src comp="823" pin="1"/><net_sink comp="643" pin=2"/></net>

<net id="838"><net_src comp="62" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="840"><net_src comp="835" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="841"><net_src comp="835" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="848"><net_src comp="690" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="851"><net_src comp="845" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="852"><net_src comp="845" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="853"><net_src comp="845" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="854"><net_src comp="845" pin="1"/><net_sink comp="818" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: accum_V | {1 2 3 4 }
	Port: accum_V_1 | {1 2 3 4 }
	Port: accum_V_2 | {1 2 3 4 }
	Port: accum_V_3 | {1 2 3 4 }
	Port: accum_V_4 | {1 2 3 4 }
	Port: accum_V_5 | {1 2 3 4 }
	Port: accum_V_6 | {1 2 3 4 }
	Port: accum_V_7 | {1 2 3 4 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		trunc_ln66 : 2
		icmp_ln66 : 2
		add_ln66 : 2
		br_ln66 : 3
		tmp : 3
		zext_ln70 : 4
		accum_V_addr : 5
		or_ln70 : 4
		zext_ln70_1 : 4
		accum_V_addr_1 : 5
		accum_V_1_addr : 5
		accum_V_1_addr_1 : 5
		accum_V_2_addr : 5
		accum_V_2_addr_1 : 5
		accum_V_3_addr : 5
		accum_V_3_addr_1 : 5
		accum_V_4_addr : 5
		accum_V_4_addr_1 : 5
		accum_V_5_addr : 5
		accum_V_5_addr_1 : 5
		accum_V_6_addr : 5
		accum_V_6_addr_1 : 5
		accum_V_7_addr : 5
		accum_V_7_addr_1 : 5
		store_ln70 : 6
		store_ln70 : 6
		store_ln70 : 6
		store_ln70 : 6
		store_ln70 : 6
		store_ln70 : 6
		store_ln70 : 6
		store_ln70 : 6
		store_ln70 : 6
		store_ln70 : 6
		store_ln70 : 6
		store_ln70 : 6
		store_ln70 : 6
		store_ln70 : 6
		store_ln70 : 6
		store_ln70 : 6
		store_ln66 : 3
	State 2
		accum_V_addr_2 : 1
		accum_V_addr_3 : 1
		accum_V_1_addr_2 : 1
		accum_V_1_addr_3 : 1
		accum_V_2_addr_2 : 1
		accum_V_2_addr_3 : 1
		accum_V_3_addr_2 : 1
		accum_V_3_addr_3 : 1
		accum_V_4_addr_2 : 1
		accum_V_4_addr_3 : 1
		accum_V_5_addr_2 : 1
		accum_V_5_addr_3 : 1
		accum_V_6_addr_2 : 1
		accum_V_6_addr_3 : 1
		accum_V_7_addr_2 : 1
		accum_V_7_addr_3 : 1
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
	State 3
		accum_V_addr_4 : 1
		accum_V_addr_5 : 1
		accum_V_1_addr_4 : 1
		accum_V_1_addr_5 : 1
		accum_V_2_addr_4 : 1
		accum_V_2_addr_5 : 1
		accum_V_3_addr_4 : 1
		accum_V_3_addr_5 : 1
		accum_V_4_addr_4 : 1
		accum_V_4_addr_5 : 1
		accum_V_5_addr_4 : 1
		accum_V_5_addr_5 : 1
		accum_V_6_addr_4 : 1
		accum_V_6_addr_5 : 1
		accum_V_7_addr_4 : 1
		accum_V_7_addr_5 : 1
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
	State 4
		accum_V_addr_6 : 1
		accum_V_addr_7 : 1
		accum_V_1_addr_6 : 1
		accum_V_1_addr_7 : 1
		accum_V_2_addr_6 : 1
		accum_V_2_addr_7 : 1
		accum_V_3_addr_6 : 1
		accum_V_3_addr_7 : 1
		accum_V_4_addr_6 : 1
		accum_V_4_addr_7 : 1
		accum_V_5_addr_6 : 1
		accum_V_5_addr_7 : 1
		accum_V_6_addr_6 : 1
		accum_V_6_addr_7 : 1
		accum_V_7_addr_6 : 1
		accum_V_7_addr_7 : 1
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2
		store_ln70 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |   add_ln66_fu_684  |    0    |    14   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln66_fu_678  |    0    |    10   |
|----------|--------------------|---------|---------|
|   trunc  |  trunc_ln66_fu_674 |    0    |    0    |
|----------|--------------------|---------|---------|
|bitconcatenate|     tmp_fu_690     |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  zext_ln70_fu_698  |    0    |    0    |
|          | zext_ln70_1_fu_716 |    0    |    0    |
|          | zext_ln70_2_fu_738 |    0    |    0    |
|   zext   | zext_ln70_3_fu_755 |    0    |    0    |
|          | zext_ln70_4_fu_772 |    0    |    0    |
|          | zext_ln70_5_fu_789 |    0    |    0    |
|          | zext_ln70_6_fu_806 |    0    |    0    |
|          | zext_ln70_7_fu_823 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |   or_ln70_fu_710   |    0    |    0    |
|          |  or_ln70_1_fu_733  |    0    |    0    |
|          |  or_ln70_2_fu_750  |    0    |    0    |
|    or    |  or_ln70_3_fu_767  |    0    |    0    |
|          |  or_ln70_4_fu_784  |    0    |    0    |
|          |  or_ln70_5_fu_801  |    0    |    0    |
|          |  or_ln70_6_fu_818  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    24   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------+--------+
|           |   FF   |
+-----------+--------+
| i_reg_835 |    7   |
|tmp_reg_845|    9   |
+-----------+--------+
|   Total   |   16   |
+-----------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_178 |  p0  |   4  |   9  |   36   ||    20   |
| grp_access_fu_178 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_189 |  p0  |   4  |   9  |   36   ||    20   |
| grp_access_fu_189 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_200 |  p0  |   4  |   9  |   36   ||    20   |
| grp_access_fu_200 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_211 |  p0  |   4  |   9  |   36   ||    20   |
| grp_access_fu_211 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_222 |  p0  |   4  |   9  |   36   ||    20   |
| grp_access_fu_222 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_233 |  p0  |   4  |   9  |   36   ||    20   |
| grp_access_fu_233 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_244 |  p0  |   4  |   9  |   36   ||    20   |
| grp_access_fu_244 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_255 |  p0  |   4  |   9  |   36   ||    20   |
| grp_access_fu_255 |  p2  |   4  |   0  |    0   ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   288  || 7.24343 ||   320   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   24   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   320  |
|  Register |    -   |   16   |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   16   |   344  |
+-----------+--------+--------+--------+
