sta_module_tests("verilog"
  TESTS
    bus
)

add_subdirectory(cpp)
