

================================================================
== Vivado HLS Report for 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s'
================================================================
* Date:           Wed Sep  7 19:00:16 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690t-ffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.25 ns | 1.386 ns |   1.88 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     437|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     144|    -|
|Register         |        -|      -|     302|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     302|     581|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2940|   3600|  866400|  433200|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |sub_ln1118_10_fu_492_p2  |     -    |      0|  0|  29|          22|          22|
    |sub_ln1118_11_fu_524_p2  |     -    |      0|  0|  29|          22|          22|
    |sub_ln1118_12_fu_556_p2  |     -    |      0|  0|  29|          22|          22|
    |sub_ln1118_13_fu_588_p2  |     -    |      0|  0|  29|          22|          22|
    |sub_ln1118_14_fu_620_p2  |     -    |      0|  0|  29|          22|          22|
    |sub_ln1118_1_fu_204_p2   |     -    |      0|  0|  29|          22|          22|
    |sub_ln1118_2_fu_236_p2   |     -    |      0|  0|  29|          22|          22|
    |sub_ln1118_3_fu_268_p2   |     -    |      0|  0|  29|          22|          22|
    |sub_ln1118_4_fu_300_p2   |     -    |      0|  0|  29|          22|          22|
    |sub_ln1118_5_fu_332_p2   |     -    |      0|  0|  29|          22|          22|
    |sub_ln1118_6_fu_364_p2   |     -    |      0|  0|  29|          22|          22|
    |sub_ln1118_7_fu_396_p2   |     -    |      0|  0|  29|          22|          22|
    |sub_ln1118_8_fu_428_p2   |     -    |      0|  0|  29|          22|          22|
    |sub_ln1118_9_fu_460_p2   |     -    |      0|  0|  29|          22|          22|
    |sub_ln1118_fu_172_p2     |     -    |      0|  0|  29|          22|          22|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 437|         331|         331|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_done       |   9|          2|    1|          2|
    |ap_return_0   |   9|          2|   20|         40|
    |ap_return_1   |   9|          2|   20|         40|
    |ap_return_10  |   9|          2|   20|         40|
    |ap_return_11  |   9|          2|   20|         40|
    |ap_return_12  |   9|          2|   20|         40|
    |ap_return_13  |   9|          2|   20|         40|
    |ap_return_14  |   9|          2|   20|         40|
    |ap_return_2   |   9|          2|   20|         40|
    |ap_return_3   |   9|          2|   20|         40|
    |ap_return_4   |   9|          2|   20|         40|
    |ap_return_5   |   9|          2|   20|         40|
    |ap_return_6   |   9|          2|   20|         40|
    |ap_return_7   |   9|          2|   20|         40|
    |ap_return_8   |   9|          2|   20|         40|
    |ap_return_9   |   9|          2|   20|         40|
    +--------------+----+-----------+-----+-----------+
    |Total         | 144|         32|  301|        602|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   1|   0|    1|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |ap_return_0_preg   |  20|   0|   20|          0|
    |ap_return_10_preg  |  20|   0|   20|          0|
    |ap_return_11_preg  |  20|   0|   20|          0|
    |ap_return_12_preg  |  20|   0|   20|          0|
    |ap_return_13_preg  |  20|   0|   20|          0|
    |ap_return_14_preg  |  20|   0|   20|          0|
    |ap_return_1_preg   |  20|   0|   20|          0|
    |ap_return_2_preg   |  20|   0|   20|          0|
    |ap_return_3_preg   |  20|   0|   20|          0|
    |ap_return_4_preg   |  20|   0|   20|          0|
    |ap_return_5_preg   |  20|   0|   20|          0|
    |ap_return_6_preg   |  20|   0|   20|          0|
    |ap_return_7_preg   |  20|   0|   20|          0|
    |ap_return_8_preg   |  20|   0|   20|          0|
    |ap_return_9_preg   |  20|   0|   20|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 302|   0|  302|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+--------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. | return value |
|ap_start      |  in |    1| ap_ctrl_hs | normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. | return value |
|ap_done       | out |    1| ap_ctrl_hs | normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. | return value |
|ap_continue   |  in |    1| ap_ctrl_hs | normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. | return value |
|ap_idle       | out |    1| ap_ctrl_hs | normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. | return value |
|ap_ready      | out |    1| ap_ctrl_hs | normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. | return value |
|ap_return_0   | out |   20| ap_ctrl_hs | normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. | return value |
|ap_return_1   | out |   20| ap_ctrl_hs | normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. | return value |
|ap_return_2   | out |   20| ap_ctrl_hs | normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. | return value |
|ap_return_3   | out |   20| ap_ctrl_hs | normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. | return value |
|ap_return_4   | out |   20| ap_ctrl_hs | normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. | return value |
|ap_return_5   | out |   20| ap_ctrl_hs | normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. | return value |
|ap_return_6   | out |   20| ap_ctrl_hs | normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. | return value |
|ap_return_7   | out |   20| ap_ctrl_hs | normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. | return value |
|ap_return_8   | out |   20| ap_ctrl_hs | normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. | return value |
|ap_return_9   | out |   20| ap_ctrl_hs | normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. | return value |
|ap_return_10  | out |   20| ap_ctrl_hs | normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. | return value |
|ap_return_11  | out |   20| ap_ctrl_hs | normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. | return value |
|ap_return_12  | out |   20| ap_ctrl_hs | normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. | return value |
|ap_return_13  | out |   20| ap_ctrl_hs | normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. | return value |
|ap_return_14  | out |   20| ap_ctrl_hs | normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. | return value |
|p_read        |  in |   20|   ap_none  |                            p_read                            |    scalar    |
|p_read1       |  in |   20|   ap_none  |                            p_read1                           |    scalar    |
|p_read2       |  in |   20|   ap_none  |                            p_read2                           |    scalar    |
|p_read3       |  in |   20|   ap_none  |                            p_read3                           |    scalar    |
|p_read4       |  in |   20|   ap_none  |                            p_read4                           |    scalar    |
|p_read5       |  in |   20|   ap_none  |                            p_read5                           |    scalar    |
|p_read6       |  in |   20|   ap_none  |                            p_read6                           |    scalar    |
|p_read7       |  in |   20|   ap_none  |                            p_read7                           |    scalar    |
|p_read8       |  in |   20|   ap_none  |                            p_read8                           |    scalar    |
|p_read9       |  in |   20|   ap_none  |                            p_read9                           |    scalar    |
|p_read10      |  in |   20|   ap_none  |                           p_read10                           |    scalar    |
|p_read11      |  in |   20|   ap_none  |                           p_read11                           |    scalar    |
|p_read12      |  in |   20|   ap_none  |                           p_read12                           |    scalar    |
|p_read13      |  in |   20|   ap_none  |                           p_read13                           |    scalar    |
|p_read14      |  in |   20|   ap_none  |                           p_read14                           |    scalar    |
+--------------+-----+-----+------------+--------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.38>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecClockDomain([8 x i8]* @default, [1 x i8]* @empty)"   --->   Operation 2 'specclockdomain' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_1 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read14)" [firmware/nnet_utils/nnet_batchnorm.h:53]   --->   Operation 3 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_2 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read13)" [firmware/nnet_utils/nnet_batchnorm.h:53]   --->   Operation 4 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_3 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read12)" [firmware/nnet_utils/nnet_batchnorm.h:53]   --->   Operation 5 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_4 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read11)" [firmware/nnet_utils/nnet_batchnorm.h:53]   --->   Operation 6 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_5 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read10)" [firmware/nnet_utils/nnet_batchnorm.h:53]   --->   Operation 7 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_6 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read9)" [firmware/nnet_utils/nnet_batchnorm.h:53]   --->   Operation 8 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_7 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read8)" [firmware/nnet_utils/nnet_batchnorm.h:53]   --->   Operation 9 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_8 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read7)" [firmware/nnet_utils/nnet_batchnorm.h:53]   --->   Operation 10 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_9 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read6)" [firmware/nnet_utils/nnet_batchnorm.h:53]   --->   Operation 11 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_10 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read5)" [firmware/nnet_utils/nnet_batchnorm.h:53]   --->   Operation 12 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_11 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read4)" [firmware/nnet_utils/nnet_batchnorm.h:53]   --->   Operation 13 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_12 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read3)" [firmware/nnet_utils/nnet_batchnorm.h:53]   --->   Operation 14 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_13 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read2)" [firmware/nnet_utils/nnet_batchnorm.h:53]   --->   Operation 15 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_14 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read1)" [firmware/nnet_utils/nnet_batchnorm.h:53]   --->   Operation 16 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read15 = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %p_read)" [firmware/nnet_utils/nnet_batchnorm.h:53]   --->   Operation 17 'read' 'p_read15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 3, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_batchnorm.h:67]   --->   Operation 18 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 5, [4 x i8]* @p_str18, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_mult.h:82->firmware/nnet_utils/nnet_batchnorm.h:74]   --->   Operation 19 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i20 %p_read15 to i22" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 20 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i20 %p_read15 to i12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 21 'trunc' 'trunc_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118, i10 0)" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 22 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.38ns)   --->   "%sub_ln1118 = sub i22 %shl_ln, %sext_ln1118" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 23 'sub' 'sub_ln1118' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%res_0_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118, i32 2, i32 21)" [firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 24 'partselect' 'res_0_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i20 %p_read_14 to i22" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 25 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln1118_1 = trunc i20 %p_read_14 to i12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 26 'trunc' 'trunc_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_1, i10 0)" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 27 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.38ns)   --->   "%sub_ln1118_1 = sub i22 %shl_ln1118_1, %sext_ln1118_1" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 28 'sub' 'sub_ln1118_1' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%res_1_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_1, i32 2, i32 21)" [firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 29 'partselect' 'res_1_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i20 %p_read_13 to i22" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 30 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln1118_2 = trunc i20 %p_read_13 to i12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 31 'trunc' 'trunc_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_2, i10 0)" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 32 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.38ns)   --->   "%sub_ln1118_2 = sub i22 %shl_ln1118_2, %sext_ln1118_2" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 33 'sub' 'sub_ln1118_2' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%res_2_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_2, i32 2, i32 21)" [firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 34 'partselect' 'res_2_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i20 %p_read_12 to i22" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 35 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln1118_3 = trunc i20 %p_read_12 to i12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 36 'trunc' 'trunc_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_3, i10 0)" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 37 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.38ns)   --->   "%sub_ln1118_3 = sub i22 %shl_ln1118_3, %sext_ln1118_3" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 38 'sub' 'sub_ln1118_3' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%res_3_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_3, i32 2, i32 21)" [firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 39 'partselect' 'res_3_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i20 %p_read_11 to i22" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 40 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln1118_4 = trunc i20 %p_read_11 to i12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 41 'trunc' 'trunc_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_4, i10 0)" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 42 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.38ns)   --->   "%sub_ln1118_4 = sub i22 %shl_ln1118_4, %sext_ln1118_4" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 43 'sub' 'sub_ln1118_4' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%res_4_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_4, i32 2, i32 21)" [firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 44 'partselect' 'res_4_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i20 %p_read_10 to i22" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 45 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln1118_5 = trunc i20 %p_read_10 to i12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 46 'trunc' 'trunc_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_5, i10 0)" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 47 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.38ns)   --->   "%sub_ln1118_5 = sub i22 %shl_ln1118_5, %sext_ln1118_5" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 48 'sub' 'sub_ln1118_5' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%res_5_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_5, i32 2, i32 21)" [firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 49 'partselect' 'res_5_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i20 %p_read_9 to i22" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 50 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln1118_6 = trunc i20 %p_read_9 to i12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 51 'trunc' 'trunc_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_6, i10 0)" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 52 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.38ns)   --->   "%sub_ln1118_6 = sub i22 %shl_ln1118_6, %sext_ln1118_6" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 53 'sub' 'sub_ln1118_6' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%res_6_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_6, i32 2, i32 21)" [firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 54 'partselect' 'res_6_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i20 %p_read_8 to i22" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 55 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln1118_7 = trunc i20 %p_read_8 to i12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 56 'trunc' 'trunc_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_7, i10 0)" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 57 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.38ns)   --->   "%sub_ln1118_7 = sub i22 %shl_ln1118_7, %sext_ln1118_7" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 58 'sub' 'sub_ln1118_7' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%res_7_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_7, i32 2, i32 21)" [firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 59 'partselect' 'res_7_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i20 %p_read_7 to i22" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 60 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln1118_8 = trunc i20 %p_read_7 to i12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 61 'trunc' 'trunc_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln1118_8 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_8, i10 0)" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 62 'bitconcatenate' 'shl_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.38ns)   --->   "%sub_ln1118_8 = sub i22 %shl_ln1118_8, %sext_ln1118_8" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 63 'sub' 'sub_ln1118_8' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%res_8_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_8, i32 2, i32 21)" [firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 64 'partselect' 'res_8_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i20 %p_read_6 to i22" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 65 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln1118_9 = trunc i20 %p_read_6 to i12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 66 'trunc' 'trunc_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln1118_9 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_9, i10 0)" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 67 'bitconcatenate' 'shl_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.38ns)   --->   "%sub_ln1118_9 = sub i22 %shl_ln1118_9, %sext_ln1118_9" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 68 'sub' 'sub_ln1118_9' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%res_9_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_9, i32 2, i32 21)" [firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 69 'partselect' 'res_9_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i20 %p_read_5 to i22" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 70 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln1118_10 = trunc i20 %p_read_5 to i12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 71 'trunc' 'trunc_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_10, i10 0)" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 72 'bitconcatenate' 'shl_ln1118_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.38ns)   --->   "%sub_ln1118_10 = sub i22 %shl_ln1118_s, %sext_ln1118_10" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 73 'sub' 'sub_ln1118_10' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%res_10_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_10, i32 2, i32 21)" [firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 74 'partselect' 'res_10_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i20 %p_read_4 to i22" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 75 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln1118_11 = trunc i20 %p_read_4 to i12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 76 'trunc' 'trunc_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln1118_10 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_11, i10 0)" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 77 'bitconcatenate' 'shl_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.38ns)   --->   "%sub_ln1118_11 = sub i22 %shl_ln1118_10, %sext_ln1118_11" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 78 'sub' 'sub_ln1118_11' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%res_11_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_11, i32 2, i32 21)" [firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 79 'partselect' 'res_11_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i20 %p_read_3 to i22" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 80 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln1118_12 = trunc i20 %p_read_3 to i12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 81 'trunc' 'trunc_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln1118_11 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_12, i10 0)" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 82 'bitconcatenate' 'shl_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.38ns)   --->   "%sub_ln1118_12 = sub i22 %shl_ln1118_11, %sext_ln1118_12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 83 'sub' 'sub_ln1118_12' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%res_12_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_12, i32 2, i32 21)" [firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 84 'partselect' 'res_12_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i20 %p_read_2 to i22" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 85 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln1118_13 = trunc i20 %p_read_2 to i12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 86 'trunc' 'trunc_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln1118_12 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_13, i10 0)" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 87 'bitconcatenate' 'shl_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.38ns)   --->   "%sub_ln1118_13 = sub i22 %shl_ln1118_12, %sext_ln1118_13" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 88 'sub' 'sub_ln1118_13' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%res_13_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_13, i32 2, i32 21)" [firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 89 'partselect' 'res_13_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i20 %p_read_1 to i22" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 90 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln1118_14 = trunc i20 %p_read_1 to i12" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 91 'trunc' 'trunc_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln1118_13 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %trunc_ln1118_14, i10 0)" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 92 'bitconcatenate' 'shl_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.38ns)   --->   "%sub_ln1118_14 = sub i22 %shl_ln1118_13, %sext_ln1118_14" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 93 'sub' 'sub_ln1118_14' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%res_14_V_write_assign = call i20 @_ssdm_op_PartSelect.i20.i22.i32.i32(i22 %sub_ln1118_14, i32 2, i32 21)" [firmware/nnet_utils/nnet_batchnorm.h:79]   --->   Operation 94 'partselect' 'res_14_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } undef, i20 %res_0_V_write_assign, 0" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 95 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv, i20 %res_1_V_write_assign, 1" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 96 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_1, i20 %res_2_V_write_assign, 2" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 97 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_2, i20 %res_3_V_write_assign, 3" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 98 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_3, i20 %res_4_V_write_assign, 4" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 99 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_4, i20 %res_5_V_write_assign, 5" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 100 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_5, i20 %res_6_V_write_assign, 6" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 101 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_6, i20 %res_7_V_write_assign, 7" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 102 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_7, i20 %res_8_V_write_assign, 8" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 103 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_8, i20 %res_9_V_write_assign, 9" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 104 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_9, i20 %res_10_V_write_assign, 10" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 105 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_10, i20 %res_11_V_write_assign, 11" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 106 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_11, i20 %res_12_V_write_assign, 12" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 107 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_12, i20 %res_13_V_write_assign, 13" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 108 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_13, i20 %res_14_V_write_assign, 14" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 109 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "ret { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %mrv_s" [firmware/nnet_utils/nnet_batchnorm.h:85]   --->   Operation 110 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specclockdomain_ln0    (specclockdomain  ) [ 00]
p_read_1               (read             ) [ 00]
p_read_2               (read             ) [ 00]
p_read_3               (read             ) [ 00]
p_read_4               (read             ) [ 00]
p_read_5               (read             ) [ 00]
p_read_6               (read             ) [ 00]
p_read_7               (read             ) [ 00]
p_read_8               (read             ) [ 00]
p_read_9               (read             ) [ 00]
p_read_10              (read             ) [ 00]
p_read_11              (read             ) [ 00]
p_read_12              (read             ) [ 00]
p_read_13              (read             ) [ 00]
p_read_14              (read             ) [ 00]
p_read15               (read             ) [ 00]
specpipeline_ln67      (specpipeline     ) [ 00]
specresourcelimit_ln82 (specresourcelimit) [ 00]
sext_ln1118            (sext             ) [ 00]
trunc_ln1118           (trunc            ) [ 00]
shl_ln                 (bitconcatenate   ) [ 00]
sub_ln1118             (sub              ) [ 00]
res_0_V_write_assign   (partselect       ) [ 00]
sext_ln1118_1          (sext             ) [ 00]
trunc_ln1118_1         (trunc            ) [ 00]
shl_ln1118_1           (bitconcatenate   ) [ 00]
sub_ln1118_1           (sub              ) [ 00]
res_1_V_write_assign   (partselect       ) [ 00]
sext_ln1118_2          (sext             ) [ 00]
trunc_ln1118_2         (trunc            ) [ 00]
shl_ln1118_2           (bitconcatenate   ) [ 00]
sub_ln1118_2           (sub              ) [ 00]
res_2_V_write_assign   (partselect       ) [ 00]
sext_ln1118_3          (sext             ) [ 00]
trunc_ln1118_3         (trunc            ) [ 00]
shl_ln1118_3           (bitconcatenate   ) [ 00]
sub_ln1118_3           (sub              ) [ 00]
res_3_V_write_assign   (partselect       ) [ 00]
sext_ln1118_4          (sext             ) [ 00]
trunc_ln1118_4         (trunc            ) [ 00]
shl_ln1118_4           (bitconcatenate   ) [ 00]
sub_ln1118_4           (sub              ) [ 00]
res_4_V_write_assign   (partselect       ) [ 00]
sext_ln1118_5          (sext             ) [ 00]
trunc_ln1118_5         (trunc            ) [ 00]
shl_ln1118_5           (bitconcatenate   ) [ 00]
sub_ln1118_5           (sub              ) [ 00]
res_5_V_write_assign   (partselect       ) [ 00]
sext_ln1118_6          (sext             ) [ 00]
trunc_ln1118_6         (trunc            ) [ 00]
shl_ln1118_6           (bitconcatenate   ) [ 00]
sub_ln1118_6           (sub              ) [ 00]
res_6_V_write_assign   (partselect       ) [ 00]
sext_ln1118_7          (sext             ) [ 00]
trunc_ln1118_7         (trunc            ) [ 00]
shl_ln1118_7           (bitconcatenate   ) [ 00]
sub_ln1118_7           (sub              ) [ 00]
res_7_V_write_assign   (partselect       ) [ 00]
sext_ln1118_8          (sext             ) [ 00]
trunc_ln1118_8         (trunc            ) [ 00]
shl_ln1118_8           (bitconcatenate   ) [ 00]
sub_ln1118_8           (sub              ) [ 00]
res_8_V_write_assign   (partselect       ) [ 00]
sext_ln1118_9          (sext             ) [ 00]
trunc_ln1118_9         (trunc            ) [ 00]
shl_ln1118_9           (bitconcatenate   ) [ 00]
sub_ln1118_9           (sub              ) [ 00]
res_9_V_write_assign   (partselect       ) [ 00]
sext_ln1118_10         (sext             ) [ 00]
trunc_ln1118_10        (trunc            ) [ 00]
shl_ln1118_s           (bitconcatenate   ) [ 00]
sub_ln1118_10          (sub              ) [ 00]
res_10_V_write_assign  (partselect       ) [ 00]
sext_ln1118_11         (sext             ) [ 00]
trunc_ln1118_11        (trunc            ) [ 00]
shl_ln1118_10          (bitconcatenate   ) [ 00]
sub_ln1118_11          (sub              ) [ 00]
res_11_V_write_assign  (partselect       ) [ 00]
sext_ln1118_12         (sext             ) [ 00]
trunc_ln1118_12        (trunc            ) [ 00]
shl_ln1118_11          (bitconcatenate   ) [ 00]
sub_ln1118_12          (sub              ) [ 00]
res_12_V_write_assign  (partselect       ) [ 00]
sext_ln1118_13         (sext             ) [ 00]
trunc_ln1118_13        (trunc            ) [ 00]
shl_ln1118_12          (bitconcatenate   ) [ 00]
sub_ln1118_13          (sub              ) [ 00]
res_13_V_write_assign  (partselect       ) [ 00]
sext_ln1118_14         (sext             ) [ 00]
trunc_ln1118_14        (trunc            ) [ 00]
shl_ln1118_13          (bitconcatenate   ) [ 00]
sub_ln1118_14          (sub              ) [ 00]
res_14_V_write_assign  (partselect       ) [ 00]
mrv                    (insertvalue      ) [ 00]
mrv_1                  (insertvalue      ) [ 00]
mrv_2                  (insertvalue      ) [ 00]
mrv_3                  (insertvalue      ) [ 00]
mrv_4                  (insertvalue      ) [ 00]
mrv_5                  (insertvalue      ) [ 00]
mrv_6                  (insertvalue      ) [ 00]
mrv_7                  (insertvalue      ) [ 00]
mrv_8                  (insertvalue      ) [ 00]
mrv_9                  (insertvalue      ) [ 00]
mrv_10                 (insertvalue      ) [ 00]
mrv_11                 (insertvalue      ) [ 00]
mrv_12                 (insertvalue      ) [ 00]
mrv_13                 (insertvalue      ) [ 00]
mrv_s                  (insertvalue      ) [ 00]
ret_ln85               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecClockDomain"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="default"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i20"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i12.i10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="p_read_1_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="20" slack="0"/>
<pin id="68" dir="0" index="1" bw="20" slack="0"/>
<pin id="69" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_read_2_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="20" slack="0"/>
<pin id="74" dir="0" index="1" bw="20" slack="0"/>
<pin id="75" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_read_3_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="20" slack="0"/>
<pin id="80" dir="0" index="1" bw="20" slack="0"/>
<pin id="81" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_read_4_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="20" slack="0"/>
<pin id="86" dir="0" index="1" bw="20" slack="0"/>
<pin id="87" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_read_5_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="20" slack="0"/>
<pin id="92" dir="0" index="1" bw="20" slack="0"/>
<pin id="93" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read_6_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="20" slack="0"/>
<pin id="98" dir="0" index="1" bw="20" slack="0"/>
<pin id="99" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_read_7_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="20" slack="0"/>
<pin id="104" dir="0" index="1" bw="20" slack="0"/>
<pin id="105" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read_8_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="20" slack="0"/>
<pin id="110" dir="0" index="1" bw="20" slack="0"/>
<pin id="111" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read_9_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="20" slack="0"/>
<pin id="116" dir="0" index="1" bw="20" slack="0"/>
<pin id="117" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read_10_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="20" slack="0"/>
<pin id="122" dir="0" index="1" bw="20" slack="0"/>
<pin id="123" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_read_11_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="20" slack="0"/>
<pin id="128" dir="0" index="1" bw="20" slack="0"/>
<pin id="129" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_read_12_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="20" slack="0"/>
<pin id="134" dir="0" index="1" bw="20" slack="0"/>
<pin id="135" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_read_13_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="20" slack="0"/>
<pin id="140" dir="0" index="1" bw="20" slack="0"/>
<pin id="141" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_read_14_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="20" slack="0"/>
<pin id="146" dir="0" index="1" bw="20" slack="0"/>
<pin id="147" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_read15_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="20" slack="0"/>
<pin id="152" dir="0" index="1" bw="20" slack="0"/>
<pin id="153" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read15/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="sext_ln1118_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="20" slack="0"/>
<pin id="158" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="trunc_ln1118_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="20" slack="0"/>
<pin id="162" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="shl_ln_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="22" slack="0"/>
<pin id="166" dir="0" index="1" bw="12" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="sub_ln1118_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="22" slack="0"/>
<pin id="174" dir="0" index="1" bw="20" slack="0"/>
<pin id="175" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="res_0_V_write_assign_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="20" slack="0"/>
<pin id="180" dir="0" index="1" bw="22" slack="0"/>
<pin id="181" dir="0" index="2" bw="3" slack="0"/>
<pin id="182" dir="0" index="3" bw="6" slack="0"/>
<pin id="183" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_0_V_write_assign/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sext_ln1118_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="20" slack="0"/>
<pin id="190" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="trunc_ln1118_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="20" slack="0"/>
<pin id="194" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118_1/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="shl_ln1118_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="22" slack="0"/>
<pin id="198" dir="0" index="1" bw="12" slack="0"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sub_ln1118_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="22" slack="0"/>
<pin id="206" dir="0" index="1" bw="20" slack="0"/>
<pin id="207" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="res_1_V_write_assign_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="20" slack="0"/>
<pin id="212" dir="0" index="1" bw="22" slack="0"/>
<pin id="213" dir="0" index="2" bw="3" slack="0"/>
<pin id="214" dir="0" index="3" bw="6" slack="0"/>
<pin id="215" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_1_V_write_assign/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="sext_ln1118_2_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="20" slack="0"/>
<pin id="222" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="trunc_ln1118_2_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="20" slack="0"/>
<pin id="226" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118_2/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="shl_ln1118_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="22" slack="0"/>
<pin id="230" dir="0" index="1" bw="12" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_2/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sub_ln1118_2_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="22" slack="0"/>
<pin id="238" dir="0" index="1" bw="20" slack="0"/>
<pin id="239" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_2/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="res_2_V_write_assign_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="20" slack="0"/>
<pin id="244" dir="0" index="1" bw="22" slack="0"/>
<pin id="245" dir="0" index="2" bw="3" slack="0"/>
<pin id="246" dir="0" index="3" bw="6" slack="0"/>
<pin id="247" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_2_V_write_assign/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sext_ln1118_3_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="20" slack="0"/>
<pin id="254" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="trunc_ln1118_3_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="20" slack="0"/>
<pin id="258" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118_3/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="shl_ln1118_3_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="22" slack="0"/>
<pin id="262" dir="0" index="1" bw="12" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_3/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="sub_ln1118_3_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="22" slack="0"/>
<pin id="270" dir="0" index="1" bw="20" slack="0"/>
<pin id="271" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_3/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="res_3_V_write_assign_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="20" slack="0"/>
<pin id="276" dir="0" index="1" bw="22" slack="0"/>
<pin id="277" dir="0" index="2" bw="3" slack="0"/>
<pin id="278" dir="0" index="3" bw="6" slack="0"/>
<pin id="279" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_3_V_write_assign/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="sext_ln1118_4_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="20" slack="0"/>
<pin id="286" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="trunc_ln1118_4_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="20" slack="0"/>
<pin id="290" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118_4/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="shl_ln1118_4_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="22" slack="0"/>
<pin id="294" dir="0" index="1" bw="12" slack="0"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_4/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sub_ln1118_4_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="22" slack="0"/>
<pin id="302" dir="0" index="1" bw="20" slack="0"/>
<pin id="303" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_4/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="res_4_V_write_assign_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="20" slack="0"/>
<pin id="308" dir="0" index="1" bw="22" slack="0"/>
<pin id="309" dir="0" index="2" bw="3" slack="0"/>
<pin id="310" dir="0" index="3" bw="6" slack="0"/>
<pin id="311" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_4_V_write_assign/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sext_ln1118_5_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="20" slack="0"/>
<pin id="318" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="trunc_ln1118_5_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="20" slack="0"/>
<pin id="322" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118_5/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="shl_ln1118_5_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="22" slack="0"/>
<pin id="326" dir="0" index="1" bw="12" slack="0"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_5/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sub_ln1118_5_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="22" slack="0"/>
<pin id="334" dir="0" index="1" bw="20" slack="0"/>
<pin id="335" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_5/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="res_5_V_write_assign_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="20" slack="0"/>
<pin id="340" dir="0" index="1" bw="22" slack="0"/>
<pin id="341" dir="0" index="2" bw="3" slack="0"/>
<pin id="342" dir="0" index="3" bw="6" slack="0"/>
<pin id="343" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_5_V_write_assign/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="sext_ln1118_6_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="20" slack="0"/>
<pin id="350" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="trunc_ln1118_6_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="20" slack="0"/>
<pin id="354" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118_6/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="shl_ln1118_6_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="22" slack="0"/>
<pin id="358" dir="0" index="1" bw="12" slack="0"/>
<pin id="359" dir="0" index="2" bw="1" slack="0"/>
<pin id="360" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_6/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sub_ln1118_6_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="22" slack="0"/>
<pin id="366" dir="0" index="1" bw="20" slack="0"/>
<pin id="367" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_6/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="res_6_V_write_assign_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="20" slack="0"/>
<pin id="372" dir="0" index="1" bw="22" slack="0"/>
<pin id="373" dir="0" index="2" bw="3" slack="0"/>
<pin id="374" dir="0" index="3" bw="6" slack="0"/>
<pin id="375" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_6_V_write_assign/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sext_ln1118_7_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="20" slack="0"/>
<pin id="382" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="trunc_ln1118_7_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="20" slack="0"/>
<pin id="386" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118_7/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="shl_ln1118_7_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="22" slack="0"/>
<pin id="390" dir="0" index="1" bw="12" slack="0"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_7/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="sub_ln1118_7_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="22" slack="0"/>
<pin id="398" dir="0" index="1" bw="20" slack="0"/>
<pin id="399" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_7/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="res_7_V_write_assign_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="20" slack="0"/>
<pin id="404" dir="0" index="1" bw="22" slack="0"/>
<pin id="405" dir="0" index="2" bw="3" slack="0"/>
<pin id="406" dir="0" index="3" bw="6" slack="0"/>
<pin id="407" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_7_V_write_assign/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="sext_ln1118_8_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="20" slack="0"/>
<pin id="414" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="trunc_ln1118_8_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="20" slack="0"/>
<pin id="418" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118_8/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="shl_ln1118_8_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="22" slack="0"/>
<pin id="422" dir="0" index="1" bw="12" slack="0"/>
<pin id="423" dir="0" index="2" bw="1" slack="0"/>
<pin id="424" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_8/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="sub_ln1118_8_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="22" slack="0"/>
<pin id="430" dir="0" index="1" bw="20" slack="0"/>
<pin id="431" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_8/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="res_8_V_write_assign_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="20" slack="0"/>
<pin id="436" dir="0" index="1" bw="22" slack="0"/>
<pin id="437" dir="0" index="2" bw="3" slack="0"/>
<pin id="438" dir="0" index="3" bw="6" slack="0"/>
<pin id="439" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_8_V_write_assign/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="sext_ln1118_9_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="20" slack="0"/>
<pin id="446" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="trunc_ln1118_9_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="20" slack="0"/>
<pin id="450" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118_9/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="shl_ln1118_9_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="22" slack="0"/>
<pin id="454" dir="0" index="1" bw="12" slack="0"/>
<pin id="455" dir="0" index="2" bw="1" slack="0"/>
<pin id="456" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_9/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sub_ln1118_9_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="22" slack="0"/>
<pin id="462" dir="0" index="1" bw="20" slack="0"/>
<pin id="463" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_9/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="res_9_V_write_assign_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="20" slack="0"/>
<pin id="468" dir="0" index="1" bw="22" slack="0"/>
<pin id="469" dir="0" index="2" bw="3" slack="0"/>
<pin id="470" dir="0" index="3" bw="6" slack="0"/>
<pin id="471" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_9_V_write_assign/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="sext_ln1118_10_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="20" slack="0"/>
<pin id="478" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="trunc_ln1118_10_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="20" slack="0"/>
<pin id="482" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118_10/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="shl_ln1118_s_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="22" slack="0"/>
<pin id="486" dir="0" index="1" bw="12" slack="0"/>
<pin id="487" dir="0" index="2" bw="1" slack="0"/>
<pin id="488" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_s/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="sub_ln1118_10_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="22" slack="0"/>
<pin id="494" dir="0" index="1" bw="20" slack="0"/>
<pin id="495" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_10/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="res_10_V_write_assign_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="20" slack="0"/>
<pin id="500" dir="0" index="1" bw="22" slack="0"/>
<pin id="501" dir="0" index="2" bw="3" slack="0"/>
<pin id="502" dir="0" index="3" bw="6" slack="0"/>
<pin id="503" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_10_V_write_assign/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sext_ln1118_11_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="20" slack="0"/>
<pin id="510" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="trunc_ln1118_11_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="20" slack="0"/>
<pin id="514" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118_11/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="shl_ln1118_10_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="22" slack="0"/>
<pin id="518" dir="0" index="1" bw="12" slack="0"/>
<pin id="519" dir="0" index="2" bw="1" slack="0"/>
<pin id="520" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_10/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="sub_ln1118_11_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="22" slack="0"/>
<pin id="526" dir="0" index="1" bw="20" slack="0"/>
<pin id="527" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_11/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="res_11_V_write_assign_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="20" slack="0"/>
<pin id="532" dir="0" index="1" bw="22" slack="0"/>
<pin id="533" dir="0" index="2" bw="3" slack="0"/>
<pin id="534" dir="0" index="3" bw="6" slack="0"/>
<pin id="535" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_11_V_write_assign/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="sext_ln1118_12_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="20" slack="0"/>
<pin id="542" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="trunc_ln1118_12_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="20" slack="0"/>
<pin id="546" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118_12/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="shl_ln1118_11_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="22" slack="0"/>
<pin id="550" dir="0" index="1" bw="12" slack="0"/>
<pin id="551" dir="0" index="2" bw="1" slack="0"/>
<pin id="552" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_11/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="sub_ln1118_12_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="22" slack="0"/>
<pin id="558" dir="0" index="1" bw="20" slack="0"/>
<pin id="559" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_12/1 "/>
</bind>
</comp>

<comp id="562" class="1004" name="res_12_V_write_assign_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="20" slack="0"/>
<pin id="564" dir="0" index="1" bw="22" slack="0"/>
<pin id="565" dir="0" index="2" bw="3" slack="0"/>
<pin id="566" dir="0" index="3" bw="6" slack="0"/>
<pin id="567" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_12_V_write_assign/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="sext_ln1118_13_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="20" slack="0"/>
<pin id="574" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_13/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="trunc_ln1118_13_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="20" slack="0"/>
<pin id="578" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118_13/1 "/>
</bind>
</comp>

<comp id="580" class="1004" name="shl_ln1118_12_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="22" slack="0"/>
<pin id="582" dir="0" index="1" bw="12" slack="0"/>
<pin id="583" dir="0" index="2" bw="1" slack="0"/>
<pin id="584" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_12/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="sub_ln1118_13_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="22" slack="0"/>
<pin id="590" dir="0" index="1" bw="20" slack="0"/>
<pin id="591" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_13/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="res_13_V_write_assign_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="20" slack="0"/>
<pin id="596" dir="0" index="1" bw="22" slack="0"/>
<pin id="597" dir="0" index="2" bw="3" slack="0"/>
<pin id="598" dir="0" index="3" bw="6" slack="0"/>
<pin id="599" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_13_V_write_assign/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="sext_ln1118_14_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="20" slack="0"/>
<pin id="606" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_14/1 "/>
</bind>
</comp>

<comp id="608" class="1004" name="trunc_ln1118_14_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="20" slack="0"/>
<pin id="610" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1118_14/1 "/>
</bind>
</comp>

<comp id="612" class="1004" name="shl_ln1118_13_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="22" slack="0"/>
<pin id="614" dir="0" index="1" bw="12" slack="0"/>
<pin id="615" dir="0" index="2" bw="1" slack="0"/>
<pin id="616" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_13/1 "/>
</bind>
</comp>

<comp id="620" class="1004" name="sub_ln1118_14_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="22" slack="0"/>
<pin id="622" dir="0" index="1" bw="20" slack="0"/>
<pin id="623" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_14/1 "/>
</bind>
</comp>

<comp id="626" class="1004" name="res_14_V_write_assign_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="20" slack="0"/>
<pin id="628" dir="0" index="1" bw="22" slack="0"/>
<pin id="629" dir="0" index="2" bw="3" slack="0"/>
<pin id="630" dir="0" index="3" bw="6" slack="0"/>
<pin id="631" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="res_14_V_write_assign/1 "/>
</bind>
</comp>

<comp id="636" class="1004" name="mrv_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="300" slack="0"/>
<pin id="638" dir="0" index="1" bw="20" slack="0"/>
<pin id="639" dir="1" index="2" bw="300" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="642" class="1004" name="mrv_1_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="300" slack="0"/>
<pin id="644" dir="0" index="1" bw="20" slack="0"/>
<pin id="645" dir="1" index="2" bw="300" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="648" class="1004" name="mrv_2_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="300" slack="0"/>
<pin id="650" dir="0" index="1" bw="20" slack="0"/>
<pin id="651" dir="1" index="2" bw="300" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="654" class="1004" name="mrv_3_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="300" slack="0"/>
<pin id="656" dir="0" index="1" bw="20" slack="0"/>
<pin id="657" dir="1" index="2" bw="300" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="660" class="1004" name="mrv_4_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="300" slack="0"/>
<pin id="662" dir="0" index="1" bw="20" slack="0"/>
<pin id="663" dir="1" index="2" bw="300" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="mrv_5_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="300" slack="0"/>
<pin id="668" dir="0" index="1" bw="20" slack="0"/>
<pin id="669" dir="1" index="2" bw="300" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/1 "/>
</bind>
</comp>

<comp id="672" class="1004" name="mrv_6_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="300" slack="0"/>
<pin id="674" dir="0" index="1" bw="20" slack="0"/>
<pin id="675" dir="1" index="2" bw="300" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="mrv_7_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="300" slack="0"/>
<pin id="680" dir="0" index="1" bw="20" slack="0"/>
<pin id="681" dir="1" index="2" bw="300" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/1 "/>
</bind>
</comp>

<comp id="684" class="1004" name="mrv_8_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="300" slack="0"/>
<pin id="686" dir="0" index="1" bw="20" slack="0"/>
<pin id="687" dir="1" index="2" bw="300" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/1 "/>
</bind>
</comp>

<comp id="690" class="1004" name="mrv_9_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="300" slack="0"/>
<pin id="692" dir="0" index="1" bw="20" slack="0"/>
<pin id="693" dir="1" index="2" bw="300" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/1 "/>
</bind>
</comp>

<comp id="696" class="1004" name="mrv_10_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="300" slack="0"/>
<pin id="698" dir="0" index="1" bw="20" slack="0"/>
<pin id="699" dir="1" index="2" bw="300" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_10/1 "/>
</bind>
</comp>

<comp id="702" class="1004" name="mrv_11_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="300" slack="0"/>
<pin id="704" dir="0" index="1" bw="20" slack="0"/>
<pin id="705" dir="1" index="2" bw="300" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_11/1 "/>
</bind>
</comp>

<comp id="708" class="1004" name="mrv_12_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="300" slack="0"/>
<pin id="710" dir="0" index="1" bw="20" slack="0"/>
<pin id="711" dir="1" index="2" bw="300" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_12/1 "/>
</bind>
</comp>

<comp id="714" class="1004" name="mrv_13_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="300" slack="0"/>
<pin id="716" dir="0" index="1" bw="20" slack="0"/>
<pin id="717" dir="1" index="2" bw="300" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_13/1 "/>
</bind>
</comp>

<comp id="720" class="1004" name="mrv_s_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="300" slack="0"/>
<pin id="722" dir="0" index="1" bw="20" slack="0"/>
<pin id="723" dir="1" index="2" bw="300" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_s/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="36" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="28" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="36" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="26" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="36" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="36" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="22" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="36" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="150" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="150" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="54" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="56" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="176"><net_src comp="164" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="156" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="58" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="172" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="186"><net_src comp="60" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="187"><net_src comp="62" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="191"><net_src comp="144" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="144" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="54" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="56" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="188" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="58" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="204" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="60" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="62" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="223"><net_src comp="138" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="138" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="54" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="56" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="240"><net_src comp="228" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="220" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="58" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="236" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="60" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="62" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="255"><net_src comp="132" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="132" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="54" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="56" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="272"><net_src comp="260" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="252" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="58" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="268" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="60" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="62" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="287"><net_src comp="126" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="126" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="54" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="288" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="56" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="304"><net_src comp="292" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="284" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="58" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="300" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="60" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="62" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="319"><net_src comp="120" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="120" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="54" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="320" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="56" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="336"><net_src comp="324" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="316" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="344"><net_src comp="58" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="332" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="60" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="62" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="351"><net_src comp="114" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="355"><net_src comp="114" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="54" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="352" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="56" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="368"><net_src comp="356" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="348" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="58" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="364" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="60" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="62" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="383"><net_src comp="108" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="108" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="54" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="384" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="56" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="400"><net_src comp="388" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="380" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="408"><net_src comp="58" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="396" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="60" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="411"><net_src comp="62" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="415"><net_src comp="102" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="102" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="54" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="416" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="56" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="432"><net_src comp="420" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="412" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="440"><net_src comp="58" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="428" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="442"><net_src comp="60" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="443"><net_src comp="62" pin="0"/><net_sink comp="434" pin=3"/></net>

<net id="447"><net_src comp="96" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="96" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="457"><net_src comp="54" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="448" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="56" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="464"><net_src comp="452" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="444" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="472"><net_src comp="58" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="460" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="474"><net_src comp="60" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="475"><net_src comp="62" pin="0"/><net_sink comp="466" pin=3"/></net>

<net id="479"><net_src comp="90" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="90" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="489"><net_src comp="54" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="480" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="56" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="496"><net_src comp="484" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="476" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="504"><net_src comp="58" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="492" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="506"><net_src comp="60" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="507"><net_src comp="62" pin="0"/><net_sink comp="498" pin=3"/></net>

<net id="511"><net_src comp="84" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="84" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="521"><net_src comp="54" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="512" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="56" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="528"><net_src comp="516" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="508" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="536"><net_src comp="58" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="524" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="538"><net_src comp="60" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="539"><net_src comp="62" pin="0"/><net_sink comp="530" pin=3"/></net>

<net id="543"><net_src comp="78" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="78" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="54" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="544" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="56" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="560"><net_src comp="548" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="540" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="568"><net_src comp="58" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="556" pin="2"/><net_sink comp="562" pin=1"/></net>

<net id="570"><net_src comp="60" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="571"><net_src comp="62" pin="0"/><net_sink comp="562" pin=3"/></net>

<net id="575"><net_src comp="72" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="72" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="585"><net_src comp="54" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="576" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="56" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="592"><net_src comp="580" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="572" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="600"><net_src comp="58" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="588" pin="2"/><net_sink comp="594" pin=1"/></net>

<net id="602"><net_src comp="60" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="603"><net_src comp="62" pin="0"/><net_sink comp="594" pin=3"/></net>

<net id="607"><net_src comp="66" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="66" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="617"><net_src comp="54" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="608" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="56" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="624"><net_src comp="612" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="604" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="632"><net_src comp="58" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="620" pin="2"/><net_sink comp="626" pin=1"/></net>

<net id="634"><net_src comp="60" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="635"><net_src comp="62" pin="0"/><net_sink comp="626" pin=3"/></net>

<net id="640"><net_src comp="64" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="178" pin="4"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="636" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="210" pin="4"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="642" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="242" pin="4"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="648" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="274" pin="4"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="654" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="306" pin="4"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="660" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="338" pin="4"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="666" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="370" pin="4"/><net_sink comp="672" pin=1"/></net>

<net id="682"><net_src comp="672" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="683"><net_src comp="402" pin="4"/><net_sink comp="678" pin=1"/></net>

<net id="688"><net_src comp="678" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="434" pin="4"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="684" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="466" pin="4"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="690" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="498" pin="4"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="696" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="530" pin="4"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="702" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="562" pin="4"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="708" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="594" pin="4"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="714" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="626" pin="4"/><net_sink comp="720" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. : p_read | {1 }
	Port: normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. : p_read1 | {1 }
	Port: normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. : p_read2 | {1 }
	Port: normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. : p_read3 | {1 }
	Port: normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. : p_read4 | {1 }
	Port: normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. : p_read5 | {1 }
	Port: normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. : p_read6 | {1 }
	Port: normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. : p_read7 | {1 }
	Port: normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. : p_read8 | {1 }
	Port: normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. : p_read9 | {1 }
	Port: normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. : p_read10 | {1 }
	Port: normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. : p_read11 | {1 }
	Port: normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. : p_read12 | {1 }
	Port: normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. : p_read13 | {1 }
	Port: normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0. : p_read14 | {1 }
  - Chain level:
	State 1
		shl_ln : 1
		sub_ln1118 : 2
		res_0_V_write_assign : 3
		shl_ln1118_1 : 1
		sub_ln1118_1 : 2
		res_1_V_write_assign : 3
		shl_ln1118_2 : 1
		sub_ln1118_2 : 2
		res_2_V_write_assign : 3
		shl_ln1118_3 : 1
		sub_ln1118_3 : 2
		res_3_V_write_assign : 3
		shl_ln1118_4 : 1
		sub_ln1118_4 : 2
		res_4_V_write_assign : 3
		shl_ln1118_5 : 1
		sub_ln1118_5 : 2
		res_5_V_write_assign : 3
		shl_ln1118_6 : 1
		sub_ln1118_6 : 2
		res_6_V_write_assign : 3
		shl_ln1118_7 : 1
		sub_ln1118_7 : 2
		res_7_V_write_assign : 3
		shl_ln1118_8 : 1
		sub_ln1118_8 : 2
		res_8_V_write_assign : 3
		shl_ln1118_9 : 1
		sub_ln1118_9 : 2
		res_9_V_write_assign : 3
		shl_ln1118_s : 1
		sub_ln1118_10 : 2
		res_10_V_write_assign : 3
		shl_ln1118_10 : 1
		sub_ln1118_11 : 2
		res_11_V_write_assign : 3
		shl_ln1118_11 : 1
		sub_ln1118_12 : 2
		res_12_V_write_assign : 3
		shl_ln1118_12 : 1
		sub_ln1118_13 : 2
		res_13_V_write_assign : 3
		shl_ln1118_13 : 1
		sub_ln1118_14 : 2
		res_14_V_write_assign : 3
		mrv : 4
		mrv_1 : 5
		mrv_2 : 6
		mrv_3 : 7
		mrv_4 : 8
		mrv_5 : 9
		mrv_6 : 10
		mrv_7 : 11
		mrv_8 : 12
		mrv_9 : 13
		mrv_10 : 14
		mrv_11 : 15
		mrv_12 : 16
		mrv_13 : 17
		mrv_s : 18
		ret_ln85 : 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       sub_ln1118_fu_172      |    0    |    29   |
|          |      sub_ln1118_1_fu_204     |    0    |    29   |
|          |      sub_ln1118_2_fu_236     |    0    |    29   |
|          |      sub_ln1118_3_fu_268     |    0    |    29   |
|          |      sub_ln1118_4_fu_300     |    0    |    29   |
|          |      sub_ln1118_5_fu_332     |    0    |    29   |
|          |      sub_ln1118_6_fu_364     |    0    |    29   |
|    sub   |      sub_ln1118_7_fu_396     |    0    |    29   |
|          |      sub_ln1118_8_fu_428     |    0    |    29   |
|          |      sub_ln1118_9_fu_460     |    0    |    29   |
|          |     sub_ln1118_10_fu_492     |    0    |    29   |
|          |     sub_ln1118_11_fu_524     |    0    |    29   |
|          |     sub_ln1118_12_fu_556     |    0    |    29   |
|          |     sub_ln1118_13_fu_588     |    0    |    29   |
|          |     sub_ln1118_14_fu_620     |    0    |    29   |
|----------|------------------------------|---------|---------|
|          |      p_read_1_read_fu_66     |    0    |    0    |
|          |      p_read_2_read_fu_72     |    0    |    0    |
|          |      p_read_3_read_fu_78     |    0    |    0    |
|          |      p_read_4_read_fu_84     |    0    |    0    |
|          |      p_read_5_read_fu_90     |    0    |    0    |
|          |      p_read_6_read_fu_96     |    0    |    0    |
|          |     p_read_7_read_fu_102     |    0    |    0    |
|   read   |     p_read_8_read_fu_108     |    0    |    0    |
|          |     p_read_9_read_fu_114     |    0    |    0    |
|          |     p_read_10_read_fu_120    |    0    |    0    |
|          |     p_read_11_read_fu_126    |    0    |    0    |
|          |     p_read_12_read_fu_132    |    0    |    0    |
|          |     p_read_13_read_fu_138    |    0    |    0    |
|          |     p_read_14_read_fu_144    |    0    |    0    |
|          |     p_read15_read_fu_150     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |      sext_ln1118_fu_156      |    0    |    0    |
|          |     sext_ln1118_1_fu_188     |    0    |    0    |
|          |     sext_ln1118_2_fu_220     |    0    |    0    |
|          |     sext_ln1118_3_fu_252     |    0    |    0    |
|          |     sext_ln1118_4_fu_284     |    0    |    0    |
|          |     sext_ln1118_5_fu_316     |    0    |    0    |
|          |     sext_ln1118_6_fu_348     |    0    |    0    |
|   sext   |     sext_ln1118_7_fu_380     |    0    |    0    |
|          |     sext_ln1118_8_fu_412     |    0    |    0    |
|          |     sext_ln1118_9_fu_444     |    0    |    0    |
|          |     sext_ln1118_10_fu_476    |    0    |    0    |
|          |     sext_ln1118_11_fu_508    |    0    |    0    |
|          |     sext_ln1118_12_fu_540    |    0    |    0    |
|          |     sext_ln1118_13_fu_572    |    0    |    0    |
|          |     sext_ln1118_14_fu_604    |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |      trunc_ln1118_fu_160     |    0    |    0    |
|          |     trunc_ln1118_1_fu_192    |    0    |    0    |
|          |     trunc_ln1118_2_fu_224    |    0    |    0    |
|          |     trunc_ln1118_3_fu_256    |    0    |    0    |
|          |     trunc_ln1118_4_fu_288    |    0    |    0    |
|          |     trunc_ln1118_5_fu_320    |    0    |    0    |
|          |     trunc_ln1118_6_fu_352    |    0    |    0    |
|   trunc  |     trunc_ln1118_7_fu_384    |    0    |    0    |
|          |     trunc_ln1118_8_fu_416    |    0    |    0    |
|          |     trunc_ln1118_9_fu_448    |    0    |    0    |
|          |    trunc_ln1118_10_fu_480    |    0    |    0    |
|          |    trunc_ln1118_11_fu_512    |    0    |    0    |
|          |    trunc_ln1118_12_fu_544    |    0    |    0    |
|          |    trunc_ln1118_13_fu_576    |    0    |    0    |
|          |    trunc_ln1118_14_fu_608    |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         shl_ln_fu_164        |    0    |    0    |
|          |      shl_ln1118_1_fu_196     |    0    |    0    |
|          |      shl_ln1118_2_fu_228     |    0    |    0    |
|          |      shl_ln1118_3_fu_260     |    0    |    0    |
|          |      shl_ln1118_4_fu_292     |    0    |    0    |
|          |      shl_ln1118_5_fu_324     |    0    |    0    |
|          |      shl_ln1118_6_fu_356     |    0    |    0    |
|bitconcatenate|      shl_ln1118_7_fu_388     |    0    |    0    |
|          |      shl_ln1118_8_fu_420     |    0    |    0    |
|          |      shl_ln1118_9_fu_452     |    0    |    0    |
|          |      shl_ln1118_s_fu_484     |    0    |    0    |
|          |     shl_ln1118_10_fu_516     |    0    |    0    |
|          |     shl_ln1118_11_fu_548     |    0    |    0    |
|          |     shl_ln1118_12_fu_580     |    0    |    0    |
|          |     shl_ln1118_13_fu_612     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |  res_0_V_write_assign_fu_178 |    0    |    0    |
|          |  res_1_V_write_assign_fu_210 |    0    |    0    |
|          |  res_2_V_write_assign_fu_242 |    0    |    0    |
|          |  res_3_V_write_assign_fu_274 |    0    |    0    |
|          |  res_4_V_write_assign_fu_306 |    0    |    0    |
|          |  res_5_V_write_assign_fu_338 |    0    |    0    |
|          |  res_6_V_write_assign_fu_370 |    0    |    0    |
|partselect|  res_7_V_write_assign_fu_402 |    0    |    0    |
|          |  res_8_V_write_assign_fu_434 |    0    |    0    |
|          |  res_9_V_write_assign_fu_466 |    0    |    0    |
|          | res_10_V_write_assign_fu_498 |    0    |    0    |
|          | res_11_V_write_assign_fu_530 |    0    |    0    |
|          | res_12_V_write_assign_fu_562 |    0    |    0    |
|          | res_13_V_write_assign_fu_594 |    0    |    0    |
|          | res_14_V_write_assign_fu_626 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          mrv_fu_636          |    0    |    0    |
|          |         mrv_1_fu_642         |    0    |    0    |
|          |         mrv_2_fu_648         |    0    |    0    |
|          |         mrv_3_fu_654         |    0    |    0    |
|          |         mrv_4_fu_660         |    0    |    0    |
|          |         mrv_5_fu_666         |    0    |    0    |
|          |         mrv_6_fu_672         |    0    |    0    |
|insertvalue|         mrv_7_fu_678         |    0    |    0    |
|          |         mrv_8_fu_684         |    0    |    0    |
|          |         mrv_9_fu_690         |    0    |    0    |
|          |         mrv_10_fu_696        |    0    |    0    |
|          |         mrv_11_fu_702        |    0    |    0    |
|          |         mrv_12_fu_708        |    0    |    0    |
|          |         mrv_13_fu_714        |    0    |    0    |
|          |         mrv_s_fu_720         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   435   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   435  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   435  |
+-----------+--------+--------+
