<!---

This file is used to generate your project datasheet. Please fill in the information below and delete any unused
sections.

You can also include images in this folder and reference them in the markdown. Each image must be less than
512 kb in size, and the combined size of all images must be less than 1 MB.
-->

## How it works

Utiliza system verilog para generar un codigo el cual podra utilizar 3 ledÂ´s de 7 segmentos para indicar los numeros

## How to test

Al momemto de intalar en una fpga este empezara y el llegar a 255 se reiniciara 

## External hardware

FPGA
