// Seed: 3491215491
module module_0 (
    input tri id_0,
    input wire id_1,
    output tri id_2,
    input tri0 id_3,
    input tri id_4,
    output wor id_5
    , id_17,
    input tri1 id_6,
    output tri0 id_7,
    input wire id_8,
    input tri0 id_9,
    output supply0 id_10,
    input wire id_11,
    output wor id_12,
    output wor id_13,
    input supply0 id_14,
    output supply0 id_15
);
  always id_17 = @(1) -1;
  wire id_18;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd90
) (
    input  wor   id_0,
    input  uwire _id_1,
    output wand  id_2
);
  assign id_2 = id_1 + 1;
  wand id_4;
  ;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2
  );
  assign modCall_1.id_14 = 0;
  assign id_4 = -1;
  logic [id_1 : -1] id_5;
  ;
  assign id_5#1 = id_0;
endmodule
