Analysis & Synthesis report for CPU_VHDL_project_DE1
Sun Oct 30 22:21:03 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |CPU_VHDL_projekt|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|next_state
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: INPUT_FILTER:b2v_inst_INPUT_FILTER
 16. Port Connectivity Checks: "simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"
 17. Port Connectivity Checks: "INPUT_FILTER:b2v_inst_INPUT_FILTER"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Oct 30 22:21:03 2016       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; CPU_VHDL_project_DE1                        ;
; Top-level Entity Name           ; CPU_VHDL_projekt                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 50                                          ;
; Total pins                      ; 35                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                               ;
+---------------------------------------------------------------------------------+--------------------+----------------------+
; Option                                                                          ; Setting            ; Default Value        ;
+---------------------------------------------------------------------------------+--------------------+----------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                      ;
; Top-level entity name                                                           ; CPU_VHDL_projekt   ; CPU_VHDL_project_DE1 ;
; Family name                                                                     ; Cyclone V          ; Cyclone V            ;
; Use smart compilation                                                           ; Off                ; Off                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                   ;
; Enable compact report table                                                     ; Off                ; Off                  ;
; Restructure Multiplexers                                                        ; Auto               ; Auto                 ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                  ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                  ;
; Preserve fewer node names                                                       ; On                 ; On                   ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                  ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001         ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993            ;
; State Machine Processing                                                        ; Auto               ; Auto                 ;
; Safe State Machine                                                              ; Off                ; Off                  ;
; Extract Verilog State Machines                                                  ; On                 ; On                   ;
; Extract VHDL State Machines                                                     ; On                 ; On                   ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                  ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000                 ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                   ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                   ;
; Parallel Synthesis                                                              ; On                 ; On                   ;
; DSP Block Balancing                                                             ; Auto               ; Auto                 ;
; NOT Gate Push-Back                                                              ; On                 ; On                   ;
; Power-Up Don't Care                                                             ; On                 ; On                   ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                  ;
; Remove Duplicate Registers                                                      ; On                 ; On                   ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                  ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                  ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                  ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                  ;
; Ignore SOFT Buffers                                                             ; On                 ; On                   ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                  ;
; Optimization Technique                                                          ; Balanced           ; Balanced             ;
; Carry Chain Length                                                              ; 70                 ; 70                   ;
; Auto Carry Chains                                                               ; On                 ; On                   ;
; Auto Open-Drain Pins                                                            ; On                 ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                  ;
; Auto ROM Replacement                                                            ; On                 ; On                   ;
; Auto RAM Replacement                                                            ; On                 ; On                   ;
; Auto DSP Block Replacement                                                      ; On                 ; On                   ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto                 ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                   ;
; Strict RAM Replacement                                                          ; Off                ; Off                  ;
; Allow Synchronous Control Signals                                               ; On                 ; On                   ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                  ;
; Auto Resource Sharing                                                           ; Off                ; Off                  ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                  ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                  ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                   ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                  ;
; Timing-Driven Synthesis                                                         ; On                 ; On                   ;
; Report Parameter Settings                                                       ; On                 ; On                   ;
; Report Source Assignments                                                       ; On                 ; On                   ;
; Report Connectivity Checks                                                      ; On                 ; On                   ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                  ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                    ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation   ;
; HDL message level                                                               ; Level2             ; Level2               ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                  ;
; Clock MUX Protection                                                            ; On                 ; On                   ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                  ;
; Block Design Naming                                                             ; Auto               ; Auto                 ;
; SDC constraint protection                                                       ; Off                ; Off                  ;
; Synthesis Effort                                                                ; Auto               ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                   ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                  ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium               ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto                 ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                   ;
; Synthesis Seed                                                                  ; 1                  ; 1                    ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                   ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                  ;
+---------------------------------------------------------------------------------+--------------------+----------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                              ; Library ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------+---------+
; STATUS_DISPLAY_SYSTEM.vhd        ; yes             ; User VHDL File  ; C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/STATUS_DISPLAY_SYSTEM.vhd       ;         ;
; CPU_VHDL_projekt.vhd             ; yes             ; User VHDL File  ; C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/CPU_VHDL_projekt.vhd            ;         ;
; SJU_SEG_DISPLAYER_CPU_STATE.vhd  ; yes             ; User VHDL File  ; C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/SJU_SEG_DISPLAYER_CPU_STATE.vhd ;         ;
; SJU_SEG_DISPLAYER.vhd            ; yes             ; User VHDL File  ; C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/SJU_SEG_DISPLAYER.vhd           ;         ;
; simple_VHDL_CPU.vhd              ; yes             ; User VHDL File  ; C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/simple_VHDL_CPU.vhd             ;         ;
; ROM_VHDL.vhd                     ; yes             ; User VHDL File  ; C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/ROM_VHDL.vhd                    ;         ;
; OUT_LED.vhd                      ; yes             ; User VHDL File  ; C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/OUT_LED.vhd                     ;         ;
; INPUT_FILTER.vhd                 ; yes             ; User VHDL File  ; C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/INPUT_FILTER.vhd                ;         ;
; ADDR_BUS_DECODER.vhd             ; yes             ; User VHDL File  ; C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/ADDR_BUS_DECODER.vhd            ;         ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 35          ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 62          ;
;     -- 7 input functions                    ; 0           ;
;     -- 6 input functions                    ; 1           ;
;     -- 5 input functions                    ; 1           ;
;     -- 4 input functions                    ; 18          ;
;     -- <=3 input functions                  ; 42          ;
;                                             ;             ;
; Dedicated logic registers                   ; 50          ;
;                                             ;             ;
; I/O pins                                    ; 35          ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; SW[9]~input ;
; Maximum fan-out                             ; 50          ;
; Total fan-out                               ; 427         ;
; Average fan-out                             ; 2.35        ;
+---------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; Compilation Hierarchy Node                             ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                            ; Entity Name                 ; Library Name ;
+--------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
; |CPU_VHDL_projekt                                      ; 62 (1)            ; 50 (0)       ; 0                 ; 0          ; 35   ; 0            ; |CPU_VHDL_projekt                                                                                              ; CPU_VHDL_projekt            ; work         ;
;    |INPUT_FILTER:b2v_inst_INPUT_FILTER|                ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_VHDL_projekt|INPUT_FILTER:b2v_inst_INPUT_FILTER                                                           ; INPUT_FILTER                ; work         ;
;    |OUT_LED:b2v_inst_OUT_LED|                          ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_VHDL_projekt|OUT_LED:b2v_inst_OUT_LED                                                                     ; OUT_LED                     ; work         ;
;    |ROM_VHDL:b2v_inst_ROM_VHDL|                        ; 3 (3)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_VHDL_projekt|ROM_VHDL:b2v_inst_ROM_VHDL                                                                   ; ROM_VHDL                    ; work         ;
;    |STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM|     ; 21 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_VHDL_projekt|STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM                                                ; STATUS_DISPLAY_SYSTEM       ; work         ;
;       |SJU_SEG_DISPLAYER:b2v_inst_SJU_SEG_DISPLAYER_1| ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_VHDL_projekt|STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM|SJU_SEG_DISPLAYER:b2v_inst_SJU_SEG_DISPLAYER_1 ; SJU_SEG_DISPLAYER           ; work         ;
;       |SJU_SEG_DISPLAYER:b2v_inst_SJU_SEG_DISPLAYER_2| ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_VHDL_projekt|STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM|SJU_SEG_DISPLAYER:b2v_inst_SJU_SEG_DISPLAYER_2 ; SJU_SEG_DISPLAYER           ; work         ;
;       |SJU_SEG_DISPLAYER:b2v_inst_SJU_SEG_DISPLAYER_3| ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_VHDL_projekt|STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM|SJU_SEG_DISPLAYER:b2v_inst_SJU_SEG_DISPLAYER_3 ; SJU_SEG_DISPLAYER           ; work         ;
;       |SJU_SEG_DISPLAYER_CPU_STATE:b2v_inst_CPU_STATE| ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |CPU_VHDL_projekt|STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM|SJU_SEG_DISPLAYER_CPU_STATE:b2v_inst_CPU_STATE ; SJU_SEG_DISPLAYER_CPU_STATE ; work         ;
;    |simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|          ; 28 (28)           ; 40 (40)      ; 0                 ; 0          ; 0    ; 0            ; |CPU_VHDL_projekt|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU                                                     ; simple_VHDL_CPU             ; work         ;
+--------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------+-----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPU_VHDL_projekt|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|next_state                                                                                                                                                                                                                                          ;
+--------------------------------+--------------------------+--------------------------+--------------------------------+-------------------------------+------------------------------+------------------------------+-------------------------+--------------------------+--------------------------+--------------------------+
; Name                           ; next_state.STORE_2_state ; next_state.STORE_1_state ; next_state.Execute_STORE_state ; next_state.Execute_LOAD_state ; next_state.Execute_JMP_state ; next_state.Execute_NOP_state ; next_state.Decode_state ; next_state.Fetch_3_state ; next_state.Fetch_2_state ; next_state.Fetch_1_state ;
+--------------------------------+--------------------------+--------------------------+--------------------------------+-------------------------------+------------------------------+------------------------------+-------------------------+--------------------------+--------------------------+--------------------------+
; next_state.Fetch_1_state       ; 0                        ; 0                        ; 0                              ; 0                             ; 0                            ; 0                            ; 0                       ; 0                        ; 0                        ; 0                        ;
; next_state.Fetch_2_state       ; 0                        ; 0                        ; 0                              ; 0                             ; 0                            ; 0                            ; 0                       ; 0                        ; 1                        ; 1                        ;
; next_state.Fetch_3_state       ; 0                        ; 0                        ; 0                              ; 0                             ; 0                            ; 0                            ; 0                       ; 1                        ; 0                        ; 1                        ;
; next_state.Decode_state        ; 0                        ; 0                        ; 0                              ; 0                             ; 0                            ; 0                            ; 1                       ; 0                        ; 0                        ; 1                        ;
; next_state.Execute_NOP_state   ; 0                        ; 0                        ; 0                              ; 0                             ; 0                            ; 1                            ; 0                       ; 0                        ; 0                        ; 1                        ;
; next_state.Execute_JMP_state   ; 0                        ; 0                        ; 0                              ; 0                             ; 1                            ; 0                            ; 0                       ; 0                        ; 0                        ; 1                        ;
; next_state.Execute_LOAD_state  ; 0                        ; 0                        ; 0                              ; 1                             ; 0                            ; 0                            ; 0                       ; 0                        ; 0                        ; 1                        ;
; next_state.Execute_STORE_state ; 0                        ; 0                        ; 1                              ; 0                             ; 0                            ; 0                            ; 0                       ; 0                        ; 0                        ; 1                        ;
; next_state.STORE_1_state       ; 0                        ; 1                        ; 0                              ; 0                             ; 0                            ; 0                            ; 0                       ; 0                        ; 0                        ; 1                        ;
; next_state.STORE_2_state       ; 1                        ; 0                        ; 0                              ; 0                             ; 0                            ; 0                            ; 0                       ; 0                        ; 0                        ; 1                        ;
+--------------------------------+--------------------------+--------------------------+--------------------------------+-------------------------------+------------------------------+------------------------------+-------------------------+--------------------------+--------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; INPUT_FILTER:b2v_inst_INPUT_FILTER|Clk_out         ; SW[9]               ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                       ;
+----------------------------------------------------------+-------------------------------------------------------------------------------+
; Register name                                            ; Reason for Removal                                                            ;
+----------------------------------------------------------+-------------------------------------------------------------------------------+
; ROM_VHDL:b2v_inst_ROM_VHDL|data_out[5..7,14,15]          ; Merged with ROM_VHDL:b2v_inst_ROM_VHDL|data_out[3]                            ;
; ROM_VHDL:b2v_inst_ROM_VHDL|data_out[12,13]               ; Merged with ROM_VHDL:b2v_inst_ROM_VHDL|data_out[4]                            ;
; simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|IR[3,5..7,14]   ; Merged with simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|IR[15]                   ;
; simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|IR[4]           ; Merged with simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|IR[13]                   ;
; ROM_VHDL:b2v_inst_ROM_VHDL|data_out[3]                   ; Stuck at GND due to stuck port data_in                                        ;
; simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|IR[15]          ; Stuck at GND due to stuck port data_in                                        ;
; simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|CPU_REG_0[3]    ; Stuck at GND due to stuck port data_in                                        ;
; simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|data_bus_out[3] ; Stuck at GND due to stuck port data_in                                        ;
; simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|WE_n            ; Merged with simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|next_state.STORE_2_state ;
; INPUT_FILTER:b2v_inst_INPUT_FILTER|use_Real_Clock        ; Stuck at GND due to stuck port data_in                                        ;
; INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[0..18]    ; Stuck at GND due to stuck port clock_enable                                   ;
; INPUT_FILTER:b2v_inst_INPUT_FILTER|flipflops[0,1]        ; Stuck at GND due to stuck port clock_enable                                   ;
; INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[19]       ; Stuck at GND due to stuck port clock_enable                                   ;
; Total Number of Removed Registers = 41                   ;                                                                               ;
+----------------------------------------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                              ;
+---------------------------------------------------+---------------------------+----------------------------------------------------------+
; Register name                                     ; Reason for Removal        ; Registers Removed due to This Register                   ;
+---------------------------------------------------+---------------------------+----------------------------------------------------------+
; INPUT_FILTER:b2v_inst_INPUT_FILTER|use_Real_Clock ; Stuck at GND              ; INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[18],      ;
;                                                   ; due to stuck port data_in ; INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[17],      ;
;                                                   ;                           ; INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[16],      ;
;                                                   ;                           ; INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[15],      ;
;                                                   ;                           ; INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[14],      ;
;                                                   ;                           ; INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[13],      ;
;                                                   ;                           ; INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[12],      ;
;                                                   ;                           ; INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[11],      ;
;                                                   ;                           ; INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[10],      ;
;                                                   ;                           ; INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[9],       ;
;                                                   ;                           ; INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[8],       ;
;                                                   ;                           ; INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[7],       ;
;                                                   ;                           ; INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[6],       ;
;                                                   ;                           ; INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[5],       ;
;                                                   ;                           ; INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[4],       ;
;                                                   ;                           ; INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[3],       ;
;                                                   ;                           ; INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[2],       ;
;                                                   ;                           ; INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[1],       ;
;                                                   ;                           ; INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[0],       ;
;                                                   ;                           ; INPUT_FILTER:b2v_inst_INPUT_FILTER|flipflops[0],         ;
;                                                   ;                           ; INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[19]       ;
; ROM_VHDL:b2v_inst_ROM_VHDL|data_out[3]            ; Stuck at GND              ; simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|IR[15],         ;
;                                                   ; due to stuck port data_in ; simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|CPU_REG_0[3],   ;
;                                                   ;                           ; simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|data_bus_out[3] ;
+---------------------------------------------------+---------------------------+----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 50    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 46    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 31    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------+
; Inverted Register Statistics                                 ;
+----------------------------------------------------+---------+
; Inverted Register                                  ; Fan out ;
+----------------------------------------------------+---------+
; OUT_LED:b2v_inst_OUT_LED|LEDG[0]                   ; 1       ;
; OUT_LED:b2v_inst_OUT_LED|LEDG[1]                   ; 1       ;
; OUT_LED:b2v_inst_OUT_LED|LEDG[2]                   ; 1       ;
; OUT_LED:b2v_inst_OUT_LED|LEDG[3]                   ; 1       ;
; simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|bus_en_n  ; 1       ;
; INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[20] ; 2       ;
; Total number of inverted registers = 6             ;         ;
+----------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPU_VHDL_projekt|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|PC_reg[3]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPU_VHDL_projekt|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|PC_reg[1]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPU_VHDL_projekt|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|Addr_bus[7] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPU_VHDL_projekt|simple_VHDL_CPU:b2v_instansiate_VHDL_CPU|Addr_bus[2] ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |CPU_VHDL_projekt|INPUT_FILTER:b2v_inst_INPUT_FILTER|btn_counter[19]   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: INPUT_FILTER:b2v_inst_INPUT_FILTER ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; cnt_high       ; 20    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "simple_VHDL_CPU:b2v_instansiate_VHDL_CPU"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; rd_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "INPUT_FILTER:b2v_inst_INPUT_FILTER" ;
+------------------+-------+----------+--------------------------+
; Port             ; Type  ; Severity ; Details                  ;
+------------------+-------+----------+--------------------------+
; use_manual_clock ; Input ; Info     ; Stuck at GND             ;
+------------------+-------+----------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 50                          ;
;     CLR               ; 15                          ;
;     ENA CLR           ; 23                          ;
;     ENA CLR SLD       ; 8                           ;
;     plain             ; 4                           ;
; arriav_lcell_comb     ; 71                          ;
;     arith             ; 8                           ;
;         1 data inputs ; 8                           ;
;     normal            ; 63                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 16                          ;
;         3 data inputs ; 12                          ;
;         4 data inputs ; 18                          ;
;         5 data inputs ; 1                           ;
;         6 data inputs ; 1                           ;
; boundary_port         ; 35                          ;
;                       ;                             ;
; Max LUT depth         ; 2.00                        ;
; Average LUT depth     ; 1.21                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Sun Oct 30 22:20:47 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_VHDL_project_DE1 -c CPU_VHDL_project_DE1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file status_display_system.vhd
    Info (12022): Found design unit 1: STATUS_DISPLAY_SYSTEM-bdf_type File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/STATUS_DISPLAY_SYSTEM.vhd Line: 39
    Info (12023): Found entity 1: STATUS_DISPLAY_SYSTEM File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/STATUS_DISPLAY_SYSTEM.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file cpu_vhdl_projekt.vhd
    Info (12022): Found design unit 1: CPU_VHDL_projekt-bdf_type File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/CPU_VHDL_projekt.vhd Line: 39
    Info (12023): Found entity 1: CPU_VHDL_projekt File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/CPU_VHDL_projekt.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file sju_seg_displayer_cpu_state.vhd
    Info (12022): Found design unit 1: SJU_SEG_DISPLAYER_CPU_STATE-rtl File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/SJU_SEG_DISPLAYER_CPU_STATE.vhd Line: 26
    Info (12023): Found entity 1: SJU_SEG_DISPLAYER_CPU_STATE File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/SJU_SEG_DISPLAYER_CPU_STATE.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file sju_seg_displayer.vhd
    Info (12022): Found design unit 1: SJU_SEG_DISPLAYER-SJU_SEG_DISPLAYER_arch File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/SJU_SEG_DISPLAYER.vhd Line: 30
    Info (12023): Found entity 1: SJU_SEG_DISPLAYER File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/SJU_SEG_DISPLAYER.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file simple_vhdl_cpu.vhd
    Info (12022): Found design unit 1: simple_VHDL_CPU-rtl File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/simple_VHDL_CPU.vhd Line: 78
    Info (12023): Found entity 1: simple_VHDL_CPU File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/simple_VHDL_CPU.vhd Line: 64
Info (12021): Found 2 design units, including 1 entities, in source file rom_vhdl.vhd
    Info (12022): Found design unit 1: ROM_VHDL-rtl File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/ROM_VHDL.vhd Line: 16
    Info (12023): Found entity 1: ROM_VHDL File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/ROM_VHDL.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file out_led.vhd
    Info (12022): Found design unit 1: OUT_LED-rtl File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/OUT_LED.vhd Line: 14
    Info (12023): Found entity 1: OUT_LED File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/OUT_LED.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file input_filter.vhd
    Info (12022): Found design unit 1: INPUT_FILTER-rtl File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/INPUT_FILTER.vhd Line: 56
    Info (12023): Found entity 1: INPUT_FILTER File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/INPUT_FILTER.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file addr_bus_decoder.vhd
    Info (12022): Found design unit 1: ADDR_BUS_DECODER-rtl File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/ADDR_BUS_DECODER.vhd Line: 16
    Info (12023): Found entity 1: ADDR_BUS_DECODER File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/ADDR_BUS_DECODER.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file status_display_system2.bdf
    Info (12023): Found entity 1: STATUS_DISPLAY_SYSTEM2
Info (12127): Elaborating entity "CPU_VHDL_projekt" for the top level hierarchy
Info (12128): Elaborating entity "ADDR_BUS_DECODER" for hierarchy "ADDR_BUS_DECODER:b2v_inst2" File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/CPU_VHDL_projekt.vhd Line: 132
Info (12128): Elaborating entity "STATUS_DISPLAY_SYSTEM" for hierarchy "STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM" File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/CPU_VHDL_projekt.vhd Line: 140
Info (12128): Elaborating entity "SJU_SEG_DISPLAYER_CPU_STATE" for hierarchy "STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM|SJU_SEG_DISPLAYER_CPU_STATE:b2v_inst_CPU_STATE" File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/STATUS_DISPLAY_SYSTEM.vhd Line: 59
Info (12128): Elaborating entity "SJU_SEG_DISPLAYER" for hierarchy "STATUS_DISPLAY_SYSTEM:b2v_Inst_DISPLAY_SYSTEM|SJU_SEG_DISPLAYER:b2v_inst_SJU_SEG_DISPLAYER_1" File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/STATUS_DISPLAY_SYSTEM.vhd Line: 64
Info (12128): Elaborating entity "INPUT_FILTER" for hierarchy "INPUT_FILTER:b2v_inst_INPUT_FILTER" File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/CPU_VHDL_projekt.vhd Line: 151
Warning (10492): VHDL Process Statement warning at INPUT_FILTER.vhd(69): signal "Use_Manual_Clock" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/INPUT_FILTER.vhd Line: 69
Warning (10492): VHDL Process Statement warning at INPUT_FILTER.vhd(86): signal "use_Real_Clock" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/INPUT_FILTER.vhd Line: 86
Warning (10631): VHDL Process Statement warning at INPUT_FILTER.vhd(64): inferring latch(es) for signal or variable "Clk_out", which holds its previous value in one or more paths through the process File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/INPUT_FILTER.vhd Line: 64
Info (10041): Inferred latch for "Clk_out" at INPUT_FILTER.vhd(64) File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/INPUT_FILTER.vhd Line: 64
Info (12128): Elaborating entity "OUT_LED" for hierarchy "OUT_LED:b2v_inst_OUT_LED" File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/CPU_VHDL_projekt.vhd Line: 161
Info (12128): Elaborating entity "ROM_VHDL" for hierarchy "ROM_VHDL:b2v_inst_ROM_VHDL" File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/CPU_VHDL_projekt.vhd Line: 170
Info (12128): Elaborating entity "simple_VHDL_CPU" for hierarchy "simple_VHDL_CPU:b2v_instansiate_VHDL_CPU" File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/CPU_VHDL_projekt.vhd Line: 177
Warning (10631): VHDL Process Statement warning at simple_VHDL_CPU.vhd(102): inferring latch(es) for signal or variable "CPU_REG_0", which holds its previous value in one or more paths through the process File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/simple_VHDL_CPU.vhd Line: 102
Warning (10631): VHDL Process Statement warning at simple_VHDL_CPU.vhd(102): inferring latch(es) for signal or variable "data_bus_out", which holds its previous value in one or more paths through the process File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/simple_VHDL_CPU.vhd Line: 102
Info (10041): Inferred latch for "data_bus_out[8]" at simple_VHDL_CPU.vhd(102) File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/simple_VHDL_CPU.vhd Line: 102
Info (10041): Inferred latch for "data_bus_out[9]" at simple_VHDL_CPU.vhd(102) File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/simple_VHDL_CPU.vhd Line: 102
Info (10041): Inferred latch for "data_bus_out[10]" at simple_VHDL_CPU.vhd(102) File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/simple_VHDL_CPU.vhd Line: 102
Info (10041): Inferred latch for "data_bus_out[11]" at simple_VHDL_CPU.vhd(102) File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/simple_VHDL_CPU.vhd Line: 102
Info (10041): Inferred latch for "data_bus_out[12]" at simple_VHDL_CPU.vhd(102) File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/simple_VHDL_CPU.vhd Line: 102
Info (10041): Inferred latch for "data_bus_out[13]" at simple_VHDL_CPU.vhd(102) File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/simple_VHDL_CPU.vhd Line: 102
Info (10041): Inferred latch for "data_bus_out[14]" at simple_VHDL_CPU.vhd(102) File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/simple_VHDL_CPU.vhd Line: 102
Info (10041): Inferred latch for "data_bus_out[15]" at simple_VHDL_CPU.vhd(102) File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/simple_VHDL_CPU.vhd Line: 102
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "ROM_VHDL:b2v_inst_ROM_VHDL|rom" is uninferred due to inappropriate RAM size File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/ROM_VHDL.vhd Line: 40
Info (13000): Registers with preset signals will power-up high File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/INPUT_FILTER.vhd Line: 60
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "INPUT_FILTER:b2v_inst_INPUT_FILTER|Clk_Status" is converted into an equivalent circuit using register "INPUT_FILTER:b2v_inst_INPUT_FILTER|Clk_Status~_emulated" and latch "INPUT_FILTER:b2v_inst_INPUT_FILTER|Clk_Status~1" File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/INPUT_FILTER.vhd Line: 65
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/CPU_VHDL_projekt.vhd Line: 33
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/CPU_VHDL_projekt.vhd Line: 34
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/CPU_VHDL_projekt.vhd Line: 34
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register INPUT_FILTER:b2v_inst_INPUT_FILTER|use_Real_Clock will power up to High File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/INPUT_FILTER.vhd Line: 60
Warning (20013): Ignored 24 assignments for entity "DE1_SOC_golden_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE1_SOC_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE1_SOC_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE1_SOC_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE1_SOC_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE1_SOC_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE1_SOC_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE1_SOC_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE1_SOC_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE1_SOC_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE1_SOC_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE1_SOC_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE1_SOC_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE1_SOC_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE1_SOC_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE1_SOC_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE1_SOC_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE1_SOC_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE1_SOC_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE1_SOC_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE1_SOC_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE1_SOC_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE1_SOC_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE1_SOC_golden_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE1_SOC_golden_top -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Users/root/Documents/TEIS2016/VHDL-Grund/Uppgift7/CPU_VHDL_project_DE1/CPU_VHDL_projekt.vhd Line: 29
Info (21057): Implemented 114 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 79 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 909 megabytes
    Info: Processing ended: Sun Oct 30 22:21:03 2016
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:24


