{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559543473878 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559543473895 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 02 23:31:13 2019 " "Processing started: Sun Jun 02 23:31:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559543473895 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543473895 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543473895 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559543474150 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559543474150 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "emitcr EMITCR uarttxbuf.v(175) " "Verilog HDL Declaration information at uarttxbuf.v(175): object \"emitcr\" differs only in case from object \"EMITCR\" in the same scope" {  } { { "uarttxbuf.v" "" { Text "C:/Users/Arman/Desktop/Lab4/uarttxbuf.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559543482976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "emitlf EMITLF uarttxbuf.v(176) " "Verilog HDL Declaration information at uarttxbuf.v(176): object \"emitlf\" differs only in case from object \"EMITLF\" in the same scope" {  } { { "uarttxbuf.v" "" { Text "C:/Users/Arman/Desktop/Lab4/uarttxbuf.v" 176 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1559543482977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarttxbuf.v 3 3 " "Found 3 design units, including 3 entities, in source file uarttxbuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 uartTxBuf " "Found entity 1: uartTxBuf" {  } { { "uarttxbuf.v" "" { Text "C:/Users/Arman/Desktop/Lab4/uarttxbuf.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543482978 ""} { "Info" "ISGN_ENTITY_NAME" "2 emitcrlf_fsm " "Found entity 2: emitcrlf_fsm" {  } { { "uarttxbuf.v" "" { Text "C:/Users/Arman/Desktop/Lab4/uarttxbuf.v" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543482978 ""} { "Info" "ISGN_ENTITY_NAME" "3 tx_fsm " "Found entity 3: tx_fsm" {  } { { "uarttxbuf.v" "" { Text "C:/Users/Arman/Desktop/Lab4/uarttxbuf.v" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543482978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543482978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_sft.v 1 1 " "Found 1 design units, including 1 entities, in source file top_sft.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_sft " "Found entity 1: top_sft" {  } { { "top_sft.v" "" { Text "C:/Users/Arman/Desktop/Lab4/top_sft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543482980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543482980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sft.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_sft.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_sft " "Found entity 1: tb_sft" {  } { { "tb_sft.v" "" { Text "C:/Users/Arman/Desktop/Lab4/tb_sft.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543482983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543482983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regrce.v 1 1 " "Found 1 design units, including 1 entities, in source file regrce.v" { { "Info" "ISGN_ENTITY_NAME" "1 regrce " "Found entity 1: regrce" {  } { { "regrce.v" "" { Text "C:/Users/Arman/Desktop/Lab4/regrce.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543482984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543482984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "printable.v 1 1 " "Found 1 design units, including 1 entities, in source file printable.v" { { "Info" "ISGN_ENTITY_NAME" "1 printable " "Found entity 1: printable" {  } { { "printable.v" "" { Text "C:/Users/Arman/Desktop/Lab4/printable.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543482986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543482986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.v" "" { Text "C:/Users/Arman/Desktop/Lab4/lfsr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543482988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543482988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latticehx1k.v 3 3 " "Found 3 design units, including 3 entities, in source file latticehx1k.v" { { "Info" "ISGN_ENTITY_NAME" "1 resetGen " "Found entity 1: resetGen" {  } { { "latticehx1k.v" "" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543482990 ""} { "Info" "ISGN_ENTITY_NAME" "2 latticehx1k " "Found entity 2: latticehx1k" {  } { { "latticehx1k.v" "" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543482990 ""} { "Info" "ISGN_ENTITY_NAME" "3 N_bit_counter " "Found entity 3: N_bit_counter" {  } { { "latticehx1k.v" "" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543482990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543482990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_140l.v 3 3 " "Found 3 design units, including 3 entities, in source file lab4_140l.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_140L " "Found entity 1: Lab4_140L" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543482993 ""} { "Info" "ISGN_ENTITY_NAME" "2 scdp " "Found entity 2: scdp" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543482993 ""} { "Info" "ISGN_ENTITY_NAME" "3 scctrl " "Found entity 3: scctrl" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543482993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543482993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_pll " "Found entity 1: fake_pll" {  } { { "fake_pll.v" "" { Text "C:/Users/Arman/Desktop/Lab4/fake_pll.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543482995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543482995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fake_fifo.v" "" { Text "C:/Users/Arman/Desktop/Lab4/fake_fifo.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543482997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543482997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fake_buart.v 1 1 " "Found 1 design units, including 1 entities, in source file fake_buart.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_buart " "Found entity 1: fake_buart" {  } { { "fake_buart.v" "" { Text "C:/Users/Arman/Desktop/Lab4/fake_buart.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543482998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543482998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispstring.v 1 1 " "Found 1 design units, including 1 entities, in source file dispstring.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispString " "Found entity 1: dispString" {  } { { "dispString.v" "" { Text "C:/Users/Arman/Desktop/Lab4/dispString.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543483000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543483000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodekeysl4.v 1 1 " "Found 1 design units, including 1 entities, in source file decodekeysl4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodeKeysL4 " "Found entity 1: decodeKeysL4" {  } { { "decodeKeysL4.v" "" { Text "C:/Users/Arman/Desktop/Lab4/decodeKeysL4.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543483002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543483002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buart.v 5 5 " "Found 5 design units, including 5 entities, in source file buart.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudgen " "Found entity 1: baudgen" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab4/buart.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543483005 ""} { "Info" "ISGN_ENTITY_NAME" "2 baudgen2 " "Found entity 2: baudgen2" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab4/buart.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543483005 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart " "Found entity 3: uart" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab4/buart.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543483005 ""} { "Info" "ISGN_ENTITY_NAME" "4 rxuart " "Found entity 4: rxuart" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab4/buart.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543483005 ""} { "Info" "ISGN_ENTITY_NAME" "5 buart " "Found entity 5: buart" {  } { { "buart.v" "" { Text "C:/Users/Arman/Desktop/Lab4/buart.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543483005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543483005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2asciihex.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2asciihex.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2AsciiHex " "Found entity 1: bin2AsciiHex" {  } { { "bin2AsciiHex.v" "" { Text "C:/Users/Arman/Desktop/Lab4/bin2AsciiHex.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543483007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543483007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asciihex2bin.v 1 1 " "Found 1 design units, including 1 entities, in source file asciihex2bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 asciiHex2Bin " "Found entity 1: asciiHex2Bin" {  } { { "asciiHex2Bin.v" "" { Text "C:/Users/Arman/Desktop/Lab4/asciiHex2Bin.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559543483008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543483008 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "latticehx1k " "Elaborating entity \"latticehx1k\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559543483037 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sd latticehx1k.v(98) " "Output port \"sd\" at latticehx1k.v(98) has no driver" {  } { { "latticehx1k.v" "" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559543483038 "|latticehx1k"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "to_ir latticehx1k.v(102) " "Output port \"to_ir\" at latticehx1k.v(102) has no driver" {  } { { "latticehx1k.v" "" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559543483038 "|latticehx1k"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_pll fake_pll:uut " "Elaborating entity \"fake_pll\" for hierarchy \"fake_pll:uut\"" {  } { { "latticehx1k.v" "uut" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559543483039 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "PLLOUTCORE fake_pll.v(38) " "Verilog HDL warning at fake_pll.v(38): assignments to PLLOUTCORE create a combinational loop" {  } { { "fake_pll.v" "" { Text "C:/Users/Arman/Desktop/Lab4/fake_pll.v" 38 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1559543483039 "|latticehx1k|fake_pll:uut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PLLOUTGLOBAL fake_pll.v(29) " "Output port \"PLLOUTGLOBAL\" at fake_pll.v(29) has no driver" {  } { { "fake_pll.v" "" { Text "C:/Users/Arman/Desktop/Lab4/fake_pll.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559543483039 "|latticehx1k|fake_pll:uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartTxBuf uartTxBuf:ufifo " "Elaborating entity \"uartTxBuf\" for hierarchy \"uartTxBuf:ufifo\"" {  } { { "latticehx1k.v" "ufifo" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559543483039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo uartTxBuf:ufifo\|fifo:fifo " "Elaborating entity \"fifo\" for hierarchy \"uartTxBuf:ufifo\|fifo:fifo\"" {  } { { "uarttxbuf.v" "fifo" { Text "C:/Users/Arman/Desktop/Lab4/uarttxbuf.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559543483040 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fake_fifo.v(34) " "Verilog HDL assignment warning at fake_fifo.v(34): truncated value with size 32 to match size of target (9)" {  } { { "fake_fifo.v" "" { Text "C:/Users/Arman/Desktop/Lab4/fake_fifo.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559543483041 "|latticehx1k|uartTxBuf:ufifo|fifo:fifo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 fake_fifo.v(39) " "Verilog HDL assignment warning at fake_fifo.v(39): truncated value with size 32 to match size of target (9)" {  } { { "fake_fifo.v" "" { Text "C:/Users/Arman/Desktop/Lab4/fake_fifo.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559543483041 "|latticehx1k|uartTxBuf:ufifo|fifo:fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_fsm uartTxBuf:ufifo\|tx_fsm:tx_fsm " "Elaborating entity \"tx_fsm\" for hierarchy \"uartTxBuf:ufifo\|tx_fsm:tx_fsm\"" {  } { { "uarttxbuf.v" "tx_fsm" { Text "C:/Users/Arman/Desktop/Lab4/uarttxbuf.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559543483042 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uarttxbuf.v(325) " "Verilog HDL Case Statement information at uarttxbuf.v(325): all case item expressions in this case statement are onehot" {  } { { "uarttxbuf.v" "" { Text "C:/Users/Arman/Desktop/Lab4/uarttxbuf.v" 325 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1559543483042 "|latticehx1k|uartTxBuf:ufifo|tx_fsm:tx_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emitcrlf_fsm uartTxBuf:ufifo\|emitcrlf_fsm:emitcrlf_fsm " "Elaborating entity \"emitcrlf_fsm\" for hierarchy \"uartTxBuf:ufifo\|emitcrlf_fsm:emitcrlf_fsm\"" {  } { { "uarttxbuf.v" "emitcrlf_fsm" { Text "C:/Users/Arman/Desktop/Lab4/uarttxbuf.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559543483043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fake_buart fake_buart:buart " "Elaborating entity \"fake_buart\" for hierarchy \"fake_buart:buart\"" {  } { { "latticehx1k.v" "buart" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559543483043 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "tx fake_buart.v(34) " "Output port \"tx\" at fake_buart.v(34) has no driver" {  } { { "fake_buart.v" "" { Text "C:/Users/Arman/Desktop/Lab4/fake_buart.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559543483044 "|latticehx1k|fake_buart:buart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resetGen resetGen:resetGen " "Elaborating entity \"resetGen\" for hierarchy \"resetGen:resetGen\"" {  } { { "latticehx1k.v" "resetGen" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559543483044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_bit_counter resetGen:resetGen\|N_bit_counter:uu0 " "Elaborating entity \"N_bit_counter\" for hierarchy \"resetGen:resetGen\|N_bit_counter:uu0\"" {  } { { "latticehx1k.v" "uu0" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559543483045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_140L Lab4_140L:Lab_UT " "Elaborating entity \"Lab4_140L\" for hierarchy \"Lab4_140L:Lab_UT\"" {  } { { "latticehx1k.v" "Lab_UT" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559543483047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scdp Lab4_140L:Lab_UT\|scdp:scdp " "Elaborating entity \"scdp\" for hierarchy \"Lab4_140L:Lab_UT\|scdp:scdp\"" {  } { { "Lab4_140L.v" "scdp" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559543483053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asciiHex2Bin Lab4_140L:Lab_UT\|scdp:scdp\|asciiHex2Bin:a2b " "Elaborating entity \"asciiHex2Bin\" for hierarchy \"Lab4_140L:Lab_UT\|scdp:scdp\|asciiHex2Bin:a2b\"" {  } { { "Lab4_140L.v" "a2b" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559543483061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regrce Lab4_140L:Lab_UT\|scdp:scdp\|regrce:u0 " "Elaborating entity \"regrce\" for hierarchy \"Lab4_140L:Lab_UT\|scdp:scdp\|regrce:u0\"" {  } { { "Lab4_140L.v" "u0" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559543483062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printable Lab4_140L:Lab_UT\|scdp:scdp\|printable:pinst0 " "Elaborating entity \"printable\" for hierarchy \"Lab4_140L:Lab_UT\|scdp:scdp\|printable:pinst0\"" {  } { { "Lab4_140L.v" "pinst0" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559543483064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regrce Lab4_140L:Lab_UT\|scdp:scdp\|regrce:u2 " "Elaborating entity \"regrce\" for hierarchy \"Lab4_140L:Lab_UT\|scdp:scdp\|regrce:u2\"" {  } { { "Lab4_140L.v" "u2" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559543483065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2AsciiHex Lab4_140L:Lab_UT\|scdp:scdp\|bin2AsciiHex:b2a0 " "Elaborating entity \"bin2AsciiHex\" for hierarchy \"Lab4_140L:Lab_UT\|scdp:scdp\|bin2AsciiHex:b2a0\"" {  } { { "Lab4_140L.v" "b2a0" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559543483066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regrce Lab4_140L:Lab_UT\|scdp:scdp\|regrce:rddataDV " "Elaborating entity \"regrce\" for hierarchy \"Lab4_140L:Lab_UT\|scdp:scdp\|regrce:rddataDV\"" {  } { { "Lab4_140L.v" "rddataDV" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559543483069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr Lab4_140L:Lab_UT\|scdp:scdp\|lfsr:lfsrInst " "Elaborating entity \"lfsr\" for hierarchy \"Lab4_140L:Lab_UT\|scdp:scdp\|lfsr:lfsrInst\"" {  } { { "Lab4_140L.v" "lfsrInst" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559543483072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodeKeysL4 Lab4_140L:Lab_UT\|decodeKeysL4:dk " "Elaborating entity \"decodeKeysL4\" for hierarchy \"Lab4_140L:Lab_UT\|decodeKeysL4:dk\"" {  } { { "Lab4_140L.v" "dk" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559543483073 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_b7_1 decodeKeysL4.v(59) " "Verilog HDL or VHDL warning at decodeKeysL4.v(59): object \"is_b7_1\" assigned a value but never read" {  } { { "decodeKeysL4.v" "" { Text "C:/Users/Arman/Desktop/Lab4/decodeKeysL4.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559543483074 "|latticehx1k|Lab4_140L:Lab_UT|decodeKeysL4:dk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scctrl Lab4_140L:Lab_UT\|scctrl:scctrl " "Elaborating entity \"scctrl\" for hierarchy \"Lab4_140L:Lab_UT\|scctrl:scctrl\"" {  } { { "Lab4_140L.v" "scctrl" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559543483075 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4_140L.v(304) " "Verilog HDL assignment warning at Lab4_140L.v(304): truncated value with size 32 to match size of target (4)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559543483075 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4_140L.v(323) " "Verilog HDL assignment warning at Lab4_140L.v(323): truncated value with size 32 to match size of target (4)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559543483075 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state Lab4_140L.v(325) " "Verilog HDL Always Construct warning at Lab4_140L.v(325): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 325 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559543483075 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "de_bigE Lab4_140L.v(327) " "Verilog HDL Always Construct warning at Lab4_140L.v(327): variable \"de_bigE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 327 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559543483076 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4_140L.v(328) " "Verilog HDL assignment warning at Lab4_140L.v(328): truncated value with size 32 to match size of target (4)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559543483076 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "de_bigD Lab4_140L.v(329) " "Verilog HDL Always Construct warning at Lab4_140L.v(329): variable \"de_bigD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 329 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559543483076 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4_140L.v(330) " "Verilog HDL assignment warning at Lab4_140L.v(330): truncated value with size 32 to match size of target (4)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559543483076 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "de_bigL Lab4_140L.v(331) " "Verilog HDL Always Construct warning at Lab4_140L.v(331): variable \"de_bigL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 331 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559543483076 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4_140L.v(332) " "Verilog HDL assignment warning at Lab4_140L.v(332): truncated value with size 32 to match size of target (4)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559543483076 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4_140L.v(334) " "Verilog HDL assignment warning at Lab4_140L.v(334): truncated value with size 32 to match size of target (4)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 334 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559543483076 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "de_cr Lab4_140L.v(337) " "Verilog HDL Always Construct warning at Lab4_140L.v(337): variable \"de_cr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 337 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559543483076 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4_140L.v(338) " "Verilog HDL assignment warning at Lab4_140L.v(338): truncated value with size 32 to match size of target (4)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559543483076 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4_140L.v(340) " "Verilog HDL assignment warning at Lab4_140L.v(340): truncated value with size 32 to match size of target (4)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559543483076 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sccEldByte Lab4_140L.v(341) " "Verilog HDL Always Construct warning at Lab4_140L.v(341): variable \"sccEldByte\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 341 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559543483076 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4_140L.v(344) " "Verilog HDL assignment warning at Lab4_140L.v(344): truncated value with size 32 to match size of target (4)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559543483076 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "de_cr Lab4_140L.v(349) " "Verilog HDL Always Construct warning at Lab4_140L.v(349): variable \"de_cr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 349 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559543483077 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4_140L.v(350) " "Verilog HDL assignment warning at Lab4_140L.v(350): truncated value with size 32 to match size of target (4)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559543483077 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4_140L.v(352) " "Verilog HDL assignment warning at Lab4_140L.v(352): truncated value with size 32 to match size of target (4)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559543483077 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "de_hex Lab4_140L.v(355) " "Verilog HDL Always Construct warning at Lab4_140L.v(355): variable \"de_hex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 355 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559543483077 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4_140L.v(356) " "Verilog HDL assignment warning at Lab4_140L.v(356): truncated value with size 32 to match size of target (4)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559543483077 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4_140L.v(358) " "Verilog HDL assignment warning at Lab4_140L.v(358): truncated value with size 32 to match size of target (4)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559543483077 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "de_hex Lab4_140L.v(361) " "Verilog HDL Always Construct warning at Lab4_140L.v(361): variable \"de_hex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 361 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559543483077 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4_140L.v(362) " "Verilog HDL assignment warning at Lab4_140L.v(362): truncated value with size 32 to match size of target (4)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559543483077 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4_140L.v(364) " "Verilog HDL assignment warning at Lab4_140L.v(364): truncated value with size 32 to match size of target (4)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559543483077 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "de_hex Lab4_140L.v(367) " "Verilog HDL Always Construct warning at Lab4_140L.v(367): variable \"de_hex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 367 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559543483078 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4_140L.v(368) " "Verilog HDL assignment warning at Lab4_140L.v(368): truncated value with size 32 to match size of target (4)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559543483078 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4_140L.v(370) " "Verilog HDL assignment warning at Lab4_140L.v(370): truncated value with size 32 to match size of target (4)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559543483078 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "de_hex Lab4_140L.v(373) " "Verilog HDL Always Construct warning at Lab4_140L.v(373): variable \"de_hex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 373 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559543483078 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4_140L.v(374) " "Verilog HDL assignment warning at Lab4_140L.v(374): truncated value with size 32 to match size of target (4)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559543483078 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4_140L.v(376) " "Verilog HDL assignment warning at Lab4_140L.v(376): truncated value with size 32 to match size of target (4)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559543483078 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "de_hex Lab4_140L.v(379) " "Verilog HDL Always Construct warning at Lab4_140L.v(379): variable \"de_hex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 379 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559543483078 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4_140L.v(380) " "Verilog HDL assignment warning at Lab4_140L.v(380): truncated value with size 32 to match size of target (4)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559543483078 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4_140L.v(382) " "Verilog HDL assignment warning at Lab4_140L.v(382): truncated value with size 32 to match size of target (4)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559543483078 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "de_hex Lab4_140L.v(385) " "Verilog HDL Always Construct warning at Lab4_140L.v(385): variable \"de_hex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 385 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559543483078 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4_140L.v(386) " "Verilog HDL assignment warning at Lab4_140L.v(386): truncated value with size 32 to match size of target (4)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559543483078 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4_140L.v(388) " "Verilog HDL assignment warning at Lab4_140L.v(388): truncated value with size 32 to match size of target (4)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559543483078 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "de_hex Lab4_140L.v(391) " "Verilog HDL Always Construct warning at Lab4_140L.v(391): variable \"de_hex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 391 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559543483079 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4_140L.v(392) " "Verilog HDL assignment warning at Lab4_140L.v(392): truncated value with size 32 to match size of target (4)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559543483079 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4_140L.v(394) " "Verilog HDL assignment warning at Lab4_140L.v(394): truncated value with size 32 to match size of target (4)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559543483079 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "de_hex Lab4_140L.v(397) " "Verilog HDL Always Construct warning at Lab4_140L.v(397): variable \"de_hex\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 397 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559543483079 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4_140L.v(398) " "Verilog HDL assignment warning at Lab4_140L.v(398): truncated value with size 32 to match size of target (4)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559543483079 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4_140L.v(400) " "Verilog HDL assignment warning at Lab4_140L.v(400): truncated value with size 32 to match size of target (4)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559543483079 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "de_cr Lab4_140L.v(403) " "Verilog HDL Always Construct warning at Lab4_140L.v(403): variable \"de_cr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 403 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1559543483079 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4_140L.v(404) " "Verilog HDL assignment warning at Lab4_140L.v(404): truncated value with size 32 to match size of target (4)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559543483079 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab4_140L.v(406) " "Verilog HDL assignment warning at Lab4_140L.v(406): truncated value with size 32 to match size of target (4)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559543483079 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Lab4_140L.v(325) " "Verilog HDL Case Statement warning at Lab4_140L.v(325): incomplete case statement has no default case item" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 325 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1559543483079 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state Lab4_140L.v(321) " "Verilog HDL Always Construct warning at Lab4_140L.v(321): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 321 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559543483080 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ldBit Lab4_140L.v(321) " "Verilog HDL Always Construct warning at Lab4_140L.v(321): inferring latch(es) for variable \"ldBit\", which holds its previous value in one or more paths through the always construct" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 321 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1559543483080 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sccLdKey Lab4_140L.v(259) " "Output port \"sccLdKey\" at Lab4_140L.v(259) has no driver" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 259 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559543483081 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sccDecrypt Lab4_140L.v(256) " "Output port \"sccDecrypt\" at Lab4_140L.v(256) has no driver" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 256 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559543483081 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sccDnibble1En Lab4_140L.v(257) " "Output port \"sccDnibble1En\" at Lab4_140L.v(257) has no driver" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 257 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559543483081 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sccDnibble2En Lab4_140L.v(258) " "Output port \"sccDnibble2En\" at Lab4_140L.v(258) has no driver" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 258 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559543483081 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "sccLdLFSR Lab4_140L.v(260) " "Output port \"sccLdLFSR\" at Lab4_140L.v(260) has no driver" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 260 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1559543483081 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ldBit Lab4_140L.v(321) " "Inferred latch for \"ldBit\" at Lab4_140L.v(321)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 321 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543483081 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] Lab4_140L.v(321) " "Inferred latch for \"next_state\[0\]\" at Lab4_140L.v(321)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 321 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543483081 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] Lab4_140L.v(321) " "Inferred latch for \"next_state\[1\]\" at Lab4_140L.v(321)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 321 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543483081 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] Lab4_140L.v(321) " "Inferred latch for \"next_state\[2\]\" at Lab4_140L.v(321)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 321 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543483081 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[3\] Lab4_140L.v(321) " "Inferred latch for \"next_state\[3\]\" at Lab4_140L.v(321)" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 321 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543483081 "|latticehx1k|Lab4_140L:Lab_UT|scctrl:scctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regrce Lab4_140L:Lab_UT\|scctrl:scctrl\|regrce:r1 " "Elaborating entity \"regrce\" for hierarchy \"Lab4_140L:Lab_UT\|scctrl:scctrl\|regrce:r1\"" {  } { { "Lab4_140L.v" "r1" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559543483086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab4_140L:Lab_UT\|scctrl:scctrl\|next_state\[0\] " "Latch Lab4_140L:Lab_UT\|scctrl:scctrl\|next_state\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab4_140L:Lab_UT\|scctrl:scctrl\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal Lab4_140L:Lab_UT\|scctrl:scctrl\|state\[3\]" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 301 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559543484614 ""}  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 321 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559543484614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab4_140L:Lab_UT\|scctrl:scctrl\|next_state\[1\] " "Latch Lab4_140L:Lab_UT\|scctrl:scctrl\|next_state\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab4_140L:Lab_UT\|scctrl:scctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal Lab4_140L:Lab_UT\|scctrl:scctrl\|state\[1\]" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 301 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559543484614 ""}  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 321 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559543484614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab4_140L:Lab_UT\|scctrl:scctrl\|next_state\[2\] " "Latch Lab4_140L:Lab_UT\|scctrl:scctrl\|next_state\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab4_140L:Lab_UT\|scctrl:scctrl\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal Lab4_140L:Lab_UT\|scctrl:scctrl\|state\[1\]" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 301 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559543484614 ""}  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 321 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559543484614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab4_140L:Lab_UT\|scctrl:scctrl\|next_state\[3\] " "Latch Lab4_140L:Lab_UT\|scctrl:scctrl\|next_state\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Lab4_140L:Lab_UT\|scctrl:scctrl\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal Lab4_140L:Lab_UT\|scctrl:scctrl\|state\[3\]" {  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 301 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559543484614 ""}  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 321 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559543484614 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Lab4_140L:Lab_UT\|scctrl:scctrl\|ldBit " "Latch Lab4_140L:Lab_UT\|scctrl:scctrl\|ldBit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fake_buart:buart\|rx_data\[7\] " "Ports D and ENA on the latch are fed by the same signal fake_buart:buart\|rx_data\[7\]" {  } { { "fake_buart.v" "" { Text "C:/Users/Arman/Desktop/Lab4/fake_buart.v" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1559543484614 ""}  } { { "Lab4_140L.v" "" { Text "C:/Users/Arman/Desktop/Lab4/Lab4_140L.v" 321 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1559543484614 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sd GND " "Pin \"sd\" is stuck at GND" {  } { { "latticehx1k.v" "" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559543485542 "|latticehx1k|sd"} { "Warning" "WMLS_MLS_STUCK_PIN" "to_ir GND " "Pin \"to_ir\" is stuck at GND" {  } { { "latticehx1k.v" "" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559543485542 "|latticehx1k|to_ir"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_serial_data GND " "Pin \"o_serial_data\" is stuck at GND" {  } { { "latticehx1k.v" "" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559543485542 "|latticehx1k|o_serial_data"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "latticehx1k.v" "" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559543485542 "|latticehx1k|led[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1559543485542 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559543486474 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_in " "No output dependent on input pin \"clk_in\"" {  } { { "latticehx1k.v" "" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 100 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559543486622 "|latticehx1k|clk_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "from_pc " "No output dependent on input pin \"from_pc\"" {  } { { "latticehx1k.v" "" { Text "C:/Users/Arman/Desktop/Lab4/latticehx1k.v" 101 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559543486622 "|latticehx1k|from_pc"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1559543486622 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6700 " "Implemented 6700 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559543486622 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559543486622 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6671 " "Implemented 6671 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559543486622 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559543486622 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Arman/Desktop/Lab4/output_files/Lab4.map.smsg " "Generated suppressed messages file C:/Users/Arman/Desktop/Lab4/output_files/Lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543486795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "585 " "Peak virtual memory: 585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559543486849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 02 23:31:26 2019 " "Processing ended: Sun Jun 02 23:31:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559543486849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559543486849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559543486849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559543486849 ""}
