# FinalProject
Tugas Akhir Kuliah tentang perlindungan desain IC di tahap layout.

1. Project-Language:
  - Verilog(1994 to 2005)
  - Python
  
2. Project-Tools:
  - Atom (code edit)
  - ISE 14
  - Quartus II
  - Electric VLSI (complete feature)
  - Microwind
  - Iverilog(iverilog, vvp, gtkview)
  - Yosys

3. Report-Type:
  - IEEE-Journal
  - Final Project Book

4. Report-Tools:
  - M.S. Office
  - LaTex (TexStudio)