Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date              : Tue Feb  9 15:23:19 2021
| Host              : pop-os running 64-bit Pop!_OS 20.10
| Command           : report_clock_utilization -file rocketchip_wrapper_clock_utilization_routed.rpt
| Design            : rocketchip_wrapper
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
7. Cell Type Counts per Global Clock: Region X0Y0
8. Cell Type Counts per Global Clock: Region X1Y0
9. Cell Type Counts per Global Clock: Region X0Y1
10. Cell Type Counts per Global Clock: Region X1Y1
11. Load Cell Placement Summary for Global Clock g0

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
| BUFGCTRL |    1 |        32 |   0 |            0 |      0 |
| BUFH     |    0 |        48 |   0 |            0 |      0 |
| BUFIO    |    0 |         8 |   0 |            0 |      0 |
| BUFMR    |    0 |         4 |   0 |            0 |      0 |
| BUFR     |    0 |         8 |   0 |            0 |      0 |
| MMCM     |    1 |         2 |   0 |            0 |      0 |
| PLL      |    0 |         2 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+------------+-----------------+----------+
| GlbID | SrcId | Driver Type/Pin | Constraint | Site           | Clock Region | Root | Clock Delay Group | Clock Regions | Clock Loads | Non-Clock Loads | Clock Period | Clock      | Driver Pin      | Net      |
+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+------------+-----------------+----------+
| g0    | src0  | BUFG/O          | None       | BUFGCTRL_X0Y16 | n/a          |      |                   |             4 |        9691 |               0 |       20.000 | host_clk_i | bufg_host_clk/O | host_clk |
+-------+-------+-----------------+------------+----------------+--------------+------+-------------------+---------------+-------------+-----------------+--------------+------------+-----------------+----------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


3. Global Clock Source Details
------------------------------

+-------+--------+--------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------+--------------------------+------------+
| SrcID | GlbIDs | Driver Type/Pin    | Constraint | Site            | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin               | Net        |
+-------+--------+--------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------+--------------------------+------------+
| src0  | g0     | MMCME2_ADV/CLKOUT0 | None       | MMCME2_ADV_X0Y1 | X1Y1         |           0 |               1 |              20.000 | host_clk_i   | MMCME2_BASE_inst/CLKOUT0 | host_clk_i |
+-------+--------+--------------------+------------+-----------------+--------------+-------------+-----------------+---------------------+--------------+--------------------------+------------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


4. Local Clock Details
----------------------

+-------+-----------------+------------+----------+--------------+-------------+-----------------+--------------+-------+------------+-----+
| LocId | Driver Type/Pin | Constraint | Site/BEL | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin | Net |
+-------+-----------------+------------+----------+--------------+-------------+-----------------+--------------+-------+------------+-----+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    1 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 | 1606 |  8800 |  216 |  1600 |    0 |     0 |    0 |    10 |    0 |    20 |
| X1Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 1526 |  8800 |  187 |  1400 |    0 |     0 |    0 |    20 |    0 |    20 |
| X0Y1              |    1 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 | 1402 |  8800 |   34 |  1600 |    0 |     0 |    0 |    10 |    0 |    20 |
| X1Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 1066 |  8800 |    8 |  1400 |    0 |     0 |    0 |    20 |    0 |    20 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.
** RAMB36 site can be used as two RAMB18/FIFO18 sites.


6. Clock Regions : Global Clock Summary
---------------------------------------

+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y1 |  1 |  1 |
| Y0 |  1 |  1 |
+----+----+----+
* Used Global Clocks includes only global clock resources based on load placement but does not consider global clock resources used to traverse a clock region. Therefore the actual total of Used Global Clocks may be higher.


7. Cell Type Counts per Global Clock: Region X0Y0
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net      |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------+
| g0    | n/a   | BUFG/O          | None       |           0 |            1606 | 1606 |    216 |    0 |   0 |  0 |    0 |   0 |       0 | host_clk |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


8. Cell Type Counts per Global Clock: Region X1Y0
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net      |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------+
| g0    | n/a   | BUFG/O          | None       |           0 |            1536 | 1526 |    187 |    4 |   0 |  0 |    0 |   0 |       0 | host_clk |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


9. Cell Type Counts per Global Clock: Region X0Y1
-------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net      |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------+
| g0    | n/a   | BUFG/O          | None       |           0 |            1403 | 1402 |     34 |    0 |   0 |  0 |    0 |   0 |       0 | host_clk |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


10. Cell Type Counts per Global Clock: Region X1Y1
--------------------------------------------------

+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------+
| GlbID | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net      |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------+
| g0    | n/a   | BUFG/O          | None       |           0 |            1068 | 1066 |      8 |    0 |   0 |  0 |    0 |   0 |       0 | host_clk |
+-------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------+
* Note: Multiple constraint types applied to the driver. Please check for potential conflicts.


11. Load Cell Placement Summary for Global Clock g0
---------------------------------------------------

+-------+-----------------+-------------------+------------+-------------+----------------+----------+-------------+----------+-------------+----+----------+
| GlbID | Driver Type/Pin | Driver Region (D) | Clock      | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clock Loads | GT | Net      |
+-------+-----------------+-------------------+------------+-------------+----------------+----------+-------------+----------+-------------+----+----------+
| g0    | BUFG/O          | n/a               | host_clk_i |      20.000 | {0.000 10.000} |          |        5612 |        1 |           0 |  0 | host_clk |
+-------+-----------------+-------------------+------------+-------------+----------------+----------+-------------+----------+-------------+----+----------+


+----+-------+-------+
|    | X0    | X1    |
+----+-------+-------+
| Y1 |  1403 |  1068 |
| Y0 |  1606 |  1536 |
+----+-------+-------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y16 [get_cells bufg_host_clk]

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y78 [get_ports clk]

# Clock net "host_clk" driven by instance "bufg_host_clk" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock {CLKAG_host_clk}
add_cells_to_pblock [get_pblocks  {CLKAG_host_clk}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=top/target/tile/core/ibuf} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="host_clk"}]]]
resize_pblock [get_pblocks {CLKAG_host_clk}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
