# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../gcd1.vhd" \
"../../../../gcd1_tb.vhd" \

# Do not sort compile order
nosort
