#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Apr  7 14:22:59 2022
# Process ID: 16020
# Current directory: C:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14640 C:\Users\jones\Desktop\EE316-Lab6\Manager_Demo\Test\Test.xpr
# Log file: C:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/vivado.log
# Journal file: C:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/Test.xpr
WARNING: [Board 49-91] Board repository path 'C:/Users/jones/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store' does not exist, it will not be used to search board files.
INFO: [Project 1-313] Project file moved from 'C:/Temp/Manager_Demo/Test' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 920.570 ; gain = 192.844
open_bd_design {C:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axilab_master_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_100M
Adding component instance block -- xilinx.com:user:axilab_master:1.0 - axilab_master_0
Successfully read diagram <design_1> from BD file <C:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1224.809 ; gain = 75.590
update_compile_order -fileset sources_1
ipx::edit_ip_in_project -upgrade true -name axilab_master_v1_0_project -directory C:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/Test.tmp/axilab_master_v1_0_project c:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/ip_repo/axilab_master_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/jones/desktop/ee316-lab6/manager_demo/test/test.tmp/axilab_master_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1228.152 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
set_property board_part digilentinc.com:cora-z7-07s:part0:1.0 [current_project]
WARNING: [Project 1-153] The current project device 'xc7z010clg400-1' does not match with the device on the 'DIGILENTINC.COM:CORA-Z7-07S:PART0:1.0' board part. A device change to match the device on 'DIGILENTINC.COM:CORA-Z7-07S:PART0:1.0' board part is being done. Please upgrade the IP in the project via the upgrade_ip command or by selecting Reports => Reports IP Status.
INFO: [Project 1-152] Project part set to zynq (xc7z007sclg400-1)
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_axilab_master_0_axi_periph_0 design_1_rst_clk_wiz_100M_0 design_1_axilab_master_0_1 design_1_axi_gpio_1_0 design_1_clk_wiz_0 design_1_axi_gpio_0_0}] -log ip_upgrade.log
Upgrading 'C:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_axi_gpio_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_axi_gpio_1_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_axilab_master_0_1 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_axilab_master_0_axi_periph_0 to use current project options
INFO: [IP_Flow 19-3420] Updated design_1_clk_wiz_0 to use current project options
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [IP_Flow 19-3420] Updated design_1_rst_clk_wiz_100M_0 to use current project options
Wrote  : <C:\Users\jones\Desktop\EE316-Lab6\Manager_Demo\Test\Test.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1825.105 ; gain = 120.098
export_ip_user_files -of_objects [get_ips {design_1_axilab_master_0_axi_periph_0 design_1_rst_clk_wiz_100M_0 design_1_axilab_master_0_1 design_1_axi_gpio_1_0 design_1_clk_wiz_0 design_1_axi_gpio_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\Users\jones\Desktop\EE316-Lab6\Manager_Demo\Test\Test.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axilab_master_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axilab_master_0_axi_periph/xbar .
Exporting to file C:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_gpio_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_100M_0] }
catch { config_ip_cache -export [get_ips -all design_1_axilab_master_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
export_ip_user_files -of_objects [get_files C:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jones/Desktop/EE316-Lab6/Manager_Demo/Test/Test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 {design_1_axi_gpio_0_0_synth_1 design_1_axi_gpio_1_0_synth_1 design_1_clk_wiz_0_synth_1 design_1_rst_clk_wiz_100M_0_synth_1 design_1_axilab_master_0_1_synth_1 design_1_xbar_0_synth_1}
