Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/edilson/projects_VHDL/Memory_Rom/ROM_tb_isim_beh.exe -prj /home/edilson/projects_VHDL/Memory_Rom/ROM_tb_beh.prj work.ROM_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/edilson/projects_VHDL/Memory_Rom/ROM.vhd" into library work
Parsing VHDL file "/home/edilson/projects_VHDL/Memory_Rom/ROM_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96404 KB
Fuse CPU Usage: 1340 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture syn of entity rams_21b [rams_21b_default]
Compiling architecture behavior of entity rom_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home/edilson/projects_VHDL/Memory_Rom/ROM_tb_isim_beh.exe
Fuse Memory Usage: 668740 KB
Fuse CPU Usage: 1410 ms
GCC CPU Usage: 2000 ms
