$comment
	File created using the following command:
		vcd file CONTROL16.msim.vcd -direction
$end
$date
	Fri Oct 26 11:54:21 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module control16_vhd_vec_tst $end
$var wire 1 ! clk $end
$var wire 1 " desvio $end
$var wire 1 # escMem $end
$var wire 1 $ escReg $end
$var wire 1 % lerMem $end
$var wire 1 & memParaReg $end
$var wire 1 ' opcode [3] $end
$var wire 1 ( opcode [2] $end
$var wire 1 ) opcode [1] $end
$var wire 1 * opcode [0] $end
$var wire 1 + regDst $end
$var wire 1 , ulaFont $end
$var wire 1 - ulaOP [7] $end
$var wire 1 . ulaOP [6] $end
$var wire 1 / ulaOP [5] $end
$var wire 1 0 ulaOP [4] $end
$var wire 1 1 ulaOP [3] $end
$var wire 1 2 ulaOP [2] $end
$var wire 1 3 ulaOP [1] $end
$var wire 1 4 ulaOP [0] $end

$scope module i1 $end
$var wire 1 5 gnd $end
$var wire 1 6 vcc $end
$var wire 1 7 unknown $end
$var wire 1 8 devoe $end
$var wire 1 9 devclrn $end
$var wire 1 : devpor $end
$var wire 1 ; ww_devoe $end
$var wire 1 < ww_devclrn $end
$var wire 1 = ww_devpor $end
$var wire 1 > ww_clk $end
$var wire 1 ? ww_opcode [3] $end
$var wire 1 @ ww_opcode [2] $end
$var wire 1 A ww_opcode [1] $end
$var wire 1 B ww_opcode [0] $end
$var wire 1 C ww_regDst $end
$var wire 1 D ww_ulaFont $end
$var wire 1 E ww_memParaReg $end
$var wire 1 F ww_escReg $end
$var wire 1 G ww_lerMem $end
$var wire 1 H ww_escMem $end
$var wire 1 I ww_desvio $end
$var wire 1 J ww_ulaOP [7] $end
$var wire 1 K ww_ulaOP [6] $end
$var wire 1 L ww_ulaOP [5] $end
$var wire 1 M ww_ulaOP [4] $end
$var wire 1 N ww_ulaOP [3] $end
$var wire 1 O ww_ulaOP [2] $end
$var wire 1 P ww_ulaOP [1] $end
$var wire 1 Q ww_ulaOP [0] $end
$var wire 1 R \regDst~output_o\ $end
$var wire 1 S \ulaFont~output_o\ $end
$var wire 1 T \memParaReg~output_o\ $end
$var wire 1 U \escReg~output_o\ $end
$var wire 1 V \lerMem~output_o\ $end
$var wire 1 W \escMem~output_o\ $end
$var wire 1 X \desvio~output_o\ $end
$var wire 1 Y \ulaOP[0]~output_o\ $end
$var wire 1 Z \ulaOP[1]~output_o\ $end
$var wire 1 [ \ulaOP[2]~output_o\ $end
$var wire 1 \ \ulaOP[3]~output_o\ $end
$var wire 1 ] \ulaOP[4]~output_o\ $end
$var wire 1 ^ \ulaOP[5]~output_o\ $end
$var wire 1 _ \ulaOP[6]~output_o\ $end
$var wire 1 ` \ulaOP[7]~output_o\ $end
$var wire 1 a \opcode[1]~input_o\ $end
$var wire 1 b \opcode[2]~input_o\ $end
$var wire 1 c \opcode[3]~input_o\ $end
$var wire 1 d \comb~1_combout\ $end
$var wire 1 e \clk~input_o\ $end
$var wire 1 f \comb~0_combout\ $end
$var wire 1 g \regDst$latch~combout\ $end
$var wire 1 h \escMem~1_combout\ $end
$var wire 1 i \escMem_655~combout\ $end
$var wire 1 j \opcode[0]~input_o\ $end
$var wire 1 k \comb~21_combout\ $end
$var wire 1 l \comb~22_combout\ $end
$var wire 1 m \lerMem$latch~combout\ $end
$var wire 1 n \memParaReg$latch~combout\ $end
$var wire 1 o \comb~19_combout\ $end
$var wire 1 p \comb~20_combout\ $end
$var wire 1 q \escReg$latch~combout\ $end
$var wire 1 r \escMem~2_combout\ $end
$var wire 1 s \comb~2_combout\ $end
$var wire 1 t \desvio$latch~combout\ $end
$var wire 1 u \comb~4_combout\ $end
$var wire 1 v \comb~3_combout\ $end
$var wire 1 w \ulaOP[0]$latch~combout\ $end
$var wire 1 x \comb~17_combout\ $end
$var wire 1 y \comb~18_combout\ $end
$var wire 1 z \ulaOP[1]$latch~combout\ $end
$var wire 1 { \comb~6_combout\ $end
$var wire 1 | \comb~5_combout\ $end
$var wire 1 } \ulaOP[2]$latch~combout\ $end
$var wire 1 ~ \comb~15_combout\ $end
$var wire 1 !! \comb~16_combout\ $end
$var wire 1 "! \ulaOP[3]$latch~combout\ $end
$var wire 1 #! \comb~8_combout\ $end
$var wire 1 $! \comb~7_combout\ $end
$var wire 1 %! \ulaOP[4]$latch~combout\ $end
$var wire 1 &! \ulaOP[5]~8_combout\ $end
$var wire 1 '! \comb~9_combout\ $end
$var wire 1 (! \comb~14_combout\ $end
$var wire 1 )! \ulaOP[5]$latch~combout\ $end
$var wire 1 *! \comb~12_combout\ $end
$var wire 1 +! \comb~13_combout\ $end
$var wire 1 ,! \ulaOP[6]$latch~combout\ $end
$var wire 1 -! \regDst~1_combout\ $end
$var wire 1 .! \ulaOP[7]~9_combout\ $end
$var wire 1 /! \comb~10_combout\ $end
$var wire 1 0! \comb~11_combout\ $end
$var wire 1 1! \ulaOP[7]$latch~combout\ $end
$var wire 1 2! \ALT_INV_comb~0_combout\ $end
$var wire 1 3! \ALT_INV_escMem~1_combout\ $end
$var wire 1 4! \ALT_INV_comb~1_combout\ $end
$var wire 1 5! \ALT_INV_escMem~2_combout\ $end
$var wire 1 6! \ALT_INV_comb~2_combout\ $end
$var wire 1 7! \ALT_INV_comb~4_combout\ $end
$var wire 1 8! \ALT_INV_comb~3_combout\ $end
$var wire 1 9! \ALT_INV_ulaOP[5]~8_combout\ $end
$var wire 1 :! \ALT_INV_comb~5_combout\ $end
$var wire 1 ;! \ALT_INV_ulaOP[7]~9_combout\ $end
$var wire 1 <! \ALT_INV_comb~6_combout\ $end
$var wire 1 =! \ALT_INV_comb~7_combout\ $end
$var wire 1 >! \ALT_INV_comb~8_combout\ $end
$var wire 1 ?! \ALT_INV_comb~9_combout\ $end
$var wire 1 @! \ALT_INV_regDst~1_combout\ $end
$var wire 1 A! \ALT_INV_comb~10_combout\ $end
$var wire 1 B! \ALT_INV_comb~11_combout\ $end
$var wire 1 C! \ALT_INV_comb~12_combout\ $end
$var wire 1 D! \ALT_INV_comb~13_combout\ $end
$var wire 1 E! \ALT_INV_comb~14_combout\ $end
$var wire 1 F! \ALT_INV_comb~16_combout\ $end
$var wire 1 G! \ALT_INV_comb~15_combout\ $end
$var wire 1 H! \ALT_INV_comb~17_combout\ $end
$var wire 1 I! \ALT_INV_comb~18_combout\ $end
$var wire 1 J! \ALT_INV_comb~19_combout\ $end
$var wire 1 K! \ALT_INV_comb~21_combout\ $end
$var wire 1 L! \ALT_INV_comb~20_combout\ $end
$var wire 1 M! \ALT_INV_comb~22_combout\ $end
$var wire 1 N! \ALT_INV_regDst$latch~combout\ $end
$var wire 1 O! \ALT_INV_lerMem$latch~combout\ $end
$var wire 1 P! \ALT_INV_escMem_655~combout\ $end
$var wire 1 Q! \ALT_INV_memParaReg$latch~combout\ $end
$var wire 1 R! \ALT_INV_escReg$latch~combout\ $end
$var wire 1 S! \ALT_INV_desvio$latch~combout\ $end
$var wire 1 T! \ALT_INV_ulaOP[0]$latch~combout\ $end
$var wire 1 U! \ALT_INV_ulaOP[1]$latch~combout\ $end
$var wire 1 V! \ALT_INV_ulaOP[2]$latch~combout\ $end
$var wire 1 W! \ALT_INV_ulaOP[3]$latch~combout\ $end
$var wire 1 X! \ALT_INV_ulaOP[4]$latch~combout\ $end
$var wire 1 Y! \ALT_INV_ulaOP[5]$latch~combout\ $end
$var wire 1 Z! \ALT_INV_ulaOP[6]$latch~combout\ $end
$var wire 1 [! \ALT_INV_clk~input_o\ $end
$var wire 1 \! \ALT_INV_ulaOP[7]$latch~combout\ $end
$var wire 1 ]! \ALT_INV_opcode[1]~input_o\ $end
$var wire 1 ^! \ALT_INV_opcode[2]~input_o\ $end
$var wire 1 _! \ALT_INV_opcode[3]~input_o\ $end
$var wire 1 `! \ALT_INV_opcode[0]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
z"
z#
z$
z%
z&
z+
z,
05
16
x7
18
19
1:
1;
1<
1=
0>
zC
zD
zE
zF
zG
zH
zI
zR
zS
zT
zU
zV
zW
zX
zY
zZ
z[
z\
z]
z^
z_
z`
0a
0b
0c
1d
0e
0f
1g
1h
0i
0j
0k
1l
0m
0n
1o
0p
1q
1r
0s
0t
0u
1v
0w
0x
1y
0z
0{
1|
0}
0~
1!!
0"!
0#!
1$!
0%!
0&!
0'!
1(!
0)!
0*!
1+!
0,!
1-!
0.!
0/!
10!
01!
12!
03!
04!
05!
16!
17!
08!
19!
0:!
1;!
1<!
0=!
1>!
1?!
0@!
1A!
0B!
1C!
0D!
0E!
0F!
1G!
1H!
0I!
0J!
1K!
1L!
0M!
0N!
1O!
1P!
1Q!
0R!
1S!
1T!
1U!
1V!
1W!
1X!
1Y!
1Z!
1[!
1\!
1]!
1^!
1_!
1`!
0'
0(
0)
0*
0?
0@
0A
0B
zJ
zK
zL
zM
zN
zO
zP
zQ
z-
z.
z/
z0
z1
z2
z3
z4
$end
#50000
1!
1*
1>
1B
1j
1e
0[!
0`!
0v
1i
1u
07!
0P!
18!
1w
0T!
1R
0S
0T
1U
0V
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0W
1C
0D
0E
1F
0G
0I
0Q
0P
0O
0N
0M
0L
0K
0J
0H
1+
0,
0&
1$
0%
0"
04
03
02
01
00
0/
0.
0-
1Y
0#
1Q
14
#100000
0!
0*
1)
0>
0B
1A
1a
0j
0e
1[!
1`!
0]!
0-!
0!!
0(!
0i
1~
1'!
0?!
0G!
1P!
1E!
1F!
1@!
1"!
1)!
0Y!
0W!
zR
zS
zT
zU
zV
zX
zY
zZ
z[
z\
z]
z^
z_
z`
zW
zC
zD
zE
zF
zG
zI
zQ
zP
zO
zN
zM
zL
zK
zJ
zH
z+
z,
z&
z$
z%
z"
z4
z3
z2
z1
z0
z/
z.
z-
z#
#150000
1!
1*
1>
1B
1j
1e
0[!
0`!
1v
1i
0u
17!
0P!
08!
0w
1T!
1R
0S
0T
1U
0V
0X
1Y
0Z
0[
1\
0]
1^
0_
0`
0W
1C
0D
0E
1F
0G
0I
1Q
0P
0O
1N
0M
1L
0K
0J
0H
1+
0,
0&
1$
0%
0"
14
03
02
11
00
1/
0.
0-
0Y
0#
0Q
04
#200000
0!
0*
0)
1(
0>
0B
0A
1@
1b
0a
0j
0e
1[!
1`!
1]!
0^!
0|
1!!
1(!
0i
1{
0~
0'!
1?!
1G!
0<!
1P!
0E!
0F!
1:!
1}
0"!
0)!
1Y!
1W!
0V!
zR
zS
zT
zU
zV
zX
zY
zZ
z[
z\
z]
z^
z_
z`
zW
zC
zD
zE
zF
zG
zI
zQ
zP
zO
zN
zM
zL
zK
zJ
zH
z+
z,
z&
z$
z%
z"
z4
z3
z2
z1
z0
z/
z.
z-
z#
#250000
1!
1*
1>
1B
1j
1e
0[!
0`!
0y
1|
1i
1x
0{
1<!
0H!
0P!
0:!
1I!
1z
0}
1V!
0U!
1R
0S
0T
1U
0V
0X
0Y
0Z
1[
0\
0]
0^
0_
0`
0W
1C
0D
0E
1F
0G
0I
0Q
0P
1O
0N
0M
0L
0K
0J
0H
1+
0,
0&
1$
0%
0"
04
03
12
01
00
0/
0.
0-
0[
1Z
0#
0O
1P
13
02
#300000
0!
0*
1)
0>
0B
1A
1a
0j
0e
1[!
1`!
0]!
0$!
0i
1#!
0>!
1P!
1=!
1%!
0X!
zR
zS
zT
zU
zV
zX
zY
zZ
z[
z\
z]
z^
z_
z`
zW
zC
zD
zE
zF
zG
zI
zQ
zP
zO
zN
zM
zL
zK
zJ
zH
z+
z,
z&
z$
z%
z"
z4
z3
z2
z1
z0
z/
z.
z-
z#
#350000
1!
1*
1>
1B
1j
1e
0[!
0`!
1y
0!!
1$!
0+!
1i
0x
1~
0#!
1*!
0C!
1>!
0G!
1H!
0P!
1D!
0=!
1F!
0I!
0z
1"!
0%!
1,!
0Z!
1X!
0W!
1U!
1R
0S
0T
1U
0V
0X
0Y
1Z
0[
0\
1]
0^
0_
0`
0W
1C
0D
0E
1F
0G
0I
0Q
1P
0O
0N
1M
0L
0K
0J
0H
1+
0,
0&
1$
0%
0"
04
13
02
01
10
0/
0.
0-
1_
0]
1\
0Z
0#
1K
0M
1N
0P
03
11
00
1.
#400000
0!
0*
0)
0(
1'
0>
0B
0A
0@
1?
1c
0b
0a
0j
0e
1[!
1`!
1]!
1^!
0_!
1-!
0v
0y
1!!
1+!
1/!
00!
0i
1u
1x
0~
0*!
1C!
1G!
0H!
07!
1P!
1B!
0A!
0D!
0F!
1I!
18!
0@!
11!
1w
1z
0"!
0,!
1Z!
1W!
0U!
0T!
0\!
zR
zS
zT
zU
zV
zX
zY
zZ
z[
z\
z]
z^
z_
z`
zW
zC
zD
zE
zF
zG
zI
zQ
zP
zO
zN
zM
zL
zK
zJ
zH
z+
z,
z&
z$
z%
z"
z4
z3
z2
z1
z0
z/
z.
z-
z#
#450000
1!
1*
1>
1B
1j
1e
0[!
0`!
1.!
10!
1i
0P!
0B!
0;!
0/!
01!
1\!
1A!
1R
0S
0T
1U
0V
0X
1Y
1Z
0[
0\
0]
0^
0_
1`
0W
1C
0D
0E
1F
0G
0I
1Q
1P
0O
0N
0M
0L
0K
1J
0H
1+
0,
0&
1$
0%
0"
14
13
02
01
00
0/
0.
1-
0`
0#
0J
0-
#500000
0!
0*
1)
0>
0B
1A
1a
0j
0e
1[!
1`!
0]!
0d
0-!
1k
1v
1y
0|
0!!
1&!
0+!
0.!
1/!
00!
1f
0i
0l
0u
0x
1{
1~
1'!
1*!
0C!
0?!
0G!
0<!
1H!
17!
1M!
1P!
02!
1B!
0A!
1;!
1D!
09!
1F!
1:!
0I!
08!
0K!
1@!
14!
0'!
11!
0g
1n
1m
0w
0z
1}
1"!
1,!
0Z!
0W!
0V!
1U!
1T!
0O!
0Q!
1N!
0\!
1?!
zR
zS
zT
zU
zV
zX
zY
zZ
z[
z\
z]
z^
z_
z`
zW
zC
zD
zE
zF
zG
zI
zQ
zP
zO
zN
zM
zL
zK
zJ
zH
z+
z,
z&
z$
z%
z"
z4
z3
z2
z1
z0
z/
z.
z-
z#
#550000
1!
1*
1>
1B
1j
1e
0[!
0`!
0y
1|
0&!
0(!
1+!
1i
1x
0{
0*!
1C!
1<!
0H!
0P!
0D!
1E!
19!
0:!
1I!
1'!
1z
0}
0,!
1Z!
1V!
0U!
0?!
0R
1S
1T
1U
1V
0X
0Y
0Z
1[
1\
0]
0^
1_
1`
0W
1)!
0C
1D
1E
1F
1G
0I
0Q
0P
1O
1N
0M
0L
1K
1J
0Y!
0H
0+
1,
1&
1$
1%
0"
04
03
12
11
00
0/
1.
1-
0_
0[
1Z
0#
0K
0O
1P
13
02
0.
1^
1L
1/
#600000
0!
0*
0)
1(
0>
0B
0A
1@
1b
0a
0j
0e
1[!
1`!
1]!
0^!
0v
1y
0|
1!!
0$!
1&!
1(!
0+!
1.!
10!
0i
1u
0x
1{
0~
1#!
1*!
0C!
0>!
1G!
0<!
1H!
07!
1P!
0B!
0;!
1D!
0E!
09!
1=!
0F!
1:!
0I!
18!
0'!
0)!
0/!
01!
1w
0z
1}
0"!
1%!
1,!
0Z!
0X!
1W!
0V!
1U!
0T!
1\!
1A!
1Y!
1?!
zR
zS
zT
zU
zV
zX
zY
zZ
z[
z\
z]
z^
z_
z`
zW
zC
zD
zE
zF
zG
zI
zQ
zP
zO
zN
zM
zL
zK
zJ
zH
z+
z,
z&
z$
z%
z"
z4
z3
z2
z1
z0
z/
z.
z-
z#
#650000
1!
1*
1>
1B
1j
1e
0[!
0`!
0k
0o
1s
0y
0!!
0&!
0(!
0.!
00!
1i
1l
1p
1x
1~
0G!
0H!
0L!
0M!
0P!
1B!
1;!
1E!
19!
1F!
1I!
06!
1J!
1K!
1t
1'!
1/!
0m
0q
1z
1"!
0W!
0U!
1R!
1O!
0A!
0?!
0S!
0R
1S
1T
1U
1V
0X
1Y
0Z
1[
0\
1]
0^
1_
0`
0W
1)!
11!
0C
1D
1E
1F
1G
0I
1Q
0P
1O
0N
1M
0L
1K
0J
0\!
0Y!
0H
0+
1,
1&
1$
1%
0"
14
03
12
01
10
0/
1.
0-
1\
1Z
0U
0S
0V
1X
0#
1N
1P
0F
0D
0G
1I
13
11
0$
0,
0%
1"
1`
1^
1J
1L
1/
1-
#700000
0!
0*
1)
0>
0B
1A
1a
0j
0e
1[!
1`!
0]!
0h
0i
1P!
13!
zR
zS
zT
zU
zV
zX
zY
zZ
z[
z\
z]
z^
z_
z`
zW
zC
zD
zE
zF
zG
zI
zQ
zP
zO
zN
zM
zL
zK
zJ
zH
z+
z,
z&
z$
z%
z"
z4
z3
z2
z1
z0
z/
z.
z-
z#
#750000
1!
1*
1>
1B
1j
1e
0[!
0`!
0f
0l
0p
0r
0u
0x
0{
0~
0#!
0'!
0*!
1C!
1?!
1>!
1G!
1<!
1H!
17!
15!
1L!
1M!
12!
0/!
1A!
#800000
0!
0*
0)
0(
0'
0>
0B
0A
0@
0?
0c
0b
0a
0j
0e
1[!
1`!
1]!
1^!
1_!
1d
1h
1-!
1o
0s
1v
1y
1|
1!!
1$!
1(!
1+!
10!
1l
1r
05!
0M!
0B!
0D!
0E!
0=!
0F!
0:!
0I!
08!
16!
0J!
0@!
03!
04!
1g
0n
1q
0w
0z
0}
0"!
0%!
0)!
0,!
01!
0t
1S!
1\!
1Z!
1Y!
1X!
1W!
1V!
1U!
1T!
0R!
1Q!
0N!
#850000
1!
1*
1>
1B
1j
1e
0[!
0`!
0v
1i
1u
07!
0P!
18!
1w
0T!
1R
0S
0T
1U
0V
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0W
1C
0D
0E
1F
0G
0I
0Q
0P
0O
0N
0M
0L
0K
0J
0H
1+
0,
0&
1$
0%
0"
04
03
02
01
00
0/
0.
0-
1Y
0#
1Q
14
#900000
0!
0*
1)
0>
0B
1A
1a
0j
0e
1[!
1`!
0]!
0-!
0!!
0(!
0i
1~
1'!
0?!
0G!
1P!
1E!
1F!
1@!
1"!
1)!
0Y!
0W!
zR
zS
zT
zU
zV
zX
zY
zZ
z[
z\
z]
z^
z_
z`
zW
zC
zD
zE
zF
zG
zI
zQ
zP
zO
zN
zM
zL
zK
zJ
zH
z+
z,
z&
z$
z%
z"
z4
z3
z2
z1
z0
z/
z.
z-
z#
#950000
1!
1*
1>
1B
1j
1e
0[!
0`!
1v
1i
0u
17!
0P!
08!
0w
1T!
1R
0S
0T
1U
0V
0X
1Y
0Z
0[
1\
0]
1^
0_
0`
0W
1C
0D
0E
1F
0G
0I
1Q
0P
0O
1N
0M
1L
0K
0J
0H
1+
0,
0&
1$
0%
0"
14
03
02
11
00
1/
0.
0-
0Y
0#
0Q
04
#1000000
