simulate <filename>
.PP
This function simulates the circuit using VERILOG.
