// Seed: 2098841440
module module_0 ();
  always id_1 <= id_1;
  if (id_1 + -1) wire id_2;
  else wire id_3, id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_10;
  tri1 id_11 = 1;
  wire id_12;
  wire id_13;
  wire id_14;
  tri0 id_15 = -1;
  tri0 id_16 = 'h0;
  wire id_17 = id_5;
  assign id_9 = id_8;
  module_0 modCall_1 ();
  assign id_8 = id_8;
endmodule
