-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
-- Date        : Wed Mar 16 11:30:21 2022
-- Host        : AW13R3 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               v:/srcs/sources/bd/zxnexys/ip/zxnexys_zxrtc_0_0/zxnexys_zxrtc_0_0_sim_netlist.vhdl
-- Design      : zxnexys_zxrtc_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_SRL_FIFO is
  port (
    Rc_Data_Exists : out STD_LOGIC;
    Rc_fifo_data : out STD_LOGIC_VECTOR ( 0 to 7 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Addr_Counters[3].FDRE_I_0\ : out STD_LOGIC;
    \Addr_Counters[1].FDRE_I_0\ : out STD_LOGIC;
    Bus2IIC_Reset : in STD_LOGIC;
    D_0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FIFO_RAM[0].SRL16E_I_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Addr_Counters[0].MUXCY_L_I_0\ : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Rc_fifo_rd : in STD_LOGIC;
    Rc_fifo_rd_d : in STD_LOGIC;
    Rc_fifo_wr_d : in STD_LOGIC;
    Rc_fifo_wr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_SRL_FIFO : entity is "SRL_FIFO";
end zxnexys_zxrtc_0_0_SRL_FIFO;

architecture STRUCTURE of zxnexys_zxrtc_0_0_SRL_FIFO is
  signal \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].XORCY_I_i_1__1_n_0\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0\ : STD_LOGIC;
  signal \^rc_data_exists\ : STD_LOGIC;
  signal Rc_addr : STD_LOGIC_VECTOR ( 0 to 3 );
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Addr_Counters[0].FDRE_I\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[1].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[2].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[3].FDRE_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of Data_Exists_DFF : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of Data_Exists_DFF : label is "VCC:CE";
  attribute box_type of Data_Exists_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Data_Exists_DFF_i_2__0\ : label is "soft_lutpair33";
  attribute box_type of \FIFO_RAM[0].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I ";
  attribute box_type of \FIFO_RAM[1].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I ";
  attribute box_type of \FIFO_RAM[2].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I ";
  attribute box_type of \FIFO_RAM[3].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I ";
  attribute box_type of \FIFO_RAM[4].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I ";
  attribute box_type of \FIFO_RAM[5].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I ";
  attribute box_type of \FIFO_RAM[6].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I ";
  attribute box_type of \FIFO_RAM[7].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I ";
  attribute SOFT_HLUTNM of \sr_i[2]_i_1\ : label is "soft_lutpair33";
begin
  Rc_Data_Exists <= \^rc_data_exists\;
\Addr_Counters[0].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_3,
      Q => Rc_addr(0),
      R => Bus2IIC_Reset
    );
\Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => addr_cy_1,
      CO(1) => addr_cy_2,
      CO(0) => addr_cy_3,
      CYINIT => CI,
      DI(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => Rc_addr(2),
      DI(1) => Rc_addr(1),
      DI(0) => Rc_addr(0),
      O(3) => sum_A_0,
      O(2) => sum_A_1,
      O(1) => sum_A_2,
      O(0) => sum_A_3,
      S(3) => \Addr_Counters[3].XORCY_I_i_1__1_n_0\,
      S(2) => S0_out,
      S(1) => S1_out,
      S(0) => S
    );
\Addr_Counters[0].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => Rc_addr(0),
      O => S
    );
\Addr_Counters[0].MUXCY_L_I_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00000000"
    )
        port map (
      I0 => Rc_addr(1),
      I1 => Rc_addr(2),
      I2 => Rc_addr(3),
      I3 => Rc_addr(0),
      I4 => \Addr_Counters[0].MUXCY_L_I_0\,
      I5 => \Addr_Counters[0].MUXCY_L_I_1\,
      O => CI
    );
\Addr_Counters[0].MUXCY_L_I_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => Rc_fifo_wr_d,
      I1 => Rc_fifo_wr,
      I2 => Rc_addr(0),
      I3 => Rc_addr(3),
      I4 => Rc_addr(2),
      I5 => Rc_addr(1),
      O => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\
    );
\Addr_Counters[1].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_2,
      Q => Rc_addr(1),
      R => Bus2IIC_Reset
    );
\Addr_Counters[1].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => Rc_addr(1),
      O => S1_out
    );
\Addr_Counters[2].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_1,
      Q => Rc_addr(2),
      R => Bus2IIC_Reset
    );
\Addr_Counters[2].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => Rc_addr(2),
      O => S0_out
    );
\Addr_Counters[3].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_0,
      Q => Rc_addr(3),
      R => Bus2IIC_Reset
    );
\Addr_Counters[3].XORCY_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => Rc_addr(3),
      O => \Addr_Counters[3].XORCY_I_i_1__1_n_0\
    );
Data_Exists_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D_0,
      Q => \^rc_data_exists\,
      R => Bus2IIC_Reset
    );
\Data_Exists_DFF_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Rc_addr(1),
      I1 => Rc_addr(2),
      I2 => Rc_addr(3),
      I3 => Rc_addr(0),
      O => \Addr_Counters[1].FDRE_I_0\
    );
\FIFO_RAM[0].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(7),
      Q => Rc_fifo_data(0)
    );
\FIFO_RAM[1].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(6),
      Q => Rc_fifo_data(1)
    );
\FIFO_RAM[2].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(5),
      Q => Rc_fifo_data(2)
    );
\FIFO_RAM[3].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(4),
      Q => Rc_fifo_data(3)
    );
\FIFO_RAM[4].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(3),
      Q => Rc_fifo_data(4)
    );
\FIFO_RAM[5].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(2),
      Q => Rc_fifo_data(5)
    );
\FIFO_RAM[6].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(1),
      Q => Rc_fifo_data(6)
    );
\FIFO_RAM[7].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Rc_addr(0),
      A1 => Rc_addr(1),
      A2 => Rc_addr(2),
      A3 => Rc_addr(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(0),
      Q => Rc_fifo_data(7)
    );
\RD_FIFO_CNTRL.ro_prev_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF6FF6FFFF"
    )
        port map (
      I0 => Rc_addr(3),
      I1 => Q(3),
      I2 => Rc_addr(0),
      I3 => Q(0),
      I4 => \^rc_data_exists\,
      I5 => \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0\,
      O => \Addr_Counters[3].FDRE_I_0\
    );
\RD_FIFO_CNTRL.ro_prev_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => Rc_addr(1),
      I1 => Q(1),
      I2 => Rc_addr(2),
      I3 => Q(2),
      O => \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0\
    );
\sr_i[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rc_data_exists\,
      O => D(1)
    );
\sr_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Rc_addr(1),
      I1 => Rc_addr(2),
      I2 => Rc_addr(3),
      I3 => Rc_addr(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_SRL_FIFO_6 is
  port (
    Tx_data_exists_sgl : out STD_LOGIC;
    Tx_fifo_data_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Addr_Counters[1].FDRE_I_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_RAM[0].SRL16E_I_0\ : out STD_LOGIC;
    rdCntrFrmTxFifo0 : out STD_LOGIC;
    Data_Exists_DFF_0 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \FIFO_RAM[7].SRL16E_I_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_fifo_rst : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Addr_Counters[0].MUXCY_L_I_0\ : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_1\ : in STD_LOGIC;
    dynamic_MSMS : in STD_LOGIC_VECTOR ( 0 to 1 );
    callingReadAccess : in STD_LOGIC;
    earlyAckHdr : in STD_LOGIC;
    rdCntrFrmTxFifo : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    Tx_fifo_rd : in STD_LOGIC;
    Tx_fifo_wr_d : in STD_LOGIC;
    Tx_fifo_wr : in STD_LOGIC;
    shift_reg_ld : in STD_LOGIC;
    \data_int_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_SRL_FIFO_6 : entity is "SRL_FIFO";
end zxnexys_zxrtc_0_0_SRL_FIFO_6;

architecture STRUCTURE of zxnexys_zxrtc_0_0_SRL_FIFO_6 is
  signal \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].XORCY_I_i_1__0_n_0\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal D : STD_LOGIC;
  signal \^data_exists_dff_0\ : STD_LOGIC;
  signal \FIFO_GEN_DTR.dtre_i_i_2_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal Tx_addr_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^tx_data_exists_sgl\ : STD_LOGIC;
  signal \^tx_fifo_data_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Addr_Counters[0].FDRE_I\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[1].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[2].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[3].FDRE_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of Data_Exists_DFF : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of Data_Exists_DFF : label is "VCC:CE";
  attribute box_type of Data_Exists_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_GEN_DTR.dtre_i_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \FIFO_GEN_DTR.dtre_i_i_2\ : label is "soft_lutpair39";
  attribute box_type of \FIFO_RAM[0].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I ";
  attribute box_type of \FIFO_RAM[1].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I ";
  attribute box_type of \FIFO_RAM[2].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I ";
  attribute box_type of \FIFO_RAM[3].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I ";
  attribute box_type of \FIFO_RAM[4].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I ";
  attribute box_type of \FIFO_RAM[5].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I ";
  attribute box_type of \FIFO_RAM[6].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I ";
  attribute box_type of \FIFO_RAM[7].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I ";
  attribute SOFT_HLUTNM of \cr_i[5]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \sr_i[3]_i_1\ : label is "soft_lutpair39";
begin
  Data_Exists_DFF_0 <= \^data_exists_dff_0\;
  Tx_data_exists_sgl <= \^tx_data_exists_sgl\;
  Tx_fifo_data_0(7 downto 0) <= \^tx_fifo_data_0\(7 downto 0);
\Addr_Counters[0].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_3,
      Q => Tx_addr_0(3),
      R => Tx_fifo_rst
    );
\Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => addr_cy_1,
      CO(1) => addr_cy_2,
      CO(0) => addr_cy_3,
      CYINIT => CI,
      DI(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => Tx_addr_0(1),
      DI(1) => Tx_addr_0(2),
      DI(0) => Tx_addr_0(3),
      O(3) => sum_A_0,
      O(2) => sum_A_1,
      O(1) => sum_A_2,
      O(0) => sum_A_3,
      S(3) => \Addr_Counters[3].XORCY_I_i_1__0_n_0\,
      S(2) => S0_out,
      S(1) => S1_out,
      S(0) => S
    );
\Addr_Counters[0].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(3),
      O => S
    );
\Addr_Counters[0].MUXCY_L_I_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_0\,
      I1 => \Addr_Counters[0].MUXCY_L_I_1\,
      I2 => Tx_addr_0(2),
      I3 => Tx_addr_0(0),
      I4 => Tx_addr_0(3),
      I5 => Tx_addr_0(1),
      O => CI
    );
\Addr_Counters[0].MUXCY_L_I_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFEFFFE"
    )
        port map (
      I0 => Tx_addr_0(1),
      I1 => Tx_addr_0(3),
      I2 => Tx_addr_0(0),
      I3 => Tx_addr_0(2),
      I4 => Tx_fifo_wr_d,
      I5 => Tx_fifo_wr,
      O => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\
    );
\Addr_Counters[1].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_2,
      Q => Tx_addr_0(2),
      R => Tx_fifo_rst
    );
\Addr_Counters[1].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(2),
      O => S1_out
    );
\Addr_Counters[2].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_1,
      Q => Tx_addr_0(1),
      R => Tx_fifo_rst
    );
\Addr_Counters[2].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(1),
      O => S0_out
    );
\Addr_Counters[3].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_0,
      Q => Tx_addr_0(0),
      R => Tx_fifo_rst
    );
\Addr_Counters[3].XORCY_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(0),
      O => \Addr_Counters[3].XORCY_I_i_1__0_n_0\
    );
Data_Exists_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D,
      Q => \^tx_data_exists_sgl\,
      R => Tx_fifo_rst
    );
\Data_Exists_DFF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF20202"
    )
        port map (
      I0 => Tx_fifo_wr,
      I1 => Tx_fifo_wr_d,
      I2 => \FIFO_GEN_DTR.dtre_i_i_2_n_0\,
      I3 => \Addr_Counters[0].MUXCY_L_I_1\,
      I4 => \^tx_data_exists_sgl\,
      O => D
    );
\FIFO_GEN_DTR.IIC2Bus_IntrEvent[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Tx_addr_0(0),
      O => p_0_in
    );
\FIFO_GEN_DTR.dtre_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555555D5"
    )
        port map (
      I0 => \^tx_data_exists_sgl\,
      I1 => \^tx_fifo_data_0\(0),
      I2 => dynamic_MSMS(1),
      I3 => dynamic_MSMS(0),
      I4 => \FIFO_GEN_DTR.dtre_i_i_2_n_0\,
      O => \^data_exists_dff_0\
    );
\FIFO_GEN_DTR.dtre_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Tx_addr_0(2),
      I1 => Tx_addr_0(0),
      I2 => Tx_addr_0(3),
      I3 => Tx_addr_0(1),
      O => \FIFO_GEN_DTR.dtre_i_i_2_n_0\
    );
\FIFO_RAM[0].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(7),
      Q => \^tx_fifo_data_0\(7)
    );
\FIFO_RAM[1].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(6),
      Q => \^tx_fifo_data_0\(6)
    );
\FIFO_RAM[2].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(5),
      Q => \^tx_fifo_data_0\(5)
    );
\FIFO_RAM[3].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(4),
      Q => \^tx_fifo_data_0\(4)
    );
\FIFO_RAM[4].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(3),
      Q => \^tx_fifo_data_0\(3)
    );
\FIFO_RAM[5].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(2),
      Q => \^tx_fifo_data_0\(2)
    );
\FIFO_RAM[6].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(1),
      Q => \^tx_fifo_data_0\(1)
    );
\FIFO_RAM[7].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(0),
      Q => \^tx_fifo_data_0\(0)
    );
\cr_i[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10FFFFFF"
    )
        port map (
      I0 => \FIFO_GEN_DTR.dtre_i_i_2_n_0\,
      I1 => dynamic_MSMS(0),
      I2 => \^tx_fifo_data_0\(0),
      I3 => \^tx_data_exists_sgl\,
      I4 => dynamic_MSMS(1),
      O => \FIFO_RAM[0].SRL16E_I_0\
    );
\data_int[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^tx_fifo_data_0\(0),
      I1 => shift_reg_ld,
      I2 => \data_int_reg[0]\,
      O => \FIFO_RAM[7].SRL16E_I_0\(0)
    );
rdCntrFrmTxFifo_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^data_exists_dff_0\,
      I1 => callingReadAccess,
      I2 => earlyAckHdr,
      O => rdCntrFrmTxFifo0
    );
\sr_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Tx_addr_0(2),
      I1 => Tx_addr_0(0),
      I2 => Tx_addr_0(3),
      I3 => Tx_addr_0(1),
      O => \Addr_Counters[1].FDRE_I_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\ is
  port (
    Data_Exists_DFF_0 : out STD_LOGIC;
    dynamic_MSMS : out STD_LOGIC_VECTOR ( 0 to 1 );
    \FIFO_RAM[1].SRL16E_I_0\ : out STD_LOGIC;
    \Addr_Counters[1].FDRE_I_0\ : out STD_LOGIC;
    Tx_fifo_rst : in STD_LOGIC;
    D : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ctrlFifoDin : in STD_LOGIC_VECTOR ( 0 to 1 );
    rdCntrFrmTxFifo : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    Tx_fifo_rd : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_0\ : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_1\ : in STD_LOGIC;
    \cr_i_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\ : entity is "SRL_FIFO";
end \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\;

architecture STRUCTURE of \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\ is
  signal \Addr_Counters[0].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[0].MUXCY_L_I_i_3_n_0\ : STD_LOGIC;
  signal \Addr_Counters[1].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[2].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].XORCY_I_i_1_n_0\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal \^data_exists_dff_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal \^dynamic_msms\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Addr_Counters[0].FDRE_I\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Addr_Counters[0].MUXCY_L_I_i_3\ : label is "soft_lutpair37";
  attribute box_type of \Addr_Counters[1].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[2].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[3].FDRE_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of Data_Exists_DFF : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of Data_Exists_DFF : label is "VCC:CE";
  attribute box_type of Data_Exists_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of Data_Exists_DFF_i_3 : label is "soft_lutpair37";
  attribute box_type of \FIFO_RAM[0].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I ";
  attribute box_type of \FIFO_RAM[1].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I ";
begin
  Data_Exists_DFF_0 <= \^data_exists_dff_0\;
  dynamic_MSMS(0 to 1) <= \^dynamic_msms\(0 to 1);
\Addr_Counters[0].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_3,
      Q => \Addr_Counters[0].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => addr_cy_1,
      CO(1) => addr_cy_2,
      CO(0) => addr_cy_3,
      CYINIT => CI,
      DI(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \Addr_Counters[2].FDRE_I_n_0\,
      DI(1) => \Addr_Counters[1].FDRE_I_n_0\,
      DI(0) => \Addr_Counters[0].FDRE_I_n_0\,
      O(3) => sum_A_0,
      O(2) => sum_A_1,
      O(1) => sum_A_2,
      O(0) => sum_A_3,
      S(3) => \Addr_Counters[3].XORCY_I_i_1_n_0\,
      S(2) => S0_out,
      S(1) => S1_out,
      S(0) => S
    );
\Addr_Counters[0].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[0].FDRE_I_n_0\,
      O => S
    );
\Addr_Counters[0].MUXCY_L_I_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_0\,
      I1 => \Addr_Counters[2].FDRE_I_n_0\,
      I2 => \Addr_Counters[3].FDRE_I_n_0\,
      I3 => \Addr_Counters[1].FDRE_I_n_0\,
      I4 => \Addr_Counters[0].FDRE_I_n_0\,
      I5 => \Addr_Counters[0].MUXCY_L_I_1\,
      O => CI
    );
\Addr_Counters[0].MUXCY_L_I_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_0\,
      I1 => \Addr_Counters[2].FDRE_I_n_0\,
      I2 => \Addr_Counters[0].FDRE_I_n_0\,
      I3 => \Addr_Counters[3].FDRE_I_n_0\,
      I4 => \Addr_Counters[1].FDRE_I_n_0\,
      O => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\
    );
\Addr_Counters[1].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_2,
      Q => \Addr_Counters[1].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[1].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[1].FDRE_I_n_0\,
      O => S1_out
    );
\Addr_Counters[2].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_1,
      Q => \Addr_Counters[2].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[2].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[2].FDRE_I_n_0\,
      O => S0_out
    );
\Addr_Counters[3].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_0,
      Q => \Addr_Counters[3].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[3].XORCY_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[3].FDRE_I_n_0\,
      O => \Addr_Counters[3].XORCY_I_i_1_n_0\
    );
Data_Exists_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D,
      Q => \^data_exists_dff_0\,
      R => Tx_fifo_rst
    );
Data_Exists_DFF_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Addr_Counters[1].FDRE_I_n_0\,
      I1 => \Addr_Counters[3].FDRE_I_n_0\,
      I2 => \Addr_Counters[0].FDRE_I_n_0\,
      I3 => \Addr_Counters[2].FDRE_I_n_0\,
      O => \Addr_Counters[1].FDRE_I_0\
    );
\FIFO_RAM[0].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Addr_Counters[0].FDRE_I_n_0\,
      A1 => \Addr_Counters[1].FDRE_I_n_0\,
      A2 => \Addr_Counters[2].FDRE_I_n_0\,
      A3 => \Addr_Counters[3].FDRE_I_n_0\,
      CE => CI,
      CLK => s_axi_aclk,
      D => ctrlFifoDin(0),
      Q => \^dynamic_msms\(0)
    );
\FIFO_RAM[1].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Addr_Counters[0].FDRE_I_n_0\,
      A1 => \Addr_Counters[1].FDRE_I_n_0\,
      A2 => \Addr_Counters[2].FDRE_I_n_0\,
      A3 => \Addr_Counters[3].FDRE_I_n_0\,
      CE => CI,
      CLK => s_axi_aclk,
      D => ctrlFifoDin(1),
      Q => \^dynamic_msms\(1)
    );
\cr_i[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \^dynamic_msms\(1),
      I1 => \cr_i_reg[2]\,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      O => \FIFO_RAM[1].SRL16E_I_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_address_decoder is
  port (
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ : out STD_LOGIC;
    Bus_RNW_reg_reg_0 : out STD_LOGIC;
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    reset_trig0 : out STD_LOGIC;
    sw_rst_cond : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[0]\ : out STD_LOGIC;
    AXI_IP2Bus_WrAck20 : out STD_LOGIC;
    AXI_IP2Bus_RdAck20 : out STD_LOGIC;
    Q : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1\ : in STD_LOGIC;
    AXI_IP2Bus_RdAck1 : in STD_LOGIC;
    AXI_IP2Bus_RdAck2 : in STD_LOGIC;
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2\ : in STD_LOGIC;
    AXI_IP2Bus_WrAck1 : in STD_LOGIC;
    AXI_IP2Bus_WrAck2 : in STD_LOGIC;
    s_axi_arready_INST_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \cr_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]_1\ : in STD_LOGIC;
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    sw_rst_cond_d1 : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]\ : in STD_LOGIC;
    p_1_in13_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_1_in10_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_0\ : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[4]\ : in STD_LOGIC;
    p_1_in7_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[5]\ : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[6]\ : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_0\ : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC;
    AXI_IP2Bus_WrAck2_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_address_decoder : entity is "address_decoder";
end zxnexys_zxrtc_0_0_address_decoder;

architecture STRUCTURE of zxnexys_zxrtc_0_0_address_decoder is
  signal AXI_Bus2IP_CS : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^bus2iic_wrce\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal Bus_RNW_reg_i_1_n_0 : STD_LOGIC;
  signal \^bus_rnw_reg_reg_0\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\ : STD_LOGIC;
  signal \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS\ : STD_LOGIC;
  signal ce_expnd_i_0 : STD_LOGIC;
  signal ce_expnd_i_1 : STD_LOGIC;
  signal ce_expnd_i_14 : STD_LOGIC;
  signal ce_expnd_i_15 : STD_LOGIC;
  signal ce_expnd_i_16 : STD_LOGIC;
  signal ce_expnd_i_17 : STD_LOGIC;
  signal ce_expnd_i_24 : STD_LOGIC;
  signal ce_expnd_i_26 : STD_LOGIC;
  signal ce_expnd_i_6 : STD_LOGIC;
  signal ce_expnd_i_7 : STD_LOGIC;
  signal ce_expnd_i_8 : STD_LOGIC;
  signal ce_expnd_i_9 : STD_LOGIC;
  signal cs_ce_clr : STD_LOGIC;
  signal \^is_read_reg\ : STD_LOGIC;
  signal \^is_write_reg\ : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC;
  signal p_24_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal pselect_hit_i_2 : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_8_n_0\ : STD_LOGIC;
  signal s_axi_wready_INST_0_i_1_n_0 : STD_LOGIC;
  signal \^sw_rst_cond\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AXI_IP2Bus_RdAck2_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of AXI_IP2Bus_WrAck2_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of Bus_RNW_reg_i_1 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \FIFO_GEN_DTR.Tx_fifo_wr_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[25].ce_out_i[25]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[26].ce_out_i[26]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[27].ce_out_i[27]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[28].ce_out_i[28]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[33].ce_out_i[33]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \GPO_GEN.gpo_i[31]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \MEM_DECODE_GEN[0].cs_out_i[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \RD_FIFO_CNTRL.rc_fifo_pirq_i[4]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \cr_i[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ip_irpt_enable_reg[7]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of irpt_wrack_d1_i_1 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[1]_i_5\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[7]_i_4\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[7]_i_5\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \timing_param_thddat_i[8]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \timing_param_tlow_i[8]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \timing_param_tsusta_i[8]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \timing_param_tsusto_i[8]_i_1\ : label is "soft_lutpair52";
begin
  Bus2IIC_WrCE(6 downto 0) <= \^bus2iic_wrce\(6 downto 0);
  Bus_RNW_reg_reg_0 <= \^bus_rnw_reg_reg_0\;
  \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ <= \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\;
  is_read_reg <= \^is_read_reg\;
  is_write_reg <= \^is_write_reg\;
  sw_rst_cond <= \^sw_rst_cond\;
AXI_IP2Bus_RdAck2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => p_18_in,
      I1 => AXI_Bus2IP_CS(2),
      I2 => AXI_Bus2IP_CS(0),
      I3 => AXI_IP2Bus_WrAck2_reg,
      O => AXI_IP2Bus_RdAck20
    );
AXI_IP2Bus_WrAck2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => p_18_in,
      I1 => AXI_Bus2IP_CS(2),
      I2 => AXI_Bus2IP_CS(0),
      I3 => AXI_IP2Bus_WrAck2_reg,
      O => AXI_IP2Bus_WrAck20
    );
Bus_RNW_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_IP2Bus_WrAck2_reg,
      I1 => Q,
      I2 => \^bus_rnw_reg_reg_0\,
      O => Bus_RNW_reg_i_1_n_0
    );
Bus_RNW_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus_RNW_reg_i_1_n_0,
      Q => \^bus_rnw_reg_reg_0\,
      R => '0'
    );
\FIFO_GEN_DTR.Tx_fifo_wr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_15_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(5)
    );
\GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      O => ce_expnd_i_24
    );
\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_24,
      Q => p_24_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS\
    );
\GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS\,
      Q => p_18_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_17
    );
\GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_17,
      Q => p_17_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_16
    );
\GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_16,
      Q => p_16_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      O => ce_expnd_i_15
    );
\GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_15,
      Q => p_15_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      O => ce_expnd_i_14
    );
\GEN_BKEND_CE_REGISTERS[20].ce_out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_14,
      Q => p_14_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[25].ce_out_i[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_9
    );
\GEN_BKEND_CE_REGISTERS[25].ce_out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_9,
      Q => p_9_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[26].ce_out_i[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      O => ce_expnd_i_8
    );
\GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_8,
      Q => p_8_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[27].ce_out_i[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_7
    );
\GEN_BKEND_CE_REGISTERS[27].ce_out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_7,
      Q => p_7_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[28].ce_out_i[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_6
    );
\GEN_BKEND_CE_REGISTERS[28].ce_out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_6,
      Q => p_6_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[33].ce_out_i[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      O => ce_expnd_i_1
    );
\GEN_BKEND_CE_REGISTERS[33].ce_out_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_1,
      Q => p_1_in_0,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^is_write_reg\,
      I1 => s_axi_aresetn,
      I2 => \^is_read_reg\,
      O => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_0
    );
\GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_0,
      Q => \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_26
    );
\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_26,
      Q => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      R => cs_ce_clr
    );
\GPO_GEN.gpo_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => p_8_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \GPO_GEN.gpo_i_reg[31]\,
      O => \WDATA_reg[0]\
    );
\MEM_DECODE_GEN[0].cs_out_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => pselect_hit_i_2
    );
\MEM_DECODE_GEN[0].cs_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => pselect_hit_i_2,
      Q => AXI_Bus2IP_CS(2),
      R => cs_ce_clr
    );
\MEM_DECODE_GEN[2].cs_out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      Q => AXI_Bus2IP_CS(0),
      R => cs_ce_clr
    );
\RD_FIFO_CNTRL.Rc_fifo_rd_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => p_14_in,
      O => Bus2IIC_RdCE(0)
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_9_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(4)
    );
\cr_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_17_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(6)
    );
\cr_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B888BBB8B88"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \^bus2iic_wrce\(6),
      I2 => \cr_i_reg[2]\(0),
      I3 => \cr_i_reg[2]_0\(1),
      I4 => firstDynStartSeen,
      I5 => \cr_i_reg[2]_1\,
      O => \WDATA_reg[5]\(1)
    );
\cr_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FBFBFB08"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => p_17_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \cr_i_reg[2]_0\(0),
      I4 => cr_txModeSelect_set,
      I5 => cr_txModeSelect_clr,
      O => \WDATA_reg[5]\(0)
    );
\ip_irpt_enable_reg[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_24_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => E(0)
    );
irpt_wrack_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I1 => \^bus_rnw_reg_reg_0\,
      I2 => p_24_in,
      O => irpt_wrack
    );
reset_trig_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sw_rst_cond\,
      I1 => sw_rst_cond_d1,
      O => reset_trig0
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => s_axi_wready_INST_0_i_1_n_0,
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1\,
      I2 => AXI_IP2Bus_RdAck1,
      I3 => AXI_IP2Bus_RdAck2,
      O => \^is_read_reg\
    );
\s_axi_rdata_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF888F888F888F8"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[0]\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => \s_axi_rdata_i_reg[0]_0\,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(0),
      O => D(0)
    );
\s_axi_rdata_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD5D0000"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[1]\,
      I1 => \s_axi_rdata_i_reg[1]_0\,
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \s_axi_rdata_i_reg[1]_1\,
      I4 => \s_axi_rdata_i[7]_i_3_n_0\,
      I5 => \s_axi_rdata_i[1]_i_5_n_0\,
      O => D(1)
    );
\s_axi_rdata_i[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]\(1),
      I1 => p_24_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => p_1_in16_in,
      O => \s_axi_rdata_i[1]_i_5_n_0\
    );
\s_axi_rdata_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[2]\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => p_1_in13_in,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(2),
      O => D(2)
    );
\s_axi_rdata_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEAAAEAAAEAAA"
    )
        port map (
      I0 => \s_axi_rdata_i[3]_i_2_n_0\,
      I1 => p_1_in10_in,
      I2 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I3 => \^bus_rnw_reg_reg_0\,
      I4 => p_24_in,
      I5 => \s_axi_rdata_i_reg[7]\(3),
      O => D(3)
    );
\s_axi_rdata_i[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0200AAAA8A88"
    )
        port map (
      I0 => \s_axi_rdata_i[7]_i_3_n_0\,
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I3 => \s_axi_rdata_i_reg[3]\,
      I4 => \s_axi_rdata_i_reg[3]_0\,
      I5 => \s_axi_rdata_i_reg[3]_1\,
      O => \s_axi_rdata_i[3]_i_2_n_0\
    );
\s_axi_rdata_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[4]\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => p_1_in7_in,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(4),
      O => D(4)
    );
\s_axi_rdata_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[5]\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => p_1_in4_in,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(5),
      O => D(5)
    );
\s_axi_rdata_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[6]\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => p_1_in1_in,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(6),
      O => D(6)
    );
\s_axi_rdata_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_0\,
      I1 => \s_axi_rdata_i[7]_i_3_n_0\,
      I2 => p_1_in,
      I3 => \s_axi_rdata_i[7]_i_4_n_0\,
      I4 => \s_axi_rdata_i[7]_i_5_n_0\,
      I5 => \s_axi_rdata_i_reg[7]\(7),
      O => D(7)
    );
\s_axi_rdata_i[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => \s_axi_rdata_i[7]_i_8_n_0\,
      I2 => p_17_in,
      I3 => p_1_in_0,
      I4 => p_9_in,
      I5 => \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\,
      O => \s_axi_rdata_i[7]_i_3_n_0\
    );
\s_axi_rdata_i[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      O => \s_axi_rdata_i[7]_i_4_n_0\
    );
\s_axi_rdata_i[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => p_24_in,
      O => \s_axi_rdata_i[7]_i_5_n_0\
    );
\s_axi_rdata_i[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_15_in,
      I1 => p_7_in,
      I2 => p_6_in,
      I3 => p_8_in,
      I4 => p_14_in,
      I5 => p_16_in,
      O => \s_axi_rdata_i[7]_i_8_n_0\
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => s_axi_wready_INST_0_i_1_n_0,
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2\,
      I2 => AXI_IP2Bus_WrAck1,
      I3 => AXI_IP2Bus_WrAck2,
      O => \^is_write_reg\
    );
s_axi_wready_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_axi_arready_INST_0_0(1),
      I1 => s_axi_arready_INST_0_0(0),
      I2 => s_axi_arready_INST_0_0(3),
      I3 => s_axi_arready_INST_0_0(2),
      O => s_axi_wready_INST_0_i_1_n_0
    );
sw_rst_cond_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \^bus_rnw_reg_reg_0\,
      I2 => p_18_in,
      I3 => s_axi_wdata(1),
      I4 => s_axi_wdata(2),
      I5 => s_axi_wdata(3),
      O => \^sw_rst_cond\
    );
\timing_param_thddat_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(0)
    );
\timing_param_tlow_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in_0,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(1)
    );
\timing_param_tsusta_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_7_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(3)
    );
\timing_param_tsusto_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_6_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_cdc_sync is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ : out STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_cdc_sync : entity is "cdc_sync";
end zxnexys_zxrtc_0_0_cdc_sync;

architecture STRUCTURE of zxnexys_zxrtc_0_0_cdc_sync is
  signal \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\ : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ <= \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_i,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\,
      R => '0'
    );
detect_stop_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_1\,
      I1 => sda_rin_d1,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_cdc_sync_10 is
  port (
    scl_rising_edge0 : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    scl_rin_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    scl_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_cdc_sync_10 : entity is "cdc_sync";
end zxnexys_zxrtc_0_0_cdc_sync_10;

architecture STRUCTURE of zxnexys_zxrtc_0_0_cdc_sync_10 is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[7]_i_1\ : label is "soft_lutpair4";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of scl_rising_edge_i_1 : label is "soft_lutpair4";
begin
  scndry_out <= \^scndry_out\;
\FSM_onehot_scl_state[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => Q(0),
      O => D(0)
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_i,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
scl_rising_edge_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => scl_rin_d1,
      O => scl_rising_edge0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_dynamic_master is
  port (
    callingReadAccess : out STD_LOGIC;
    rdCntrFrmTxFifo : out STD_LOGIC;
    rxCntDone : out STD_LOGIC;
    firstDynStartSeen : out STD_LOGIC;
    cr_txModeSelect_set : out STD_LOGIC;
    cr_txModeSelect_clr : out STD_LOGIC;
    rdCntrFrmTxFifo_reg_0 : out STD_LOGIC;
    callingReadAccess_reg_0 : out STD_LOGIC;
    Tx_fifo_rst : in STD_LOGIC;
    ackDataState : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rdCntrFrmTxFifo0 : in STD_LOGIC;
    earlyAckDataState : in STD_LOGIC;
    firstDynStartSeen_reg_0 : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    Tx_fifo_rd : in STD_LOGIC;
    earlyAckHdr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_dynamic_master : entity is "dynamic_master";
end zxnexys_zxrtc_0_0_dynamic_master;

architecture STRUCTURE of zxnexys_zxrtc_0_0_dynamic_master is
  signal Cr_txModeSelect_clr_i_1_n_0 : STD_LOGIC;
  signal Cr_txModeSelect_set_i_1_n_0 : STD_LOGIC;
  signal ackDataState_d1 : STD_LOGIC;
  signal \^callingreadaccess\ : STD_LOGIC;
  signal \^callingreadaccess_reg_0\ : STD_LOGIC;
  signal earlyAckDataState_d1 : STD_LOGIC;
  signal \^firstdynstartseen\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rdByteCntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdByteCntr[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdByteCntr[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdByteCntr[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdByteCntr[3]_i_2_n_0\ : STD_LOGIC;
  signal rdByteCntr_reg : STD_LOGIC_VECTOR ( 0 to 7 );
  signal \^rdcntrfrmtxfifo\ : STD_LOGIC;
  signal rxCntDone0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Cr_txModeSelect_clr_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of Cr_txModeSelect_set_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \rdByteCntr[0]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rdByteCntr[2]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdByteCntr[3]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdByteCntr[6]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rdByteCntr[7]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of rxCntDone_i_2 : label is "soft_lutpair1";
begin
  callingReadAccess <= \^callingreadaccess\;
  callingReadAccess_reg_0 <= \^callingreadaccess_reg_0\;
  firstDynStartSeen <= \^firstdynstartseen\;
  rdCntrFrmTxFifo <= \^rdcntrfrmtxfifo\;
Cr_txModeSelect_clr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^callingreadaccess\,
      I1 => \^firstdynstartseen\,
      I2 => earlyAckHdr,
      I3 => Tx_fifo_rst,
      O => Cr_txModeSelect_clr_i_1_n_0
    );
Cr_txModeSelect_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Cr_txModeSelect_clr_i_1_n_0,
      Q => cr_txModeSelect_clr,
      R => '0'
    );
Cr_txModeSelect_set_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^callingreadaccess\,
      I1 => \^firstdynstartseen\,
      I2 => earlyAckHdr,
      I3 => Tx_fifo_rst,
      O => Cr_txModeSelect_set_i_1_n_0
    );
Cr_txModeSelect_set_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Cr_txModeSelect_set_i_1_n_0,
      Q => cr_txModeSelect_set,
      R => '0'
    );
\Data_Exists_DFF_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^rdcntrfrmtxfifo\,
      I1 => Tx_fifo_rd_d,
      I2 => Tx_fifo_rd,
      O => rdCntrFrmTxFifo_reg_0
    );
ackDataState_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ackDataState,
      Q => ackDataState_d1,
      R => Tx_fifo_rst
    );
callingReadAccess_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_3_in,
      D => Tx_fifo_data_0(0),
      Q => \^callingreadaccess\,
      R => Tx_fifo_rst
    );
earlyAckDataState_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => earlyAckDataState,
      Q => earlyAckDataState_d1,
      R => Tx_fifo_rst
    );
firstDynStartSeen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => firstDynStartSeen_reg_0,
      Q => \^firstdynstartseen\,
      R => '0'
    );
\rdByteCntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \^rdcntrfrmtxfifo\,
      I1 => earlyAckDataState_d1,
      I2 => earlyAckDataState,
      I3 => \rdByteCntr[0]_i_3_n_0\,
      O => \rdByteCntr[0]_i_1_n_0\
    );
\rdByteCntr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => Tx_fifo_data_0(7),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(0),
      I3 => rdByteCntr_reg(1),
      I4 => \rdByteCntr[0]_i_4_n_0\,
      O => \p_0_in__1\(7)
    );
\rdByteCntr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \rdByteCntr[2]_i_2_n_0\,
      I1 => rdByteCntr_reg(1),
      I2 => rdByteCntr_reg(0),
      I3 => rdByteCntr_reg(2),
      O => \rdByteCntr[0]_i_3_n_0\
    );
\rdByteCntr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => rdByteCntr_reg(2),
      I1 => rdByteCntr_reg(4),
      I2 => rdByteCntr_reg(7),
      I3 => rdByteCntr_reg(6),
      I4 => rdByteCntr_reg(5),
      I5 => rdByteCntr_reg(3),
      O => \rdByteCntr[0]_i_4_n_0\
    );
\rdByteCntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => Tx_fifo_data_0(6),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(1),
      I3 => \rdByteCntr[0]_i_4_n_0\,
      O => \p_0_in__1\(6)
    );
\rdByteCntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Tx_fifo_data_0(5),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => \rdByteCntr[2]_i_2_n_0\,
      I3 => rdByteCntr_reg(2),
      O => \p_0_in__1\(5)
    );
\rdByteCntr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rdByteCntr_reg(3),
      I1 => rdByteCntr_reg(5),
      I2 => rdByteCntr_reg(6),
      I3 => rdByteCntr_reg(7),
      I4 => rdByteCntr_reg(4),
      O => \rdByteCntr[2]_i_2_n_0\
    );
\rdByteCntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Tx_fifo_data_0(4),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(3),
      I3 => \rdByteCntr[3]_i_2_n_0\,
      O => \p_0_in__1\(4)
    );
\rdByteCntr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rdByteCntr_reg(4),
      I1 => rdByteCntr_reg(7),
      I2 => rdByteCntr_reg(6),
      I3 => rdByteCntr_reg(5),
      O => \rdByteCntr[3]_i_2_n_0\
    );
\rdByteCntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
        port map (
      I0 => Tx_fifo_data_0(3),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(5),
      I3 => rdByteCntr_reg(6),
      I4 => rdByteCntr_reg(7),
      I5 => rdByteCntr_reg(4),
      O => \p_0_in__1\(3)
    );
\rdByteCntr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => Tx_fifo_data_0(2),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(7),
      I3 => rdByteCntr_reg(6),
      I4 => rdByteCntr_reg(5),
      O => \p_0_in__1\(2)
    );
\rdByteCntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Tx_fifo_data_0(1),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(7),
      I3 => rdByteCntr_reg(6),
      O => \p_0_in__1\(1)
    );
\rdByteCntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Tx_fifo_data_0(0),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(7),
      O => \p_0_in__1\(0)
    );
\rdByteCntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(7),
      Q => rdByteCntr_reg(0),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(6),
      Q => rdByteCntr_reg(1),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(5),
      Q => rdByteCntr_reg(2),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(4),
      Q => rdByteCntr_reg(3),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(3),
      Q => rdByteCntr_reg(4),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(2),
      Q => rdByteCntr_reg(5),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(1),
      Q => rdByteCntr_reg(6),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(0),
      Q => rdByteCntr_reg(7),
      R => Tx_fifo_rst
    );
rdCntrFrmTxFifo_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rdCntrFrmTxFifo0,
      Q => \^rdcntrfrmtxfifo\,
      R => Tx_fifo_rst
    );
rxCntDone_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^callingreadaccess_reg_0\,
      I1 => ackDataState,
      I2 => ackDataState_d1,
      O => rxCntDone0
    );
rxCntDone_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^callingreadaccess\,
      I1 => rdByteCntr_reg(2),
      I2 => rdByteCntr_reg(0),
      I3 => rdByteCntr_reg(1),
      I4 => \rdByteCntr[2]_i_2_n_0\,
      O => \^callingreadaccess_reg_0\
    );
rxCntDone_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rxCntDone0,
      Q => rxCntDone,
      R => Tx_fifo_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_interrupt_control is
  port (
    \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ : out STD_LOGIC;
    p_1_in16_in : out STD_LOGIC;
    p_1_in13_in : out STD_LOGIC;
    p_1_in10_in : out STD_LOGIC;
    p_1_in7_in : out STD_LOGIC;
    p_1_in4_in : out STD_LOGIC;
    p_1_in1_in : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    irpt_wrack : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    p_26_in : in STD_LOGIC;
    IIC2Bus_IntrEvent : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_interrupt_control : entity is "interrupt_control";
end zxnexys_zxrtc_0_0_interrupt_control;

architecture STRUCTURE of zxnexys_zxrtc_0_0_interrupt_control is
  signal \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal irpt_wrack_d1 : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal \^p_1_in10_in\ : STD_LOGIC;
  signal \^p_1_in13_in\ : STD_LOGIC;
  signal \^p_1_in16_in\ : STD_LOGIC;
  signal \^p_1_in1_in\ : STD_LOGIC;
  signal \^p_1_in4_in\ : STD_LOGIC;
  signal \^p_1_in7_in\ : STD_LOGIC;
begin
  \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ <= \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\;
  p_1_in <= \^p_1_in\;
  p_1_in10_in <= \^p_1_in10_in\;
  p_1_in13_in <= \^p_1_in13_in\;
  p_1_in16_in <= \^p_1_in16_in\;
  p_1_in1_in <= \^p_1_in1_in\;
  p_1_in4_in <= \^p_1_in4_in\;
  p_1_in7_in <= \^p_1_in7_in\;
\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(6),
      I4 => s_axi_wdata(0),
      I5 => \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\,
      O => \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0\,
      Q => \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(5),
      I4 => s_axi_wdata(1),
      I5 => \^p_1_in16_in\,
      O => \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0\,
      Q => \^p_1_in16_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(4),
      I4 => s_axi_wdata(2),
      I5 => \^p_1_in13_in\,
      O => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0\,
      Q => \^p_1_in13_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(3),
      I4 => s_axi_wdata(3),
      I5 => \^p_1_in10_in\,
      O => \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0\,
      Q => \^p_1_in10_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(2),
      I4 => s_axi_wdata(4),
      I5 => \^p_1_in7_in\,
      O => \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0\,
      Q => \^p_1_in7_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0\(0),
      I4 => s_axi_wdata(5),
      I5 => \^p_1_in4_in\,
      O => \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0\,
      Q => \^p_1_in4_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(1),
      I4 => s_axi_wdata(6),
      I5 => \^p_1_in1_in\,
      O => \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0\,
      Q => \^p_1_in1_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(0),
      I4 => s_axi_wdata(7),
      I5 => \^p_1_in\,
      O => \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0\,
      Q => \^p_1_in\,
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(0),
      Q => Q(0),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(1),
      Q => Q(1),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(2),
      Q => Q(2),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(3),
      Q => Q(3),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(4),
      Q => Q(4),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(5),
      Q => Q(5),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(6),
      Q => Q(6),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(7),
      Q => Q(7),
      R => SR(0)
    );
irpt_wrack_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => irpt_wrack,
      Q => irpt_wrack_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_read is
  port (
    RREADY_reg_0 : out STD_LOGIC;
    s_axi_arvalid : out STD_LOGIC;
    rtc_ready_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_onehot_cState_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_cState_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ARADDR_reg[8]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk_peripheral : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rtc_ready_reg_0 : in STD_LOGIC;
    rtc_ready_reg_1 : in STD_LOGIC;
    p_1_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \wr_data_reg[7]\ : in STD_LOGIC;
    \wr_data_reg[6]\ : in STD_LOGIC;
    \wr_data_reg[6]_0\ : in STD_LOGIC;
    \wr_data_reg[6]_1\ : in STD_LOGIC;
    \wr_data_reg[5]\ : in STD_LOGIC;
    \FSM_onehot_cState_reg[4]_1\ : in STD_LOGIC;
    s_axi_rvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_1\ : in STD_LOGIC;
    wr_ack : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_2\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_3\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_4\ : in STD_LOGIC;
    \FSM_sequential_cState[1]_i_2_0\ : in STD_LOGIC;
    \FSM_sequential_cState[1]_i_5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    \ARADDR_reg[8]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \dato_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_read : entity is "read";
end zxnexys_zxrtc_0_0_read;

architecture STRUCTURE of zxnexys_zxrtc_0_0_read is
  signal ARVALID_i_1_n_0 : STD_LOGIC;
  signal \FSM_onehot_cState[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_cstate_reg[4]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_cState_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_9_n_0\ : STD_LOGIC;
  signal RREADY_i_1_n_0 : STD_LOGIC;
  signal \^rready_reg_0\ : STD_LOGIC;
  signal dato : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rtc_dati : STD_LOGIC_VECTOR ( 7 to 7 );
  signal rtc_ready_i_2_n_0 : STD_LOGIC;
  signal \^s_axi_arvalid\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[0]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[1]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[2]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[3]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[4]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_data[1]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \wr_data[2]_i_1\ : label is "soft_lutpair72";
begin
  \FSM_onehot_cState_reg[4]_0\(0) <= \^fsm_onehot_cstate_reg[4]_0\(0);
  RREADY_reg_0 <= \^rready_reg_0\;
  s_axi_arvalid <= \^s_axi_arvalid\;
\ARADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(0),
      Q => \ARADDR_reg[8]_0\(0),
      R => '0'
    );
\ARADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(1),
      Q => \ARADDR_reg[8]_0\(1),
      R => '0'
    );
\ARADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(2),
      Q => \ARADDR_reg[8]_0\(2),
      R => '0'
    );
\ARADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(3),
      Q => \ARADDR_reg[8]_0\(3),
      R => '0'
    );
\ARADDR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(4),
      Q => \ARADDR_reg[8]_0\(4),
      R => '0'
    );
ARVALID_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDCC"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[2]\,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg_n_0_[0]\,
      I3 => \^s_axi_arvalid\,
      O => ARVALID_i_1_n_0
    );
ARVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => ARVALID_i_1_n_0,
      Q => \^s_axi_arvalid\,
      R => '0'
    );
\FSM_onehot_cState[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \FSM_onehot_cState_reg[4]_1\,
      O => \FSM_onehot_cState[0]_i_1_n_0\
    );
\FSM_onehot_cState[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_arready,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg[4]_1\,
      I3 => \FSM_onehot_cState_reg_n_0_[0]\,
      O => \FSM_onehot_cState[1]_i_1__0_n_0\
    );
\FSM_onehot_cState[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_rvalid,
      I1 => \FSM_onehot_cState_reg_n_0_[2]\,
      I2 => s_axi_arready,
      I3 => \FSM_onehot_cState_reg_n_0_[1]\,
      O => \FSM_onehot_cState[2]_i_1__0_n_0\
    );
\FSM_onehot_cState[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^rready_reg_0\,
      I1 => \FSM_onehot_cState_reg_n_0_[3]\,
      I2 => s_axi_rvalid,
      I3 => \FSM_onehot_cState_reg_n_0_[2]\,
      O => \FSM_onehot_cState[3]_i_1__0_n_0\
    );
\FSM_onehot_cState[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => \FSM_onehot_cState_reg[4]_1\,
      I2 => \^rready_reg_0\,
      I3 => \FSM_onehot_cState_reg_n_0_[3]\,
      O => \FSM_onehot_cState[4]_i_1__0_n_0\
    );
\FSM_onehot_cState_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \FSM_onehot_cState[0]_i_1_n_0\,
      PRE => reset,
      Q => \FSM_onehot_cState_reg_n_0_[0]\
    );
\FSM_onehot_cState_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[1]_i_1__0_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[1]\
    );
\FSM_onehot_cState_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[2]_i_1__0_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[2]\
    );
\FSM_onehot_cState_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[3]_i_1__0_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[3]\
    );
\FSM_onehot_cState_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[4]_i_1__0_n_0\,
      Q => \^fsm_onehot_cstate_reg[4]_0\(0)
    );
\FSM_sequential_cState[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEAEAEAEFE"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[1]\,
      I2 => Q(0),
      I3 => Q(5),
      I4 => \FSM_sequential_cState_reg[1]_0\,
      I5 => \FSM_sequential_cState[1]_i_5_n_0\,
      O => \FSM_sequential_cState_reg[0]\(0)
    );
\FSM_sequential_cState[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0D0D0FF"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_6_n_0\,
      I1 => \FSM_sequential_cState_reg[1]_1\,
      I2 => Q(1),
      I3 => wr_ack,
      I4 => \FSM_sequential_cState_reg[1]_2\,
      I5 => \FSM_sequential_cState_reg[1]_3\,
      O => \FSM_sequential_cState[1]_i_2_n_0\
    );
\FSM_sequential_cState[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFABAFAAAAABAAA"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_8_n_0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(5),
      I4 => \FSM_sequential_cState[1]_i_9_n_0\,
      I5 => \FSM_sequential_cState_reg[1]_4\,
      O => \FSM_sequential_cState[1]_i_5_n_0\
    );
\FSM_sequential_cState[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFFFFFFFBC"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(2),
      I5 => \FSM_sequential_cState[1]_i_2_0\,
      O => \FSM_sequential_cState[1]_i_6_n_0\
    );
\FSM_sequential_cState[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BE82"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \FSM_sequential_cState[1]_i_5_0\(0),
      I4 => Q(4),
      I5 => Q(1),
      O => \FSM_sequential_cState[1]_i_8_n_0\
    );
\FSM_sequential_cState[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => Q(3),
      I2 => \FSM_sequential_cState[1]_i_5_0\(0),
      I3 => Q(4),
      O => \FSM_sequential_cState[1]_i_9_n_0\
    );
RREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[3]\,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg_n_0_[0]\,
      I3 => \^rready_reg_0\,
      O => RREADY_i_1_n_0
    );
RREADY_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => RREADY_i_1_n_0,
      Q => \^rready_reg_0\,
      R => '0'
    );
\dato_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(0),
      Q => dato(0),
      R => '0'
    );
\dato_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(1),
      Q => dato(1),
      R => '0'
    );
\dato_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(2),
      Q => dato(2),
      R => '0'
    );
\dato_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(3),
      Q => dato(3),
      R => '0'
    );
\dato_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(4),
      Q => dato(4),
      R => '0'
    );
\dato_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(5),
      Q => dato(5),
      R => '0'
    );
\dato_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(6),
      Q => dato(6),
      R => '0'
    );
\dato_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(7),
      Q => rtc_dati(7),
      R => '0'
    );
rtc_ready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rtc_ready_i_2_n_0,
      I1 => rtc_ready_reg_0,
      I2 => rtc_ready_reg_1,
      O => rtc_ready_reg
    );
rtc_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040044050405040"
    )
        port map (
      I0 => Q(0),
      I1 => rtc_dati(7),
      I2 => Q(5),
      I3 => Q(3),
      I4 => dato(2),
      I5 => dato(6),
      O => rtc_ready_i_2_n_0
    );
\wr_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dato(0),
      I1 => Q(5),
      I2 => p_1_in(0),
      O => D(0)
    );
\wr_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dato(1),
      I1 => Q(5),
      I2 => p_1_in(1),
      O => D(1)
    );
\wr_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dato(2),
      I1 => Q(5),
      I2 => p_1_in(2),
      O => D(2)
    );
\wr_data[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => p_1_in(3),
      I1 => Q(5),
      I2 => dato(3),
      I3 => \wr_data_reg[6]_1\,
      O => D(3)
    );
\wr_data[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => p_1_in(4),
      I1 => Q(5),
      I2 => dato(4),
      I3 => \wr_data_reg[6]_1\,
      O => D(4)
    );
\wr_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E20000E2E2E2E2E2"
    )
        port map (
      I0 => p_1_in(5),
      I1 => Q(5),
      I2 => dato(5),
      I3 => p_1_in(9),
      I4 => p_1_in(8),
      I5 => \wr_data_reg[5]\,
      O => D(5)
    );
\wr_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8B800"
    )
        port map (
      I0 => dato(6),
      I1 => Q(5),
      I2 => p_1_in(6),
      I3 => \wr_data_reg[6]\,
      I4 => \wr_data_reg[6]_0\,
      I5 => \wr_data_reg[6]_1\,
      O => D(6)
    );
\wr_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E200E2E2"
    )
        port map (
      I0 => p_1_in(7),
      I1 => Q(5),
      I2 => rtc_dati(7),
      I3 => p_1_in(10),
      I4 => \wr_data_reg[7]\,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_reg_interface is
  port (
    IIC2Bus_IntrEvent : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Dtre : out STD_LOGIC;
    Tx_fifo_wr : out STD_LOGIC;
    Tx_fifo_rd : out STD_LOGIC;
    Tx_fifo_rst : out STD_LOGIC;
    new_rcv_dta_d1 : out STD_LOGIC;
    Rc_fifo_wr : out STD_LOGIC;
    Rc_fifo_rd : out STD_LOGIC;
    \sr_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \GPO_GEN.gpo_i_reg[31]_0\ : out STD_LOGIC;
    Msms_set : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    D_0 : out STD_LOGIC;
    Tx_fifo_wr_d_reg : out STD_LOGIC;
    firstDynStartSeen_reg : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    \cr_i_reg[7]_0\ : out STD_LOGIC;
    \cr_i_reg[3]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_tsusto_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \timing_param_tsusta_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_tsusta_i_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \timing_param_thddat_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_thddat_i_reg[7]_1\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \timing_param_tlow_i_reg[8]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_tlow_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FIFO_GEN_DTR.Tx_fifo_rd_reg_0\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1\ : out STD_LOGIC;
    \GPO_GEN.gpo_i_reg[31]_1\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0\ : out STD_LOGIC;
    \FIFO_GEN_DTR.Tx_fifo_wr_reg_0\ : out STD_LOGIC;
    D_1 : out STD_LOGIC;
    \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0\ : out STD_LOGIC;
    Bus2IIC_Reset : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FIFO_GEN_DTR.dtre_i_reg_0\ : in STD_LOGIC;
    Bus2IIC_WrCE : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Rdy_new_xmt : in STD_LOGIC;
    New_rcv_dta : in STD_LOGIC;
    Rc_fifo_wr0 : in STD_LOGIC;
    Bus2IIC_RdCE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Aas : in STD_LOGIC;
    \GPO_GEN.gpo_i_reg[31]_2\ : in STD_LOGIC;
    \RD_FIFO_CNTRL.ro_prev_i_reg_0\ : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    rdCntrFrmTxFifo : in STD_LOGIC;
    Data_Exists_DFF : in STD_LOGIC;
    Data_Exists_DFF_0 : in STD_LOGIC;
    Tx_fifo_wr_d : in STD_LOGIC;
    Data_Exists_DFF_1 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    firstDynStartSeen : in STD_LOGIC;
    firstDynStartSeen_reg_0 : in STD_LOGIC;
    dynamic_MSMS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \LEVEL_1_GEN.master_sda_reg\ : in STD_LOGIC;
    earlyAckDataState : in STD_LOGIC;
    \next_scl_state1_inferred__1/i__carry\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \s_axi_rdata_i[0]_i_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Rc_fifo_wr_d : in STD_LOGIC;
    Rc_fifo_rd_d : in STD_LOGIC;
    Data_Exists_DFF_2 : in STD_LOGIC;
    Rc_Data_Exists : in STD_LOGIC;
    \sr_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IIC2Bus_IntrEvent_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_reg_interface : entity is "reg_interface";
end zxnexys_zxrtc_0_0_reg_interface;

architecture STRUCTURE of zxnexys_zxrtc_0_0_reg_interface is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gpo_gen.gpo_i_reg[31]_0\ : STD_LOGIC;
  signal \^msms_set\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rc_fifo_rd\ : STD_LOGIC;
  signal \^rc_fifo_wr\ : STD_LOGIC;
  signal Timing_param_thddat : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Timing_param_tlow : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Timing_param_tsusta : STD_LOGIC_VECTOR ( 8 to 8 );
  signal Timing_param_tsusto : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^tx_fifo_rd\ : STD_LOGIC;
  signal \^tx_fifo_rst\ : STD_LOGIC;
  signal \^tx_fifo_wr\ : STD_LOGIC;
  signal \^tx_fifo_wr_d_reg\ : STD_LOGIC;
  signal msms_d1 : STD_LOGIC;
  signal msms_set_i_i_1_n_0 : STD_LOGIC;
  signal sr_i : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \^timing_param_thddat_i_reg[7]_1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^timing_param_tlow_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^timing_param_tsusta_i_reg[7]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^timing_param_tsusto_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Addr_Counters[0].MUXCY_L_I_i_4\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of Data_Exists_DFF_i_2 : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of callingReadAccess_i_1 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \cr_i[5]_i_4\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[0]_i_5\ : label is "soft_lutpair35";
begin
  D(0) <= \^d\(0);
  \GPO_GEN.gpo_i_reg[31]_0\ <= \^gpo_gen.gpo_i_reg[31]_0\;
  Msms_set <= \^msms_set\;
  Q(7 downto 0) <= \^q\(7 downto 0);
  \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\(3 downto 0) <= \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(3 downto 0);
  Rc_fifo_rd <= \^rc_fifo_rd\;
  Rc_fifo_wr <= \^rc_fifo_wr\;
  Tx_fifo_rd <= \^tx_fifo_rd\;
  Tx_fifo_rst <= \^tx_fifo_rst\;
  Tx_fifo_wr <= \^tx_fifo_wr\;
  Tx_fifo_wr_d_reg <= \^tx_fifo_wr_d_reg\;
  \timing_param_thddat_i_reg[7]_1\(6 downto 0) <= \^timing_param_thddat_i_reg[7]_1\(6 downto 0);
  \timing_param_tlow_i_reg[7]_0\(4 downto 0) <= \^timing_param_tlow_i_reg[7]_0\(4 downto 0);
  \timing_param_tsusta_i_reg[7]_1\(7 downto 0) <= \^timing_param_tsusta_i_reg[7]_1\(7 downto 0);
  \timing_param_tsusto_i_reg[7]_0\(7 downto 0) <= \^timing_param_tsusto_i_reg[7]_0\(7 downto 0);
\Addr_Counters[0].MUXCY_L_I_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_fifo_wr\,
      I1 => Tx_fifo_wr_d,
      O => \FIFO_GEN_DTR.Tx_fifo_wr_reg_0\
    );
\Addr_Counters[0].MUXCY_L_I_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rc_fifo_rd\,
      I1 => Rc_fifo_rd_d,
      O => \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0\
    );
\Addr_Counters[0].MUXCY_L_I_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rc_fifo_wr\,
      I1 => Rc_fifo_wr_d,
      O => \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0\
    );
Data_Exists_DFF_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFB0000AAAA"
    )
        port map (
      I0 => \^tx_fifo_wr_d_reg\,
      I1 => \^tx_fifo_rd\,
      I2 => Tx_fifo_rd_d,
      I3 => rdCntrFrmTxFifo,
      I4 => Data_Exists_DFF,
      I5 => Data_Exists_DFF_0,
      O => D_0
    );
\Data_Exists_DFF_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF2FF00002222"
    )
        port map (
      I0 => \^rc_fifo_wr\,
      I1 => Rc_fifo_wr_d,
      I2 => Rc_fifo_rd_d,
      I3 => \^rc_fifo_rd\,
      I4 => Data_Exists_DFF_2,
      I5 => Rc_Data_Exists,
      O => D_1
    );
Data_Exists_DFF_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4FF"
    )
        port map (
      I0 => Tx_fifo_wr_d,
      I1 => \^tx_fifo_wr\,
      I2 => Data_Exists_DFF_1,
      I3 => s_axi_aresetn,
      I4 => \^tx_fifo_rst\,
      O => \^tx_fifo_wr_d_reg\
    );
\FIFO_GEN_DTR.IIC2Bus_IntrEvent_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in,
      Q => IIC2Bus_IntrEvent(0),
      R => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.Tx_fifo_rd_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rdy_new_xmt,
      Q => \^tx_fifo_rd\,
      R => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.Tx_fifo_rst_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^q\(1),
      Q => \^tx_fifo_rst\,
      S => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.Tx_fifo_wr_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IIC_WrCE(5),
      Q => \^tx_fifo_wr\,
      R => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.dtre_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FIFO_GEN_DTR.dtre_i_reg_0\,
      Q => Dtre,
      R => Bus2IIC_Reset
    );
\FSM_onehot_scl_state[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \cr_i_reg[7]_0\
    );
\GPO_GEN.gpo_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GPO_GEN.gpo_i_reg[31]_2\,
      Q => \^gpo_gen.gpo_i_reg[31]_0\,
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(4),
      Q => IIC2Bus_IntrEvent(6),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(3),
      Q => IIC2Bus_IntrEvent(5),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(2),
      Q => IIC2Bus_IntrEvent(4),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(0),
      Q => IIC2Bus_IntrEvent(3),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(1),
      Q => IIC2Bus_IntrEvent(2),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(0),
      Q => IIC2Bus_IntrEvent(1),
      R => Bus2IIC_Reset
    );
\LEVEL_1_GEN.master_sda_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \LEVEL_1_GEN.master_sda_reg\,
      I2 => earlyAckDataState,
      O => \cr_i_reg[3]_0\
    );
\RD_FIFO_CNTRL.Rc_fifo_rd_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IIC_RdCE(0),
      Q => \^rc_fifo_rd\,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.Rc_fifo_wr_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rc_fifo_wr0,
      Q => \^rc_fifo_wr\,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(3),
      Q => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(3),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(2),
      Q => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(2),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(1),
      Q => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(1),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(0),
      Q => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(0),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.ro_prev_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_FIFO_CNTRL.ro_prev_i_reg_0\,
      Q => \^d\(0),
      R => '0'
    );
callingReadAccess_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^tx_fifo_rd\,
      I1 => Tx_fifo_rd_d,
      I2 => \FIFO_GEN_DTR.dtre_i_reg_0\,
      I3 => dynamic_MSMS(0),
      O => p_3_in
    );
clk_cnt_en2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_thddat_i_reg[7]_1\(6),
      I1 => \next_scl_state1_inferred__1/i__carry\(7),
      I2 => \next_scl_state1_inferred__1/i__carry\(8),
      I3 => Timing_param_thddat(8),
      I4 => \next_scl_state1_inferred__1/i__carry\(6),
      I5 => \^timing_param_thddat_i_reg[7]_1\(5),
      O => \timing_param_thddat_i_reg[7]_0\(2)
    );
clk_cnt_en2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_thddat_i_reg[7]_1\(4),
      I1 => \next_scl_state1_inferred__1/i__carry\(5),
      I2 => \next_scl_state1_inferred__1/i__carry\(4),
      I3 => \^timing_param_thddat_i_reg[7]_1\(3),
      I4 => \next_scl_state1_inferred__1/i__carry\(3),
      I5 => \^timing_param_thddat_i_reg[7]_1\(2),
      O => \timing_param_thddat_i_reg[7]_0\(1)
    );
clk_cnt_en2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_thddat_i_reg[7]_1\(1),
      I1 => \next_scl_state1_inferred__1/i__carry\(2),
      I2 => \next_scl_state1_inferred__1/i__carry\(0),
      I3 => Timing_param_thddat(0),
      I4 => \next_scl_state1_inferred__1/i__carry\(1),
      I5 => \^timing_param_thddat_i_reg[7]_1\(0),
      O => \timing_param_thddat_i_reg[7]_0\(0)
    );
\cr_i[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_fifo_rd\,
      I1 => Tx_fifo_rd_d,
      O => \FIFO_GEN_DTR.Tx_fifo_rd_reg_0\
    );
\cr_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(7),
      Q => \^q\(7),
      R => Bus2IIC_Reset
    );
\cr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(6),
      Q => \^q\(6),
      R => Bus2IIC_Reset
    );
\cr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cr_i_reg[2]_0\(2),
      Q => \^q\(5),
      R => Bus2IIC_Reset
    );
\cr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(4),
      Q => \^q\(4),
      R => Bus2IIC_Reset
    );
\cr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cr_i_reg[2]_0\(1),
      Q => \^q\(3),
      R => Bus2IIC_Reset
    );
\cr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cr_i_reg[2]_0\(0),
      Q => \^q\(2),
      R => Bus2IIC_Reset
    );
\cr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(1),
      Q => \^q\(1),
      R => Bus2IIC_Reset
    );
\cr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(0),
      Q => \^q\(0),
      R => Bus2IIC_Reset
    );
firstDynStartSeen_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => firstDynStartSeen,
      I1 => firstDynStartSeen_reg_0,
      I2 => \^q\(2),
      I3 => \^tx_fifo_rst\,
      O => firstDynStartSeen_reg
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_tsusto(8),
      I1 => \next_scl_state1_inferred__1/i__carry\(8),
      I2 => \next_scl_state1_inferred__1/i__carry\(6),
      I3 => \^timing_param_tsusto_i_reg[7]_0\(6),
      I4 => \next_scl_state1_inferred__1/i__carry\(7),
      I5 => \^timing_param_tsusto_i_reg[7]_0\(7),
      O => S(2)
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusta_i_reg[7]_1\(7),
      I1 => \next_scl_state1_inferred__1/i__carry\(7),
      I2 => \next_scl_state1_inferred__1/i__carry\(8),
      I3 => Timing_param_tsusta(8),
      I4 => \next_scl_state1_inferred__1/i__carry\(6),
      I5 => \^timing_param_tsusta_i_reg[7]_1\(6),
      O => \timing_param_tsusta_i_reg[7]_0\(2)
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_tlow(8),
      I1 => \next_scl_state1_inferred__1/i__carry\(8),
      I2 => \next_scl_state1_inferred__1/i__carry\(6),
      I3 => \^timing_param_tlow_i_reg[7]_0\(3),
      I4 => \next_scl_state1_inferred__1/i__carry\(7),
      I5 => \^timing_param_tlow_i_reg[7]_0\(4),
      O => \timing_param_tlow_i_reg[8]_0\(2)
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusto_i_reg[7]_0\(5),
      I1 => \next_scl_state1_inferred__1/i__carry\(5),
      I2 => \next_scl_state1_inferred__1/i__carry\(4),
      I3 => \^timing_param_tsusto_i_reg[7]_0\(4),
      I4 => \next_scl_state1_inferred__1/i__carry\(3),
      I5 => \^timing_param_tsusto_i_reg[7]_0\(3),
      O => S(1)
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusta_i_reg[7]_1\(5),
      I1 => \next_scl_state1_inferred__1/i__carry\(5),
      I2 => \next_scl_state1_inferred__1/i__carry\(3),
      I3 => \^timing_param_tsusta_i_reg[7]_1\(3),
      I4 => \next_scl_state1_inferred__1/i__carry\(4),
      I5 => \^timing_param_tsusta_i_reg[7]_1\(4),
      O => \timing_param_tsusta_i_reg[7]_0\(1)
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tlow_i_reg[7]_0\(1),
      I1 => \next_scl_state1_inferred__1/i__carry\(4),
      I2 => \next_scl_state1_inferred__1/i__carry\(5),
      I3 => \^timing_param_tlow_i_reg[7]_0\(2),
      I4 => \next_scl_state1_inferred__1/i__carry\(3),
      I5 => Timing_param_tlow(3),
      O => \timing_param_tlow_i_reg[8]_0\(1)
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusto_i_reg[7]_0\(2),
      I1 => \next_scl_state1_inferred__1/i__carry\(2),
      I2 => \next_scl_state1_inferred__1/i__carry\(0),
      I3 => \^timing_param_tsusto_i_reg[7]_0\(0),
      I4 => \next_scl_state1_inferred__1/i__carry\(1),
      I5 => \^timing_param_tsusto_i_reg[7]_0\(1),
      O => S(0)
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusta_i_reg[7]_1\(2),
      I1 => \next_scl_state1_inferred__1/i__carry\(2),
      I2 => \next_scl_state1_inferred__1/i__carry\(0),
      I3 => \^timing_param_tsusta_i_reg[7]_1\(0),
      I4 => \next_scl_state1_inferred__1/i__carry\(1),
      I5 => \^timing_param_tsusta_i_reg[7]_1\(1),
      O => \timing_param_tsusta_i_reg[7]_0\(0)
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tlow_i_reg[7]_0\(0),
      I1 => \next_scl_state1_inferred__1/i__carry\(1),
      I2 => \next_scl_state1_inferred__1/i__carry\(2),
      I3 => Timing_param_tlow(2),
      I4 => \next_scl_state1_inferred__1/i__carry\(0),
      I5 => Timing_param_tlow(0),
      O => \timing_param_tlow_i_reg[8]_0\(0)
    );
msms_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^q\(2),
      Q => msms_d1,
      R => Bus2IIC_Reset
    );
msms_set_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE0C0A00"
    )
        port map (
      I0 => \^d\(0),
      I1 => \sr_i_reg[1]_1\(1),
      I2 => \^q\(2),
      I3 => msms_d1,
      I4 => \^msms_set\,
      O => msms_set_i_i_1_n_0
    );
msms_set_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_set_i_i_1_n_0,
      Q => \^msms_set\,
      R => Bus2IIC_Reset
    );
new_rcv_dta_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => New_rcv_dta,
      Q => new_rcv_dta_d1,
      R => Bus2IIC_Reset
    );
\s_axi_rdata_i[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(0),
      I1 => \s_axi_rdata_i[0]_i_3\(0),
      I2 => Timing_param_tlow(0),
      I3 => \s_axi_rdata_i[0]_i_3\(1),
      I4 => \^q\(0),
      O => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0\
    );
\s_axi_rdata_i[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gpo_gen.gpo_i_reg[31]_0\,
      I1 => \s_axi_rdata_i[0]_i_3\(0),
      I2 => Timing_param_thddat(0),
      I3 => \s_axi_rdata_i[0]_i_3\(1),
      I4 => sr_i(7),
      O => \GPO_GEN.gpo_i_reg[31]_1\
    );
\s_axi_rdata_i[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF44CF77"
    )
        port map (
      I0 => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(2),
      I1 => \s_axi_rdata_i[0]_i_3\(0),
      I2 => Timing_param_tlow(2),
      I3 => \s_axi_rdata_i[0]_i_3\(1),
      I4 => \^q\(2),
      O => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0\
    );
\s_axi_rdata_i[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[4]_0\(3),
      I1 => \s_axi_rdata_i[0]_i_3\(0),
      I2 => Timing_param_tlow(3),
      I3 => \s_axi_rdata_i[0]_i_3\(1),
      I4 => \^q\(3),
      O => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1\
    );
\sr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(5),
      Q => \sr_i_reg[1]_0\(5),
      R => Bus2IIC_Reset
    );
\sr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(4),
      Q => \sr_i_reg[1]_0\(4),
      R => Bus2IIC_Reset
    );
\sr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(3),
      Q => \sr_i_reg[1]_0\(3),
      R => Bus2IIC_Reset
    );
\sr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(2),
      Q => \sr_i_reg[1]_0\(2),
      R => Bus2IIC_Reset
    );
\sr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(1),
      Q => \sr_i_reg[1]_0\(1),
      R => Bus2IIC_Reset
    );
\sr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Aas,
      Q => \sr_i_reg[1]_0\(0),
      R => Bus2IIC_Reset
    );
\sr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(0),
      Q => sr_i(7),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(0),
      Q => Timing_param_thddat(0),
      S => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(1),
      Q => \^timing_param_thddat_i_reg[7]_1\(0),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(2),
      Q => \^timing_param_thddat_i_reg[7]_1\(1),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(3),
      Q => \^timing_param_thddat_i_reg[7]_1\(2),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(4),
      Q => \^timing_param_thddat_i_reg[7]_1\(3),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(5),
      Q => \^timing_param_thddat_i_reg[7]_1\(4),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(6),
      Q => \^timing_param_thddat_i_reg[7]_1\(5),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(7),
      Q => \^timing_param_thddat_i_reg[7]_1\(6),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(8),
      Q => Timing_param_thddat(8),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(0),
      Q => Timing_param_tlow(0),
      S => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(1),
      Q => \^timing_param_tlow_i_reg[7]_0\(0),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(2),
      Q => Timing_param_tlow(2),
      S => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(3),
      Q => Timing_param_tlow(3),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(4),
      Q => \^timing_param_tlow_i_reg[7]_0\(1),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(5),
      Q => \^timing_param_tlow_i_reg[7]_0\(2),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(6),
      Q => \^timing_param_tlow_i_reg[7]_0\(3),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(7),
      Q => \^timing_param_tlow_i_reg[7]_0\(4),
      S => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(8),
      Q => Timing_param_tlow(8),
      R => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(0),
      Q => \^timing_param_tsusta_i_reg[7]_1\(0),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(1),
      Q => \^timing_param_tsusta_i_reg[7]_1\(1),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(2),
      Q => \^timing_param_tsusta_i_reg[7]_1\(2),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(3),
      Q => \^timing_param_tsusta_i_reg[7]_1\(3),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(4),
      Q => \^timing_param_tsusta_i_reg[7]_1\(4),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(5),
      Q => \^timing_param_tsusta_i_reg[7]_1\(5),
      R => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(6),
      Q => \^timing_param_tsusta_i_reg[7]_1\(6),
      R => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(7),
      Q => \^timing_param_tsusta_i_reg[7]_1\(7),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(8),
      Q => Timing_param_tsusta(8),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(0),
      Q => \^timing_param_tsusto_i_reg[7]_0\(0),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(1),
      Q => \^timing_param_tsusto_i_reg[7]_0\(1),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(2),
      Q => \^timing_param_tsusto_i_reg[7]_0\(2),
      S => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(3),
      Q => \^timing_param_tsusto_i_reg[7]_0\(3),
      S => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(4),
      Q => \^timing_param_tsusto_i_reg[7]_0\(4),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(5),
      Q => \^timing_param_tsusto_i_reg[7]_0\(5),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(6),
      Q => \^timing_param_tsusto_i_reg[7]_0\(6),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(7),
      Q => \^timing_param_tsusto_i_reg[7]_0\(7),
      S => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(8),
      Q => Timing_param_tsusto(8),
      R => Bus2IIC_Reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_registers is
  port (
    update_i_reg_0 : out STD_LOGIC;
    \wr_reg_o_reg[2]\ : out STD_LOGIC;
    \data_reg[4][0]_0\ : out STD_LOGIC;
    \data_reg[4][7]_0\ : out STD_LOGIC;
    \data_reg[4][6]_0\ : out STD_LOGIC;
    \data_reg[4][5]_0\ : out STD_LOGIC;
    \data_reg[4][4]_0\ : out STD_LOGIC;
    \data_reg[1][2]_0\ : out STD_LOGIC;
    \data_reg[1][0]_0\ : out STD_LOGIC;
    \data_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[2][0]_0\ : out STD_LOGIC;
    \data_reg[2][7]_0\ : out STD_LOGIC;
    \data_reg[2][6]_0\ : out STD_LOGIC;
    \data_reg[2][5]_0\ : out STD_LOGIC;
    \data_reg[2][4]_0\ : out STD_LOGIC;
    \refresh_reg[1]_0\ : out STD_LOGIC;
    \data_reg[0][2]_0\ : out STD_LOGIC;
    \data_reg[0][0]_0\ : out STD_LOGIC;
    \data_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[5][2]_0\ : out STD_LOGIC;
    \data_reg[5][0]_0\ : out STD_LOGIC;
    \data_reg[5][7]_0\ : out STD_LOGIC;
    \data_reg[5][6]_0\ : out STD_LOGIC;
    \data_reg[5][5]_0\ : out STD_LOGIC;
    \data_reg[5][4]_0\ : out STD_LOGIC;
    \data_reg[3][2]_0\ : out STD_LOGIC;
    \data_reg[3][1]_0\ : out STD_LOGIC;
    \data_reg[3][0]_0\ : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    \refresh_reg[6]_inv_0\ : out STD_LOGIC;
    \data_reg[5][0]_1\ : out STD_LOGIC;
    update_i_reg_1 : out STD_LOGIC;
    update_i_reg_2 : out STD_LOGIC;
    \guf.guf1.underflow_i_reg\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC;
    \data_reg[4][2]_0\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \refresh_reg[1]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \refresh_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[5][3]_0\ : out STD_LOGIC;
    \data_reg[1][5]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]\ : out STD_LOGIC;
    \data_reg[4][3]_0\ : out STD_LOGIC;
    \data_reg[5][3]_1\ : out STD_LOGIC;
    \data_reg[0][0]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_1\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC;
    update_i_reg_3 : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_1\ : out STD_LOGIC;
    \data_reg[0][5]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_2\ : out STD_LOGIC;
    \data_reg[2][2]_0\ : out STD_LOGIC;
    \data_reg[2][0]_1\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_3\ : out STD_LOGIC;
    \data_reg[2][2]_1\ : out STD_LOGIC;
    \data_reg[2][4]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[3]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[3]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[3]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[6]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_0\ : out STD_LOGIC;
    \data_reg[0][3]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[6]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_1\ : out STD_LOGIC;
    \data_reg[0][0]_2\ : out STD_LOGIC;
    \data_reg[3][2]_1\ : out STD_LOGIC;
    \data_reg[3][0]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_3\ : out STD_LOGIC;
    \data_reg[5][2]_1\ : out STD_LOGIC;
    \data_reg[5][3]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_2\ : out STD_LOGIC;
    \data_reg[1][0]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_5\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_2\ : out STD_LOGIC;
    \data_reg[5][1]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_3\ : out STD_LOGIC;
    \data_reg[6][4]_0\ : out STD_LOGIC;
    \data_reg[6][1]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_5\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_5\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_7\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_8\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_4\ : out STD_LOGIC;
    \cnt_reg[2]\ : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 14 downto 0 );
    update_i_reg_4 : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    \data_reg[4][2]_1\ : in STD_LOGIC;
    \data_reg[4][0]_1\ : in STD_LOGIC;
    \data_reg[4][7]_1\ : in STD_LOGIC;
    \data_reg[4][6]_1\ : in STD_LOGIC;
    \data_reg[4][5]_1\ : in STD_LOGIC;
    \data_reg[4][4]_1\ : in STD_LOGIC;
    \data_reg[1][3]_0\ : in STD_LOGIC;
    \data_reg[1][2]_1\ : in STD_LOGIC;
    \data_reg[1][0]_2\ : in STD_LOGIC;
    \data_reg[1][7]_1\ : in STD_LOGIC;
    \data_reg[1][6]_0\ : in STD_LOGIC;
    \data_reg[1][5]_1\ : in STD_LOGIC;
    \data_reg[1][4]_0\ : in STD_LOGIC;
    \data_reg[2][3]_0\ : in STD_LOGIC;
    \data_reg[2][2]_2\ : in STD_LOGIC;
    \data_reg[2][1]_0\ : in STD_LOGIC;
    \data_reg[2][0]_2\ : in STD_LOGIC;
    \data_reg[2][7]_1\ : in STD_LOGIC;
    \data_reg[2][6]_1\ : in STD_LOGIC;
    \data_reg[2][5]_1\ : in STD_LOGIC;
    \data_reg[2][4]_2\ : in STD_LOGIC;
    \data_reg[0][3]_1\ : in STD_LOGIC;
    \data_reg[0][2]_1\ : in STD_LOGIC;
    \data_reg[0][0]_3\ : in STD_LOGIC;
    \data_reg[0][7]_1\ : in STD_LOGIC;
    \data_reg[0][6]_0\ : in STD_LOGIC;
    \data_reg[0][5]_1\ : in STD_LOGIC;
    \data_reg[0][4]_0\ : in STD_LOGIC;
    \data_reg[5][3]_3\ : in STD_LOGIC;
    \data_reg[5][2]_2\ : in STD_LOGIC;
    \data_reg[5][1]_1\ : in STD_LOGIC;
    \data_reg[5][0]_2\ : in STD_LOGIC;
    \data_reg[5][7]_1\ : in STD_LOGIC;
    \data_reg[5][6]_1\ : in STD_LOGIC;
    \data_reg[5][5]_1\ : in STD_LOGIC;
    \data_reg[5][4]_1\ : in STD_LOGIC;
    \data_reg[3][5]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_reg[3][2]_2\ : in STD_LOGIC;
    \data_reg[3][1]_1\ : in STD_LOGIC;
    \data_reg[3][0]_2\ : in STD_LOGIC;
    underflow : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \last_rd_reg_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wr_data_reg[13]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[6][6]_0\ : in STD_LOGIC;
    \data_reg[6][0]_0\ : in STD_LOGIC;
    \data_reg[5][0]_3\ : in STD_LOGIC;
    \data_reg[6][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_reg[4][4]_2\ : in STD_LOGIC;
    \data_reg[4][3]_1\ : in STD_LOGIC;
    \data_reg[0][3]_2\ : in STD_LOGIC;
    \data_reg[28][0]_0\ : in STD_LOGIC;
    \data_reg[23][0]_0\ : in STD_LOGIC;
    \data_reg[2][0]_3\ : in STD_LOGIC;
    \data_reg[2][4]_3\ : in STD_LOGIC;
    \data_reg[1][0]_3\ : in STD_LOGIC;
    sda_o_i_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[6][6]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[62][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[61][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[60][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[59][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[58][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[57][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[56][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[55][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[54][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[53][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[52][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[51][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[50][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[49][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[48][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[47][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[46][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[45][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[44][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[43][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[42][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[41][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[40][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[39][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[38][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[37][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[36][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[35][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[34][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[33][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[32][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[31][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[30][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[29][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[27][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[26][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[25][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[24][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[22][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[21][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[20][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[19][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[18][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[17][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[16][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[15][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[14][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[13][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[12][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[11][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[10][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[9][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[8][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[7][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_registers : entity is "registers";
end zxnexys_zxrtc_0_0_registers;

architecture STRUCTURE of zxnexys_zxrtc_0_0_registers is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \_inferred__24/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__24/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__24/i__carry_n_3\ : STD_LOGIC;
  signal \data[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \data[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][1]_i_2_n_0\ : STD_LOGIC;
  signal \data[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][3]_i_4_n_0\ : STD_LOGIC;
  signal \data[23][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_4_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_6_n_0\ : STD_LOGIC;
  signal \data[2][3]_i_7_n_0\ : STD_LOGIC;
  signal \data[2][5]_i_4_n_0\ : STD_LOGIC;
  signal \data[2][5]_i_6_n_0\ : STD_LOGIC;
  signal \data[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][1]_i_2_n_0\ : STD_LOGIC;
  signal \data[4][1]_i_3_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_10_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_12_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_14_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_15_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_16_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_17_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_18_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_19_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_20_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_21_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_22_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_23_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_24_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_25_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_26_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_27_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_28_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_2_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_4_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_5_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_6_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_7_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_9_n_0\ : STD_LOGIC;
  signal \data[4][4]_i_3_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_10_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_4_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_5_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_7_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_8_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_9_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][3]_i_6_n_0\ : STD_LOGIC;
  signal \data[6][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][1]_i_2_n_0\ : STD_LOGIC;
  signal \data[6][3]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][3]_i_3_n_0\ : STD_LOGIC;
  signal \data[6][3]_i_5_n_0\ : STD_LOGIC;
  signal \data[6][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][5]_i_2_n_0\ : STD_LOGIC;
  signal \data[6][5]_i_3_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_10_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_11_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_1_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_5_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_6_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_7_n_0\ : STD_LOGIC;
  signal \data[6][7]_i_9_n_0\ : STD_LOGIC;
  signal \^data_reg[0][0]_0\ : STD_LOGIC;
  signal \^data_reg[0][2]_0\ : STD_LOGIC;
  signal \^data_reg[0][3]_0\ : STD_LOGIC;
  signal \^data_reg[0][7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_reg[0]_1\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \data_reg[10]_57\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[11]_56\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[12]_55\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[13]_54\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[14]_53\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[15]_52\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[16]_51\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[17]_50\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[18]_49\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[19]_48\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[1][0]_0\ : STD_LOGIC;
  signal \^data_reg[1][2]_0\ : STD_LOGIC;
  signal \^data_reg[1][5]_0\ : STD_LOGIC;
  signal \^data_reg[1][7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_reg[1]_0\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \data_reg[20]_47\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[21]_46\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[22]_45\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[23]0\ : STD_LOGIC;
  signal \data_reg[23]_44\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[24]_43\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[25]_42\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[26]_41\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[27]_40\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[28]0\ : STD_LOGIC;
  signal \data_reg[28]_39\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[29]_38\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[2][0]_0\ : STD_LOGIC;
  signal \^data_reg[2][4]_0\ : STD_LOGIC;
  signal \^data_reg[2][5]_0\ : STD_LOGIC;
  signal \^data_reg[2][6]_0\ : STD_LOGIC;
  signal \^data_reg[2][7]_0\ : STD_LOGIC;
  signal \data_reg[30]_37\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[31]_36\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[32]_35\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[33]_34\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[34]_33\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[35]_32\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[36]_31\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[37]_30\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[38]_29\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[39]_28\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[3][0]_0\ : STD_LOGIC;
  signal \^data_reg[3][1]_0\ : STD_LOGIC;
  signal \^data_reg[3][2]_0\ : STD_LOGIC;
  signal \data_reg[3]_3\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \data_reg[40]_27\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[41]_26\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[42]_25\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[43]_24\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[44]_23\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[45]_22\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[46]_21\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[47]_20\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[48]_19\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[49]_18\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[4][0]_0\ : STD_LOGIC;
  signal \^data_reg[4][4]_0\ : STD_LOGIC;
  signal \^data_reg[4][5]_0\ : STD_LOGIC;
  signal \^data_reg[4][6]_0\ : STD_LOGIC;
  signal \^data_reg[4][7]_0\ : STD_LOGIC;
  signal \data_reg[50]_17\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[51]_16\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[52]_15\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[53]_14\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[54]_13\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[55]_12\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[56]_11\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[57]_10\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[58]_9\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[59]_8\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_reg[5][0]_0\ : STD_LOGIC;
  signal \^data_reg[5][2]_0\ : STD_LOGIC;
  signal \^data_reg[5][3]_0\ : STD_LOGIC;
  signal \^data_reg[5][4]_0\ : STD_LOGIC;
  signal \^data_reg[5][5]_0\ : STD_LOGIC;
  signal \^data_reg[5][6]_0\ : STD_LOGIC;
  signal \^data_reg[5][7]_0\ : STD_LOGIC;
  signal \data_reg[60]_7\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[61]_6\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[62]_5\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[63]_4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[6]_2\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \data_reg[7]_60\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[8]_59\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg[9]_58\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \data_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \data_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \data_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \data_reg_n_0_[4][2]\ : STD_LOGIC;
  signal \data_reg_n_0_[4][3]\ : STD_LOGIC;
  signal \data_reg_n_0_[5][1]\ : STD_LOGIC;
  signal \data_reg_n_0_[5][3]\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[12]_1\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[4]_0\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[9]_5\ : STD_LOGIC;
  signal \^guf.guf1.underflow_i_reg_0\ : STD_LOGIC;
  signal \^guf.guf1.underflow_i_reg_2\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal last_rd_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \rd_data_o[0]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[0]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[1]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[2]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[3]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[4]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[5]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[6]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_17_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_18_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_19_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_1_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_20_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_21_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_22_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_23_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_24_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_25_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_26_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_27_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_28_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_29_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_30_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_31_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_32_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o[7]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_15_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_16_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \rd_data_o_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_1_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_3_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_4_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_5_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_6_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_7_n_0\ : STD_LOGIC;
  signal refresh_reg : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \^refresh_reg[1]_0\ : STD_LOGIC;
  signal \^refresh_reg[1]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^refresh_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^refresh_reg[6]_inv_0\ : STD_LOGIC;
  signal registers_0_rd_data_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sda_o_i_10_n_0 : STD_LOGIC;
  signal sda_o_i_11_n_0 : STD_LOGIC;
  signal \seccnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_3_n_0\ : STD_LOGIC;
  signal seccnt_reg : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \seccnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \^update_i_reg_0\ : STD_LOGIC;
  signal \^update_i_reg_2\ : STD_LOGIC;
  signal \wr_data[10]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[12]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \wr_data[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \^wr_reg_o_reg[2]\ : STD_LOGIC;
  signal \NLW__inferred__24/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__24/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW__inferred__24/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data[0][1]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \data[0][2]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \data[0][3]_i_5\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \data[0][4]_i_3\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \data[0][5]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \data[0][6]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \data[0][6]_i_3\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \data[13][7]_i_4\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \data[14][7]_i_3\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \data[14][7]_i_4\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \data[15][7]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \data[16][7]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \data[17][7]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \data[18][7]_i_3\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \data[1][1]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \data[1][6]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \data[21][7]_i_2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \data[22][7]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \data[23][7]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \data[27][7]_i_3\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \data[2][3]_i_7\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \data[2][4]_i_2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \data[2][5]_i_4\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \data[36][7]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \data[36][7]_i_3\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \data[38][7]_i_3\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \data[3][7]_i_5\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \data[3][7]_i_6\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \data[40][7]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \data[42][7]_i_3\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \data[45][7]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \data[47][7]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \data[48][7]_i_2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \data[4][1]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \data[4][1]_i_3\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \data[4][2]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \data[4][3]_i_10\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \data[4][3]_i_12\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \data[4][3]_i_15\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \data[4][3]_i_16\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \data[4][3]_i_17\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \data[4][3]_i_18\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \data[4][3]_i_19\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \data[4][3]_i_20\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \data[4][3]_i_23\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \data[4][3]_i_25\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \data[4][3]_i_28\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \data[4][3]_i_9\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \data[4][4]_i_3\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \data[4][5]_i_10\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \data[4][5]_i_4\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \data[4][5]_i_7\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \data[4][5]_i_8\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \data[4][5]_i_9\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \data[52][7]_i_4\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \data[53][7]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \data[54][7]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \data[55][7]_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \data[56][7]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \data[56][7]_i_3\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \data[57][7]_i_2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \data[58][7]_i_2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \data[58][7]_i_3\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \data[59][7]_i_4\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \data[5][2]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \data[5][3]_i_6\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \data[5][4]_i_4\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \data[5][4]_i_5\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \data[61][7]_i_4\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \data[61][7]_i_5\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \data[62][7]_i_3\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \data[62][7]_i_4\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \data[63][7]_i_3\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \data[63][7]_i_4\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \data[6][1]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \data[6][3]_i_5\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \data[6][5]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \data[6][5]_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \data[6][7]_i_10\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \data[6][7]_i_11\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \data[6][7]_i_6\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \data[6][7]_i_7\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \data[6][7]_i_8\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \data[6][7]_i_9\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \refresh[0]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \refresh[2]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \refresh[3]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \refresh[4]_i_1\ : label is "soft_lutpair105";
  attribute inverted : string;
  attribute inverted of \refresh_reg[6]_inv\ : label is "yes";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \seccnt_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[8]_i_1\ : label is 11;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of \wr_data_reg[0]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of \wr_data_reg[0]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[10]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[10]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[11]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[11]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[12]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[12]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[13]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[13]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[14]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[14]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[1]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[1]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[2]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[2]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[3]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[3]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[4]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[4]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[5]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[5]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[6]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[6]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[7]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[7]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[8]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[8]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[9]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[9]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of wr_en_reg : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \data_reg[0][0]_0\ <= \^data_reg[0][0]_0\;
  \data_reg[0][2]_0\ <= \^data_reg[0][2]_0\;
  \data_reg[0][3]_0\ <= \^data_reg[0][3]_0\;
  \data_reg[0][7]_0\(3 downto 0) <= \^data_reg[0][7]_0\(3 downto 0);
  \data_reg[1][0]_0\ <= \^data_reg[1][0]_0\;
  \data_reg[1][2]_0\ <= \^data_reg[1][2]_0\;
  \data_reg[1][5]_0\ <= \^data_reg[1][5]_0\;
  \data_reg[1][7]_0\(3 downto 0) <= \^data_reg[1][7]_0\(3 downto 0);
  \data_reg[2][0]_0\ <= \^data_reg[2][0]_0\;
  \data_reg[2][4]_0\ <= \^data_reg[2][4]_0\;
  \data_reg[2][5]_0\ <= \^data_reg[2][5]_0\;
  \data_reg[2][6]_0\ <= \^data_reg[2][6]_0\;
  \data_reg[2][7]_0\ <= \^data_reg[2][7]_0\;
  \data_reg[3][0]_0\ <= \^data_reg[3][0]_0\;
  \data_reg[3][1]_0\ <= \^data_reg[3][1]_0\;
  \data_reg[3][2]_0\ <= \^data_reg[3][2]_0\;
  \data_reg[4][0]_0\ <= \^data_reg[4][0]_0\;
  \data_reg[4][4]_0\ <= \^data_reg[4][4]_0\;
  \data_reg[4][5]_0\ <= \^data_reg[4][5]_0\;
  \data_reg[4][6]_0\ <= \^data_reg[4][6]_0\;
  \data_reg[4][7]_0\ <= \^data_reg[4][7]_0\;
  \data_reg[5][0]_0\ <= \^data_reg[5][0]_0\;
  \data_reg[5][2]_0\ <= \^data_reg[5][2]_0\;
  \data_reg[5][3]_0\ <= \^data_reg[5][3]_0\;
  \data_reg[5][4]_0\ <= \^data_reg[5][4]_0\;
  \data_reg[5][5]_0\ <= \^data_reg[5][5]_0\;
  \data_reg[5][6]_0\ <= \^data_reg[5][6]_0\;
  \data_reg[5][7]_0\ <= \^data_reg[5][7]_0\;
  \goreg_bm.dout_i_reg[12]_1\ <= \^goreg_bm.dout_i_reg[12]_1\;
  \goreg_bm.dout_i_reg[4]_0\ <= \^goreg_bm.dout_i_reg[4]_0\;
  \goreg_bm.dout_i_reg[9]_5\ <= \^goreg_bm.dout_i_reg[9]_5\;
  \guf.guf1.underflow_i_reg_0\ <= \^guf.guf1.underflow_i_reg_0\;
  \guf.guf1.underflow_i_reg_2\ <= \^guf.guf1.underflow_i_reg_2\;
  \refresh_reg[1]_0\ <= \^refresh_reg[1]_0\;
  \refresh_reg[1]_1\(1 downto 0) <= \^refresh_reg[1]_1\(1 downto 0);
  \refresh_reg[3]_0\(0) <= \^refresh_reg[3]_0\(0);
  \refresh_reg[6]_inv_0\ <= \^refresh_reg[6]_inv_0\;
  update_i_reg_0 <= \^update_i_reg_0\;
  update_i_reg_2 <= \^update_i_reg_2\;
  \wr_reg_o_reg[2]\ <= \^wr_reg_o_reg[2]\;
\_inferred__24/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__24/i__carry_n_0\,
      CO(2) => \_inferred__24/i__carry_n_1\,
      CO(1) => \_inferred__24/i__carry_n_2\,
      CO(0) => \_inferred__24/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW__inferred__24/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1_n_0\,
      S(2) => \i__carry_i_2_n_0\,
      S(1) => \i__carry_i_3_n_0\,
      S(0) => \i__carry_i_4_n_0\
    );
\_inferred__24/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__24/i__carry_n_0\,
      CO(3 downto 2) => \NLW__inferred__24/i__carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \_inferred__24/i__carry__0_n_2\,
      CO(0) => \_inferred__24/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW__inferred__24/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \i__carry__0_i_1_n_0\,
      S(0) => \i__carry__0_i_2_n_0\
    );
\data[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8BBB8B8"
    )
        port map (
      I0 => \data_reg[6][7]_0\(1),
      I1 => \data_reg[6][0]_0\,
      I2 => \data[4][1]_i_2_n_0\,
      I3 => \data[0][1]_i_2_n_0\,
      I4 => \^data_reg[0][0]_0\,
      I5 => \data_reg[0]_1\(1),
      O => \data[0][1]_i_1_n_0\
    );
\data[0][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555D5555"
    )
        port map (
      I0 => underflow,
      I1 => \^data_reg[0][0]_0\,
      I2 => \data_reg[0]_1\(1),
      I3 => \^data_reg[0][2]_0\,
      I4 => \data_reg[0]_1\(3),
      O => \data[0][1]_i_2_n_0\
    );
\data[0][2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reg[0][0]_0\,
      I1 => \data_reg[0]_1\(1),
      O => \data_reg[0][0]_2\
    );
\data[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \data[4][3]_i_5_n_0\,
      I1 => \^refresh_reg[1]_1\(1),
      I2 => refresh_reg(3),
      I3 => refresh_reg(2),
      I4 => \data_reg[0][3]_2\,
      O => \^refresh_reg[1]_0\
    );
\data[0][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EEEEE2EE2222222"
    )
        port map (
      I0 => dout(3),
      I1 => underflow,
      I2 => \^data_reg[0][0]_0\,
      I3 => \data_reg[0]_1\(1),
      I4 => \^data_reg[0][2]_0\,
      I5 => \data_reg[0]_1\(3),
      O => \goreg_bm.dout_i_reg[3]_1\
    );
\data[0][3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => dout(9),
      I1 => underflow,
      I2 => dout(12),
      I3 => dout(13),
      I4 => dout(10),
      O => \goreg_bm.dout_i_reg[9]_2\
    );
\data[0][4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \data_reg[0]_1\(3),
      I1 => \^data_reg[0][2]_0\,
      I2 => \data_reg[0]_1\(1),
      I3 => \^data_reg[0][0]_0\,
      O => \^data_reg[0][3]_0\
    );
\data[0][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303CAAAA"
    )
        port map (
      I0 => dout(5),
      I1 => \^data_reg[0][7]_0\(0),
      I2 => \^data_reg[0][7]_0\(1),
      I3 => \^data_reg[0][7]_0\(2),
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[5]_0\
    );
\data[0][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30CCAAAA"
    )
        port map (
      I0 => dout(6),
      I1 => \^data_reg[0][7]_0\(2),
      I2 => \^data_reg[0][7]_0\(1),
      I3 => \^data_reg[0][7]_0\(0),
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[6]\
    );
\data[0][6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FDFF"
    )
        port map (
      I0 => \^data_reg[0][0]_0\,
      I1 => \data_reg[0]_1\(1),
      I2 => \^data_reg[0][2]_0\,
      I3 => \data_reg[0]_1\(3),
      I4 => \data_reg[0][3]_2\,
      O => \data_reg[0][0]_1\
    );
\data[11][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \data[23][7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(11),
      I3 => dout(13),
      I4 => dout(12),
      I5 => underflow,
      O => \goreg_bm.dout_i_reg[10]_1\
    );
\data[13][7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => dout(11),
      I1 => \^update_i_reg_0\,
      I2 => update_i_reg_4,
      O => \goreg_bm.dout_i_reg[11]\
    );
\data[13][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => dout(8),
      I1 => dout(10),
      I2 => dout(9),
      I3 => dout(13),
      I4 => dout(12),
      I5 => underflow,
      O => \goreg_bm.dout_i_reg[8]_0\
    );
\data[14][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => dout(13),
      I1 => dout(12),
      I2 => underflow,
      O => \goreg_bm.dout_i_reg[13]\
    );
\data[14][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dout(9),
      I1 => dout(10),
      O => \goreg_bm.dout_i_reg[9]_3\
    );
\data[15][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => dout(13),
      I1 => dout(8),
      I2 => dout(11),
      I3 => dout(9),
      I4 => dout(10),
      O => \goreg_bm.dout_i_reg[13]_3\
    );
\data[16][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => dout(13),
      I1 => dout(8),
      I2 => dout(11),
      I3 => dout(10),
      O => \goreg_bm.dout_i_reg[13]_1\
    );
\data[17][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => dout(8),
      I1 => dout(11),
      I2 => dout(13),
      I3 => dout(9),
      I4 => dout(10),
      O => \goreg_bm.dout_i_reg[8]_3\
    );
\data[18][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => dout(10),
      I1 => dout(11),
      I2 => dout(8),
      I3 => dout(13),
      I4 => dout(9),
      O => \goreg_bm.dout_i_reg[10]\
    );
\data[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8BBB8B8"
    )
        port map (
      I0 => \data_reg[6][7]_0\(1),
      I1 => \data_reg[6][0]_0\,
      I2 => \data[4][1]_i_2_n_0\,
      I3 => \data[1][1]_i_2_n_0\,
      I4 => \^data_reg[1][0]_0\,
      I5 => \data_reg[1]_0\(1),
      O => \data[1][1]_i_1_n_0\
    );
\data[1][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555D5555"
    )
        port map (
      I0 => underflow,
      I1 => \^data_reg[1][0]_0\,
      I2 => \data_reg[1]_0\(1),
      I3 => \^data_reg[1][2]_0\,
      I4 => \data_reg[1]_0\(3),
      O => \data[1][1]_i_2_n_0\
    );
\data[1][2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reg[1][0]_0\,
      I1 => \data_reg[1]_0\(1),
      O => \data_reg[1][0]_1\
    );
\data[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \data_reg[1][0]_3\,
      I1 => refresh_reg(2),
      I2 => refresh_reg(3),
      I3 => \^refresh_reg[1]_1\(1),
      I4 => \data[4][3]_i_5_n_0\,
      I5 => \data[1][3]_i_4_n_0\,
      O => \data[1][3]_i_1_n_0\
    );
\data[1][3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^data_reg[0][7]_0\(2),
      I1 => \^data_reg[0][7]_0\(0),
      I2 => \^data_reg[0][7]_0\(1),
      I3 => \^data_reg[0][3]_0\,
      O => \data[1][3]_i_4_n_0\
    );
\data[1][3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EEEEE2EE2222222"
    )
        port map (
      I0 => dout(3),
      I1 => underflow,
      I2 => \^data_reg[1][0]_0\,
      I3 => \data_reg[1]_0\(1),
      I4 => \^data_reg[1][2]_0\,
      I5 => \data_reg[1]_0\(3),
      O => \goreg_bm.dout_i_reg[3]_0\
    );
\data[1][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30AA3CAA"
    )
        port map (
      I0 => dout(5),
      I1 => \^data_reg[1][7]_0\(0),
      I2 => \^data_reg[1][7]_0\(1),
      I3 => underflow,
      I4 => \^data_reg[1][7]_0\(2),
      O => \goreg_bm.dout_i_reg[5]_1\
    );
\data[1][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30CCAAAA"
    )
        port map (
      I0 => dout(6),
      I1 => \^data_reg[1][7]_0\(2),
      I2 => \^data_reg[1][7]_0\(1),
      I3 => \^data_reg[1][7]_0\(0),
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[6]_0\
    );
\data[1][6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \data_reg[1][0]_3\,
      I1 => \data[4][3]_i_5_n_0\,
      I2 => \data[2][3]_i_4_n_0\,
      O => \goreg_bm.dout_i_reg[12]_2\
    );
\data[21][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dout(13),
      I1 => dout(9),
      I2 => dout(10),
      I3 => dout(8),
      O => \goreg_bm.dout_i_reg[13]_2\
    );
\data[22][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dout(8),
      I1 => dout(13),
      O => \goreg_bm.dout_i_reg[8]_2\
    );
\data[23][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
        port map (
      I0 => dout(13),
      I1 => dout(11),
      I2 => dout(10),
      I3 => \^guf.guf1.underflow_i_reg_2\,
      I4 => \data[23][7]_i_2_n_0\,
      I5 => \data_reg[23][0]_0\,
      O => \data_reg[23]0\
    );
\data[23][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => dout(9),
      I1 => dout(8),
      I2 => \^update_i_reg_0\,
      I3 => update_i_reg_4,
      O => \data[23][7]_i_2_n_0\
    );
\data[27][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dout(10),
      I1 => dout(13),
      O => \goreg_bm.dout_i_reg[10]_4\
    );
\data[28][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => dout(13),
      I1 => dout(9),
      I2 => dout(11),
      I3 => dout(10),
      I4 => \^update_i_reg_2\,
      I5 => \data_reg[28][0]_0\,
      O => \data_reg[28]0\
    );
\data[2][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"383CFFFF383C0000"
    )
        port map (
      I0 => \data_reg_n_0_[2][2]\,
      I1 => \^data_reg[2][0]_0\,
      I2 => \data_reg_n_0_[2][1]\,
      I3 => \data_reg_n_0_[2][3]\,
      I4 => underflow,
      I5 => dout(1),
      O => \data_reg[2][2]_0\
    );
\data[2][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1540FFFF15400000"
    )
        port map (
      I0 => \data[2][3]_i_6_n_0\,
      I1 => \^data_reg[2][0]_0\,
      I2 => \data_reg_n_0_[2][1]\,
      I3 => \data_reg_n_0_[2][2]\,
      I4 => underflow,
      I5 => dout(2),
      O => \data_reg[2][0]_1\
    );
\data[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAAA"
    )
        port map (
      I0 => \data_reg[2][0]_3\,
      I1 => \data[4][3]_i_5_n_0\,
      I2 => \data[2][3]_i_4_n_0\,
      I3 => \^data_reg[1][7]_0\(1),
      I4 => \^data_reg[1][7]_0\(2),
      I5 => \^data_reg[1][7]_0\(0),
      O => \data[2][3]_i_1_n_0\
    );
\data[2][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \data[4][3]_i_19_n_0\,
      I1 => \data[4][3]_i_18_n_0\,
      I2 => \^data_reg[0][3]_0\,
      I3 => \^data_reg[0][7]_0\(1),
      I4 => \^data_reg[0][7]_0\(0),
      I5 => \^data_reg[0][7]_0\(2),
      O => \data[2][3]_i_4_n_0\
    );
\data[2][3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444440000000"
    )
        port map (
      I0 => \data[2][3]_i_6_n_0\,
      I1 => underflow,
      I2 => \data_reg_n_0_[2][1]\,
      I3 => \^data_reg[2][0]_0\,
      I4 => \data_reg_n_0_[2][2]\,
      I5 => \data_reg_n_0_[2][3]\,
      O => \guf.guf1.underflow_i_reg_3\
    );
\data[2][3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAEAAFFFFFFFF"
    )
        port map (
      I0 => \data[2][5]_i_4_n_0\,
      I1 => \data[2][3]_i_7_n_0\,
      I2 => \^data_reg[2][5]_0\,
      I3 => \^data_reg[2][4]_0\,
      I4 => \^data_reg[2][6]_0\,
      I5 => \data[4][3]_i_14_n_0\,
      O => \data[2][3]_i_6_n_0\
    );
\data[2][3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \data_reg_n_0_[2][3]\,
      I1 => \data_reg_n_0_[2][2]\,
      I2 => \^data_reg[2][0]_0\,
      I3 => \data_reg_n_0_[2][1]\,
      O => \data[2][3]_i_7_n_0\
    );
\data[2][4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dout(4),
      I1 => underflow,
      O => \^goreg_bm.dout_i_reg[4]_0\
    );
\data[2][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \data_reg_n_0_[2][2]\,
      I1 => \^data_reg[2][0]_0\,
      I2 => \data_reg_n_0_[2][1]\,
      I3 => \data_reg_n_0_[2][3]\,
      I4 => underflow,
      I5 => \^data_reg[2][4]_0\,
      O => \data_reg[2][2]_1\
    );
\data[2][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3D05FFFF3D050000"
    )
        port map (
      I0 => \data[4][3]_i_14_n_0\,
      I1 => \^data_reg[2][4]_0\,
      I2 => \^data_reg[2][5]_0\,
      I3 => \data[2][5]_i_4_n_0\,
      I4 => underflow,
      I5 => dout(5),
      O => \data_reg[2][4]_1\
    );
\data[2][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F1F1F1F1F1F1F100"
    )
        port map (
      I0 => \data[4][3]_i_7_n_0\,
      I1 => \data[4][3]_i_5_n_0\,
      I2 => \data_reg[2][0]_3\,
      I3 => \data[2][3]_i_6_n_0\,
      I4 => \data_reg[2][4]_3\,
      I5 => \data[2][5]_i_6_n_0\,
      O => \data_reg[0][5]_0\
    );
\data[2][5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \data_reg_n_0_[2][3]\,
      I1 => \data_reg_n_0_[2][1]\,
      I2 => \^data_reg[2][0]_0\,
      I3 => \data_reg_n_0_[2][2]\,
      O => \data[2][5]_i_4_n_0\
    );
\data[2][5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => dout(9),
      I1 => dout(13),
      I2 => dout(8),
      I3 => dout(11),
      I4 => dout(10),
      I5 => \^guf.guf1.underflow_i_reg_0\,
      O => \data[2][5]_i_6_n_0\
    );
\data[32][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^goreg_bm.dout_i_reg[12]_1\,
      I1 => dout(13),
      I2 => dout(11),
      I3 => dout(8),
      I4 => dout(9),
      I5 => dout(10),
      O => \goreg_bm.dout_i_reg[13]_0\
    );
\data[34][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^goreg_bm.dout_i_reg[9]_5\,
      I1 => dout(8),
      I2 => dout(10),
      I3 => dout(11),
      I4 => dout(12),
      I5 => underflow,
      O => \goreg_bm.dout_i_reg[8]_6\
    );
\data[35][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF7FFFF"
    )
        port map (
      I0 => dout(8),
      I1 => dout(9),
      I2 => dout(10),
      I3 => dout(11),
      I4 => dout(13),
      I5 => dout(12),
      O => \goreg_bm.dout_i_reg[8]_4\
    );
\data[36][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => dout(8),
      I1 => dout(13),
      I2 => \^update_i_reg_0\,
      I3 => update_i_reg_4,
      O => \goreg_bm.dout_i_reg[8]_1\
    );
\data[36][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => dout(9),
      I1 => underflow,
      I2 => dout(12),
      I3 => dout(11),
      I4 => dout(10),
      O => \goreg_bm.dout_i_reg[9]\
    );
\data[37][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF7FF"
    )
        port map (
      I0 => dout(10),
      I1 => dout(8),
      I2 => dout(12),
      I3 => dout(13),
      I4 => dout(9),
      I5 => dout(11),
      O => \goreg_bm.dout_i_reg[10]_5\
    );
\data[38][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => dout(12),
      I1 => underflow,
      I2 => dout(9),
      I3 => dout(10),
      I4 => dout(11),
      O => \goreg_bm.dout_i_reg[12]\
    );
\data[3][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFD500"
    )
        port map (
      I0 => \^data_reg[3][0]_0\,
      I1 => \^data_reg[3][1]_0\,
      I2 => \^data_reg[3][2]_0\,
      I3 => underflow,
      I4 => dout(0),
      O => \data_reg[3][0]_1\
    );
\data[3][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => \^data_reg[3][2]_0\,
      I1 => \^data_reg[3][0]_0\,
      I2 => \^data_reg[3][1]_0\,
      I3 => underflow,
      I4 => dout(2),
      O => \data_reg[3][2]_1\
    );
\data[3][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => underflow,
      I1 => dout(8),
      I2 => dout(9),
      I3 => dout(10),
      I4 => dout(11),
      O => \guf.guf1.underflow_i_reg_1\
    );
\data[3][7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
        port map (
      I0 => dout(12),
      I1 => dout(13),
      I2 => \^update_i_reg_0\,
      I3 => update_i_reg_4,
      O => \goreg_bm.dout_i_reg[12]_0\
    );
\data[40][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => dout(12),
      I1 => underflow,
      I2 => dout(9),
      O => \goreg_bm.dout_i_reg[12]_3\
    );
\data[42][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => dout(8),
      I1 => dout(12),
      I2 => underflow,
      O => \goreg_bm.dout_i_reg[8]\
    );
\data[45][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => dout(9),
      I1 => underflow,
      I2 => dout(12),
      I3 => dout(13),
      I4 => dout(10),
      O => \goreg_bm.dout_i_reg[9]_1\
    );
\data[46][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => dout(9),
      I1 => dout(13),
      I2 => dout(10),
      I3 => dout(11),
      I4 => \^guf.guf1.underflow_i_reg_0\,
      I5 => dout(8),
      O => \goreg_bm.dout_i_reg[9]_0\
    );
\data[47][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1001"
    )
        port map (
      I0 => dout(12),
      I1 => underflow,
      I2 => \^update_i_reg_0\,
      I3 => update_i_reg_4,
      O => \^goreg_bm.dout_i_reg[12]_1\
    );
\data[48][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => underflow,
      I1 => dout(9),
      I2 => dout(8),
      O => \guf.guf1.underflow_i_reg_4\
    );
\data[49][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => dout(10),
      I1 => dout(11),
      O => \goreg_bm.dout_i_reg[10]_3\
    );
\data[4][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8BBB8B8"
    )
        port map (
      I0 => \data_reg[6][7]_0\(1),
      I1 => \data_reg[6][0]_0\,
      I2 => \data[4][1]_i_2_n_0\,
      I3 => \data[4][1]_i_3_n_0\,
      I4 => \^data_reg[5][3]_0\,
      I5 => \data[4][3]_i_12_n_0\,
      O => \data[4][1]_i_1_n_0\
    );
\data[4][1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dout(1),
      I1 => underflow,
      O => \data[4][1]_i_2_n_0\
    );
\data[4][1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => underflow,
      I1 => \data_reg_n_0_[4][1]\,
      I2 => \^data_reg[4][0]_0\,
      O => \data[4][1]_i_3_n_0\
    );
\data[4][2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \data_reg_n_0_[4][2]\,
      I1 => \data_reg_n_0_[4][1]\,
      I2 => \^data_reg[4][0]_0\,
      O => \data_reg[4][2]_0\
    );
\data[4][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAABAA"
    )
        port map (
      I0 => \data_reg[4][3]_1\,
      I1 => \data[4][3]_i_4_n_0\,
      I2 => \data[4][3]_i_5_n_0\,
      I3 => \data[4][3]_i_6_n_0\,
      I4 => \data[4][3]_i_7_n_0\,
      O => \^wr_reg_o_reg[2]\
    );
\data[4][3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5557FFF"
    )
        port map (
      I0 => underflow,
      I1 => \data_reg_n_0_[4][1]\,
      I2 => \^data_reg[4][0]_0\,
      I3 => \data_reg_n_0_[4][2]\,
      I4 => \data_reg_n_0_[4][3]\,
      O => \data[4][3]_i_10_n_0\
    );
\data[4][3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F1F300F3"
    )
        port map (
      I0 => \data[4][3]_i_21_n_0\,
      I1 => \data[4][3]_i_22_n_0\,
      I2 => \data[4][3]_i_23_n_0\,
      I3 => \data[4][3]_i_24_n_0\,
      I4 => \data[4][3]_i_25_n_0\,
      I5 => \_inferred__24/i__carry__0_n_2\,
      O => \^data_reg[5][3]_0\
    );
\data[4][3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \data_reg_n_0_[4][3]\,
      I1 => \data_reg_n_0_[4][2]\,
      I2 => \data_reg_n_0_[4][1]\,
      I3 => \^data_reg[4][0]_0\,
      O => \data[4][3]_i_12_n_0\
    );
\data[4][3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => \data_reg_n_0_[2][3]\,
      I1 => \data_reg_n_0_[2][1]\,
      I2 => \data_reg_n_0_[2][2]\,
      I3 => \^data_reg[2][6]_0\,
      I4 => \^data_reg[2][4]_0\,
      I5 => \^data_reg[2][0]_0\,
      O => \data[4][3]_i_14_n_0\
    );
\data[4][3]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \data_reg_n_0_[2][1]\,
      I1 => \^data_reg[2][0]_0\,
      I2 => \data_reg_n_0_[2][2]\,
      O => \data[4][3]_i_15_n_0\
    );
\data[4][3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \data_reg_n_0_[2][1]\,
      I1 => \data_reg_n_0_[2][3]\,
      O => \data[4][3]_i_16_n_0\
    );
\data[4][3]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^data_reg[0][7]_0\(2),
      I1 => \^data_reg[0][7]_0\(0),
      O => \data[4][3]_i_17_n_0\
    );
\data[4][3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \data_reg[1]_0\(3),
      I1 => \^data_reg[1][2]_0\,
      I2 => \data_reg[1]_0\(1),
      I3 => \^data_reg[1][0]_0\,
      O => \data[4][3]_i_18_n_0\
    );
\data[4][3]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^refresh_reg[1]_1\(1),
      I1 => refresh_reg(3),
      I2 => refresh_reg(2),
      O => \data[4][3]_i_19_n_0\
    );
\data[4][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8BBB8B8"
    )
        port map (
      I0 => \data_reg[6][7]_0\(3),
      I1 => \data_reg[6][0]_0\,
      I2 => \data[4][3]_i_9_n_0\,
      I3 => \data[4][3]_i_10_n_0\,
      I4 => \^data_reg[5][3]_0\,
      I5 => \data[4][3]_i_12_n_0\,
      O => \data[4][3]_i_2_n_0\
    );
\data[4][3]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^data_reg[1][7]_0\(0),
      I1 => \^data_reg[1][7]_0\(2),
      I2 => \^data_reg[1][7]_0\(1),
      O => \data[4][3]_i_20_n_0\
    );
\data[4][3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001200000000"
    )
        port map (
      I0 => \data_reg_n_0_[5][3]\,
      I1 => \^data_reg[5][2]_0\,
      I2 => \^data_reg[5][4]_0\,
      I3 => \data[4][3]_i_26_n_0\,
      I4 => \data_reg_n_0_[5][1]\,
      I5 => \^data_reg[5][0]_0\,
      O => \data[4][3]_i_21_n_0\
    );
\data[4][3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \^data_reg[4][7]_0\,
      I1 => \^data_reg[4][6]_0\,
      I2 => \^data_reg[4][5]_0\,
      I3 => \data_reg_n_0_[4][2]\,
      I4 => \data_reg_n_0_[4][1]\,
      I5 => \^data_reg[4][0]_0\,
      O => \data[4][3]_i_22_n_0\
    );
\data[4][3]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \data_reg_n_0_[4][3]\,
      I1 => \^data_reg[4][4]_0\,
      O => \data[4][3]_i_23_n_0\
    );
\data[4][3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \data[4][3]_i_27_n_0\,
      I1 => \data_reg_n_0_[4][2]\,
      I2 => \data_reg_n_0_[4][1]\,
      I3 => \^data_reg[5][6]_0\,
      I4 => \^data_reg[5][7]_0\,
      I5 => \^data_reg[4][0]_0\,
      O => \data[4][3]_i_24_n_0\
    );
\data[4][3]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \^data_reg[5][4]_0\,
      I1 => \^data_reg[5][2]_0\,
      I2 => \data_reg_n_0_[5][3]\,
      I3 => \^data_reg[5][0]_0\,
      I4 => \data[4][3]_i_28_n_0\,
      O => \data[4][3]_i_25_n_0\
    );
\data[4][3]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^data_reg[5][5]_0\,
      I1 => \^data_reg[4][5]_0\,
      O => \data[4][3]_i_26_n_0\
    );
\data[4][3]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^data_reg[4][7]_0\,
      I1 => \^data_reg[4][6]_0\,
      O => \data[4][3]_i_27_n_0\
    );
\data[4][3]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^data_reg[4][4]_0\,
      I1 => \data_reg_n_0_[4][3]\,
      I2 => \^data_reg[4][5]_0\,
      I3 => \^data_reg[5][5]_0\,
      O => \data[4][3]_i_28_n_0\
    );
\data[4][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAAFFAAFFAACF"
    )
        port map (
      I0 => \data[4][3]_i_14_n_0\,
      I1 => \^data_reg[2][6]_0\,
      I2 => \^data_reg[2][4]_0\,
      I3 => \^data_reg[2][5]_0\,
      I4 => \data_reg_n_0_[2][3]\,
      I5 => \data[4][3]_i_15_n_0\,
      O => \data[4][3]_i_4_n_0\
    );
\data[4][3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \data_reg[6][0]_0\,
      I1 => refresh_reg(4),
      I2 => refresh_reg(5),
      I3 => underflow,
      I4 => \^refresh_reg[6]_inv_0\,
      I5 => \^refresh_reg[1]_1\(0),
      O => \data[4][3]_i_5_n_0\
    );
\data[4][3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF00FDFF"
    )
        port map (
      I0 => \^data_reg[2][6]_0\,
      I1 => \^data_reg[2][4]_0\,
      I2 => \^data_reg[2][5]_0\,
      I3 => \data_reg_n_0_[2][2]\,
      I4 => \^data_reg[2][0]_0\,
      I5 => \data[4][3]_i_16_n_0\,
      O => \data[4][3]_i_6_n_0\
    );
\data[4][3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \data[4][3]_i_17_n_0\,
      I1 => \^data_reg[0][7]_0\(1),
      I2 => \^data_reg[0][3]_0\,
      I3 => \data[4][3]_i_18_n_0\,
      I4 => \data[4][3]_i_19_n_0\,
      I5 => \data[4][3]_i_20_n_0\,
      O => \data[4][3]_i_7_n_0\
    );
\data[4][3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dout(3),
      I1 => underflow,
      O => \data[4][3]_i_9_n_0\
    );
\data[4][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABABAAABA"
    )
        port map (
      I0 => \^goreg_bm.dout_i_reg[4]_0\,
      I1 => \data[4][4]_i_3_n_0\,
      I2 => \data[4][5]_i_5_n_0\,
      I3 => \data[4][3]_i_24_n_0\,
      I4 => \data[4][3]_i_25_n_0\,
      I5 => \_inferred__24/i__carry__0_n_2\,
      O => \goreg_bm.dout_i_reg[4]\
    );
\data[4][4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^data_reg[4][4]_0\,
      I1 => underflow,
      O => \data[4][4]_i_3_n_0\
    );
\data[4][5]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"ED"
    )
        port map (
      I0 => \^data_reg[5][4]_0\,
      I1 => \^data_reg[5][2]_0\,
      I2 => \data_reg_n_0_[5][3]\,
      O => \data[4][5]_i_10_n_0\
    );
\data[4][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABABAAABA"
    )
        port map (
      I0 => \data[6][5]_i_2_n_0\,
      I1 => \data[4][5]_i_4_n_0\,
      I2 => \data[4][5]_i_5_n_0\,
      I3 => \data[4][3]_i_24_n_0\,
      I4 => \data[4][3]_i_25_n_0\,
      I5 => \_inferred__24/i__carry__0_n_2\,
      O => \goreg_bm.dout_i_reg[5]\
    );
\data[4][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004404"
    )
        port map (
      I0 => \data[4][3]_i_12_n_0\,
      I1 => \data[4][5]_i_5_n_0\,
      I2 => \data[4][3]_i_24_n_0\,
      I3 => \data[4][3]_i_25_n_0\,
      I4 => \_inferred__24/i__carry__0_n_2\,
      I5 => \data_reg[4][4]_2\,
      O => \data_reg[4][3]_0\
    );
\data[4][5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => underflow,
      I1 => \^data_reg[4][4]_0\,
      I2 => \^data_reg[4][5]_0\,
      O => \data[4][5]_i_4_n_0\
    );
\data[4][5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBABB"
    )
        port map (
      I0 => \data[4][3]_i_23_n_0\,
      I1 => \data[4][3]_i_22_n_0\,
      I2 => \data[4][5]_i_7_n_0\,
      I3 => \data[4][5]_i_8_n_0\,
      I4 => \data[4][5]_i_9_n_0\,
      I5 => \data[4][5]_i_10_n_0\,
      O => \data[4][5]_i_5_n_0\
    );
\data[4][5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^data_reg[4][0]_0\,
      I1 => \^data_reg[5][7]_0\,
      I2 => \^data_reg[5][6]_0\,
      O => \data[4][5]_i_7_n_0\
    );
\data[4][5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \data_reg_n_0_[4][1]\,
      I1 => \data_reg_n_0_[4][2]\,
      I2 => \^data_reg[4][6]_0\,
      I3 => \^data_reg[4][7]_0\,
      O => \data[4][5]_i_8_n_0\
    );
\data[4][5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \^data_reg[5][0]_0\,
      I1 => \data_reg_n_0_[5][1]\,
      I2 => \^data_reg[4][5]_0\,
      I3 => \^data_reg[5][5]_0\,
      O => \data[4][5]_i_9_n_0\
    );
\data[52][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dout(10),
      I1 => dout(13),
      O => \goreg_bm.dout_i_reg[10]_7\
    );
\data[53][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => dout(12),
      I1 => underflow,
      I2 => dout(10),
      O => \goreg_bm.dout_i_reg[12]_4\
    );
\data[54][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dout(11),
      I1 => dout(8),
      I2 => dout(12),
      I3 => dout(10),
      O => \goreg_bm.dout_i_reg[11]_0\
    );
\data[55][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => dout(11),
      I1 => dout(9),
      I2 => dout(13),
      I3 => dout(8),
      I4 => dout(10),
      O => \goreg_bm.dout_i_reg[11]_1\
    );
\data[56][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => dout(11),
      I1 => dout(10),
      I2 => dout(8),
      I3 => dout(13),
      O => \goreg_bm.dout_i_reg[11]_3\
    );
\data[56][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => dout(9),
      I1 => dout(12),
      I2 => underflow,
      O => \goreg_bm.dout_i_reg[9]_4\
    );
\data[57][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => dout(10),
      I1 => dout(9),
      I2 => dout(8),
      I3 => dout(11),
      I4 => underflow,
      O => \goreg_bm.dout_i_reg[10]_2\
    );
\data[58][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => underflow,
      I1 => \^update_i_reg_0\,
      I2 => update_i_reg_4,
      O => \guf.guf1.underflow_i_reg\
    );
\data[58][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => dout(10),
      I1 => dout(8),
      I2 => dout(12),
      I3 => dout(11),
      O => \goreg_bm.dout_i_reg[10]_8\
    );
\data[59][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dout(9),
      I1 => dout(13),
      O => \^goreg_bm.dout_i_reg[9]_5\
    );
\data[59][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0090"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_4,
      I2 => dout(12),
      I3 => underflow,
      O => update_i_reg_3
    );
\data[5][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EF00DD000000"
    )
        port map (
      I0 => \data_reg_n_0_[5][3]\,
      I1 => \^data_reg[5][2]_0\,
      I2 => \^data_reg[5][4]_0\,
      I3 => underflow,
      I4 => \^data_reg[5][0]_0\,
      I5 => \data_reg_n_0_[5][1]\,
      O => \data_reg[5][3]_1\
    );
\data[5][2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_reg_n_0_[5][1]\,
      I1 => \^data_reg[5][0]_0\,
      O => \data_reg[5][1]_0\
    );
\data[5][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \data_reg[5][0]_3\,
      I1 => \^data_reg[5][3]_0\,
      I2 => \^data_reg[1][5]_0\,
      O => \data[5][3]_i_1_n_0\
    );
\data[5][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \data[2][3]_i_4_n_0\,
      I1 => \^data_reg[1][7]_0\(1),
      I2 => \data[5][3]_i_6_n_0\,
      I3 => \data[4][3]_i_6_n_0\,
      I4 => \data[4][3]_i_5_n_0\,
      I5 => \data[4][3]_i_4_n_0\,
      O => \^data_reg[1][5]_0\
    );
\data[5][3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7B80FFFF7B800000"
    )
        port map (
      I0 => \^data_reg[5][2]_0\,
      I1 => \^data_reg[5][0]_0\,
      I2 => \data_reg_n_0_[5][1]\,
      I3 => \data_reg_n_0_[5][3]\,
      I4 => underflow,
      I5 => dout(3),
      O => \data_reg[5][2]_1\
    );
\data[5][3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^data_reg[1][7]_0\(2),
      I1 => \^data_reg[1][7]_0\(0),
      O => \data[5][3]_i_6_n_0\
    );
\data[5][4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \data_reg_n_0_[5][3]\,
      I1 => \^data_reg[5][2]_0\,
      I2 => \^data_reg[5][0]_0\,
      I3 => \data_reg_n_0_[5][1]\,
      O => \data_reg[5][3]_2\
    );
\data[5][4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00240020"
    )
        port map (
      I0 => \^data_reg[5][0]_0\,
      I1 => \data_reg_n_0_[5][1]\,
      I2 => \data_reg_n_0_[5][3]\,
      I3 => \^data_reg[5][2]_0\,
      I4 => \^data_reg[5][4]_0\,
      O => \data_reg[5][0]_1\
    );
\data[61][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => dout(8),
      I1 => dout(11),
      O => \goreg_bm.dout_i_reg[8]_5\
    );
\data[61][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000900"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_4,
      I2 => underflow,
      I3 => dout(12),
      I4 => dout(9),
      O => update_i_reg_1
    );
\data[62][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000900"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_4,
      I2 => underflow,
      I3 => dout(12),
      I4 => dout(8),
      O => \^update_i_reg_2\
    );
\data[62][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => dout(11),
      I1 => dout(10),
      I2 => dout(13),
      I3 => dout(9),
      O => \goreg_bm.dout_i_reg[11]_2\
    );
\data[63][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => dout(10),
      I1 => dout(9),
      I2 => dout(11),
      I3 => dout(8),
      O => \goreg_bm.dout_i_reg[10]_6\
    );
\data[63][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => underflow,
      I1 => dout(12),
      O => \^guf.guf1.underflow_i_reg_2\
    );
\data[6][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8BBB8B8"
    )
        port map (
      I0 => \data_reg[6][7]_0\(1),
      I1 => \data_reg[6][0]_0\,
      I2 => \data[4][1]_i_2_n_0\,
      I3 => \data[6][1]_i_2_n_0\,
      I4 => \data_reg[6]_2\(1),
      I5 => \^q\(0),
      O => \data[6][1]_i_1_n_0\
    );
\data[6][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \data_reg[6]_2\(3),
      I2 => \^q\(0),
      I3 => \data_reg[6]_2\(1),
      I4 => underflow,
      O => \data[6][1]_i_2_n_0\
    );
\data[6][2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \data_reg[6]_2\(1),
      I1 => \^q\(0),
      O => \data_reg[6][1]_0\
    );
\data[6][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8BBB8B8"
    )
        port map (
      I0 => \data_reg[6][6]_0\,
      I1 => \data_reg[6][0]_0\,
      I2 => \data[6][7]_i_4_n_0\,
      I3 => \data[6][3]_i_3_n_0\,
      I4 => \data[6][7]_i_6_n_0\,
      I5 => \^data_reg[5][3]_0\,
      O => \data[6][3]_i_1_n_0\
    );
\data[6][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \data[4][3]_i_4_n_0\,
      I1 => \^data_reg[5][4]_0\,
      I2 => \data[6][3]_i_5_n_0\,
      I3 => \data_reg_n_0_[5][1]\,
      I4 => \^data_reg[5][0]_0\,
      I5 => \data[6][7]_i_9_n_0\,
      O => \data[6][3]_i_3_n_0\
    );
\data[6][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CF0C0F0AAAAAAAA"
    )
        port map (
      I0 => dout(3),
      I1 => \^q\(1),
      I2 => \data_reg[6]_2\(3),
      I3 => \^q\(0),
      I4 => \data_reg[6]_2\(1),
      I5 => underflow,
      O => \goreg_bm.dout_i_reg[3]\
    );
\data[6][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^data_reg[5][2]_0\,
      I1 => \data_reg_n_0_[5][3]\,
      O => \data[6][3]_i_5_n_0\
    );
\data[6][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8BBBBB8"
    )
        port map (
      I0 => \data_reg[6][7]_0\(5),
      I1 => \data_reg[6][0]_0\,
      I2 => \data[6][5]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \data_reg[6]_2\(5),
      I5 => \data[6][5]_i_3_n_0\,
      O => \data[6][5]_i_1_n_0\
    );
\data[6][5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dout(5),
      I1 => underflow,
      O => \data[6][5]_i_2_n_0\
    );
\data[6][5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0040FFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \data_reg[6]_2\(7),
      I2 => \^q\(2),
      I3 => \data_reg[6]_2\(5),
      I4 => underflow,
      O => \data[6][5]_i_3_n_0\
    );
\data[6][6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \data_reg[6]_2\(5),
      O => \data_reg[6][4]_0\
    );
\data[6][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8BBB8B8"
    )
        port map (
      I0 => \data_reg[6][6]_0\,
      I1 => \data_reg[6][0]_0\,
      I2 => \data[6][7]_i_4_n_0\,
      I3 => \data[6][7]_i_5_n_0\,
      I4 => \data[6][7]_i_6_n_0\,
      I5 => \^data_reg[5][3]_0\,
      O => \data[6][7]_i_1_n_0\
    );
\data[6][7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFDFF"
    )
        port map (
      I0 => \^data_reg[5][4]_0\,
      I1 => \^data_reg[5][2]_0\,
      I2 => \data_reg_n_0_[5][3]\,
      I3 => \data_reg_n_0_[5][1]\,
      I4 => \^data_reg[5][0]_0\,
      O => \data[6][7]_i_10_n_0\
    );
\data[6][7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \data_reg[6]_2\(1),
      I1 => \^q\(0),
      I2 => \data_reg[6]_2\(3),
      I3 => \^q\(1),
      O => \data[6][7]_i_11_n_0\
    );
\data[6][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FF5DFFD5005D00D"
    )
        port map (
      I0 => \data[6][7]_i_7_n_0\,
      I1 => dout(7),
      I2 => update_i_reg_4,
      I3 => \^update_i_reg_0\,
      I4 => underflow,
      I5 => \data_reg[6][7]_0\(7),
      O => \data[6][7]_i_2_n_0\
    );
\data[6][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => dout(11),
      I1 => dout(10),
      I2 => dout(9),
      I3 => \^guf.guf1.underflow_i_reg_0\,
      I4 => dout(13),
      I5 => dout(8),
      O => \data[6][7]_i_4_n_0\
    );
\data[6][7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \data[6][7]_i_9_n_0\,
      I1 => \data[6][7]_i_10_n_0\,
      I2 => \data[4][3]_i_4_n_0\,
      I3 => \data[6][7]_i_11_n_0\,
      O => \data[6][7]_i_5_n_0\
    );
\data[6][7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \data[4][3]_i_6_n_0\,
      I1 => \^data_reg[1][7]_0\(0),
      I2 => \^data_reg[1][7]_0\(2),
      I3 => \^data_reg[1][7]_0\(1),
      I4 => \data[2][3]_i_4_n_0\,
      O => \data[6][7]_i_6_n_0\
    );
\data[6][7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D57F75FF"
    )
        port map (
      I0 => underflow,
      I1 => \data_reg[6]_2\(5),
      I2 => \^q\(2),
      I3 => \data_reg[6]_2\(7),
      I4 => \^q\(3),
      O => \data[6][7]_i_7_n_0\
    );
\data[6][7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => underflow,
      I1 => dout(12),
      O => \^guf.guf1.underflow_i_reg_0\
    );
\data[6][7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => \^refresh_reg[1]_1\(0),
      I1 => \^refresh_reg[6]_inv_0\,
      I2 => underflow,
      I3 => refresh_reg(5),
      I4 => refresh_reg(4),
      O => \data[6][7]_i_9_n_0\
    );
\data[7][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \data[23][7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(11),
      I3 => dout(13),
      I4 => dout(12),
      I5 => underflow,
      O => \goreg_bm.dout_i_reg[10]_0\
    );
\data_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^refresh_reg[1]_0\,
      D => \data_reg[0][0]_3\,
      Q => \^data_reg[0][0]_0\,
      R => '0'
    );
\data_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^refresh_reg[1]_0\,
      D => \data[0][1]_i_1_n_0\,
      Q => \data_reg[0]_1\(1),
      R => '0'
    );
\data_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^refresh_reg[1]_0\,
      D => \data_reg[0][2]_1\,
      Q => \^data_reg[0][2]_0\,
      R => '0'
    );
\data_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^refresh_reg[1]_0\,
      D => \data_reg[0][3]_1\,
      Q => \data_reg[0]_1\(3),
      R => '0'
    );
\data_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[0][4]_0\,
      Q => \^data_reg[0][7]_0\(0),
      R => '0'
    );
\data_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[0][5]_1\,
      Q => \^data_reg[0][7]_0\(1),
      R => '0'
    );
\data_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[0][6]_0\,
      Q => \^data_reg[0][7]_0\(2),
      R => '0'
    );
\data_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[0][7]_1\,
      Q => \^data_reg[0][7]_0\(3),
      R => '0'
    );
\data_reg[10][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(0),
      Q => \data_reg[10]_57\(0),
      R => '0'
    );
\data_reg[10][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(1),
      Q => \data_reg[10]_57\(1),
      R => '0'
    );
\data_reg[10][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(2),
      Q => \data_reg[10]_57\(2),
      R => '0'
    );
\data_reg[10][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(3),
      Q => \data_reg[10]_57\(3),
      R => '0'
    );
\data_reg[10][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(4),
      Q => \data_reg[10]_57\(4),
      R => '0'
    );
\data_reg[10][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(5),
      Q => \data_reg[10]_57\(5),
      R => '0'
    );
\data_reg[10][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(6),
      Q => \data_reg[10]_57\(6),
      R => '0'
    );
\data_reg[10][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[10][0]_0\(0),
      D => D(7),
      Q => \data_reg[10]_57\(7),
      R => '0'
    );
\data_reg[11][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(0),
      Q => \data_reg[11]_56\(0),
      R => '0'
    );
\data_reg[11][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(1),
      Q => \data_reg[11]_56\(1),
      R => '0'
    );
\data_reg[11][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(2),
      Q => \data_reg[11]_56\(2),
      R => '0'
    );
\data_reg[11][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(3),
      Q => \data_reg[11]_56\(3),
      R => '0'
    );
\data_reg[11][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(4),
      Q => \data_reg[11]_56\(4),
      R => '0'
    );
\data_reg[11][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(5),
      Q => \data_reg[11]_56\(5),
      R => '0'
    );
\data_reg[11][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(6),
      Q => \data_reg[11]_56\(6),
      R => '0'
    );
\data_reg[11][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[11][0]_0\(0),
      D => D(7),
      Q => \data_reg[11]_56\(7),
      R => '0'
    );
\data_reg[12][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(0),
      Q => \data_reg[12]_55\(0),
      R => '0'
    );
\data_reg[12][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(1),
      Q => \data_reg[12]_55\(1),
      R => '0'
    );
\data_reg[12][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(2),
      Q => \data_reg[12]_55\(2),
      R => '0'
    );
\data_reg[12][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(3),
      Q => \data_reg[12]_55\(3),
      R => '0'
    );
\data_reg[12][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(4),
      Q => \data_reg[12]_55\(4),
      R => '0'
    );
\data_reg[12][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(5),
      Q => \data_reg[12]_55\(5),
      R => '0'
    );
\data_reg[12][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(6),
      Q => \data_reg[12]_55\(6),
      R => '0'
    );
\data_reg[12][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[12][0]_0\(0),
      D => D(7),
      Q => \data_reg[12]_55\(7),
      R => '0'
    );
\data_reg[13][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(0),
      Q => \data_reg[13]_54\(0),
      R => '0'
    );
\data_reg[13][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(1),
      Q => \data_reg[13]_54\(1),
      R => '0'
    );
\data_reg[13][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(2),
      Q => \data_reg[13]_54\(2),
      R => '0'
    );
\data_reg[13][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(3),
      Q => \data_reg[13]_54\(3),
      R => '0'
    );
\data_reg[13][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(4),
      Q => \data_reg[13]_54\(4),
      R => '0'
    );
\data_reg[13][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(5),
      Q => \data_reg[13]_54\(5),
      R => '0'
    );
\data_reg[13][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(6),
      Q => \data_reg[13]_54\(6),
      R => '0'
    );
\data_reg[13][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[13][0]_0\(0),
      D => D(7),
      Q => \data_reg[13]_54\(7),
      R => '0'
    );
\data_reg[14][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(0),
      Q => \data_reg[14]_53\(0),
      R => '0'
    );
\data_reg[14][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(1),
      Q => \data_reg[14]_53\(1),
      R => '0'
    );
\data_reg[14][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(2),
      Q => \data_reg[14]_53\(2),
      R => '0'
    );
\data_reg[14][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(3),
      Q => \data_reg[14]_53\(3),
      R => '0'
    );
\data_reg[14][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(4),
      Q => \data_reg[14]_53\(4),
      R => '0'
    );
\data_reg[14][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(5),
      Q => \data_reg[14]_53\(5),
      R => '0'
    );
\data_reg[14][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(6),
      Q => \data_reg[14]_53\(6),
      R => '0'
    );
\data_reg[14][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[14][0]_0\(0),
      D => D(7),
      Q => \data_reg[14]_53\(7),
      R => '0'
    );
\data_reg[15][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(0),
      Q => \data_reg[15]_52\(0),
      R => '0'
    );
\data_reg[15][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(1),
      Q => \data_reg[15]_52\(1),
      R => '0'
    );
\data_reg[15][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(2),
      Q => \data_reg[15]_52\(2),
      R => '0'
    );
\data_reg[15][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(3),
      Q => \data_reg[15]_52\(3),
      R => '0'
    );
\data_reg[15][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(4),
      Q => \data_reg[15]_52\(4),
      R => '0'
    );
\data_reg[15][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(5),
      Q => \data_reg[15]_52\(5),
      R => '0'
    );
\data_reg[15][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(6),
      Q => \data_reg[15]_52\(6),
      R => '0'
    );
\data_reg[15][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[15][0]_0\(0),
      D => D(7),
      Q => \data_reg[15]_52\(7),
      R => '0'
    );
\data_reg[16][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(0),
      Q => \data_reg[16]_51\(0),
      R => '0'
    );
\data_reg[16][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(1),
      Q => \data_reg[16]_51\(1),
      R => '0'
    );
\data_reg[16][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(2),
      Q => \data_reg[16]_51\(2),
      R => '0'
    );
\data_reg[16][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(3),
      Q => \data_reg[16]_51\(3),
      R => '0'
    );
\data_reg[16][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(4),
      Q => \data_reg[16]_51\(4),
      R => '0'
    );
\data_reg[16][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(5),
      Q => \data_reg[16]_51\(5),
      R => '0'
    );
\data_reg[16][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(6),
      Q => \data_reg[16]_51\(6),
      R => '0'
    );
\data_reg[16][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[16][0]_0\(0),
      D => D(7),
      Q => \data_reg[16]_51\(7),
      R => '0'
    );
\data_reg[17][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(0),
      Q => \data_reg[17]_50\(0),
      R => '0'
    );
\data_reg[17][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(1),
      Q => \data_reg[17]_50\(1),
      R => '0'
    );
\data_reg[17][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(2),
      Q => \data_reg[17]_50\(2),
      R => '0'
    );
\data_reg[17][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(3),
      Q => \data_reg[17]_50\(3),
      R => '0'
    );
\data_reg[17][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(4),
      Q => \data_reg[17]_50\(4),
      R => '0'
    );
\data_reg[17][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(5),
      Q => \data_reg[17]_50\(5),
      R => '0'
    );
\data_reg[17][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(6),
      Q => \data_reg[17]_50\(6),
      R => '0'
    );
\data_reg[17][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[17][0]_0\(0),
      D => D(7),
      Q => \data_reg[17]_50\(7),
      R => '0'
    );
\data_reg[18][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(0),
      Q => \data_reg[18]_49\(0),
      R => '0'
    );
\data_reg[18][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(1),
      Q => \data_reg[18]_49\(1),
      R => '0'
    );
\data_reg[18][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(2),
      Q => \data_reg[18]_49\(2),
      R => '0'
    );
\data_reg[18][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(3),
      Q => \data_reg[18]_49\(3),
      R => '0'
    );
\data_reg[18][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(4),
      Q => \data_reg[18]_49\(4),
      R => '0'
    );
\data_reg[18][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(5),
      Q => \data_reg[18]_49\(5),
      R => '0'
    );
\data_reg[18][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(6),
      Q => \data_reg[18]_49\(6),
      R => '0'
    );
\data_reg[18][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[18][0]_0\(0),
      D => D(7),
      Q => \data_reg[18]_49\(7),
      R => '0'
    );
\data_reg[19][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(0),
      Q => \data_reg[19]_48\(0),
      R => '0'
    );
\data_reg[19][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(1),
      Q => \data_reg[19]_48\(1),
      R => '0'
    );
\data_reg[19][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(2),
      Q => \data_reg[19]_48\(2),
      R => '0'
    );
\data_reg[19][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(3),
      Q => \data_reg[19]_48\(3),
      R => '0'
    );
\data_reg[19][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(4),
      Q => \data_reg[19]_48\(4),
      R => '0'
    );
\data_reg[19][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(5),
      Q => \data_reg[19]_48\(5),
      R => '0'
    );
\data_reg[19][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(6),
      Q => \data_reg[19]_48\(6),
      R => '0'
    );
\data_reg[19][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[19][0]_0\(0),
      D => D(7),
      Q => \data_reg[19]_48\(7),
      R => '0'
    );
\data_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[1][3]_i_1_n_0\,
      D => \data_reg[1][0]_2\,
      Q => \^data_reg[1][0]_0\,
      R => '0'
    );
\data_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[1][3]_i_1_n_0\,
      D => \data[1][1]_i_1_n_0\,
      Q => \data_reg[1]_0\(1),
      R => '0'
    );
\data_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[1][3]_i_1_n_0\,
      D => \data_reg[1][2]_1\,
      Q => \^data_reg[1][2]_0\,
      R => '0'
    );
\data_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[1][3]_i_1_n_0\,
      D => \data_reg[1][3]_0\,
      Q => \data_reg[1]_0\(3),
      R => '0'
    );
\data_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[1][4]_0\,
      Q => \^data_reg[1][7]_0\(0),
      R => '0'
    );
\data_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[1][5]_1\,
      Q => \^data_reg[1][7]_0\(1),
      R => '0'
    );
\data_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[1][6]_0\,
      Q => \^data_reg[1][7]_0\(2),
      R => '0'
    );
\data_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[1][7]_1\,
      Q => \^data_reg[1][7]_0\(3),
      R => '0'
    );
\data_reg[20][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(0),
      Q => \data_reg[20]_47\(0),
      R => '0'
    );
\data_reg[20][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(1),
      Q => \data_reg[20]_47\(1),
      R => '0'
    );
\data_reg[20][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(2),
      Q => \data_reg[20]_47\(2),
      R => '0'
    );
\data_reg[20][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(3),
      Q => \data_reg[20]_47\(3),
      R => '0'
    );
\data_reg[20][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(4),
      Q => \data_reg[20]_47\(4),
      R => '0'
    );
\data_reg[20][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(5),
      Q => \data_reg[20]_47\(5),
      R => '0'
    );
\data_reg[20][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(6),
      Q => \data_reg[20]_47\(6),
      R => '0'
    );
\data_reg[20][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[20][0]_0\(0),
      D => D(7),
      Q => \data_reg[20]_47\(7),
      R => '0'
    );
\data_reg[21][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(0),
      Q => \data_reg[21]_46\(0),
      R => '0'
    );
\data_reg[21][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(1),
      Q => \data_reg[21]_46\(1),
      R => '0'
    );
\data_reg[21][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(2),
      Q => \data_reg[21]_46\(2),
      R => '0'
    );
\data_reg[21][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(3),
      Q => \data_reg[21]_46\(3),
      R => '0'
    );
\data_reg[21][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(4),
      Q => \data_reg[21]_46\(4),
      R => '0'
    );
\data_reg[21][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(5),
      Q => \data_reg[21]_46\(5),
      R => '0'
    );
\data_reg[21][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(6),
      Q => \data_reg[21]_46\(6),
      R => '0'
    );
\data_reg[21][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[21][0]_0\(0),
      D => D(7),
      Q => \data_reg[21]_46\(7),
      R => '0'
    );
\data_reg[22][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(0),
      Q => \data_reg[22]_45\(0),
      R => '0'
    );
\data_reg[22][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(1),
      Q => \data_reg[22]_45\(1),
      R => '0'
    );
\data_reg[22][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(2),
      Q => \data_reg[22]_45\(2),
      R => '0'
    );
\data_reg[22][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(3),
      Q => \data_reg[22]_45\(3),
      R => '0'
    );
\data_reg[22][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(4),
      Q => \data_reg[22]_45\(4),
      R => '0'
    );
\data_reg[22][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(5),
      Q => \data_reg[22]_45\(5),
      R => '0'
    );
\data_reg[22][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(6),
      Q => \data_reg[22]_45\(6),
      R => '0'
    );
\data_reg[22][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[22][0]_0\(0),
      D => D(7),
      Q => \data_reg[22]_45\(7),
      R => '0'
    );
\data_reg[23][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23]0\,
      D => D(0),
      Q => \data_reg[23]_44\(0),
      R => '0'
    );
\data_reg[23][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23]0\,
      D => D(1),
      Q => \data_reg[23]_44\(1),
      R => '0'
    );
\data_reg[23][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23]0\,
      D => D(2),
      Q => \data_reg[23]_44\(2),
      R => '0'
    );
\data_reg[23][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23]0\,
      D => D(3),
      Q => \data_reg[23]_44\(3),
      R => '0'
    );
\data_reg[23][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23]0\,
      D => D(4),
      Q => \data_reg[23]_44\(4),
      R => '0'
    );
\data_reg[23][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23]0\,
      D => D(5),
      Q => \data_reg[23]_44\(5),
      R => '0'
    );
\data_reg[23][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23]0\,
      D => D(6),
      Q => \data_reg[23]_44\(6),
      R => '0'
    );
\data_reg[23][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[23]0\,
      D => D(7),
      Q => \data_reg[23]_44\(7),
      R => '0'
    );
\data_reg[24][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(0),
      Q => \data_reg[24]_43\(0),
      R => '0'
    );
\data_reg[24][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(1),
      Q => \data_reg[24]_43\(1),
      R => '0'
    );
\data_reg[24][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(2),
      Q => \data_reg[24]_43\(2),
      R => '0'
    );
\data_reg[24][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(3),
      Q => \data_reg[24]_43\(3),
      R => '0'
    );
\data_reg[24][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(4),
      Q => \data_reg[24]_43\(4),
      R => '0'
    );
\data_reg[24][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(5),
      Q => \data_reg[24]_43\(5),
      R => '0'
    );
\data_reg[24][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(6),
      Q => \data_reg[24]_43\(6),
      R => '0'
    );
\data_reg[24][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[24][0]_0\(0),
      D => D(7),
      Q => \data_reg[24]_43\(7),
      R => '0'
    );
\data_reg[25][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(0),
      Q => \data_reg[25]_42\(0),
      R => '0'
    );
\data_reg[25][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(1),
      Q => \data_reg[25]_42\(1),
      R => '0'
    );
\data_reg[25][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(2),
      Q => \data_reg[25]_42\(2),
      R => '0'
    );
\data_reg[25][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(3),
      Q => \data_reg[25]_42\(3),
      R => '0'
    );
\data_reg[25][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(4),
      Q => \data_reg[25]_42\(4),
      R => '0'
    );
\data_reg[25][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(5),
      Q => \data_reg[25]_42\(5),
      R => '0'
    );
\data_reg[25][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(6),
      Q => \data_reg[25]_42\(6),
      R => '0'
    );
\data_reg[25][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[25][0]_0\(0),
      D => D(7),
      Q => \data_reg[25]_42\(7),
      R => '0'
    );
\data_reg[26][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26][0]_0\(0),
      D => D(0),
      Q => \data_reg[26]_41\(0),
      R => '0'
    );
\data_reg[26][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26][0]_0\(0),
      D => D(1),
      Q => \data_reg[26]_41\(1),
      R => '0'
    );
\data_reg[26][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26][0]_0\(0),
      D => D(2),
      Q => \data_reg[26]_41\(2),
      R => '0'
    );
\data_reg[26][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26][0]_0\(0),
      D => D(3),
      Q => \data_reg[26]_41\(3),
      R => '0'
    );
\data_reg[26][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26][0]_0\(0),
      D => D(4),
      Q => \data_reg[26]_41\(4),
      R => '0'
    );
\data_reg[26][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26][0]_0\(0),
      D => D(5),
      Q => \data_reg[26]_41\(5),
      R => '0'
    );
\data_reg[26][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26][0]_0\(0),
      D => D(6),
      Q => \data_reg[26]_41\(6),
      R => '0'
    );
\data_reg[26][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[26][0]_0\(0),
      D => D(7),
      Q => \data_reg[26]_41\(7),
      R => '0'
    );
\data_reg[27][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(0),
      Q => \data_reg[27]_40\(0),
      R => '0'
    );
\data_reg[27][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(1),
      Q => \data_reg[27]_40\(1),
      R => '0'
    );
\data_reg[27][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(2),
      Q => \data_reg[27]_40\(2),
      R => '0'
    );
\data_reg[27][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(3),
      Q => \data_reg[27]_40\(3),
      R => '0'
    );
\data_reg[27][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(4),
      Q => \data_reg[27]_40\(4),
      R => '0'
    );
\data_reg[27][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(5),
      Q => \data_reg[27]_40\(5),
      R => '0'
    );
\data_reg[27][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(6),
      Q => \data_reg[27]_40\(6),
      R => '0'
    );
\data_reg[27][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[27][0]_0\(0),
      D => D(7),
      Q => \data_reg[27]_40\(7),
      R => '0'
    );
\data_reg[28][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(0),
      Q => \data_reg[28]_39\(0),
      R => '0'
    );
\data_reg[28][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(1),
      Q => \data_reg[28]_39\(1),
      R => '0'
    );
\data_reg[28][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(2),
      Q => \data_reg[28]_39\(2),
      R => '0'
    );
\data_reg[28][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(3),
      Q => \data_reg[28]_39\(3),
      R => '0'
    );
\data_reg[28][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(4),
      Q => \data_reg[28]_39\(4),
      R => '0'
    );
\data_reg[28][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(5),
      Q => \data_reg[28]_39\(5),
      R => '0'
    );
\data_reg[28][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(6),
      Q => \data_reg[28]_39\(6),
      R => '0'
    );
\data_reg[28][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[28]0\,
      D => D(7),
      Q => \data_reg[28]_39\(7),
      R => '0'
    );
\data_reg[29][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(0),
      Q => \data_reg[29]_38\(0),
      R => '0'
    );
\data_reg[29][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(1),
      Q => \data_reg[29]_38\(1),
      R => '0'
    );
\data_reg[29][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(2),
      Q => \data_reg[29]_38\(2),
      R => '0'
    );
\data_reg[29][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(3),
      Q => \data_reg[29]_38\(3),
      R => '0'
    );
\data_reg[29][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(4),
      Q => \data_reg[29]_38\(4),
      R => '0'
    );
\data_reg[29][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(5),
      Q => \data_reg[29]_38\(5),
      R => '0'
    );
\data_reg[29][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(6),
      Q => \data_reg[29]_38\(6),
      R => '0'
    );
\data_reg[29][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[29][0]_0\(0),
      D => D(7),
      Q => \data_reg[29]_38\(7),
      R => '0'
    );
\data_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[2][3]_i_1_n_0\,
      D => \data_reg[2][0]_2\,
      Q => \^data_reg[2][0]_0\,
      R => '0'
    );
\data_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[2][3]_i_1_n_0\,
      D => \data_reg[2][1]_0\,
      Q => \data_reg_n_0_[2][1]\,
      R => '0'
    );
\data_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[2][3]_i_1_n_0\,
      D => \data_reg[2][2]_2\,
      Q => \data_reg_n_0_[2][2]\,
      R => '0'
    );
\data_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[2][3]_i_1_n_0\,
      D => \data_reg[2][3]_0\,
      Q => \data_reg_n_0_[2][3]\,
      R => '0'
    );
\data_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[2][4]_2\,
      Q => \^data_reg[2][4]_0\,
      R => '0'
    );
\data_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[2][5]_1\,
      Q => \^data_reg[2][5]_0\,
      R => '0'
    );
\data_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[2][6]_1\,
      Q => \^data_reg[2][6]_0\,
      R => '0'
    );
\data_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[2][7]_1\,
      Q => \^data_reg[2][7]_0\,
      R => '0'
    );
\data_reg[30][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(0),
      Q => \data_reg[30]_37\(0),
      R => '0'
    );
\data_reg[30][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(1),
      Q => \data_reg[30]_37\(1),
      R => '0'
    );
\data_reg[30][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(2),
      Q => \data_reg[30]_37\(2),
      R => '0'
    );
\data_reg[30][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(3),
      Q => \data_reg[30]_37\(3),
      R => '0'
    );
\data_reg[30][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(4),
      Q => \data_reg[30]_37\(4),
      R => '0'
    );
\data_reg[30][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(5),
      Q => \data_reg[30]_37\(5),
      R => '0'
    );
\data_reg[30][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(6),
      Q => \data_reg[30]_37\(6),
      R => '0'
    );
\data_reg[30][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[30][0]_0\(0),
      D => D(7),
      Q => \data_reg[30]_37\(7),
      R => '0'
    );
\data_reg[31][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(0),
      Q => \data_reg[31]_36\(0),
      R => '0'
    );
\data_reg[31][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(1),
      Q => \data_reg[31]_36\(1),
      R => '0'
    );
\data_reg[31][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(2),
      Q => \data_reg[31]_36\(2),
      R => '0'
    );
\data_reg[31][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(3),
      Q => \data_reg[31]_36\(3),
      R => '0'
    );
\data_reg[31][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(4),
      Q => \data_reg[31]_36\(4),
      R => '0'
    );
\data_reg[31][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(5),
      Q => \data_reg[31]_36\(5),
      R => '0'
    );
\data_reg[31][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(6),
      Q => \data_reg[31]_36\(6),
      R => '0'
    );
\data_reg[31][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[31][0]_0\(0),
      D => D(7),
      Q => \data_reg[31]_36\(7),
      R => '0'
    );
\data_reg[32][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(0),
      Q => \data_reg[32]_35\(0),
      R => '0'
    );
\data_reg[32][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(1),
      Q => \data_reg[32]_35\(1),
      R => '0'
    );
\data_reg[32][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(2),
      Q => \data_reg[32]_35\(2),
      R => '0'
    );
\data_reg[32][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(3),
      Q => \data_reg[32]_35\(3),
      R => '0'
    );
\data_reg[32][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(4),
      Q => \data_reg[32]_35\(4),
      R => '0'
    );
\data_reg[32][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(5),
      Q => \data_reg[32]_35\(5),
      R => '0'
    );
\data_reg[32][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(6),
      Q => \data_reg[32]_35\(6),
      R => '0'
    );
\data_reg[32][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[32][0]_0\(0),
      D => D(7),
      Q => \data_reg[32]_35\(7),
      R => '0'
    );
\data_reg[33][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(0),
      Q => \data_reg[33]_34\(0),
      R => '0'
    );
\data_reg[33][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(1),
      Q => \data_reg[33]_34\(1),
      R => '0'
    );
\data_reg[33][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(2),
      Q => \data_reg[33]_34\(2),
      R => '0'
    );
\data_reg[33][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(3),
      Q => \data_reg[33]_34\(3),
      R => '0'
    );
\data_reg[33][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(4),
      Q => \data_reg[33]_34\(4),
      R => '0'
    );
\data_reg[33][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(5),
      Q => \data_reg[33]_34\(5),
      R => '0'
    );
\data_reg[33][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(6),
      Q => \data_reg[33]_34\(6),
      R => '0'
    );
\data_reg[33][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[33][0]_0\(0),
      D => D(7),
      Q => \data_reg[33]_34\(7),
      R => '0'
    );
\data_reg[34][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(0),
      Q => \data_reg[34]_33\(0),
      R => '0'
    );
\data_reg[34][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(1),
      Q => \data_reg[34]_33\(1),
      R => '0'
    );
\data_reg[34][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(2),
      Q => \data_reg[34]_33\(2),
      R => '0'
    );
\data_reg[34][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(3),
      Q => \data_reg[34]_33\(3),
      R => '0'
    );
\data_reg[34][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(4),
      Q => \data_reg[34]_33\(4),
      R => '0'
    );
\data_reg[34][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(5),
      Q => \data_reg[34]_33\(5),
      R => '0'
    );
\data_reg[34][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(6),
      Q => \data_reg[34]_33\(6),
      R => '0'
    );
\data_reg[34][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[34][0]_0\(0),
      D => D(7),
      Q => \data_reg[34]_33\(7),
      R => '0'
    );
\data_reg[35][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(0),
      Q => \data_reg[35]_32\(0),
      R => '0'
    );
\data_reg[35][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(1),
      Q => \data_reg[35]_32\(1),
      R => '0'
    );
\data_reg[35][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(2),
      Q => \data_reg[35]_32\(2),
      R => '0'
    );
\data_reg[35][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(3),
      Q => \data_reg[35]_32\(3),
      R => '0'
    );
\data_reg[35][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(4),
      Q => \data_reg[35]_32\(4),
      R => '0'
    );
\data_reg[35][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(5),
      Q => \data_reg[35]_32\(5),
      R => '0'
    );
\data_reg[35][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(6),
      Q => \data_reg[35]_32\(6),
      R => '0'
    );
\data_reg[35][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[35][0]_0\(0),
      D => D(7),
      Q => \data_reg[35]_32\(7),
      R => '0'
    );
\data_reg[36][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(0),
      Q => \data_reg[36]_31\(0),
      R => '0'
    );
\data_reg[36][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(1),
      Q => \data_reg[36]_31\(1),
      R => '0'
    );
\data_reg[36][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(2),
      Q => \data_reg[36]_31\(2),
      R => '0'
    );
\data_reg[36][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(3),
      Q => \data_reg[36]_31\(3),
      R => '0'
    );
\data_reg[36][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(4),
      Q => \data_reg[36]_31\(4),
      R => '0'
    );
\data_reg[36][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(5),
      Q => \data_reg[36]_31\(5),
      R => '0'
    );
\data_reg[36][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(6),
      Q => \data_reg[36]_31\(6),
      R => '0'
    );
\data_reg[36][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[36][0]_0\(0),
      D => D(7),
      Q => \data_reg[36]_31\(7),
      R => '0'
    );
\data_reg[37][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(0),
      Q => \data_reg[37]_30\(0),
      R => '0'
    );
\data_reg[37][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(1),
      Q => \data_reg[37]_30\(1),
      R => '0'
    );
\data_reg[37][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(2),
      Q => \data_reg[37]_30\(2),
      R => '0'
    );
\data_reg[37][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(3),
      Q => \data_reg[37]_30\(3),
      R => '0'
    );
\data_reg[37][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(4),
      Q => \data_reg[37]_30\(4),
      R => '0'
    );
\data_reg[37][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(5),
      Q => \data_reg[37]_30\(5),
      R => '0'
    );
\data_reg[37][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(6),
      Q => \data_reg[37]_30\(6),
      R => '0'
    );
\data_reg[37][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[37][0]_0\(0),
      D => D(7),
      Q => \data_reg[37]_30\(7),
      R => '0'
    );
\data_reg[38][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(0),
      Q => \data_reg[38]_29\(0),
      R => '0'
    );
\data_reg[38][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(1),
      Q => \data_reg[38]_29\(1),
      R => '0'
    );
\data_reg[38][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(2),
      Q => \data_reg[38]_29\(2),
      R => '0'
    );
\data_reg[38][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(3),
      Q => \data_reg[38]_29\(3),
      R => '0'
    );
\data_reg[38][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(4),
      Q => \data_reg[38]_29\(4),
      R => '0'
    );
\data_reg[38][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(5),
      Q => \data_reg[38]_29\(5),
      R => '0'
    );
\data_reg[38][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(6),
      Q => \data_reg[38]_29\(6),
      R => '0'
    );
\data_reg[38][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[38][0]_0\(0),
      D => D(7),
      Q => \data_reg[38]_29\(7),
      R => '0'
    );
\data_reg[39][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(0),
      Q => \data_reg[39]_28\(0),
      R => '0'
    );
\data_reg[39][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(1),
      Q => \data_reg[39]_28\(1),
      R => '0'
    );
\data_reg[39][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(2),
      Q => \data_reg[39]_28\(2),
      R => '0'
    );
\data_reg[39][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(3),
      Q => \data_reg[39]_28\(3),
      R => '0'
    );
\data_reg[39][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(4),
      Q => \data_reg[39]_28\(4),
      R => '0'
    );
\data_reg[39][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(5),
      Q => \data_reg[39]_28\(5),
      R => '0'
    );
\data_reg[39][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(6),
      Q => \data_reg[39]_28\(6),
      R => '0'
    );
\data_reg[39][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[39][0]_0\(0),
      D => D(7),
      Q => \data_reg[39]_28\(7),
      R => '0'
    );
\data_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[3][0]_2\,
      Q => \^data_reg[3][0]_0\,
      R => '0'
    );
\data_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[3][1]_1\,
      Q => \^data_reg[3][1]_0\,
      R => '0'
    );
\data_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[3][2]_2\,
      Q => \^data_reg[3][2]_0\,
      R => '0'
    );
\data_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[3][5]_0\,
      D => D(3),
      Q => \data_reg[3]_3\(3),
      R => '0'
    );
\data_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[3][5]_0\,
      D => D(4),
      Q => \data_reg[3]_3\(4),
      R => '0'
    );
\data_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[3][5]_0\,
      D => D(5),
      Q => \data_reg[3]_3\(5),
      R => '0'
    );
\data_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[3][5]_0\,
      D => D(6),
      Q => \data_reg[3]_3\(6),
      R => '0'
    );
\data_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[3][5]_0\,
      D => D(7),
      Q => \data_reg[3]_3\(7),
      R => '0'
    );
\data_reg[40][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(0),
      Q => \data_reg[40]_27\(0),
      R => '0'
    );
\data_reg[40][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(1),
      Q => \data_reg[40]_27\(1),
      R => '0'
    );
\data_reg[40][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(2),
      Q => \data_reg[40]_27\(2),
      R => '0'
    );
\data_reg[40][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(3),
      Q => \data_reg[40]_27\(3),
      R => '0'
    );
\data_reg[40][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(4),
      Q => \data_reg[40]_27\(4),
      R => '0'
    );
\data_reg[40][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(5),
      Q => \data_reg[40]_27\(5),
      R => '0'
    );
\data_reg[40][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(6),
      Q => \data_reg[40]_27\(6),
      R => '0'
    );
\data_reg[40][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[40][0]_0\(0),
      D => D(7),
      Q => \data_reg[40]_27\(7),
      R => '0'
    );
\data_reg[41][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(0),
      Q => \data_reg[41]_26\(0),
      R => '0'
    );
\data_reg[41][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(1),
      Q => \data_reg[41]_26\(1),
      R => '0'
    );
\data_reg[41][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(2),
      Q => \data_reg[41]_26\(2),
      R => '0'
    );
\data_reg[41][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(3),
      Q => \data_reg[41]_26\(3),
      R => '0'
    );
\data_reg[41][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(4),
      Q => \data_reg[41]_26\(4),
      R => '0'
    );
\data_reg[41][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(5),
      Q => \data_reg[41]_26\(5),
      R => '0'
    );
\data_reg[41][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(6),
      Q => \data_reg[41]_26\(6),
      R => '0'
    );
\data_reg[41][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[41][0]_0\(0),
      D => D(7),
      Q => \data_reg[41]_26\(7),
      R => '0'
    );
\data_reg[42][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(0),
      Q => \data_reg[42]_25\(0),
      R => '0'
    );
\data_reg[42][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(1),
      Q => \data_reg[42]_25\(1),
      R => '0'
    );
\data_reg[42][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(2),
      Q => \data_reg[42]_25\(2),
      R => '0'
    );
\data_reg[42][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(3),
      Q => \data_reg[42]_25\(3),
      R => '0'
    );
\data_reg[42][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(4),
      Q => \data_reg[42]_25\(4),
      R => '0'
    );
\data_reg[42][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(5),
      Q => \data_reg[42]_25\(5),
      R => '0'
    );
\data_reg[42][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(6),
      Q => \data_reg[42]_25\(6),
      R => '0'
    );
\data_reg[42][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[42][0]_0\(0),
      D => D(7),
      Q => \data_reg[42]_25\(7),
      R => '0'
    );
\data_reg[43][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(0),
      Q => \data_reg[43]_24\(0),
      R => '0'
    );
\data_reg[43][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(1),
      Q => \data_reg[43]_24\(1),
      R => '0'
    );
\data_reg[43][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(2),
      Q => \data_reg[43]_24\(2),
      R => '0'
    );
\data_reg[43][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(3),
      Q => \data_reg[43]_24\(3),
      R => '0'
    );
\data_reg[43][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(4),
      Q => \data_reg[43]_24\(4),
      R => '0'
    );
\data_reg[43][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(5),
      Q => \data_reg[43]_24\(5),
      R => '0'
    );
\data_reg[43][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(6),
      Q => \data_reg[43]_24\(6),
      R => '0'
    );
\data_reg[43][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[43][0]_0\(0),
      D => D(7),
      Q => \data_reg[43]_24\(7),
      R => '0'
    );
\data_reg[44][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(0),
      Q => \data_reg[44]_23\(0),
      R => '0'
    );
\data_reg[44][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(1),
      Q => \data_reg[44]_23\(1),
      R => '0'
    );
\data_reg[44][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(2),
      Q => \data_reg[44]_23\(2),
      R => '0'
    );
\data_reg[44][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(3),
      Q => \data_reg[44]_23\(3),
      R => '0'
    );
\data_reg[44][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(4),
      Q => \data_reg[44]_23\(4),
      R => '0'
    );
\data_reg[44][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(5),
      Q => \data_reg[44]_23\(5),
      R => '0'
    );
\data_reg[44][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(6),
      Q => \data_reg[44]_23\(6),
      R => '0'
    );
\data_reg[44][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[44][0]_0\(0),
      D => D(7),
      Q => \data_reg[44]_23\(7),
      R => '0'
    );
\data_reg[45][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(0),
      Q => \data_reg[45]_22\(0),
      R => '0'
    );
\data_reg[45][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(1),
      Q => \data_reg[45]_22\(1),
      R => '0'
    );
\data_reg[45][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(2),
      Q => \data_reg[45]_22\(2),
      R => '0'
    );
\data_reg[45][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(3),
      Q => \data_reg[45]_22\(3),
      R => '0'
    );
\data_reg[45][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(4),
      Q => \data_reg[45]_22\(4),
      R => '0'
    );
\data_reg[45][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(5),
      Q => \data_reg[45]_22\(5),
      R => '0'
    );
\data_reg[45][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(6),
      Q => \data_reg[45]_22\(6),
      R => '0'
    );
\data_reg[45][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[45][0]_0\(0),
      D => D(7),
      Q => \data_reg[45]_22\(7),
      R => '0'
    );
\data_reg[46][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(0),
      Q => \data_reg[46]_21\(0),
      R => '0'
    );
\data_reg[46][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(1),
      Q => \data_reg[46]_21\(1),
      R => '0'
    );
\data_reg[46][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(2),
      Q => \data_reg[46]_21\(2),
      R => '0'
    );
\data_reg[46][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(3),
      Q => \data_reg[46]_21\(3),
      R => '0'
    );
\data_reg[46][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(4),
      Q => \data_reg[46]_21\(4),
      R => '0'
    );
\data_reg[46][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(5),
      Q => \data_reg[46]_21\(5),
      R => '0'
    );
\data_reg[46][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(6),
      Q => \data_reg[46]_21\(6),
      R => '0'
    );
\data_reg[46][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[46][0]_0\(0),
      D => D(7),
      Q => \data_reg[46]_21\(7),
      R => '0'
    );
\data_reg[47][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(0),
      Q => \data_reg[47]_20\(0),
      R => '0'
    );
\data_reg[47][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(1),
      Q => \data_reg[47]_20\(1),
      R => '0'
    );
\data_reg[47][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(2),
      Q => \data_reg[47]_20\(2),
      R => '0'
    );
\data_reg[47][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(3),
      Q => \data_reg[47]_20\(3),
      R => '0'
    );
\data_reg[47][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(4),
      Q => \data_reg[47]_20\(4),
      R => '0'
    );
\data_reg[47][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(5),
      Q => \data_reg[47]_20\(5),
      R => '0'
    );
\data_reg[47][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(6),
      Q => \data_reg[47]_20\(6),
      R => '0'
    );
\data_reg[47][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[47][0]_0\(0),
      D => D(7),
      Q => \data_reg[47]_20\(7),
      R => '0'
    );
\data_reg[48][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(0),
      Q => \data_reg[48]_19\(0),
      R => '0'
    );
\data_reg[48][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(1),
      Q => \data_reg[48]_19\(1),
      R => '0'
    );
\data_reg[48][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(2),
      Q => \data_reg[48]_19\(2),
      R => '0'
    );
\data_reg[48][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(3),
      Q => \data_reg[48]_19\(3),
      R => '0'
    );
\data_reg[48][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(4),
      Q => \data_reg[48]_19\(4),
      R => '0'
    );
\data_reg[48][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(5),
      Q => \data_reg[48]_19\(5),
      R => '0'
    );
\data_reg[48][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(6),
      Q => \data_reg[48]_19\(6),
      R => '0'
    );
\data_reg[48][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[48][0]_0\(0),
      D => D(7),
      Q => \data_reg[48]_19\(7),
      R => '0'
    );
\data_reg[49][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(0),
      Q => \data_reg[49]_18\(0),
      R => '0'
    );
\data_reg[49][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(1),
      Q => \data_reg[49]_18\(1),
      R => '0'
    );
\data_reg[49][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(2),
      Q => \data_reg[49]_18\(2),
      R => '0'
    );
\data_reg[49][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(3),
      Q => \data_reg[49]_18\(3),
      R => '0'
    );
\data_reg[49][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(4),
      Q => \data_reg[49]_18\(4),
      R => '0'
    );
\data_reg[49][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(5),
      Q => \data_reg[49]_18\(5),
      R => '0'
    );
\data_reg[49][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(6),
      Q => \data_reg[49]_18\(6),
      R => '0'
    );
\data_reg[49][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[49][0]_0\(0),
      D => D(7),
      Q => \data_reg[49]_18\(7),
      R => '0'
    );
\data_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^wr_reg_o_reg[2]\,
      D => \data_reg[4][0]_1\,
      Q => \^data_reg[4][0]_0\,
      R => '0'
    );
\data_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^wr_reg_o_reg[2]\,
      D => \data[4][1]_i_1_n_0\,
      Q => \data_reg_n_0_[4][1]\,
      R => '0'
    );
\data_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^wr_reg_o_reg[2]\,
      D => \data_reg[4][2]_1\,
      Q => \data_reg_n_0_[4][2]\,
      R => '0'
    );
\data_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^wr_reg_o_reg[2]\,
      D => \data[4][3]_i_2_n_0\,
      Q => \data_reg_n_0_[4][3]\,
      R => '0'
    );
\data_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[4][4]_1\,
      Q => \^data_reg[4][4]_0\,
      R => '0'
    );
\data_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[4][5]_1\,
      Q => \^data_reg[4][5]_0\,
      R => '0'
    );
\data_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[4][6]_1\,
      Q => \^data_reg[4][6]_0\,
      R => '0'
    );
\data_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[4][7]_1\,
      Q => \^data_reg[4][7]_0\,
      R => '0'
    );
\data_reg[50][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(0),
      Q => \data_reg[50]_17\(0),
      R => '0'
    );
\data_reg[50][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(1),
      Q => \data_reg[50]_17\(1),
      R => '0'
    );
\data_reg[50][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(2),
      Q => \data_reg[50]_17\(2),
      R => '0'
    );
\data_reg[50][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(3),
      Q => \data_reg[50]_17\(3),
      R => '0'
    );
\data_reg[50][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(4),
      Q => \data_reg[50]_17\(4),
      R => '0'
    );
\data_reg[50][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(5),
      Q => \data_reg[50]_17\(5),
      R => '0'
    );
\data_reg[50][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(6),
      Q => \data_reg[50]_17\(6),
      R => '0'
    );
\data_reg[50][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[50][0]_0\(0),
      D => D(7),
      Q => \data_reg[50]_17\(7),
      R => '0'
    );
\data_reg[51][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(0),
      Q => \data_reg[51]_16\(0),
      R => '0'
    );
\data_reg[51][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(1),
      Q => \data_reg[51]_16\(1),
      R => '0'
    );
\data_reg[51][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(2),
      Q => \data_reg[51]_16\(2),
      R => '0'
    );
\data_reg[51][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(3),
      Q => \data_reg[51]_16\(3),
      R => '0'
    );
\data_reg[51][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(4),
      Q => \data_reg[51]_16\(4),
      R => '0'
    );
\data_reg[51][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(5),
      Q => \data_reg[51]_16\(5),
      R => '0'
    );
\data_reg[51][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(6),
      Q => \data_reg[51]_16\(6),
      R => '0'
    );
\data_reg[51][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[51][0]_0\(0),
      D => D(7),
      Q => \data_reg[51]_16\(7),
      R => '0'
    );
\data_reg[52][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(0),
      Q => \data_reg[52]_15\(0),
      R => '0'
    );
\data_reg[52][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(1),
      Q => \data_reg[52]_15\(1),
      R => '0'
    );
\data_reg[52][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(2),
      Q => \data_reg[52]_15\(2),
      R => '0'
    );
\data_reg[52][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(3),
      Q => \data_reg[52]_15\(3),
      R => '0'
    );
\data_reg[52][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(4),
      Q => \data_reg[52]_15\(4),
      R => '0'
    );
\data_reg[52][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(5),
      Q => \data_reg[52]_15\(5),
      R => '0'
    );
\data_reg[52][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(6),
      Q => \data_reg[52]_15\(6),
      R => '0'
    );
\data_reg[52][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[52][0]_0\(0),
      D => D(7),
      Q => \data_reg[52]_15\(7),
      R => '0'
    );
\data_reg[53][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(0),
      Q => \data_reg[53]_14\(0),
      R => '0'
    );
\data_reg[53][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(1),
      Q => \data_reg[53]_14\(1),
      R => '0'
    );
\data_reg[53][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(2),
      Q => \data_reg[53]_14\(2),
      R => '0'
    );
\data_reg[53][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(3),
      Q => \data_reg[53]_14\(3),
      R => '0'
    );
\data_reg[53][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(4),
      Q => \data_reg[53]_14\(4),
      R => '0'
    );
\data_reg[53][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(5),
      Q => \data_reg[53]_14\(5),
      R => '0'
    );
\data_reg[53][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(6),
      Q => \data_reg[53]_14\(6),
      R => '0'
    );
\data_reg[53][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[53][0]_0\(0),
      D => D(7),
      Q => \data_reg[53]_14\(7),
      R => '0'
    );
\data_reg[54][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(0),
      Q => \data_reg[54]_13\(0),
      R => '0'
    );
\data_reg[54][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(1),
      Q => \data_reg[54]_13\(1),
      R => '0'
    );
\data_reg[54][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(2),
      Q => \data_reg[54]_13\(2),
      R => '0'
    );
\data_reg[54][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(3),
      Q => \data_reg[54]_13\(3),
      R => '0'
    );
\data_reg[54][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(4),
      Q => \data_reg[54]_13\(4),
      R => '0'
    );
\data_reg[54][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(5),
      Q => \data_reg[54]_13\(5),
      R => '0'
    );
\data_reg[54][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(6),
      Q => \data_reg[54]_13\(6),
      R => '0'
    );
\data_reg[54][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[54][0]_0\(0),
      D => D(7),
      Q => \data_reg[54]_13\(7),
      R => '0'
    );
\data_reg[55][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(0),
      Q => \data_reg[55]_12\(0),
      R => '0'
    );
\data_reg[55][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(1),
      Q => \data_reg[55]_12\(1),
      R => '0'
    );
\data_reg[55][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(2),
      Q => \data_reg[55]_12\(2),
      R => '0'
    );
\data_reg[55][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(3),
      Q => \data_reg[55]_12\(3),
      R => '0'
    );
\data_reg[55][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(4),
      Q => \data_reg[55]_12\(4),
      R => '0'
    );
\data_reg[55][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(5),
      Q => \data_reg[55]_12\(5),
      R => '0'
    );
\data_reg[55][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(6),
      Q => \data_reg[55]_12\(6),
      R => '0'
    );
\data_reg[55][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[55][0]_0\(0),
      D => D(7),
      Q => \data_reg[55]_12\(7),
      R => '0'
    );
\data_reg[56][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(0),
      Q => \data_reg[56]_11\(0),
      R => '0'
    );
\data_reg[56][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(1),
      Q => \data_reg[56]_11\(1),
      R => '0'
    );
\data_reg[56][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(2),
      Q => \data_reg[56]_11\(2),
      R => '0'
    );
\data_reg[56][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(3),
      Q => \data_reg[56]_11\(3),
      R => '0'
    );
\data_reg[56][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(4),
      Q => \data_reg[56]_11\(4),
      R => '0'
    );
\data_reg[56][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(5),
      Q => \data_reg[56]_11\(5),
      R => '0'
    );
\data_reg[56][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(6),
      Q => \data_reg[56]_11\(6),
      R => '0'
    );
\data_reg[56][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[56][0]_0\(0),
      D => D(7),
      Q => \data_reg[56]_11\(7),
      R => '0'
    );
\data_reg[57][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(0),
      Q => \data_reg[57]_10\(0),
      R => '0'
    );
\data_reg[57][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(1),
      Q => \data_reg[57]_10\(1),
      R => '0'
    );
\data_reg[57][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(2),
      Q => \data_reg[57]_10\(2),
      R => '0'
    );
\data_reg[57][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(3),
      Q => \data_reg[57]_10\(3),
      R => '0'
    );
\data_reg[57][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(4),
      Q => \data_reg[57]_10\(4),
      R => '0'
    );
\data_reg[57][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(5),
      Q => \data_reg[57]_10\(5),
      R => '0'
    );
\data_reg[57][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(6),
      Q => \data_reg[57]_10\(6),
      R => '0'
    );
\data_reg[57][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[57][0]_0\(0),
      D => D(7),
      Q => \data_reg[57]_10\(7),
      R => '0'
    );
\data_reg[58][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(0),
      Q => \data_reg[58]_9\(0),
      R => '0'
    );
\data_reg[58][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(1),
      Q => \data_reg[58]_9\(1),
      R => '0'
    );
\data_reg[58][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(2),
      Q => \data_reg[58]_9\(2),
      R => '0'
    );
\data_reg[58][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(3),
      Q => \data_reg[58]_9\(3),
      R => '0'
    );
\data_reg[58][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(4),
      Q => \data_reg[58]_9\(4),
      R => '0'
    );
\data_reg[58][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(5),
      Q => \data_reg[58]_9\(5),
      R => '0'
    );
\data_reg[58][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(6),
      Q => \data_reg[58]_9\(6),
      R => '0'
    );
\data_reg[58][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[58][0]_0\(0),
      D => D(7),
      Q => \data_reg[58]_9\(7),
      R => '0'
    );
\data_reg[59][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(0),
      Q => \data_reg[59]_8\(0),
      R => '0'
    );
\data_reg[59][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(1),
      Q => \data_reg[59]_8\(1),
      R => '0'
    );
\data_reg[59][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(2),
      Q => \data_reg[59]_8\(2),
      R => '0'
    );
\data_reg[59][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(3),
      Q => \data_reg[59]_8\(3),
      R => '0'
    );
\data_reg[59][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(4),
      Q => \data_reg[59]_8\(4),
      R => '0'
    );
\data_reg[59][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(5),
      Q => \data_reg[59]_8\(5),
      R => '0'
    );
\data_reg[59][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(6),
      Q => \data_reg[59]_8\(6),
      R => '0'
    );
\data_reg[59][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[59][0]_0\(0),
      D => D(7),
      Q => \data_reg[59]_8\(7),
      R => '0'
    );
\data_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[5][3]_i_1_n_0\,
      D => \data_reg[5][0]_2\,
      Q => \^data_reg[5][0]_0\,
      R => '0'
    );
\data_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[5][3]_i_1_n_0\,
      D => \data_reg[5][1]_1\,
      Q => \data_reg_n_0_[5][1]\,
      R => '0'
    );
\data_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[5][3]_i_1_n_0\,
      D => \data_reg[5][2]_2\,
      Q => \^data_reg[5][2]_0\,
      R => '0'
    );
\data_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[5][3]_i_1_n_0\,
      D => \data_reg[5][3]_3\,
      Q => \data_reg_n_0_[5][3]\,
      R => '0'
    );
\data_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[5][4]_1\,
      Q => \^data_reg[5][4]_0\,
      R => '0'
    );
\data_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[5][5]_1\,
      Q => \^data_reg[5][5]_0\,
      R => '0'
    );
\data_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[5][6]_1\,
      Q => \^data_reg[5][6]_0\,
      R => '0'
    );
\data_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \data_reg[5][7]_1\,
      Q => \^data_reg[5][7]_0\,
      R => '0'
    );
\data_reg[60][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(0),
      Q => \data_reg[60]_7\(0),
      R => '0'
    );
\data_reg[60][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(1),
      Q => \data_reg[60]_7\(1),
      R => '0'
    );
\data_reg[60][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(2),
      Q => \data_reg[60]_7\(2),
      R => '0'
    );
\data_reg[60][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(3),
      Q => \data_reg[60]_7\(3),
      R => '0'
    );
\data_reg[60][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(4),
      Q => \data_reg[60]_7\(4),
      R => '0'
    );
\data_reg[60][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(5),
      Q => \data_reg[60]_7\(5),
      R => '0'
    );
\data_reg[60][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(6),
      Q => \data_reg[60]_7\(6),
      R => '0'
    );
\data_reg[60][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[60][0]_0\(0),
      D => D(7),
      Q => \data_reg[60]_7\(7),
      R => '0'
    );
\data_reg[61][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(0),
      Q => \data_reg[61]_6\(0),
      R => '0'
    );
\data_reg[61][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(1),
      Q => \data_reg[61]_6\(1),
      R => '0'
    );
\data_reg[61][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(2),
      Q => \data_reg[61]_6\(2),
      R => '0'
    );
\data_reg[61][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(3),
      Q => \data_reg[61]_6\(3),
      R => '0'
    );
\data_reg[61][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(4),
      Q => \data_reg[61]_6\(4),
      R => '0'
    );
\data_reg[61][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(5),
      Q => \data_reg[61]_6\(5),
      R => '0'
    );
\data_reg[61][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(6),
      Q => \data_reg[61]_6\(6),
      R => '0'
    );
\data_reg[61][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[61][0]_0\(0),
      D => D(7),
      Q => \data_reg[61]_6\(7),
      R => '0'
    );
\data_reg[62][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(0),
      Q => \data_reg[62]_5\(0),
      R => '0'
    );
\data_reg[62][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(1),
      Q => \data_reg[62]_5\(1),
      R => '0'
    );
\data_reg[62][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(2),
      Q => \data_reg[62]_5\(2),
      R => '0'
    );
\data_reg[62][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(3),
      Q => \data_reg[62]_5\(3),
      R => '0'
    );
\data_reg[62][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(4),
      Q => \data_reg[62]_5\(4),
      R => '0'
    );
\data_reg[62][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(5),
      Q => \data_reg[62]_5\(5),
      R => '0'
    );
\data_reg[62][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(6),
      Q => \data_reg[62]_5\(6),
      R => '0'
    );
\data_reg[62][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[62][0]_0\(0),
      D => D(7),
      Q => \data_reg[62]_5\(7),
      R => '0'
    );
\data_reg[63][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(0),
      Q => \data_reg[63]_4\(0),
      R => '0'
    );
\data_reg[63][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(1),
      Q => \data_reg[63]_4\(1),
      R => '0'
    );
\data_reg[63][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(2),
      Q => \data_reg[63]_4\(2),
      R => '0'
    );
\data_reg[63][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(3),
      Q => \data_reg[63]_4\(3),
      R => '0'
    );
\data_reg[63][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(4),
      Q => \data_reg[63]_4\(4),
      R => '0'
    );
\data_reg[63][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(5),
      Q => \data_reg[63]_4\(5),
      R => '0'
    );
\data_reg[63][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(6),
      Q => \data_reg[63]_4\(6),
      R => '0'
    );
\data_reg[63][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => D(7),
      Q => \data_reg[63]_4\(7),
      R => '0'
    );
\data_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][3]_i_1_n_0\,
      D => \data_reg[6][6]_1\(0),
      Q => \^q\(0),
      R => '0'
    );
\data_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][3]_i_1_n_0\,
      D => \data[6][1]_i_1_n_0\,
      Q => \data_reg[6]_2\(1),
      R => '0'
    );
\data_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][3]_i_1_n_0\,
      D => \data_reg[6][6]_1\(1),
      Q => \^q\(1),
      R => '0'
    );
\data_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][3]_i_1_n_0\,
      D => \data_reg[6][6]_1\(2),
      Q => \data_reg[6]_2\(3),
      R => '0'
    );
\data_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][7]_i_1_n_0\,
      D => \data_reg[6][6]_1\(3),
      Q => \^q\(2),
      R => '0'
    );
\data_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][7]_i_1_n_0\,
      D => \data[6][5]_i_1_n_0\,
      Q => \data_reg[6]_2\(5),
      R => '0'
    );
\data_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][7]_i_1_n_0\,
      D => \data_reg[6][6]_1\(4),
      Q => \^q\(3),
      R => '0'
    );
\data_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data[6][7]_i_1_n_0\,
      D => \data[6][7]_i_2_n_0\,
      Q => \data_reg[6]_2\(7),
      R => '0'
    );
\data_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(0),
      Q => \data_reg[7]_60\(0),
      R => '0'
    );
\data_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(1),
      Q => \data_reg[7]_60\(1),
      R => '0'
    );
\data_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(2),
      Q => \data_reg[7]_60\(2),
      R => '0'
    );
\data_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(3),
      Q => \data_reg[7]_60\(3),
      R => '0'
    );
\data_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(4),
      Q => \data_reg[7]_60\(4),
      R => '0'
    );
\data_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(5),
      Q => \data_reg[7]_60\(5),
      R => '0'
    );
\data_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(6),
      Q => \data_reg[7]_60\(6),
      R => '0'
    );
\data_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[7][0]_0\(0),
      D => D(7),
      Q => \data_reg[7]_60\(7),
      R => '0'
    );
\data_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(0),
      Q => \data_reg[8]_59\(0),
      R => '0'
    );
\data_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(1),
      Q => \data_reg[8]_59\(1),
      R => '0'
    );
\data_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(2),
      Q => \data_reg[8]_59\(2),
      R => '0'
    );
\data_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(3),
      Q => \data_reg[8]_59\(3),
      R => '0'
    );
\data_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(4),
      Q => \data_reg[8]_59\(4),
      R => '0'
    );
\data_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(5),
      Q => \data_reg[8]_59\(5),
      R => '0'
    );
\data_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(6),
      Q => \data_reg[8]_59\(6),
      R => '0'
    );
\data_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[8][0]_0\(0),
      D => D(7),
      Q => \data_reg[8]_59\(7),
      R => '0'
    );
\data_reg[9][0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(0),
      Q => \data_reg[9]_58\(0),
      R => '0'
    );
\data_reg[9][1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(1),
      Q => \data_reg[9]_58\(1),
      R => '0'
    );
\data_reg[9][2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(2),
      Q => \data_reg[9]_58\(2),
      R => '0'
    );
\data_reg[9][3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(3),
      Q => \data_reg[9]_58\(3),
      R => '0'
    );
\data_reg[9][4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(4),
      Q => \data_reg[9]_58\(4),
      R => '0'
    );
\data_reg[9][5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(5),
      Q => \data_reg[9]_58\(5),
      R => '0'
    );
\data_reg[9][6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(6),
      Q => \data_reg[9]_58\(6),
      R => '0'
    );
\data_reg[9][7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \data_reg[9][0]_0\(0),
      D => D(7),
      Q => \data_reg[9]_58\(7),
      R => '0'
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_reg[5][7]_0\,
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^data_reg[5][4]_0\,
      I1 => \^data_reg[5][6]_0\,
      I2 => \^data_reg[5][5]_0\,
      O => \i__carry__0_i_2_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \data_reg_n_0_[5][1]\,
      I1 => \data_reg_n_0_[5][3]\,
      I2 => \^data_reg[5][2]_0\,
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^data_reg[5][0]_0\,
      I1 => \^data_reg[4][6]_0\,
      I2 => \^data_reg[4][7]_0\,
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \data_reg_n_0_[4][3]\,
      I1 => \^data_reg[4][5]_0\,
      I2 => \^data_reg[4][4]_0\,
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000110111110"
    )
        port map (
      I0 => \data_reg_n_0_[4][1]\,
      I1 => \data_reg_n_0_[4][2]\,
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \data_reg[6]_2\(1),
      I5 => \^data_reg[4][0]_0\,
      O => \i__carry_i_4_n_0\
    );
\last_rd_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \last_rd_reg_reg[5]_0\(0),
      Q => last_rd_reg(0),
      R => '0'
    );
\last_rd_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \last_rd_reg_reg[5]_0\(1),
      Q => last_rd_reg(1),
      R => '0'
    );
\last_rd_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \last_rd_reg_reg[5]_0\(2),
      Q => last_rd_reg(2),
      R => '0'
    );
\last_rd_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \last_rd_reg_reg[5]_0\(3),
      Q => last_rd_reg(3),
      R => '0'
    );
\last_rd_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \last_rd_reg_reg[5]_0\(4),
      Q => last_rd_reg(4),
      R => '0'
    );
\last_rd_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \last_rd_reg_reg[5]_0\(5),
      Q => last_rd_reg(5),
      R => '0'
    );
\rd_data_o[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[0]_i_2_n_0\,
      I1 => \rd_data_o_reg[0]_i_3_n_0\,
      I2 => \last_rd_reg_reg[5]_0\(5),
      I3 => \rd_data_o_reg[0]_i_4_n_0\,
      I4 => \last_rd_reg_reg[5]_0\(4),
      I5 => \rd_data_o_reg[0]_i_5_n_0\,
      O => \rd_data_o[0]_i_1_n_0\
    );
\rd_data_o[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(0),
      I1 => \data_reg[50]_17\(0),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[49]_18\(0),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[48]_19\(0),
      O => \rd_data_o[0]_i_14_n_0\
    );
\rd_data_o[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(0),
      I1 => \data_reg[54]_13\(0),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[53]_14\(0),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[52]_15\(0),
      O => \rd_data_o[0]_i_15_n_0\
    );
\rd_data_o[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(0),
      I1 => \data_reg[58]_9\(0),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[57]_10\(0),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[56]_11\(0),
      O => \rd_data_o[0]_i_16_n_0\
    );
\rd_data_o[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(0),
      I1 => \data_reg[62]_5\(0),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[61]_6\(0),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[60]_7\(0),
      O => \rd_data_o[0]_i_17_n_0\
    );
\rd_data_o[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(0),
      I1 => \data_reg[34]_33\(0),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[33]_34\(0),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[32]_35\(0),
      O => \rd_data_o[0]_i_18_n_0\
    );
\rd_data_o[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(0),
      I1 => \data_reg[38]_29\(0),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[37]_30\(0),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[36]_31\(0),
      O => \rd_data_o[0]_i_19_n_0\
    );
\rd_data_o[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(0),
      I1 => \data_reg[42]_25\(0),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[41]_26\(0),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[40]_27\(0),
      O => \rd_data_o[0]_i_20_n_0\
    );
\rd_data_o[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(0),
      I1 => \data_reg[46]_21\(0),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[45]_22\(0),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[44]_23\(0),
      O => \rd_data_o[0]_i_21_n_0\
    );
\rd_data_o[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(0),
      I1 => \data_reg[18]_49\(0),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[17]_50\(0),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[16]_51\(0),
      O => \rd_data_o[0]_i_22_n_0\
    );
\rd_data_o[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(0),
      I1 => \data_reg[22]_45\(0),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[21]_46\(0),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[20]_47\(0),
      O => \rd_data_o[0]_i_23_n_0\
    );
\rd_data_o[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(0),
      I1 => \data_reg[26]_41\(0),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[25]_42\(0),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[24]_43\(0),
      O => \rd_data_o[0]_i_24_n_0\
    );
\rd_data_o[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(0),
      I1 => \data_reg[30]_37\(0),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[29]_38\(0),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[28]_39\(0),
      O => \rd_data_o[0]_i_25_n_0\
    );
\rd_data_o[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_reg[3][0]_0\,
      I1 => \^data_reg[2][0]_0\,
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \^data_reg[1][0]_0\,
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \^data_reg[0][0]_0\,
      O => \rd_data_o[0]_i_26_n_0\
    );
\rd_data_o[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(0),
      I1 => \^q\(0),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \^data_reg[5][0]_0\,
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \^data_reg[4][0]_0\,
      O => \rd_data_o[0]_i_27_n_0\
    );
\rd_data_o[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(0),
      I1 => \data_reg[10]_57\(0),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[9]_58\(0),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[8]_59\(0),
      O => \rd_data_o[0]_i_28_n_0\
    );
\rd_data_o[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(0),
      I1 => \data_reg[14]_53\(0),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[13]_54\(0),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[12]_55\(0),
      O => \rd_data_o[0]_i_29_n_0\
    );
\rd_data_o[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[1]_i_2_n_0\,
      I1 => \rd_data_o_reg[1]_i_3_n_0\,
      I2 => \last_rd_reg_reg[5]_0\(5),
      I3 => \rd_data_o_reg[1]_i_4_n_0\,
      I4 => \last_rd_reg_reg[5]_0\(4),
      I5 => \rd_data_o_reg[1]_i_5_n_0\,
      O => \rd_data_o[1]_i_1_n_0\
    );
\rd_data_o[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(1),
      I1 => \data_reg[50]_17\(1),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[49]_18\(1),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[48]_19\(1),
      O => \rd_data_o[1]_i_14_n_0\
    );
\rd_data_o[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(1),
      I1 => \data_reg[54]_13\(1),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[53]_14\(1),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[52]_15\(1),
      O => \rd_data_o[1]_i_15_n_0\
    );
\rd_data_o[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(1),
      I1 => \data_reg[58]_9\(1),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[57]_10\(1),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[56]_11\(1),
      O => \rd_data_o[1]_i_16_n_0\
    );
\rd_data_o[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(1),
      I1 => \data_reg[62]_5\(1),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[61]_6\(1),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[60]_7\(1),
      O => \rd_data_o[1]_i_17_n_0\
    );
\rd_data_o[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(1),
      I1 => \data_reg[34]_33\(1),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[33]_34\(1),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[32]_35\(1),
      O => \rd_data_o[1]_i_18_n_0\
    );
\rd_data_o[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(1),
      I1 => \data_reg[38]_29\(1),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[37]_30\(1),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[36]_31\(1),
      O => \rd_data_o[1]_i_19_n_0\
    );
\rd_data_o[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(1),
      I1 => \data_reg[42]_25\(1),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[41]_26\(1),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[40]_27\(1),
      O => \rd_data_o[1]_i_20_n_0\
    );
\rd_data_o[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(1),
      I1 => \data_reg[46]_21\(1),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[45]_22\(1),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[44]_23\(1),
      O => \rd_data_o[1]_i_21_n_0\
    );
\rd_data_o[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(1),
      I1 => \data_reg[18]_49\(1),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[17]_50\(1),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[16]_51\(1),
      O => \rd_data_o[1]_i_22_n_0\
    );
\rd_data_o[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(1),
      I1 => \data_reg[22]_45\(1),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[21]_46\(1),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[20]_47\(1),
      O => \rd_data_o[1]_i_23_n_0\
    );
\rd_data_o[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(1),
      I1 => \data_reg[26]_41\(1),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[25]_42\(1),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[24]_43\(1),
      O => \rd_data_o[1]_i_24_n_0\
    );
\rd_data_o[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(1),
      I1 => \data_reg[30]_37\(1),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[29]_38\(1),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[28]_39\(1),
      O => \rd_data_o[1]_i_25_n_0\
    );
\rd_data_o[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_reg[3][1]_0\,
      I1 => \data_reg_n_0_[2][1]\,
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[1]_0\(1),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[0]_1\(1),
      O => \rd_data_o[1]_i_26_n_0\
    );
\rd_data_o[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(1),
      I1 => \data_reg[6]_2\(1),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg_n_0_[5][1]\,
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg_n_0_[4][1]\,
      O => \rd_data_o[1]_i_27_n_0\
    );
\rd_data_o[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(1),
      I1 => \data_reg[10]_57\(1),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[9]_58\(1),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[8]_59\(1),
      O => \rd_data_o[1]_i_28_n_0\
    );
\rd_data_o[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(1),
      I1 => \data_reg[14]_53\(1),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[13]_54\(1),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[12]_55\(1),
      O => \rd_data_o[1]_i_29_n_0\
    );
\rd_data_o[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[2]_i_2_n_0\,
      I1 => \rd_data_o_reg[2]_i_3_n_0\,
      I2 => \last_rd_reg_reg[5]_0\(5),
      I3 => \rd_data_o_reg[2]_i_4_n_0\,
      I4 => \last_rd_reg_reg[5]_0\(4),
      I5 => \rd_data_o_reg[2]_i_5_n_0\,
      O => \rd_data_o[2]_i_1_n_0\
    );
\rd_data_o[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(2),
      I1 => \data_reg[50]_17\(2),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[49]_18\(2),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[48]_19\(2),
      O => \rd_data_o[2]_i_14_n_0\
    );
\rd_data_o[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(2),
      I1 => \data_reg[54]_13\(2),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[53]_14\(2),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[52]_15\(2),
      O => \rd_data_o[2]_i_15_n_0\
    );
\rd_data_o[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(2),
      I1 => \data_reg[58]_9\(2),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[57]_10\(2),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[56]_11\(2),
      O => \rd_data_o[2]_i_16_n_0\
    );
\rd_data_o[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(2),
      I1 => \data_reg[62]_5\(2),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[61]_6\(2),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[60]_7\(2),
      O => \rd_data_o[2]_i_17_n_0\
    );
\rd_data_o[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(2),
      I1 => \data_reg[34]_33\(2),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[33]_34\(2),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[32]_35\(2),
      O => \rd_data_o[2]_i_18_n_0\
    );
\rd_data_o[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(2),
      I1 => \data_reg[38]_29\(2),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[37]_30\(2),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[36]_31\(2),
      O => \rd_data_o[2]_i_19_n_0\
    );
\rd_data_o[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(2),
      I1 => \data_reg[42]_25\(2),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[41]_26\(2),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[40]_27\(2),
      O => \rd_data_o[2]_i_20_n_0\
    );
\rd_data_o[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(2),
      I1 => \data_reg[46]_21\(2),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[45]_22\(2),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[44]_23\(2),
      O => \rd_data_o[2]_i_21_n_0\
    );
\rd_data_o[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(2),
      I1 => \data_reg[18]_49\(2),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[17]_50\(2),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[16]_51\(2),
      O => \rd_data_o[2]_i_22_n_0\
    );
\rd_data_o[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(2),
      I1 => \data_reg[22]_45\(2),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[21]_46\(2),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[20]_47\(2),
      O => \rd_data_o[2]_i_23_n_0\
    );
\rd_data_o[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(2),
      I1 => \data_reg[26]_41\(2),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[25]_42\(2),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[24]_43\(2),
      O => \rd_data_o[2]_i_24_n_0\
    );
\rd_data_o[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(2),
      I1 => \data_reg[30]_37\(2),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[29]_38\(2),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[28]_39\(2),
      O => \rd_data_o[2]_i_25_n_0\
    );
\rd_data_o[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^data_reg[3][2]_0\,
      I1 => \data_reg_n_0_[2][2]\,
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \^data_reg[1][2]_0\,
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \^data_reg[0][2]_0\,
      O => \rd_data_o[2]_i_26_n_0\
    );
\rd_data_o[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(2),
      I1 => \^q\(1),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \^data_reg[5][2]_0\,
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg_n_0_[4][2]\,
      O => \rd_data_o[2]_i_27_n_0\
    );
\rd_data_o[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(2),
      I1 => \data_reg[10]_57\(2),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[9]_58\(2),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[8]_59\(2),
      O => \rd_data_o[2]_i_28_n_0\
    );
\rd_data_o[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(2),
      I1 => \data_reg[14]_53\(2),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[13]_54\(2),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[12]_55\(2),
      O => \rd_data_o[2]_i_29_n_0\
    );
\rd_data_o[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[3]_i_2_n_0\,
      I1 => \rd_data_o_reg[3]_i_3_n_0\,
      I2 => \last_rd_reg_reg[5]_0\(5),
      I3 => \rd_data_o_reg[3]_i_4_n_0\,
      I4 => \last_rd_reg_reg[5]_0\(4),
      I5 => \rd_data_o_reg[3]_i_5_n_0\,
      O => \rd_data_o[3]_i_1_n_0\
    );
\rd_data_o[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(3),
      I1 => \data_reg[50]_17\(3),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[49]_18\(3),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[48]_19\(3),
      O => \rd_data_o[3]_i_14_n_0\
    );
\rd_data_o[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(3),
      I1 => \data_reg[54]_13\(3),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[53]_14\(3),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[52]_15\(3),
      O => \rd_data_o[3]_i_15_n_0\
    );
\rd_data_o[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(3),
      I1 => \data_reg[58]_9\(3),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[57]_10\(3),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[56]_11\(3),
      O => \rd_data_o[3]_i_16_n_0\
    );
\rd_data_o[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(3),
      I1 => \data_reg[62]_5\(3),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[61]_6\(3),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[60]_7\(3),
      O => \rd_data_o[3]_i_17_n_0\
    );
\rd_data_o[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(3),
      I1 => \data_reg[34]_33\(3),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[33]_34\(3),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[32]_35\(3),
      O => \rd_data_o[3]_i_18_n_0\
    );
\rd_data_o[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(3),
      I1 => \data_reg[38]_29\(3),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[37]_30\(3),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[36]_31\(3),
      O => \rd_data_o[3]_i_19_n_0\
    );
\rd_data_o[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(3),
      I1 => \data_reg[42]_25\(3),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[41]_26\(3),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[40]_27\(3),
      O => \rd_data_o[3]_i_20_n_0\
    );
\rd_data_o[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(3),
      I1 => \data_reg[46]_21\(3),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[45]_22\(3),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[44]_23\(3),
      O => \rd_data_o[3]_i_21_n_0\
    );
\rd_data_o[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(3),
      I1 => \data_reg[18]_49\(3),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[17]_50\(3),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[16]_51\(3),
      O => \rd_data_o[3]_i_22_n_0\
    );
\rd_data_o[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(3),
      I1 => \data_reg[22]_45\(3),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[21]_46\(3),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[20]_47\(3),
      O => \rd_data_o[3]_i_23_n_0\
    );
\rd_data_o[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(3),
      I1 => \data_reg[26]_41\(3),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[25]_42\(3),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[24]_43\(3),
      O => \rd_data_o[3]_i_24_n_0\
    );
\rd_data_o[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(3),
      I1 => \data_reg[30]_37\(3),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[29]_38\(3),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[28]_39\(3),
      O => \rd_data_o[3]_i_25_n_0\
    );
\rd_data_o[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[3]_3\(3),
      I1 => \data_reg_n_0_[2][3]\,
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[1]_0\(3),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[0]_1\(3),
      O => \rd_data_o[3]_i_26_n_0\
    );
\rd_data_o[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(3),
      I1 => \data_reg[6]_2\(3),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg_n_0_[5][3]\,
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg_n_0_[4][3]\,
      O => \rd_data_o[3]_i_27_n_0\
    );
\rd_data_o[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(3),
      I1 => \data_reg[10]_57\(3),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[9]_58\(3),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[8]_59\(3),
      O => \rd_data_o[3]_i_28_n_0\
    );
\rd_data_o[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(3),
      I1 => \data_reg[14]_53\(3),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[13]_54\(3),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[12]_55\(3),
      O => \rd_data_o[3]_i_29_n_0\
    );
\rd_data_o[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[4]_i_2_n_0\,
      I1 => \rd_data_o_reg[4]_i_3_n_0\,
      I2 => \last_rd_reg_reg[5]_0\(5),
      I3 => \rd_data_o_reg[4]_i_4_n_0\,
      I4 => \last_rd_reg_reg[5]_0\(4),
      I5 => \rd_data_o_reg[4]_i_5_n_0\,
      O => \rd_data_o[4]_i_1_n_0\
    );
\rd_data_o[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(4),
      I1 => \data_reg[50]_17\(4),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[49]_18\(4),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[48]_19\(4),
      O => \rd_data_o[4]_i_14_n_0\
    );
\rd_data_o[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(4),
      I1 => \data_reg[54]_13\(4),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[53]_14\(4),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[52]_15\(4),
      O => \rd_data_o[4]_i_15_n_0\
    );
\rd_data_o[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(4),
      I1 => \data_reg[58]_9\(4),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[57]_10\(4),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[56]_11\(4),
      O => \rd_data_o[4]_i_16_n_0\
    );
\rd_data_o[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(4),
      I1 => \data_reg[62]_5\(4),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[61]_6\(4),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[60]_7\(4),
      O => \rd_data_o[4]_i_17_n_0\
    );
\rd_data_o[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(4),
      I1 => \data_reg[34]_33\(4),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[33]_34\(4),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[32]_35\(4),
      O => \rd_data_o[4]_i_18_n_0\
    );
\rd_data_o[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(4),
      I1 => \data_reg[38]_29\(4),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[37]_30\(4),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[36]_31\(4),
      O => \rd_data_o[4]_i_19_n_0\
    );
\rd_data_o[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(4),
      I1 => \data_reg[42]_25\(4),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[41]_26\(4),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[40]_27\(4),
      O => \rd_data_o[4]_i_20_n_0\
    );
\rd_data_o[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(4),
      I1 => \data_reg[46]_21\(4),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[45]_22\(4),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[44]_23\(4),
      O => \rd_data_o[4]_i_21_n_0\
    );
\rd_data_o[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(4),
      I1 => \data_reg[18]_49\(4),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[17]_50\(4),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[16]_51\(4),
      O => \rd_data_o[4]_i_22_n_0\
    );
\rd_data_o[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(4),
      I1 => \data_reg[22]_45\(4),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[21]_46\(4),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[20]_47\(4),
      O => \rd_data_o[4]_i_23_n_0\
    );
\rd_data_o[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(4),
      I1 => \data_reg[26]_41\(4),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[25]_42\(4),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[24]_43\(4),
      O => \rd_data_o[4]_i_24_n_0\
    );
\rd_data_o[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(4),
      I1 => \data_reg[30]_37\(4),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[29]_38\(4),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[28]_39\(4),
      O => \rd_data_o[4]_i_25_n_0\
    );
\rd_data_o[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[3]_3\(4),
      I1 => \^data_reg[2][4]_0\,
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \^data_reg[1][7]_0\(0),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \^data_reg[0][7]_0\(0),
      O => \rd_data_o[4]_i_26_n_0\
    );
\rd_data_o[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(4),
      I1 => \^q\(2),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \^data_reg[5][4]_0\,
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \^data_reg[4][4]_0\,
      O => \rd_data_o[4]_i_27_n_0\
    );
\rd_data_o[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(4),
      I1 => \data_reg[10]_57\(4),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[9]_58\(4),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[8]_59\(4),
      O => \rd_data_o[4]_i_28_n_0\
    );
\rd_data_o[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(4),
      I1 => \data_reg[14]_53\(4),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[13]_54\(4),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[12]_55\(4),
      O => \rd_data_o[4]_i_29_n_0\
    );
\rd_data_o[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[5]_i_2_n_0\,
      I1 => \rd_data_o_reg[5]_i_3_n_0\,
      I2 => \last_rd_reg_reg[5]_0\(5),
      I3 => \rd_data_o_reg[5]_i_4_n_0\,
      I4 => \last_rd_reg_reg[5]_0\(4),
      I5 => \rd_data_o_reg[5]_i_5_n_0\,
      O => \rd_data_o[5]_i_1_n_0\
    );
\rd_data_o[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(5),
      I1 => \data_reg[50]_17\(5),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[49]_18\(5),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[48]_19\(5),
      O => \rd_data_o[5]_i_14_n_0\
    );
\rd_data_o[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(5),
      I1 => \data_reg[54]_13\(5),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[53]_14\(5),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[52]_15\(5),
      O => \rd_data_o[5]_i_15_n_0\
    );
\rd_data_o[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(5),
      I1 => \data_reg[58]_9\(5),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[57]_10\(5),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[56]_11\(5),
      O => \rd_data_o[5]_i_16_n_0\
    );
\rd_data_o[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(5),
      I1 => \data_reg[62]_5\(5),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[61]_6\(5),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[60]_7\(5),
      O => \rd_data_o[5]_i_17_n_0\
    );
\rd_data_o[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(5),
      I1 => \data_reg[34]_33\(5),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[33]_34\(5),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[32]_35\(5),
      O => \rd_data_o[5]_i_18_n_0\
    );
\rd_data_o[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(5),
      I1 => \data_reg[38]_29\(5),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[37]_30\(5),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[36]_31\(5),
      O => \rd_data_o[5]_i_19_n_0\
    );
\rd_data_o[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(5),
      I1 => \data_reg[42]_25\(5),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[41]_26\(5),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[40]_27\(5),
      O => \rd_data_o[5]_i_20_n_0\
    );
\rd_data_o[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(5),
      I1 => \data_reg[46]_21\(5),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[45]_22\(5),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[44]_23\(5),
      O => \rd_data_o[5]_i_21_n_0\
    );
\rd_data_o[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(5),
      I1 => \data_reg[18]_49\(5),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[17]_50\(5),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[16]_51\(5),
      O => \rd_data_o[5]_i_22_n_0\
    );
\rd_data_o[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(5),
      I1 => \data_reg[22]_45\(5),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[21]_46\(5),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[20]_47\(5),
      O => \rd_data_o[5]_i_23_n_0\
    );
\rd_data_o[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(5),
      I1 => \data_reg[26]_41\(5),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[25]_42\(5),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[24]_43\(5),
      O => \rd_data_o[5]_i_24_n_0\
    );
\rd_data_o[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(5),
      I1 => \data_reg[30]_37\(5),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[29]_38\(5),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[28]_39\(5),
      O => \rd_data_o[5]_i_25_n_0\
    );
\rd_data_o[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[3]_3\(5),
      I1 => \^data_reg[2][5]_0\,
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \^data_reg[1][7]_0\(1),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \^data_reg[0][7]_0\(1),
      O => \rd_data_o[5]_i_26_n_0\
    );
\rd_data_o[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(5),
      I1 => \data_reg[6]_2\(5),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \^data_reg[5][5]_0\,
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \^data_reg[4][5]_0\,
      O => \rd_data_o[5]_i_27_n_0\
    );
\rd_data_o[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(5),
      I1 => \data_reg[10]_57\(5),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[9]_58\(5),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[8]_59\(5),
      O => \rd_data_o[5]_i_28_n_0\
    );
\rd_data_o[5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(5),
      I1 => \data_reg[14]_53\(5),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[13]_54\(5),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[12]_55\(5),
      O => \rd_data_o[5]_i_29_n_0\
    );
\rd_data_o[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[6]_i_2_n_0\,
      I1 => \rd_data_o_reg[6]_i_3_n_0\,
      I2 => \last_rd_reg_reg[5]_0\(5),
      I3 => \rd_data_o_reg[6]_i_4_n_0\,
      I4 => \last_rd_reg_reg[5]_0\(4),
      I5 => \rd_data_o_reg[6]_i_5_n_0\,
      O => \rd_data_o[6]_i_1_n_0\
    );
\rd_data_o[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(6),
      I1 => \data_reg[50]_17\(6),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[49]_18\(6),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[48]_19\(6),
      O => \rd_data_o[6]_i_14_n_0\
    );
\rd_data_o[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(6),
      I1 => \data_reg[54]_13\(6),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[53]_14\(6),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[52]_15\(6),
      O => \rd_data_o[6]_i_15_n_0\
    );
\rd_data_o[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(6),
      I1 => \data_reg[58]_9\(6),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[57]_10\(6),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[56]_11\(6),
      O => \rd_data_o[6]_i_16_n_0\
    );
\rd_data_o[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(6),
      I1 => \data_reg[62]_5\(6),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[61]_6\(6),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[60]_7\(6),
      O => \rd_data_o[6]_i_17_n_0\
    );
\rd_data_o[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(6),
      I1 => \data_reg[34]_33\(6),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[33]_34\(6),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[32]_35\(6),
      O => \rd_data_o[6]_i_18_n_0\
    );
\rd_data_o[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(6),
      I1 => \data_reg[38]_29\(6),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[37]_30\(6),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[36]_31\(6),
      O => \rd_data_o[6]_i_19_n_0\
    );
\rd_data_o[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(6),
      I1 => \data_reg[42]_25\(6),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[41]_26\(6),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[40]_27\(6),
      O => \rd_data_o[6]_i_20_n_0\
    );
\rd_data_o[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(6),
      I1 => \data_reg[46]_21\(6),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[45]_22\(6),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[44]_23\(6),
      O => \rd_data_o[6]_i_21_n_0\
    );
\rd_data_o[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(6),
      I1 => \data_reg[18]_49\(6),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[17]_50\(6),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[16]_51\(6),
      O => \rd_data_o[6]_i_22_n_0\
    );
\rd_data_o[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(6),
      I1 => \data_reg[22]_45\(6),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[21]_46\(6),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[20]_47\(6),
      O => \rd_data_o[6]_i_23_n_0\
    );
\rd_data_o[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(6),
      I1 => \data_reg[26]_41\(6),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[25]_42\(6),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[24]_43\(6),
      O => \rd_data_o[6]_i_24_n_0\
    );
\rd_data_o[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(6),
      I1 => \data_reg[30]_37\(6),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[29]_38\(6),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[28]_39\(6),
      O => \rd_data_o[6]_i_25_n_0\
    );
\rd_data_o[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[3]_3\(6),
      I1 => \^data_reg[2][6]_0\,
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \^data_reg[1][7]_0\(2),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \^data_reg[0][7]_0\(2),
      O => \rd_data_o[6]_i_26_n_0\
    );
\rd_data_o[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(6),
      I1 => \^q\(3),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \^data_reg[5][6]_0\,
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \^data_reg[4][6]_0\,
      O => \rd_data_o[6]_i_27_n_0\
    );
\rd_data_o[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(6),
      I1 => \data_reg[10]_57\(6),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[9]_58\(6),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[8]_59\(6),
      O => \rd_data_o[6]_i_28_n_0\
    );
\rd_data_o[6]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(6),
      I1 => \data_reg[14]_53\(6),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[13]_54\(6),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[12]_55\(6),
      O => \rd_data_o[6]_i_29_n_0\
    );
\rd_data_o[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \rd_data_o[7]_i_3_n_0\,
      I1 => \rd_data_o[7]_i_4_n_0\,
      O => \rd_data_o[7]_i_1_n_0\
    );
\rd_data_o[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[51]_16\(7),
      I1 => \data_reg[50]_17\(7),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[49]_18\(7),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[48]_19\(7),
      O => \rd_data_o[7]_i_17_n_0\
    );
\rd_data_o[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[55]_12\(7),
      I1 => \data_reg[54]_13\(7),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[53]_14\(7),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[52]_15\(7),
      O => \rd_data_o[7]_i_18_n_0\
    );
\rd_data_o[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[59]_8\(7),
      I1 => \data_reg[58]_9\(7),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[57]_10\(7),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[56]_11\(7),
      O => \rd_data_o[7]_i_19_n_0\
    );
\rd_data_o[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rd_data_o_reg[7]_i_5_n_0\,
      I1 => \rd_data_o_reg[7]_i_6_n_0\,
      I2 => \last_rd_reg_reg[5]_0\(5),
      I3 => \rd_data_o_reg[7]_i_7_n_0\,
      I4 => \last_rd_reg_reg[5]_0\(4),
      I5 => \rd_data_o_reg[7]_i_8_n_0\,
      O => \rd_data_o[7]_i_2_n_0\
    );
\rd_data_o[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[63]_4\(7),
      I1 => \data_reg[62]_5\(7),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[61]_6\(7),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[60]_7\(7),
      O => \rd_data_o[7]_i_20_n_0\
    );
\rd_data_o[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[35]_32\(7),
      I1 => \data_reg[34]_33\(7),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[33]_34\(7),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[32]_35\(7),
      O => \rd_data_o[7]_i_21_n_0\
    );
\rd_data_o[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[39]_28\(7),
      I1 => \data_reg[38]_29\(7),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[37]_30\(7),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[36]_31\(7),
      O => \rd_data_o[7]_i_22_n_0\
    );
\rd_data_o[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[43]_24\(7),
      I1 => \data_reg[42]_25\(7),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[41]_26\(7),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[40]_27\(7),
      O => \rd_data_o[7]_i_23_n_0\
    );
\rd_data_o[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[47]_20\(7),
      I1 => \data_reg[46]_21\(7),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[45]_22\(7),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[44]_23\(7),
      O => \rd_data_o[7]_i_24_n_0\
    );
\rd_data_o[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[19]_48\(7),
      I1 => \data_reg[18]_49\(7),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[17]_50\(7),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[16]_51\(7),
      O => \rd_data_o[7]_i_25_n_0\
    );
\rd_data_o[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[23]_44\(7),
      I1 => \data_reg[22]_45\(7),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[21]_46\(7),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[20]_47\(7),
      O => \rd_data_o[7]_i_26_n_0\
    );
\rd_data_o[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[27]_40\(7),
      I1 => \data_reg[26]_41\(7),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[25]_42\(7),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[24]_43\(7),
      O => \rd_data_o[7]_i_27_n_0\
    );
\rd_data_o[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[31]_36\(7),
      I1 => \data_reg[30]_37\(7),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[29]_38\(7),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[28]_39\(7),
      O => \rd_data_o[7]_i_28_n_0\
    );
\rd_data_o[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[3]_3\(7),
      I1 => \^data_reg[2][7]_0\,
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \^data_reg[1][7]_0\(3),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \^data_reg[0][7]_0\(3),
      O => \rd_data_o[7]_i_29_n_0\
    );
\rd_data_o[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_rd_reg(3),
      I1 => \last_rd_reg_reg[5]_0\(3),
      I2 => \last_rd_reg_reg[5]_0\(5),
      I3 => last_rd_reg(5),
      I4 => \last_rd_reg_reg[5]_0\(4),
      I5 => last_rd_reg(4),
      O => \rd_data_o[7]_i_3_n_0\
    );
\rd_data_o[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[7]_60\(7),
      I1 => \data_reg[6]_2\(7),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \^data_reg[5][7]_0\,
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \^data_reg[4][7]_0\,
      O => \rd_data_o[7]_i_30_n_0\
    );
\rd_data_o[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[11]_56\(7),
      I1 => \data_reg[10]_57\(7),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[9]_58\(7),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[8]_59\(7),
      O => \rd_data_o[7]_i_31_n_0\
    );
\rd_data_o[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_reg[15]_52\(7),
      I1 => \data_reg[14]_53\(7),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => \data_reg[13]_54\(7),
      I4 => \last_rd_reg_reg[5]_0\(0),
      I5 => \data_reg[12]_55\(7),
      O => \rd_data_o[7]_i_32_n_0\
    );
\rd_data_o[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_rd_reg(0),
      I1 => \last_rd_reg_reg[5]_0\(0),
      I2 => \last_rd_reg_reg[5]_0\(1),
      I3 => last_rd_reg(1),
      I4 => \last_rd_reg_reg[5]_0\(2),
      I5 => last_rd_reg(2),
      O => \rd_data_o[7]_i_4_n_0\
    );
\rd_data_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[0]_i_1_n_0\,
      Q => registers_0_rd_data_o(0),
      R => '0'
    );
\rd_data_o_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_22_n_0\,
      I1 => \rd_data_o[0]_i_23_n_0\,
      O => \rd_data_o_reg[0]_i_10_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_24_n_0\,
      I1 => \rd_data_o[0]_i_25_n_0\,
      O => \rd_data_o_reg[0]_i_11_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_26_n_0\,
      I1 => \rd_data_o[0]_i_27_n_0\,
      O => \rd_data_o_reg[0]_i_12_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_28_n_0\,
      I1 => \rd_data_o[0]_i_29_n_0\,
      O => \rd_data_o_reg[0]_i_13_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[0]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[0]_i_6_n_0\,
      I1 => \rd_data_o_reg[0]_i_7_n_0\,
      O => \rd_data_o_reg[0]_i_2_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[0]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[0]_i_8_n_0\,
      I1 => \rd_data_o_reg[0]_i_9_n_0\,
      O => \rd_data_o_reg[0]_i_3_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[0]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[0]_i_10_n_0\,
      I1 => \rd_data_o_reg[0]_i_11_n_0\,
      O => \rd_data_o_reg[0]_i_4_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[0]_i_12_n_0\,
      I1 => \rd_data_o_reg[0]_i_13_n_0\,
      O => \rd_data_o_reg[0]_i_5_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_14_n_0\,
      I1 => \rd_data_o[0]_i_15_n_0\,
      O => \rd_data_o_reg[0]_i_6_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_16_n_0\,
      I1 => \rd_data_o[0]_i_17_n_0\,
      O => \rd_data_o_reg[0]_i_7_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_18_n_0\,
      I1 => \rd_data_o[0]_i_19_n_0\,
      O => \rd_data_o_reg[0]_i_8_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[0]_i_20_n_0\,
      I1 => \rd_data_o[0]_i_21_n_0\,
      O => \rd_data_o_reg[0]_i_9_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[1]_i_1_n_0\,
      Q => registers_0_rd_data_o(1),
      R => '0'
    );
\rd_data_o_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_22_n_0\,
      I1 => \rd_data_o[1]_i_23_n_0\,
      O => \rd_data_o_reg[1]_i_10_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_24_n_0\,
      I1 => \rd_data_o[1]_i_25_n_0\,
      O => \rd_data_o_reg[1]_i_11_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_26_n_0\,
      I1 => \rd_data_o[1]_i_27_n_0\,
      O => \rd_data_o_reg[1]_i_12_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_28_n_0\,
      I1 => \rd_data_o[1]_i_29_n_0\,
      O => \rd_data_o_reg[1]_i_13_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[1]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[1]_i_6_n_0\,
      I1 => \rd_data_o_reg[1]_i_7_n_0\,
      O => \rd_data_o_reg[1]_i_2_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[1]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[1]_i_8_n_0\,
      I1 => \rd_data_o_reg[1]_i_9_n_0\,
      O => \rd_data_o_reg[1]_i_3_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[1]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[1]_i_10_n_0\,
      I1 => \rd_data_o_reg[1]_i_11_n_0\,
      O => \rd_data_o_reg[1]_i_4_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[1]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[1]_i_12_n_0\,
      I1 => \rd_data_o_reg[1]_i_13_n_0\,
      O => \rd_data_o_reg[1]_i_5_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_14_n_0\,
      I1 => \rd_data_o[1]_i_15_n_0\,
      O => \rd_data_o_reg[1]_i_6_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_16_n_0\,
      I1 => \rd_data_o[1]_i_17_n_0\,
      O => \rd_data_o_reg[1]_i_7_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_18_n_0\,
      I1 => \rd_data_o[1]_i_19_n_0\,
      O => \rd_data_o_reg[1]_i_8_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[1]_i_20_n_0\,
      I1 => \rd_data_o[1]_i_21_n_0\,
      O => \rd_data_o_reg[1]_i_9_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[2]_i_1_n_0\,
      Q => registers_0_rd_data_o(2),
      R => '0'
    );
\rd_data_o_reg[2]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_22_n_0\,
      I1 => \rd_data_o[2]_i_23_n_0\,
      O => \rd_data_o_reg[2]_i_10_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[2]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_24_n_0\,
      I1 => \rd_data_o[2]_i_25_n_0\,
      O => \rd_data_o_reg[2]_i_11_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[2]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_26_n_0\,
      I1 => \rd_data_o[2]_i_27_n_0\,
      O => \rd_data_o_reg[2]_i_12_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[2]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_28_n_0\,
      I1 => \rd_data_o[2]_i_29_n_0\,
      O => \rd_data_o_reg[2]_i_13_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[2]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[2]_i_6_n_0\,
      I1 => \rd_data_o_reg[2]_i_7_n_0\,
      O => \rd_data_o_reg[2]_i_2_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[2]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[2]_i_8_n_0\,
      I1 => \rd_data_o_reg[2]_i_9_n_0\,
      O => \rd_data_o_reg[2]_i_3_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[2]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[2]_i_10_n_0\,
      I1 => \rd_data_o_reg[2]_i_11_n_0\,
      O => \rd_data_o_reg[2]_i_4_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[2]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[2]_i_12_n_0\,
      I1 => \rd_data_o_reg[2]_i_13_n_0\,
      O => \rd_data_o_reg[2]_i_5_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_14_n_0\,
      I1 => \rd_data_o[2]_i_15_n_0\,
      O => \rd_data_o_reg[2]_i_6_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_16_n_0\,
      I1 => \rd_data_o[2]_i_17_n_0\,
      O => \rd_data_o_reg[2]_i_7_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_18_n_0\,
      I1 => \rd_data_o[2]_i_19_n_0\,
      O => \rd_data_o_reg[2]_i_8_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[2]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[2]_i_20_n_0\,
      I1 => \rd_data_o[2]_i_21_n_0\,
      O => \rd_data_o_reg[2]_i_9_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[3]_i_1_n_0\,
      Q => registers_0_rd_data_o(3),
      R => '0'
    );
\rd_data_o_reg[3]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_22_n_0\,
      I1 => \rd_data_o[3]_i_23_n_0\,
      O => \rd_data_o_reg[3]_i_10_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[3]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_24_n_0\,
      I1 => \rd_data_o[3]_i_25_n_0\,
      O => \rd_data_o_reg[3]_i_11_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[3]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_26_n_0\,
      I1 => \rd_data_o[3]_i_27_n_0\,
      O => \rd_data_o_reg[3]_i_12_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[3]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_28_n_0\,
      I1 => \rd_data_o[3]_i_29_n_0\,
      O => \rd_data_o_reg[3]_i_13_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[3]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[3]_i_6_n_0\,
      I1 => \rd_data_o_reg[3]_i_7_n_0\,
      O => \rd_data_o_reg[3]_i_2_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[3]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[3]_i_8_n_0\,
      I1 => \rd_data_o_reg[3]_i_9_n_0\,
      O => \rd_data_o_reg[3]_i_3_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[3]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[3]_i_10_n_0\,
      I1 => \rd_data_o_reg[3]_i_11_n_0\,
      O => \rd_data_o_reg[3]_i_4_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[3]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[3]_i_12_n_0\,
      I1 => \rd_data_o_reg[3]_i_13_n_0\,
      O => \rd_data_o_reg[3]_i_5_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_14_n_0\,
      I1 => \rd_data_o[3]_i_15_n_0\,
      O => \rd_data_o_reg[3]_i_6_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_16_n_0\,
      I1 => \rd_data_o[3]_i_17_n_0\,
      O => \rd_data_o_reg[3]_i_7_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_18_n_0\,
      I1 => \rd_data_o[3]_i_19_n_0\,
      O => \rd_data_o_reg[3]_i_8_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[3]_i_20_n_0\,
      I1 => \rd_data_o[3]_i_21_n_0\,
      O => \rd_data_o_reg[3]_i_9_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[4]_i_1_n_0\,
      Q => registers_0_rd_data_o(4),
      R => '0'
    );
\rd_data_o_reg[4]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_22_n_0\,
      I1 => \rd_data_o[4]_i_23_n_0\,
      O => \rd_data_o_reg[4]_i_10_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[4]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_24_n_0\,
      I1 => \rd_data_o[4]_i_25_n_0\,
      O => \rd_data_o_reg[4]_i_11_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[4]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_26_n_0\,
      I1 => \rd_data_o[4]_i_27_n_0\,
      O => \rd_data_o_reg[4]_i_12_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[4]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_28_n_0\,
      I1 => \rd_data_o[4]_i_29_n_0\,
      O => \rd_data_o_reg[4]_i_13_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[4]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[4]_i_6_n_0\,
      I1 => \rd_data_o_reg[4]_i_7_n_0\,
      O => \rd_data_o_reg[4]_i_2_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[4]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[4]_i_8_n_0\,
      I1 => \rd_data_o_reg[4]_i_9_n_0\,
      O => \rd_data_o_reg[4]_i_3_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[4]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[4]_i_10_n_0\,
      I1 => \rd_data_o_reg[4]_i_11_n_0\,
      O => \rd_data_o_reg[4]_i_4_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[4]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[4]_i_12_n_0\,
      I1 => \rd_data_o_reg[4]_i_13_n_0\,
      O => \rd_data_o_reg[4]_i_5_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_14_n_0\,
      I1 => \rd_data_o[4]_i_15_n_0\,
      O => \rd_data_o_reg[4]_i_6_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_16_n_0\,
      I1 => \rd_data_o[4]_i_17_n_0\,
      O => \rd_data_o_reg[4]_i_7_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_18_n_0\,
      I1 => \rd_data_o[4]_i_19_n_0\,
      O => \rd_data_o_reg[4]_i_8_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[4]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[4]_i_20_n_0\,
      I1 => \rd_data_o[4]_i_21_n_0\,
      O => \rd_data_o_reg[4]_i_9_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[5]_i_1_n_0\,
      Q => registers_0_rd_data_o(5),
      R => '0'
    );
\rd_data_o_reg[5]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_22_n_0\,
      I1 => \rd_data_o[5]_i_23_n_0\,
      O => \rd_data_o_reg[5]_i_10_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[5]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_24_n_0\,
      I1 => \rd_data_o[5]_i_25_n_0\,
      O => \rd_data_o_reg[5]_i_11_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[5]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_26_n_0\,
      I1 => \rd_data_o[5]_i_27_n_0\,
      O => \rd_data_o_reg[5]_i_12_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[5]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_28_n_0\,
      I1 => \rd_data_o[5]_i_29_n_0\,
      O => \rd_data_o_reg[5]_i_13_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[5]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[5]_i_6_n_0\,
      I1 => \rd_data_o_reg[5]_i_7_n_0\,
      O => \rd_data_o_reg[5]_i_2_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[5]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[5]_i_8_n_0\,
      I1 => \rd_data_o_reg[5]_i_9_n_0\,
      O => \rd_data_o_reg[5]_i_3_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[5]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[5]_i_10_n_0\,
      I1 => \rd_data_o_reg[5]_i_11_n_0\,
      O => \rd_data_o_reg[5]_i_4_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[5]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[5]_i_12_n_0\,
      I1 => \rd_data_o_reg[5]_i_13_n_0\,
      O => \rd_data_o_reg[5]_i_5_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_14_n_0\,
      I1 => \rd_data_o[5]_i_15_n_0\,
      O => \rd_data_o_reg[5]_i_6_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_16_n_0\,
      I1 => \rd_data_o[5]_i_17_n_0\,
      O => \rd_data_o_reg[5]_i_7_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[5]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_18_n_0\,
      I1 => \rd_data_o[5]_i_19_n_0\,
      O => \rd_data_o_reg[5]_i_8_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[5]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[5]_i_20_n_0\,
      I1 => \rd_data_o[5]_i_21_n_0\,
      O => \rd_data_o_reg[5]_i_9_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[6]_i_1_n_0\,
      Q => registers_0_rd_data_o(6),
      R => '0'
    );
\rd_data_o_reg[6]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_22_n_0\,
      I1 => \rd_data_o[6]_i_23_n_0\,
      O => \rd_data_o_reg[6]_i_10_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[6]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_24_n_0\,
      I1 => \rd_data_o[6]_i_25_n_0\,
      O => \rd_data_o_reg[6]_i_11_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[6]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_26_n_0\,
      I1 => \rd_data_o[6]_i_27_n_0\,
      O => \rd_data_o_reg[6]_i_12_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[6]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_28_n_0\,
      I1 => \rd_data_o[6]_i_29_n_0\,
      O => \rd_data_o_reg[6]_i_13_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[6]_i_2\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[6]_i_6_n_0\,
      I1 => \rd_data_o_reg[6]_i_7_n_0\,
      O => \rd_data_o_reg[6]_i_2_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[6]_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[6]_i_8_n_0\,
      I1 => \rd_data_o_reg[6]_i_9_n_0\,
      O => \rd_data_o_reg[6]_i_3_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[6]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[6]_i_10_n_0\,
      I1 => \rd_data_o_reg[6]_i_11_n_0\,
      O => \rd_data_o_reg[6]_i_4_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[6]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[6]_i_12_n_0\,
      I1 => \rd_data_o_reg[6]_i_13_n_0\,
      O => \rd_data_o_reg[6]_i_5_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_14_n_0\,
      I1 => \rd_data_o[6]_i_15_n_0\,
      O => \rd_data_o_reg[6]_i_6_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_16_n_0\,
      I1 => \rd_data_o[6]_i_17_n_0\,
      O => \rd_data_o_reg[6]_i_7_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_18_n_0\,
      I1 => \rd_data_o[6]_i_19_n_0\,
      O => \rd_data_o_reg[6]_i_8_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[6]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[6]_i_20_n_0\,
      I1 => \rd_data_o[6]_i_21_n_0\,
      O => \rd_data_o_reg[6]_i_9_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rd_data_o[7]_i_1_n_0\,
      D => \rd_data_o[7]_i_2_n_0\,
      Q => registers_0_rd_data_o(7),
      R => '0'
    );
\rd_data_o_reg[7]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_19_n_0\,
      I1 => \rd_data_o[7]_i_20_n_0\,
      O => \rd_data_o_reg[7]_i_10_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[7]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_21_n_0\,
      I1 => \rd_data_o[7]_i_22_n_0\,
      O => \rd_data_o_reg[7]_i_11_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[7]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_23_n_0\,
      I1 => \rd_data_o[7]_i_24_n_0\,
      O => \rd_data_o_reg[7]_i_12_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[7]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_25_n_0\,
      I1 => \rd_data_o[7]_i_26_n_0\,
      O => \rd_data_o_reg[7]_i_13_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[7]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_27_n_0\,
      I1 => \rd_data_o[7]_i_28_n_0\,
      O => \rd_data_o_reg[7]_i_14_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[7]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_29_n_0\,
      I1 => \rd_data_o[7]_i_30_n_0\,
      O => \rd_data_o_reg[7]_i_15_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[7]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_31_n_0\,
      I1 => \rd_data_o[7]_i_32_n_0\,
      O => \rd_data_o_reg[7]_i_16_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\rd_data_o_reg[7]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[7]_i_9_n_0\,
      I1 => \rd_data_o_reg[7]_i_10_n_0\,
      O => \rd_data_o_reg[7]_i_5_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[7]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[7]_i_11_n_0\,
      I1 => \rd_data_o_reg[7]_i_12_n_0\,
      O => \rd_data_o_reg[7]_i_6_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[7]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[7]_i_13_n_0\,
      I1 => \rd_data_o_reg[7]_i_14_n_0\,
      O => \rd_data_o_reg[7]_i_7_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[7]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \rd_data_o_reg[7]_i_15_n_0\,
      I1 => \rd_data_o_reg[7]_i_16_n_0\,
      O => \rd_data_o_reg[7]_i_8_n_0\,
      S => \last_rd_reg_reg[5]_0\(3)
    );
\rd_data_o_reg[7]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_data_o[7]_i_17_n_0\,
      I1 => \rd_data_o[7]_i_18_n_0\,
      O => \rd_data_o_reg[7]_i_9_n_0\,
      S => \last_rd_reg_reg[5]_0\(2)
    );
\refresh[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^refresh_reg[1]_1\(0),
      O => p_0_in(0)
    );
\refresh[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^refresh_reg[1]_1\(0),
      I1 => \^refresh_reg[1]_1\(1),
      O => p_0_in(1)
    );
\refresh[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => refresh_reg(2),
      I1 => \^refresh_reg[1]_1\(1),
      I2 => \^refresh_reg[1]_1\(0),
      O => p_0_in(2)
    );
\refresh[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => refresh_reg(3),
      I1 => \^refresh_reg[1]_1\(0),
      I2 => \^refresh_reg[1]_1\(1),
      I3 => refresh_reg(2),
      O => \^refresh_reg[3]_0\(0)
    );
\refresh[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => refresh_reg(4),
      I1 => refresh_reg(2),
      I2 => \^refresh_reg[1]_1\(1),
      I3 => \^refresh_reg[1]_1\(0),
      I4 => refresh_reg(3),
      O => p_0_in(4)
    );
\refresh[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => seccnt_reg(23),
      I1 => seccnt_reg(24),
      I2 => \refresh[5]_i_3_n_0\,
      I3 => \refresh[5]_i_4_n_0\,
      I4 => \^refresh_reg[6]_inv_0\,
      O => \refresh[5]_i_1_n_0\
    );
\refresh[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => refresh_reg(5),
      I1 => refresh_reg(3),
      I2 => \^refresh_reg[1]_1\(0),
      I3 => \^refresh_reg[1]_1\(1),
      I4 => refresh_reg(2),
      I5 => refresh_reg(4),
      O => p_0_in(5)
    );
\refresh[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAAAA"
    )
        port map (
      I0 => seccnt_reg(22),
      I1 => seccnt_reg(19),
      I2 => \refresh[5]_i_5_n_0\,
      I3 => seccnt_reg(20),
      I4 => seccnt_reg(21),
      O => \refresh[5]_i_3_n_0\
    );
\refresh[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => seccnt_reg(26),
      I1 => seccnt_reg(25),
      I2 => seccnt_reg(28),
      I3 => \refresh[5]_i_6_n_0\,
      O => \refresh[5]_i_4_n_0\
    );
\refresh[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001FFFFFF"
    )
        port map (
      I0 => \refresh[5]_i_7_n_0\,
      I1 => seccnt_reg(14),
      I2 => seccnt_reg(15),
      I3 => seccnt_reg(17),
      I4 => seccnt_reg(16),
      I5 => seccnt_reg(18),
      O => \refresh[5]_i_5_n_0\
    );
\refresh[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => seccnt_reg(29),
      I1 => seccnt_reg(31),
      I2 => seccnt_reg(27),
      I3 => seccnt_reg(30),
      O => \refresh[5]_i_6_n_0\
    );
\refresh[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => seccnt_reg(9),
      I1 => seccnt_reg(10),
      I2 => seccnt_reg(13),
      I3 => seccnt_reg(8),
      I4 => seccnt_reg(12),
      I5 => seccnt_reg(11),
      O => \refresh[5]_i_7_n_0\
    );
\refresh[6]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => refresh_reg(4),
      I1 => refresh_reg(2),
      I2 => \^refresh_reg[1]_1\(1),
      I3 => \^refresh_reg[1]_1\(0),
      I4 => refresh_reg(3),
      I5 => refresh_reg(5),
      O => p_0_in(6)
    );
\refresh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(0),
      Q => \^refresh_reg[1]_1\(0),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(1),
      Q => \^refresh_reg[1]_1\(1),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(2),
      Q => refresh_reg(2),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => \^refresh_reg[3]_0\(0),
      Q => refresh_reg(3),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(4),
      Q => refresh_reg(4),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(5),
      Q => refresh_reg(5),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[6]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(6),
      Q => \^refresh_reg[6]_inv_0\,
      S => \refresh[5]_i_1_n_0\
    );
sda_o_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => registers_0_rd_data_o(1),
      I1 => registers_0_rd_data_o(0),
      I2 => sda_o_i_2(1),
      I3 => registers_0_rd_data_o(7),
      I4 => sda_o_i_2(0),
      I5 => registers_0_rd_data_o(6),
      O => sda_o_i_10_n_0
    );
sda_o_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => registers_0_rd_data_o(5),
      I1 => registers_0_rd_data_o(4),
      I2 => sda_o_i_2(1),
      I3 => registers_0_rd_data_o(3),
      I4 => sda_o_i_2(0),
      I5 => registers_0_rd_data_o(2),
      O => sda_o_i_11_n_0
    );
sda_o_reg_i_7: unisim.vcomponents.MUXF7
     port map (
      I0 => sda_o_i_10_n_0,
      I1 => sda_o_i_11_n_0,
      O => \cnt_reg[2]\,
      S => sda_o_i_2(2)
    );
\seccnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \refresh[5]_i_4_n_0\,
      I1 => \refresh[5]_i_3_n_0\,
      I2 => seccnt_reg(24),
      I3 => seccnt_reg(23),
      O => \seccnt[0]_i_1_n_0\
    );
\seccnt[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seccnt_reg_n_0_[0]\,
      O => \seccnt[0]_i_3_n_0\
    );
\seccnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_7\,
      Q => \seccnt_reg_n_0_[0]\,
      S => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \seccnt_reg[0]_i_2_n_0\,
      CO(2) => \seccnt_reg[0]_i_2_n_1\,
      CO(1) => \seccnt_reg[0]_i_2_n_2\,
      CO(0) => \seccnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \seccnt_reg[0]_i_2_n_4\,
      O(2) => \seccnt_reg[0]_i_2_n_5\,
      O(1) => \seccnt_reg[0]_i_2_n_6\,
      O(0) => \seccnt_reg[0]_i_2_n_7\,
      S(3) => \seccnt_reg_n_0_[3]\,
      S(2) => \seccnt_reg_n_0_[2]\,
      S(1) => \seccnt_reg_n_0_[1]\,
      S(0) => \seccnt[0]_i_3_n_0\
    );
\seccnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_5\,
      Q => seccnt_reg(10),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_4\,
      Q => seccnt_reg(11),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_7\,
      Q => seccnt_reg(12),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[8]_i_1_n_0\,
      CO(3) => \seccnt_reg[12]_i_1_n_0\,
      CO(2) => \seccnt_reg[12]_i_1_n_1\,
      CO(1) => \seccnt_reg[12]_i_1_n_2\,
      CO(0) => \seccnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[12]_i_1_n_4\,
      O(2) => \seccnt_reg[12]_i_1_n_5\,
      O(1) => \seccnt_reg[12]_i_1_n_6\,
      O(0) => \seccnt_reg[12]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(15 downto 12)
    );
\seccnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_6\,
      Q => seccnt_reg(13),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_5\,
      Q => seccnt_reg(14),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_4\,
      Q => seccnt_reg(15),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_7\,
      Q => seccnt_reg(16),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[12]_i_1_n_0\,
      CO(3) => \seccnt_reg[16]_i_1_n_0\,
      CO(2) => \seccnt_reg[16]_i_1_n_1\,
      CO(1) => \seccnt_reg[16]_i_1_n_2\,
      CO(0) => \seccnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[16]_i_1_n_4\,
      O(2) => \seccnt_reg[16]_i_1_n_5\,
      O(1) => \seccnt_reg[16]_i_1_n_6\,
      O(0) => \seccnt_reg[16]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(19 downto 16)
    );
\seccnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_6\,
      Q => seccnt_reg(17),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_5\,
      Q => seccnt_reg(18),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_4\,
      Q => seccnt_reg(19),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_6\,
      Q => \seccnt_reg_n_0_[1]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_7\,
      Q => seccnt_reg(20),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[16]_i_1_n_0\,
      CO(3) => \seccnt_reg[20]_i_1_n_0\,
      CO(2) => \seccnt_reg[20]_i_1_n_1\,
      CO(1) => \seccnt_reg[20]_i_1_n_2\,
      CO(0) => \seccnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[20]_i_1_n_4\,
      O(2) => \seccnt_reg[20]_i_1_n_5\,
      O(1) => \seccnt_reg[20]_i_1_n_6\,
      O(0) => \seccnt_reg[20]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(23 downto 20)
    );
\seccnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_6\,
      Q => seccnt_reg(21),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_5\,
      Q => seccnt_reg(22),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_4\,
      Q => seccnt_reg(23),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_7\,
      Q => seccnt_reg(24),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[20]_i_1_n_0\,
      CO(3) => \seccnt_reg[24]_i_1_n_0\,
      CO(2) => \seccnt_reg[24]_i_1_n_1\,
      CO(1) => \seccnt_reg[24]_i_1_n_2\,
      CO(0) => \seccnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[24]_i_1_n_4\,
      O(2) => \seccnt_reg[24]_i_1_n_5\,
      O(1) => \seccnt_reg[24]_i_1_n_6\,
      O(0) => \seccnt_reg[24]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(27 downto 24)
    );
\seccnt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_6\,
      Q => seccnt_reg(25),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_5\,
      Q => seccnt_reg(26),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_4\,
      Q => seccnt_reg(27),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_7\,
      Q => seccnt_reg(28),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[24]_i_1_n_0\,
      CO(3) => \NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \seccnt_reg[28]_i_1_n_1\,
      CO(1) => \seccnt_reg[28]_i_1_n_2\,
      CO(0) => \seccnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[28]_i_1_n_4\,
      O(2) => \seccnt_reg[28]_i_1_n_5\,
      O(1) => \seccnt_reg[28]_i_1_n_6\,
      O(0) => \seccnt_reg[28]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(31 downto 28)
    );
\seccnt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_6\,
      Q => seccnt_reg(29),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_5\,
      Q => \seccnt_reg_n_0_[2]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_5\,
      Q => seccnt_reg(30),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_4\,
      Q => seccnt_reg(31),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_4\,
      Q => \seccnt_reg_n_0_[3]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_7\,
      Q => \seccnt_reg_n_0_[4]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[0]_i_2_n_0\,
      CO(3) => \seccnt_reg[4]_i_1_n_0\,
      CO(2) => \seccnt_reg[4]_i_1_n_1\,
      CO(1) => \seccnt_reg[4]_i_1_n_2\,
      CO(0) => \seccnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[4]_i_1_n_4\,
      O(2) => \seccnt_reg[4]_i_1_n_5\,
      O(1) => \seccnt_reg[4]_i_1_n_6\,
      O(0) => \seccnt_reg[4]_i_1_n_7\,
      S(3) => \seccnt_reg_n_0_[7]\,
      S(2) => \seccnt_reg_n_0_[6]\,
      S(1) => \seccnt_reg_n_0_[5]\,
      S(0) => \seccnt_reg_n_0_[4]\
    );
\seccnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_6\,
      Q => \seccnt_reg_n_0_[5]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_5\,
      Q => \seccnt_reg_n_0_[6]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_4\,
      Q => \seccnt_reg_n_0_[7]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_7\,
      Q => seccnt_reg(8),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[4]_i_1_n_0\,
      CO(3) => \seccnt_reg[8]_i_1_n_0\,
      CO(2) => \seccnt_reg[8]_i_1_n_1\,
      CO(1) => \seccnt_reg[8]_i_1_n_2\,
      CO(0) => \seccnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[8]_i_1_n_4\,
      O(2) => \seccnt_reg[8]_i_1_n_5\,
      O(1) => \seccnt_reg[8]_i_1_n_6\,
      O(0) => \seccnt_reg[8]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(11 downto 8)
    );
\seccnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_6\,
      Q => seccnt_reg(9),
      R => \seccnt[0]_i_1_n_0\
    );
update_i_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => update_i_reg_4,
      Q => \^update_i_reg_0\,
      R => '0'
    );
\wr_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFACAC0000AC"
    )
        port map (
      I0 => p_0_in(2),
      I1 => \last_rd_reg_reg[5]_0\(2),
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => update_i_reg_4,
      I4 => \^update_i_reg_0\,
      I5 => \wr_data_reg[13]_0\(0),
      O => \wr_data[10]_i_1_n_0\
    );
\wr_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFACAC0000AC"
    )
        port map (
      I0 => p_0_in(4),
      I1 => \last_rd_reg_reg[5]_0\(4),
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => update_i_reg_4,
      I4 => \^update_i_reg_0\,
      I5 => \wr_data_reg[13]_0\(1),
      O => \wr_data[12]_i_1_n_0\
    );
\wr_data[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACFFFFACAC0000AC"
    )
        port map (
      I0 => p_0_in(5),
      I1 => \last_rd_reg_reg[5]_0\(5),
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => update_i_reg_4,
      I4 => \^update_i_reg_0\,
      I5 => \wr_data_reg[13]_0\(2),
      O => \wr_data[13]_i_1__0_n_0\
    );
\wr_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFE"
    )
        port map (
      I0 => \rd_data_o[7]_i_3_n_0\,
      I1 => \rd_data_o[7]_i_4_n_0\,
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => update_i_reg_4,
      I4 => \^update_i_reg_0\,
      O => \wr_data[14]_i_1_n_0\
    );
\wr_data[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => update_i_reg_4,
      O => \wr_data[14]_i_2_n_0\
    );
\wr_data[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0000FE"
    )
        port map (
      I0 => \rd_data_o[7]_i_3_n_0\,
      I1 => \rd_data_o[7]_i_4_n_0\,
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => update_i_reg_4,
      I4 => \^update_i_reg_0\,
      O => \wr_data[6]_i_1__0_n_0\
    );
\wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \data_reg[6][7]_0\(0),
      Q => din(0),
      R => \wr_data[6]_i_1__0_n_0\
    );
\wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data[10]_i_1_n_0\,
      Q => din(10),
      R => '0'
    );
\wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(3),
      Q => din(11),
      R => '0'
    );
\wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data[12]_i_1_n_0\,
      Q => din(12),
      R => '0'
    );
\wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data[13]_i_1__0_n_0\,
      Q => din(13),
      R => '0'
    );
\wr_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data[14]_i_2_n_0\,
      Q => din(14),
      R => '0'
    );
\wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \data_reg[6][7]_0\(1),
      Q => din(1),
      R => \wr_data[6]_i_1__0_n_0\
    );
\wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \data_reg[6][7]_0\(2),
      Q => din(2),
      R => \wr_data[6]_i_1__0_n_0\
    );
\wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \data_reg[6][7]_0\(3),
      Q => din(3),
      R => \wr_data[6]_i_1__0_n_0\
    );
\wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \data_reg[6][7]_0\(4),
      Q => din(4),
      R => \wr_data[6]_i_1__0_n_0\
    );
\wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \data_reg[6][7]_0\(5),
      Q => din(5),
      R => \wr_data[6]_i_1__0_n_0\
    );
\wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \data_reg[6][7]_0\(6),
      Q => din(6),
      R => \wr_data[6]_i_1__0_n_0\
    );
\wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(0),
      Q => din(7),
      R => '0'
    );
\wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(1),
      Q => din(8),
      R => '0'
    );
\wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[11]_0\(2),
      Q => din(9),
      R => '0'
    );
wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \wr_data[14]_i_1_n_0\,
      Q => wr_en,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtc is
  port (
    sda_reg_0 : out STD_LOGIC;
    scl_reg_0 : out STD_LOGIC;
    i2c_rw_reg_0 : out STD_LOGIC;
    update_t_reg_0 : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bcnt_reg[0]_0\ : out STD_LOGIC;
    \ptr_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \wr_reg_o_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    update_t_reg_1 : out STD_LOGIC;
    \data_o_reg[0]_0\ : out STD_LOGIC;
    \data_o_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_o_reg[2]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC;
    \data_o_reg[1]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_1\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[10]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_t_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_t_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \guf.guf1.underflow_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \guf.guf1.underflow_i_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[1]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_o_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[11]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_13\ : out STD_LOGIC;
    \data_o_reg[6]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \data_o_reg[0]_1\ : out STD_LOGIC;
    \data_o_reg[2]_1\ : out STD_LOGIC;
    \data_o_reg[3]_0\ : out STD_LOGIC;
    \data_o_reg[4]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_3\ : out STD_LOGIC;
    \data_o_reg[0]_2\ : out STD_LOGIC;
    \data_o_reg[2]_2\ : out STD_LOGIC;
    \data_o_reg[3]_1\ : out STD_LOGIC;
    \wr_reg_o_reg[4]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_12\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_2\ : out STD_LOGIC;
    \wr_reg_o_reg[4]_13\ : out STD_LOGIC;
    \data_o_reg[1]_1\ : out STD_LOGIC;
    \data_o_reg[0]_3\ : out STD_LOGIC;
    \data_o_reg[2]_3\ : out STD_LOGIC;
    \data_o_reg[3]_2\ : out STD_LOGIC;
    \data_o_reg[4]_1\ : out STD_LOGIC;
    \data_o_reg[0]_4\ : out STD_LOGIC;
    \data_o_reg[1]_2\ : out STD_LOGIC;
    \data_o_reg[2]_4\ : out STD_LOGIC;
    \data_o_reg[3]_3\ : out STD_LOGIC;
    \cnt_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bcnt_reg[1]_0\ : out STD_LOGIC;
    ack_reg_0 : out STD_LOGIC;
    \cnt_reg[1]_0\ : out STD_LOGIC;
    \bcnt_reg[1]_1\ : out STD_LOGIC;
    ack14_out : out STD_LOGIC;
    \bcnt_reg[0]_1\ : out STD_LOGIC;
    \cnt_reg[0]_0\ : out STD_LOGIC;
    \tmp_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    old_scl_reg_0 : out STD_LOGIC;
    \wr_reg_o_reg[2]_3\ : out STD_LOGIC;
    \sda_sr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \scl_sr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_peripheral : in STD_LOGIC;
    sda_reg_1 : in STD_LOGIC;
    scl_reg_1 : in STD_LOGIC;
    i2c_rw_reg_1 : in STD_LOGIC;
    update_t_reg_4 : in STD_LOGIC;
    reset : in STD_LOGIC;
    sda_o_reg_0 : in STD_LOGIC;
    \wr_data_reg[11]\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \wr_data_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \wr_data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[4][0]\ : in STD_LOGIC;
    \data_reg[4][0]_0\ : in STD_LOGIC;
    underflow : in STD_LOGIC;
    \data_reg[4][2]\ : in STD_LOGIC;
    \data_reg[5][4]\ : in STD_LOGIC;
    \data_reg[13][0]\ : in STD_LOGIC;
    \data_reg[5][1]\ : in STD_LOGIC;
    \data_reg[36][0]\ : in STD_LOGIC;
    \data_reg[0][3]\ : in STD_LOGIC;
    \data_reg[50][0]\ : in STD_LOGIC;
    \data_reg[45][0]\ : in STD_LOGIC;
    \data_reg[47][0]\ : in STD_LOGIC;
    \data_reg[21][0]\ : in STD_LOGIC;
    \data_reg[9][0]\ : in STD_LOGIC;
    \data_reg[35][0]\ : in STD_LOGIC;
    \data_reg[24][0]\ : in STD_LOGIC;
    \data_reg[53][0]\ : in STD_LOGIC;
    \data_reg[26][0]\ : in STD_LOGIC;
    \data_reg[20][0]\ : in STD_LOGIC;
    \data_reg[62][0]\ : in STD_LOGIC;
    \data_reg[62][0]_0\ : in STD_LOGIC;
    \data_reg[61][0]\ : in STD_LOGIC;
    \data_reg[16][0]\ : in STD_LOGIC;
    \data_reg[40][0]\ : in STD_LOGIC;
    \data_reg[49][0]\ : in STD_LOGIC;
    \data_reg[22][0]\ : in STD_LOGIC;
    \data_reg[39][0]\ : in STD_LOGIC;
    \data_reg[18][0]\ : in STD_LOGIC;
    \data_reg[17][0]\ : in STD_LOGIC;
    \data_reg[14][0]\ : in STD_LOGIC;
    \data_reg[14][0]_0\ : in STD_LOGIC;
    \data_reg[33][0]\ : in STD_LOGIC;
    \data_reg[34][0]\ : in STD_LOGIC;
    \data_reg[46][0]\ : in STD_LOGIC;
    \data_reg[37][0]\ : in STD_LOGIC;
    \data_reg[35][0]_0\ : in STD_LOGIC;
    \data_reg[7][0]\ : in STD_LOGIC;
    \data_reg[11][0]\ : in STD_LOGIC;
    \data_reg[47][0]_0\ : in STD_LOGIC;
    \data_reg[21][0]_0\ : in STD_LOGIC;
    \data_reg[32][0]\ : in STD_LOGIC;
    \data_reg[38][0]\ : in STD_LOGIC;
    \data_reg[10][0]\ : in STD_LOGIC;
    \data_reg[13][0]_0\ : in STD_LOGIC;
    \data_reg[42][0]\ : in STD_LOGIC;
    \data_reg[45][0]_0\ : in STD_LOGIC;
    \data_reg[33][0]_0\ : in STD_LOGIC;
    \data_reg[3][5]\ : in STD_LOGIC;
    \data_reg[52][0]\ : in STD_LOGIC;
    \data_reg[12][0]\ : in STD_LOGIC;
    \data_reg[3][5]_0\ : in STD_LOGIC;
    \data_reg[36][0]_0\ : in STD_LOGIC;
    \data_reg[63][0]\ : in STD_LOGIC;
    \data_reg[6][6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[6][2]\ : in STD_LOGIC;
    \data_reg[6][3]\ : in STD_LOGIC;
    \data_reg[6][6]_0\ : in STD_LOGIC;
    \data_reg[5][0]\ : in STD_LOGIC;
    \data_reg[5][2]\ : in STD_LOGIC;
    \data_reg[5][2]_0\ : in STD_LOGIC;
    \data_reg[5][3]\ : in STD_LOGIC;
    \data_reg[5][4]_0\ : in STD_LOGIC;
    \data_reg[1][2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_reg[1][2]_0\ : in STD_LOGIC;
    \data_reg[1][3]\ : in STD_LOGIC;
    \data_reg[15][0]\ : in STD_LOGIC;
    \data_reg[3][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_reg[0][2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_reg[0][2]_0\ : in STD_LOGIC;
    \data_reg[0][3]_0\ : in STD_LOGIC;
    \data_reg[0][4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[2][0]\ : in STD_LOGIC;
    \data_reg[2][1]\ : in STD_LOGIC;
    \data_reg[2][2]\ : in STD_LOGIC;
    \data_reg[2][3]\ : in STD_LOGIC;
    sda_o_reg_1 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtc : entity is "rtc";
end zxnexys_zxrtc_0_0_rtc;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtc is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ack : STD_LOGIC;
  signal \^ack14_out\ : STD_LOGIC;
  signal ack_i_1_n_0 : STD_LOGIC;
  signal \^ack_reg_0\ : STD_LOGIC;
  signal bcnt : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \bcnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_5_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_6_n_0\ : STD_LOGIC;
  signal \bcnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \^bcnt_reg[0]_1\ : STD_LOGIC;
  signal \^bcnt_reg[1]_0\ : STD_LOGIC;
  signal cnt : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_6_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_7_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_8_n_0\ : STD_LOGIC;
  signal \^cnt_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \data[10][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[11][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[12][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[13][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[13][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[14][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[17][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[18][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[20][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[20][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[24][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[25][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[26][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[26][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[27][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[28][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[29][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[30][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[30][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[32][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[33][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[34][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[36][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[37][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[38][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[39][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[3][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[3][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[41][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[42][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[44][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[44][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[44][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[46][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[47][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[49][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[4][3]_i_13_n_0\ : STD_LOGIC;
  signal \data[51][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[51][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[51][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[52][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[52][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[52][7]_i_5_n_0\ : STD_LOGIC;
  signal \data[53][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[53][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[53][7]_i_5_n_0\ : STD_LOGIC;
  signal \data[54][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[54][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[55][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[56][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[57][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[58][7]_i_4_n_0\ : STD_LOGIC;
  signal \data[58][7]_i_5_n_0\ : STD_LOGIC;
  signal \data[59][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[60][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[60][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[61][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[61][7]_i_3_n_0\ : STD_LOGIC;
  signal \data[62][7]_i_2_n_0\ : STD_LOGIC;
  signal \data[63][7]_i_2_n_0\ : STD_LOGIC;
  signal \^data_o_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^i2c_rw_reg_0\ : STD_LOGIC;
  signal old_scl : STD_LOGIC;
  signal old_sda : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \ptr[5]_i_3_n_0\ : STD_LOGIC;
  signal \ptr[5]_i_4_n_0\ : STD_LOGIC;
  signal \ptr[5]_i_5_n_0\ : STD_LOGIC;
  signal \ptr[5]_i_6_n_0\ : STD_LOGIC;
  signal \^ptr_reg[5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rtc_0_wr_reg_o : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^scl_reg_0\ : STD_LOGIC;
  signal \^scl_sr_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sda_o_i_8_n_0 : STD_LOGIC;
  signal sda_o_i_9_n_0 : STD_LOGIC;
  signal \^sda_reg_0\ : STD_LOGIC;
  signal \^sda_sr_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \tmp[7]_i_2_n_0\ : STD_LOGIC;
  signal tmp_0 : STD_LOGIC;
  signal \^tmp_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal update_t2_out : STD_LOGIC;
  signal \^update_t_reg_0\ : STD_LOGIC;
  signal \^update_t_reg_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bcnt[10]_i_3\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \bcnt[10]_i_4\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \bcnt[1]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \bcnt[2]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \bcnt[6]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \bcnt[7]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \bcnt[8]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \bcnt[9]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \cnt[0]_i_2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \cnt[3]_i_5\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \data[0][3]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \data[11][7]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \data[12][7]_i_2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \data[13][7]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \data[13][7]_i_3\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \data[17][7]_i_3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \data[18][7]_i_2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \data[1][3]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \data[20][7]_i_2\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \data[20][7]_i_3\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \data[24][7]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \data[26][7]_i_3\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \data[27][7]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \data[28][7]_i_3\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \data[2][1]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \data[2][2]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \data[30][7]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \data[30][7]_i_3\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \data[32][7]_i_3\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \data[33][7]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \data[36][7]_i_4\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \data[38][7]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \data[39][7]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \data[3][7]_i_3\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \data[3][7]_i_4\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \data[44][7]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \data[44][7]_i_3\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \data[44][7]_i_4\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \data[47][7]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \data[4][3]_i_13\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \data[51][7]_i_2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \data[51][7]_i_3\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \data[51][7]_i_4\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \data[53][7]_i_3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \data[53][7]_i_4\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \data[53][7]_i_5\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \data[54][7]_i_3\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \data[54][7]_i_4\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \data[55][7]_i_2\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \data[56][7]_i_4\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \data[57][7]_i_3\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \data[58][7]_i_4\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \data[58][7]_i_5\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \data[5][3]_i_2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \data[60][7]_i_2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \data[61][7]_i_2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \data[61][7]_i_3\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \data[62][7]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \data[63][0]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \data[63][1]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \data[63][2]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \data[63][7]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \data[6][3]_i_2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \ptr[0]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \ptr[1]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \ptr[5]_i_4\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \ptr[5]_i_6\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of sda_o_i_4 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of sda_o_i_5 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of sda_o_i_9 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \wr_data[7]_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \wr_reg_o[5]_i_2\ : label is "soft_lutpair139";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  ack14_out <= \^ack14_out\;
  ack_reg_0 <= \^ack_reg_0\;
  \bcnt_reg[0]_1\ <= \^bcnt_reg[0]_1\;
  \bcnt_reg[1]_0\ <= \^bcnt_reg[1]_0\;
  \cnt_reg[2]_0\(2 downto 0) <= \^cnt_reg[2]_0\(2 downto 0);
  \data_o_reg[7]_0\(7 downto 0) <= \^data_o_reg[7]_0\(7 downto 0);
  i2c_rw_reg_0 <= \^i2c_rw_reg_0\;
  \ptr_reg[5]_0\(5 downto 0) <= \^ptr_reg[5]_0\(5 downto 0);
  scl_reg_0 <= \^scl_reg_0\;
  \scl_sr_reg[1]_0\(1 downto 0) <= \^scl_sr_reg[1]_0\(1 downto 0);
  sda_reg_0 <= \^sda_reg_0\;
  \sda_sr_reg[1]_0\(1 downto 0) <= \^sda_sr_reg[1]_0\(1 downto 0);
  \tmp_reg[0]_0\(0) <= \^tmp_reg[0]_0\(0);
  update_t_reg_0 <= \^update_t_reg_0\;
  update_t_reg_1 <= \^update_t_reg_1\;
ack_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^ack14_out\,
      I1 => ack,
      I2 => reset,
      I3 => \^bcnt_reg[1]_0\,
      O => ack_i_1_n_0
    );
ack_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => ack_i_1_n_0,
      Q => ack,
      R => '0'
    );
\bcnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => bcnt(0),
      O => p_1_in(0)
    );
\bcnt[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^bcnt_reg[1]_0\,
      I1 => reset,
      O => \bcnt[10]_i_1_n_0\
    );
\bcnt[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => \^ack14_out\,
      I1 => reset,
      I2 => \^ack_reg_0\,
      I3 => \bcnt[10]_i_5_n_0\,
      O => \bcnt[10]_i_2_n_0\
    );
\bcnt[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40444040"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => \^ack_reg_0\,
      I2 => bcnt(10),
      I3 => \bcnt[10]_i_6_n_0\,
      I4 => bcnt(9),
      O => p_1_in(10)
    );
\bcnt[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^sda_reg_0\,
      I1 => old_sda,
      I2 => \^scl_reg_0\,
      I3 => old_scl,
      I4 => reset,
      O => \^ack14_out\
    );
\bcnt[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bcnt[8]_i_3_n_0\,
      I1 => bcnt(9),
      I2 => bcnt(8),
      I3 => bcnt(7),
      I4 => bcnt(6),
      I5 => bcnt(10),
      O => \bcnt[10]_i_5_n_0\
    );
\bcnt[10]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => bcnt(7),
      I1 => bcnt(6),
      I2 => \bcnt[8]_i_3_n_0\,
      I3 => bcnt(8),
      O => \bcnt[10]_i_6_n_0\
    );
\bcnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => bcnt(1),
      I2 => bcnt(0),
      O => p_1_in(1)
    );
\bcnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => bcnt(0),
      I2 => bcnt(1),
      I3 => bcnt(2),
      O => p_1_in(2)
    );
\bcnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444440000000"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => \^ack_reg_0\,
      I2 => bcnt(1),
      I3 => bcnt(0),
      I4 => bcnt(2),
      I5 => bcnt(3),
      O => p_1_in(3)
    );
\bcnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => bcnt(2),
      I2 => bcnt(0),
      I3 => bcnt(1),
      I4 => bcnt(3),
      I5 => bcnt(4),
      O => p_1_in(4)
    );
\bcnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => \bcnt[5]_i_2_n_0\,
      I2 => bcnt(5),
      O => p_1_in(5)
    );
\bcnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => bcnt(3),
      I1 => bcnt(1),
      I2 => bcnt(0),
      I3 => bcnt(2),
      I4 => bcnt(4),
      O => \bcnt[5]_i_2_n_0\
    );
\bcnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C80"
    )
        port map (
      I0 => \bcnt[8]_i_2_n_0\,
      I1 => \^ack_reg_0\,
      I2 => \bcnt[8]_i_3_n_0\,
      I3 => bcnt(6),
      O => p_1_in(6)
    );
\bcnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08CC8000"
    )
        port map (
      I0 => \bcnt[8]_i_2_n_0\,
      I1 => \^ack_reg_0\,
      I2 => bcnt(6),
      I3 => \bcnt[8]_i_3_n_0\,
      I4 => bcnt(7),
      O => p_1_in(7)
    );
\bcnt[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8A8A8A80000000"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => \bcnt[8]_i_2_n_0\,
      I2 => \bcnt[8]_i_3_n_0\,
      I3 => bcnt(7),
      I4 => bcnt(6),
      I5 => bcnt(8),
      O => p_1_in(8)
    );
\bcnt[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => bcnt(10),
      I1 => bcnt(6),
      I2 => bcnt(7),
      I3 => bcnt(8),
      I4 => bcnt(9),
      O => \bcnt[8]_i_2_n_0\
    );
\bcnt[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => bcnt(5),
      I1 => bcnt(4),
      I2 => bcnt(2),
      I3 => bcnt(0),
      I4 => bcnt(1),
      I5 => bcnt(3),
      O => \bcnt[8]_i_3_n_0\
    );
\bcnt[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2002"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => \bcnt[10]_i_5_n_0\,
      I2 => \bcnt[10]_i_6_n_0\,
      I3 => bcnt(9),
      O => p_1_in(9)
    );
\bcnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(0),
      Q => bcnt(0),
      S => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(10),
      Q => bcnt(10),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(1),
      Q => bcnt(1),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(2),
      Q => bcnt(2),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(3),
      Q => bcnt(3),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(4),
      Q => bcnt(4),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(5),
      Q => bcnt(5),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(6),
      Q => bcnt(6),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(7),
      Q => bcnt(7),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(8),
      Q => bcnt(8),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => p_1_in(9),
      Q => bcnt(9),
      R => \bcnt[10]_i_1_n_0\
    );
\cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001F1F1F001F"
    )
        port map (
      I0 => ack,
      I1 => \cnt[3]_i_5_n_0\,
      I2 => \cnt[3]_i_6_n_0\,
      I3 => \cnt[0]_i_2_n_0\,
      I4 => \tmp[7]_i_2_n_0\,
      I5 => \^cnt_reg[2]_0\(0),
      O => \cnt[0]_i_1_n_0\
    );
\cnt[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => old_scl,
      I1 => \^scl_reg_0\,
      I2 => \^sda_reg_0\,
      I3 => old_sda,
      O => \cnt[0]_i_2_n_0\
    );
\cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEFEEEE"
    )
        port map (
      I0 => \^bcnt_reg[1]_0\,
      I1 => \^ack_reg_0\,
      I2 => \^cnt_reg[2]_0\(1),
      I3 => \^cnt_reg[2]_0\(0),
      I4 => \tmp[7]_i_2_n_0\,
      O => \cnt[1]_i_1_n_0\
    );
\cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \ptr[5]_i_3_n_0\,
      I1 => bcnt(1),
      I2 => bcnt(2),
      I3 => bcnt(0),
      I4 => \cnt[3]_i_6_n_0\,
      I5 => \cnt[3]_i_7_n_0\,
      O => \^bcnt_reg[1]_0\
    );
\cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440000000040"
    )
        port map (
      I0 => old_scl,
      I1 => \^scl_reg_0\,
      I2 => cnt(3),
      I3 => \^cnt_reg[2]_0\(1),
      I4 => \^cnt_reg[2]_0\(0),
      I5 => \^cnt_reg[2]_0\(2),
      O => \cnt[2]_i_1_n_0\
    );
\cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6000"
    )
        port map (
      I0 => old_sda,
      I1 => \^sda_reg_0\,
      I2 => \^scl_reg_0\,
      I3 => old_scl,
      I4 => \tmp[7]_i_2_n_0\,
      I5 => \cnt[3]_i_3_n_0\,
      O => \cnt[3]_i_1_n_0\
    );
\cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"35F515D5"
    )
        port map (
      I0 => \cnt[3]_i_4_n_0\,
      I1 => \cnt[3]_i_5_n_0\,
      I2 => \cnt[3]_i_6_n_0\,
      I3 => \cnt[3]_i_7_n_0\,
      I4 => ack,
      O => \cnt[3]_i_2_n_0\
    );
\cnt[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA00000008"
    )
        port map (
      I0 => \cnt[3]_i_6_n_0\,
      I1 => \ptr[5]_i_3_n_0\,
      I2 => bcnt(1),
      I3 => bcnt(2),
      I4 => bcnt(0),
      I5 => ack,
      O => \cnt[3]_i_3_n_0\
    );
\cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5556FFFF55560000"
    )
        port map (
      I0 => cnt(3),
      I1 => \^cnt_reg[2]_0\(1),
      I2 => \^cnt_reg[2]_0\(0),
      I3 => \^cnt_reg[2]_0\(2),
      I4 => \tmp[7]_i_2_n_0\,
      I5 => \cnt[0]_i_2_n_0\,
      O => \cnt[3]_i_4_n_0\
    );
\cnt[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \ptr[5]_i_3_n_0\,
      I1 => bcnt(1),
      I2 => bcnt(2),
      I3 => bcnt(0),
      O => \cnt[3]_i_5_n_0\
    );
\cnt[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \^scl_reg_0\,
      I1 => old_scl,
      I2 => \^cnt_reg[2]_0\(1),
      I3 => \^cnt_reg[2]_0\(0),
      I4 => cnt(3),
      I5 => \^cnt_reg[2]_0\(2),
      O => \cnt[3]_i_6_n_0\
    );
\cnt[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => tmp(5),
      I1 => tmp(4),
      I2 => tmp(2),
      I3 => \cnt[3]_i_8_n_0\,
      O => \cnt[3]_i_7_n_0\
    );
\cnt[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => tmp(7),
      I1 => tmp(1),
      I2 => tmp(6),
      I3 => tmp(3),
      O => \cnt[3]_i_8_n_0\
    );
\cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[0]_i_1_n_0\,
      Q => \^cnt_reg[2]_0\(0),
      R => reset
    );
\cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[1]_i_1_n_0\,
      Q => \^cnt_reg[2]_0\(1),
      R => reset
    );
\cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[2]_i_1_n_0\,
      Q => \^cnt_reg[2]_0\(2),
      R => reset
    );
\cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[3]_i_2_n_0\,
      Q => cnt(3),
      R => reset
    );
\data[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828EBEBEB28EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(0),
      I4 => \data_reg[0][2]\(0),
      I5 => underflow,
      O => \data_o_reg[0]_3\
    );
\data[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBB8BB88888"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(2),
      I1 => \^update_t_reg_1\,
      I2 => \data_reg[0][2]\(1),
      I3 => \data_reg[0][2]_0\,
      I4 => underflow,
      I5 => dout(2),
      O => \data_o_reg[2]_3\
    );
\data[0][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(3),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \data_reg[0][3]_0\,
      O => \data_o_reg[3]_2\
    );
\data[0][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404F40404040"
    )
        port map (
      I0 => \^q\(0),
      I1 => \data[4][3]_i_13_n_0\,
      I2 => \^update_t_reg_1\,
      I3 => dout(11),
      I4 => dout(8),
      I5 => \data_reg[0][3]\,
      O => \wr_reg_o_reg[2]_2\
    );
\data[0][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828EBEBEB28EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(4),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(4),
      I4 => \data_reg[0][4]\(0),
      I5 => underflow,
      O => \data_o_reg[4]_1\
    );
\data[10][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00080000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data[11][7]_i_2_n_0\,
      I5 => \data[10][7]_i_2_n_0\,
      O => \wr_reg_o_reg[3]_4\(0)
    );
\data[10][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => dout(9),
      I1 => dout(11),
      I2 => \^update_t_reg_1\,
      I3 => dout(8),
      I4 => \data_reg[10][0]\,
      I5 => \data_reg[26][0]\,
      O => \data[10][7]_i_2_n_0\
    );
\data[11][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^q\(0),
      I2 => rtc_0_wr_reg_o(1),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data[11][7]_i_2_n_0\,
      I5 => \data_reg[11][0]\,
      O => \wr_reg_o_reg[3]_2\(0)
    );
\data[11][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \^q\(2),
      O => \data[11][7]_i_2_n_0\
    );
\data[12][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \data[12][7]_i_2_n_0\,
      I1 => \data[60][7]_i_2_n_0\,
      I2 => \data_reg[12][0]\,
      I3 => dout(11),
      I4 => dout(10),
      I5 => \data_reg[3][5]_0\,
      O => \goreg_bm.dout_i_reg[11]_1\(0)
    );
\data[12][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => rtc_0_wr_reg_o(3),
      I3 => rtc_0_wr_reg_o(0),
      O => \data[12][7]_i_2_n_0\
    );
\data[13][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF010001000100"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \data[13][7]_i_2_n_0\,
      I3 => \data[13][7]_i_3_n_0\,
      I4 => \data_reg[13][0]_0\,
      I5 => \data_reg[13][0]\,
      O => \wr_reg_o_reg[4]_7\(0)
    );
\data[13][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^q\(0),
      O => \data[13][7]_i_2_n_0\
    );
\data[13][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => rtc_0_wr_reg_o(1),
      O => \data[13][7]_i_3_n_0\
    );
\data[14][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404040FF40404040"
    )
        port map (
      I0 => \data[14][7]_i_2_n_0\,
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(0),
      I3 => \data_reg[14][0]\,
      I4 => \data_reg[14][0]_0\,
      I5 => \data[44][7]_i_4_n_0\,
      O => \wr_reg_o_reg[1]_0\(0)
    );
\data[14][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFBFFFF"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => rtc_0_wr_reg_o(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \wr_data_reg[11]\,
      I5 => \^update_t_reg_0\,
      O => \data[14][7]_i_2_n_0\
    );
\data[15][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400FFFF04000400"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_1\,
      I2 => \^q\(2),
      I3 => \data[47][7]_i_2_n_0\,
      I4 => \data_reg[15][0]\,
      I5 => \data_reg[47][0]\,
      O => \wr_reg_o_reg[4]_10\(0)
    );
\data[16][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000800080008"
    )
        port map (
      I0 => \data[61][7]_i_2_n_0\,
      I1 => \data[51][7]_i_4_n_0\,
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data_reg[61][0]\,
      I5 => \data_reg[16][0]\,
      O => \wr_reg_o_reg[5]_2\(0)
    );
\data[17][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF202000002020"
    )
        port map (
      I0 => dout(12),
      I1 => underflow,
      I2 => \data_reg[17][0]\,
      I3 => \data[17][7]_i_3_n_0\,
      I4 => \^update_t_reg_1\,
      I5 => \^q\(1),
      O => \goreg_bm.dout_i_reg[12]_0\(0)
    );
\data[17][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(3),
      I4 => rtc_0_wr_reg_o(0),
      O => \data[17][7]_i_3_n_0\
    );
\data[18][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404F4040404040"
    )
        port map (
      I0 => \data[18][7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^update_t_reg_1\,
      I3 => dout(12),
      I4 => underflow,
      I5 => \data_reg[18][0]\,
      O => \wr_reg_o_reg[4]_4\(0)
    );
\data[18][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => rtc_0_wr_reg_o(3),
      O => \data[18][7]_i_2_n_0\
    );
\data[19][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \data[27][7]_i_2_n_0\,
      I1 => \data[55][7]_i_2_n_0\,
      I2 => \data_reg[26][0]\,
      I3 => dout(9),
      I4 => dout(8),
      I5 => \data[52][7]_i_5_n_0\,
      O => \goreg_bm.dout_i_reg[9]_0\(0)
    );
\data[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828EBEBEB28EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(0),
      I4 => \data_reg[1][2]\(0),
      I5 => underflow,
      O => \data_o_reg[0]_2\
    );
\data[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBB8BB88888"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(2),
      I1 => \^update_t_reg_1\,
      I2 => \data_reg[1][2]\(1),
      I3 => \data_reg[1][2]_0\,
      I4 => underflow,
      I5 => dout(2),
      O => \data_o_reg[2]_2\
    );
\data[1][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(3),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \data_reg[1][3]\,
      O => \data_o_reg[3]_1\
    );
\data[1][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020200FF0202"
    )
        port map (
      I0 => \data_reg[17][0]\,
      I1 => dout(12),
      I2 => underflow,
      I3 => \data[17][7]_i_3_n_0\,
      I4 => \^update_t_reg_1\,
      I5 => \^q\(1),
      O => \goreg_bm.dout_i_reg[12]_2\
    );
\data[20][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10001000"
    )
        port map (
      I0 => \data[20][7]_i_2_n_0\,
      I1 => rtc_0_wr_reg_o(3),
      I2 => \^q\(0),
      I3 => \data[20][7]_i_3_n_0\,
      I4 => \data[24][7]_i_2_n_0\,
      I5 => \data_reg[20][0]\,
      O => \wr_reg_o_reg[3]_1\(0)
    );
\data[20][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^q\(2),
      I2 => rtc_0_wr_reg_o(1),
      O => \data[20][7]_i_2_n_0\
    );
\data[20][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \wr_data_reg[11]\,
      I1 => \^update_t_reg_0\,
      I2 => \^q\(1),
      O => \data[20][7]_i_3_n_0\
    );
\data[21][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020FF2020202020"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => \^q\(2),
      I2 => \data[53][7]_i_4_n_0\,
      I3 => \data_reg[21][0]\,
      I4 => dout(11),
      I5 => \data_reg[21][0]_0\,
      O => \wr_reg_o_reg[5]_6\(0)
    );
\data[22][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444444444444444"
    )
        port map (
      I0 => \data[30][7]_i_2_n_0\,
      I1 => \data[55][7]_i_2_n_0\,
      I2 => dout(10),
      I3 => dout(9),
      I4 => \data_reg[22][0]\,
      I5 => \data[52][7]_i_5_n_0\,
      O => \goreg_bm.dout_i_reg[10]_0\(0)
    );
\data[23][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \data[3][7]_i_4_n_0\,
      I1 => rtc_0_wr_reg_o(3),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^update_t_reg_1\,
      O => \wr_reg_o_reg[3]_3\
    );
\data[24][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10001000"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \data[32][7]_i_3_n_0\,
      I3 => \data[58][7]_i_4_n_0\,
      I4 => \data[24][7]_i_2_n_0\,
      I5 => \data_reg[24][0]\,
      O => \wr_reg_o_reg[5]_1\(0)
    );
\data[24][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFE"
    )
        port map (
      I0 => dout(13),
      I1 => dout(9),
      I2 => \^update_t_reg_0\,
      I3 => \wr_data_reg[11]\,
      I4 => underflow,
      O => \data[24][7]_i_2_n_0\
    );
\data[25][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \data[25][7]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(3),
      I4 => rtc_0_wr_reg_o(0),
      I5 => \data[61][7]_i_2_n_0\,
      O => \wr_reg_o_reg[5]_3\(0)
    );
\data[25][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(8),
      I2 => dout(11),
      I3 => \data_reg[49][0]\,
      I4 => dout(10),
      I5 => dout(13),
      O => \data[25][7]_i_2_n_0\
    );
\data[26][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
        port map (
      I0 => \data_reg[26][0]\,
      I1 => underflow,
      I2 => dout(12),
      I3 => dout(8),
      I4 => \data[30][7]_i_3_n_0\,
      I5 => \data[26][7]_i_2_n_0\,
      O => \guf.guf1.underflow_i_reg_0\(0)
    );
\data[26][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^update_t_reg_1\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => rtc_0_wr_reg_o(0),
      I5 => \data[26][7]_i_3_n_0\,
      O => \data[26][7]_i_2_n_0\
    );
\data[26][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => rtc_0_wr_reg_o(3),
      O => \data[26][7]_i_3_n_0\
    );
\data[27][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444444444444"
    )
        port map (
      I0 => \data[27][7]_i_2_n_0\,
      I1 => \data[58][7]_i_4_n_0\,
      I2 => \data_reg[26][0]\,
      I3 => \data_reg[45][0]\,
      I4 => dout(9),
      I5 => \data_reg[21][0]\,
      O => \goreg_bm.dout_i_reg[9]\(0)
    );
\data[27][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => rtc_0_wr_reg_o(1),
      I3 => rtc_0_wr_reg_o(0),
      O => \data[27][7]_i_2_n_0\
    );
\data[28][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^update_t_reg_1\,
      I2 => rtc_0_wr_reg_o(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \data[28][7]_i_3_n_0\,
      O => \wr_reg_o_reg[1]_3\
    );
\data[28][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^q\(2),
      O => \data[28][7]_i_3_n_0\
    );
\data[29][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data[58][7]_i_4_n_0\,
      I5 => \data[29][7]_i_2_n_0\,
      O => \wr_reg_o_reg[5]_0\(0)
    );
\data[29][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(8),
      I2 => dout(11),
      I3 => dout(9),
      I4 => dout(13),
      I5 => \data_reg[53][0]\,
      O => \data[29][7]_i_2_n_0\
    );
\data[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828EBEBEB28EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(0),
      I4 => \data_reg[2][0]\,
      I5 => underflow,
      O => \data_o_reg[0]_4\
    );
\data[2][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \data_reg[2][1]\,
      O => \data_o_reg[1]_2\
    );
\data[2][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(2),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \data_reg[2][2]\,
      O => \data_o_reg[2]_4\
    );
\data[2][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEBEBEB28EB2828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(3),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => underflow,
      I4 => dout(3),
      I5 => \data_reg[2][3]\,
      O => \data_o_reg[3]_3\
    );
\data[2][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11111111000000F0"
    )
        port map (
      I0 => \data[18][7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \data_reg[18][0]\,
      I3 => dout(12),
      I4 => underflow,
      I5 => \^update_t_reg_1\,
      O => \wr_reg_o_reg[4]_12\
    );
\data[2][5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_1\,
      I2 => \data[51][7]_i_4_n_0\,
      I3 => \^q\(2),
      I4 => rtc_0_wr_reg_o(0),
      I5 => rtc_0_wr_reg_o(1),
      O => \wr_reg_o_reg[4]_13\
    );
\data[30][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => \data[30][7]_i_2_n_0\,
      I1 => \data[58][7]_i_4_n_0\,
      I2 => \data_reg[53][0]\,
      I3 => dout(13),
      I4 => dout(8),
      I5 => \data[30][7]_i_3_n_0\,
      O => \goreg_bm.dout_i_reg[13]_0\(0)
    );
\data[30][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(1),
      O => \data[30][7]_i_2_n_0\
    );
\data[30][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => \wr_data_reg[11]\,
      I2 => dout(11),
      I3 => dout(9),
      O => \data[30][7]_i_3_n_0\
    );
\data[31][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010FF1010101010"
    )
        port map (
      I0 => dout(13),
      I1 => \data_reg[47][0]_0\,
      I2 => \data_reg[21][0]\,
      I3 => \^update_t_reg_1\,
      I4 => \^q\(2),
      I5 => \data[63][7]_i_2_n_0\,
      O => \goreg_bm.dout_i_reg[13]_2\(0)
    );
\data[32][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \data_reg[32][0]\,
      I1 => \^q\(2),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \data[32][7]_i_3_n_0\,
      I4 => \^update_t_reg_1\,
      I5 => \data[38][7]_i_2_n_0\,
      O => \wr_reg_o_reg[5]_7\(0)
    );
\data[32][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^q\(0),
      O => \data[32][7]_i_3_n_0\
    );
\data[33][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \data[33][7]_i_2_n_0\,
      I1 => \data[51][7]_i_4_n_0\,
      I2 => \data[44][7]_i_3_n_0\,
      I3 => \data_reg[33][0]_0\,
      I4 => \data_reg[33][0]\,
      I5 => \data[53][7]_i_3_n_0\,
      O => \wr_reg_o_reg[0]_0\(0)
    );
\data[33][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^q\(2),
      O => \data[33][7]_i_2_n_0\
    );
\data[34][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(0),
      I3 => rtc_0_wr_reg_o(3),
      I4 => rtc_0_wr_reg_o(1),
      I5 => \^q\(2),
      O => \data[34][7]_i_3_n_0\
    );
\data[35][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4444444444444"
    )
        port map (
      I0 => \data_reg[35][0]_0\,
      I1 => \data_reg[35][0]\,
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(3),
      I4 => \data[3][7]_i_4_n_0\,
      I5 => \data[3][7]_i_3_n_0\,
      O => \wr_reg_o_reg[5]_5\(0)
    );
\data[36][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8888888888888"
    )
        port map (
      I0 => \data_reg[36][0]_0\,
      I1 => \data_reg[36][0]\,
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data[36][7]_i_4_n_0\,
      I5 => \data[60][7]_i_2_n_0\,
      O => \wr_reg_o_reg[5]_10\(0)
    );
\data[36][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^q\(1),
      O => \data[36][7]_i_4_n_0\
    );
\data[37][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF010101010101"
    )
        port map (
      I0 => \data_reg[37][0]\,
      I1 => underflow,
      I2 => \^update_t_reg_1\,
      I3 => rtc_0_wr_reg_o(3),
      I4 => \^q\(2),
      I5 => \data[37][7]_i_3_n_0\,
      O => \guf.guf1.underflow_i_reg\(0)
    );
\data[37][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110000000000000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^q\(1),
      I2 => \^update_t_reg_0\,
      I3 => \wr_data_reg[11]\,
      I4 => \^q\(0),
      I5 => rtc_0_wr_reg_o(0),
      O => \data[37][7]_i_3_n_0\
    );
\data[38][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44440F0044440000"
    )
        port map (
      I0 => \data[54][7]_i_4_n_0\,
      I1 => \data[38][7]_i_2_n_0\,
      I2 => dout(8),
      I3 => dout(13),
      I4 => \^update_t_reg_1\,
      I5 => \data_reg[38][0]\,
      O => \goreg_bm.dout_i_reg[8]\(0)
    );
\data[38][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^q\(1),
      O => \data[38][7]_i_2_n_0\
    );
\data[39][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F444444444444"
    )
        port map (
      I0 => \data_reg[39][0]\,
      I1 => \data_reg[47][0]\,
      I2 => \^q\(1),
      I3 => rtc_0_wr_reg_o(3),
      I4 => \data[39][7]_i_2_n_0\,
      I5 => \^update_t_reg_1\,
      O => \wr_reg_o_reg[4]_5\(0)
    );
\data[39][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(2),
      I3 => \^q\(0),
      O => \data[39][7]_i_2_n_0\
    );
\data[3][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBB8BB88888"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(1),
      I1 => \^update_t_reg_1\,
      I2 => \data_reg[3][1]\(1),
      I3 => \data_reg[3][1]\(0),
      I4 => underflow,
      I5 => dout(1),
      O => \data_o_reg[1]_1\
    );
\data[3][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(3),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(3),
      O => \data_o_reg[7]_1\(3)
    );
\data[3][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(4),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(4),
      O => \data_o_reg[7]_1\(4)
    );
\data[3][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(5),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(5),
      O => \data_o_reg[7]_1\(5)
    );
\data[3][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(6),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(6),
      O => \data_o_reg[7]_1\(6)
    );
\data[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF020002000200"
    )
        port map (
      I0 => \data[3][7]_i_3_n_0\,
      I1 => \^q\(2),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \data[3][7]_i_4_n_0\,
      I4 => \data_reg[3][5]\,
      I5 => \data_reg[3][5]_0\,
      O => \wr_reg_o_reg[5]_13\
    );
\data[3][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(7),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(7),
      O => \data_o_reg[7]_1\(7)
    );
\data[3][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \^q\(0),
      O => \data[3][7]_i_3_n_0\
    );
\data[3][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => rtc_0_wr_reg_o(1),
      O => \data[3][7]_i_4_n_0\
    );
\data[40][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010001FF0100"
    )
        port map (
      I0 => \^q\(1),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \data[56][7]_i_4_n_0\,
      I3 => \^update_t_reg_1\,
      I4 => \data_reg[33][0]\,
      I5 => \data_reg[40][0]\,
      O => \wr_reg_o_reg[4]_6\(0)
    );
\data[41][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(0),
      I2 => rtc_0_wr_reg_o(3),
      I3 => rtc_0_wr_reg_o(1),
      I4 => \data[3][7]_i_3_n_0\,
      I5 => \data[41][7]_i_2_n_0\,
      O => \wr_reg_o_reg[5]_11\(0)
    );
\data[41][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => dout(8),
      I1 => dout(13),
      I2 => \^update_t_reg_1\,
      I3 => \data_reg[33][0]\,
      I4 => dout(10),
      I5 => dout(11),
      O => \data[41][7]_i_2_n_0\
    );
\data[42][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(1),
      I2 => rtc_0_wr_reg_o(3),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data[3][7]_i_3_n_0\,
      I5 => \data[42][7]_i_2_n_0\,
      O => \wr_reg_o_reg[5]_8\(0)
    );
\data[42][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(11),
      I2 => \data_reg[42][0]\,
      I3 => dout(10),
      I4 => dout(13),
      I5 => dout(9),
      O => \data[42][7]_i_2_n_0\
    );
\data[43][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100010001000FFFF"
    )
        port map (
      I0 => \data_reg[50][0]\,
      I1 => dout(10),
      I2 => \data_reg[45][0]\,
      I3 => \data_reg[47][0]\,
      I4 => \data[59][7]_i_2_n_0\,
      I5 => \^q\(1),
      O => \goreg_bm.dout_i_reg[10]\(0)
    );
\data[44][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF080008000800"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \data[44][7]_i_2_n_0\,
      I3 => \data[44][7]_i_3_n_0\,
      I4 => \data[44][7]_i_4_n_0\,
      I5 => \data_reg[45][0]_0\,
      O => \wr_reg_o_reg[5]_9\(0)
    );
\data[44][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => rtc_0_wr_reg_o(3),
      O => \data[44][7]_i_2_n_0\
    );
\data[44][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0006"
    )
        port map (
      I0 => \wr_data_reg[11]\,
      I1 => \^update_t_reg_0\,
      I2 => \^q\(1),
      I3 => rtc_0_wr_reg_o(1),
      O => \data[44][7]_i_3_n_0\
    );
\data[44][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0090"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => \wr_data_reg[11]\,
      I2 => dout(11),
      I3 => dout(8),
      O => \data[44][7]_i_4_n_0\
    );
\data[45][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202FF0002020000"
    )
        port map (
      I0 => \data[61][7]_i_3_n_0\,
      I1 => \^q\(1),
      I2 => rtc_0_wr_reg_o(1),
      I3 => \data_reg[45][0]\,
      I4 => \^update_t_reg_1\,
      I5 => \data_reg[45][0]_0\,
      O => \wr_reg_o_reg[4]_8\(0)
    );
\data[46][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => rtc_0_wr_reg_o(1),
      I5 => rtc_0_wr_reg_o(3),
      O => \data[46][7]_i_3_n_0\
    );
\data[47][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => \^q\(1),
      I1 => \data[47][7]_i_2_n_0\,
      I2 => \data[53][7]_i_5_n_0\,
      I3 => \data_reg[47][0]_0\,
      I4 => dout(13),
      I5 => \data_reg[47][0]\,
      O => \wr_reg_o_reg[4]_11\(0)
    );
\data[47][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(1),
      I2 => rtc_0_wr_reg_o(3),
      I3 => rtc_0_wr_reg_o(0),
      O => \data[47][7]_i_2_n_0\
    );
\data[48][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => \data[52][7]_i_2_n_0\,
      I1 => \data[51][7]_i_4_n_0\,
      I2 => dout(11),
      I3 => dout(10),
      I4 => \data_reg[12][0]\,
      I5 => \data[51][7]_i_2_n_0\,
      O => \goreg_bm.dout_i_reg[11]_0\(0)
    );
\data[49][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5503550055005500"
    )
        port map (
      I0 => \data[49][7]_i_2_n_0\,
      I1 => \data_reg[33][0]_0\,
      I2 => \data_reg[49][0]\,
      I3 => \^update_t_reg_1\,
      I4 => dout(13),
      I5 => dout(8),
      O => \goreg_bm.dout_i_reg[13]_3\(0)
    );
\data[49][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => rtc_0_wr_reg_o(3),
      I2 => rtc_0_wr_reg_o(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => \data[49][7]_i_2_n_0\
    );
\data[4][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBBBBB8BBB8888"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(0),
      I1 => \^update_t_reg_1\,
      I2 => \data_reg[4][0]\,
      I3 => \data_reg[4][0]_0\,
      I4 => underflow,
      I5 => dout(0),
      O => \data_o_reg[0]_0\
    );
\data[4][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(2),
      I1 => \^update_t_reg_1\,
      I2 => \data_reg[4][0]_0\,
      I3 => \data_reg[4][2]\,
      I4 => underflow,
      I5 => dout(2),
      O => \data_o_reg[2]_0\
    );
\data[4][3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^q\(1),
      I1 => rtc_0_wr_reg_o(3),
      I2 => rtc_0_wr_reg_o(1),
      I3 => \^q\(2),
      I4 => rtc_0_wr_reg_o(0),
      O => \data[4][3]_i_13_n_0\
    );
\data[4][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808080808F80"
    )
        port map (
      I0 => \data[4][3]_i_13_n_0\,
      I1 => \^q\(0),
      I2 => \^update_t_reg_1\,
      I3 => \data_reg[36][0]\,
      I4 => dout(13),
      I5 => dout(8),
      O => \wr_reg_o_reg[2]_1\
    );
\data[4][3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => \wr_data_reg[11]\,
      O => \^update_t_reg_1\
    );
\data[4][5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808080FF80808080"
    )
        port map (
      I0 => \data[4][3]_i_13_n_0\,
      I1 => \^update_t_reg_1\,
      I2 => \^q\(0),
      I3 => dout(8),
      I4 => dout(13),
      I5 => \data_reg[36][0]\,
      O => \wr_reg_o_reg[2]_0\
    );
\data[50][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF010001000100"
    )
        port map (
      I0 => dout(10),
      I1 => dout(8),
      I2 => \data_reg[50][0]\,
      I3 => \data[52][7]_i_5_n_0\,
      I4 => \data[55][7]_i_2_n_0\,
      I5 => \data[58][7]_i_5_n_0\,
      O => \goreg_bm.dout_i_reg[10]_1\(0)
    );
\data[51][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8888888888888"
    )
        port map (
      I0 => \data[51][7]_i_2_n_0\,
      I1 => \data_reg[3][5]\,
      I2 => \data[3][7]_i_4_n_0\,
      I3 => \data[51][7]_i_3_n_0\,
      I4 => \data[51][7]_i_4_n_0\,
      I5 => \^update_t_reg_1\,
      O => \goreg_bm.dout_i_reg[12]_1\(0)
    );
\data[51][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8200"
    )
        port map (
      I0 => dout(12),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(13),
      O => \data[51][7]_i_2_n_0\
    );
\data[51][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \data[51][7]_i_3_n_0\
    );
\data[51][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(3),
      O => \data[51][7]_i_4_n_0\
    );
\data[52][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444F44444444"
    )
        port map (
      I0 => \data[52][7]_i_2_n_0\,
      I1 => \data[52][7]_i_3_n_0\,
      I2 => dout(9),
      I3 => dout(8),
      I4 => \data_reg[52][0]\,
      I5 => \data[52][7]_i_5_n_0\,
      O => \goreg_bm.dout_i_reg[9]_1\(0)
    );
\data[52][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF9FFFFFF"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => \wr_data_reg[11]\,
      I2 => rtc_0_wr_reg_o(1),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => rtc_0_wr_reg_o(0),
      O => \data[52][7]_i_2_n_0\
    );
\data[52][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(3),
      O => \data[52][7]_i_3_n_0\
    );
\data[52][7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004004"
    )
        port map (
      I0 => underflow,
      I1 => dout(12),
      I2 => \^update_t_reg_0\,
      I3 => \wr_data_reg[11]\,
      I4 => dout(11),
      O => \data[52][7]_i_5_n_0\
    );
\data[53][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF010001000100"
    )
        port map (
      I0 => \data_reg[53][0]\,
      I1 => dout(11),
      I2 => dout(9),
      I3 => \data[53][7]_i_3_n_0\,
      I4 => \data[53][7]_i_4_n_0\,
      I5 => \data[53][7]_i_5_n_0\,
      O => \goreg_bm.dout_i_reg[11]_2\(0)
    );
\data[53][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9000"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => \wr_data_reg[11]\,
      I2 => dout(13),
      I3 => dout(8),
      O => \data[53][7]_i_3_n_0\
    );
\data[53][7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^q\(1),
      I2 => rtc_0_wr_reg_o(0),
      I3 => \^q\(0),
      I4 => rtc_0_wr_reg_o(3),
      O => \data[53][7]_i_4_n_0\
    );
\data[53][7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^q\(2),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \data[53][7]_i_5_n_0\
    );
\data[54][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888F888888"
    )
        port map (
      I0 => \data_reg[20][0]\,
      I1 => \data[54][7]_i_3_n_0\,
      I2 => \data[54][7]_i_4_n_0\,
      I3 => \^q\(1),
      I4 => \^update_t_reg_1\,
      I5 => rtc_0_wr_reg_o(0),
      O => \wr_reg_o_reg[4]_1\(0)
    );
\data[54][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000000"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => \wr_data_reg[11]\,
      I2 => underflow,
      I3 => dout(13),
      I4 => dout(9),
      O => \data[54][7]_i_3_n_0\
    );
\data[54][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => \^q\(2),
      I1 => rtc_0_wr_reg_o(1),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \^q\(0),
      O => \data[54][7]_i_4_n_0\
    );
\data[55][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
        port map (
      I0 => \data[55][7]_i_2_n_0\,
      I1 => \data[3][7]_i_4_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \data_reg[39][0]\,
      I5 => \data_reg[21][0]\,
      O => \wr_reg_o_reg[5]_4\(0)
    );
\data[55][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => rtc_0_wr_reg_o(3),
      O => \data[55][7]_i_2_n_0\
    );
\data[56][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000011110F001111"
    )
        port map (
      I0 => \data_reg[40][0]\,
      I1 => \data_reg[49][0]\,
      I2 => \data[56][7]_i_4_n_0\,
      I3 => \^q\(1),
      I4 => \^update_t_reg_1\,
      I5 => rtc_0_wr_reg_o(1),
      O => \wr_reg_o_reg[4]_3\(0)
    );
\data[56][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(0),
      O => \data[56][7]_i_4_n_0\
    );
\data[57][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF404000004040"
    )
        port map (
      I0 => \data_reg[9][0]\,
      I1 => dout(12),
      I2 => dout(13),
      I3 => \^q\(0),
      I4 => \^update_t_reg_1\,
      I5 => \data[57][7]_i_3_n_0\,
      O => \goreg_bm.dout_i_reg[12]\(0)
    );
\data[57][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^q\(1),
      I2 => rtc_0_wr_reg_o(1),
      I3 => \^q\(2),
      I4 => rtc_0_wr_reg_o(0),
      O => \data[57][7]_i_3_n_0\
    );
\data[58][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF800080008000"
    )
        port map (
      I0 => \data_reg[35][0]\,
      I1 => dout(13),
      I2 => dout(9),
      I3 => \data_reg[24][0]\,
      I4 => \data[58][7]_i_4_n_0\,
      I5 => \data[58][7]_i_5_n_0\,
      O => \goreg_bm.dout_i_reg[13]\(0)
    );
\data[58][7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2800"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => rtc_0_wr_reg_o(3),
      O => \data[58][7]_i_4_n_0\
    );
\data[58][7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(2),
      I3 => rtc_0_wr_reg_o(1),
      O => \data[58][7]_i_5_n_0\
    );
\data[59][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F444444444444"
    )
        port map (
      I0 => \data[59][7]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \data_reg[50][0]\,
      I3 => dout(10),
      I4 => \data_reg[45][0]\,
      I5 => \data_reg[21][0]\,
      O => \wr_reg_o_reg[4]_0\(0)
    );
\data[59][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => \^q\(0),
      I2 => rtc_0_wr_reg_o(0),
      I3 => \^q\(2),
      I4 => rtc_0_wr_reg_o(1),
      I5 => rtc_0_wr_reg_o(3),
      O => \data[59][7]_i_2_n_0\
    );
\data[5][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828EBEBEB28EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(0),
      I4 => \data_reg[5][0]\,
      I5 => underflow,
      O => \data_o_reg[0]_1\
    );
\data[5][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEBEBEB28EB2828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => underflow,
      I4 => dout(1),
      I5 => \data_reg[5][1]\,
      O => \data_o_reg[1]_0\
    );
\data[5][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBB8BB88888"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(2),
      I1 => \^update_t_reg_1\,
      I2 => \data_reg[5][2]\,
      I3 => \data_reg[5][2]_0\,
      I4 => underflow,
      I5 => dout(2),
      O => \data_o_reg[2]_1\
    );
\data[5][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(3),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \data_reg[5][3]\,
      O => \data_o_reg[3]_0\
    );
\data[5][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404040404FF04"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => \data_reg[13][0]\,
      I2 => dout(11),
      I3 => \data[37][7]_i_3_n_0\,
      I4 => rtc_0_wr_reg_o(3),
      I5 => \^q\(2),
      O => \goreg_bm.dout_i_reg[11]_3\
    );
\data[5][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(4),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \data_reg[5][4]_0\,
      I4 => underflow,
      I5 => dout(4),
      O => \data_o_reg[4]_0\
    );
\data[5][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5151515151510051"
    )
        port map (
      I0 => \data_reg[5][4]\,
      I1 => \data_reg[13][0]\,
      I2 => dout(11),
      I3 => \data[37][7]_i_3_n_0\,
      I4 => rtc_0_wr_reg_o(3),
      I5 => \^q\(2),
      O => \goreg_bm.dout_i_reg[11]\
    );
\data[60][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => rtc_0_wr_reg_o(3),
      I3 => rtc_0_wr_reg_o(0),
      I4 => \data[60][7]_i_2_n_0\,
      I5 => \data[60][7]_i_3_n_0\,
      O => \wr_reg_o_reg[4]_9\(0)
    );
\data[60][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => rtc_0_wr_reg_o(1),
      O => \data[60][7]_i_2_n_0\
    );
\data[60][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \^update_t_reg_1\,
      I1 => dout(13),
      I2 => dout(8),
      I3 => dout(10),
      I4 => dout(11),
      I5 => \data_reg[49][0]\,
      O => \data[60][7]_i_3_n_0\
    );
\data[61][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => \data[61][7]_i_2_n_0\,
      I1 => \data[61][7]_i_3_n_0\,
      I2 => dout(13),
      I3 => dout(10),
      I4 => \data_reg[45][0]\,
      I5 => \data_reg[61][0]\,
      O => \goreg_bm.dout_i_reg[13]_1\(0)
    );
\data[61][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0028"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => rtc_0_wr_reg_o(1),
      O => \data[61][7]_i_2_n_0\
    );
\data[61][7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(0),
      I2 => \^q\(2),
      I3 => \^q\(0),
      O => \data[61][7]_i_3_n_0\
    );
\data[62][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF080008000800"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^update_t_reg_1\,
      I2 => rtc_0_wr_reg_o(0),
      I3 => \data[62][7]_i_2_n_0\,
      I4 => \data_reg[62][0]\,
      I5 => \data_reg[62][0]_0\,
      O => \wr_reg_o_reg[4]_2\(0)
    );
\data[62][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      O => \data[62][7]_i_2_n_0\
    );
\data[63][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(0),
      O => \data_o_reg[7]_1\(0)
    );
\data[63][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(1),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(1),
      O => \data_o_reg[7]_1\(1)
    );
\data[63][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(2),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(2),
      O => \data_o_reg[7]_1\(2)
    );
\data[63][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888000F0000"
    )
        port map (
      I0 => \data[63][7]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \data_reg[47][0]_0\,
      I3 => \data_reg[63][0]\,
      I4 => dout(13),
      I5 => \^update_t_reg_1\,
      O => \wr_reg_o_reg[5]_12\(0)
    );
\data[63][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => rtc_0_wr_reg_o(3),
      I2 => rtc_0_wr_reg_o(1),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \data[63][7]_i_2_n_0\
    );
\data[6][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828EBEBEB28EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(0),
      I4 => \data_reg[6][6]\(0),
      I5 => underflow,
      O => \data_o_reg[6]_0\(0)
    );
\data[6][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBB8BB88888"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(2),
      I1 => \^update_t_reg_1\,
      I2 => \data_reg[6][6]\(1),
      I3 => \data_reg[6][2]\,
      I4 => underflow,
      I5 => dout(2),
      O => \data_o_reg[6]_0\(1)
    );
\data[6][3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(3),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \data_reg[6][3]\,
      O => \data_o_reg[6]_0\(2)
    );
\data[6][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828EBEBEB28EB28"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(4),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => dout(4),
      I4 => \data_reg[6][6]\(2),
      I5 => underflow,
      O => \data_o_reg[6]_0\(3)
    );
\data[6][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8BBBB8BB88888"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(6),
      I1 => \^update_t_reg_1\,
      I2 => \data_reg[6][6]\(3),
      I3 => \data_reg[6][6]_0\,
      I4 => underflow,
      I5 => dout(6),
      O => \data_o_reg[6]_0\(4)
    );
\data[6][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^q\(0),
      I1 => rtc_0_wr_reg_o(1),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \^q\(2),
      I4 => rtc_0_wr_reg_o(0),
      I5 => \^q\(1),
      O => \wr_reg_o_reg[2]_3\
    );
\data[7][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08000000"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => rtc_0_wr_reg_o(0),
      I2 => rtc_0_wr_reg_o(3),
      I3 => \^q\(0),
      I4 => \data[11][7]_i_2_n_0\,
      I5 => \data_reg[7][0]\,
      O => \wr_reg_o_reg[1]_2\(0)
    );
\data[8][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01010101FF010101"
    )
        port map (
      I0 => \data[14][7]_i_2_n_0\,
      I1 => rtc_0_wr_reg_o(1),
      I2 => \^q\(0),
      I3 => \data[44][7]_i_4_n_0\,
      I4 => \data_reg[33][0]\,
      I5 => \data_reg[26][0]\,
      O => \wr_reg_o_reg[1]_1\(0)
    );
\data[9][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444444444444444"
    )
        port map (
      I0 => \data_reg[9][0]\,
      I1 => \data_reg[3][5]_0\,
      I2 => \data[32][7]_i_3_n_0\,
      I3 => rtc_0_wr_reg_o(3),
      I4 => rtc_0_wr_reg_o(0),
      I5 => \data[11][7]_i_2_n_0\,
      O => \wr_reg_o_reg[3]_5\(0)
    );
\data_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^tmp_reg[0]_0\(0),
      Q => \^data_o_reg[7]_0\(0),
      R => '0'
    );
\data_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(1),
      Q => \^data_o_reg[7]_0\(1),
      R => '0'
    );
\data_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(2),
      Q => \^data_o_reg[7]_0\(2),
      R => '0'
    );
\data_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(3),
      Q => \^data_o_reg[7]_0\(3),
      R => '0'
    );
\data_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(4),
      Q => \^data_o_reg[7]_0\(4),
      R => '0'
    );
\data_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(5),
      Q => \^data_o_reg[7]_0\(5),
      R => '0'
    );
\data_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(6),
      Q => \^data_o_reg[7]_0\(6),
      R => '0'
    );
\data_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(7),
      Q => \^data_o_reg[7]_0\(7),
      R => '0'
    );
\data_reg[34][7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_reg[34][0]\,
      I1 => \data[34][7]_i_3_n_0\,
      O => update_t_reg_2(0),
      S => \^update_t_reg_1\
    );
\data_reg[46][7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_reg[46][0]\,
      I1 => \data[46][7]_i_3_n_0\,
      O => update_t_reg_3(0),
      S => \^update_t_reg_1\
    );
i2c_rw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => i2c_rw_reg_1,
      Q => \^i2c_rw_reg_0\,
      R => '0'
    );
old_scl_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => \^scl_reg_0\,
      Q => old_scl,
      R => '0'
    );
old_sda_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => \^sda_reg_0\,
      Q => old_sda,
      R => '0'
    );
\ptr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^tmp_reg[0]_0\(0),
      I1 => \ptr[5]_i_4_n_0\,
      I2 => \^ptr_reg[5]_0\(0),
      O => \p_0_in__0\(0)
    );
\ptr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => tmp(1),
      I1 => \ptr[5]_i_4_n_0\,
      I2 => \^ptr_reg[5]_0\(0),
      I3 => \^ptr_reg[5]_0\(1),
      O => \p_0_in__0\(1)
    );
\ptr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => tmp(2),
      I1 => \ptr[5]_i_4_n_0\,
      I2 => \^ptr_reg[5]_0\(2),
      I3 => \^ptr_reg[5]_0\(1),
      I4 => \^ptr_reg[5]_0\(0),
      O => \p_0_in__0\(2)
    );
\ptr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BB8B8B8B8B8B8B8"
    )
        port map (
      I0 => tmp(3),
      I1 => \ptr[5]_i_4_n_0\,
      I2 => \^ptr_reg[5]_0\(3),
      I3 => \^ptr_reg[5]_0\(0),
      I4 => \^ptr_reg[5]_0\(1),
      I5 => \^ptr_reg[5]_0\(2),
      O => \p_0_in__0\(3)
    );
\ptr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => tmp(4),
      I1 => \ptr[5]_i_4_n_0\,
      I2 => \^ptr_reg[5]_0\(4),
      I3 => \ptr[5]_i_5_n_0\,
      O => \p_0_in__0\(4)
    );
\ptr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888808"
    )
        port map (
      I0 => \cnt[3]_i_6_n_0\,
      I1 => ack,
      I2 => \ptr[5]_i_3_n_0\,
      I3 => bcnt(1),
      I4 => bcnt(2),
      I5 => bcnt(0),
      O => \^ack_reg_0\
    );
\ptr[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BB8B8B8"
    )
        port map (
      I0 => tmp(5),
      I1 => \ptr[5]_i_4_n_0\,
      I2 => \^ptr_reg[5]_0\(5),
      I3 => \^ptr_reg[5]_0\(4),
      I4 => \ptr[5]_i_5_n_0\,
      O => \p_0_in__0\(5)
    );
\ptr[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => bcnt(3),
      I1 => bcnt(4),
      I2 => bcnt(5),
      I3 => bcnt(6),
      I4 => \ptr[5]_i_6_n_0\,
      O => \ptr[5]_i_3_n_0\
    );
\ptr[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => bcnt(2),
      I1 => bcnt(1),
      I2 => bcnt(0),
      I3 => \ptr[5]_i_3_n_0\,
      I4 => \^i2c_rw_reg_0\,
      O => \ptr[5]_i_4_n_0\
    );
\ptr[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^ptr_reg[5]_0\(0),
      I1 => \^ptr_reg[5]_0\(1),
      I2 => \^ptr_reg[5]_0\(2),
      I3 => \^ptr_reg[5]_0\(3),
      O => \ptr[5]_i_5_n_0\
    );
\ptr[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => bcnt(9),
      I1 => bcnt(8),
      I2 => bcnt(10),
      I3 => bcnt(7),
      O => \ptr[5]_i_6_n_0\
    );
\ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^ack_reg_0\,
      D => \p_0_in__0\(0),
      Q => \^ptr_reg[5]_0\(0),
      R => reset
    );
\ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^ack_reg_0\,
      D => \p_0_in__0\(1),
      Q => \^ptr_reg[5]_0\(1),
      R => reset
    );
\ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^ack_reg_0\,
      D => \p_0_in__0\(2),
      Q => \^ptr_reg[5]_0\(2),
      R => reset
    );
\ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^ack_reg_0\,
      D => \p_0_in__0\(3),
      Q => \^ptr_reg[5]_0\(3),
      R => reset
    );
\ptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^ack_reg_0\,
      D => \p_0_in__0\(4),
      Q => \^ptr_reg[5]_0\(4),
      R => reset
    );
\ptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \^ack_reg_0\,
      D => \p_0_in__0\(5),
      Q => \^ptr_reg[5]_0\(5),
      R => reset
    );
scl_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => scl_reg_1,
      Q => \^scl_reg_0\,
      R => '0'
    );
\scl_sr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => scl_i,
      Q => \^scl_sr_reg[1]_0\(0),
      R => '0'
    );
\scl_sr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => \^scl_sr_reg[1]_0\(0),
      Q => \^scl_sr_reg[1]_0\(1),
      R => '0'
    );
sda_o_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8ABFCFFFCFFFCFF"
    )
        port map (
      I0 => sda_o_reg_1,
      I1 => sda_o_i_8_n_0,
      I2 => \^cnt_reg[2]_0\(1),
      I3 => \^cnt_reg[2]_0\(0),
      I4 => \^i2c_rw_reg_0\,
      I5 => ack,
      O => \cnt_reg[1]_0\
    );
sda_o_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAABA"
    )
        port map (
      I0 => sda_o_i_9_n_0,
      I1 => \cnt[3]_i_7_n_0\,
      I2 => \ptr[5]_i_3_n_0\,
      I3 => bcnt(1),
      I4 => bcnt(2),
      I5 => bcnt(0),
      O => \bcnt_reg[1]_1\
    );
sda_o_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0100FFFF"
    )
        port map (
      I0 => bcnt(0),
      I1 => bcnt(2),
      I2 => bcnt(1),
      I3 => \ptr[5]_i_3_n_0\,
      I4 => ack,
      O => \bcnt_reg[0]_0\
    );
sda_o_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^cnt_reg[2]_0\(0),
      I1 => \^cnt_reg[2]_0\(1),
      I2 => \^cnt_reg[2]_0\(2),
      I3 => cnt(3),
      O => \cnt_reg[0]_0\
    );
sda_o_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => old_scl,
      I1 => \^scl_reg_0\,
      O => old_scl_reg_0
    );
sda_o_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cnt(3),
      I1 => \^cnt_reg[2]_0\(2),
      O => sda_o_i_8_n_0
    );
sda_o_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^cnt_reg[2]_0\(2),
      I1 => cnt(3),
      I2 => \^cnt_reg[2]_0\(0),
      I3 => \^cnt_reg[2]_0\(1),
      O => sda_o_i_9_n_0
    );
sda_o_reg: unisim.vcomponents.FDSE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => sda_o_reg_0,
      Q => sda_o,
      S => reset
    );
sda_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => sda_reg_1,
      Q => \^sda_reg_0\,
      R => '0'
    );
\sda_sr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => sda_i,
      Q => \^sda_sr_reg[1]_0\(0),
      R => '0'
    );
\sda_sr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => \^sda_sr_reg[1]_0\(0),
      Q => \^sda_sr_reg[1]_0\(1),
      R => '0'
    );
\tmp[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp[7]_i_2_n_0\,
      I1 => reset,
      O => tmp_0
    );
\tmp[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => cnt(3),
      I1 => \^cnt_reg[2]_0\(2),
      I2 => \^cnt_reg[2]_0\(1),
      I3 => \^cnt_reg[2]_0\(0),
      I4 => \^scl_reg_0\,
      I5 => old_scl,
      O => \tmp[7]_i_2_n_0\
    );
\tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => \^sda_reg_0\,
      Q => \^tmp_reg[0]_0\(0),
      R => '0'
    );
\tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => \^tmp_reg[0]_0\(0),
      Q => tmp(1),
      R => '0'
    );
\tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(1),
      Q => tmp(2),
      R => '0'
    );
\tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(2),
      Q => tmp(3),
      R => '0'
    );
\tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(3),
      Q => tmp(4),
      R => '0'
    );
\tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(4),
      Q => tmp(5),
      R => '0'
    );
\tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(5),
      Q => tmp(6),
      R => '0'
    );
\tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(6),
      Q => tmp(7),
      R => '0'
    );
update_t_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => update_t_reg_4,
      Q => \^update_t_reg_0\,
      R => '0'
    );
\wr_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEBEB282828EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \^ptr_reg[5]_0\(3),
      I4 => \wr_data_reg[8]\(2),
      I5 => \wr_data_reg[11]_0\(0),
      O => \wr_reg_o_reg[3]_0\(3)
    );
\wr_data[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(7),
      I1 => \wr_data_reg[11]\,
      I2 => \^update_t_reg_0\,
      O => \wr_reg_o_reg[3]_0\(0)
    );
\wr_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28EB28EBEBEB2828"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^update_t_reg_0\,
      I2 => \wr_data_reg[11]\,
      I3 => \wr_data_reg[8]\(0),
      I4 => \^ptr_reg[5]_0\(0),
      I5 => \wr_data_reg[8]\(2),
      O => \wr_reg_o_reg[3]_0\(1)
    );
\wr_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBB8BBB888B8"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^update_t_reg_1\,
      I2 => \^ptr_reg[5]_0\(1),
      I3 => \wr_data_reg[8]\(2),
      I4 => \wr_data_reg[8]\(0),
      I5 => \wr_data_reg[8]\(1),
      O => \wr_reg_o_reg[3]_0\(2)
    );
\wr_reg_o[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^ack_reg_0\,
      I1 => \^i2c_rw_reg_0\,
      I2 => reset,
      I3 => \^bcnt_reg[0]_1\,
      O => update_t2_out
    );
\wr_reg_o[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \ptr[5]_i_3_n_0\,
      I1 => bcnt(0),
      I2 => bcnt(1),
      I3 => bcnt(2),
      O => \^bcnt_reg[0]_1\
    );
\wr_reg_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^ptr_reg[5]_0\(0),
      Q => rtc_0_wr_reg_o(0),
      R => '0'
    );
\wr_reg_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^ptr_reg[5]_0\(1),
      Q => rtc_0_wr_reg_o(1),
      R => '0'
    );
\wr_reg_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^ptr_reg[5]_0\(2),
      Q => \^q\(0),
      R => '0'
    );
\wr_reg_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^ptr_reg[5]_0\(3),
      Q => rtc_0_wr_reg_o(3),
      R => '0'
    );
\wr_reg_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^ptr_reg[5]_0\(4),
      Q => \^q\(1),
      R => '0'
    );
\wr_reg_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^ptr_reg[5]_0\(5),
      Q => \^q\(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtc_reset is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset : out STD_LOGIC;
    reset_n : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtc_reset : entity is "rtc_reset";
end zxnexys_zxrtc_0_0_rtc_reset;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtc_reset is
  signal \^reset\ : STD_LOGIC;
  signal reset_i_1_n_0 : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of reset_n_reg : label is "xilinx.com:signal:reset:1.0  reset_n  RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of reset_n_reg : label is "POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of reset_reg : label is "xilinx.com:signal:reset:1.0  reset  RST";
  attribute X_INTERFACE_PARAMETER of reset_reg : label is "POLARITY ACTIVE_HIGH";
begin
  reset <= \^reset\;
reset_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => resetn,
      O => reset_i_1_n_0
    );
reset_n_reg: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset_i_1_n_0,
      D => '1',
      Q => reset_n
    );
reset_reg: unisim.vcomponents.FDPE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => '0',
      PRE => reset_i_1_n_0,
      Q => \^reset\
    );
\sda_sr[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^reset\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_shift8 is
  port (
    \data_int_reg[7]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_int_reg[7]_1\ : out STD_LOGIC;
    shift_reg_en : in STD_LOGIC;
    \data_int_reg[1]_0\ : in STD_LOGIC;
    \LEVEL_1_GEN.master_sda_reg\ : in STD_LOGIC;
    slave_sda_reg : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \LEVEL_1_GEN.master_sda_reg_0\ : in STD_LOGIC;
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_int_reg[7]_2\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \data_int_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_shift8 : entity is "shift8";
end zxnexys_zxrtc_0_0_shift8;

architecture STRUCTURE of zxnexys_zxrtc_0_0_shift8 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_int[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_int[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \data_int[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \data_int[4]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \data_int[5]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \data_int[6]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \data_int[7]_i_2\ : label is "soft_lutpair10";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\LEVEL_1_GEN.master_sda_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFFFFFACFFCFF"
    )
        port map (
      I0 => \LEVEL_1_GEN.master_sda_reg\,
      I1 => \^q\(7),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      I5 => \LEVEL_1_GEN.master_sda_reg_0\,
      O => \data_int_reg[7]_1\
    );
\data_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(0),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(0),
      O => \p_2_in__0\(1)
    );
\data_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(1),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(1),
      O => \p_2_in__0\(2)
    );
\data_int[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(2),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(2),
      O => \p_2_in__0\(3)
    );
\data_int[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(3),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(3),
      O => \p_2_in__0\(4)
    );
\data_int[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(4),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(4),
      O => \p_2_in__0\(5)
    );
\data_int[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(5),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(5),
      O => \p_2_in__0\(6)
    );
\data_int[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => shift_reg_en,
      I1 => \data_int_reg[1]_0\,
      O => \data_int[7]_i_1_n_0\
    );
\data_int[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(6),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(6),
      O => \p_2_in__0\(7)
    );
\data_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \data_int_reg[0]_0\(0),
      Q => \^q\(0),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(1),
      Q => \^q\(1),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(2),
      Q => \^q\(2),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(3),
      Q => \^q\(3),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(4),
      Q => \^q\(4),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(5),
      Q => \^q\(5),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(6),
      Q => \^q\(6),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(7),
      Q => \^q\(7),
      R => \data_int_reg[7]_2\
    );
slave_sda_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCCAAFFFFFFFF"
    )
        port map (
      I0 => \^q\(7),
      I1 => \LEVEL_1_GEN.master_sda_reg\,
      I2 => slave_sda_reg,
      I3 => \state__0\(0),
      I4 => \state__0\(2),
      I5 => \state__0\(1),
      O => \data_int_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_shift8_7 is
  port (
    shift_reg_ld0 : out STD_LOGIC;
    master_slave_reg : out STD_LOGIC;
    abgc_i_reg : out STD_LOGIC;
    detect_start_reg : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    detect_start_reg_0 : out STD_LOGIC;
    aas_i_reg : out STD_LOGIC;
    \data_int_reg[0]_0\ : out STD_LOGIC;
    detect_start : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shift_reg_ld_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    master_slave : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC;
    Ro_prev : in STD_LOGIC;
    arb_lost : in STD_LOGIC;
    sda_sample : in STD_LOGIC;
    \FSM_sequential_state[2]_i_4_0\ : in STD_LOGIC;
    abgc_i_reg_0 : in STD_LOGIC;
    abgc_i_reg_1 : in STD_LOGIC;
    aas_i : in STD_LOGIC;
    aas_i_reg_0 : in STD_LOGIC;
    srw_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_int_reg[0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    \data_int_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_shift8_7 : entity is "shift8";
end zxnexys_zxrtc_0_0_shift8_7;

architecture STRUCTURE of zxnexys_zxrtc_0_0_shift8_7 is
  signal \FSM_sequential_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_9_n_0\ : STD_LOGIC;
  signal abgc_i_i_2_n_0 : STD_LOGIC;
  signal abgc_i_i_3_n_0 : STD_LOGIC;
  signal \^abgc_i_reg\ : STD_LOGIC;
  signal i2c_header : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shift_reg_ld_i_2_n_0 : STD_LOGIC;
  signal slave_sda_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of abgc_i_i_3 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of slave_sda_i_2 : label is "soft_lutpair13";
begin
  abgc_i_reg <= \^abgc_i_reg\;
\FSM_sequential_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E000EFF0F0F0F"
    )
        port map (
      I0 => detect_start,
      I1 => \FSM_sequential_state[2]_i_8_n_0\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => Ro_prev,
      I5 => \state__0\(2),
      O => detect_start_reg
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDCDCFFFFFCDC"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_0\,
      I1 => \FSM_sequential_state_reg[1]_1\,
      I2 => master_slave,
      I3 => Q(1),
      I4 => \^abgc_i_reg\,
      I5 => \FSM_sequential_state[1]_i_5_n_0\,
      O => master_slave_reg
    );
\FSM_sequential_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFFFFFEFFFEFFF"
    )
        port map (
      I0 => sda_sample,
      I1 => arb_lost,
      I2 => aas_i,
      I3 => i2c_header(0),
      I4 => Q(1),
      I5 => master_slave,
      O => \FSM_sequential_state[1]_i_5_n_0\
    );
\FSM_sequential_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007171FF71"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => detect_start,
      I3 => \FSM_sequential_state[2]_i_8_n_0\,
      I4 => \FSM_sequential_state[2]_i_9_n_0\,
      I5 => \state__0\(0),
      O => \FSM_sequential_state_reg[1]\
    );
\FSM_sequential_state[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAB"
    )
        port map (
      I0 => master_slave,
      I1 => i2c_header(6),
      I2 => i2c_header(4),
      I3 => i2c_header(5),
      I4 => slave_sda_i_3_n_0,
      I5 => abgc_i_reg_0,
      O => \FSM_sequential_state[2]_i_8_n_0\
    );
\FSM_sequential_state[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8FFFFFFFF"
    )
        port map (
      I0 => master_slave,
      I1 => Q(1),
      I2 => i2c_header(0),
      I3 => arb_lost,
      I4 => sda_sample,
      I5 => \FSM_sequential_state[2]_i_4_0\,
      O => \FSM_sequential_state[2]_i_9_n_0\
    );
aas_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A80000"
    )
        port map (
      I0 => \^abgc_i_reg\,
      I1 => aas_i,
      I2 => aas_i_reg_0,
      I3 => abgc_i_reg_1,
      I4 => Q(0),
      O => aas_i_reg
    );
abgc_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044440400"
    )
        port map (
      I0 => detect_start,
      I1 => Q(0),
      I2 => abgc_i_i_2_n_0,
      I3 => abgc_i_i_3_n_0,
      I4 => abgc_i_reg_0,
      I5 => abgc_i_reg_1,
      O => detect_start_reg_0
    );
abgc_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFFFF"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => i2c_header(0),
      I4 => Q(2),
      O => abgc_i_i_2_n_0
    );
abgc_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => i2c_header(6),
      I1 => i2c_header(4),
      I2 => i2c_header(5),
      I3 => slave_sda_i_3_n_0,
      O => abgc_i_i_3_n_0
    );
\data_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => \data_int_reg[0]_2\,
      Q => i2c_header(0),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(0),
      Q => i2c_header(1),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(1),
      Q => i2c_header(2),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(2),
      Q => i2c_header(3),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(3),
      Q => i2c_header(4),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(4),
      Q => i2c_header(5),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(5),
      Q => i2c_header(6),
      R => \data_int_reg[0]_1\
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(6),
      Q => i2c_header(7),
      R => \data_int_reg[0]_1\
    );
shift_reg_ld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0320"
    )
        port map (
      I0 => detect_start,
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      I4 => shift_reg_ld_reg,
      I5 => shift_reg_ld_i_2_n_0,
      O => shift_reg_ld0
    );
shift_reg_ld_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0000F00A00000"
    )
        port map (
      I0 => i2c_header(0),
      I1 => Q(1),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \state__0\(2),
      I5 => master_slave,
      O => shift_reg_ld_i_2_n_0
    );
slave_sda_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => abgc_i_reg_0,
      I1 => slave_sda_i_3_n_0,
      I2 => i2c_header(5),
      I3 => i2c_header(4),
      I4 => i2c_header(6),
      O => \^abgc_i_reg\
    );
slave_sda_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => i2c_header(3),
      I1 => i2c_header(1),
      I2 => i2c_header(7),
      I3 => i2c_header(2),
      O => slave_sda_i_3_n_0
    );
srw_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => i2c_header(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => srw_i_reg(0),
      O => \data_int_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_soft_reset is
  port (
    sw_rst_cond_d1 : out STD_LOGIC;
    AXI_Bus2IP_Reset : out STD_LOGIC;
    \RESET_FLOPS[3].RST_FLOPS_0\ : out STD_LOGIC;
    \RESET_FLOPS[3].RST_FLOPS_1\ : out STD_LOGIC;
    ctrlFifoDin : out STD_LOGIC_VECTOR ( 0 to 1 );
    Bus2IIC_Reset : out STD_LOGIC;
    sw_rst_cond : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    reset_trig0 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Msms_set : in STD_LOGIC;
    \RD_FIFO_CNTRL.ro_prev_i_reg\ : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Tx_fifo_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_soft_reset : entity is "soft_reset";
end zxnexys_zxrtc_0_0_soft_reset;

architecture STRUCTURE of zxnexys_zxrtc_0_0_soft_reset is
  signal \^axi_bus2ip_reset\ : STD_LOGIC;
  signal \RESET_FLOPS[1].RST_FLOPS_i_1_n_0\ : STD_LOGIC;
  signal \RESET_FLOPS[2].RST_FLOPS_i_1_n_0\ : STD_LOGIC;
  signal \^reset_flops[3].rst_flops_0\ : STD_LOGIC;
  signal \RESET_FLOPS[3].RST_FLOPS_i_1_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal flop_q_chain : STD_LOGIC_VECTOR ( 1 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_RAM[0].SRL16E_I_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \FIFO_RAM[1].SRL16E_I_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \RD_FIFO_CNTRL.ro_prev_i_i_1\ : label is "soft_lutpair61";
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of \RESET_FLOPS[0].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of \RESET_FLOPS[0].RST_FLOPS\ : label is "1'b0";
  attribute box_type : string;
  attribute box_type of \RESET_FLOPS[0].RST_FLOPS\ : label is "PRIMITIVE";
  attribute IS_CE_INVERTED of \RESET_FLOPS[1].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED of \RESET_FLOPS[1].RST_FLOPS\ : label is "1'b0";
  attribute box_type of \RESET_FLOPS[1].RST_FLOPS\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \RESET_FLOPS[1].RST_FLOPS_i_1\ : label is "soft_lutpair62";
  attribute IS_CE_INVERTED of \RESET_FLOPS[2].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED of \RESET_FLOPS[2].RST_FLOPS\ : label is "1'b0";
  attribute box_type of \RESET_FLOPS[2].RST_FLOPS\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \RESET_FLOPS[2].RST_FLOPS_i_1\ : label is "soft_lutpair62";
  attribute IS_CE_INVERTED of \RESET_FLOPS[3].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED of \RESET_FLOPS[3].RST_FLOPS\ : label is "1'b0";
  attribute box_type of \RESET_FLOPS[3].RST_FLOPS\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \ip_irpt_enable_reg[7]_i_1\ : label is "soft_lutpair61";
begin
  AXI_Bus2IP_Reset <= \^axi_bus2ip_reset\;
  \RESET_FLOPS[3].RST_FLOPS_0\ <= \^reset_flops[3].rst_flops_0\;
\FIFO_RAM[0].SRL16E_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \^reset_flops[3].rst_flops_0\,
      I2 => s_axi_aresetn,
      I3 => Tx_fifo_rst,
      O => ctrlFifoDin(0)
    );
\FIFO_RAM[1].SRL16E_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \^reset_flops[3].rst_flops_0\,
      I2 => s_axi_aresetn,
      I3 => Tx_fifo_rst,
      O => ctrlFifoDin(1)
    );
\RD_FIFO_CNTRL.ro_prev_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^reset_flops[3].rst_flops_0\,
      I1 => s_axi_aresetn,
      I2 => Msms_set,
      I3 => \RD_FIFO_CNTRL.ro_prev_i_reg\,
      O => \RESET_FLOPS[3].RST_FLOPS_1\
    );
\RESET_FLOPS[0].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => S,
      Q => flop_q_chain(1),
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[1].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RESET_FLOPS[1].RST_FLOPS_i_1_n_0\,
      Q => flop_q_chain(2),
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[1].RST_FLOPS_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S,
      I1 => flop_q_chain(1),
      O => \RESET_FLOPS[1].RST_FLOPS_i_1_n_0\
    );
\RESET_FLOPS[2].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RESET_FLOPS[2].RST_FLOPS_i_1_n_0\,
      Q => flop_q_chain(3),
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[2].RST_FLOPS_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S,
      I1 => flop_q_chain(2),
      O => \RESET_FLOPS[2].RST_FLOPS_i_1_n_0\
    );
\RESET_FLOPS[3].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RESET_FLOPS[3].RST_FLOPS_i_1_n_0\,
      Q => \^reset_flops[3].rst_flops_0\,
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[3].RST_FLOPS_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S,
      I1 => flop_q_chain(3),
      O => \RESET_FLOPS[3].RST_FLOPS_i_1_n_0\
    );
\ip_irpt_enable_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^reset_flops[3].rst_flops_0\,
      I1 => s_axi_aresetn,
      O => Bus2IIC_Reset
    );
reset_trig_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => reset_trig0,
      Q => S,
      R => \^axi_bus2ip_reset\
    );
rst_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^axi_bus2ip_reset\
    );
sw_rst_cond_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sw_rst_cond,
      Q => sw_rst_cond_d1,
      R => \^axi_bus2ip_reset\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_upcnt_n is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_int_reg[0]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_int_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_int_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[0]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \FSM_onehot_scl_state_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_scl_state_reg[1]_0\ : in STD_LOGIC;
    \FSM_onehot_scl_state_reg[1]_1\ : in STD_LOGIC;
    \FSM_onehot_scl_state_reg[1]_2\ : in STD_LOGIC;
    \FSM_onehot_scl_state_reg[2]\ : in STD_LOGIC;
    arb_lost : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    \q_int_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_scl_state_reg[2]_0\ : in STD_LOGIC;
    \FSM_onehot_scl_state_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    stop_scl_reg : in STD_LOGIC;
    \q_int_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_7\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_upcnt_n : entity is "upcnt_n";
end zxnexys_zxrtc_0_0_upcnt_n;

architecture STRUCTURE of zxnexys_zxrtc_0_0_upcnt_n is
  signal \FSM_onehot_scl_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_5_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_scl_state_reg[1]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \q_int[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_4_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_6_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_7_n_0\ : STD_LOGIC;
  signal \q_int[1]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[3]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[4]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[5]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[6]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \q_int[0]_i_3__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \q_int[0]_i_7\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \q_int[1]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \q_int[4]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \q_int[5]_i_2\ : label is "soft_lutpair9";
begin
  \FSM_onehot_scl_state_reg[1]\ <= \^fsm_onehot_scl_state_reg[1]\;
  Q(8 downto 0) <= \^q\(8 downto 0);
\FSM_onehot_scl_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4444444F444F44"
    )
        port map (
      I0 => CO(0),
      I1 => \FSM_onehot_scl_state_reg[0]\(1),
      I2 => \FSM_onehot_scl_state_reg[1]_0\,
      I3 => \FSM_onehot_scl_state_reg[1]_1\,
      I4 => \FSM_onehot_scl_state[2]_i_3_n_0\,
      I5 => \FSM_onehot_scl_state_reg[1]_2\,
      O => D(0)
    );
\FSM_onehot_scl_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1511"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[1]_0\,
      I1 => \FSM_onehot_scl_state_reg[1]_1\,
      I2 => \FSM_onehot_scl_state[2]_i_3_n_0\,
      I3 => \FSM_onehot_scl_state_reg[1]_2\,
      I4 => \FSM_onehot_scl_state_reg[2]\,
      O => D(1)
    );
\FSM_onehot_scl_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEFEFFFFEEFE"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[2]_0\,
      I1 => \FSM_onehot_scl_state_reg[0]\(5),
      I2 => \FSM_onehot_scl_state_reg[0]\(0),
      I3 => \FSM_onehot_scl_state_reg[2]_1\(0),
      I4 => \FSM_onehot_scl_state_reg[0]\(1),
      I5 => CO(0),
      O => \FSM_onehot_scl_state[2]_i_3_n_0\
    );
\FSM_onehot_scl_state[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]_0\,
      I1 => \FSM_onehot_scl_state_reg[0]\(1),
      I2 => \FSM_onehot_scl_state_reg[0]\(4),
      I3 => \FSM_onehot_scl_state_reg[0]\(9),
      I4 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      O => E(0)
    );
\FSM_onehot_scl_state[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555557F7FFFF57F7"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]\(7),
      I1 => \q_int_reg[0]_3\(0),
      I2 => stop_scl_reg,
      I3 => \q_int_reg[0]_4\(0),
      I4 => \q_int_reg[0]_5\(0),
      I5 => \q_int_reg[0]_6\(0),
      O => \FSM_onehot_scl_state[9]_i_5_n_0\
    );
clk_cnt_en1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(8),
      O => \q_int_reg[2]_0\(2)
    );
clk_cnt_en1_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \q_int_reg[2]_0\(1)
    );
clk_cnt_en1_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \q_int_reg[2]_0\(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \q_int_reg[0]_1\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => DI(2)
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \q_int_reg[0]_0\(2)
    );
\i__carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \^q\(4),
      O => \q_int_reg[0]_0\(1)
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => DI(1)
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => DI(0)
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \q_int_reg[0]_0\(0)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => \q_int_reg[1]_0\(3)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \q_int_reg[1]_0\(2)
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \q_int_reg[1]_0\(1)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \q_int_reg[1]_0\(0)
    );
\q_int[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^fsm_onehot_scl_state_reg[1]\,
      I1 => \FSM_onehot_scl_state_reg[0]\(5),
      I2 => \FSM_onehot_scl_state_reg[0]\(0),
      I3 => \FSM_onehot_scl_state_reg[0]\(7),
      I4 => \FSM_onehot_scl_state_reg[0]\(3),
      I5 => \q_int[0]_i_4_n_0\,
      O => \q_int[0]_i_1__0_n_0\
    );
\q_int[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[0]_i_7_n_0\,
      O => p_0_in(8)
    );
\q_int[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]\(1),
      I1 => \FSM_onehot_scl_state_reg[0]\(4),
      I2 => \FSM_onehot_scl_state_reg[0]\(9),
      O => \^fsm_onehot_scl_state_reg[1]\
    );
\q_int[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]\(2),
      I1 => \FSM_onehot_scl_state_reg[0]\(8),
      I2 => \FSM_onehot_scl_state_reg[0]\(6),
      O => \q_int[0]_i_4_n_0\
    );
\q_int[0]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]\(0),
      I1 => \FSM_onehot_scl_state_reg[2]_1\(0),
      I2 => \FSM_onehot_scl_state_reg[1]_1\,
      O => \q_int[0]_i_5__0_n_0\
    );
\q_int[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg[0]\(6),
      I1 => \FSM_onehot_scl_state_reg[0]\(8),
      I2 => \FSM_onehot_scl_state_reg[0]\(2),
      I3 => scndry_out,
      I4 => \q_int_reg[0]_2\(0),
      I5 => \FSM_onehot_scl_state_reg[0]\(4),
      O => \q_int[0]_i_6_n_0\
    );
\q_int[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(7),
      I3 => \q_int[2]_i_2_n_0\,
      O => \q_int[0]_i_7_n_0\
    );
\q_int[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[1]_i_2_n_0\,
      O => p_0_in(7)
    );
\q_int[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \q_int[2]_i_2_n_0\,
      O => \q_int[1]_i_2_n_0\
    );
\q_int[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111011100000"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[2]_i_2_n_0\,
      I5 => \^q\(6),
      O => p_0_in(6)
    );
\q_int[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \q_int[2]_i_2_n_0\
    );
\q_int[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[3]_i_2_n_0\,
      O => p_0_in(5)
    );
\q_int[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555555555555"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \q_int[3]_i_2_n_0\
    );
\q_int[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110000000001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[4]_i_2_n_0\,
      I5 => \^q\(4),
      O => p_0_in(4)
    );
\q_int[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(2),
      O => \q_int[4]_i_2_n_0\
    );
\q_int[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[5]_i_2_n_0\,
      O => p_0_in(3)
    );
\q_int[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \q_int[5]_i_2_n_0\
    );
\q_int[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110000000001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \q_int[6]_i_2_n_0\,
      I5 => \^q\(2),
      O => p_0_in(2)
    );
\q_int[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \q_int[6]_i_2_n_0\
    );
\q_int[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111011100000"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(1)
    );
\q_int[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => \q_int[0]_i_5__0_n_0\,
      I1 => \q_int[0]_i_6_n_0\,
      I2 => arb_lost,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \^q\(0),
      O => p_0_in(0)
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(8),
      Q => \^q\(8),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(7),
      Q => \^q\(7),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(6),
      Q => \^q\(6),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(5),
      Q => \^q\(5),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(4),
      Q => \^q\(4),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(3),
      Q => \^q\(3),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(2),
      Q => \^q\(2),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(1),
      Q => \^q\(1),
      R => \q_int_reg[0]_7\
    );
\q_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(0),
      Q => \^q\(0),
      R => \q_int_reg[0]_7\
    );
stop_start_wait1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(8),
      O => S(2)
    );
stop_start_wait1_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => S(1)
    );
stop_start_wait1_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_upcnt_n_8 is
  port (
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_under_prev_i_reg : out STD_LOGIC;
    sda_setup : in STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    \q_int_reg[8]_0\ : in STD_LOGIC;
    rsta_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    gen_stop : in STD_LOGIC;
    gen_stop_d1 : in STD_LOGIC;
    tx_under_prev_d1 : in STD_LOGIC;
    sda_setup_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    scndry_out : in STD_LOGIC;
    \q_int_reg[8]_1\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_upcnt_n_8 : entity is "upcnt_n";
end zxnexys_zxrtc_0_0_upcnt_n_8;

architecture STRUCTURE of zxnexys_zxrtc_0_0_upcnt_n_8 is
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \q_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_3_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_5_n_0\ : STD_LOGIC;
  signal \q_int[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_int[3]_i_1__1_n_0\ : STD_LOGIC;
  signal q_int_reg : STD_LOGIC_VECTOR ( 0 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_int[0]_i_2__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \q_int[1]_i_1__1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \q_int[2]_i_2__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \q_int[5]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \q_int[6]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \q_int[7]_i_1\ : label is "soft_lutpair16";
begin
\i__carry_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => q_int_reg(0),
      I1 => q_int_reg(1),
      I2 => q_int_reg(2),
      O => S(2)
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => q_int_reg(3),
      I1 => q_int_reg(5),
      I2 => q_int_reg(4),
      O => S(1)
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => q_int_reg(6),
      I1 => q_int_reg(8),
      I2 => q_int_reg(7),
      O => S(0)
    );
\q_int[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sda_setup,
      I1 => \q_int[0]_i_3_n_0\,
      O => \q_int[0]_i_1_n_0\
    );
\q_int[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45551000"
    )
        port map (
      I0 => \q_int[0]_i_3_n_0\,
      I1 => \q_int[0]_i_4__0_n_0\,
      I2 => q_int_reg(2),
      I3 => q_int_reg(1),
      I4 => q_int_reg(0),
      O => \q_int[0]_i_2__1_n_0\
    );
\q_int[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F6"
    )
        port map (
      I0 => sda_rin_d1,
      I1 => \q_int_reg[8]_0\,
      I2 => \q_int[0]_i_5_n_0\,
      O => \q_int[0]_i_3_n_0\
    );
\q_int[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => q_int_reg(4),
      I1 => q_int_reg(6),
      I2 => q_int_reg(8),
      I3 => q_int_reg(7),
      I4 => q_int_reg(5),
      I5 => q_int_reg(3),
      O => \q_int[0]_i_4__0_n_0\
    );
\q_int[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => rsta_d1,
      I1 => Q(0),
      I2 => gen_stop,
      I3 => gen_stop_d1,
      I4 => tx_under_prev_d1,
      I5 => sda_setup_reg,
      O => \q_int[0]_i_5_n_0\
    );
\q_int[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5104"
    )
        port map (
      I0 => \q_int[0]_i_3_n_0\,
      I1 => q_int_reg(2),
      I2 => \q_int[0]_i_4__0_n_0\,
      I3 => q_int_reg(1),
      O => \q_int[1]_i_1__1_n_0\
    );
\q_int[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5155555504000000"
    )
        port map (
      I0 => \q_int[0]_i_3_n_0\,
      I1 => q_int_reg(4),
      I2 => \q_int[2]_i_2__0_n_0\,
      I3 => q_int_reg(5),
      I4 => q_int_reg(3),
      I5 => q_int_reg(2),
      O => \q_int[2]_i_1__1_n_0\
    );
\q_int[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => q_int_reg(7),
      I1 => q_int_reg(8),
      I2 => q_int_reg(6),
      O => \q_int[2]_i_2__0_n_0\
    );
\q_int[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550400"
    )
        port map (
      I0 => \q_int[0]_i_3_n_0\,
      I1 => q_int_reg(5),
      I2 => \q_int[2]_i_2__0_n_0\,
      I3 => q_int_reg(4),
      I4 => q_int_reg(3),
      O => \q_int[3]_i_1__1_n_0\
    );
\q_int[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => q_int_reg(6),
      I1 => q_int_reg(8),
      I2 => q_int_reg(7),
      I3 => q_int_reg(5),
      I4 => q_int_reg(4),
      I5 => \q_int[0]_i_3_n_0\,
      O => \p_0_in__0\(4)
    );
\q_int[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => q_int_reg(7),
      I1 => q_int_reg(8),
      I2 => q_int_reg(6),
      I3 => q_int_reg(5),
      I4 => \q_int[0]_i_3_n_0\,
      O => \p_0_in__0\(3)
    );
\q_int[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => q_int_reg(8),
      I1 => q_int_reg(7),
      I2 => q_int_reg(6),
      I3 => \q_int[0]_i_3_n_0\,
      O => \p_0_in__0\(2)
    );
\q_int[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => q_int_reg(7),
      I1 => q_int_reg(8),
      I2 => \q_int[0]_i_3_n_0\,
      O => \p_0_in__0\(1)
    );
\q_int[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_int_reg(8),
      I1 => \q_int[0]_i_3_n_0\,
      O => \p_0_in__0\(0)
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[0]_i_2__1_n_0\,
      Q => q_int_reg(0),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[1]_i_1__1_n_0\,
      Q => q_int_reg(1),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[2]_i_1__1_n_0\,
      Q => q_int_reg(2),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[3]_i_1__1_n_0\,
      Q => q_int_reg(3),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(4),
      Q => q_int_reg(4),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(3),
      Q => q_int_reg(5),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(2),
      Q => q_int_reg(6),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(1),
      Q => q_int_reg(7),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(0),
      Q => q_int_reg(8),
      R => \q_int_reg[8]_1\
    );
sda_setup_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FD00FC"
    )
        port map (
      I0 => CO(0),
      I1 => sda_setup_reg,
      I2 => \q_int[0]_i_3_n_0\,
      I3 => scndry_out,
      I4 => sda_setup,
      O => tx_under_prev_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\ is
  port (
    \q_int_reg[2]_0\ : out STD_LOGIC;
    \q_int_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    EarlyAckDataState_reg : in STD_LOGIC;
    EarlyAckDataState_reg_0 : in STD_LOGIC;
    detect_start : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bit_cnt_en : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    scl_falling_edge : in STD_LOGIC;
    dtc_i_reg : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_1\ : in STD_LOGIC;
    state0 : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_1\ : in STD_LOGIC;
    \q_int_reg[0]_1\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\ : entity is "upcnt_n";
end \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\;

architecture STRUCTURE of \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\ is
  signal \FSM_sequential_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_6_n_0\ : STD_LOGIC;
  signal bit_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \q_int[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \q_int[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_int[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_int[0]_i_2__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \q_int[0]_i_3__1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \q_int[1]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \q_int[3]_i_1__0\ : label is "soft_lutpair6";
begin
EarlyAckDataState_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000180FFFFFFFF"
    )
        port map (
      I0 => bit_cnt(1),
      I1 => bit_cnt(0),
      I2 => bit_cnt(2),
      I3 => bit_cnt(3),
      I4 => EarlyAckDataState_reg,
      I5 => EarlyAckDataState_reg_0,
      O => \q_int_reg[2]_0\
    );
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[0]_1\,
      I3 => Q(0),
      I4 => \FSM_sequential_state_reg[1]_1\,
      O => \FSM_sequential_state_reg[0]\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\,
      I3 => Q(0),
      I4 => \FSM_sequential_state_reg[1]_1\,
      O => \FSM_sequential_state_reg[1]\
    );
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE62A2"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[2]_0\,
      I3 => \state__0\(1),
      I4 => \FSM_sequential_state_reg[2]_1\,
      I5 => state0,
      O => \FSM_sequential_state_reg[2]\
    );
\FSM_sequential_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000FFECFEA"
    )
        port map (
      I0 => detect_start,
      I1 => \FSM_sequential_state[2]_i_6_n_0\,
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => \FSM_sequential_state_reg[0]_0\,
      O => \FSM_sequential_state[2]_i_2_n_0\
    );
\FSM_sequential_state[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => bit_cnt(1),
      I1 => bit_cnt(0),
      I2 => bit_cnt(3),
      I3 => bit_cnt(2),
      O => \FSM_sequential_state[2]_i_6_n_0\
    );
dtc_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40000000"
    )
        port map (
      I0 => bit_cnt(3),
      I1 => bit_cnt(2),
      I2 => bit_cnt(0),
      I3 => bit_cnt(1),
      I4 => scl_falling_edge,
      I5 => dtc_i_reg,
      O => \q_int_reg[0]_0\
    );
\q_int[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFEEFEF"
    )
        port map (
      I0 => bit_cnt_en,
      I1 => detect_start,
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \q_int[0]_i_1__1_n_0\
    );
\q_int[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \q_int[0]_i_3__1_n_0\,
      I1 => bit_cnt(1),
      I2 => bit_cnt(0),
      I3 => bit_cnt(2),
      I4 => bit_cnt(3),
      O => \q_int[0]_i_2__0_n_0\
    );
\q_int[0]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => detect_start,
      O => \q_int[0]_i_3__1_n_0\
    );
\q_int[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \q_int[0]_i_3__1_n_0\,
      I1 => bit_cnt(0),
      I2 => bit_cnt(1),
      I3 => bit_cnt(2),
      O => \q_int[1]_i_1__0_n_0\
    );
\q_int[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000414441440000"
    )
        port map (
      I0 => detect_start,
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => bit_cnt(0),
      I5 => bit_cnt(1),
      O => \q_int[2]_i_1__0_n_0\
    );
\q_int[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004144"
    )
        port map (
      I0 => detect_start,
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => bit_cnt(0),
      O => \q_int[3]_i_1__0_n_0\
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[0]_i_2__0_n_0\,
      Q => bit_cnt(3),
      R => \q_int_reg[0]_1\
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[1]_i_1__0_n_0\,
      Q => bit_cnt(2),
      R => \q_int_reg[0]_1\
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[2]_i_1__0_n_0\,
      Q => bit_cnt(1),
      R => \q_int_reg[0]_1\
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[3]_i_1__0_n_0\,
      Q => bit_cnt(0),
      R => \q_int_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_write is
  port (
    BREADY_reg_0 : out STD_LOGIC;
    s_axi_awvalid : out STD_LOGIC;
    s_axi_wvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_sequential_cState_reg[5]\ : out STD_LOGIC;
    \FSM_onehot_cState_reg[4]_0\ : out STD_LOGIC;
    rtc_rw_reg : out STD_LOGIC;
    \AWADDR_reg[8]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    clk_peripheral : in STD_LOGIC;
    \FSM_onehot_cState_reg[4]_1\ : in STD_LOGIC;
    s_axi_bvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \FSM_sequential_cState_reg[2]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[2]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[4]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[4]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_2\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_3\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_cState_reg[2]_1\ : in STD_LOGIC;
    wr_ack : in STD_LOGIC;
    \FSM_sequential_cState_reg[2]_2\ : in STD_LOGIC;
    \FSM_sequential_cState[3]_i_2_0\ : in STD_LOGIC;
    \FSM_sequential_cState[1]_i_5\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \AWADDR_reg[8]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_write : entity is "write";
end zxnexys_zxrtc_0_0_write;

architecture STRUCTURE of zxnexys_zxrtc_0_0_write is
  signal AWVALID_i_1_n_0 : STD_LOGIC;
  signal BREADY_i_1_n_0 : STD_LOGIC;
  signal \^bready_reg_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_cstate_reg[5]\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal WVALID_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_awvalid\ : STD_LOGIC;
  signal \^s_axi_wvalid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AWVALID_i_1 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of BREADY_i_1 : label is "soft_lutpair74";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[0]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[1]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[2]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[3]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[4]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_11\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[1]_i_10\ : label is "soft_lutpair73";
begin
  BREADY_reg_0 <= \^bready_reg_0\;
  \FSM_sequential_cState_reg[5]\ <= \^fsm_sequential_cstate_reg[5]\;
  Q(0) <= \^q\(0);
  s_axi_awvalid <= \^s_axi_awvalid\;
  s_axi_wvalid <= \^s_axi_wvalid\;
\AWADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(0),
      Q => \AWADDR_reg[8]_0\(0),
      R => '0'
    );
\AWADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(1),
      Q => \AWADDR_reg[8]_0\(1),
      R => '0'
    );
\AWADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(2),
      Q => \AWADDR_reg[8]_0\(2),
      R => '0'
    );
\AWADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(3),
      Q => \AWADDR_reg[8]_0\(3),
      R => '0'
    );
\AWADDR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(4),
      Q => \AWADDR_reg[8]_0\(4),
      R => '0'
    );
AWVALID_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[1]\,
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \^s_axi_awvalid\,
      O => AWVALID_i_1_n_0
    );
AWVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => AWVALID_i_1_n_0,
      Q => \^s_axi_awvalid\,
      R => '0'
    );
BREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[3]\,
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \FSM_onehot_cState_reg_n_0_[1]\,
      I3 => \^bready_reg_0\,
      O => BREADY_i_1_n_0
    );
BREADY_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => BREADY_i_1_n_0,
      Q => \^bready_reg_0\,
      R => '0'
    );
\FSM_onehot_cState[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \FSM_onehot_cState_reg[4]_1\,
      I1 => \^q\(0),
      I2 => \FSM_onehot_cState_reg_n_0_[0]\,
      O => \FSM_onehot_cState[0]_i_1__0_n_0\
    );
\FSM_onehot_cState[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_wready,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg[4]_1\,
      I3 => \FSM_onehot_cState_reg_n_0_[0]\,
      O => \FSM_onehot_cState[1]_i_1_n_0\
    );
\FSM_onehot_cState[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_bvalid,
      I1 => \FSM_onehot_cState_reg_n_0_[2]\,
      I2 => s_axi_wready,
      I3 => \FSM_onehot_cState_reg_n_0_[1]\,
      O => \FSM_onehot_cState[2]_i_1_n_0\
    );
\FSM_onehot_cState[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^bready_reg_0\,
      I1 => \FSM_onehot_cState_reg_n_0_[3]\,
      I2 => s_axi_bvalid,
      I3 => \FSM_onehot_cState_reg_n_0_[2]\,
      O => \FSM_onehot_cState[3]_i_1_n_0\
    );
\FSM_onehot_cState[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_onehot_cState_reg[4]_1\,
      I2 => \^bready_reg_0\,
      I3 => \FSM_onehot_cState_reg_n_0_[3]\,
      O => \FSM_onehot_cState[4]_i_1_n_0\
    );
\FSM_onehot_cState_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \FSM_onehot_cState[0]_i_1__0_n_0\,
      PRE => reset,
      Q => \FSM_onehot_cState_reg_n_0_[0]\
    );
\FSM_onehot_cState_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[1]_i_1_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[1]\
    );
\FSM_onehot_cState_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[2]_i_1_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[2]\
    );
\FSM_onehot_cState_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[3]_i_1_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[3]\
    );
\FSM_onehot_cState_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[4]_i_1_n_0\,
      Q => \^q\(0)
    );
\FSM_sequential_cState[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFEEEFE"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[0]\,
      I1 => \FSM_sequential_cState_reg[2]_0\,
      I2 => \FSM_sequential_cState_reg[0]_0\,
      I3 => \FSM_sequential_cState_reg[5]_0\(0),
      I4 => \FSM_sequential_cState[0]_i_4_n_0\,
      I5 => \^fsm_sequential_cstate_reg[5]\,
      O => D(0)
    );
\FSM_sequential_cState[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[1]\(0),
      I2 => \FSM_sequential_cState_reg[5]_0\(3),
      O => \FSM_sequential_cState[0]_i_11_n_0\
    );
\FSM_sequential_cState[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005500110F550011"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState[1]_i_5\,
      I2 => \FSM_sequential_cState_reg[5]_0\(4),
      I3 => \FSM_sequential_cState_reg[5]_0\(2),
      I4 => \FSM_sequential_cState_reg[5]_0\(3),
      I5 => wr_ack,
      O => \FSM_sequential_cState[0]_i_12_n_0\
    );
\FSM_sequential_cState[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003010D310D0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[5]_0\(2),
      I2 => \FSM_sequential_cState_reg[5]_0\(3),
      I3 => \FSM_sequential_cState_reg[1]\(0),
      I4 => \FSM_sequential_cState_reg[5]_0\(5),
      I5 => \FSM_sequential_cState_reg[5]_0\(4),
      O => \FSM_sequential_cState[0]_i_13_n_0\
    );
\FSM_sequential_cState[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[0]_1\,
      I1 => \FSM_sequential_cState[0]_i_11_n_0\,
      I2 => \FSM_sequential_cState_reg[5]_0\(5),
      I3 => \FSM_sequential_cState[0]_i_12_n_0\,
      I4 => \FSM_sequential_cState_reg[5]_0\(1),
      I5 => \FSM_sequential_cState[0]_i_13_n_0\,
      O => \FSM_sequential_cState[0]_i_4_n_0\
    );
\FSM_sequential_cState[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04070004"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_0\(5),
      I1 => \FSM_sequential_cState_reg[5]_0\(4),
      I2 => \^q\(0),
      I3 => \FSM_sequential_cState_reg[5]_0\(3),
      I4 => \FSM_sequential_cState_reg[5]_0\(2),
      O => \^fsm_sequential_cstate_reg[5]\
    );
\FSM_sequential_cState[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_5\,
      I1 => \FSM_sequential_cState_reg[5]_0\(3),
      I2 => \^q\(0),
      I3 => \FSM_sequential_cState_reg[5]_0\(2),
      O => rtc_rw_reg
    );
\FSM_sequential_cState[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF737FFFFF7474"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[5]_0\(4),
      I2 => \FSM_sequential_cState_reg[5]_0\(2),
      I3 => \FSM_sequential_cState_reg[1]\(0),
      I4 => \FSM_sequential_cState_reg[5]_0\(1),
      I5 => \FSM_sequential_cState_reg[5]_0\(3),
      O => \FSM_onehot_cState_reg[4]_0\
    );
\FSM_sequential_cState[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4040FF4F"
    )
        port map (
      I0 => \FSM_sequential_cState[2]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(0),
      I2 => \FSM_sequential_cState_reg[5]_0\(1),
      I3 => \FSM_sequential_cState[2]_i_3_n_0\,
      I4 => \FSM_sequential_cState_reg[2]\,
      I5 => \FSM_sequential_cState_reg[2]_0\,
      O => D(1)
    );
\FSM_sequential_cState[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8A8AAAAA8"
    )
        port map (
      I0 => \FSM_sequential_cState[2]_i_5_n_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(5),
      I2 => \FSM_sequential_cState_reg[5]_0\(4),
      I3 => \FSM_sequential_cState_reg[5]_0\(3),
      I4 => \^q\(0),
      I5 => wr_ack,
      O => \FSM_sequential_cState[2]_i_2_n_0\
    );
\FSM_sequential_cState[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E00EE000ECEEE"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_3\,
      I1 => \FSM_sequential_cState_reg[2]_1\,
      I2 => wr_ack,
      I3 => \FSM_sequential_cState_reg[5]_0\(0),
      I4 => \FSM_sequential_cState_reg[2]_2\,
      I5 => \^q\(0),
      O => \FSM_sequential_cState[2]_i_3_n_0\
    );
\FSM_sequential_cState[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBABFBBBFBFBFBBB"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_0\(2),
      I1 => \^q\(0),
      I2 => \FSM_sequential_cState_reg[5]_0\(5),
      I3 => \FSM_sequential_cState_reg[5]_0\(4),
      I4 => \FSM_sequential_cState_reg[5]_0\(3),
      I5 => \FSM_sequential_cState_reg[1]\(0),
      O => \FSM_sequential_cState[2]_i_5_n_0\
    );
\FSM_sequential_cState[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFAAAAAAAA"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[2]_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(2),
      I2 => \FSM_sequential_cState_reg[5]_0\(1),
      I3 => \FSM_sequential_cState_reg[5]_0\(4),
      I4 => \FSM_sequential_cState_reg[5]_3\,
      I5 => \FSM_sequential_cState[3]_i_2_n_0\,
      O => D(2)
    );
\FSM_sequential_cState[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF04"
    )
        port map (
      I0 => \FSM_sequential_cState[3]_i_3_n_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(1),
      I2 => \FSM_sequential_cState_reg[5]_0\(5),
      I3 => \FSM_sequential_cState[3]_i_4_n_0\,
      I4 => \FSM_sequential_cState[3]_i_5_n_0\,
      O => \FSM_sequential_cState[3]_i_2_n_0\
    );
\FSM_sequential_cState[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC00005F5CFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState[1]_i_5\,
      I2 => \FSM_sequential_cState_reg[5]_0\(2),
      I3 => \FSM_sequential_cState_reg[5]_0\(4),
      I4 => \FSM_sequential_cState_reg[5]_0\(0),
      I5 => \FSM_sequential_cState_reg[5]_0\(3),
      O => \FSM_sequential_cState[3]_i_3_n_0\
    );
\FSM_sequential_cState[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000770F00000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState[3]_i_2_0\,
      I2 => wr_ack,
      I3 => \FSM_sequential_cState_reg[5]_0\(4),
      I4 => \FSM_sequential_cState_reg[5]_0\(5),
      I5 => \FSM_sequential_cState_reg[5]_0\(3),
      O => \FSM_sequential_cState[3]_i_4_n_0\
    );
\FSM_sequential_cState[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80000000"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_1\,
      I1 => \FSM_sequential_cState_reg[5]_0\(1),
      I2 => \FSM_sequential_cState_reg[5]_0\(2),
      I3 => \^q\(0),
      I4 => \FSM_sequential_cState_reg[5]_0\(0),
      I5 => \FSM_sequential_cState_reg[5]_0\(3),
      O => \FSM_sequential_cState[3]_i_5_n_0\
    );
\FSM_sequential_cState[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011101010"
    )
        port map (
      I0 => \FSM_sequential_cState[5]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(5),
      I2 => \FSM_sequential_cState_reg[5]_0\(4),
      I3 => \FSM_sequential_cState_reg[4]\,
      I4 => \FSM_sequential_cState_reg[4]_0\,
      I5 => \FSM_sequential_cState_reg[2]_0\,
      O => D(3)
    );
\FSM_sequential_cState[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFE2FFE2FFFF"
    )
        port map (
      I0 => \FSM_sequential_cState[5]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[5]_0\(5),
      I2 => \FSM_sequential_cState_reg[5]_1\,
      I3 => \FSM_sequential_cState_reg[2]_0\,
      I4 => \FSM_sequential_cState_reg[5]_2\,
      I5 => \FSM_sequential_cState_reg[5]_3\,
      O => D(4)
    );
\FSM_sequential_cState[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_0\(4),
      I1 => \FSM_sequential_cState_reg[5]_0\(3),
      I2 => \FSM_sequential_cState_reg[5]_0\(0),
      I3 => \^q\(0),
      I4 => \FSM_sequential_cState_reg[5]_0\(2),
      I5 => \FSM_sequential_cState_reg[5]_0\(1),
      O => \FSM_sequential_cState[5]_i_2_n_0\
    );
\WDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(0),
      Q => \WDATA_reg[9]_0\(0),
      R => '0'
    );
\WDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(1),
      Q => \WDATA_reg[9]_0\(1),
      R => '0'
    );
\WDATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(2),
      Q => \WDATA_reg[9]_0\(2),
      R => '0'
    );
\WDATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(3),
      Q => \WDATA_reg[9]_0\(3),
      R => '0'
    );
\WDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(4),
      Q => \WDATA_reg[9]_0\(4),
      R => '0'
    );
\WDATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(5),
      Q => \WDATA_reg[9]_0\(5),
      R => '0'
    );
\WDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(6),
      Q => \WDATA_reg[9]_0\(6),
      R => '0'
    );
\WDATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(7),
      Q => \WDATA_reg[9]_0\(7),
      R => '0'
    );
\WDATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(8),
      Q => \WDATA_reg[9]_0\(8),
      R => '0'
    );
\WDATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(9),
      Q => \WDATA_reg[9]_0\(9),
      R => '0'
    );
WVALID_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1F0"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[2]\,
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \FSM_onehot_cState_reg_n_0_[1]\,
      I3 => \^s_axi_wvalid\,
      O => WVALID_i_1_n_0
    );
WVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => WVALID_i_1_n_0,
      Q => \^s_axi_wvalid\,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
aVqOWmO2kbox0mE/FSHanEwKobOLQe90r+hmAo7nMLK+H7E7JJ1EWre9SQ+rgDCGTqGtAOcd2IYr
LnrfseYON6FXaWZqE0HNlTcO5g+Wvo7WF+LIbHDGPhQJOEC3FSFPFsOTr+1VfBDlhvp/6bDHeWgW
Hu+icfNGcKMPUQgfenc=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
o1DybZijQUNK+s7pVs010qjGCm5HEM19zKjMS/42O8MDzgi7b4P/G3+dpd1I77aC8iSEkJ6TNijV
+saU2J/tjzh5rJtpo1Azm2qjzzXLXe8DbTipJyIiAAevYgADjSQ1pqdLHiXeTyG6UK1SFkTtbmix
mR70qID+xjfSwomWUpgrQX2nVH3kzhyMIMCPSxiWk6VEddz8Nub8nEJJo9MeBzoreGokLrHEcFdy
8OPxftcYu0qhyrzFayUYgK9OXYM1kV5Lkcl/Fh8Bg8WIrZaPlOJsYbAcEMSuqTsJKsY4GPlUy9aX
lW8+1VVyKRG1e1HjR8/g8q/QIfPd//r/yQ/GTg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
RRjECH1hUuBwAgRdaCldPb2kBTT1oI+6s/r0yPmyiylg9NFpf0xsHS/vwCr8H8YcSaSA8jWUfYcz
wFO1QWJjsXWaFdszTZwOF3rqScb4Ncl2rq19Kl3yb/2FfSsNwONM1E8UH6DbpCph6JWRqesFSUak
xBtJh1zbE0ccEYtqgjQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
SsDTAreRtzfQsTKX5xmVyBU4PdmRNmD7I66peqVgSdEcBrG0ifJiliFTNK82WAPGi/43bgege1qi
SV1S3H91SmxWNs7nuKe5jB1DErprTbHGrqYmZ432lOmLFnNEsQqtJYzqQIGWEVVjR+1VYL1FqcrE
67KpzX4k+LVcy8Oksde2sTRkykQnjGHfdbs2VSwSwel/jOGztRgkIX2MvdNhXnPQWGZz6qFK5Txw
kEzKQT1i4J/6WxZam76vBOKvQb1qsnnLtcnJ74pc7YzGDF5q8vtakqDIVH8OZ0U2IuTRJcGX1AXd
r5UoUFnJXbTEnA/LtPU2sGiEMdlS+p0vttqUhg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ERjiV8Y4eTDePHV5K2Q8JgemkzXS4Al/8qsNpIHIx96bzs9hVwTlRyQSbz/ZROppp1ZBvKrxPWNJ
o/VuHR1FVmPPSO+H++FzbR/j6vRi99x6YJow74ANwYObUJb/KbKHbdNMkf1KmhjqJqjMzHOLM4iu
hdqENbzKVEze6RoN9T1+C4/vQg6J9a+GRF9Zf+RgUbaLGAGf6M2OmSV29v6jWdAP8+pG5D1qQdBo
19hHe8Vg+6rs51CT2gm45ONGhddapaAZSJaNjUa9Dkc0iqpfN6OGwgCRtMC8MiMddYE6yJrJGu2B
XExbeSrUFJ7tmewbLwnw61H+Yu1JFXNj8qQXIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MruDWeQouWio+4ns/wWveq++EhvDeRPJvtV9QT58f7ifwpjHAD/8Blv6tqERnEL91Ir8f2gAFKCZ
9S3zwEU3R5Nqae/hXFSQpiWgkvXeYV2wM0Y7wBnBLx9YW1uBk9ttk7TuQ9AWkAlkIcrteurSeg/r
ZltM08ggrfxtCLLttE7F//vG/n0GFl2stB1pO+/AUrCrJ82gAJLsRWPNxW21WBuk3bTY8Xw7LHeW
Oz3xvsq+YlGy+H9r5u/ErfGeSVIZzqJME5Rm+dTGouPW30HuAdr97HniBRat+EJ/gJ/DJGBLB33V
KaaIRxRLqGhqhJLRnRhCOjPRpNSMTsfs0VBQ0A==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jNEAlYRVlpiwqmb7RhgNiLSaSZNezm/jmePz56j6Njfz2FS77VVPe2hBgaoZB7R/0u1HHTnQNTtE
UEh3nXlo5MXYlZkqGrad8hFo8zLCbAXmPclS5j2SGa2y8Qc45E/81nGkH1GuV5uPJwkpCNtN4o6G
UXcWqqsLwwNEYTaU3xF6wTGe5fEnJjr50WU60D8D4sVR2dEAyCxDE9NMpfRs/tASyu6rOWr1PcFQ
9bH48S95/OgT83TEXIiVlHnWQWU1feRrBe1xYTxw+JwxrRXc6XCIJA9DKW5ucOwU5rRD/LPXAs5Q
oV3K1BvEKBj0WReM0/iYo8YMzEpZQ4M+FXYBZA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
MAepI0LtJ1S/x3AQIc+Z0ErOXLYn06JNnJkUOArh5w+6wzYi0VqM8APVSLtlQv5es20s9GtFAwZ0
ljjUQj+Lj0KpPg3fF5DyEbOk1HsXdzW72gFAO8eD00ka0lKqDaMbEX0V4FHdjVEIsMV6Qs7R8bFu
zZHBYf78zRPkvVeuzbPbbuBXCH3gWuMf+PS7yhnv8O7vzGsrsbLchQhCKDiAIJ7U7fEXLYVNG2QB
BZdySDCBLbfvQOBESpzjmo42yfC8Kc35fvS3vQIJbJ/xUlVWV8n57+gF2gAklGkyUtCBloYP7fZZ
TeZKF1swnvyeQPPhnZWw1E9k5RIrcwkZchWym2OQ3j/BLLAURq1IrMiHHfQK4KV5CL6mFbO7ekHk
hL5Ov6fmmSd07k1pe/W75L6dW8r+vkK3iNrhWYGEhKS3oEslBx0RFXKN32J2BrLxoedUQ7O6fE0Z
+7S2gt/XjTETd3nB6LjuaUlTwmYERe2hQO1WOhb1mAjUCUwAAbrAv9/N

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BN5gUd1lOhxu4K7douzWMmPqSDQ1N4wU2LiHlwJpc3sqMBLPrvSypiYAutYqHxJOKpQS+COa4yiO
xMbh+BgL4Hk8rkGPkNobbbYes0QNgArglJmUX/DzDnQEq2SH90NwceAUMZNfBYG5RAWpcwtwJAKN
od7ASb0vIEF6kvMdPirf8VtQlYBycc36aMRVBREUx5VhfxKydwp8fmkXSV69h6uHBxx3kEnLfDkW
YxwroBaxxq5ZctLkcKDDW6XOBpjSVFRTpuzUeGhWV4F1SJ+3BaFe5CGdRncH3ZFBkZu7AWPx+gzh
FIB2T0EghfC4xHD35+NJ3sQvmm4QCZFfqt+2kQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 55008)
`protect data_block
UkyA7kfNz1c1vy3gVkKlhTdrClpgnKS+wbdYSs0xDyY87d0nZXaR6k3157IeZM+16bm83KiJVr4t
D3OM4dbJ/SEWCThHpnJI5WNhn2bho/WHVaBliN8QrbhlndwwfvqikgKbv/AxjIIRlNniwFeldsr3
m6LOZhU46VSiJsWGeh4SpXbvvLgeTs+r5MP/CJTA5w4jxDEAC+x1ZPSHhkbHcR0LdGaY1pjQgP5z
0SADcwnYWilDVC2zi2HKdyWcC/rH4ahjsQWLTO3lazGyRtvzCJHktcQiUd3KrOeqIvgh6hAZDyOq
fXCzFJ0bHAYdIs6yWn2aK7B6+dYwxwCLJXklj/NYH15+1xSGlehlAtJ6cOvpfnMxjHXWSbn0F8kG
W8/FD0WP1rMrDRRct1CESKQ9Tzow+Ex5R5EuA0sYKbCXcYYlWYAsimD9GBPY1uKlf/xxUbhbjNUz
tiu7AB7ltEbjaB9CwJiaW2SEdaKUFUMq0c+1a+tSFqpvDsgahhMLzmcikAh7oM5ZLvl0q/5qSboQ
2wkNPdDw1kXFQ+LskkP3xqMw2BpahL77XFiT78qZxqSR4Ns7Mcp2GtEp3xG4ve23/13OqEPUWgVG
yXIPPLopC+H9+t3b4z0CPgKceutph1SpHA1ObtR5VdG6WsMLLKse3FOzTP8y1NeMpZP5hoC6+pCA
2oPAXLE34ytjjbg7lOzIf8+VwuJQTkZNvBFnm9icmq0QVoKe2Urfxzv4hi8YD30jxaDuKgN8GjDq
n5nwlOAuRkB3eOuKRAW+enLXNYUtrEIM79qqw1yo2Q2hOH07isOP+TJ1Hv6HKDhbsxQERrgQRoDF
htwAF5vs0fg+m3zi9PlDzC2ru7r8GcnTTr9CbuAxdQl1cys2Tt5lACSXWFtav/P7FE9rlzr28+CF
8fQKD4RyIJk86xrp5Ramv/xfDpwLj4Etyn6H/e7oZ33QGzpnfEctQJbywgEvRtC/AruAEGdWwTci
GS66ydOrevcBFCTpAHi+kehB5vB0P9G5NirpTLQCMWq/EaGCOudeERWjC8tJ+/wIVjApmRLTqBgm
gffAKlxUA5bd8VEHSD4OZf6h6Y2JrxSF9KxgljPxZnW4AMrR3ybq/AeYEyPPIUsTAdnKSmsM+kqd
Nu+kzTS96wPUsCaNk49HTsJVXrk//Qlw98imSGfWpR2fLnTc1pVdfJ77mXEvzOg6UPSZ90fbC/7t
y5aFe/9ofUtsUQtjPiMYPmpYrMs7kLnnabW4Bt7HZfh/MNbEV/uP2OwNBaPDF1LKtWSlKQxo3B7l
Nj+NCIpaEjMhkkqavwLNIO7GgUdGW//gPQo9CgUsa7GFl9V6/LusgBvJ342EM6O4SI+OPIhIaA1q
UUJGvGkzoLb/RwumMTtWvZa/2GA3vMIxH5AwVKU9MjDKXQZM6px+aHjvj2bNhwoOyEi/CH5ZPkyB
TW/BJgUAZfbfZapQ5xPWGb+cEoKGgiFqGkq1S5uxvUNd+mj3nbguabeoqvzBwqyCQ9TRWLbAlHB4
k2qpqOTQ+0AReoXQtDaAj7c2O6312B6SVqfO5uChOMidbvYcHRUY0F980o/VPp9Jbc8Dsc4qmOpX
H3XyH18GQB4T8gLNyQXm+lCmoKZVSXj6nictT7cYdVlxoSqMqR+d7XhCgOXyt/Gk9cEQiWQK1hW3
ydzblAAcrN/IxVqpJuC9hZyihB0Vrnezth26Y+liacQRxWI3bPEtv/DJbdSLK6qBTR8PMIaNUNTW
QpmTwMKRofdgSyCNHNLssJXXPLCLtFmn3YoSlwOQjcCSoT3qVYzNQJ4GMbW502iWvUNA15WI0r5N
cL7Z/gWDQa3EOdxtV6Z0JVXxxwWfcCIwDY5CP4OIoqecSB2t2AVd+WTluuWAD2IZ4WICT7Ti+9pf
SfUvABgQk9Q/SWZAU+H/2DFpAEM7l77rfZcWspEmx5j6j2B/oEuG2rYmzwC4V2fuzwIEZurAqnxU
ckgJwriUTt2hHLXX97X+7gdXrPHZEkPxRCeCPmTW7/pMhNzMvj61g/1DPomiV6XW4D8NV38BcrEw
7mrOQ4z123AOIDyl9UXRJK59ieVlHEHswST+xzAYdba1q6BiXJh4bUvEH/AKbyBnMFMHWmz9X6Fo
nK0IBcMhtoRe7jJAycoWVOLjs/banlBmWChem8LVtQdvRyJFQGiR4lLrS+bkdYMMlTVVwmYtEypF
JhvBvwLZmGOVHf6Sc772bAwbn9w8KK7WNyyIf7wKfatF9NDbY9HkSPR/8Lr5l0J74AwgvzMDdKmY
LOGaSAi/k75g+zTdtBylItuktpZF/Cx8EWJNaioZGi+r/PkPlae8S7ZWeVZIEyf7VZysUMhqZCsG
JmHtkkJG4gtKi15Kt2wF9eTa4qUoNDz6aletIlzRCcYsCZNLmbjdNSPAmuNMtXW8dQ222+8knX4g
jcEl8zsdBn+3uxluzRg9ahfc9DFQyJTFpDK3duTtX84hfRK4nfRZUTPwTCl0dTvQRZcPqcIndooa
CAr/MCFuniFMoDmgwTKR3nm3Cd9z0hGvJhFrKVOxwbZE3i+vrVhmszcA8Br9aSwrRTlkZRntdyWt
H/i3bEsUb1lkyk24iMB7T7t5e6HwGjuaS3R9++yZbXtzKXcZMwVL/QY2yriuRQcm80aE2cvLQ9MK
KxS+4To7bQYYWMUNvkQquccjPoQtll98u2bqTGZmKVNuUGIae3gi90FZ8g3kynsBXbu7BHY2F8rr
iNPPHriZ7p6F+KBms8aQYjPfMXuO2HVSGepUYJlNguO5tLbQejRNNUglMRU08W1OsJxfhhr+SQrB
cqUGlSV25UksoqY3sDuJNWBCJPlHFcZuL3No77F5hsvCgNFw29ee+1gzBfRc2OoTHUPOnqYEgJtJ
gXfSWBkbt690ulS2ZZX8gRenYw/SXYrEeI2CZhhavBb0PijMS448G20Cpb1da7y17Bd3DAg+42XX
U38rxJGZ6/LgdtOicr5tpShLptia4ThYohRPFeraiet1aYgDgUss/PbLK/CxAKbEkhJqu1ivFrqi
YyZHVzmaVvO6/gKVDvObmxXJWCAag3SnUJfZKVtiS0cB7UEInRQmau/dihwB925vq7wvEKAffyj5
bCa9vYhv54B96zK94ByR+U6QJFq8MWvoFICoy9BbYrfjSG+q/GMKTymTahuiEGzcnFGb5wi9S0f/
bYQj+NTCMswEaejVkKBdzTo5aummseStqG89tqUn8HElcUO98GwaZH/s9DRsuy8AZgzUDCBX3QR0
phVXTePwvZ8EtWSD3JAtcH3/zPr+6JqfmzwZb7a0zKHe3FgPqD73pC7QmItE4yCI5HPxosevo0qb
istJ4itouwo74xwhXJl3PP6OCqzNBmdt+/2mE3KiP+647wtUHh8UzTGSZ30XwAye3f+eBLcH1Pmb
TlW9V/FxByqJ42PRbv8cS2puppxSrPL0ZJlObV+X3ZlvTlRRUif6I26YhNAWPBWO0Fu/UMDjgmBb
tV+0QjHWU0cTxhkAYq71dB+MFA8+DnpTOTW2tKbfK/jZs+qKbmQyBiJum8Edkhg7HViDJeLYubcw
yi0hotZFHzMDPS00SsrL9wrTIEwvbqJLLC+omDDaZg4/D/UxHOBYFBhiTzMoznyGBVduXKf+wkq+
SQ2mcpdccbfN2Rj5ATgt8zfTnfDi4gzYgjKGTK4LKJavRIBLmrJKyd7eoGdxKEMAeMCBZ6VyFSR9
twgVE/iC5MWy84tsVoSQ1T03uMGTJPli5TFtho396yf2JQseUju3c6OPs15tjfC7mAxMrlzir18l
TlXzAuxgULuTdKIWBdYoxaHBYdVWGY9gIIgeGYz3RWxmqijOTRjO85Om0GVpdH2XslvaXiBJXr2V
8AEaEA0rRaiH14h6I3TmUDYNabuWleeBKVLSflNObuSMOGgzQRskwiDKXBVQ2rL3r/bINsPt/oRz
fvPmca6GtHj7LTgcuEhhPH+aO5teTzTPJPXTrBs0hvCF2KISSVgzUYxDI0/B2EGmHfBMWk29nuMR
giQKOSCwBXncE8PEk3usDvLYN1a4JmeWtwkjN57eNWH2+aJiHz5zfAYsyRqGqnTXywgWsvBnnIll
xdJWOly6fbRkGSIRQ1RxxNc/rcXZ4HIf8/Q4JCUaYKlnteMy6yIuxAWBUr4iBrSEfI/l4wMO4Jxv
OHj4/TuBGSi8OCnGFsfoOQ/yg+IbqAjXgiDuJ2gFX48HOybNi97sJr9K7MNhDExTbla/LkL6W/kK
iiDUtV9IW1YR7wRgpoi7uflKnfJBEomafSEZn5lx9TG6nh3NtLIRmNEW6ghck3QUCDEYDPy3+6OI
/NubX10feGyADinq0/eFUD/wOn6FlcsamlbIwX6Hs4FVgU1SFVxX4ulexqdN/qctl+CPnnidnF6A
dKAnzS7r6YdVwY5Gx1V9p+nvphCBUgE4MR567KIDi/cQFyjUJ8//bOSw88yu1KK5R7873NBamzU9
qJtK6w+K3Cuzi8ZYXwnCprzT037FabxQak4g9AlbM9JSSgmgVjUAkN2KQHE4SQCjZCQLr8O+rrqd
x7tWaCGFiSmTftWdXkm6Xd9bB3i1TYR8VqTt0i01SEds6Vt6QF4PpoazEAhv5/Rf0emxRwUUFgqy
US7eDOmOUvwnGIMsecdexNZifUfugaWdaX/MjslDl9u4GCgOr9xwrD/pCxHAepLEm1hJEUDjzMvL
KFYPSRPKfq5DcSS0B5+4h123t69ueXrK2TYRi5SEhGeyeeRGSmkeMLtQS5HjpquXkmXGP82yiOZG
VytkWF0azSBxLc0QaLCJ1EipVc4TZXYvEz3s93Ee8Y6pMQ/v07cyo+uwYyvcjwTm9feHv6H7J9ZX
Ink14zN6Vck/BcyFeiRqDNt2f8hbQnCG6NVUPK4cN6mNqRzQ7/dDCFQ/Hc5c1EQAwehZFeRVsAao
usy2tFI985au3WMiJHF+8B6tNuHKsVtA8flw8GUPzx/mk0bnCrzf+TfOW7BXkF9bZVkzrHLVtBKy
WB858jwUM4qaTxWIYh4MPhg/pO15BTqfKjVomMH8lmUxyLlL31Iwo33aHMaVUXGy7FJDJ+A2ByGG
KWzvmY2TjZ9JfnlWPB9FhRPa29ecdFP4MoE5lq9piJhrXQNky+q/OT0moUVBbAP3hUll3e4rztEF
fYP+7VaykjyZi497PZjruvtQXYhNoenfTBc5HrzUPUMdoNdQdymPWwvGnEfiaRsonru4ougQVtkb
h+IDf/DYz5fakJEZ5oTLChST2vEapVY2p9N0MDZDFfln6z0eSmbvJ5gKC4mfLXAshteMyWu4KOcj
mj2GwK5et18jfZ078LI3L1AzMg+0rIfiNVV7tm7/PgppD5nAWu+Bqax03HAw0RTCMRcqGqaA9Tcz
qQh3DgMWtTRsU7F90ifo5C//ORbuvhJLM+pKY5YmWX+qnXw62nn91w1SLZe/uKD98fhsU2CTtbko
KlNL8g5FBZ4VmiaVl133/GPnEMUR34QM2t5FlZuBCFShgqkY4qFltpu6I2tobIjk+M60LchmwxUf
1XIB4tCIAH/+7mkTOqFQUMZMRERWfQKddR8mPiTNAZ6hmfXzEg9ahaOGHZdGJwwVxj0+CM3SnJQM
6GwZ7PQEV3ZnQQt7I3WXxrmXfALND0ey3GVW6xtIXJPQzKSjAocnqp7HS31/k9jRoGQXFdUOoUIh
OzaFMvm6bQdI45IzCB2eBudJOUz4TIyVP+gJJ7RL8Rococp3DqEATEi70GpUlblAmlDSkT08GWEy
zLtdyX3RGeB+ZB2hPPXgXA2TQOm8QSLc/aGzxquodec6c94cFqUjcUTkISnPzqrry5VpMzvCQOMx
iuKG+1REYQevE7cDgHMcl4gMgdSUWXfkC4U1rg+gaeLuhNqqL93Ww7iJWM6quZfltkQnj7A8LX4c
FcbfLawSOWA1qL/7YMVbrnWL+G51P7NhZuVrA3w0fZq+wRC+j2NpYZaKMKA3bbnwuHRPlduLZUTB
T/Do0jzRMiXYiC3AZl/rC0EIo8ejHGY6tL8MUTC0alcn6LwYlJ2xXKPN2ECNlT4FyPUw3ohcjKmr
+yHjWA7gXSWuIsT6zogUT/Rf8FJsfTeGJRjkCFrJrmu5hyd5YOd8InrSm82z3eUyTD4RaICThVJq
inetrh+U1envNo108JEbKwFCZ6xX90klATJM18gbJjSFOEIFdKOPVYwxvoIajWU1f5P4pl8R0cYA
w0Frh2qBFxT4Lr2P8WWv+JesyZZ8VmLSilWvx7w6YxxVEn81/mM+oBUwMBTgGMoIAspuk4Xfq1uh
9dQoqMIQyWXlm89eXFJgpl8Lx6/8JnyIi1QKALxzsKsxS4fD5/JidqETyfRETveRZsWmJLBbg+a4
xXBVpUHk4ukA8jPSfqfZl/c5ywbykvOb2SZH0CHEcLUZqjQJiU4DndxxnLsufkmijkBlTixV5Ftr
TkwLyK45x1mJYHG9cD9aVAqR/c3GHP0/DMxsOW9spCbSHM2G4QzlzlaOI98sBIsuzrIXZuPnGOlg
ShHGIVsXqT2ne5KD6FzKtp8tF6XszuVCZ6cS1j1dQ+41hXS1Rl/tswNLknJvq7ayrTBho4+3V0Sa
Uxqr/2KT7tnj4EMB61P6dZH9y132NS7hsApmZ2E+zAOzVwAIR4dq50O+J2LPVuoJC4Nv1yd37pXJ
43jGFOlGdLZY7Jv62RbrdRDSXhnZrXBzIh61UoHEN7CkrzyRKRDRBv8LzKrUPqKYvxT4sDOlvJp0
KRY6mC3CJiNgSQbZc+V9qf3ZQ1aw7PVe04XVcw1axciq3qcxCIJEzB4oJAgBmjdPJiQvGEH9Ad8c
DwJoegbYt4ssOTYuqO/4yyHtgzlVr64QU2u1KT+tNxg1q1Qr1xHAXJ9IyRQuzJwTclEcvfKX2gPK
AjEz2jLFg1+wf9DAhrEb+qTBfiZflkCjn/6BKCxhZOP2BdHCPWAFPIXAVaGO779cmgS0/lKxiWx8
QsTfS678YUTlqvrR5lvU1qJSviOhJ/LiS84rNGOtaHuH+4XNlIqrm4hPYfFhoZ8XCmNre7CB00vO
K7ndadN/f4UU/qs4heBcfVli/jHgKqtCfgDJ4eKni/T/E//iD/l39MgpOi5U5HqajgmuuCy9q6wU
ipNxY64wZudTGUUaFQZz71kZ3zKvq0So8m8hwidQ5W35ahO25dXduS05J6dLMc+Jj79k0OfGkscj
8qRCPo/7d599epbJAmTK60twr+jMBbKLeT7he0BEZafjdVfvV4VNt7VYbqq/lzV9K9DN9KKWCIvT
XhnwcWxcM8foq4cTgNmVFCGpNTdSQQA6wtsq28U62az3spmn6O7DER7Ik0GQTiLWsCIz9Tt+4gjB
P9T+qOl+TxdSvDpj6U2fZsLgDR86A0+uEM8UcwYr2Od/kefiJyLCNqOLGx0PIocoLiGV6ZC9tnaf
7vUFqUdU3Kc8jeibCJ6+q763IJ8Dp3Oqxd28dH0e7bxqXvkYl85QPAfpwCu6Zj+rueowsTkC+cs2
uvET2ZSE28cUcq5VNat1QBHSF82IkuI5vJ8nZ+SH2H8gZhJKj9kwxH343clkyp2rZdtWA2Wpl53V
WHg7ec6Fqa7P230/spFWuNt09BkIhjcLZSEKH4YwlMkTwpsJVRw9roRrNOVFvngRUvvjKCIbAQI9
YAAVFfvZ4himTdv4Fz5hrULhEp91/IhrzU+xAH2zRwdzUlgLFRRf8TtVt5kJBuIH7oHYu+N9TgTa
9lWwo62+9a8XO/0sUzJ5dJ88rXK9QGklcLQDaPi2el44NnRkp1DYn8QP5sEGe0Lv9j4mFszHyzLL
5NDkXi6tcJHy0F2uG2jwuBELcY4Aepb6m0BGAZeGbaulAt85+Ygt/Kz0zrDIWb5oU0seCgmwtoyC
86vuD+1mRJGaU7ZEhye1g84IsciSMkmg6QWRERPIxOVafN2W4jEOw/QoDGcqdYHD2PKVK2tCxEOu
ITwiMMhf3ftvGvHJsIBvU1y+GkkWGFINW/jCWv414WPD1d2+ZIdyAbZj5Son05I6oo/Cg6BBsoH8
mmwZHR5u15lWqUC/1971esbzaUwrF9+XIo87WWiGKwLk2cQ+eYfW443O96Cj75EmeP8qMWX3D0c3
CGYT7JPzFDOPArRXrDp6y3VDhQ0S3NfpZzrm5TkEKLZQjcCBOUpS4l+wtNvmKxuOAw0oJmSgwOkv
O7Y8+WzWBIUcXX267ZNPVz33yWSbntCmobKQk5pNGDYM+t4HchKVLIq87jSOENkkY2UxL321FPRs
TrhoYVutDUXrF/Uc9pV6CbZHeaC0LRe8xD6xYoMVCvmTpeHvaGneMoP8+zXZdEtkybnuuCoS8BTY
0BkYbDk1S+2Dep/DvuyNL89o6WgR1utqK3syK3oUDkXl6SazZTvIGP6ymtgLrM2Rjk9s/6Gz0BWx
4vZ1HWV4uwwjnLUip+Ff/FZje8DF+Kyc1v57hqwO6vUqf3PXWqStW0ZSF4kxxHvkNYaFMKuK+F4x
/gcwMXs0YpwAbIb6H8HfjrWSwbOZ3JsWzYMMzSkNmugJhWSDyLlHE7G0k7ek8Uwccrf5nHrKV69l
VjEQyi2yflAREwK7j/CM2HzY9fjFaKCr7/wIFrD90mbb17kkNjLhNIO4qxOet+vA11KF/nkoH2Ny
y8aaIr3XOI+kJNDr1BvI5BrdhwR4bq392aodWAIcBDL7bZY5OwrAINwA8Q0nGr0/j29LVIksr6fD
3U/jhirJp6rp1JClfhPOUdJn2+UnyCPFznu5gxVAkgFlAgnsb47P/h7e588c3TKbpR0txJk44NdK
2qd+b4zmTTcs9nGbVd9A2Lk1WKqSQK0lpZDT44jhNEry19Hz9Ab/m7OB992IAVxT0S6L6Won4quO
BHPpLxpDONCwpUXzR0DmYLMosPo6tB3CpnQ2kioA3d4TExlk2QUEJSd/P1WTfFc+L3BASZvenCny
5oF03+nn+LyZbVpvZCzDCJpG3fm85Jff0IlZHg9612hFtBUjxHCqOh4alPlFWSyZ8DbgHKeMV9nw
jn2omtX4IInxL3JZ93sRQDt1fn23LCvfnZDbgGgn4P+6RCSH9GQXomBbZx3+FeC85SKa0pHcpbAM
vpx01eOtLh/7/5Tl5NBOzsQ1iyGaSM9V8reCr6EWdAfLb13mpLad6LpIc0jYH3WRRCZ41+7WDUAk
r2pKGVcLvcvCBobNPLxk/oJv9B4C1A4L/bNHGuLvc8nt/xDHxzVsnXWvitn7jCvOxUD8zK0tJCqS
4DUXEKAoNA9SyyUlBmCIlTvZVyhUsUinBCFqp6W0zDDzDrQKvhTV9pNsdsmege7RHOs2x6YiBn+J
8OVttPIpXAMPI/lF5U6lV1z7j2XepWVQOfjYMCkZbLmqExXqfe9sOc7j2XEtd6JQNQguaV62zRfN
Mo49IJoSfDKv9J9+3y560OZzDSsbG52cqJh4dQzJaKJhFAWkMR61VvkHGvgP71/7II4Zxs7ZyFIA
OkzaHGPEudkF1osRSf2sWf8pTMbcONp/GCOHxtloofdeKnlLBmzaKTAuwtMY15fSreZq7rDpW+F1
5eTklqtwRG4vS0VzPs1YIYZzVgtkTSEVQEcgjYqSNRaAp2WX3wagX/kPHYHRkGYxsQVswfWaDM4z
c2R6twYP20OgVZOfDTBN8qYS9mjLFJEci1iML0fYYEVEC8wePqsoH/yzZeTFNlOJCs3rGNPL1lqQ
wGT4TqRvEAfPNO4hS4jQby5zn9QOh/OMbckjR6wD1Nwv3Smt5AXgHtbaTaYvFJTCzxmPBB6Ao0Rh
Sin2tInSCmL3w1JmkFmNTbJ9w1LzyMn72sQXgzCsMM4Y16y1L4oHcn09m/6VnvOI58BmiXKqO4zg
ChyDlUfRsHeV1EKJBp633rnUn7IN+5Xp5DpP+zNt+Kz5ew7WjSXuZ2jdorXYOHSPATnDCCaA/ymB
WROMzZG+FKE5ed1hWh5oa96cD7UwLAvM05PyIYAsD++8/7HQH7HhZaZyKkKEPNWhqBmbN1jTF8Hj
DzzYzc5njs1NWm7UAkJDrlfbY+FLMctCDMXaeB9q0hP7oOtpgduuy20dInKQa1wB0slJPDWjq0+D
/1vfH3G2x/toq44cKRed4aB0bozwwyyShJVnwmgUKbYgD9V8UsB7ItBKeRHp2lTLK0eLSe9Aqd5i
Ji80T5kr6VdBLdUVAjsoHb7muJ22H3cd2Jt29/cjAzHkZZjJDLptWhgwCud+5eTgINMoQzS0En7Q
EYEAtv0qliuqcgf8dotlS8SYQmydjAd2QlM4OUSz0Jl5uXDJOG4GQGJD9ImN74rO6Qmrox6z5SeK
268Gu5Vio702s9mYJ0KKdr021fsAO465kEBUe9qeaAOV85177rUEeGZyqromax7sUoxLKEVJ+lJV
GGDtXT4yM/5UMTJeSvKBvpFU2EyVAKvxY2OGW3Xm5icvB7ObvzKCqhNQi8anaZsqFE0J6D9ztFof
csZbschMWK5lEBJxtNrznkA8x3rtIXkO6s62K2JHyFJfNaLfsgCVv2frXt8Y4dcG2JOGNCGUFQHA
cQqkgOjpv1t82M2Uh94isTAS4M4/BXGIMau7iQdCIob3JbDwzd9oG9aV7ULF/bbE4WKp3YFT4EYg
oZfaKXzeU7AhZMx2kNUivd+NfcFQJ2WqSmH9hOjBAoCwdmWsjuaH9F0xdKSR6hJdkbSH8iwb4WIZ
nOFjZAoKiYI3xsdJPxsVsR3GbadskO5mwgpVTozFaIXcZHf1P/9WBXB4pbyLX9Usn/k5pvt83idL
A9CMkwH+H3SWq309CzVDL58NGoNAbQSmZyMseje0zJWMrLCq3gtFOrmIUHIvvaAC/gzQ69JgeC3C
/mc18SRoeKr3naOVmys3x/O9SOyINE9umCXIlQuyYVUwA7pn7lBslcsfkinEKuiRlaT14sAORbst
yRprNOZVA2NXMSEI20iiaUKKfBSVTbv+z0OoMSmd1QDPpNc9/vcRQWuZ+Wzro60B+L4Mz/IY/k/a
Wc+EpCZXN0YlJOrx38UuiDDJLkPSifbGJR8dElR3RN0wzg4PJkbR0Lkk/IfC2wa3/Moo56qB87Qk
ssEbOQfRaIXSJkMUWtAhlNcPtm7SR2iLS3i6DeD6FPqCoQeo4+sH+Lmk0/b51TkY5AducpAKCOqu
SJ9dVcM7zylpGh3ASATddvoyjBVvalPvoeyOzLbSuuiAjo93WUu6MnRYl7y2c1Pq7TgrzdXAuJ7n
SLOr6+gjqdUJqu3MtP3d+YuCDBDsZQ+Y6/u3fvODss2OdraockZMkYDzaqZ0+q/IACVXtVgM0YxM
mvCIiDcXyzdwC7+eDvbfvN3uiSUgObqbOPVQq5itd5KFKux4gnNCfd1wGq0E8k4pYnNoRtua++hR
QXjE3RZ/BECk9HE+/40GoRVQb3gbGGZ5qWCNE+9GZKUFhcmpJu+3mO1IZEgYjKJiRgddB4CW9xni
DXGp8XA45kfV2s/tbzhU3TMOBL880vp8W9eI8g2PW0IGBVjwR5VSkFi+biTOZutKZFU1FChJTbHz
y/15EsD0DaOqPFDwjiQo3GzAdX9KZr307hkXOibex7U5PY+8UPBBUNaWUVRL2axSz1wTKMfhjWel
2MqYY2E1CzxI2JRkmgW+Nq6jmuX8mraogQW4dY74a1GHAwpDNHjmHeTMbn6UUW0sxwRRDKCKAyCA
JCR+nHzEYNl/hXZkg7lBT2vEJvuLkNBckJBPh850Ogp9J+bmWV526qvFaZUW899A0NG+0Ch5J28a
i0VtUwfIDuySH6gSg3gCAwsTW0P/tzHj1ItdVG0pWihtNMmrdRG4oAue8Aof11zdAzMp8g0a5N0M
CC0/txOH1Oh0Ob82FqFZefWt5OFWAMhy4BuBAWAvuMG21gxJv5ha7eBQN0H6q+UW47FMqsrPjwdL
dFXWDCzKc3/FRbzsBwxJuuuiVsYM7K2ogdUyPLsNeAHQUX/AijcQDgF2p8CLLmb7kUJaUz9ftgw9
4BwTyTKc9vC0inhDiD2LeUB9aiNnYNCUfdcqRxkfV0cO7wXGRHhqAgqlGYZjDDpdrq4MehxjzMGT
Azx/8hSUNd1Y0efP7cHJV0bcAXjASYeWekhv01slDAnm2jS5vnXV9rbV/P679m2V7AQcQTI2nvuX
fd6HjQHbo+QFiNEDwyeacz/hZNTqbfgaaHBEvcIbYVgHSuOQz65Kn1nFJhruG93G7O+L0P3FBHwy
09u9Nu0m/RVcUqanDBDep0UjxPE2Ocg57qO5HGI0ViM5aVnrOPhwYjhLOfFhNfvWqRFTQlxXp+my
3eLNZdV+JV0LLoq847MI1oSfpnx8qS2RbSvdXnPQGw6b8iqwwfshNj5kj8MNVcpnEFBqy5tMd+I/
ynZ9cJp5VRZQfSL7vjjTyxtdkpZrYUceK9Zx5LfRExw3S/EzrJEygEjOoHZyJ6OXnke4NiirAUNf
Jvf+etaCsYaF0XS5x1y2Q67jBPOl6x7PBsKSz4EPxlLRGbX3JbpZjLa/3Dk8bIgvV1g6I7qfjpFi
yMHQpC/JeRliJD8GzM1SyTvq8KRu0o6Jo11FkkcyQMGxtLsPMbDG15UAVoro9T3VUZi0F9V90nY0
PJeNU4NjXlaRPpwaQHNsTwgof+QEOuiNC3LKkT/wUq6oIhv8TmOdN7NYvx8TEX0XU8paDY5W6V3z
lH78t/rrd5XC7q8taFpovJq3eAH0wPUC4CEDG8I8DE/WYdBgNCO35y/G4t5xCNOH8k4mUszAVXtI
emhhiZwAEf41pxjfVri6zYULAqbnNXzI7Dm5fCha2oVZuqsaP94zS9H1NAi0oYn7H24F1F7e52Kj
Me3tPN28qhLN2exsjwVpIOZqtcCzxvMmL4k3sx7rvKXAkotk51MlRPffSL0S62K0pYiuLMG8w6Hw
8G3Ixw0762X1SAlmx+2DSZiZapHaI4e7c1HQvrzsSsOrh27mxWD/+RwLcl70MdlNJxhzFD6ANU62
J8Ebn7s8DILdSkyJg4q7ZSQE/T5Ux0TjVXJK44X2Zk2jjfZbppYRB4AV9D3ZOBB8AEIIHAGXtjx0
vvD4CYE+f/A8zIbwRwxRP2iWAxQ5ydfk8pm+n+LmyjsjEdOY2B0kkldnunNcblnxU+7G5km9nIVU
kZuMpxavs+3czXkmsRkWOTlxXbSgKAaEy0U4Xq6xgikI+qPqnIUZbn47FXrwTqcvGDSXDwuRKhlu
tk4N6/ln6VNqk/WQOYsM7RLTVtj5fQLqqzVMytFhGf37OUvdDM1IoPJUZYdERlGUeAikqt/ExP6p
45GPZe5SdRGcfUC8OGnX8Lh9zhiYnVq2EtfjliiGPb+30fe1xmlyM16Qjk7H59Hz+wsqqpWJzCEM
S+Rx8loOEYnyOV6J7BPvdeEYDRM0TLRe/jBHof9f7IWp4TcTWZa/z7GYdybDDEwQz3UvhPvD6bjH
GnkRHVlveYKP6GQlPLeqzN/Sj4eq5YS8QXM/9/2u7nNUpQgFdzhs3UJJvKX5oK9Ch/xhsujyey32
jA0u7JxNW91KMrBsikCm4LJeSW3qyG2oc0yXgw5kaA+54H28wCOtlXftwLj3e6xC/j0mRmWODneM
rnEVDKyx+JPWzASBGkMaFd/F7F3dp7geToUwhAdbUMq3YThaXerJLUYrDcUkAcD5QfuHcoo2X1Qg
wotGJ6zpOyoyzHb5MdtVqXIWx2f67L2qcMPKZje5vR4StQxG+dsjuq4D1WC0BCS7rw2NfNTC1MXG
K4+67GlPfZmclXWpTmGvUJEG83Kz+qEC6tmWZwUcpA45+KN1cpEjLDMMw1+ANxVIl41ZtLdx1eIj
LyEYI+CiOElsoCv0/OtxCYjjP12ZVDNGcdVlk7N2KwEW4HA8NNgzQB7T9xEn6nSXBocItr2zqWbu
BUbBs5KYUsqF3OkcYM3qybjBxwQWU+8cQU2cvPyzFrDxNG6o1BjW5e0ApE9GkPtgdbgJ8bEk642+
QbfAOThxojwG9KO2d3FNVdrwn5I79U7LegJynw8N0pM0CXD0+Z4Wg+juDnmO0FFfAu8NpQb8PmSb
AKRRAzVvJh1bJZE5XM7V8EwtkqO8paJMmMTnHOrpO+5L3qb/Orugc2ALB7y/6yEoTi6ramU0Z2C+
w7FnUag6FF2hnmTnXUBzuW8a4JWWpSKGzHfqJwSsKdKEPA82Sqomo6CnQ5xBPUfF89IqBg5Lj7Ld
bIk9/JHMXchyf/Laye5w6KFhL7cDpzREQb1c3itJHFUDrS2tJPxENOxg6+xfIoItU5ZKTBo/ZiIx
TzHywpNoG5No6TEY7tHRhLDDhtKmu0gjSrCOwrjerZqttVkJTh+DKEnpHj1PzF10jLwWhU3eXuQI
32eo2zqylYoNiozWaUM2i6epU9Z6ayy0AuBBvJ24rcAkViuQOnR51o+2tYiNxvMxmwxMqEKpYCD+
Fm4ymtG3L9lOeh36XjFfwAwuoLXqGfROOXBTQBuUyfWg1ZOKC8DM1gFyByDXDAfaPSjOBYPwQh0W
RiHHLZZN+xp7+FMe2roSRt7y7q4lU4S5m4xM3TsOwhSwxm9erZ48aiqULy9k4GJQJgf6bo6VvlTo
I6i8dUNbIlfXcM7u6QBCD5isqPQIwheoY2ckEZtdbD/EPPWWayD3LMzPu9ndmskTPi+tKbycOB3s
l1KxjCF4pzMFfZcblx1jPk7sm8v7RQ2rZAkZXHMqZPdZBgiW0lHI/Mot07Q15B9F2EQx0HihM1QH
/vkKgO8T9Ie61Dtz6cP08QH4HWWmQNBV33zp7MTqhpMqsNzYaashuu8CKqo+vF/1ve8CIvlbEeT6
0bhYLvOp4Ti6B1Iq2WAJy3vzT9MTwZJSL09bCYfGyI1LRA0iAtHJnK/hCVzibO7RcFGIuTnabphQ
/HQammBDFlpKcSjYJFrr6JMu6RMb593yks+LAJIln5dIYQaSunvswowR29ATNkJp2t4Yzdijqd3A
iprsVe9KcnOcvTNxwKXGd56A6yNC3IMd4u8D7tyJklCW5sQVn//A1YxlcOD3i+w0SSG+tRnLCTr5
BDXAqdfKstUNrfWlz2g3Uti5cRhcXlqOYM5Jro4+580ysD4ZLSU+34oFt//Ocml8VCWozKhzABkZ
h3vqn7KEf6Jr6lQCs+hRGpKT/fWHrbFYMiQ9LAR1+YG0RMMKhMYbsiD+EtLB0DXwQQwH/4Mtbel+
uWZUSCyN2kXyIpLKBYPZeSQ1JofcEM5caw0aFrlBOURf5leCSs/m8CZiEF4N3LeosQlb4yUCpJHt
E1qi0j2P4+E4rUaehC+uRyqehJcHtfnC46M00KRFXKR0Yd3bhl7jaTs5CTvico8hDEMqX9c0rIOI
VyrKaQaX4toGqLrTBjVPlQNNV8naJtK0HvVnL3Wy5JMqoLaBDuGBNJfKbU396vBziDRMo0rdAvyx
+hWhOPJXAsQoilZ35FWNwf0sb0TnJcNLVnT+rRKO7Ma+z9UECmZa9N5FkpiAYiWhOBw7wmQ/bTCE
wg/WZ1EeQ6dgLNdgx32RmrUnZcn7MvLDEGdup6Q0zukDGC4DHPsOK56qHHZiINxxdYsc0YJJZvhC
94xdrfz3IYlTNfGoWBNQtLaCypj3veb7kYN3YLWRy5S9F1iAckPUxAtdtSgke8OJjB41c8yAisMD
DrlxG4CMgN+dCKpii0iXMLRbWzZ4RM2U0iFcPMbI4xV+MfQhkb4KSFnHkkq+tpweZgv8GuVSUF2S
fXayD2jxnRoXpcbkTL6MPel+up+7XRzPZyIcKyswK2NSXq8mMsgVeGR7sLmAKi7gymZ7jZ2YJc2Z
V8flge5RN/7gMcWDcC8xbOyI/+nEdYJyOuNryXbsISpp2ROF5u844/UQhuFrcXhQSO2K73esgENM
EE9iFvofOsPMLWe7bP5/QL4J0pOmP2e/AmcLNdwZjUIDoNRvuiLWlQo7mhNLLUAZAiv+MTYWmhQO
2UUQLm9mbF41Pofs8XkDstAw9QSKECRhlbZ+b07eTkig/GwSGGwIaib2HdJgzZORMDA4CCGC9Kzk
NXR0icYZtVvvfqGZ9NYtLVo4Nrq+J2UhWbMy7KizxIYg0M9b3vQTwvD3J2n/TyGzenHnG9F78fGq
6d/7O3DSzCZw0vbpKs+lNgLvPbmJAcfNLbRuF8PET9HhOqzW2iSLqLUwhqRSbP1L0WzxK6mpJQir
zAljVHaf9GeqQwimeX7UdgYwNcKypSZntAwEMyn+zLwkJAgwlwsecBjAqB7gT9GxmHmm7Veemo2K
MB83ejQRnnIfSIufo6w4YObADan/purWn1YHgx+UPjh3OwTCRT04K/Pv7BdILQAVGFKDjJ0ML72b
7JWPdaFiEwCym9yKvFkfwn9epvRnk2/kmFSWfjrMDxYbNIOJU4usllZNSsu7O3RHerCuN5DG43Os
OnoJ94tVYtsWp8ytxWuGD6wgTrCwL6K3QszAIZrTs6KUxlqxG4gxBCRHzdIwtIfRVmO3fwasm/pR
Z7AFITtsICSuPR92JzteY+T+BZa1hL+yEvKycxCn4eNp1lLKstqF+HNSMvyRJjIGpaH2Tcnm9Prd
srtDB0ic2XJuoV4bQZgzTMYrjuAa7HXNyIGAdCnmouoBFsTEWagihvUM+vjGvzfAZlP+RQCKJwD5
+6g8H9iATT3wCYTskd9gC/sshoSbwCEvhr7ueHfKr68I9z5ZgwzB7Xcko60KWhFPKu1rid4EzcyU
p72vV/7FkaNi0m9mekiV1TG5bvOj+KM7+etKg+/UVXGSfNb4VCMO+rYfWjzUJjVKK3T88w3VB2sl
V6onfCgVzDA3eLHjay2Un4QcDYBRv+niK/H6L0MYTAdfKxIoRzgzXkjD4tnfA/oZyZ2xhcR4qPxn
rGHxKGe4GBt/4M75hEGhKyja11a4GaehDZbD/eCvLiGUnOMPM33vF6u55tPSyN3/YVZgUXAq5ne2
C6RLyfnc6+FsGhzh6kf6RAsVet2Imllh9bOsF7hTVV+A1+kEfoeqs7HAdeV1G5zNM4Y6VJjTBY1V
TXvsEQPu9JW1xcthWa+2JdJ0cgwu3bVuEpJVMzHvHtxLb+1to2VWaVjeqkCTHuygmVyo4WgZs01O
8nt43jcLAZrG9WRBu/1+mfM2zAiyGu5AWvISv4bBqQhKsaCYxdlGlMxC17ZgVwvanuvamJnZliFJ
XyJRNbR7pD5WxqtoZgJLhZ1+Jqo56nfFOKLev7ulosuZ/D5wqcmbjHIB7topOF9hup9nxqS3trp/
OMeiqURUieSyBm1KRq3KuEJBgMa2nLN3cwU6qxh5dWMFMpx775jUndxvuaxMmDBasLdxWK4vBbZv
5yBbQJ6FOZMMjKjy+EAa7VaK/t8dhRLVh1o2b2pkFQlc0a2O+OzjkANyhKqt4PFyNL8X2b+lCpSm
SoWwAJyXRGRKA+GTbmZnRgsvUlk8Ik6jWR3XG/EfS2w/Jmkn9Rp2Fv1vrdGro5a0/XwUDyn3zdl6
EtImisLVKydo/AnWULC8cvAOiWJ7i/nizYh8CHW955ysaCB2Rv3hwI3NQD2Tgdm5xNOQorNO/5KG
wYlFi28OUqxTKHDir+PtZC8isN0eWzapGbtJsGMzREMKUbdlp0JgryGOB0/sp1dCQXy18N+TMKme
zOHnacDdJMIX3FA38fm6iLYQsliEpxUBY8rfNB3oQx8qXMGamh9M3l22e7mhP39+E+nmR3lweP/y
V6Smt+GAH6HVpmOWv8gvU1oKIkdQkNeoWvdqIST2ggV5rq5DhMEjHgPwSK+X5k8UaBZavYgTcM3c
28aOuPcMlsklSxJj358tmJnL64Xgj2A25VsagF2ANSA7REpW5TmfUeGGJxwFtszfHTPBC73oCR6i
Ysi3rKT0imD2dKA+VYCOKLsMV1S+yMKvQoF8RzSv8iaVG99ws6sf7YHhA3uH/bKoI18cPYKey/uj
v/iO1UxofJcTA68a6i3Sx4sNZGnejxf3TayvTWBuu0gD8BXEqLdOyFYa4vLTAzbDLbHcp3SEoxSF
EfbFugcvLRPoNq4OqH5bXymUH8Tz5OBm19Tq2bbMATXiINtbn695COo4cZzA10TFo0pkNgCPyKAL
rTzYdbl84uvqHHBld49++ymLROTvA+IC3mgysnYT40GFhENP/SWWkWlSrOmYb4VYAlt4yJWewrbq
oMoPGjS/qVvIdlEuG2z3mth3g8QO9gnnHfnTWdhzliC9prJIbFR9lJ+M1xgrOJYi1CcfIYDLzJrj
I1dU6BqKSS25d1r5npb2H1BmoeqCLnAbmrNM4PU62qZrpBcGHwYnK6mfo+V63A0PQoN9DFtEyEXS
sDjRPlORw1psz/brYVsHQsrYO1U6vRCBk6x5R1AVM2M8j6u0pSd6aOpKuFjGXxZQmN+pusbS4lgY
9cJDVBATHySjBkoO0OoY+gEZEiu3IGUyhPjfzq2cz4Pw+p2R5pgGT4lSZ6yTalkMjqOhmNjrehar
JcKCw0SRYbKZgYJ8Tlx0RM5Z0fw9G9cnSRbh43QhAznedVveY1rG6OxFP749+yu1+Bj5MVV/dnLR
ceSm4q9GW0EBlYtRUIrQ2mMZxMeWIHzNmx/a457dnOXOqMfz/lJfQWJGEJweXepuvUsF4AAKTpZf
9qm1hqpGOhwrQx0MYTrRuSd4TjLUupNouIFWXrcAoSUuW3mWWpF5lUZwd89zrLcBIc0Z8XaHDBqZ
c16vc8+9CcXJaIi5Q+sWvYEo/AIZpKyjFpGdVhETdqBY4JIvqrs/y7w2APCxNMzbLaF/Ea8kPVQo
IdsWFL05FQ3cU6e5vg06g/wHbF3qONPsPoCPbk64ksUhObC6l/gi4dDpi20gTpTa0IytIv1RNMX2
70J4OyX0ZXWRJP27jWmUpjm62xeL5OA3UEYYkzwzhhtxR+fFyPXqyOylqL2TaMffDO2qpUD0du8M
apQ5oOI2F2wHQVZfee2855+aosR0EVGpjnIc/gZp2vlqtQDq/S8BczueTCKal+1t8nXsZv4RbEzw
3Cynfsx7610KTgelIwgxJBAFoKxMPmezWb90lMQ4LTINk9vxiWHsgRJANRRpC0EWVSjBLfnI8ttC
NvbRL0lfJlpavcsRuxT0/8JKJLh1hPlXe/MaN4FnnBMCAbIepFswvjHf/XxtrAHHqbQNvyA9G9pc
S9PERs1k1A6P/Eo5SUeE9M5PNZq/Qx7+Ds9Ta1/7sgTpv3/kTWLAF4ax6BXxopyrSlARBWS4NUi1
li3fnXPs0oeEE0w/9OATNywbPUKoMtZ2FywrQKycY6glAYPLXd7ri9fndDf+DOWxa38r4iE3OyfX
BJ+Y3rbTbn4wZZcrle6FSNATov/Ttn2UO/Ftq92ezT4nLOvgFVw7HUsRgPqRSupF/Z8LZo3Jpwhb
hUV/AiSReZmOYDTGgOvo1FSApbTeXpuPoJFZ0LcdYFVa+tCjg2jEbAqmOzGYTLk041+pHvX2oFgq
Kd8eQpmmXJkBzDc6Yy1qfkTjT2U/d+k9GLs6s/vqB0FwxNXqcvPVW6J5rURRY6RsNI2LBFrOtlrG
9jPrgl97V++lk1+zYMWJ4ukIK7Hu7e9yHIraXyZe3nlN3I0v7mGoiOVM4gCoSYhNp1VsRwI9cUEO
dLh6WZ6XDQ93syTYCERBBmRd41WAAfhvzpdMw5fURklX9DtWDEbRNkN2mJsspZi1ba9gJg+co6B3
h0S0/78nwMgZNd5QSi2/JiNSmnio4ttLPDqNYcSlY6Uggy7yKmsGcZwA/uhA7gJgCVYOq4EloKlq
lNcsjfMykEjpmTLEjrD8UF20ug9+YRi4WgJjyhBCgTZq3F5DAqcQwNP1dEEUt51fpNjd0Gd55GJX
GGVCgrmJm2zSGaN+N/72zJGnPBFYVsWXy5Ylc/nEQCoV+fz6km11eXZXkpnkG/vXZyO8SzrBmPga
qHMyP4W8M4qNC6G7S15E8F+7+TM65pOH6uR4SHD/CQoojHPz2kIyWJMmvOJdrBd8KYivSJ9ZHDqv
ld62+eQMgynHWKFbbO6abbO1wAJZdBgKWkaVyA+PVGJZHBRs+gIFcDCfSOcm2PhprXBEtvD+D4UV
AyLo3maSWNdP5bBfJiJYcFuyvB4OQGOSUR5jcy0tIwEIOxmNk3LSKLDE5YeT4C1qUAz2t3VmgLVx
iX24OwqXeIvfmHqSlYrSB4knWLy7GoFTi4yqSDhfMUiCjaT5vNKUxO/Yo/dh6yQ9HIbT6DPpdfXC
bjtUfVjOe7lKsjrdJRU3LCB1cNrBPrDSfI5hVXxm88GCuAK/+wllFX5Jum3v1OY3r3gCwzH3by6Q
73sPYXpMcgaaLHF3olbiesydlAwWGikdg2vbOxQFQcIEVCgnpV/0EySSbyAamFjQ8Y7rPXT9uyrb
/xeEbq0PyceoW/dv5Bp7WD3NK7CvK8k+wDaXvidYmx0ZcQMENqCZw3QfkrQqSdAF6rDzn82mX9eb
42PPD9ZlQCLzp18Fp/imR1OwNPy6JQAVwaZ2yJAihLgmAqX/vbmIcQx5/sTclIrro4vg+uV+k4+W
Uk2Z1nxawr8xJbNLTeIOfA0TXWgdRDnzwdfzMYCd1M2Lg7v/VWWpTR7k45JsGiWr7U6yKF1zc7F0
BiHBQL6KoakGH90d/sTsrwHvKHZRsTy4LnH0LPeHEM+bd3zFfy/SVoFqc7kBPpjMlY3MUyE7d2As
Bq/19w6v81mhJWCuTKYZwRtL4yKDsLlz+jfxLL3WYz8j4asq66f14U7rg4gCW8Yd6MwazW8Gt1Cb
2kryRCMXz2ynTSHQAPHIlx1AZDoaarEcw2OrAB/njygkfscXHfqqhkrElW4yeLqZ7atE1aOfakgl
IDo/Ync9MlV0KVEYPXzEYYs2G5+CSuWaWQx+bhXAxZxgSMigbRzbM9rXUYXHgfbm5zSwCE2DOUeT
Vi8qXNo7UmAWbm5/nwr+40NvuJ/Y07zgIZiyM7Er5UocRWtPUE2D0j/mUN16zLaMniw1xFXIwDQJ
FBC8ujKGWpMnxLvU57g5incSVSG3y9LCzLLZp2hChudGAwrhb7nUyVvBQGqCMJi58YEC71CNtdDW
GIrgqkmuqWHYbioe1mS3XtxM/vWH8T/fgVr66t326kv/biakkPOXhuGkk/n1k57eiNETl52BhirX
ALjlYz+JAVvMQTj/ZyFQqPrvC3xIyGGB36dlcq67vAeR8QaCCY66bG2MD35sWKusJWl736mRqlzE
qbwCAJY32haNdp/uS0hSt/KJTUY0lX6C6JvngatXf/oPp9AkLHULZVD8yRC5p5LNXkMsbF0Qjv1p
xAReDBbLZZ/yZKLolBmcgmDeX8/FxcgJAVLmU5MbYv8KUGb6uPA8GlGV4xPTVw4SbEL5hUDg/Meq
iys+aQBbLLYQZaeGg1EWvpx03q9dMBqSmM2ksQ7xCLqzd9Jd2kA51TnYA4sa0vADMDhozeUhM4FI
HJnqtFLytQb/dw6BTlZIEcB/ohGCPpiM5G0K9gyoyAAADv1lg+vtJDdUE7BJG/YiyJluDhMVcywU
oIIWuk5Hr33cA2zrD61o8XO0mMeiiskAUWJiybQh2HkBhw6xrgPb2QWMvO2zXoBuLJ5GuBlycYM+
iB26iw+LLNeI5OzorxPaYgNk8zUvUxcJ1q6HlH4C0Uhe6PePDw4tsGkwzFXP4SZmA1m+o7Zkcjm6
d7rJIG8HxIl0TjCmupvMQSBVjfasjJe+W5XwO3AlYGZaKBXzSRd2C2ZIys6+kw81GSRcbwcQmlQM
cpnS5Sr+JprNIYo8Jpagzja591tusig0dj7jvdYFHbc/eawR74suRvtZOctYjfLZr9/Ap/015CPN
SWCYBAh4t5GyysKFWhhSGNkPRFBjdretTP8c3AT3Bm9KgXzc5I2w/bNTHGkFDCLiEw4lPDkyy+20
yXtMipC4tkvsOj4hIBcugymmlfqsEMHwciWJjD2lpYX5Cj98856nak58hcRmOlzRl+KYqQoZlKqh
6wM7N4zbM9t1++/6wj7zzP98aUvLyrWi5UhsecEmz7//4OXc7gTlI39Pbznyd/b9gzCUOkLaQVKS
DmtveUnhiNPSN1rjg3gHO4rehmJBCSCPn+rmUmuRqwM/e75TSPv78WiZmD1K8YzHhyW+u4lTg8Hn
tboPy/DhbKHOxezUmXv4jl5DcDlT9yZpEezvqq4WAS+FI/asci8uEMFGdG9FyxJeTynOGwYfv+oY
LSsXJer3Cn+iHV7oNwO/kNBaI4rNlHfoazeTegQTmmIaxRP0sr00/mlzthwz43kFnOL0qk0NgwBH
c6MKLbMPrthIoC/ogHLUnvFUZphejPDqr9FbaNPTxYhWNBxtgZ/t//wSwApEQdElO255qwarxK2V
G+VaY+dgRKxMiwkRrhC63C46wdG6tfPvQqe5zyWH8EO+FtV58++EDjWnHhEI0Id54ELZ9Vm7npRj
Q9uBRLBihqDyDrp+MeDHoBr6yQPrw0Jruc9sFsT97E5D+ODqYAa9RdBoI3IdG7oylyNUUqVD4Jh+
5xPSxj6ghia3fePMoTwrnmI6IslGDz8eOiGNMBOSP4LR1HeAw17UMvWW1w+mn9sPed+TIUbGWi6A
h4jix8+d3r6kt7XzxudvTW2hKe7ptayMSvf04t2Q6scjX5xSl3IwAgqxcptaTHN3SCkIyG8JBRhA
KlU558FDQ8F6tUKVwFopTEFEkWmpwHdlllH3eSWc41a0OIfOh8hxZ+JTnA8TurPI1Tz9zSDCDSHg
/B0S1g4TOZvQBA1y3sFM7RRSMyO1t9gu5ZFWjfVeOSMweOAxbuWxhvsfkSxMj9vHrJ699nIVu7c+
IsJpqxLjOaeKzm0LtighjWl+gRdEArFQi0ZBEA9SkLmRTs1FNCTiqIe9QuxlvvN58mIDKERSqq+e
QUdg+Qx9TGPA7gZiumfqdeGznDREhc5yJIQHho4e1fQFQomLWMBMLFuTZQ72qgGmGs0Elx8AlpFO
kFs3soOi+3mqnsqd9U3q2sRtJEPz1UaKK5w/gw5xFYrrViIepTPGmdobM7zjnHyW18qyJjZBwUIZ
12ppVF3fTRP+gacBg7sN1RzFqNFQupUzEpcmJv5bVZERvcZvNpMCNu8pFwKvrpgOURyxZSuT2KfB
lkFW51eKKNNRAgXQO7KK58YiKBAYFLohCb8fdpHHkwyLfi7MG9OqlLuGzRuqzZNxiqEdmXRVAmXc
yMrmNAtgvf9yUnfXjz/Z3nM+0uMw7yXxuRkvSK2gGYft7JDhI71swzfkpJoun2/dW9SHpCVvp3k9
aKjMA4AHixUB/9cZI5fXHDOk0MHgUqOwvpcs2k8dS4KxzRTiKHWDJcn+h6jTDKSdwFC4af0vequQ
gMnjSdYjdtLhHNARgTu831BNuo/wp48VBI/qoLsntgan1V2tsCC12DWaAVl5KXu9Otkp+j+EkNo8
b3uZB0SSSL/yTu+EC3QsvuQ7L1WZqZr3+BpHog64SZx+12N+yy1G5wIpJ4Afn2u6ht2xbCD6MbNu
/QUIpIeGoNOetnT2pT5Vwtx5RJrWHhcDC+/ibB4n5Qx7DzEYvYcGhO2IkG2NgLDWPHcrw1Y42ewW
NG/H2bLCyiD2YEwC2DJUzT6SEZXkuE3lXp+NNfGKsDtyTDFUOhZmvzkDsHAt6lhJ6vZ4thDmMLxl
Wct34l34H1txWzfHHqSJx6HyaXGwMyqxSCB+zIliEz0yNNiOeIfzd0nT33j6rN0s76/6UPjBVXuv
OqNTNYYK8Ru44JzVZ+Qj6cptLJoRvQv0G0veGKw6oIQVtKcW2K4FB8jfCL8XBfxfFHo7ZWJgvNYF
b5ueGAB3aqUKfDO1sbN94uooJn10GNFyWxLzTBY6tsdXVEyiEK4CQxINjDefj0mma5XeNRKJ0XY+
FDAwdektI0VT9QPqw2qL7l/jba29DZjOGtpeIY8MDDQggh/do3WdiSKhlHy2k0n357TnLLFhOVk7
XfDtJEFWkVnLVYhsxDwvtPMFnFv5WUNuUDs3Wp9kRAIfcsqAgtUciAzOCNpSB5ZAcTxqpF1vHlSV
5xxbC2HA8bF4ctB0zxs+P5NT4kU2brFQKP/CBOSQaUlE3NC47kr7/JmBzLbbYF+3bbQ1msWbndTb
paXPybwzhjFRjAOI2j03sG2maEab0oLPfIZQFlqDvCZjgQkooE4kU0jXcf6k5SqiCnwmMVhJTM8T
r/cxp7y0GE2BMg4H5s7ELpWgATtuGUGYgfBimlZVl9COQx/eEHC8MSGw1higo2e/UAjdvUsf0ND6
NPojUJ9WHimc73nEjwdO92hdopxvoJb6A+283x4+MDStRflSVbh/7TfNjP5Mdb3ZyxJA9F7SgSIT
hHxqWyBNJzuNFNJXBTtl1F9ton6J4MuSrj25g4IAwQn30UKvxK8WDaG4/DGPwu+1GNQFReDbwsn/
WQPfKbgY2vBboY8j15WicaMKMKKeKbxq9iv/SbFyhzXAFGAIMqaL7q04O4+S7zHlPNafiOFxu8uz
THfsmSf+KbSh2lDt097RB+PtHdT++TBe+XMoHpu6AhniAHAXhu3s/5qMkNrYUgxDgQC0AyolOl23
qTwKKZ8ZHu51yt1JEAV43M6pkpMod+xl7u0QleleNnerY14lmdSjKVzEhP12EvVQuwO1eUIO0CA4
tLZ57dh9g3JMXvLxACss1+zGFana4b1tSeFzdje/PhLfWmDuJ/oVr+6+sXAh5GMWZlpwJcfQASna
zPcROF9ioJ5caBuxtU5Rt07ez8/Dnvzo4AQsjfrBzf0ClzGUzkb10byqZBIEkUTN/EPHaeZ4AcRn
Z6ZfaIr1Y2k/iSa1j0orvPlb6p6vCL+OlhnI2ImQdnxBIBQIzZ3wayKRjaO9+ry6KG1Umenamlbf
o+V0VG5zBUqNwmbqNNrq+pZe/d5+KS3NWrLPPnDO0GOLkQzcUIAn12CYkf56zABZiT7YmHo1bYE7
wo6rZ0ozMrP7BHOkKX+GZHgT6EeD1UHr4BcOk+g9jxCai9CN8wgfoqo91GHjDOs5MfF0Vd+QM/s4
QGgVrCrte7p+oIyIv3Zx/XxzFe0DplkJw78jOm+Jv3WSocJmRu3xEzidbi9EcdeB0ZP8zDe2OTgc
FQppZyv1Syu61m/zLTGj/UsKmP3Ni3zDaI7/Ka+V8/O03eiU9bv7eetxR1vx4H8HM0UA2qs33JgP
+aNb3+IJen2dnovglcIa/LXsKNkEAjXPoQ3xy4LFVgvCI0y3QEGzzF0yc4oc+4ucyoang4CqZOMT
dZzKVA5t+2M6ZpoQO32Z3TkPr6yyhBpmJkyfixwPeFLi4PnoVIblckWpXmnNSleJesaxW6ViyjK+
i53jJ4sft4e5ntqiztm3DdkJAkqw6K9qYItpaW/F7KjX46qbfUqf0bFXTgP9Vlw3bb7DOPidnjZB
9yS3qC+J1Uk/kJf8klUkJ6cMoB9g6UWsp1zEz/hnyVQ9sZb8s97Qz1I2RjtS4WWXHYbpmMKhLaKs
eHpIWsBQn8x847L1TJkosLWaiXC8lysxlravlpGxsfwOf4OoXEpjbrSPZg/f2lseuXft7iKNEzE7
aBxaKzIxpDUDoyktszovoZUM6QE2O9p2CTkgDwskHzUrLTIiwy17BZ/cPe6QGKigjy7guNh1bwiX
Jk3GJCCg4rrQGisTdhbnzgNkxLsRAywxpy1UiSn/1NARmlOZXKY4LPRIDgBeh9JJCl99E4zsStVf
VbzIT7wKViB0KBG6JCnqTsLZPJJ9JgTL8FqOZhkcopZyOJ/IxI58YcuBxWsDTZWtUPJV09OK5tj0
fCOheajBfxYJKR7jjrwkys+3/0e1wdZVabfIpFtJLti6Ead0fZixxBRS3VeU+weOfwyUphz5fq+m
ye/2/CdsdIFlhKfKoWs9IEuC9vdRQpQS2aCX5sTojwhR6JnOqgN/g6Yxs2UDQmzZx/Vzh7MryuUM
kzkPyZbgSksQWAgEx3vFMV140pd6/686VlWR2vSwoSM7Jik5sbeS5ma2zG+YU0KuSULuzXOG19G1
bp9G6SclgqNmHQjI5TNzq6+wolvODSRl39fT1PGnJ6QPPO7HjBgin10opmxrW20Rgo6zid+RaSv+
M+4HmtiGofvAYudYBzTUysw7yHyuuag8IwM/I+1VVd8KvUWl65qG74cS73EMdfk2ZliGiZxy863D
TokD4dyteR08V8wBQnjLcoZj6uw5PBTJpuxyj2TN6scGZUHf2J/w70+2/9Vi8YRbTPf3MrDpAFfs
OYn4+E8iJd0VQUuuU5k6y2KIu7ifCV2Q5GkWwJSI4IgRbwBBHFvTvAMXDaUUPPXNvYlVAWlZ9KAa
zAgMUGUpqp+noTQDMKkft85eWD00MpN/bHBZLKKMvDZRREV/lR5CWsqBpGeFsAgCWo0ykiJlpibo
f+TK/TYAO6lvPtYomo+fXQBJyQc3GC+l9Tlqo3sopKlr9MH9m1EOTYoxPyNAkNVJJigFOlYzoD1r
6nECfrUXLjzUeckBXaOzBaB7fkyedNY6KVD8ut4zIOsjhsG/nzNHlZu3NbvQ79hWIn4nvect5yAF
vHfAbGO7U/1CBW565ZlgkSJAEnJIBF8TmNR2d6Ju+TDfXF3KevZ03uGG+IvDJJKJ0hqZNaoG/IIj
ktSRP717JW2+jljdOrPYVtWcFqgomPru7LiyoVFqYCa2Ixa+M8mzaUFJ1IiXiFgAAiCwIQY64dKp
quImzSrse4VjFtMhEjRjHOfTSB2N1fShzR7h40sOLcQVl2cCmFxJMTo2CwVA77zKhXxymYbVuFTB
mcqFkf3lXKkjyIkhv4hzBJlCZwILbG8n5I8wt55dLFrFpWq0inkUJGV3Ns7kTADV4E8ajTaqoswc
mEJ62TM0Jt1M+v3/4bqMUtQLMy/cpX9gum8994YipW3J6RfDcjl07YIm9juLB3UqUIYmuzp2X1Zw
DMztFJMgwlLN1U5RQctS342LS2KVYS8vWb04OvSwE6S/J2UttKnEVyXhXL6GiwY4iYSo+H0uB5pq
Sbtrge18HpVacRGbo2AkHYuwJMxXK4jHM+LpcAtpudgPxSjozMNIUJ+saWyBm1kcQ/BRBBrFx6Sh
+X4DdWtz0HTtN+vUzHWw3dTmpZLvq0culyqVj5Z/hAiCNqsEP6dkkoBLJFY75BftwdFuUefDbwzE
+35k9CmAYH6xobFfglUZ0hHNuCfKWlbXJmrzBbU5POMAQPvB20us7ifUSQP4WDJ3nsLnzaSaq6M8
yuxh24mvxzDsZSKKhUSp+QgUG9M/3tQtVer3qnRGppoFbjxh3+XB6JJGc4ymyzWAWhY4FM8p1o65
PXYTQPG8moyu05f/EhAms5TpcgRQZYlSK03CVSWXTo5ghjb/9HIXtIDxd20qnnqKhJAQM9eu0jdw
rw85s8vL4yyuL24pWvx6gl2R0gn/A1p49D/mTXAzZB4gFAXewbq8qrBfavIt23bly4b6kHR2p3pO
AkjJc+gflWBDkHoAYMW2dDPwgzsd4x5HxpdS9fUHU+8RRllzm9W25guK9FWzDw9YdHq0zZmMWYr3
XV9mfCeEEWTc1OVGsXU4yjz1/0mSbNLYsu/Op7dkWxU7IeBw5aLi0At8//ppS5R6c8moIg7jdOx/
ejfpnHszKL1msxVuY7OwsTqDcv/hRBT6qmojRIMGMl131zBdMk4HfgX4Mm6/p7VnoFYShjyMqBGq
khpp6CqvEQfJT5xRxR+Wvjp3KorgTvFYqxSrXqhnPLnQ57BDRlNoW1fTNGEChJ5GBDZOwD58USSf
waQUUXgOeXbZX4yyIb8nmtEMjcGlR8xZzsLstc0vIpe+gyYwLZ7PMOkKUDtttda06MdSMyYJcsxf
CKp0P2PbsXFM5f+1+NEeOJfTPxGpnoz63eJE0mgjPInzvqjw6BF3MiLFyUiCWh7ZECSqwDJHNE+D
9tRXjuZUSwkgL1X5r7fhMzqaHPjgM69is7pYkms3dLKUXH3Cu0QEbxcqQfeAMVnsl9Kz4TxD7ASc
Lerx2yawnx0WtZvOBmAHWeXy7Bk6NhV5PiGPNxsKBG6P7AYIwK16jjHz6xTVpWCJvPfbYnACPm72
1aL/E/6712kirsBs4r9MTM+BZizZNTwz2WeacY9fkluFu3fOsSzS8DVte4MNtc/neq1jwTChgoMv
m21ZCo3aGEtn1jfVRUc6fPBl5GArty9rQBs0hSoclAOzgGMYsbVuEllKVY7XS+5qEoKsd2gVpyUb
aVbN5J+U0OtKKbjTeZ9NIAQMbO4iUZaJ028DNubCYEg1Wyl28Z8/2No248RLJXSuxVCXi4+WUIDr
RZZVcWlemNfRvR6+LeTZnPYCLVH3tzagQ7SNzFYZB9xtmCTgGD+TX4vHoYqrCt8MTdeCLIHLLriR
+Bso4Z8pWkRN4YZIHKWdlW+kRTWW/NMuGwhXxAnzQ4dNCRHchZFxEH7bJG9a+sgkESep5KBh8ahv
KAbNLS9FmkavPbntzJZCsBhfXJj0JHi08LF0fAf6VTn3Z4QUgSHO2bsnVEYilQFZah3ntT3vXemu
RUymKkrKSsI2Q7ecPjx2n/kFMHa1uJbAeH2Qf4M0hHzqPTXiaYD/isr6tHpG/+EaKuL6XjeDskRU
XloLSLQOI9q0eZ5mHwc6NaZGb0xEQk4kRBbwBk5IKvsMIcWVQqgLBEbTU7rKrb5NAquqcPsyRCnA
zQNMFKstY9FgSUVrmrEgPf37uFXykLUnTNZ7cOdNLr6olDjOR+m9Ai6/Gq301i/LW7k2nNMrOH6r
cfvzBhZ5eTEkLX8XhK8U4g3gg99NcVOb5J7Hz5jKnvsNvoFJNg2p+jfBxQeIUYa6nnJWMqoF+7xm
rrqY6S0Uua6oFL4zdN9IFb3bxkoFlKy0mfiEi9RWIOtnYWVYdbVz8fVFYi+ELPQaRsBU6ponPZNF
Y0eFY5JVYab8eLatsZluoJkEbwj6lp+aakj5WCDStlg9hNspQ9Gw5SBQv8KB/9KL4bF8FFbPrvcq
uuiB/HW/bjdGX0KvAqaNmEnyvfkd9Xyg8QFupMeDADKFtYMHkwc9x5hPK3OVvQII9rV7BgqiDDBn
qSlAsyyAFrXKx6fZWhqRXFJqABugP5wu2YNTbcOip2fJ81t4WryL605D+sxxCvSweW/wg2WccKj3
S9evtXXauNTw/T8Ci7i/7FZdIBcTdRFojFn6yTeb39XX9eGcD5/VKKEqCRNT4jXqDwJKtdBBN5nF
D4GMuJQmGoLFw+SISeOzn7MbGSpiYt2KNqMV3MeYbN9sTflcN0NzAi6LZTLMWybqdZNhpDdMEYW/
09j0o1BtrVGbkf0OIFc/i/mhCmpdDhKAh+RPPWiT8ecz14D1kBKr4TmvslCKJ2fw3EKggVc4URVs
WZNBupaToUifRgJZL511QNpZ+hFR9JdOJh8JUfpkA0cXuz5SskJZp6kQRX8F7iLz9Agt+TeGXLqb
OddAT09+JL56Mj1oP9gLIqH14lVzX9houXSxnO3fHQMTbZ/wmAEh/VG2VdQyfCY836g8YwrPe2yL
LRhjSQNgDxvuSqZoFfa+uFcysfThrwIpVEeFwQfTT5vOLgjfw5gPvpXuapw2cn4hjGbXTlCw3zQE
8a6pdQihxJMlxeHGoqZjXJ4alfgfgZ/fjWr1M2h98GSmEcKltNWfp7lwC9qlo1rUcv6oZoBdENWu
OZBw/8hVsSX+X8HZslzC9oed0tYiN8ESkrnjtD+6nkO4FkvpCOK+ThaqB3+NXNaP2Av/xtrHHY8K
fdkj2O2EELK12ttVmhUbD9n2gm+bgyDS3nMifjaKKZwp+jVN4ZVYM/3qXIKWUWez6WASQD8TKKOD
00mhxNl+1l6ze/vvzrLLqazSw0l8yW/CNMpGHEB1apgIWUxBx6Omkto6EHc93xQS/afbeFjmXsQD
Hm1DkcY77lWUj4mEbN10LlItSrwSaSmdYB3G7DS/fLh+Uvsm0q3IdB+l19Xz2efoKcyJyGdCjJZQ
WlDgnUgtdqOw7zojTts/FB7V4WvXgckOs4NQWtPRlfcM0s9pLQrUOs9gvPyPsHofmxfDaZKZSqC0
yNFpNpfC0Okw/WAs6nyKI9zZgVrhw07UF4O/lugcKHOFDMA4yknOxeXhNAVZ/vkHIDaWFYLxG2pS
AN1mpdZwgjUsc1a4GYlAvyVaLWZ/MKWWporO8c3VAdyORzLh/TASvpgxaRs7zZg4NsjIHtYlllRS
15FgXZSvgs4B1QeLfHzspmUQZepsFxZdOet5ECUXRGGeF4JRR1iSzQm/yLRzNoHX8fJTpARlwcb/
yZPqxHsQs4EuxqI45OFUqd4h2Qyqlle76h4pnGz1Xsjbo1WxtvoFpZ/X8FyRTHAr8TkXq0QqZrW0
GPCiLsDgb+t1vWCWUhVt7XPJ4osA6t6FlgJrwW7z4KdgDUS2wTsZhKH4rvy4NPryp8T9SsbYmhFt
8Tz1Sj3YpmBeycG7BHXUgenfS+ptO3ClbgvfecQv2x16ONpzYeqgVmTGCsJgnjnKQg9Dvs+W/yiW
Ja0CGv+nMF2XXsq7jVefkY8fbuJLEGQB3OdLCDSyvDQHOa3g997CklNWN7oCvLy1hBxZMyf3YeSJ
ehBkqakN3GKPbMSW+wlJXrv+NAe0ubFmtFo79+Brns75HOlPcgeS3amDaeKeclJVDHGjAa5T5QAE
rEnaxLWwhUswmr/HdgUt4kfZTz5Bqh3aLRrF05lXxd+LJGTLI9JZELuvVEMLv4Gl9nwS5tOjFzlx
/HQ2/EdlpmkcAJ68jc3nU98OZgDMP30cL/PFhuaksrQTEDlywfBx03U0L9kpnQEKAThpAHX1ADEj
C2TYUcvG3iQy1tkOOaMPILQHKNffQLtNy2upkEt0XHcbOSsQ2Uqax1vIErNL/YhfgI7NY+EOgkKF
frRTf/i2hl7X5sqUmguZeScD2fCEcqI6nGK15DZ+PAhhTC43Ph0uOpd7eCWAk6HxXVmm0JCVDQau
VoBFCYn5QBj7Hw2TR0wcfNYT+KHUZJrceqOEpK9pdU9j33W6bz2ewb9zORPc7OKvw8ZdCC8swqQq
A4ddAHfdCtZJrqBqdHTJuj+DhrhgMQiqTCoCFTqmJ/LaGUeLwevB0d7zMzOXFgToYUcyTdaoWVLp
5WhocvBMZqJ8Rl2wIshk83RtH3hjZ1lbR6ENoiyCT1RX0yvUJAkUATJ3I5XMmwiXLIDaCSgck9Kv
OvCKnvcjxSH/ZDQEFg3KxsLPPSRhvgM7pcopFuR//tcZ+XWbaSDiFBpZ9OgiMqEy0e0MFKh0msej
2g8DQ+GciHRDi1lJnHP83BYKUHnPoVfZxs3HrdvKXV18903MdWkQAPXYW7Vh2swQSVjlxMglVofw
PXuocOHKa5lJys8aOT292fcrJltcJX41BnDGs/XNxwkQvBqT++rWI/o1px5ZG4Y3UBcvaKC2hkaq
0ZtLmuF4Ta7zFtLdhqGrw09r2tiILgah8U4P3RR0at85sU+sbQvsb4wrcK1M3ezfNHxDaGTq6bJC
spOd4B2FWev0BOfceZ4LOZaeOD1TkZN8nwKJScFzdEMfyulMMS6lVr70NDmKIJ3EdwZOkJz7+bk5
+LrSAdfZlUpqXubFBeT2chUPopsqk2YRCY+rbGb0mpuk5dzZG6lj2bR4qKqPbpqPGYTf0huXVv4/
8IgDW0yblgICP2W6AuJ3LaIwIFKGPw3QLQDgo49phCUMWnUc2BW6zLr+5gEF4iZtta6CmwvHRKaw
MdxoH7vCMjpaQAYv1b2/c0q/4SIp7s5BLefYxzxT7xcUJ3L4Op9BW+x3kfUEiGlczx4055+/93+w
WweGc9yAQS32gh+2RjauX37WPjh10fZllr7kJhqajXyN6XYJ+rx4MlE2NjCnI0vFldrbIdyyiAc+
khB9ong9RxM71RlHLE7+L6WeU3FVZtxMJYjLPVcFrvvWRtGT6/6T37BQBrMKAycVVgeI1sZa+cY1
2IfuK5HON8FYe6iYDLpIRL6RLk5O9VfrW8WIzbeu+/Eo8PwBcR4TWexFBT4Mfps4ty86Ge+c8dcQ
ag68ygjOe/D/SC6myKBqKi30z92ge1urTPXXmxw5bCJiC92ZvarpjWkTy+FKcZuH/hdmsTSi8QNz
MJwyolU93hfSNCzJtfwMtfTM++hyOmNiAoCFBMM/wfootutEx507hDQSZeMNOeDyU/zkJ//Yek6p
wSpTZWtX4ioLTevL3FrnulnXGDc+b8AlKcmoYW32q9KJaxPESHi0LiHsYxQqQnRTee2MZ3eNRjaY
I3RolZyMjQ75A5xJRTQ7kC8OSKUUcwMrNxzh/M3eId3lXMpvluGcBv3WXTfGBEMDbwb8PJrTWnoh
xZotetV5B22Kb9sQqtpg5Bc1BtsiyA9Ny88qUoEEDu4HH8v2huaGoZePT3bSjdZFwoeXbFJHOhzX
LNcPEQ5/1KUpJuDo+sKYSowQCTQ8PZQe7YaTxvej5oEcs7qUEdVGucVWVoE1il6sSn6jdrOm8SzC
3DrHuLurXjOb0AyEkSIOkopldeYQsiC6+UQfMIjHMevcTGh9T2ErGjjjsnshWWAUb7jjnY/K4AVB
uyfp/EiNdI9rbmDKnNd37qBnMI+Y+K4T6cf+3EvE7FhNy8tMEYF/0liHE9htIxTvfBj6B/HQMTr6
i/3fIelnON3TPoA0HESfxbjMyRJXq55moN+H+BsTmA/IhGjqekrWapdSW8YZxfzF0eGNUmRHp+hP
S3ha3p2G3VECD1e0tmV4dHbX9I5PffpfrKh/Cyn0UgxSPB3YHd2mEXbVGiVPNetbH3V2+CVOEY/O
ZxmjA+ciMRbug/11ouFDNriyu51bCTjqKeIV3Fe72VO2nLTuj1v32rzrjVBQzen2l/laZbkFAPaG
HjdcyyNd9DIK7COqtKQaRKAzDkRJ15YC/X/NFXZ5iZIELqVqxxXOUvKfJux7FjTQ6jCa8wIfr2BZ
VCOHA2D4t9QX/PQqgBdrFr0AtuurSg2yN+jvy5T1HjC63r/hMkBsYu+Rzw36Z1A0GkWnjTe1OPFz
ghHW2tvgXhiHEKIVxFyuf4z49G0E9foc/3Y72DkOLvx3TmRJ+XyIipXkZzg3lfrwrpHh5D0YhVQc
eF5+HycKRzEdcKtrOQsddekAs0HhZzr7G0P/xfh3bz89iG62N3X7srrlYIk0OXnGyJmzVurONfqN
q1EnnK68aG2Cdg4FSnJ2y0+kER7FSVQXrU/9RX4U5quQxAnmi59/L4dj/PJfNTG3bH7zkHVGLoi2
Lh3kq9CMt7Khr9Xl1mPUy025VEDH0NJzC5kOFNhbTtIaNiwhQNSRoyL3OQlqAMo7ERUj6jIiuTkG
0V2ymdoF4Hp/oq5g6IDyG59HDMi8MZj0XUpRhMruwiVgdSgHWHM2XGrqf9M8/aQ1gAaLUwILsAeN
1NttzlvsuH03neJaztzehorT+o7qR7rlLomonsGqxZIpD5UBAv+ArvJkpOM9YVPSR7idg1ji41py
RBmMtOL9Mqjyv4RLFLsjndjGH1Dux4HPfCK9oFO1JoKveFfxuzTCUlAnhNmu+MNgnY+ZKqb17G3z
mSVBQSl8E7m3dFQeqnAnlGkJQmEywR5MqOZ5i9kyNVSUbQJHkLZOhn38kk2JYs9nZFXV2ExRxwEr
l4engkLK3DVTAWD4JN5Ev/vbc6sq3nIT1+kv2GZwLuB78YZw/9wtzDFyKUvMcJv5dodoAKeegY/o
1XvhG7lHhqG4+i+D3xYegNt4uxwaHlJT7ym6nKz9hF4+lU2zys8+hmbwo3/egPSTbPV99otkSaj6
z+OhGsmbdstxvVzGNxuDjn5zDGXYjlSdonuK96tbyjQk3HZDZHhZDE95FjGGoAAfrW4Rs1jAZXRj
FMhk/Yf+wzNgMaI8BE9vrOXCRROEwD7f8/RIN1ZrQawxAoaiaJvrIRobovcowcSw/ohxSunuL7pd
+pznWvKA0okpnm7NwXRMDGco4kwx9CgWmsGaz0zUHWDszuE/SHtsilPp6AYE7zLyicqOXpKHNpGS
x3zBwlN2FbW+U9YxkAyNi9/IjYuWdFHc+AVi3/zCC6EjBsDxRPVOYXCk+DlSqnhkucw75z7OHto0
Uxqkx8lgQZgHQtZbd+Tj7vQa2fDW9pi+cQppj842n/kTLmBWSdQFzYYnV5WzViCPgQjKnGQab1bF
ZE0gWwyj4rWjhi0CDft+yn5IvOPEzvctumJmH0avHBuEMWGDiqa7UKhTOAkLqjGNmUH0OHm0pza5
XIaK3eeA/Ue0LJqPQX7E/qKCm/GpnjCp4+f/o0x+LR6YHGTC0ULxg6wGxm5OIWyaFdiIK8mxIY1V
FDUeacGCoLTwe1VGVTOeUe2fQjreYZ5S5T3Y6V0GTMj0Zlhm8UEZOpnKoghdE2klcsCLcsozcKJj
QiH51hsUac6g+0mINSrJ9FfhSCl2ERYtgUkOPhyJPSqEyHBh6+ga3NkAi7BiqzsnOhfUNqFqSfkR
Xjcmu+JMgecagThOWf2RPZhlp6YFtp6S77WrTpAlXe6KO52THdpJRAd5KepUzQS7jNP+n8EMU74v
BpPrZ6BCZGMf4+/394jnBsw9ScZomYQVvF1ar8TswXu4/d3xmX4Q2871rSLOCC0N1eB+QOf+Szp8
/D8OxClBEN1Fq3vtzpnl1iLoBTJh5XTXPJYb2UXKFAeIhK6BIj5EgYepvOny96+YwM98sRJAITvD
aAWTWemFrwt/mq9bzabwfjsxp/ZR9L8J66+K5ZHYdZvwoBoVuEtDDnZP1CtpX9qJXCm/kzGTQKAl
qfInUMtN8L16JNJoZQoGA+/nCWDMxMz7taEI0B6GOcbmlpQbY3XtfUYAX6EVZWrxM2TDuu8HqDyO
4fnHWrP2ISj0rmjQs6zCM1fqkQGV4O9ohQ5jtzyxQeWjT/IZH1xpvOUgK1Kwu6B/iONByk90tYIy
XyTr9xtuNebdNuBqxHRHrU0ifHdVAU/LjHAJ34UEDQIJ/gzQCp5SDodjMuO+KXiXTJw/oeahKY90
b5rtzY6Ma0xE559PaTLXxTJQLR/4qJxzJ94wyBHNmFsOCJUqpHp16h3E30ZRKBgRtd7ovU5itipk
TNw4LVbnEYhIbF2dLCEHjnN5PmZfqYbNK5N7wmD15nBcqqAoBQqlTmfPAFQswh16xc+IH4V1ncnD
5xV8vo73PCCGAoY0evHhJilsXWQMBAEdncXutO8VSFxccOjBo4VVxFMEEBqJqiXTIwnCwFQdVQsz
7tbTTkq26qVppDbGsWRlrluJiEE8A5WDs47+iPF7ER/0//QUYg4S2qb5156DsYvldxsGhEchyFIK
CxUJsHY00Unc+hrxsSlsAeN5jRlnpem/oD8xOcaltScrEiHAPudHeJcT6zrWeLglSKsiXxOV1eV1
iBsQs1pg9pzaNpS41Hudjvda/10YDsgx6oOz6zsOAhwRyGxLuO6j51zxpLW6E+GodE2g0UobWgCI
clMOAXWcgZlOhaQFQ3J0htNn8Ukq3BBRPaIXogHGm2BuvqnO7YuiWEX09DwROApXFF80J+mgOInK
KOFP8nR0B7FiKBqEYkER4U5UOccJH2RxXb8nYx4qTWUUUBDs4HLcwR1mU83rb+RYlzue3323VDsV
gN9QL2m5HNQLbI9kW0WF1IxPMnvJczv9GLJ+owiFBEJmdMY7IicJlaK4x2oBCKlFcE15wi2BQK9W
Kztmd7IvajVbgkccPhPQK0hSVJ0R02FndVIERFVYcOMWIn+PpGFTTSVDPApGEh9AAQ+YQXbshBpT
7NsZLPmPm8dXHKzHzWsesSC2SsCftDq8hGRHtSaIVvgSKOvyMRrrgF86JsVJEEa/R2lT9oEgZwu7
28DQkYGtNE93l9ISdIksIpeDIaeQtPhZquGV5uNDei2FgNWKlQeg8ktPt92JQlhVLdkcQJXFsGLL
PD9sQtBzWckpuRUUprtN3cMPxgPdJW7u+4XxTAe8l0pnP7fCfafAzV2caz1i1pB2L6gAAkE/MwHH
ElpUC15J1f34HO/GZNiVsK6pS0ODVh2xC/mJaYGVb5nLuHF5xXmD1VtBq9UbCiwlODinL9TYND/i
XUOF1lEWHO8AjliKmckhr1C9Sokf1peKcczr4SqL1M5aUyQrdmGbhQnBFuG6ZLRLwcqxrLL9enlL
aXJ4AIKd8p8WzvG6aHVeVmrJqY1gDUc7Ed1d5dUaoUKNjDVnS3vE6VMQF+mCyK5tbyvG5BfyE1cx
yiHgd7o81DvAANR2KxeuD7hlm7o58P9pyC7Qv+vQ/I3/KTh0JpGXRw5DQDxnIVUtwIjf0kTh28eW
a48sTPXIgCvadlw451ljmZ7kZunIbxS3nxqaYM2ndmXPlxzvxG+VQkYSNTkFuDPZ0jE3xWgIp3KU
C57LA1vOZi7jSA4KKaMH9l+ehNG97c9wV++J4hsFQqHxYyJoD+/HSyYiipNpSGEaPg/0v4rULroU
OPkmdYsET9B9BKHeIJO4bn5cxjiKjz/iBjIqZW+XuvWIECee87QQ0ZV6dOxe7dcImDTS9KZP1Y83
TQo8EtMo/7R9lGU6wd+ceBcdoMwnxPfZQLnDuZ+l16AgxaoNkcGoq+5jKEAePdufF7dregAcRLSV
m5y2Gr5DV8aFbVZx1AxtTEiDL8A09GaBTsqsrh+yi+ILnk0gWEJVVsc37zEy4JDOyX63h7mvGTIb
MDAmolN7Ffcp5WSJuLs7vzGHO/aFxxJSlPCW/uXCSlZi46xYjiX1tkHd23GxS/QDR/VHSxQpvjLn
Xv8aflS8EmcFB328IDUivc8v4HfVj8HGDm+edWLVQOKiWju/R46Lv7V7t7oyJi3JWRB9SuUsp1kx
i4gbk71Zv1JsU5UOOXNkA3y6eBY0wEWEyyBwlgoykMOyrYplrdipkF73hD5lvCXONRvZqmtH0z8/
bjuMM/aRqQlbbR1e5naPZcOw4aipqKjAvRWO45/5SKK3ZkuUAaNQpG+/m2vNqt5XAdct8g/KEei/
XJn7zwS/1Nw3Kin5pmYVRx+iv9jyrIOK46inHQGJPgxyWmYtTOxsTC6Fnl1DUz3hM/DtfJBzygWt
Wt1dze2peH78WLmd7i6p5IeUWyF5D8DyomO5yT56LYTe7c/BrSRjtY/3AfXGYyQnCmrFCNnEjys7
//frfS5J4LL1XE0E2BESuM1pgv8Yox2CzuTTQCRfela2tHox7R2UiTYWHd3Mn0sz7FqBCCeB50Sa
2zSPJzxgGYIKCbeoQDfbhAQZSLt/j1wtV0vzozO9W/tJZ4+MtEQWuCirPxS7F8MCg1KLEf6sSYwi
2AE26wvIc09vd4OPrBSlhac5u2w0nB3fx4+yPwn2HW0Utuu/nqhPborQOhuav8OwDuIv9NQ0F9OK
zp6jg2A3AmF1m9Nx8Vxq8AABkjaXSl7nOSlm8e8FRAH97DziMYrX8Jlj8ojnPY7DfGWgwuOqRb+p
IsPkzB2AFDghDEN4Btyj0hBC05BlcW+3la3+Fdp99wWh6B5J55mUvserYvV21Kxdf+qbC/XhEMOW
CozO3+DIp2VnzrOzvX+zcy3E9ifLIrsURZs3u+T68cW8LIyR6iFpVyZkAA8V6HmVGPv7y++sd4lY
7IFf5H48LfWFRtck5T6NbF04W7uqnI1xlI9/UhGgKmH4k3aK868w1U7O5ZAVL8vlXruwr/gzSIPj
Zl76Q8YhUxW/VeNqRgxsS0vuhZv8U/wF+akZnZjN78mj+8wltaOJ/2kl3u+EOHrmDmd9ydyvTm0g
jcmOVqC7Wk6ik3ormVVZ8ql4GUWPA2oqzQDUTKlysUhBCPiBiYtaRZoN6AuNZvMnIxyRxIaBten3
sMpqnj7/nA2W0o2cfPrrNIaU9gdL1WghBADsdZeucD/uZSojSWy53Wp7fchGjhEj1e19dSFYONxE
MbVIkQPYwnXI2/3IHBzxG6fq4XnubJzMhsOT4ns03EIos/9HlRvx+XWVk+6Q2ypgqLAkPULlNhGJ
0RvMzEGVA5iD4dg0kKEqtYSEmSh8IvVqa6T5yCj6l2UTmf5f+lNX7krztq9Pbl4oteGQyeGvqsd5
rUWdeM0/DY4jif8e1C2pIyC6a+bvMXF7JV9tHPpAsENHpE/F727CwsOmDaGy/Uaj8Cle0OGfJtZt
Jdz9wbWnPEMFDi4k3XKffOfHI1s9tanOR2/94/cNNQa04h+PyDeMDj6wYgeB1f5o3iTczBouYGkQ
dI9klS6sw3goJXpqY0eezWoUpi5XNvoNVUxdgDDoRx9IHk/T6vVpjKYldBx1PWodO/F5EiPN4lP2
iatBiPXF/TzAyuMkqm3Q5pgAfr/BrYNvA96MbwDQFlzwDrXJjS21t0XMczvzOEvhPSBpRUX9o0Vm
y5mcQGEPQN2+4yVnhdW1joA8nZZ3Wi+oJ7oCeX24GivzwT1pj8AZaYLZMdMX6fqNNJfj/gKvoGDi
rc76EPhlwWGMs/eeSDn/+I9eBUzVyVUg9hujK5IqchhasGH3Q+7uXpOZAsX6nx6nWVLotav+N554
+H91LMcNz5fa//9yvOwne+1Ol93lcezOLuVD79jT8/94ieLK63CgTCHaHQnjTieTbu8U1g3B0O1l
mOIeXLtiC5QSFv8Zq2BWaq1uXRPIDGD1C4JY8cFvQpwOI7tqsNhafbJAAjSFSt0e9+8PsSfX9mfx
J0tgeImj1215CYr+DWGtuAbQwP9Y9DsEIPrRE+ae4YVTcd7CuTdf6UDH6XaorpHm6xIRMFkSX5iW
DftCm1s6aWecDH8i/g+HyhLyPtRJokhOaaZkKAtENE/PJCoCe5tuSWaC2M3LKqTmSPkt8FBmu5cZ
AvBP/wswrQI+quDAOTPx7xAL7VE/UJbVgwk6umDeWoGgso8cz/oess2T5Q6jaWv5xcPaTFSe2zId
MooHniCtOFjGBlO44lb/bgVLEQfu+EsRq9q0UrgHjv3N6gMCjZiv02ny4YNsZD5c4ghM0YuqXbvq
FYevY3SZEcgNUHZaEcVgBptoIQEFLIq2ojQEVm6WOEET+Y5CifWX2mW7Dqukc64NMIS8I0546C8t
dO23BGJEzeb2KmLV/nrhA3BdGweqSj32/CRXsgmABti2R63RRY+Rd//OWqwjFWU+OzW2b71SlNCf
bvVcTxVjigT14BvirJzaYdnde6QABbaMIR8rMjShHrDs4tsnyQEtmg55G0DO3UMZPA1+T/GETVAQ
icvkZDsUIAn8WvxDLLT9MVSg8wVeKJQ8h9onx4K5uF/9QDyY89aXc3IwXiDLHV2TrNz9L1mLe+IY
N1W5GZavMp8nIFukxjro5V0vsnME94ZlpBfjFl2UGXQ09r35MQecjiAdrto+rU3aSEcr5YKDQvsD
oKFYSabINmeRVGlro9MqQYb2yG/eQw9otmBynmYDmniSjx+59szI87B8RpPTUJ94FzmIFJlAnX0O
cQa6YPG73AfduCJXYKaxh4uyTEWGMmiw9MtxJFx7LM9WrYeJTW5ee7fGtuPTA3P+xvtiRpKbHYg/
RyoyMsHBtYO33c/O2Q4MaDS7vaIPz7hbXPleznGrVH9QkeiPxjvrvNbXGDPO3e0uBmnQFIgjFYsp
HgBc0BDmfSB8FHB94seHCHXS/K42u9dm4MPDILk0WcIouNAgEWhJ7UqCA+6dJdiyQgE6S2t8M3ML
w094uRoYJisfM46sERoZgkZQMRF4tx6dvTzUq+1JNwNOMTFjSSztGnqslIQWrC4SGD8x4NlCdTc1
EF8TxhfIngr6wVk2lBXkmDWQ0I3rPQC0Y0221NKH9dY/+6n967VaFiuP+b1R5KOp8karuSr7GbS1
PBIiulkyiJww8DHM2ET8oJerOYbNqQnNpWcHHfqKkYc2C9CDOC9ZM+UU5/xFbenWEUDFRrWnmrgi
pixHqyJ0AJFJWhX/FzjzCcL4rIDpkaoA/Kvm08jzG2yXOjrE4Hguj+BP1Vi6EnZugykx3ZQ3fMBE
neFOj6H4pwgKBnuosVwoMJdAte09vjfSmly8M/268h3slmclPuZb1eLr0eh+6FpwQVEMBBKJV5n6
7MmAOfXN8AswfimKL/pld8rQV6PQIuRBo93DgGssV+TKhi26E3/EWf8te9BL/AgU+d72TBP9d68n
DFsX+xz9i/LnxVgbA5/dBj9KTkoRPbKIWR4opVD7KFKGrcVm00cIoBuBmnS/Oxte0mUVslDIbD8+
eyB813t7HhoH7mGGhTPcGbxqd3aovKZWiCe2BCPOYkgKox5HCxBHPhh12VyEpaLFvk0HGgyi6nBr
jH1BnV6xyCPTjPBNqVW1X1R5HNKigRipoLYAk/5pOiievzRmhmJ39aN2pKVctGtWMmepyB1Jn/BM
SXnGopwGVci/Mq5Zey1IdohDY78SbmM12u7Mtczv5uD+RxYWCmAozSh+v7f+5eEcyvi6GXbT5EWo
fqo/plx+YUXBG/pY5ijvVDw3qbPvcYLMHdQbepErnHOZuQQ6EpGJYm4lgo5PFnaF6GK2flS8NhSO
0nAvLL6aSS45yhdWOvsEnhTxoo0yRf8Ce2doEGwmIUJjj8xgbBju2dqB/vgW5eT52PvckGYwODwo
HCCJs8ZGSn+rr2ykvmv7cgc5tEZ2JFV7UOahSppijVD1dgU+WL+ZwzxzsstqH97nZjK2x9KaZzMB
Zf6NL+IJrtMqF4ipOqP0TXtsOQMks0SkKH7mqg5U+71FKLArdcQ25rLHtc7j1B+918gseLJccMq8
U05vrAUbk/pgrxh86tJJso0MwZzkBh89oL1A+92fDtt/HAkyHMvRitAPAif2TLaiilN9yBd73fda
gQL4fSkPKxvExaeW/aj4HPeSlOVgq66WNS1DqLityrRQrTLrX6Z7kkRR/AqZyBY5nI5oQldG4Eay
WfIaXpW2VewjBhgj//B3kWeCdg5b2+kZ8GXZH+DcdhqRAYLjm+VaemHQpX1s3xYLgqq1D4x+NO5R
EPujV76Ok1YO+HALPBoF+ct25ufz7ME9v9HNQp9mTNGYdWqURdpbu2AA8HhMf2mwUmeO07mL9pSw
DawfXOoHfA3ErNLWS3T+nmBau1MWBl6IYGAHvpeG+or6DN5c7/SGNkmf5s5H/vUxTcF26q6LiexP
UnLg7ULwbx0aA1hd7EbqOamgXEkBtZvElOhmnNW1mMzZ8P0s2dXguoeYOoXykyl/YLlaVcdKkbCI
+KKnAIM3QnLfWKC2ctRfuhSVeaVeiJk1+8Ozogb1Urb1+LxMqanus+lUEMa5Tb99Up/0ZzRAog47
moURqio+tP7H6YQoMTpBq4nHf9wfAqRDk80bE7Lh798JiJ7ZatPplV/rK8qhDSWPk23q4Yt/LFXD
0wnBnBsyNqawEGYJcLDBdWOE+9a5kgAgvdGSwTjdXoZh0njJKz/63IRt2vQU0sCawO+KGvadI62C
aDOutfuvke9zduJ+TTK3b3bygt+vaWRuDS50F0RK8ahEveUmwO4Q+3xWCeZX27WJefO874R4QlJr
x5SHJXzX6m/LhJOM2exLt0hlmGxSbh43h7zBW7ONDN8gOmoKcivRT0c47MMln081oZ54fjY/XVpN
R8xW/xZNlfYZjWz/swOp0A2Nse3Jtwe0S+AjU8SEejp22iTCvo2dhFNjviA2t1w614QRFotNMR1X
jPECZNOlD81Y7q4GVcOcL7niLaOCSLFTgT6QCWzkvHZr5myOAnzkLrMrEqWe5iVQnvW2tdxiZi9R
rf6d5WFdqTFfHCszXvi1W9er77B7CD5n4LtkA85l0ShQjUayO0J592STCRb5vpSlEqZi3Smy/sH3
hQTibzzQQkF2ULuvcrsekv3sbblqxZ4/S1hgQMBO5TmyLTTnps7Y8lV0Qw290MnIhg+RzNNhtqIR
Tqa1JIQUcqd6X70m2QLh9V/GYoPIAgxwy5/nS/GtLB1uMXhVW0zkpAvF6oTXPUdlWi1NS3WAVWW+
141FNDsGeUg2r+4nSVRUBmURlb9ByASg2b7hl4xj4aSARRKdpyJMnO68qg7S7qD6AsSVduIMm4i6
hj6e3eTSBjWLmxXmyCwCF2ZsTaRXj3ldi16+78SI7zMZkylOxAjYOMRLNPi0qsYz6a8pb6BhTswS
d9cpAX9V3o0VlVlbKkWpAVbtRO0jDUhBy7eweboS00ye94DViPlevg8tkl+H7xSowcRc5osoaTv6
CpX4UYodHbUN3o/BvXmyjTBYGpYYh27LYtE1qHxwSiFq9ZHbJzFT0o5uX4fQGNohIKhJ67ge3nQK
Au385TEmxMlMNZafotAkmveMJ09Om3hLEvEaxUsziJGqIMENqGyiEDZh9XTP4xC9jJLHH56dbron
8+Z9q/ULijwgwLIl5FvEFu94yBblWhu6XC+6e76lGBDfO6b3EJ8hkD211EZq3OtBIXXg6xtE2isD
VhnNpW9uVjKJAV/ZdEw09y63pkzQPubJbfH8kDl3P4D6AIYQj/swtDsia+kGbNVLmX9iHNfnZe8E
In/vpNUx+fELRScD6ZYeIij0vfz6xV3d1WSK3YRHipvzC9bGlFSFEuW0U91EVOLMg9uOWJP9AMvS
1Fk1qoCAi4NAHoMFuNtpDLszoMz5hse7HR3Xj9uVkpej5CzPT9apegDjaFN4pDIqx9Z8zLxwmIrc
0PsE8e4b3Ixt1pwRY2RNaolkguzMuWqms9H8BF7s61qPZYFJuf7yHHwcPDaaTu4B5NygcrwtGnBS
ag1wrNzG26PwcON2/muJOhyWd95iThN9DyWyYDeJLhZQYKrPAmNpvMqnjX7OArgN+72kv+FVeHro
CQYJ0YeLj2K2SVB19orS5E2JUmBN23ujdLZRK5TPhQRc36Pf9yrr4eRUXDz+24UKEbnrmPtjr7eE
rH6CVuRLai9JUTirqUUFSgrWbc75lEG/l7LoJgxypC7ENdi/DMp/K7lbubgEP1X8caqJbW+TPpel
xtJZZyOYQC2r0hemCc6UL6rQY+o5vWeO7kI0JkntNO4QxFC/pc/lyVDnh3fJfDOjPdTN3leesGXW
rR/Bv7MYxCl6CJXmyCEmNxYVDMieQ6Uz0IRV4OJROl4Kup035ynVygksgDWDsdQUeZhRFqylGbRW
GC3zzgbWVpidhDCW8ESBQKyIRzqpkVxY8eE+6o4yWm7YwWk4/j4VGlkLsFEUzl0mayKOIKf9gOPZ
9240bepD32606X+Bh0/ogwlpPIaCk1s2yLCleTdIdWYmRMIiEFetM/LlhIrjsSf3Hofpq+Oj4aqd
BXHwvXz/jrtLlZSGrnvsKc40/UgZKwN0kHNDj+zsFQwyQmb84oFrmHpUwkbNhXogZGTzXefkWoOY
FysjwAgX9Mo+vS+g2pi/0nOAZTBO39V29UkKGhwKvVAJN/YT+kPyZ3UwanEgJOgDToBTtzg+GHXN
qHsj4aBjfVkGWlVKxdRFxVaBaM/q33gHtkCagH8kFlKDQwR2qUFX8hIYdMJgMLqebop+03vouwZ1
tY0Kv9HQf5HIcYTgNnBhottROKXvVL0KCX6X/g5LZJo9jP2PykUzbxOn+5ZxV+0pUtGk0BL759hU
WIUCKHDoeiHQ79d/feK6f/ddYdj2TBC0aNwZ1hz0+0X32owMObq9v4zCztmasNWRVl4xcAqIyKJ6
jC+tZAeYWuo+1ldEVnfzdZo3t/tUYFuqlSKkkbFEGIqQXqWwIHlzTOc4ecCJb0LbBuHsZN2EOTYd
RxjR2Mh1a/iIgTmFXR+EFCF7GQPozzrcsMbRRBg8mr5Q61iiZQ61G/gK6s4SMa8blAtIbzmTG/wE
8usdK1iRaL646tzos6jIGJg+0q3pftn1tPLBj7iTjxnnjO2M7jNj8uIUDiRPofldVqc0o9kk7v4/
IO7njMFD70gR+roneMrv/lDhO6FJ4mD/D/sJxmgH7Lu60pAnBVJ+/bPKdC81ULRsE+kxgf2541sz
paH/35LGK1vxJ9UyLcDkrS1SIt6T5lmjdo0vbL5pjTJillZcedU3aXszRGUkn9NMlrGo9xYXFnd/
5ZPTk1/r3TiS0i/tg4/fM3i62y6hx2or9RcGfZryoAbQnWnsDm7J4m1dPCjRPtEoLzrowlbv4g7P
QkDyFvA0jFrn7QN5goUdmxwpD7Zn/Fu2WCqWjYs4HWifjFfrecrMK+5LOn0HcxRmdCPFNREmjFGb
eHws2KOqEZKxZM9Sb6I+tVLY0JE3J+Y6PF9VpDWwqOSqRSd5fUUteSx/IpcYFuPiVrB/0NAaGZzu
qca1JLDeeOYJyejHz8z8afBvIFKHK/lNZY0cohDrQTnOv44KR0PWeWzNNmsL9e6pluYOApYabWH7
1LnUiL3XMzfe6Gd2IIoYRp46D5k3RC0kMHiOAwNjmskTfco1T6eeLik1934cx2MixNTbcwSpSLQU
fToM+OCQvkASsXAW3QMu2ewtWyjADR3sc2z8PTzDHiBmPFh2m0rwSr/XHBVuWV621XclGTAzjSUp
SIRwu/9BK0JNbBHK+42JIjkwUkLbSIVi2zsmMpnFnzfkXi5wFf3DGv6PUofBGMmkwrcgabBVzWMY
n03JewCT+NeH+D0NKjcMi2tthJWTdtgYr1f8XXkuZjzhJRwftas2IDKOWe/gy5KDgulMZyC1gy2+
9Srxfiicd+sRREMjl1C/EXJsSSlgpQYZCd9SpIUNMsrjZsEzPWlWkriMQDh0NzIcv6os9AymlBAV
B4iOKKr/t5XnhJ9CLAJCDzZlIvo0bk0VrejNPf3YBatgF/hpJFG4Qh/ZPeqh/rojBuhibEsRmDOk
naQ4e6+HPFIwOdRx6CJA3i9AtfBZ8vI+pwCHVUV+nPug0rNU3aZvaAL4jzu1tJNgoy2Khtxm4iwK
+gNdYDXc4SRbUHax4qBklMYyHxbG3noUbciXYve7dbYJaqTq4PeTIKVoU90UQlMYmT+Cs8ffY+ME
a0MqnhwRxCglGOJQ1wVX+upBqozaLOlzPwbgaLZD/QmmkcpqNaFbwkhWMYJ3IOJdQxzfKfgPOhu7
KYaEdw656bFN5najrq0U88565nXk5iAY2VSJwjkNpGugfoVoFjOGHOy2EjbPSXftEmQYY8E7Ndpq
n4ju/OeeKO6L3adkendnvUXoz2eYuwQe9CJnCvpP2/KOOPEfJIRdNc6j3/RjBbRLREgSzSTJcVBf
yT/BCzaSKjJ2yfWNdBhp+NKv50fkuAG0NV0zI2uOGEnAeaMuxbkSePxdRRbNNxtf6Wj5XW2B2QHZ
5E0KkVytd7FObb76FHLstTNV5O+9Uwhzfqj9XMmkBZjs57lCpNHgpX4E2h1PC4CQk3PtDTsKMok6
+myDfhptUHQCR6hXchgOER9AU41OKjZhzk/nzJuiSMKgEXO9SfsVEKeafsq8VnFRlH+drcawE/Fz
rCWU/EkRoJUb6WYqkHPOTX4b6nhPs6Ze9nrH+F6ggNPWY7LFKMcQ8evYRu2p/OANNG/mLw6e52kj
sO5NlPuyfwDnzBX94ohcoe/ShxaAzpMvNjYtbLdyN46U3LyXe//GPWH+dapNVDv79jjhig0AWOGe
6XD4ESORH6Evsvyc6h6BUD/h28fj3NukKYlCIDiIJSkzYR+zzznTQOsetnOO6sGuWws4T/TpY8de
NDJdsmhXKxlZdocN8asedrDH1cyQvtRvhrAKsxigEO9JmYTyexwTI2wiZYtVpauDTrS2MnZueZtM
6y67d4VqRIMpEkx14kbPZ1Qx+043HmSkojeNCq8NeulFNHYiFrkNfao/D6ImOVHpEkD3y44MrsuU
9mQs9aXB6j8UnITL5P+u7aRvZUBlEIn2Kjflwr8E0VbeetYa5bj1C1OvFY/fHhrfBfTRJjPOIulr
AWZKUjWy9+pcNSRPz3b1a8QruxD4N5pJxYVdoK6AyRBXFHnAXbYS2kqnU7dx0PM70aHeORkBEK21
pa0ydxf9sdjU0WYuLDhd9RBc/MY4aAk9kWt141ISuGhOruXTjz/wvioA2OzcRGspafrv4oDUU22A
jkychs38jEf/0Nsd6js1Wwu4UaSUf5UNdeTYpeKqfmdnlD3e9w5KhK0JqkLUdjj/1y6seYvxBI93
NUx+NAtxBT0N8O1EDhT90KMBv0Bp78dympCpX+zmugJn3+JGBW3NisZFSVcj80uUY1GwChdbQ3u5
hx90kbwGWaeF8fRyJ3yykPaPQ5KcCw4l80VD8iRRQRDHimB3yRHYQxYZfSdQi2vyuKcl+6wVbgjn
hnREgelNzD49qZ7qeQtn+VeaMdSpC390crlL9VEPzUayDfYa/GHWdM752hVv2TR8bo6XSJqUcCSB
rQaNGw2QOROXe/mxTwRP3swOAhFQs4MmdMICdvxUjaEsNqJLAG0Hp5HtivgjiJwMYTBC3XnSwjdj
mS3xHT82u6qGG+C5Cyh1AiOcdsyiZ5EIBMDhP73ARDUrfUOiwtj6Q2Gq1+qZdOGGgGfnN7y9SKyy
y6waUM6lM7NOLwsdojF5s11j6LXgZvH/VnYQ6NDzjT9goFIBtO3u/nHCw85ruR4ZnXZS4kXNREex
mf4L0RhyjJihYaEwIf3aylVGzefZTeVox6JQeVZg5nbmtVFyi0t6J56fLvs7GnYmO6QJ1fORb3XS
btfrP0hdVtLyyNb0eotLhrpEiyM+MD46sLeTkt+ist4fTf5tzFII+o5aCRA2ZKtwddNa9oVuLH7+
pDA5J7rJa6gB0gnk9j3CSO4Ig4KzTx++5Vv+r4xGyx8YIcCl+ucAUYuk07p8yUuheCTyxV2tkNc9
lb9YUahNxxV+AT+Qcq19WIzxby5kUIG108VQxcZ2rwRlns1jBB4oYh3BcWNFcmB1W4/zH1+SZDoS
NNlHZiaUSwE8X9c/BxvpiXrcRFTGSHq1C9tdM+igi2YU7hCKWHnyb+NegP2kMEFOiw01lDCaIpVn
m0o53ZMXUPZrLRmJexI2hzjKn4VnyzlP/ryeOu30jKmneOUsTqS/zxPqwBONjBq57mKNgK22OHz+
g+OFsrkzohoA/S0CcP7ke0sE/8sEzuYGF9qPfvj7cpjcjmPaqW0L0t6iKRzviAv5XqHPREGDsslu
WrVRcZoSN+siwGq/Fywu3zVwgtGHhhu1KejQww+GXUeYgemKBUYK5w5sYGmojyOexvOcvAzL2QPy
AlyUBGfmM3M9UkuS2FyNOS7PaDSAJaZ8b3o+gz7xsCwk/76cg4rHy+CztLpGpMA8a+KNFjsrmT27
O5zYOfE1J83Oi3X1Lp3umdn6lGmbLeWowdzL86o40nKdnBMd/rZ6RK+HfHKf2NpN2zTdHSow1QBG
47ZWg4Vh0EsP26ifKctAhcMbWVVNeL0mrb9J++vzDUEPlLQOReDGISzzTgqX+yZ7KkYbosuNfX5R
4ib93NFDJF/M5s56r6eOOC1yknReVDINxHGBLz1OC1Tzbr+4vNCT61BADO2yifOQeDQpjXgtDm1f
45G00lbt6E9B8yjDjpvCJFRgRglIKu3l6V0Jywdv2I6BjQbQBxnyzfnkdnAIHFlWbpfVMfQsRbJH
ULAjp0AM7+OPnUtUkKjJmh4Aua0CUGhYg8bqvhc/pD30thzCkhdrEbqZNUbYEmcIgmvua9QRrSTs
+qiqjTdayiSbYjmC95kuwJpXpGLnKYee0DvJ+a6f288epqzPSZzDDqrxKucPz/NG4FcSu5W0SBXO
RSyqftIyhKo/G7Ii3z7G2YbhY4RNFbXaDtJ3PTIEf6JZU8wb/O8SQPJ7rNXFEJ4y3SWq1CUD5smB
zvIMVybKHHhDry97C3VfEIhgihozlQc50yr0oebWLPI7tjAofYnE4yuiveZz8FRyznOBzOB+RygQ
4/6p+5gAC8JcYHDgLsJmza8G8Uy63ZJCbTd07oiqP/dnkOvjajHLeZWySBk74nRXje+kGUaHz6QU
+eBwllf9w+cIuteTGwmngb873uLrrDfPNADpphDHRMsKadWMW6QdtwXWHwt/IBphbwvfq98lWA5t
ORXowUCQteTGkLtRwchI8yEmDglYpgGSnbVwhM2rZe2yywqY9jDFmkgQX37vt9icmx5BnnIqy5Cz
zmVDplE4jCpP7KXiAyPrSxAx7Ma+9YbiyGjSTisKk98Cefx2JGgo7g9vEqM415m9OfBRj3Cr+kFQ
u3T6GfMTO+y/YYvqlZKXIwcuD7nwnHKWeWLvHE8PFDNt5A2kRwQQGHlwXHIXfLTJK0wxi8g2zXDW
dfzKhy4o49L1qqKDLKp8wtyWfbi/7r9tMyPCoS9U0eUVnj4lcAtcTFHrhWf43v4zT1NdzzLJRpcD
T6/ofRa52V9GxbYC9/2Zk+F7cpRbMybqZV0eSvno6n6T0gk1EuakDmHfghx10PwwAtu96omwtA1h
goICVy2B+J8HlKeHwndcaywC62m0MkPE6gbtimLSywmw62hrh8i8uhZ/LchJ7ZyTsjzsyiSabH5n
3XOgvZHgoquZC2KZucTfFgLQMIWYH74+6pQD0jfHrnNbSr1sfBIVACVw+dbIIh1dwGRPgX1Q9hIZ
9ZSWrF9oi9CQ1hz6XYfDqEdRviptI2MiyLD2XYsfJ/5axGjoSSnxoXruXV09E2/Y1fUQUBtTvKnv
7vIW2LRpQ5pWI6pdpqwqOCBN1DeeOI/1CcymakRxJ2fe73+cUSua7HBxj1ybsIrjxRwNCdFVmYYQ
TUa291YwNU3HxktLjCXT91XJnhfmW+lWxVk01VC6yl8jA7OitJ/ll3aJdWbabwC+8maHiqCRgSzz
08CdaDKqkbO2Eyn/KJysPryoYv84MfGGmKIN5ZrCmrbPReTN3rcXCW/EA9N5kme3VYRm0XqQljZF
+xPz/MhldBnR0Oc7tHaVN2MuntmQIT/njXMgIqhp0PnNBwXun00NHDaOdgrMKi9Sn/FeJQj3z5vM
as69EX6ncQ9oEv4QySoaTQYnNgoP/wEijRDtDFHezdog8MPtKGY50KajCe7dkdKGWSxqD9mHAq7R
iLZZY35TNKtzmwc2iEg7YvybvPlnw9prHoauQzrm5zMtXtNfkPujscPt3XH++2FrAZbq/JwQZh/0
FUI6o/2OiNh2Ecyrn3cE+t/SjR+M0sof9LWWHTyuaQgstTi1SnyyMPzSdqrwcbRtJ/igUaZCM8tA
vrsGBpKUZT6qWDwcnDmPljh+1ZTt+rj8GUzvUyc6AqIJmPfK9p1mvsqtVWE3Hy8n3nGIha9x4I+O
OSce9ugZ2eW3QidBVLmSorsg85wrpQCkMOEuJxD+9ekytATm1F1jhC7WCUZ7QJ/Ga/sblcvbfv8R
fXyJ0Y5LuBEcNz6e1stSrE9IQXTc1Q3mcJRvPf2ARP3+p+95L+PbKl9nCWbFhaBmm1rot9Nw/p6i
Ku66RTtd8tj5mQej+dmblu9JgU/HUSpx9pYtca0KG7l9GZl4Hac89apqXrWSjXcadbYqZ8UAOk+g
EcqnYSHhjzfknifWU0KWY3TIJf+lAPF7OkzBunt/wsynodAhyjzCW75R4X4l2lguVQS1yx/v94YB
feAj8u3dLxFk6tHaJjKzCOnSW9x7UlSgoeLdI94jZzITdU1vQLBp3RXGLOWVG9MhRVZwGsmr85I+
EgubQ2gVtR9TibTwDC+vs2Wf6cvzaNsJ5hyseOvicXL63LSWMdb4VE7i23Y9vUr6DfkZ2dUklViV
qikf3xjO3iAYBOE8g2JtA02flzKNpi+s7BcyZa60l6XR1ldStl1sj1g3W1JO/ckIxK9K04K9xLii
dfMb579TiyIFwteL3gp+qNeOKSiTBgoOyzWTyuF5g1LARHL6wLZVooaTVS/PqV8v9zFOhDjhL9PR
TAQlKavQ/JGkvenJROKNdHJrkQnpHIJHWN94hWI4mzDgTZ8BjRS/sj3QvJPWOHX/rgk5BP6j+cHd
Wh1P2HVXgclvOSdqlraHCWTPa1NZV24doH+oRSg4c+UfvffpRrUYCJkp/IIVv/PvzDX8hHKOMK2J
BUhtFDt70uLDwthHf4KK9ygIRLH8lBulpKOWASn9WycJ50maP86dCjtsNRE9m0vvwHP0YozuuA2D
RA5Usf2eXSjPC0Z7fHHu+4uecJkF3sC7PA+XL5swcOCcPMejWoixioLIJG1WX/ta8ngB7udncGFH
Ti+xJPv8RoJum1u390/Aru3gOFpoGaaq7xnGFD46Lpd2p+TaX9ncwNiXBxTKchJsIqslUaYQGRNY
oTIkZpRMqEgvG6XdtflzwK9PGKDxavOmnddc0a9NgUdxfSIAe1AZjqOERK1TADe5z+tcppdqykeJ
2C+rQpb5KgdwmJ9/CBtVRgoMhc6A+F/8FP8QdfBnfqhmFp2rSBYN4b5siiPQNhOwUbk0yMYiHxto
BTfyNmg8BbCWdEpBaTr3/SfPaxjYJua8AK5SvHBgLfAUHOQjsVD2HCUYLWjF9KraZi9aDqj3uLVg
nM9Dm29CqlBGSRoVV9rFctEIpblKwmDGWC3M3368W2ruLdRzpeR2Ys8ed9c+t9MWjdXq9bBuwD/I
KUFqx+KOYnebysUlNBzeNlYNsN3ruDDjC2vJ4nDj/WgA8JkWdn5UF3atlh+YcjnpUV1M5b80O4+T
0GVGt6YAenB5oOIpPI0xzSYIsP6vjDwzvgYt92Ie2lnTVjMMbELWiMRnU88C+COewGv7iEnJhIaP
7Oe02gJr2qW8VpT9CaYJbCS+K57mAuk52s6Mqe5zuuGxXoJU5M23oFk2Sw4rXE8KyLlJ49gFLGJe
/IFcSQ6wMyaE0mUt70MHsndyMut5GVy3OygrbWq+FDgaO6/auC1N25fvXUHL3mJaaoGq3FeSvkL5
Rnbxb79Vp9VYzHDK5isi5OFFmJFmPfNhQ4/yQ/6G0G3ns+X7cskGyvB0kfL5+qFuWJbLSeZpgu4E
+izoinC4DThqyontw/ZzWMT0UogrpJmUR5EHvQkRzCIg11GiMDM+OWlan3JLdaN9RLnskb2xS2qQ
G9AHMzb526KKPs+mfrD1F/VcmRKyabyn1MTFkFAWlKAK1RY11IeIWbQAovVdDs2rCM1BgQLPNY3N
Vo6+IBWiVtRMEzkiBlMiMuyyKV2N/UVQUTGWAjolPpxryPiyXCkkd2lphXECmvFjwTA1Jm4+NOto
r3a3FkjRKzgNt7tStVJxRaIps0mmIjKOheFHVeTM5NCiIxj3kPlIhN6C7qY6oBdfHcOTufHdug19
1AsAlE6rviTs9wfAjlvQf1gMCeXAnSy3PF6YoLxdHm9YsSir3NTab6hVQRi0xRale2HIufuhfOMl
dZYnlTE4fVfmb2rcgWUndBu33Q5AseS4oYWoQopo7pJTrcuy6T+Xof7HXS8+gafFpWV1A7kO/DP+
ctDsCUEjK7sh22rtH5SZ8J9GlIU/0i05V1gVSC/aGB+Gmgcyyz53P7FKQDQR16I+aJ1OdCpKdZCC
yRyUS01KjEBWA2uggtrkX6urj1p/TTqC7Dm6a4OVe17PanBwT3GsUGbybrSTywQR5d2Ed7LDOHFj
qa3tidqCDa/QHMlMo57cP6kivfPnUjRXHPBJ4G1Zlmhmz0Vbz9fYHc0EeUQixWLGWi3WJtvXliG5
LKUbOpzoTQP9Yrfts9R8nl8/DcQCigYQNWDLT7jBZzuo9/2MxkQ42cJg8io2QKzpzSyiVNA5+s63
ecgCx3K8DL/28yBFmYmlGGWvidOmIuZR7VQEMtb5diFnoV66hYPmyOZ0ZvIR+dwgTrE+aUJjMlDx
JUjyqbw4m+DDXD40vt8BFlS9cjKZ0Xqp9wPO2JVN8gsl6utDfYV+aNpWhjCRV4EbR9msZBBIgYTm
EJScMfQ+sg9buhZufP2I+rF5Km0PcTEFfj//HiAgpsTThmz6LzHebGA86fFeLt4JwuSbQsL8MvWo
YtL429PPx5sQovHMAY9KTDDkO9k5EtljsBS9P/BUgtEEALoztb5o2P7P2aGer0YuNIjfS9MYJ1Wb
nJgRawkAE+fsMB2oUXkKea5XgdMMuJSDSThInobtPis8hp7o6/0Lig5vAPe5hgszRPw9VGV4XDaU
21s7+Xx4h1TOJbxYv57Emzx0yhtoNsfVIPknVlM0zp9eBaf4wmrHhco270+YKCwWlFjN1A8bdEMe
Kl+KBEdYmt7tnafl8G3KJ2PhA7+rg+lcHG9NiVEVizTU3qjXQVAqYeEzas65nmjCv5P8/51fGj9b
/65JcOoNQrRb7pe3e4GDXtBo6KAnCC9dD5DRUXdyWYy38NNa5nlG83J0gTHQoiKq8WQAY8thEbkl
L4fZT2LUA2vWPU5w0QZs56wr05H4Y9g4/J88WbnORQVUgfaoFkBZuNdjV5jE5vjrHvDtL8EiJ9sL
nyJcuBJQjMsEyhO48RaclIBvQ89gi2m2pFiCx777lSP9doc83HZSxg7GUBaihZQ2lIscZZwKieXc
XubOq5INg6QqLrsyaV8/j8xtXO0f+dezQZiBAdVPWl9MrbeW26srFQ+Y+TcBXZrZoX5qpAbJ/h6T
VRL2qVq+YzpfceBHxMzUCAQHjAyxAE4nDxPm2KWW0CMi9+W0ZZU84a0WdtbSElQsd/izoFolDZP4
k/lsPtsRa+cz7HimkcED4UTlTGCISgdg9Us4/OBsH1b6r+BdPiPrk5p/ikhJj4Ai/y4sZ7bQ0ONN
DpQwGvvi8sFj4sxR8Eu90Lutf5ANr0r73c+U7rS6vX6nWmqyx/Em3iLTgxE7q0SefkMmiF6gS6G1
ekUi5B/ivcr0rabdhi9V6xizdB0VFXOJwgc1ofvSr/GVttBeO2sUGYNrcPgJpB4tSECrOLvKOh7m
+4geOEOXzfJduMjYkWcj2aQHHkhah67OcNx+AT3jbKSbFm2IPM6Ae8cOm8mEHGg7WFD5mvJs4Q7G
hPzjqjKbPvzSrBV4Lw8M1kwu98eAw6jIRksbdyx5YALRm8hE5iD8PH2O7Ua4NDSYXejn/Z2obdO4
Wk8PETW8x5jAx1M8SWRNCsAXd+pY9SpJXWlWtpWG+3GN9wWZk6Y4PTZU5YjovWtsWaroFOJfSfhl
qvlb07FHvP43eCTDNBwUa9bf6wCM/isQBb1eAcDsaM6lzIvtTAclzwJuhiJSkgNjwlCkXucg+Fh5
nXIZTDEkOvjoNjhZm+uD7Y60QEx/o5hdT/AT6aSR7GHAOdvKP7TDrLFuyO6rfdoiWGbhpbJn3OdC
UukCUJOqCwipUdEVNeScwg8H5z14IRWeu4ievoAVvNqU3l+Y+4KJapONSn6bhqAoFE4NEjGmAMGo
76oJC+uw0ynsGgDkG9Jttcr5RfcNzo6pzUndkrvQyov4JhTjIbih6Rrlbyny8KvszTWIVk2AkrD3
SaWEV40j9s0EADO8iBXhiqeIyirQxlXQlo763Yo6edr6gVWbTgl6ibnPESDXoHshrbs8uQ7a5PFi
3nmeB95SdJkEJ8aeKt4RsW2v+sy+d/MmeSH6sb22Nd+cPclOqgZwnO6S71rhnf0Y6T0VD2euA2l9
SGDqbUvsu9Z9Oix7UIM6fnBJAcPtRTxsEdvs7W7SuuzvQikKDV2jmu0RScRc+5yC9BynYz+lpSFf
QNc3h+w7RlGRkwE5C+2POKCfOqFsRnAhJroTBVl6z8YR44dEVkI/wpp3eZI0skQmcQDF+6MTwoJ3
ddmIF5IY9KEiV+36E+zUkY0LOpSmiNZvAOyW9g25vPMZ7HFBqlFPF1FrUbztAFHQasZ7WWzt/R/4
Xb9eCBCmqRVcnQp6chpHd3xDfWNXukk88WOtTHl1I+Y/+r+zCDL4X8lvDZSBf3426iZxrJaD+ms0
2Q5PlBye6aiMDCV+7LLJkqAAwQ6EOk93Wc0BmLf7MPuzcC8ewVi6TP/Y/97b8kJRunoEBMQCWjdW
PDGGlMCQdllUCfHO6pXcoINxGV4i3ddAjfRjN7ScUV2QxRkGvClYADfbLR9bf/ACJvsJyexeRW1U
aD4J05sOkklV0NavKZJSxNeiE1Mx+JD8IMWla6IXOHMs3tE6CiADkleGBiqjgM86650mQIy/sCq/
FBM8TbRnzEYhfgSQs+hILuzIu+KrQ40mteWYMElR49UYiCB57oCW3LoeKMCLCe93vxL+kWAe5TU/
uPbTjSHvxi7PiPs4/3n1xnbBUia3G3qEsTYLOAE+koq4JvReQuPjHyXlw4BKYIKKOvbsPmd8oPhx
GI+6VVGSjO+nuVt4NvRWQKMjfFAqwCLE+J5OThGLHI1K/j4pZ+B1DNJdpQHwvMRcNYzR61scrH9i
Mx2CK5R50CnN8thCoNozEcCYucMvqxWjIap3Ryi8T96TuTz85BgFH8tqiiC+daNfwdxtg2DFwzD0
q/hQfR+1N+NTVffrT7m3fx52JtvELcDS8DBztcH8BeJAP4g5jD8hvYMpb+xtJBnqWNLi0clHVxfK
ERTpRxSx3gZ8EmKiXjjnuH1M68pZd/BJR10JLmQR4mMpQWc6gE6CPz891uHHzFJr9Tk7wrBQoEYI
SYyup1XgGwXSjKt+E/EsFpuVttz0s4d9XPNGR1wyqX9aqAr3GHv9WS7D9VsP5N+SatpveyRYpXcs
FVuS8/+9ybxeM2tqr2RXxBt5m9f2NexDhbR8GNWvDKmED5ujq6zbH4T0slTCi8tX+q0nankPa1po
S5fiR45LkTAeKB43c8MazqgxkVEpOSY8r2Pe4BHqDBpqh3ykbH7k4Ly3+YCAvYapFzgsDJKmWLNy
8y74ngyQur++JFs+JrOg6UXacuDavLeO8iCPsi6vVOpCNcArOZ06I0JV6Bd4NwlshBD5y+/JFRHa
OgU4oioH/Sqtwso56LrVxdrWIc0mQyddEFrL76eC+OMvkmbWl9Fu1m1sAcOqfUYbs7I9eBnaBlSQ
NIFXXl7PFzVvtDWlsYpQOiBZHKO7FFyQD6HOfE3at4IqkLRSIOgGIqpPY8NQFZAWc4HBaVe4ADgV
NyzVSLj7o4mW8PvwSxzGQgTIUKB6GuMLitzYBOJNbfhOBOwZ+SMrhV2TevgGWAH923PAv97JoRSc
hKaoh/qgbjBFr3ZJ6vzvu1FSVZQpOOle7XUCKaOkZDHsRUWWrnqtd31WxeKBRmZpaymCYIt7Szx7
EbjGLpCFbD8GGuZQHTxVMNCzoV32NFAHxGGZlCPeHRaaQwh/f0Qh/ljtUhwKU6oQxCFb5tMotSCU
eG6MTwFgVDnuIlWMJHwXwAULpeOas8k1br71j3cSMwesMLNayvFccArwiHj7iGmTfV/FNMkqIz/h
RN3RdxOSUmxwaeRD/mdii4vDstCM3SfIIaxSObekjibrXXu0wEjSHxL/62irEDZlMpIWYIF8JrL5
SjWGSX5S7MuVBcIKraQYsl0g7w0SAwyAFmpSYV8irwES8/iWP2W84fqde4QNaHjHPbXm8zNhTHpT
LAqtbJuOM0KP+vFVgLDNCjn8cPDG9w5Vkgelbp1dWQIelkyGHQChQYAYj5iSe3/hm0rfvdtK1uWU
VEau5FgS3g9zJdMRj6gKEUSv24sAllV3VWPO1HavcGoXLeUvqbKaImah2GI3uD7hBYy0Vkc4CjaE
Ae6Fs8GsQW0hpRpSaXCEntq7vSDIi19t7lodBOB7W3hr9ayLmLm1kGGNx1C9J2oSvY9Dl5wyteIW
witCkfLPWqie1qgoWNQEzJW6c/T3nnW4bbciR++tqgMbAxEVm06siE4OM1mCbH4p9+IzQlj9E6KW
jbR4ogMit+sjn/72uWb6W5Q14fkpHCS7F+IsDyEuuT1MyEpw32JtssE1I2c2zC6aWlGxPgyTmNq4
TDivCyP7r+rVLKZ7bNVfJ1rlNVUzVLqeB0r+xUrGhPmxN5FvG4bWg5W04jwxqyW+0o5HFz1xc/ZH
k32mE5pZr1j8ukX1/6ZmIf9idyL6xk9FAP2heYnEho2vyBj/HgDqKcEyD0HB9JVqD07aP/gAcYcY
1VMWI2MRHEIn+BQ+BbG0zYLzNs1DaNDfEPycWQqOpMGlrvgQsirmz7LjdScRapPOw1IaV4kJ6bpt
A4EiaWp8JtLM5wY4gGaOBHinS6Ckap5jFq/t4vk8rF3pp84WPCggEYd5OloQ8rcbxbC7H3BuSHs2
DcDcuNoGQTXqlo8fSaHLgYwcmU75CjHbv5W4uKcBcq6cYt+JPLyFDGX91AO+ezIYQ9bmhxxuQHbc
+IiUdamhf29Zq3oiMmuRb7oRwhHKv4FSYEb6jv2x6s5UUY2kXXCVWkndpTqD1bP8rQaK2uNhm5Ip
h7tEugMxfQrMtBZ+3YWxsgH8DsZwRkYwiTKsQwrTvgz/CN8EjeBPoRDlQzGnhaZy6U15HBw8E/8h
JnFwJRlnHkr6PviFA07dmAQ9R3pAaQdb1f0sQlhwVj/MntiSIC9NRjY6EK7E8KELMD8enuxR/lq+
cw8uFXh6J3HZuZ3uI8xkunbLO/4XJxJ43ApQntdFZx2CFvRwqMKVQc3mlKqiFuK6iH3rhIrAyEDg
MX6sRCdtS5rCxtq01bIbHz3GTQBewEYDBvg2TAk5G1c/aOXgujPMw8PMXrla1CzixKWMmKhL+wtI
uIKbdtsiYSLBc8hI26DoTdv9Ujs4o9NiTRKb8J/S2ll1XvqKz2ddsPx3eli/OLzR/k/ypCHV+ehe
keCHYYivQImTso/Te9hwn1APytvAnz59xvODfgrugZWCzhWiWzQiFCa+mOAJib6PBTcOHrwxLhQX
GFxu27/UyJ0rBTIsbXezxOgwsurt7jdBo3Dl/sa0lgSPCvfw386iw2aVxBNRaOXdNY55L8guNbc3
PhFKKoZdvIcC5N8A6U/O2kgOrGdj1fpZNUOuWQ5czsQ1pzuecxVqrbIKELAfYX+QPMEzd5EzMNft
Uqy45N+k0kUSoWRNdiCrewjkmF5DZHUbVjtsHFrprLfCR2o8rcRAmtaDfw6iQRW5Fz4MMSafLKQu
qzmn3ErdeENUs1ZZm2D/DhEIWKjj0IWa/U0MfUs+VMkxeytJNeqnoAywcHSsQCHlky6El7j8QvJM
cKfwtQOj6pXKrlJJFzTrOWB1da2O7dNR3Ys82IqmK5bpTiwmopsSvXaT7sYYzOFrVUtEjvQxX4t7
ZKBOb1ATmKnUE/kixgMyvuhNX/Jy8FUU2DgNHuBK3wzeWvdRrELQuLXD26ODffjArqwnyoD/kWUM
UyUprloxrY6OT1L8XyS83Nbsq5amPZzMFdJbcWeihdZfwR92DO3bX9M3UIKPUjH8PRKB42wG2HyD
ORhUbZ2YzhyIJ+eVj/28AHn9VgjmcAevQ8mmQuvCikNYOIHhaeP/5vX2UVD+BaNxgjJ6YPHiQ8QK
qfz63wDpQqASTQVK2H1g3fX0Y+smZxt9257sq/axx4HL70FvJoU+p8qWDgcyNW2RaWgSPXFJ7k6O
dQnmK8GzWxEtwl2vjFKSMoZR5lizgJrd2Ixgunz1L14ZdD8qVRsZvE6GVsVWNnVCECmCNYEY0SLu
VqdRDK6KPRUD1mP1eXGwpq526ESuGqjMJU0+9tM3RGVZEJ7wqIz+E8mU9p2UXW6+rwfWawOJ91Lp
/9Lwe3ZiGCi6Uq11XofbQHVxbtUxcBBULz6NVkckbFeGf0H+81Sr5kMjXE3+RKj6rojSHz0V8C45
W6UetaKES3xaNL/sLowtJPP7KxAXtQFsLwDudToswG0lz140kNUrvUBB4ONh29u5yQaNiHPemdk+
YH28wnVn6ZKB53St28CTIbFYFk9PC3fNEwi5iDGRY14SyaQIUh2utacT66YpjRcMDMpB9ASmphM8
xOYsQAoyeWHcBcEMm0sR3GojcJMXb54J7dKNWXbp0xMoxsESH2ubZzx4BNmc49a/tBSms6WToQPC
ouBvfdosATT6De/PuW3OYM6I3wM9x98rrfqrj8OBWHiO+w5t5Ger/CjFV6MFmAajUTY4LiBFpn4h
8gfiuFOCBF/magMuCLri4tO0CK4dTcdF3ecdkKh8Q3bQI65xp3Vii9RIetq7FALwC7DpfUsAnnLM
oto30WAb8MKnHSKvxGS19TCHkmlBz4jjN+lKu78/WPRXgn0DHYfa830NRPfc0LmReJkFEBUCHw+L
4zKAPsVjBNiGkmEhm0L+DZpNz51GWIPwbdV5pwW3rUscNYTDrPUWY6tO9o48z6YaVobhz8DtFCqk
IqR43rGcOZutjB6LGPXnEOe28GQarsT6Cl+DEg2iB/0PuEesBXYkbngpjHTIUofU8xjgypHvQ82v
BlX4dkjg8ue+NgRQ+kvtkY1Jhtif+EAlP3Fq1TucUxJXMrLHmN62XotF6XeD4Mr7A7g+KaEWrkIJ
1kjxv7ISIUciiptcyPFus4QFOaDTHPHRFHLmeHCBlplOh11t6C6C/4JiGXzmATFS/CDxGXndyczO
frfxH+8OO/W+TIEbHx0aOLul0Hl9F9Fv0PAcxhSpZhQXD7q2gZ3G7WmBsaoPj9XLhTIeWZpJEtyF
xUrc1dHRMqbUPHSMrjXLP8fbsm6z2lq4Px5FPbJJVRi8B9jaRx8erJWyT0pLKVUX7cglmccy7bao
ASZmMEfjkH0iIZgCvoXo9vzVnt2Jj1K+Yi8csE60+Na0ykaqEEDi+c4x+5YtMd4VyEXJqplCqfj1
XU6hwu4C/AjHTXh4hJ8YEir9L2PKS27T0l491e2i35yBplLWPionQi2n8NPaiVuuOg3s7rUIwr6F
K1QakSeqGuxtnmzE8Gk4dSmdIepa+Nq9ft9CADhdgoGRUWncT+SWe2bpwcgto/sYSZqktLTyR4VB
gfWzyH12mhljye0Gkp9yxVXkg3JbHnaqTDPvlAOrTDdNKVgTKCNpUETS0x7a4FOPnBbxcBaKzLmH
GdFqF85KhoeS6ASjYsuIjTEZUbfXPLmipIh245XPtQfAyc74KiT5K3uLrHEfhdRE1ZhX6B+36kbD
B/MrB0iYciAEf5qxMjTAT/TxcKdGZpGOUNxam9s+TymclD7UA4qLA1oS2AzQKFFr/Om4tQ5T79Lp
hPIVKVYF9+49scqke/j36UdIbad0/ze2u6uKHCUL620MTHOXrhMX44hTe53w05p5bIdVxGjcn4/e
S5dKZjwuOXavZ+SmzADuuEqstRoI/pMtXdAZzh4GeB3tGEVlqej4QPJU/K1LFEZf6FbPrkx6ujKD
OmAIIGoaiLuY5QtRcbG0gLlcWuvTBG6pKXjNFaL358gPSYVeQMw0atXM+dH6W73fyhDaZdCkeeJ+
ZKTuf5TINkPVBCfbAiAE4KlW0AVBzOHQJBFDEUJY1h1H5kqkLn7HpKKMSHJzFQwDyL4GJjU55ePK
A2pboQzjiAYVeIKchTYMZE5zIa3/JymEc0zR3NmEtS8FoG9F+DXQWDqj+DXM8lJY5BXAiut0AIRR
bVrcTgMGbWt52O5YwwFuKIu/74Xiu23x5E5fvMyCLVfsxaAh8iR9JRLaQb0HPIQsBke4hYyOWNoj
BFkFX0ryODl8hw2T8o/3sYylYdUYPk+x3vqqpZzkfEzTSuC0kq91HrOwRrAvudbziNlLdDltOu6N
0hz4Eo0Zhysv32hznpG2YLgquQHuPCw5eDChmklf15Hr74kQIFpLAr4xhStS3vjdiaXTb9naboob
T/Q6FHWatgvyJ3Zcz7RjOMsJIs1YL9i4ax9t6D+pBX7OC93wuh8PsW4LZ4zwT65ZfREeSsNJHxph
8z3AJEo9IRMgqcAnnM6cLF35UnMg3ys4Mn98Nftl3FT6Rd6zKTwI/VHNH+OFMNQmAoKQ0rG4RvBN
zudPHGjpxtoyZFOduyZGK+QxE+WNB6lW7Jpo1rJNndlGxX5+fZGBebl6iq2V5Ccih/FjJh3h+2V+
fhkvRunrba7nV2wtpmURlDLTUAPOiRUlH1jiHAMV4uVTeHD32soOt3kJx++E2j6WqZxo7U/TsKGM
b4N4LpW4MvFnXsORk2n9tWm7FTURP3PZQhfZ7AZAWOOmPplgUTeFonH/UNOMX/SuffXuGBRE42wB
IFoHr6bnVbRphUKAAo806cCkjuimk/BjsOWYWBOMlve96OpIe5veX9MTPUxcPpkF0FtfWOXhsMZT
uzVBls0LDLLusu+Efrha6iyhYLSjbKOgpUhQvHz8w96rGQ9EBieGvR29EwdI3gmMSw6O1w/Hoc3n
KZjPUC2MY/eNqF892WFsmq9sVgR0TziGxF1ez8aCBdKkJS79pPEDKC2MjmQiNxf1XKKROd5zshcH
uXQBKA5GNSzDdxDbgmYXhJb0vsMJv5vmmunMeXSXqFuzFNIwQIEWZXUM0G1ZOhEDNJ4sWqoGT0oa
iPfanFZwPgNM3uJj4EV9pYcPOTgSwgCfnGMe87zZQnhJZjZXh/YzFN7TpqEGgJ+OG+0jMKatwF/y
AsvnsvVhp/gq86dpK2UrRDgQhUxNBOW0/lhmFLC3M5Afk8DsBZ3OzX81XfHUr3Nx4zACmpC2AdpR
VeqTutdoWrl98Wx8bxhDBXClHhzIGGp6lh20mF6qnpXsrJ9lM4TGWADR52I/DumSdg8MTX4OZIIV
xuFXCqqyzhMh7LF/FI7PhR3lELzWrURsKP7AtQypanAyNSG8FijjA3UIlHWxTP4JSgDFij10dgwT
u81dAkW85dWaqCok5ls2uTUx22x0G+3UTlJsvzNRhaO69I10IcZ+G3mnHGC5FDEHqoa6BC3Ju+xA
q9zuT8UaD4GELuA6IUfkhzVSfEERPuJXwG2UVwoRiYTY2Hd9VtCqc6dmR7dUZzn5yMWJtc+J1eDx
1vhQ0o21x+LBus5zTzXW4PmbNx4h7BZS6wf66P273AhqA/BzHOxuDc0M+8ykk8ddv23woeGnKVvE
7NVCc26V8kjqO6WUYK8UTjsskEoXrjqGOMXJyycVU+9H3ic92Xiox6yk/ykWLy9q28Ls59NYea0A
TMHGh4TQEmU3PMRoe+NVe+ScSHMcAceOM9OlxpoNl5sve+PUkMRwIbL7gBCTwCzYROlsGD0LPl8E
15VQeKRx/PE7mXJncPrHoNS0VIaJ8y7m3HdyE3Hp4IsTAww4h9R++D5jt73FBK7BGPpkVkPzj7nR
3b+A85igHFLFDLja9b0cE5VUftsKapi42U8RLf+AqzP6U0AODbSjZv5QfOSJCu3d1G5TmCXfBrEz
A+/NBM5e3AAgec3zIX6YB49FIHFtY7JFVBqHzdB3LJSJTfxM4ufWLf3j48AOMorWw5DWtfB+/LbX
ZdN63cZQPvLatRZ9dAelYUtsCx4NdztRM59Td0AAekjifiErO8sKOs4q+l5UwgxaS4X4Ucf/Pp+l
OR7q2/7LoX4QBTmT1+rI5aysEL5e7N545CfNvKVXd/TdYoCyt5qoJeZUCWGW/Qf6gJqnQEDLvplo
6k7/DWeqQCj1UGlD9twZrVU78h8Qegu+imC8l1G5Rt4Yof/9DzmCbF9+bkEfAuCZtkCXrWB2+/YR
yOtgboMN31mC6KNaFn0QHrD/1wMHhA3wIBFP/zub1fMaWOA8mpGikx41CD+8I/1jw9b1XXjF+1n9
j7w8abFtJ92U3xvLU5m8VlP68YUHMLamT1PyU3g0f9IxEd6i/AvxXaIYrrMre878mQVj9vwY9TPr
qGIRRpHBZLGtzgfz+/7+sS9i62uk/+qdjYT3ffrvDV32g/uEhhhGXGqwB2RJd/wASWR/1dPxo+Da
W9cFfQQfCKVnP9BKhURQ904G+aIS03FR2A/J/7bgescxS3dsd1Bgds3iv7c0+wgwSA7p5a2vOq7O
75A3VjSjK9ntJnaiI7uIEcMZOxCXOse98rfwOVPDU4Q+NnxYhTUS6AZg+8bRQmI1u8hiijv6LpVi
YcOsUgEn7gsq7I/2DHPDYqr6sEuz176+ml4cggRV91A80cblPfMHzWCV4PjCoeZr4g6Vk4I8FJxj
iUyylKmSGKO+Nh3339WVxmJeI7RNsl7/tkQX7B7CRic2JarhnDnE2h2UJNmlobHmsJ5HqwJeebTe
C2LVrnfDfKAlrlcvMIRmdgX2kPfPOZ09ne1Rhnsc5NnlcIaj01X0YcXvVjSdSsS+XsG8air/FQLe
ceMRFLqRuK0cr1gTdJsx48BGCnIneh6JCew9yJZIFKeXRFb92GERDWbmjwZzAJhfu+ERzNfTSqrH
EbmrSwR+abVYcl1I4h52cD9OoRhCPwo+TDwYQqmISIkhW+T/OmEh8LK4YoJDhATk6qhyhWxfAe9w
Gmb0pM73NGwTTcD8zawvB2EgZKsLhRi+Snr9n21dDiUfReEmcafkJHez5x9Ou9LU9VZzFe/mYu09
jMH96febs8z0MvBWyZYneQISSLkhGDI2xp37GMQglrKjtqH2rJMDEoVJTt2ucaS+SNlZb8rRORDl
me15b9bewQ2ATRui/7S16RL76TIv5Bph8PEdswklDLozmO3cAlW4miNejBGcz1nA4D2E4lDvlLPb
W6erod6fAFp9o6UdFFmXD/V/O1XesjVCjZHz2XeAfollu9GeqotYHja1JMn3TCra7V/VUtpAetn6
hXF7GbyI7PjgPmVNPxdvBTgHHKbJgFzYUOw1vTiLejHOmydIgmqj5j8sMqWe/dAF89kb8p9N19HH
D2tdJhRov2PJ+Y6GAoly/8d3OzRu72jjSTG04/sw2Z+c96lWWSVMcCMgFGgkZ1BO9uzQBGrCTmW+
4p188E2w7zI5btPsApwBIPe5em3F74albMvP9o9xw4slDK39YMT9XLa6Xefplm+a1fcimKLtK5tB
aOMHz7SxWOfUtTZx7q3/oGS2uatP3RgXman0Y4UzPNaVUeF1S9G3rb6Wq5mVVaDfjSyDKm4C77Q8
S2mvFXm/Q2InGXatxx+t0Te2zvGHfuEJR3WKwYIfCSjMwspXbHHBvhJZt9se4PmJ0fxtiPQ1FxG6
akQvE9kjyD4Rm7co5N+I9eaXPbLk4HMkD5LmtzKL/aEQclxcGQBmSM1skgzdOnfBAX/H1Ga5nvDk
x+gxXjS9bLhQ73Tg7m4RPlukb8NK354GtPrhA/y83iUIVmhp126HHtbJ6TEsIpN2Z66gdrgKGXOW
QuR0PH1QoeoqK89JEsZeyCyGjgYypC2rBDqEEldDECiqc5xhayZATT2L1aL81EVGnI2VfKgjw9pE
o6f5FT2atkTWq5QhV2GA/83DXPXZ0kxikEYOtoLfTbp+4QXOwWYD5mDwPmyy0X05MUG5UMxBrjUP
3cFmDmJqXwMJs5o0THe0q0TDMkG6iMBLkSTArXmRg1Vql6IDNpcsA8LoDtuM6pZPZ0QcIdn7TmNk
DHshwmm+X5a0EpDMudMUO2gTiVIw1Va8fHTdps/FQUiKcG920FV5PYJaHGwP+eiFXlrCoL9kH7v1
m5y6R4ZrXO5LNNwx9yxIWtXYelIjErb+xcj10sEel3+GYtwBnY2qdI0+rLh8rpNsvvwGfz8gbx3J
sPM3c+dVK/CTrmw9XfFM8DSoi2gFtgrRdgrx4oy/PJ6kzF58tkto9bUPvKQ8cT38uiHhZNAJHbxh
vFjEOtrHaC6ez8DN7V2QDibXxpyHwVlWuofYnfa/XO0JJFer9B6bx24JtSA21c2IfwVrxb/7/rl/
5exEe5ebfpLM9X2kyVg3H2xFBKjfQ3U+9CgCHdTDhAIOOwWWMVD3ViBW51QK/oLVNjk2aU4MWYB3
glSxmXx1I5oaaQSgKouUC+Ljl0MJMu4F5ET+PUc5D2zjZfdHG9+0MXHfAHaYYqf/6zNrSl3BpEKo
8TsLIjU5vtUayQWZI/BRJeNzF2R7PX+N/zNEm2TmhliYTk7EKGn9XEUJ00fsB6zHvQ9rHCuyVu1r
62Fs7jMQvae5QvmsRS1Cxkgg/o0QfvhrscEPbL87mLFS60Bp72nfqGrKaRe7BldUSqGA40ileE4C
mtdoxAMjbsJX8Suia8pS1tq+XnAm0jLT7he4sTH7lOhIfZ2mzNHdwQ1UaMf4uKXjU1fM5klOnrbh
TAycYbAdtixoxgKeXa3hRHfbvbW+woduJrKfutWwv/7NFkwkH8ss3GxTL1OO+p9egrp+8Mh3FBqb
UOn231kQ3LTIyiXYhmgJvU0OLU5gUiABzIu9f7D6Meo1swjUXt5pEVm96RXpmxzrB1B1FyPHJTOW
FeU8c8Wnl+GrxcyneVrFbLtgL70E57Y79f156mj/Wl//DuUQjJgnMCIS8zcvoXjPhsgfdi0iEanx
SL3cIynS8bZqPkJ8we3f6rrahdTPD+L8s0oWkCX21B8ItIi2PEGYoz4RSKEUESpsRBBV59os1m9g
o6pSLrI6K2gOMRRw9VKIpf0fn30JXgMg2Z3aRj2xwg0144fGYQLdQxcFa7KO75/I4UUA6XFiESPK
d/QZqpposj28LC238tWHMwaOaCjAFaUh5eK/Ar+vHH6XgnQLOUl7ZD9cJL3lcDQtgyaQ7UjKszuy
KwJ3XRjcVY8niLmO6rcmVEr2qyDsZh3enLB+vycNoX2z1IvOA/7YAIIlbOfbQG3VHom8mQS4sY3F
t87dQaOOdapnNExCXMX5sLoeswuyi246CAPRNT7+PBt5NVxCP6UTqyNVjquZgD2U539r3FGV/8w+
O8FTfwP4M/yypAxu4Ukl0gqQbUNeLYDjUE4r8+CN7k+4Zu2+OTweW9sGHEttFNPLfFd21Sb/O/42
uxj1AC0Ff+/UNjCIACwp3HusJxYtkv2zA3GJbJECCYeHkvNmbe1np/A5b9ZpZrLEiuBpG6n1+jYA
yJZ7t+blMcorYSzN+ujIACX3iwPvsYfAV5fagV8ozVfwB849d8l7AkCbyb17T9BtJbJJ7aX9AvlT
AGGFidk0hevk45M65W8qrh5OttgSBDSW3tx0p/T5TqCrpyK8YCEVs7Bu/MUtGGIuTzHNHvEUwcwy
/ZcPZHpYO6tUKeE0zLKXntLxZFU1RXEf3nGIViIz2sryyBC491eRNT7jL61GIAcFGLmNHRi4LqzX
k+wqQkxW6AkkLlGMS6jogRz8WDGW+a2pIYK351BfeHRvqUtqtaqm43ka3MafG37finFjV5NaZCL2
/xqC9hyEusUS6IF/eR/UEjalzX7IGC94azyp0zkXfa+hfbKPgCjxzxFRdKNQngAbpncAl/I8wcyy
TINDKfgzRaS3hRhdqJd1DkTrIhplTUd5pJDxt4W3UlA8WBWbgSNm3euokFyvncA897gGEd7uYdvr
36wbcehkue4xxrsq9Z2mmjYQrJLMCTnJ/SNyHZGSeDvsBx8gzhTwHHjYKfA/VZdM/Z8OxmkVF2AJ
bJiLp2XmmBMtz1MUgqe2vvg7ZI9/Djz68JB4Wr4onH9qyV8uZKTkpzV78f0LUS/R/nGqS1Gk0D82
SpZWvLmkgFKbZg5RJ2Z5t7SLkg86I9d/hTGgeDeNTuxVg4YmwDKJ0jwje/LbhiYN1BUg7UMiN5eZ
rta6EJc6kqJ/bDcwdMdLwzLbL254MKobkeL7fm8o1930V4Ae6N7MsXtYRVrweD+xjhX4dLE4zus+
r0H6AyJE1/TXNU2KGgPIbj4mWJWn17Q7WifU+AcflXGvmdnHOX3W5CXBBcKF0BpM7IJRUUuzY2qd
+Hs4sB6XUHFMDGAAnMcH4RE+BTULWCNCytEpHJZXIZAN9L4VwdcgDMBNRoyod4NFZV2y//FYubC0
DxSCBc8tahuNHFXi/+OBlLTves23yjMCKwwPKURDUImdNQG7wzZa4GV60blX/51SATWPoGYHgebW
13K0QuXPuV4zG4jTciXQzLNmCcxzq05t28S2JRUn66dWkRW5WUQ0tXjH/+KN/H1ZO0AaRA35PfWl
EpyTe1MoOyZ8UYXIgCTkbfQxMcu7g9UNUj5ifPbtpFE647/ANMbUHZW1Tj5yiMMkXkSpus2uhkqn
655+C0ixmdQtc5Hh5wO/Ih3b5suQRQHN6O7tQGxxI71GqMpUm5h8jqK/XEdVAJUiwUeouFlhfjMv
jeafGhhKbdj7BUgFVy+Ogjd1KUNb3pXKAZEfa297ynFybZGiv35+tAX/4SVMigceMm17hmEkGSCf
JVqAcs4RpdHRT2AtfLKbG+mK9rlcxUn79pNWvitpoSV3kcwMMU5k48M9wi8f3ku02xExmWWXmVfX
5GEWQyXa+KCoYGu5DiOdu43Ls2v7dDzkqcJbCm4P8UvfSQtHWsqeaopxGRb1OqIPbOn6UtZJXHSu
kkAI/ZP81kR1bO69tveY3Ac6lfxitINTMlHVNCa8QRpX8F38FK0dQ2+cJI8Z/0sPysPf/n9V3UNY
GLceu6KT6p0eaEgUbbiO/+DRNXC5ZsIDG3vjXQli/773PQl6kYN1vRv0ClEH9uJVGXyxXnLAw+Jz
WAcYyCPMij1AYXaj1teTWYN+HFsUETH5/Mn3TXMBQdwKxGVy1pNodQicQpxOAGumunSwjMlXZzdC
ry00JOffEu+Thk9PnOZG4nGtK6fnlZfikAYTLk56ZIBNbcvsVmvUK1Crc1Dh9jD7kuQOLyqrMDkX
TqjGp/Ry+P6fqcjx7vt/FDGTfo9TgfUAajQSCg42JmTQ4nMbSV+EEu9+mFUpGXQRE+Xdk8aEFnXE
SP2ZRRPE7vP2P1yX/BnzUm3rdYrpUtrQjwG1cNcDVGx06jg6m6aXVwEmmDs1THkxGmgJvxRRlLhI
Op3tab2Pgrj5xAy+UCEsE7aU8xWcoDx0ReiEYc7THGdHsvtSXwj8Du52TZXGkf0+1Np2S8mYoSof
z5zHSEzbmrEuF5r4XZCEzjucJ/I0Z7ykN4rbWDeJzPIlD12IktmzK28AsmFWGdfj9BzvX77dfKjK
rMeJMuFjzp3DTerj7YiF8Lo5x7ZAhvTYFGj4ffYl17NU3Fhz/+bk6xIkHDGVMI5H796GTlWYT4z+
5F6Eyt89tkMsR3uAecJMlWeH+iTHwBVM+1CyHtMvyUWFgh5Xb0A4fWX7YGxAXlSrJ5vVuT65Fe0R
xZ9O9JqX3NxdsGbHkpX2wxy5sXp1X7WVdGvypeuFVCKxEKF+vipOBYuR2IdEJ9cnnW2YjzC5eYCh
DNoe4i2My6Zdr9O3ylqAklRvlKbzl/ebtNEhlzJX50txIEYUmoFKhnADQ9e5n6jOlKGrO8zoJE2N
vr7h75myblXyOTMghBvIL+pG67FegnBqM3gvuBvyGBLC8nXjoqIQpPBOUjTHel8BPf8QfIOqQaz+
muRGkJeUw+MCgcqroPRBCwdWbL9AlOCD7qlU/LbAUHhGWKZKW7X4DE62rMDmdO7/hSU/HSymm/Fs
4iTghH7mVYKQwdflPeUEf/n7/dmW2YPW+JDIXpedu9zimUoxaHtL7H6eYEWhhRf6Xjthqdtr6cM8
UEvmsh/ZK+11CjLfTvlNkXZyqrzwbGejHUYiAEysMN1kBakeoSfEt5K6GnBdvzwXqtIHRwa9zp7q
OPPnEQq6wVvtSzK39GqBb8s2qgaOalRgl+f/JmJVqbqO2zsTtDLzsUaiJZ/TLhzDb8XcCvdf7idC
vWKw/ICxehhipTYe8/DOrjvRmHKifPqfvyuIxWU+VTXmiecdBXYetR2sgbK1pWUr1RIhIIYQXi17
PGAU5nd7q+EbZaFENrXU5UyB3DpE5g0X1Ks89HNGIOsVwKX8KttQLV8G1Dctw8SsIc7+PEAIENAe
1SH1S6fxF2IjnRw8yReH2/Wo4V72mROK566Yj6olOBP6nmf3epgN7Y4Qwx7EhsLHo+IU8zGhf31O
1eMgSiRdb4KI81bjXTiAoD+G7IkJ6cMsE18ufoF4/8vSfPT6uT4PWXr3RLL0lSyzgeJCnJWJDNp2
i6/imiDteYl9/2Mk3/67EFv4nzywKqnXS/wkL3vaVSAk8AexVhCKhh/Rz0sW6ZU4a65mybi5vLc+
FpplYXattgo9Z5ayEYsskiLO8C3I9yQKXmUeghnJ09jMYGXiv+ovQph4Nygw8aypAp8Fr9aCEvzp
KB6/bU+DhV4Ow/2fIhsJRKhIPIMMIpt6sEh0IlJ6tILODC4fTkFlaN0ZyvPKsxGyGnxUkFWyotcV
LV6LeU2JKiX3NV+hIrAwVuU+Gq9vLx490kyJX8mzgV3QKiNOvi+1QBdIjSF+iejvAWuW3JBiL1P5
J2zJSQhVg1opQjmmFGdg7wOokrzpjVYwFwASozUBgD6OZU2JS+pjBtIBNpudyX/lMYc3pZmNedhf
s4erFJFE57Vf4Cl7Qd+3zMI6IQFjZX98Fa/EyWmR6oPP8yqoqWtwsJ25J4/PErVJwCz/9DamFUjm
B25JPqvy0Xc0QUVLX2MaxRFuBh+40EDP464pnp9R7CayzTNnivSY//UNQJwKRsdUV2C9AWaK7oNZ
UP9UHCugDxxMU+9GP9is5XLgMMnMmR2ksmuGmSeiBNzH5cIPXgNFeBPmLyZBYoWwIgt82s5pVs+q
eeq+gcya9tKnMDkqkHl9jH6xOkhtNidgQgrArE4CB9r981U1vkBYdcrifj92ZdTeWMuzsL/OISCT
gPeyq7FrZSeC8//Cyc1TLLNUPKuBqxGI1Wa125CBv3aCVpuYoSQJtWJ9XTd9FupH1v+WwKrAmY7D
l7n+ZMiHEbHg5teAuTJj/7wcVjCYk+4nwls8vBKOFD8Q3vLt7DOAbsyaI9I8PUbc7RJ3K3DxZNzj
xmuBrSF9RcJHu/2n1KOXMwVlU5qMZQgdrgQp6sWRWblKfd/Cx4RwJfHjHXPl5yFIrVmHPu/tNeLP
j2nAW3tWM+5t72lV6gcBSa5Q8cEEfuVlDrjYc4n/aoKDDR050DDb9qVex51t1T5lZMKS1dnwL85s
5no0pODcWADBS225Npa7EG8oI9O0s96aaB7tiMpbQKP6QevbD3DfPOEsUJgir4CeZR5uPny7NFvV
xxfLVK010gkXcv12HgflcINFH4JbBehySfagMFywXWxE4HwCApUIFauxqQibNYV3JZYrHzv/nP6F
9mK7JQ5WTXWsWHW5799FWI6bh7Vesr8ZPTzRbGI5HJU42efNR/gNP+0THQ4ugfhMlbd4UANkCkLz
Yb2k5+KPyGid39iFI6aY8q2I3Zejb2DXC2ngrS39oOIOjbKmWzrMgLUEoQ1quFA8/DpRVf4y27M6
TrWq45kD6MwTHYnrOtIfRd0dVCO8d2mgYHjL4lnwcPuhytrtXXZgq2t0+WQviy0iwtdqd5hi1BY6
iHLFBTT9z4bMcOW8xU1tXU3doM0D/Ee5sGkmBc/4cJqRf86kP8UMqliv2a7r+/hGhVwDCOtzjqFe
n1mkBu0QOntqwMR1ht3uMV9+f6fENckkyglJNwjMRd3uQ9ewSGcK1BqlqsHqw4jPfo6R5uOC6djo
uZ4IlcLWk2wMzUTLBYqxPksHYj0KgmTuOjfab77otBfMD8RGB9LyvbdNXzmQtnqQ5B+7tTBauBIw
KsO5qRZ4Tzg0FXrR+D+Hc1J9R/vnxiNs+9ED6d0BHHCwaPVadD4Euc5uPgyuOagIyyR5tWkRf0+s
Ck98NXUcAW5id1OkaA9n4gn6pViZ7+PlwB5xv5NN9Zy1wuh7TrCOM6wYzfLFqr1k3226bZCK/SbU
n6rXcXz2wVwblZqaHLR9WcbKmLz9o7Le56h5GdooeEynfe72jYoAV7k2BC4KaGQfb3ui/LrfLZSp
YhkEQsKZHh6N5NKpx0mgsRllZqG1+WIWZo+kCc77H4R+ThuzFU8fMoSv7YR9azj9bZdlER2ZuAVD
FbB4vKTawDF76dhLVprf/qr+6jVX1BxV7GOdfu1qT7sH9kuPkWjqWtg8wMbV7yqWkB6DpYIEH+7H
fySjmt+k8Q3qD7VhXPYPNAAxCV2TyJNbUnfgISFxPsL3LSR1DINmQY0zxgVF0SwuAgdIy2Jh8xFr
quuziKDXpZ1lTvPDx5LwD2jKQTcGL7D2teDhOmoCeLXjVir8gslbTRh47CYti1fX5/++52JVq9L6
7mxOleFvu8L9ZyocElGUPCq5IacsW5Of7ATuJOd3w+1B8ZzEqEaQG13X9kT4hpliSiP7n+wJg54Q
pLPDr2OAxQGVzc5Hs9lUE4g7BCJ/TMXf4wA6QY2HXMN2xizv08EM78QCxWNGIt3s7EDRt8qzYPjC
wT6vCZq2NYKhf1CHUJ0ld2/9U/Nzknu5zWnk0/QBDVPl9NrFs+czGO/4Fv2Z9lUS9qcLZx20yrJh
znUL64PhAqkrhx+7I7q/dyUbuNaSWrQYt8UMIuk+zDvLF/S6eG45Gc4Y1p713ifKx8SQbZGg+NBL
MInryseCeeHkORGFoXVgJN6T5v56fdNEWSQpXoqJbHNF6xXB9raqLBbf5HqqYJn6PP2STXEYkjs7
ezz2R9DYPP1wIqshUjlg7/QeYwvCul/sZ5D2peFywv8d+FMTO8IUP4TOhr3T7hGovPUy6kkajCv9
78rScJZ4str1yzVq08bgEA0SIE2q593oRQ+j8sD7RFi4TLuUkneZvfqv1nOhjI7thAFcPmuOVxtA
kC1TX/9njYPr75EMpjF+qzIf6vsHIi96Xi941NGIbeTalouZ/eSrS0AXRaOBMfUFzwVEaa5F9teZ
EsB08+3BVZSZHeAFgnR8qzXafpZ4bTV8x41/Rb/wGttouuuGTX8zu5dTrqZc8bhHHnRDwTIIi7oT
aLWep/TlIu4++P/X7jrdRKncW9Qa+O30GI7YqXDWv4n2DqNaGjDGTMurg3Wu/yS9AUYugUewIiJl
3Dy8nEbkQpa3Td1SJEpb/f7X5luEMZ46vbMQ5RxYysNZaWQXnSKBcQKbecX5D4rhn8tTtqvH+90B
rcVqyg06P0BNYRBzl3sikCLpWK+xve2mWfMWB2E9S0s8+M8f675BTkF99yLGhWSooxdI8uOdfer6
pIN6/Ngq9w7ZlZcZ7gJKdWKK35+kjB3ABINza/HpCS2HsJS2mIhQ5paotq49JlWBmUkOvCOOyeed
kyr5Q85Mie5p2Rp0/7cHUa6hZ43euxDHqfD6hvKLc9JzjRdWikvniUPZ6Ya4UDPFEOkSQD2CW5pm
6RdOf19O/CgZW2bb/O6fc7qfBUNGiDYZeC4wBWg2M9X1fxW32qTXwGyNqHETKN0KqOWRaLVZIvDk
2AXLtoY54pjhJ4S+oYS6v1lAK1qWEImxjPWxJ69JmQMLwnvhQJt6GGe5bmtCLbUyH8agcCHy0A1d
DSmSYB4MQeT1jK/XlZ3ubxgEwMgQoCR6AFFQA2gO1mYm1Q5ktFalf3vsrUcKnWTMK6hopl6J7zHz
Y7jSIwR+yUZjr3U2BvBDU8zUdO1ZBhQvAUuG1O0W98WhXay1wMAJTF6MYA1vWoNI1/nnoPEZj7Su
dl4Fi5l1Xl6jPRUTdDNUho76m15jnjcLp9RpNitqGSQWyf8rbCrqeiy7QK5HcN7QjIfPMiYWsmCe
np9C66HfBNBkFxqgFJ9ehs9cDkIbqOtekwu0cXsQGWhmwDznTaOHofOEWohVflyM8ZpAxRm4+KTO
fZkzN9NCSsctCiSvpoFhK3oMkHk/Izo6bv0pMMJ2Ced7couxNok76QEC5Lpbf0VsKhCnyhnvud0X
pqseGAHJ05LrHQLj4qF5XmAuw1COLxQtRu77MfonEcs6KmvZiab+DzdVh/B5lPlBmfMu1+yH0k7c
NrWfICuwTXeYelzMlnh462HJKiX1lzaxY3XES/AL8JX5uBUj1eCEA88X6xqKooJ4QqPHXkmZoWpN
PpQYDge7kalzjDIyLds5phjR/jD3ZRbIaY9XKE+7xo3uMpsLhbY8I2+Ms7iBK3DJtQyvNHLsdfXj
7rhf5aTBdYAFsvX3JgDIV3my6FvddsSncJAE2dpXg52JtntlR5TYyD7BDKaYOPP4QJBUd8XuGblT
55A3AtKPjSB0S5mVS86cSNFbm8ZJUEikV/Hk1tmhvIztEDh/5uxtxfLCZ1Cfcb4UPjtJ2SIZi1Lb
2eSTbvsceivhyTyRCvCAxQYESrFjkyA5gVO6FQJfQOx5isenVnuof5u70DLPwAnPH3TpPARwzTxI
5a2PgOxxHoeaPen7YUVXj9g0iYbIOtxUcl5igX8Eg94a3uVQNY+0BLnIRkppT+Q64u+iFefp5dWM
atRrdqmCBErIvkVyO69dqHnbpddlsch5j+ot0rOg/OFwD8B7chjNisL5HNM8WWuKxqEr6UftBT8H
nL+1wZ2RqVLzPnjM2LE5IpG1swjRxKJp7FqLAXUcN4clMNPbURqeBMGZKWYaHfTt7Z7LSUGUCCka
VgNXWWUskA/2J0hdZ6oMmWitjfEzKCg1hMqoSwOw+gzY8EsMBQlTJ6dw4yUFq2efCykvZXVvbgAu
OzbsOurY6y4mfQF8T3RFNp79nYRLTOG/ebtywGkN08Qfq6kydwmCMNqMZPb3mP3WdRyOA+mhZTCY
WKjoXGhWwo9rXW2CaiEm+9osOY3nAo8hi4eb/Vuhx5inCrssibNMZiailrgqVd2vgi7Q0spzjtMT
PEBKrBdRmVa7qz3MBbFpMDePvXTTPBopLZ/pbjAtMs3xOVbtcm3hAnn11JgqWbXKAkmGONZlILL+
rJ/CT/jtb/+Kok+prXcNFwH/R1w6Wk6I1VHjyaHQtdW1zlSlb6Oa1t68BmoawyA0380IdMkNw3nk
zM/eFwHpZDc0P9yOc7D3Ev722RuUPfCYiWZ7ZT7hEAZ0ZSX1J8C7n6ekfo8U/EVBpyfK/5WcVDaF
jpuexy/lbSYLkTp3ujkpR0V5umKrUDSpEkBJ44g9CVQQ+P45oKpkZZWQODm1BY6mgvp/68TybkPI
a5tKythHhRHB3oec05fioKbQlEfgkJ93A9hds8nIuoAlotB0+DlhyZOFRjPcFugPfQgsn0/MmCc1
tD3U+xqsaorIZhtxhE1jHOSZPVT/B5or/sXW6PyGZWC1cBQJhBnJtdxQdwDzRkSuaTkraCbCNGQl
qf2nttiBsSS+K59cO4+1LfQvauj11qWvoOAOjDmIZMpipTJx8fBSJ2FS+tpOObKkzltr3hAbnYwG
wnYzZwLDXIQ2Ph/nUDq7mNg7CKuLjjuIgh6yAasU+pPZ8IULu/HbdTHleLgz7RFaoLy0jJOkhf96
W/jJSejn7cFRqfoG3XnLVqWJfOemI4F3VpCeHQZenVpjbyavOT51eJLlk95WcT/vZfVdrgsyJBLf
njNawQ/fRwKzW4kghd08YFkI7XdjjeePzAVmTeBNXqTIaTq+bmdUR3v+JB37/ZcsinDH9KzXlXpu
gzk5xo467yxJZ8p8SKa+2P0IaI8uDJ91fj+zPlTMk9ZDSvySXQVl7OYhWBrs3N5Qp+RFI0xVW/Kj
pqiWxbo+t/1A2E8IXqH7WcoJbbLE6jiEtDhFNgoS9J57/JenLwCDw1rQx3f9Fx7328raRGnKcWrl
UA7zWXheO8i50nt4GQETnS6mRhjFlJgM5mwN+3w5UqJgB5J7IgYZ9X/zLp7mEh5fU8ahz/nkAUCv
ncKcPgpJ5dd8naaTxhnlVksafhVGk3ieS2cIObMffBLX0ae2dGBniGTjIAbi2+mPWExzG82/yO0h
0ay88jy4MoEqu8PVFvgFHOEsb687EPhF9admYn+UYsNMJ24t60yMLu3dfNAg2dKzFnwnYpC9Gqu5
cI4A
`protect end_protected
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
J8hsXOmRB+1guZQ2Nk0FZtLfh0P7QqEmRQcydlibT4v+ngXD7jsvCIEtJxcHigapAHqwoJaC2icx
wq4NBXaaQasGuZhuyNe/PPpECB8ZuNqGrDCrJk0bbg9Xn1D8rIa7c+APa4oE8vr1M9Hu1SP/ZhDR
lHpqyiE4WDAnEzbwQyM=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
i63XFcrth7UMoNjIDtJFdvGg204MKqP2xKW7VwmSMHfeqk2BaemK2RTrTWPOn7C3AVjA+hTK4rOe
unOr54b81VJDRu8VjCOcuyAVp7FwHRazyh6O+w0+2qZ/ITwpiQMvYN5PSAxZXf4otGqTguW6o/3u
BF159CigMrxWBpLAfCMh8HhjAcZFlKq8BDFWpRTS32VnqkUHr5zaovcuetRE9KYUPdi2iipUJzL3
c2YeEdGBNrXlLXJkUm35AJr+p7hYldueR7RTJJ0zcjyoUAElJTrIpLxxZI3OK2sEsPlq4hySV/3l
QcBbYMfwy09MlwTkU/pvtJsRxhQV6WxHq7SXxw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
RDQmlpcaT+HCd+1tYKm37UnwpPYv6X4YlDG2Ak6rJB9BafLB1qbTwItkV4W6M/1mgHOFS6ktffjn
cSIQt2i2Q5GzjNDarglbRP52NDHA7eaWQpIiPXnsDVSHZuYgzVLhrNz7LJ34j8xHOTsmdkLVjLlQ
EtV7DyiCqgJB2DKS5mI=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
K55/ElY2fz8rbuXXIoWjQxQ3b+VjopLPosX7f21HYlq1rpUzdKgjFt7ObQAbQx1YiOc8f9jXuM/m
zJBJTpngc6Qx1jpk4EUDFi2XNY9sAl30rz3CSjmOHJSQD3p8Ie3KdFgq/XSfxovcLGUavr7d1kOz
oWVSfP5Zufwy00wMgQpmlNFjD45ej6YaDWVZCCWEqSFAXFk+blS+0sfi50w7tcCEKgUwIU7mL2P7
AH+EdKUOqod5a7gdOIL71g23WA48QA1IzP2AcZYi1tWYwqm7jk4wiwxBEebeRZq9G+iOoKy1OCZe
WXQJke+ZnUGrSPhYdOreFVUfDPVT1ZUz6Qtvcw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jG1/RLqdb6ZvCa0CQPtlVwccI9kxjY1dGK59oHdEH2FJRkgAHZdDHNNysttliSit2WVZoA+z+WUK
sK8H2np17aGy97E/8N3IEQT06O5HUOlFY2gIeHRxwH5w/Hti8yl4Rk7Qi+uSLSCczFYOj8Yf18xA
VhHKm+k5wH81YevXTNvuT2x61PlfoPXX5n9mpGMFk0YLHucSW5y7GzkhGi/KXUhMA6QyFcLEaKjK
dMSB/BjkyqmL8sRXNdUeMVtBtOEtRBJd9RQ12yOExNLJ5uZ1dIZP8nS92kBezXuJ0E+bj3ty9TK6
63fhd0isCmFhFvYcYgABurHjoSJfzekRFPwSLg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WuqFbvQ9JrQcMxwtdgJ4DcdxQwbZGq3I7qgQS3edaltTAODYFwstPsyO7J7LQlFdCuZQKRlSgqHf
+DqlZ+vyt1eprUTgGrdUkhClGjO07AFu9v9qANT+vXY9YYtit9bByGCkJW0CYCuLK+MiuJTu/S0k
EW5iu9/nFRQFbESR5a75+S4IdJucZmOQTCwx0mnyJ4zK8Gg5amcBzq6p8L3hulVbD6Lo43Pg/LJ2
EVV7wrcR0F2PkSawbHqsUiV9IaLKZSUIoo2evpKc0kY2gJfHuIOxM91wfaReDgElF29R0+PBs85g
ssYxK1G97T5zcY367N/1Z+pIwB4ASTJaGG89BA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
f/nmh0AZcA7x/XphJkLLgcY29zKD6ZcVJTCGpuke4IS7QD6Io+BjDIo2sZo1kgLDhTmr2XhaMLyn
UQtXksvxeDmxIvyehpLc8qOSAI7nk2+s1WcZNgI/+KEt6CKoabIZMn+OjKoUb/aD/Z/9h6uVN62q
KGZ5a5e46ZiWZFZcP3QsA1zRSI7c+pdglcBUa71VnIy0dY3S0wR66do9hB5ugToJvKEjRQJfn1LP
O6B/pVN4JjMoE6KQmEvu8dRlgw7igp+Lv/htZRh12MpFiZFyg6VeG2gasx48sWZ1SjTxhJCr6TbB
2rnDn9kJh9LMhRl+GO24cmbKWTfRx4bGAuBDDw==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
sB6M6khQ/uuS2NXGvtnXy3EqGL5kDxMyFTIXCggphxKpYAWUro0jIYE0zHbgjn1Oct40Ig68YDad
1/V7bzQ+cBlwR7S37v9BtBy/XCeiqDOkr2QvhfPPcXMkS2tUSeY1pbXzETna8BNNh3jHRd8rBdvq
PKRBKnsuhBk7Aeawcj1VK+2KiKefeW1RIRlsU6sSoXcLSQK0vDLokJRdB6ysAvTYfCg5fy6LvCVu
kTYDOfyUkwr2VDOehRUVEKOsypqWQ0uzDy5jIk1KWUZ6LbQVB4/sBdO738X/rYpnlFJxFEXKPXWY
OdzxooePGEqXl8oI95pJyjzk94PgF2cXC+2t8kLSl/8gofQdLJhQzznjV3aVZeh27pQm97IPpNB/
lF1jGZZZAEMpQIn+NTtdBkMJyupUZjgJ2RK6Ai4UO1dr5p8Vm2eVv+3mYuW7+tJnOo6TZeGFasai
HeL5+WGyyKwOFKquEzu3cGlfqdX+W8lE6mFnAkA66KSxjPZjhilqNlya

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BkAOY1vsnAkqmm0eEA/wQWzBEMMfBuZMsoF+54mHrqGjQXAgVNcmruXtKEro44M5oTDZxv6OdWjd
/GPH3KDONusMi+v/6s8ivcJRYiXRnRWRCzR9FrCXFZON3/nDr9uMpjWgeR3DLXkKYguZTSq/RYdz
bJMZr+/CcNTfonh40oBQ6/qIjs5F262qKazE06lqRXaW7VVP9+rFFsNxl+aRzUHgTNxWmcaE6G4S
/l34hKNV24LrDcCdi/9klL38F1Z/GHc7ATT/zRxvtRCVdH4zoRX6M0ECVj4217qw40D0Z4TwLIK1
MX6ReYydDMgr/U1JEiIbYwmpUWTHUyRjMLNnHA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QEw/0/xhteu9TssoDElm66gUloAgiCJvDezwNuv7k0sJQid8NncR0r1l6ZxkychYUoQIgIrzJ43F
dpAaEVEPuPAU7Vq1wwItP/+9hLDTifthzGvPGAu/ZgT9hSLYRGE6iQXWJPzeX0k2g5TAsSIpft2C
q1it5dV4LlvRhQgKaGbvvldvsN81h+1AMIa32VghTOVVcq+HbmJ44kls36GWHHIFum24yLChQBZ/
zZ15NSFj75cAhUIUb5UNr/83yqSPVUaPfD9g6ORatQ4NSFIyZsTr9HeAxrUTtnARutR5xmKGHqIC
xY5TcEzmIEjRP+tyEwyLp0WPR46X6OAE315aig==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PBU3IOumauHboJhMX6n/GgGMXEfI5zagnBupJTzHvLesjYPgWCo3FASzjBVtdeFbc01Y5F/hDtQ1
yIiq29KUYhA/aseKQFDG7y3wJDjBKh6aiZxQVth9NhQGR3AvYd5DYqTzTYnjOt6I5FXdP4IkH34J
HPbX5LBU/CoIf7kavZbOku9NXdbwzcjTTa/bYERzbK6EzyaLEhiM7tfYB5h2V2wjueV/wHZCjbno
Q5jN/Wdhu3obwAwJFSXqzAsXGTp1rrDaY0n7tEVw4iExQCW4e5XBAZ7yumgJRwG5kgDCZOtyFHh7
TF4a5WXuz3ZYpsHWbndE1aBvu+24baZZ5mrZ9w==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 25376)
`protect data_block
nkOO4VluluKyPCCJ44uRDMwLX2Y15G1AcDXcSekwMoNK2BN/2w0H3iMBvlGPNn2VhlYPen8EW8Td
S3vSYCLPa8tUionc5VhCWK8cpG2ea4tR+8df0N24P8RT0G3485LKF2gyYRJnT2b6NC1wBllbGrIY
jooePeWAp1X4wKc0SoLhWWUm4DvrAP5Z+xVrF+OCN9xDzG1Txw6L2t1wqHTvNkXH3OHmYtQVsGCQ
IzdgD53ebhyAnyZDQzjXXvQfnvQXEZVDgXMf/yqq/FmB9gYUFtQZQjkwWhipkcdVoW9ET1TCeeZq
Iy1mB4NPD8HHd7WI/woE/tE12sbLqGR84G8XJ1uuztoZ8jA1uJksokPZ7hbXkGOTtK12xkEx/OAi
0+O44Zz642Rttnus+DB7lYTpLGi4/2QYuaffUo7KiGaXd/IY6GoQ/+6U/XFMdEVe5nMQWsYIheOn
xhgHJnIQ0w5MRDhJWxXQkGIcbIWAJkzBktlKH0QGd3+K8UltLGq56b6fJc3ZQMj1C1FXgBFTFQgq
YlnPPBEQNMmnPFM6F3AHPP4x9s9LoiFA1XCNS8xtw3pGxzrpVBT/dlTAE1qcPw9uRjJ3aidxuqjA
8vlBZVIP7SkjDkYxQ0eR4O16VPMKSmiCSjmIozzMfBE+d0gPVuDSX4Gm9mPTwL2+SsixWab7jSpQ
b3WuCjsCKlRkJbIC9G2ziUnyUJndI0Tc4RL/m6dobYcrQ1bSogW/tsbSUqYyQDWr7ikNTX7rQZ8R
qhD28GcubgmkaL2x22J7j4wpMX5lfjTZAzrjj7QujWPJg4065XLBv6bZpYtbHnfO55TVwakAI5QX
rkdH3cLA4+DDfSvOAa0brSFaClaOGWFF94iCW10h0Jn4YJVfE2xOO1ez2hvhU935EgqKoHhB0wVg
QbnKEfMbqiVTPoYXYgRfaHSouxqLmJJq0w9zeARof8MAxROQqnjoifQSL8+6crnDa3toKF4Nepys
5WbnNb4XwJLPTOlr1wUO7kKMY//JPShOZ7hztqPPwNzJLhdLDGss7dwB0PD2gh8Sw7QY25CP7eCq
a+N9uEnJxl8BHHz3Jtj1jIwONlyjITUwuMZGS645c382EoXx/Jy+G2h4+TGg5l9n7c3wyKgLweXg
sGajGvw7IT32gLDb3Z23AaUqigIscLkLl2upQbkruhu2p1vJX3HIPViE4xUalYSIyHNhQU/JSzQN
FyiWMuv909juBISvSwOs5IKK44C1PcEeyhhd5STd0BOjEGoZ49pIA0/kTc9bkgy7oNME3q4nzZg9
SeH8Zv/0a51mz/Od1fHbdKFkLNyf6mDvByRSG9bWjkLDuGrldUp/+3MZHoBzRv9qnYFp21KWztiH
ZRzsrYQa5mGYctkELz85wtxTWH76wx66Z6mGxNXK+eVhV5ZnCu1Jqg3yQ1gzzqy752aeR+LVqBUS
zjNxIEVfT7pdi2GY/faMj4KwMtlL/BhGrdexMuftXT7nG2TSK5nbk0EDFngEow/Aic54oYWW5kFZ
uiR/CcDKw98zzSI1cVyUQ+lz15jn04PIz8GhHce/lBk+45c0J/5l+cyiqXVzYyhf2n7LL2rSoP8K
Gw9QsInw03tcaS0tjuNlG6yZIkPzv7w2ysvHi0CgGBsPMoH9XfNfxudwj3kPSFc+txs/SeygaYcc
e2O5imhXo1f4AqxZbctDf0UF5iiik9mL9ylkYOY6+avEA1OUs5dERwxygmOxEFUHLcLORl2z+h8O
4zTN9+fVf2hHl48hZgv4UekJuOp9+mdYq1FktpBi87EmHKozdFNR3IuPSC2A8CT395L+gH15yt1S
emXFvG9QK8AU8/bSpi8qA/xYcU0tth4IekXmiFGgAn71WMWbKyXkHfU+2J87dMyg2j9IOTL2FHEH
C/aNj8LSYNK0ywb/mr55l9qbK59E2g0XLrc/DBTWLVPLFU9K2pdEAwd06Hzb+Zl4WVomSe2ABssP
Pj0vS3Pee0pav6IeGLO7fwd66NlC2KYLopnau34ZREwmazQcQMNjhYzKHlHHiSuVbWgjeLI82XI+
4Wu6JWUS90qRqeQswscdkqjnczytkpFOKkATxMy8lA36SaWbvnq9+5zyHQBYN+PUtf0vguiL++wr
U64ECXgdCxzj79VX3dwE8f6WL42XCxXTMQ32tLXmNls5SgySTKYGGbM0hYJrwaKK0gU92IPgJBJh
8PrlgGNhwZAafR/a1qaQBUWpxGmPf/eKRqu+viRVM+Np/fd0HA/xyvzgJ6Epk7tKqz0B9gQjZ07U
hxlOMXLASW92P+W9vD6ltMG6cSrn96stZzV7zbF7wHgki1l4suwvfbNRRf2Av6XaGFZDrzfe8/T8
vm3T6V5EU/MywNM8EyULAC/b9meGwVjJjNNBwY5gBB88YJKzg89jp3i4xChio5TO7qIrt6l1o4Ya
ozt6jVbwj4dr7+0SF6/rzxljprLX2HIayVtUt/sej5u0SalJ0rmtKltHg3w4DnvQK9fxkQ4W7mw/
2smSXLhEmqU5CBNbzS5pdLLK+3M1FHqNRlh8Ye6O97BCHtLhJm8okWPfWm4+3yeer5/7qoN4A0Qk
yhw+lETDVkWS/5bnvnkmrPTPYBjNFUiMajmtiNppi3fLaVvdut9WwEwb1KNtxEIS+sSJIVAZurAC
nx7aWRvkAvw4JYxO+AjR4belSKchf5FqfEcb8aiWQtcVlffLJHpkjQyWP8sqUUIPCyUR22FgTsz5
y98GlgaDKhbXXaKS7pfJDQdsMQG3fIq8Ep6lgPij1Luykx2NcYBNfkn5C8U3EXrIV/GTJvN9QBBN
jMdeAgmqnP5XA+DpcPH5ga6lHXuZ2JlaL8Dz42TO5XNEz7n1BD5U1vDwn02nRoiFoEhSmLnRCuMw
nmYzrlu3736dDKEx1z888dRmiqs7YIYPihaO9jC8DFWAk+1EH7Cckl9PGYitHp9qi5p5EnAY8URa
n4dEGDz/7cknLPuh+otr8KUbMu+eDZprVn7DI79MOXCzo2wExguconQMJgGiplL8ghuNQ7VdBieL
4lWKY19zQj3mO+4ie0e/Rlch36wKzKhF/BPTeP4JQxpjsDw+Z+PVy4I20N24L4ynLrBYpgjAoaOo
897LB58VWv/51MxkTA7/LR4Q/RrSWMVqHx0sfC4urH/FVVIPhqQVLxxA9AmcXqt7Tt8hBLdM6Pd2
x60si7e1s9K4ifsIwURXQmgVKtgBmKEw+g0ZHbRgcmq/Cea7TaH1pIbdMqzZua9+yuSwV1xvljUY
LawjPjgmoT/uu6T2EhxW11UQR4RI+rZx+10QFcbvuoIXGeM4kvI/ROcJIycFaqPrxqvkHisLaQtf
hhU+foVABKpG/ksOk3FFa+bXiTS8gijytct0H80s6KZAsXLGP+fIGD9T6DZIG9BOvgF6ffoIj/Zi
2WN7FJzqc6oAaW0gz2kge8wK7T0VPftmejUYPcK/YyAEsyo49AWq5670sMHmscpkL2k5MIwxxdIC
st2QjgYRKu//WR/zIS5pRCxwC75Oe3s4jvQ+BPtQjwa+xm6iN29i72pdXGq4L+B1csDvTy1S7Wjd
5gZlPRRwA2MdAp7Y1edoWT2tbVyVXL6J4fThjK0doOob/C39WwhZt8lHPQ4llxBJgDS5ldkYiUw0
zkvdLFMoSdrYX/XVJZr1k5Pohy6DJzJrRyyU3mttTDG9LrZYMBMKYgyvdBfI8Miin4UfNo0kRn7X
fqKb79pzQFSPahXcl4FNnFVNUebAhmPXJOIxFIuifj1vgPOq1RbCZipkhYuafaJ5cSikozJQx2Sn
w1XdFFRSrS8EsvWSUAIwl0fhK3QF9CDpByotygL4cpVDY6MAaRlxHcf6cwGaFpfTq1Mr49q0yz4E
JIWKTp704fmeREdJ06Qsf4AC9EjmvsUwU2+yZg3UjTzx+xY9XfyeXcrajl3ML3pFWozm/fdDrhpN
34W9xRTi2Xb0A0HkFYwzYOHUUuhs4otPzmW3skf/Q3grbEiuEs24hMDs2+T/ajKjOGf05Wv/Fvd0
99QLDlASVdXhnN4ZeLLvmcoLVLE1tADmcIUpRRX4PiPk1j6AMgeaxMRo1UFmd4qeABdmv5mIXzXr
L1qG6ZGRHsaM5cFK+nQ7YKr4VPj/zDHuoFXi57vdm8RsZllOWpX9xD3HXiqne2bHs9ptp1q59Rhu
NM5YgZg6gpdC0oM1aqlPHPV/EF6HuLlXQ/zNov5LLwT3K4Ca5eXuyhabi/EB7IvlGs+NYEm4KGwd
4RxGFXJuHfaSbsJ2ozA3r6ldDPB9DOJK9QTvlOsFe/kbC8Ylqp6xfpBcw6tItbsX/sS57jyTeIVv
pLw1I8y96lw/rkJPxBM0SM/+c9pcSVxDIjgGNhZ9xTS3JP6WoJII91amnSSEfigG5c496JMz2Hqt
b4Z7NiRYgjaAdlHMVziGehFg3VZN0r6Lu3OXVruKmdeLAUzBuL4VmhIabftQg74UqRpCLj1Kwu+5
i5L1SQUxK/BNqhOM4iiNnNiWCnG7dPujIuxcBrTjJQouc6QbkQ2+acrTyUYGFV6kbnnOVue3u205
FAKi/U4/2+q5PnfvgW4DKb+g4HFqImVs14NW/JEIpxyxt0MMh1cwRDqX8sAQ9hlV2wRuv7w1eIqT
kDxk18Ot+w0wTY7QnnU1fxU7k43p8/Bn0IyddGuMzubw4MTS2hMZk0pQatUCCP9JHZj1L5Llfvwz
aKuE/98x0LYbLJd7q7RDC/gjwLgJV39FLo49r/ENXvDNbDtGclrWoHujeIiaAOebdcFZfpkSDtkM
QOAxG4ezaBSf4DuKWHVLVpnHQuvsLY4KMjkiMKDIbCG28DBNcvP0lFqDGqqdXnJwFSlJ6aVs0xmh
C5gfHX0ScQMEvQzGlbOMmDLBbSusO6DoiNrayoSouNkZnhbfzkEFIFWI3YSaKunwgLX08kr0Khs9
L1u7yYB5SJ/PQrE9MUar2uM7kEguYmu+7V58ru6EXcjDVKqX++edN52vIIjJpKBK7epM2g3Ldd8a
vfyPZWvRBmiA9P5TpR/hla2qshL8NZrW57/O/IV/EYij/mpZxKS2hykzvm6AwP0HQiosarwjc9gA
6mIPFHI4ecE6vLySqIakkXuvX0xYSwo7Sk0IpPuSraAqk3OLK1om7CTxAPPaSPiBq1RlJHc5UBKU
ZakuXASl8M84g/pJM2v3jPSHM0FOyk+P52IJtC1rxLHVxkkcERgemCFMWJ/4Eh17yuJY3zYA8MoY
jqQrP9RWZY9FsABVwfcwCdwvCKGYe00oVWb+qU3h1hcukAOZLiXIq5FPbMToYXE7ocvIidrn8yCk
Blhug6X8BTMcXd7B/EdNXU/CZgKk3FMII/XB+EpCPODaE5dIfvomPKGORc08EvmwhitQ25lD7q54
3Zs/YHEPpM2zfpRbaO0uqwlhG7edDG4AwVS8NTatsToIdC3oQFPgtxrStJHx+i9w1e9ESrjhUpUu
RiDLcud6oxFCRHgH+7BRr/YkPhXnUysqWYYBG8x4ZqhdfPlHeOV0WO6rltudGEAZYB0UoFJgbF+t
xnjnVi+RwpnI5pr7g6Bs2ggMYZ1evo+itwJSzphElTeeAuYrb4yD5GXBta7ecCkiCMVEm8ghO1jG
ExP8sskhmjKtiUfoVIvauxNL0YR82cHYWyxpL7fky/MKLRC4W8FFeX7mImxNWXjoBof0E8UwGz+b
QtNKQQyWlyNvFHo/HgvXwAmwVirMsj879jtpuIk1OU+TC+aBKzf0HXUQLbMY/xw3Og6Lqnte4Hln
ML99RXEyZvxH3lLHXxZ57Y0H/tg8l/yq7O3lJuokFEl6S8sIkmC6fWtIV0OTDT5CK6evK42yS+DX
6sHMqac7U8/VamaTAvwxhoyvmAJHGp6qqoIlzSNeP/57Lg1lFmni+d0bglm4yNI/Jy4e0TjICh/h
9YfSM5fPjquJHJa0fY0IWRQPc2lDnaSb3wZqm4UPLAQvhNKqiGPqITG5/I9ym+Fik1AMTjr2SQHg
MhG9JBitW9gsF8bTwCqKWQPbCdyxo8vXa5Y1gh7qf+5PKJJIyHXI1/wG2r8+na2kLL/xwU9+nW/0
b4xsf17h5ft2SIh2VxXlGDq6kXWWhyXL5X9N600BME73V4EHztdPyTMDf2yg9hf6kuex4obovKxj
WsJQPZQke1q4ZIm2OD4vJrJvyAolYwIMBbyyFt/Z57ecg7+nSUHVYt37YGEcjQ3EznDElfGX2gXq
VYSyraZRS4RVrTPE68IA/UMUf2dq7WiqlL6nkOjWt2NzdgtHxfj6HzljRK1sh1DonCEaAQjPBJG9
NFTbM8SZsmgKcrVSjU5VZkogRf+uDAn3SEISPu49mX17JKM0THaF+j2MzTaAbmCgSRT50FTS7997
jLXz7m51pll5zXtwIDp6sfSfo5JOVIhf6pFjZM81CgmHZl1k6eyRgXeY/lXE5eZle1BicHeJ9YJU
6iV93KCPYXo3MT69IjL9J9WXnFrZf2d2DCmmiIwLj09C25b1AFGeFzFcm61G001Hyro2eaO2pWYX
4k9SBKbqb0d3evlWzHeOWD2MUHdQiTrUtbM4Aku1KnlansXo9/WRp2apl33FWX2EiI8qjUOFPMAl
bm5BjBFDJ8sve1AOQiFS2HVrWqiCPS1GgzrAnxGVtoCa1HeYA98UzU6ICxveOa+bNoxODX/bYEt0
31npIABCKH10n58LmehHoNKM9WDFbbYKWg13c4rHacirCH6XrxLELNP1mIHJixGd6q7qB4GwyNnz
wLoxgxdlbaphZ7cW5e53QmwGCLOk8DEm4rgFQOouwDWiiEM74WRjIUDo5Z9X58w2uRShUqNUpyo+
25mYRAP+wRepOmyuz4ZLRxFYne96FXLjWEbACDy09KB/1nNynt/thmjH8pFmbWZITweAlWhfOg2/
H8hZ42gYbjzUegIdB+1bx0p+USTsXnw6IzEDdYC+PfwoLexVTM5IV8Of8+rHJQmwnSKK9Ekmyl3V
nCiyX8pJzNRhIRhEppwwcryWIaPhWrthavvjQc1UZbUgvuJjeFNq5ixJaFUnW8wnh9uLAYp5V+tp
38XCFEvjDlIE91RnQATBU0m9+bKkHUefdHxYf5gsiZfdCuZ0XNMqM9XfqTzJWD00L0GTAwjGMcq/
0XgAO2EX5D2Ci8xHZQ78cg9hziyo2OcCPgX9OzKiFpI0pYOKl4ZE75jU5aQQG9M2VKOQyliUtj5a
sMxsUzcvEUd8Fo4h/PcIEC2jz02n2mLdrWH+XDs8TO2NB8FhKaeeVxS04aui/3+/XDC5vTgW6pzk
Knt89AmQzSqRSDqJWQ5ypApTmZVfS/g8VW023yzs9/aLF4V/gC0SPNyt2y7gLwTFZvTjqy5Nu44n
7q0VdrTHxTEbKYKDLEnRroqlcIogILmS+M6G3GTayT1tqaOrxu+fv1Xm3lB5f2tgnKBiYTM0Nv+F
pfbqsod8m9oTlQCkW539J75lzcGA16HltPrqCEGWlum6MbCMY5xdoHYwD3N87OylGgRnIghVQW3p
fk6eD9IA7vDiGMEWr5qP8Os7UUv2yKfYa0VH5HOoTTaYgl0TqmZz7G5yHNKF+HLLxE4MNMAE9I5U
BJXynb5qTovUnaw+ylWSyBnsChX9gfGbCvNJVcMUy1AK3II3D/OCFKhLqtnqU3XdkqoRqnB2Y7gV
sP7/+gAb+8YxxQ3y5CBOI070UC4X0Mvly1i8gKfcS5WE7bB8mQk+NnyXK82TGRZbXrTtq0laI9Yg
nFBKUrP5UqGe21bAdDdM7GgUi1ZrjcPTkRmu5OV/qbkFiVqFbcihWB1V7GoypvhDfW1Sqt6vFk5L
arc2CCxclGOYdaFrvvg38CCjDjofUvO6GSpZtRtDzY12r/FG2AfEgU4VoRdn+iJqvuc5pjHcvDKp
YpJSYJf/U0NtnlfgcqPEN3xA+nSq43ivAxm+9SJHw0BvWVYqEmptd/vs5f2xOKbipdNNDmuxIwWN
h7xSbYeY00NfuCytqxcFxkdMlYtGRKNz3z+QulU/kXmx4nqOxB55THV7FBvFbOBMfJNLXRqBuRp6
jeWh4vTO6KYW+WTaalgh/UnRRPa2YmeOsz95JrxhU3JqqNOqGOX2NIOrK32zbfQrIIgAdnQLIfym
0B1750rEGjlmt5GUUUF6I2NbbF1rVZhIuyEJzAVfAtmlR/Qdz0AA9N/8SNrx2+ZL6n0skU5ir4TB
vGhMjdToiWGZ3AG32bQ2TbdBJSv++vjGDU9HBatwH3KA7CEqSwee81Eo1vP0c64/88p9TVE14jqC
r7qXVtWBbL5HNpQVlCsHrYWfclrpQKRU1SdieN4PgXvXbHIDhFRR8sD67Txe1+Qfb4qvvDSxjTj3
Qx3QZp9W3s17faLna03G7xuagKmeYanQrrauZvdXvBWX+dR08t8XHjkx2wUmCwmDDW2ls5sutUso
MYb8ZROkozH+bG7rArKOICN9XLI8AC+x9n+PI3g8z0DnH7ez1uT2qEOJfoD3dVJ4dp0lusiwXR2q
vzaSmGh4ISw2LjslhZ68Y24oUNHpuVsqP97BAY8dqndgdRi7lXAWm42Nt+sByqvJKeQFdSIL8UQy
JLfTsqmNzvdEUxJfO77NkulPjQLzYg11lYLKcWcyBDHinjUNANsHkfjYPwHsax9ih2JyjbEmBrWg
WdFBGR31SowR95hxpAjzpfHDsUD5kmil5Gggh7asE7A2bEoGx5V39r5t/hqiMN09frSxDvkY+CLp
eeOg7Ng39MV5wolKaSkVb6kNZ5CW54Td9DTY1helNVUCaSVH7cqyiZcln/eisvE+mwTEfYfVKCk9
dXT4BlazT7KvmgwTEAMel4LiJjG8eD55u3GVtON5UhbNCc0Fahs6joJDBO0GxDBxxhUKBC1EqPcq
OAwX//REfncrN2qXTJPQeN4WJ/ijITAL+xBaDP0X2oetKiD1jWcavHLab3y0bQG9WijpcPhMZO/m
CCPpkgbUdIDneUE3RDwo404h9Squatzvly+yET88tAk82iUJQUE15INDjmGeUn01vmdt8uMVTKL6
ytg6uSM6tZyPrbSM3z8t2qe4oLtAecpOL3+XaCL3sl1/ppHhog7XQSDiSKOcaJNHW/BLe5gUneBg
CFn+RjmzfRe/40rdjmdjXoVwJRUAGRKWxkRZtd73EK/GX7KwsU81DU6mU9PxCjyy8YXFHMIgNdUb
PvAOc2N8P4X6PGFYy64DHhTyyDjnz7zNcSm0invEs0uvUoZHLGB4o5qDxuAcK/9WATMlYZFV43yB
vAVx6E6xffynWuirqJCigN73t+yg24tTjw1ld9q47Bn8tlADWdZyEpBRnjpMm14Qu/XOVYu3tUb1
bfGYwe6QCpUZl8RS8qxw3tbG/1t6ftomllFQPOAazbF5aZ94m3TgBTUCItMke5Xf5Wh74mizssBp
iLaaYN4ZUUyp/Y2bfo+qCebHHAvHJr0uSk0tcv3XlMWasof6G7f6SdL4Fte3AgZYmKRp6WisK4/6
T9rgzKB8ly1anvt19XdgBgTg/eh+Yg3gid5ExZtz7NlnPtxelWDT5mctzHiNOkxHeGw3cAbemp9L
gRQ6E2p9iESPX1Ufsm1110yd6Va2R5Yg689Qg1WqTB5RbovVBdXO5Cpn8PI/b8E/fUY3kVcg2M3i
R5wSUNI1b9ieUJPGIIaJcbBOVCRZiyc5HZvIc10Nb5SvIQtLhvYix2wSzMDD+TwFwbvdO1Hywbtc
e6NGt6XboA1WsBkFbB05DX/aomUJTxC2Td+ywW6p34F1nv2IbvmYq6uIqyURchQ6HIci+ix8/snc
1jxIiyvPJhupHSXcZ4IQRsg2A5QfnjxuADo4ZbHZ0pU23ZU28wtss8BzSkCetymB7Nzxxw3HNkCM
fJ1ZfTbMzqGuVaF/NTNQ243aOu2Hrr5ufDWV1dIkQT8gjXAI5PvFvV/090dCmgkXPRwWF68ELi5p
ErtRDXM6EiJixl1CBLLymqinRuXevVocvG1hNOVtsz1tsem+M2ylbF4ZV6I/EZOKevHYEpvt8GZP
+q2syaCRRz6yCXaOTsYCHkoknIW8H8MeqZf05xKwsr/mMhToRavWAi6AT+iA93Yy0ZyUKfxrWs0P
ZeKcvO33J12hynTY3ZUesYXla3RQ6CzKuUvR9wVDjHOyyE4tSi+o2kSHDWeGGipgfspJ8SRyorMY
qqOKd7laZdv/8KVEBmmRzWdTAS+ezqVGAHHR/lrRnv3qRqf+2Np00mmX7+uHUSxGwP0PSnjhxiMC
u1rM7BMa58WbJqUh0aToID4ATko2IO0ywxBTJLTz7/DwsBv9G1XUip7hmRtcslIvzDJT/4dBmHgC
MB/xTI5maIUGgVxALSCGoeBo1SMkTU2AxYYMA4qDWrGZlWx0JQ34I9KEy0gVOavD6dxno4os32hR
xSJ4HPr/Nzi2ozGDC90+7LZkZPbO7ikgzniMa2yGPGdBojpFyO2fPBWgJ0ZpAa44U9CFkjt/ojt1
4r7YEFSAx/tUcQC4wNKJuAf3yzQ2n7UYCvkMvKa3egDSjnerO4gUCckpqStJMjPPbrVdJnMI6cmY
zlZA0FSZVbAJlEIS3dNel1QsWj4H4px6K5zON81Y8c1ObItnqUNpWAlfSZNRKX7CagT9ak9V20zB
KmpgeL1kf/lOTVr07ii+vLlvzpjXUmFWJOoTy+EQMiPWODQKq9zJOYSz4VHTnRdna5Revmhyj5gO
puUUSA/8YktU9jFxXcamYzarP7PC4RXRvzcLakSqxc1RZ00dFevdJn2IY0mlf9u82maIFB9E5+WJ
6xqs0en0Wjo5SlKrC4tm0ZCV3olWLEx+PXi+nAy3gguj1h0ZWZBYSYIQ2//+sDp+TFOASn5uS/ze
zS10ESqPn4yb5g1McfuGPnzUlCR2JPv5QvOsxeWnjDq2S9pxEEU0MVTFHS+Vk+uLnTUiI6OixumU
ChILE+dXU5pJ1tDM+If2UtRwZLJV0mGxpnzNNo65b+QX3IBF26bKdDMSohL65ZxOM8hugK70rIsA
DtSXTKvvydMy+Yeg08gz9sbQNBzBWQn8FYG0wDOPPRaSoJLsXFW4bQrFdmaPKPeN878ycTRCAFdF
04RsGna0W0uUF6KUjjRWRQd+0FWi27XqaDYplxfbWzPQCAUt8a9n1Wupoh4Ata4OTODp/opd5Kdg
ysnZeQsHYh1l8Sbh8G6uK1JXbTTmmJHC7Q41OewfGeiU0NBQaV653gBUlsVOa8irofXei7qmylgf
Je9KYviZcc7jWUriEbQoLOsKlfsYQXbWf5Lo3PtloJh5Gu/c0TcJjm4m3P+e+9n5BdwMYfSfgmny
C5jW5gSvsmCP9mmsCZpzA9A65kSKPJPEx1cva2Bi7whK+9olRcfoY6q7RMz8TgjRToLofcx8akj/
077G0tzavjo8QXaQ8X+gg9+0RjWP00vb3mrLNoVdq7olXdesR2KiOzUUFiCxCdWBiKqxqsk26S17
iE2l7BwGQKYUixndOJLoI9zyMWFByPlHdFTGKvxlRjF3gwuUJ4XpnCwy+koAQ9v/f7Xi3h+BGVug
7vdg0SRPySjGdSQlv4t6gJpzlViR8gjB89OtYfOqbLQ9tlXae6bWTdToStegwXbNPEcYxHaTToTh
x2epUcK/adkXHIwMRVkL6mUcZJbsnGltDy85/p/uXW20RBd/3116tJ046SX7qSG/KqmPaCt9ns0v
JwMieoVG31ii18ufwcyUllGHN5jiSfXtfib7BJ8N7v9BUZ0zszCMdp3cy3QOxFsRXKA3XmYLOuoM
GOd7wMe/zpnuNyPBFqWKKsrWd1hN7b7ODwpSUFHpVI5aCSA7yg1+55o18ybAG7kYbH/EU/i1vOfK
E7gTG4bQidg4TPKTRQHzp8ddyPBNp2oYGJnI4wKU3o17+R/Tf/WM7eEMx0UELai953KcPth19scq
DdMI1WRiihayYaY8pX7zONagOaMWq0F72oRAyM4T4zRnbHXyaYFqGjtmaGYYH33C9tWLMiHHqrIA
rqhwn0JxxdtLS1dMoia7OZae7loud3Mmlehvj32BGS3tO+zh38sn9co/qYFKicY7MJ4vJuDmtFOi
fXTkEz1z2zELYVxReGEB/vULfPLHNc0gkQw1fZVtYtUU4sGW9PPzlb9wsnjI9ihmHUXX988P8Dc7
+c4YEL3g2yaQ7MZuHKu/sKLHxv6gMyuVCXOiV7hEnZj1puKMIp47AiHSjOxtpVUB9jOJW0ZbDfYD
p/4J2C6hxh670vrgQC7OpqhRARPSSqvywoSBITUDzQg9J8DGApeltJFVWAkjO079c9NIKmrvduMf
OqbQKDKivL9aXh8P2UFKaFq9ILobkwMP/YG1nTU0YjLv5pv+hZvS6WRoNiZIsJ15KLi3f6PZwCnf
YKkjL0hG1td7NP2sSTtDWb502fw5EXPWDxwWqU0MN/3MLSf4Rth/kUdZ8RxRBNExijXaohDjYhQ3
w8zKVATPLMgv7a1+yrStj5LqtOkei4riMq+jlZOJnJWvDj+EnbvpjHNTrtTYY+iOvcz+onlxz2gA
vnhylIFGmx4AdhM8A6600d/NP6aPDbMWzuq5qs24g/4AMt+RKWsX2/7mSvw9SukNYesqF6qREAir
HbImd6/yw2dtNkCC9RR3ZdLPlgkmC/7Be79Ouvyslsb8nKE+qz/d1ayjZl1m15z2RQWvqpoeOVGw
nfUQ151UCH1rKJVYS/3we3Zqk65jx7GoqhFTVh/NKn5woETAUZxSnfmg95W7F7G5/qcEy5aYJ9LI
vD5ln0GrIsGGgRol3HopHTs9ZVMMKjf2L2ImZv2h+jov7/VjnuSX9+zaSSla7vmKwq7c/xOJW+Di
9xEnaQhg+/ac7cuHVNt5AlNiV4iRAh4iJkriBL5/AogTmX5aGRsxqjjMSwvFNABj+FMuhIuh36CJ
PV501O76vD7XMYLQ0E54AIQnzdvJWCbKK5RzsuGNS0xj6jVThyokPGJRz9awhjqb4LXcX9Zxr5cX
ReyaZYA0vN6DUoj6eOjtRjPf73FfqUe/UJdSyp29VrI4EWQq7ZYK+ZE+b6iimxey6UHj/PQpcaT5
Wb+fQw6Q2N8sJRZPHTU1Gv5711NstwPLAsIC8tceQ+1F+siRTdF0LCCD1V7WBTXr1MqNUJcYQEjk
RysjSBxEBT2f499xVFMlDbhv6EfFBWwIhVOU4qQzbEdwkyp8osLfNiMAQqTbD4daEKVERuJgqKJM
WLJWrmgYe1Q6HeX+cDVZSwAWfcKoZoWuggKGjS4LVyHYDAR0GbPrAc7JVnMUmSi1hmtv4nxr0/BD
siP7FmflOPAbJXwhtkCkyHVfR0c14LivW0p6NlwWZWiky6k8EFnkH1ptt49fS5f3dnTRkP+gMlL9
/36fEDBKa2R9m+IrWWV14b5Ryg8aOsdFf7y5tX5Wp6cigUTd1rQU5guxa8uobXs99OjywOlatyTQ
uVpJhF0DrRGlRkMClBdD8nZuTHlm19JjRFsMbTI5JMo2FgquSLSFQl7trfY0VJK2HB9eZexv2giX
QWcsnXB7wI9XA1XpLINcYNCg8WXTmXz22DhLluJWOEKjZDhTvk1MGmGlurLtFF27rv0BFPYoom63
dp2HMOSIq6wXwPivt8+wnUv3u3GZ38E2YAgyThfBFZ/nsfRLwSBHCgqMzjcNubFP85qQkEZSlo+v
iXk+Oe+ergwfKkSy+zuY+d79cdiI8I+K5GveQkQgsDp+4q2d+ryMR1m/4VDTr3rW+mPTaXXcvaIL
Pj7Nv4f/x9GhH/LemJvsayLJ6VaxN/kbyiaUPMm9zIxJQHyOxVK4Ddzq8rAiMRNTUrtCkali8own
JSWiYcD7/d8DrS784JYo1Dg93U4X9sFL46pYbOTAsFIHu2LdpU+ByxISrjRitgQrHp9EZH6oyg41
RNu8TP0Bq/IAAFq3r7pcsMXPBqo33rXXYUCB0W7yXnEIUb9W85sSuodCrr/Nx66Urej2PGOEm6ki
62nWFngw2KQ2L/FS5mXjJHTT+ERTognZWVSGdOx2iNFczaFOYrfWt/D4bFaIwgfQNztKU4G+HfPK
/28Bu1u0Puw8y/sdiFDbmoVYcYN46dYr95rvjOVQQ486PlgFGnp1FI9LyDSFL0k9DiinibQUwIIK
o9x3K2FZfU5VtVQnxCHCfCEQHCazH+zlwmAG2yFqGP/zuNeWAvyTnsYPbdrEuQeSTc7jnPZV9TED
7vPQ59oKTsrvzfG+4Gig101ev4bvdm9G/RjgRu04EZ4ebqRMZ5P2AHJ2Z2HmHNowEVEYtImRpJHi
E5w3kArj/yNja+jpTP77v/ownqWcqcdyV5HbKpVpnNZwbPWsXxyPkPZYRhLEnRMFmS3WFxV5zelV
5RYZfjpNMx+2BoK5Sjj4sp2KxN9II4floU+YtweLFyb65TWol0JEKPL1RFDuoj/0KJVCFdKCLmIY
vbJn76YpgWDyK8Y6Wcm7qk/LiJE5xSwOUppv55LdMfJHLxgQB56gO1s5GzEJtlu5pfcZyViqRqJJ
AKJxSYWQpnAD59zr6tMzN5fq2GUwpukcY2v7sjbki/XFe/O+pxbqnDGmhvT3yno7gCFxcAm9dIPN
HLzfN6DWJ/YLmQjNZyjO8o253dXhpaaU6KcakcPOVgmHYBqceU7smfWCjjJZS5L17LO/LLAUPDWi
Fwc7v7VdPQMt6+5YxKxymQLvV+d0UtQEAdojonwF8kpfhJZ261/LpVJba8zoXVnx6QqRi3V+jaSR
UR2KASOemt9SIo+YKqt04wFVi7zUFPV5xOhrIsRyu1TFGYB0gHrABB/SoZjeCPceYikMKnnpq/eX
HIBe3qLtw3e5y8VX/oJtQknRHYx8eXJLePwtF+IdHC0xcn8hblv7dN7LYt136ujYCZLzmf58vIRK
PERx3z3JfH0AksupmNOj1mj52D8l9fQoqlRXRXXtwVynSXf470aaOdY2nE+VJ/DmdjZZCmexgv+W
TEc+Wbx2bjQtPZJDRk1GFipCZ5xaBta6HvvY74/PsI6dLpDKvGMh4M4NTlE5IjXNkC+GRGaDjh0x
LpCHp+U9LQsbMoL+5pOyIOjOWmX8U5iNCuqk+0lF7bQEPA9Tu4QZl3MSuPJ5dket5y/R6Bv551Wf
dxVTW6LJQRq0OcvIrIzOQ8I8OsYgFyfY95tTTdToFn635lImo0H1M2KXCOBxLRIo66/9PJcwNXD9
rxwjVXxGZKNRXyEwPmhfIyAGL+ROjgwlqrqV2aJv5CcIxXBUIgULorI3B+hHv8TBXfe4HybeJLq1
jGJ0fw3/c4IG8rTmMbH9LtybBUX2n8mWNJoV6pPu8IP/w8PQb0CyPyMPCCk2B1bWocDm9EOXcs8t
WsH2I9QAv7gyhccWi9nYJKNj+YXZNAhDg0qWozCoZUYRisoncT8u7bLGNR6yiIpCGcYAE139hygQ
mAb8TYejcGk4oJNSA0D8SnW+xPtK7tiX0+t3ESTaZ1BLP3Ku91+6TjcYspwAVVTt4xTt5TdCDf9i
VBDeMOXf6zIJAIlM3jpy1efD3JoB6ADhcLsp9dSjMrTkF6ji5ZKOU4RI1eYgKEUZH5Y/khM7Sdut
0zM2tbl3HawEpcIeW2kIvoRUt/zxDfSQq35lOuUoqy4Br1AnpwgFuNOn2v9KPDWBxqwMlwSwaBrt
GgXZ69ZdWFdW5kWqV4k8KvzRDrR267XHJl+LWIiWRUIJZy883rdsgH7Fh+IjdV0gc0pGlZgITPoL
Ke669ccOlxlrDVQYqkSLb5WA9S3nb8SschO8AYfBwL9CbEtANncsFsdFtvNNr9UaOtmyOEne2YR/
/eNFSWSytIK/giz/QZUxJDUpd2MVHBbLDjeK0AC1ytjWbpc+YeYgQEjgzdCoEYHsUMS8yJ0aQQbN
O9K9MRqzFZaUNwHJCk7dxml5ZlukoummVqK9PQwVLq2Rmw6Uu19/MvImwMm1YSGo3bMDzGG2VQNV
ClVcCJ8+Jr4dVT9dHlMsfwkpICovGCknvGbWw0fYfWKs/vrWw9YT5UrzhYXZOWNbY7Qyqe6glMRF
W43Kucd8Nx6MKmw9Bquz9FB+sF/XegizLlQyKGhfX/l1n1I5SQEij99NgoNo9ZDrW1vOZ75+lzcq
tdeYbO+M9hFl44e9rwpICdoSBZjvYyCUws2yuRzXbAGE40b+WObfMD+9irvgtCyfLfs4SCzCzc1J
o7tB3llhum47iuAoIGhfpeQE3VVYabvSjUUYy73ejjTDucrHXMMJFJecok92oBbCSv+ehpaf0MHs
nO8xaRldovZ8M9kYSxEcFNWLEviARMpggp/1tHrAHTQ5dDBY6khj1pYdbwyN1pPmwSkRFZaaTyUD
/sOaCV7PsLUKcSFCDzm6tkdxgFx/tTdVqslOxXhhmUcJuNTfF0ttEhI5/uWiW2LIrlT63fl4EDYC
S7Hjbh2U/quvScU2958aDBk/ons16DRqscRV7lDA07qF6pgkyhXf742C6ckTRdYKWhNazg+oOt1D
eTZTG/yqSbHM05SkHR3m5cRaXsy8IGKQw6TIljivOyVTqi4cNM0C77WxjRhKOHydGi//UaXh7p4Z
1AuO66M3BUUo04o0rh/l6BYUkZBkHDoaDeJsB52KtXT+IHnbQ9O2r+F86I7MnvNdJIInZjsqZ23V
iMSHt8VT9sSfmEjiTeD50cs3ENjthzpcTB78yPSdXPrsBfgc/bpnBO00KBdSmqwAGWlz7VH/F0/P
J49ndEvdl2GE4Tf+A/8qKggFHIVEI9w0cV6CABe9hM2+v89l5YcptXd4IQ1F48r4US9lNuyp68V6
xcINJ2gpDrubNJC865BcC/2geiyE3i4vaP20WtegCZ1SHT9P/Ruf8iKEQ/JO3lbHW5LF8RU+UZfv
vVTxKFKaySlWNsxEgJ2fN5ujL7cW2ujuHxW5LeF8vh93sBSjQd6Izt65EtSwLsCIe69rgpNPiOhD
rDl61WZOtOJ1QLilyZPFJDQ0nponm1moFwFtbQbohiesVaQsPvpJHhlIPVQ5Gl/Vj0Lk7AanAPbw
RX9Xh1/qgWBYRZr0wM1eIwI/jtNVATgG0nhfORU4CU0QTCyp0sQExWe9iHYc0tL+qtmtLKDD/zhA
4lbxLaOziegEQeTsaHMxY/p93tfoEtgLaR3fEXHnO3OO0KggP7qoDhh1w+wie9PUfqmVu3vYYRxl
veyfVM5+WnGzOdFF8/Fj/fg4aK22yvrcgkGagy9CMbJNy3J0V8T/M+dc6IPJ/W165Nov6QWOypVr
I+Jp6l0XQsWNFypp3nqlyAY0ZxbfxPCIJwenzSqfwQR7ll9MmWsJbAJdLv5uivG8e/D3Lpv7enQh
g/CWupF5YUxQJKSq6PJbulybScSKusK/9UmJhUeT2GQalBTLxmp+iRtr4FBqxQw7ujeEsDQEJVSE
BogarTAlwClvDvLocCwatdU2keWcsI4fsnf7BvdaSxPr6/JKXHlmjI97EKDqU7bauKssMXk+JeQx
vB/EOxDv5SH8p+sSM+zXT40PD+WjVSdHf09lQOK4pwZvcnlZpSRds0vlJAB6pJQ5kJM2NY8dR+Eo
/4QGXUzKCmK+5U0K23TZB0PGNvScqqbmsicLlIQB0sv18pKt8hUIV3XGJbSfA5cEbwLXgmxc6AeG
hb9X5lws5IFb032995kPvRVwaSpPMfrmxlWisczGMBcM5ef13PM3ic7jiO7X1lhUgCXUhX8mP6zK
OZUw+xmnC9KDM1tzLTgcvjj3R7RKtAaVDkRBwQD+xCbziAwJ29wZkj4pQS/JsW5/fHHwd7rwMg84
JNF9It+CI30c2U2o9ctWvufokOkxMixKxuZmtxOIPhL4Qxu/f8+p7gt7JapgT2/vJ9hnpEhiWWXn
9q2k4e+TRs0fVosoNAv9tTcOdPhEHxw5Nhc6eDNZtD1R5+/DfwptyynLwV2vIG3FIm8sbpfGEhld
B+e/nqRfELMEwpHQmhBraGqOJ4XOpvh081WTW9brPX8UytoiVDywsh0WOE5FMAUFYAJAKC92N99r
J+drCCg91O0DpjCIWTujfp8Br68pd1IFJ9PMqH7ycSxQkum/fEexuzcWlenBJlx/iomTp8N1q0xX
oV0D2h59bN+Ru9E+COmbmkjpVvj9laRgHjTywQ5iW1OBwrMKT1K4iDK7YDOa9T9Iaa9BfPXrN8RF
PDqUb7RsIpCa9aCJTyYT6spPpSGp9TmHFGkEFw3IoB4+k3VEdMlCghUByWbPPgTd8sA/c1B0vZ/A
g3wEyxRA4OvHnqcC3CXFBPHsR/EtQkbYjlNYNAOLuB4Kcb9+SVhOzm2xm0aZFGgYYsSBOF9KcTHE
6+uQn0f7pHxXi9rh5kcW6MMKTvdc8SS0vWcwuTy2+upIo1nkYqa7ctM1qivdmbGTWevFJoTc+9K2
NjazZenMlFY70C9I45Im8H43J+B5UEzoMSu2E2o/P+fQz/6vbGRlnKU7W8X7qmXhqaa9kCMboHeN
STZ7XFLLibPEMY2znTnVr4Y9Nznbd7pe4x88qv3iTy1t7T2OOuGTs5K+YcSZPAwZNnBL8e0DICDm
o1nXuHlS/ER9CUaEG/qaB79Roi9YZM/o2LYlw36WtOPfilSQqpAJ+2ww1gIOF5sfUftNbfZ+h8ly
6pDeArV9djbF9IzSFo0vC1C6z6Rz8wMjSNj1YH47+aIX3uBOaV1D+9uGW8cSlE6X6hWuGMI1McUE
YsBLBGNE7kkjN9yA6d2c9noKvJ56jifJNk4Kr5PPdR3WeAmPGpFGu84hD86+O0ArymRA641nBWmx
JHEwNotX7JIfdOiWNsAfuuq0ZQqUlo7h6601k3c3dX7Wr8/VBR4L6sZJChbPfTtDq66A0md51w3q
EaqyMC/SiU7L4XSLQuv7QDsVfH0/OgVwsc5v0iyXT6/vcuboKobRjAopWxQzK7kwqOQnSzppOfqP
aB8PqNPqPuWNw2ik6HVttKj51GqkFmSJ+DIhP6g5/EaWU8WEBFVKUtLpQuOV21ZXpiC+ohhVF4vd
COUMQ2+95oDXV5m7zPQyCSKRf1gCyVaLmVRSRdAJXMvlQ3/VRFdv6J7/t+MYvhrMZ5tYrI/veGDs
oSaxnYJX8rtJmtH1y2tuo/bipycpKmJ9k76NDnAgAeJ14WxM+TcWWhKGZjPvftptMHe1DtnHHKf8
ICDgTzu2cPRx7uK9eaxlHPTWBAEwUdvRhj5gEl4DR+A4UEy+1nZwqrFrFJYmikHKcRIzNnbmdx+L
vTrOe6TpBp0NgGYa2n38RNl6/VEsNv5uTIlJz2f5mWK0s/RvamJYbuztT1fI0qVikQq2eqYPw/vd
dWc1LvH86SsM9MapR/5s2FjCP7EpEZYstDfuPDEG5DaFK0TadrYia5Qm9fKsZUdMYy+D0/5JFB+1
5mVtkOu7yTzEcGka6H1uV9q9+6XoyHz4z0gjAzIszuK6Az1CN8DVvi1nccH8dP+SkG62geDgircG
+MWc9OdWzHPhvbCD+7fGfjJ6kwT0nuJZW95WXkpqcd9h/rLUUflsLyE/wUg16rbgktcfmjcU3Va1
PL6rBIouC1RRLl9yG03BXm91G+Omut2SMGodd0hoS5sdtpQ5r4p+Yb/lyox19NNCUZ/5TyiXz9K/
ISKx9owmBPEkOny8Fougc002EvOLlYUwodFv7r2v2L03pH3JfJsPO9GHU19ToCksFe4xyko0xygj
0FS31jQRW3WPEx68Ayb3zPH06VG7vEcMdM59U0Jpf0BqVdEd43vBP0ts2ljxui1pTahfsFfcA4iM
LlR3GEkBBytsxgzATzTPV5bQnlikmZO1l6Re+BVGkQs/OjsZJT+C2zChqzI7Bf4/qCChv7vGbxab
Y+3ajzmFJcn578c5ZsqtVUMRGkcsdhlzAGmHeOjv30R1BKG5l4jRZWR6LJJbL45l0xUnyNrCdz5M
zqHV8v9RqzLVQyaNy5tqfCzxzetWEnz3W60iCaOlPd1E6MeYrDNPSRHqBElLrdUW8v/0+Dj6Ci2d
usn7gu+1X0JlpnIOeloTB7zjrAa3hkpUPtVB3l0vqR+WRLKQbyB2xRAMPwUYiOMYBfET6BBG14dg
xjZO2GeKvvnIyXzQAC5U4KeZG1tX2wGHfWPboWpuzLcBTp925R10AVSVhW+dTD5/+WuXIl/FDXLy
HM8iZz7jKIaIBdqazfVKNiiTmciLBLBCUQVxEnrU+4ivneOVM4KNkiB6nzzUSFGrrZzyDbDF7pEn
pdFhlp4Uwcno8gR3dGREhRXq/lk6oHkf24bdHqcyOqGS3na/pxlNYucLZpvH5UkQsCDaBb5fhpzO
FzRvvFXSY4sdsOobaCxWK3HDQH/8ijbnVVNdV8Ev2Qp69MtWcONEMjBT6kpNL+xTYtJGYKIUy7DF
Ue96RDtjOZOPORZ7q7YPykhlKny19TKutt1X0F15sRPgBBXHez+1LSEqrA2v9S/l+IKy1duo+Bla
K0S1xgE3swSQwTz5exlcu8k6WURHtxgEAXQC5hFcKtsC5MWsPOb0SmjAdqbTtXXXAkkxtAQCdKPQ
FOx/wgxcofYjTNc1YQEdWpjlIH3Lj7wYkYW5vSg99tbXWJEBeFO210jgm4aP9qjgXbbPsNrucViY
S3fSY0XZfuIpoVuKbb6p+dWCxg1NYJesduw507qTv6VOEy2+uhq5syEEXgjQfcJrM1ejGBv8f324
/4WfScKwaqdG8q/gTJdNJp+qq5/a2FNcWhs/HgR/Na4eh65UAcmm91etWBtj1W8O3vIxIiBhLxK/
dnE/p5YNWWaPMlIfIw0RJcotmNNPKden+Ha80a7GjOKF0Tpur4Rzk1nzb3KF+yalBRA4E1sN9U1O
16KofWJgtxskI3dgdU12EZPijY7IAwP/9qlEa35cQr10mam+BQjO0mBo6OyF7okT1XBqbjp+ulEU
yp/bDNyeo0q+Q7Gt19xridypJv0ONMEz8HFEVmQyppRVpife8GBTKpa/2sZHM340db0hTMOJPkHu
MM9hE2NoNsvZLCGh/JBcTcbi6pXHiIz0v6UWxFSEmALfypzuSjJkAPAmz57nb3QKgxzjZK26HqSv
5qeXLutNKOHKJINT4FeyCd2ZlxaDXbZPR+PwatcL00Xl8jsYbZo+mWTbI3xwKSMZJnl2O+FS5bNg
uOluRgo8bCGhN1HV+2ZjwcSxgZtaNquEsz7xYx0czKKQXmZ3+7RVOYwM1PemsVRiMdVIx0LWMR7V
w/VqQ77atNT/3MIl3IymAm68Kqkyvd1N7YyaVonDxhYbUHfrLAWqzDKeMwVEzQQFMrpuDeMPy5nl
ZWzLZ1D3OyBgXHjqaS8rp55dxjB3FFil/kPDX/4SeLUXeK1uebrvlRe0J/+eSU9DorRAPLkP1Pgn
UX1u3iDsQyOiIhVhD2gKWf4+acX1g82WW6bUR+xml/qqEnbTuslvywJU9A/PHJdeW8yTJwfQ5Rst
xEjCmuI0VVpkL0QKiWYvl8frs+oGtRHdq8YqqnymtxYwhR/upmqRYMwf4/z6Xv9v7qRVkS0r6V83
GPP1fnmqhOALlUMa52dDK017l1PCpG1DQkwit1slJEvDobd1f3k1k2+lWVDbFRoOJ7kYE2dFVBL9
t14iF3Suwzvf6f4pABFa9Q8QEpK64rJmueaubZI1NbUZ7YAGwBegjUyPyYR0NAZ5nGEwYNTqZMDn
lv6S/2at+fB2LHFyqHeGsYpYvrfPslsqzgPrcaYY8d1mxu5XKQ/aE2a6cam5cGB7rbBgfvYd5Co4
GZ4znBtFNnnii2tCBH6zPMGvuj8j7ppuPhgweCv5atO9bJEuuOGxbdRsRLuFzPwjuTGNwkYZC28A
zlKkHl7Xbs4D+EoAY910FEWRVBiHSuHfWdN8xa1NNKNK5rxR2mUCa+h9hM9uY9Z+MURvOOdgaLEV
fRgoczulwDmFgz8w1dFMkBg4JPIoJWmKtlbrqKhhWpa1xUu9L6uj56CD725xd/TmgNiVfvO9rYLJ
sbpNANqLqoRcL0DkWYcLuZIUUnmgW84zx+gQwIEnCHrXLDOhwsaXfoABkkZZh7Sg+rzsib9M6txR
4MC+EkL/2XfQ/foKlEr3x6/+Qy/eQ4k0xrhvvCG4v44ritAJPUAKUhe63+NFqBmWnf0Exs1U2Cat
fesL6MmCnicldxfQoazNsXMj792WHya1FxuNq9sENursT4KSLBqiNOVrXkm/jRzPWTFe61Bgtaos
jdz99RpZboQdrT2aXlm1wQeWl+m8lKrnHMAlagK7SwOlTXao/wZ60dkTtzagwktF/9+aWK2uqzVo
Ldd0HMypVsk00CLPcPLJIY8YXNGFmb46VDBCwTJEVEEnnLYswYHXys5HKtBsqSACPX8lbIg10IaZ
3vdvAHIQu0QWiQOLUMabjUH+0eOikkVlnHHuk0AKmiYDDCRvomIslS49uW4H4iSroEc6LyT+RvI+
NLdfhkkAMs4gsFP7UKYaAbw9zxZkJdT9eoN4Wk81ub5jTBxNxCzdD1Tdz64un2Nd1Pn9voBTOtP4
wKoocgSesIwnTSlWjEmdY/Ud6YkpU3+1ewlMz3SzdVeY/jXXVCHt4YAjCD3aUYi/DhgF/Cp3Y5+5
aoCxnN98SyVHsT4zU5qOAdEgyQ/c3w2uwY0jtUxAZTigb1oycnbL4oUS4wicarOoPRdYSADbO2Oe
0i7ueiVEAHuJ1fL3mdMGeO7Fm2HeaTN11tiN2XiCRaO1QrYZ7+J5BqyTxt/4wznBeHu46BBfvpVB
d+ZOeqsNMFafjVXf13wCVVE8yh/cYb/rfVXQX121wJylcFEwWm0DN/PsDtDAssl3rv8TaYEKnO8f
v3Pz0p21SfouS9tHd155/ZwBXwgpEjXq9PIoAT12RMESIb6KpFRUNlFEjfko0Icf84RLeDnZp9dN
/2Hx3JxDug65Ws2VC/MLblwCZCnTihHEEyL1eINQwFn2k1bdlNOay9rc2nZPCrMt9ajEy0HbDhgl
bJm0GqlfHdHZm8mWLxQVinYMDvnF2fVOUYz2k1srcX2Zj5dBruqcy6XgZeGCOrR8CVt+pmcXaarF
rAm5A8afw3d+wYLYf2zl1NU2nKraqT5X6ru3RJxAOI9r5MiUS2JCrMCw3+N7SzP+bPW0ozcaEEJV
TRGvZvnS7eAyg4AjKJs6IAK7wi8SpTBTXa92BasRYDAs9zNXpl0hx1O8mtF5QK/hN9hcJbaLfxe/
d7r0EStt0K2flu94z38Lfl1QdElRfwdRBQXFVP3sDGYQc9rNVDBi3rzqemLoXZhxcOhBhGxBGMz6
gi5HAPVCRCibIteNCtx8XYpq84fHh762nyHLgWVXN7zMNZk/pAuuRy6FrXIcTbqw8YUOJ6jBavHh
bgMmIiJ2D2nNXbsxf30eIkgh9sy/w7D2JLiwtHeFmszlXpBu4nUigYsROfTuE1Wop2XtZFPukjJV
ssTwXZ2fa8rPfwcNCedMHqgzzrT7xUZsMBcVA/+/wmP6tO3RSj+ROspgf/De+Q0/zWJd7drTGfaY
UuDNwSzbrfzmuhzxZGko1pJvQuQPF3ODiPC4EahbWt6QF72nPlVMdE4n3IOLwCRfhR5fVK9HRcmJ
IwwBfJg7W25bck20p7T708KnG2x+tJPCTJIRtnKJScSmdlcRB+sI6azbkLqElEitMG1lQcv0BmtK
cTgaTyx2XT6Omn5uijB+VQJzIhFRcxxD6/FEZwQU1TxglB1hCSml6sARgymk4XdsY7dBbFfWGZBO
4Yl8ETtGdGqHKKlDDbTayQUlyFJNqhMdgDSa4NLGEcFyRNXZVA4BrFERzmJDo1aFULnBmgHmR63G
tfTgAxP50qlbD7h3YxoNI2g6X84277mULg268TsrIe1OLL0tyubDdDUF1YRjQfIDmRGMq0RHtklg
2uZlLFXR8gMiHab5TXpvWjYrmm1uWFXJVJIOF3LtyJoCceh1ACczVVOMwXs5A4oyoBfJ5yhZHbF/
MLe3I9i+K5PaCcPhI1uzU8bvZjkArPvGVJFZ1nT8GB43jxSBu+d1QZboTV8HHEjTdDHjkqFUzO3k
BWAL/lYSc3RTnm0XqYZWKRp8jwlqBDn3Xawsm1XJuAzOmxEJP3QvGCtrtnUcXuM7rHXyvC8C5PZo
BudtdydEYF0jTD0RbkMOgL1PSCX5TaxqOGvmqCQB9AigLheC7upvmG9yGsfnGlcnOVkJyvCnkKhe
NXAOkPtdKW2XU5lmXf8Ow2zuQOjiQvNxw9d8wOtNhlQtmuWDqv8A3rJ6FcS6p6U17nK9WAYv9Mi9
LusAK8lpyj7YhvYETW1iYVTnLxAHTD/s6bVTa4N5NmPLedmOvroqr23l+Nss+Kq5zK7hoBEmQNGv
yThFNmbK1V8Fo4MyeCHvbsnmw4tpJIK0xPdn/qm780S3jdMxLisweM5IDvOz2Feh8VWq4eoe54ll
oqcdpig0sI3IrDs/MGOz3bIk9cNsamImm5Z9H+lOzFMpKvlBHn415UtZuCBpRurZQtyNuOAh+peP
gDw27m8VzoVE4IzPL9TJDQx51yO450rey/5vfk8oU0D2XrSZEpBw5/gsREsV1c7LX4rHtsouA0ha
GD69g/9JpDHExM6gaWnOCMX55xKxMJ6zprzWXYLrxOMRYYhKpf1+4QYAf1aSJrdgHcY0VcVh9bgU
w6F8Wwg6SMeDaLKlXDUUOCce+OWJ6U+KDv/w6PGrFqD9GUidvKXBUU3ZQxbOASw/v231ftEW7fsV
SBkmExkX6LAenhF3pGfOgn8yo8PwKcK5bbDnMTnlrJa/Xfnqo/FCMPs7OEIFcoVxqW7V25U8+IX9
CREXveeolubdRmjpTWHqneEejy+NCwTt4x2f5OdqLCLuYlaz2OPR8iq+HxHdzCKMCXaBTsP7Isbn
++vuY4aIz+tyQVuB50Me0XUtlzLv7DsW6knGDCIMfdL1VDpppOtt3/hxl3OJ07p9ostCfmWpBHyW
4gMFnciAg7POIJSGS1mpzycndOBxFiPFs4SoWxdPm5A9vlNI01PhTxymdzg9JFASiKBCpUBWPINX
kwfQxScoI8GRvqLSWNyb4V51tJ4bJlEzKQ4qYS3wphsKcn5YV3uq6o4yam1bLCXsNVbY7p0UEddQ
5hcywdKuOi01bf9nQlR+DEvCT8wVNB0jdUSjh7dyeOdRWoQZi7kChdxvFD632VKvYLABXKzeW5k2
6eQl3kdrF7XbfQ0+LrEwut9yx89nYrNAdejsWkkFCGKU7KaDeknT48Y6tMyxz7tJsFONKr0c+8Un
68FXL5e15OpufhzD5zET+XBPgJdA9IJy0MdEQ+keYfgDufyI8YyRvaQczb+gA7yD2YLfDO4A1iek
7Cg1DmTDmSnPra3wRTF47GIiRoqNKXmMaq6AOSTPi2UiEtbVt7opEkRAfkr06kT4vbCbM2B7+YFK
4oYyQAfKbin4QDh6v+D7Z/7d1Es7o2i7+XYzlgZRueQ/TXIySCaXMAk30rNV8ouyr5cS0Au50dcP
O7P/F6ybPNzrxeMQeC4spYlIXZiGMN9mlkeojAc5q8LQOFFXC7oxDA5ePyKsyI9QbO7v8NF0OBaa
b/bGIJWQ7ZHRq8OHXCUwsbF1z1rIVXgxAqppHP1eTTVS+nx6v1zrUXf8V85gMACDapdLGDvfgoH8
VP5xd3c8C1XInKS83xFcGkbBNJgQ8KFtbIUHpXSyVUNWlyM89B4jkmD3Jk5//2uYiUueKZze8Cmf
ScSVaRVGuP1+7+2c7H/fXTx8PPGI9tVej9rZCi2in/GL3JTD5+9lyKWZMUyCZHtlHSzIMZgg0pe9
QcFOk84Kt2fAqje+LVMCgrtja7rnnby4sW9pEZVLuIGN0EpYDXMtSx4yIGSD7GEbOj3w2R3dPmNg
eX51yfzNcviJf5NR2P6SKV/uH15x3SXP1RVbcrqNCARQQj5+nm45eW38WlfielxMB7eSDIuNedMK
gLpOwNIL3s2FFqkQLlU/1xZzD1wR9vh1OU2Rq7/bKhBqFSgmBw+JTHVAHKaT0OVznqtadtxm1RVX
k0uZh6YVEMIW/3cChvqesl27Sr5H6xlydtTggXs9HWc3H9t3vrlkgGtPa7g8B4mh6IHcOzHK68Xj
rjhbpeFRbCz0aaskUzsHcyIZIViTWoSi8k5F3o1jXlY+VgKRJR2ilo3kqykbyhYCeaQFX6R276Zr
on+0crS7MznbpoOOd9fJ4ku0JdlawUojQCHNWuhq7pxfCn3+Kf6ocJVJ26JeHUmFs9YZOe1wzzAs
fYT9xZkmFSHCvAjM0vaPwfdMvZ/OG51FpXUn8T1bc8sUnhQzj+g/yhei28zEG6a1ZEYIuokZFj0w
K+2YHr+zX6TfU6GzsR0Bhz0LI2HtwRgoopWvm3qIUZPYn8mtKVdPmzXccnAOJvZEnef0Ct4W/R/Y
Ou572NzYtpfQ2xBIT8C5RzZaCQWKyoRMorTK9GOr5gpnN/Xq/xo23rnOF3Zwrz5ykqBxJ1ZKeBqb
Nwut7O8jFSDSsHGYoe1RknTyrEDHFU7IbxK9wlzySY18M7gHBFGiWB0sHpk7YbqLhKE4VM/MG8ZA
Q1wegtASp/h2GQg/GUx8AAlkTEIUhOLJirFcss+K+nqRGZNBW4oyHGEZJ1hgb60MV97yPAiweX9D
UAau0gc/z9GUgB1dIGUT5qHIbLmTI77YVCLX5XH6D/QE39pa7S5i6RWP8Ka+ZiIxNQKvvqkdir9+
luCb5xWi7/3OeikDJj5Otl0sFXO8JIhHcNIM2WKNx0ll6xVWGnhDVHXEReiMXHRNBoUnKIlBNR0K
lCEO6H1ijZ7Fayd7nGSG9ZNUKclZCQ3NAMkxrYsIEakYixK9ksjnnpAczd/amVQMR6ggfAHaj7ou
JKcNm2p/BJr+Sn/T9vuQYDT1VFdCZVBYcMXJd9oHswq61am00BzuQBsr40up7tBLEClycjO6O9vI
pi4jrGttAIp1aK4N5OAOt3SxHGdDm+mXwKy3eglg5Ryxqwcx5AGuqitN5PJ/XbUlnWeP5QYGOLX5
0u0iBKnSlVGon/lJOvttX8dlIlFX5l2qvaEL2st0WelgERJ4RvPqRWpSxOqpvPPIxLbE+oTIQWDy
hs+XVaQQ5KO0b4xHOM0PFjIYKS6KUOiKQmTKVPD6NyGlmhmu8tn6tTrK/Mknn6o8x+QomsXet+uH
9bVvsJ1bEA5xrAWTwaGz5WPyNZZvstigDU5ZmYEcAWp5GWfhwp7X4BMltKmcaweqkxI41ViN700b
QZU8M9//Op+vzU6GsRyy7+vbEbLmJnZ/eIvEDVRGWXwaGLqPTn4mm4PvFzZfhQEauQYrxLHb3dgm
xjXDfb7tvrLUHl3tw5i2vjh4oG7EAyiff+C1H1zL3StFsLiX8JR/ZGOqzqqeoiVo/GKkN9dq9fUk
+D9AfecXw/X9rltoWOlBlNd+b6Y4LAqflGl7kRVZKfH5mlc9HyH+TeLyoPW7GMvxbUb7D/zu0IhL
VUbwrScGLCVKVqV18BVABS9gzzOOaVQAWj31PdAoTOSF93FAhL5d71wSI6hZIOI8Y9RydPyXVjMw
1mcUsARpPpX4dh/EezgU+mbKQO1M2O4x733j961JryW897jtxga30YOyaL4TrHT5DdD0NjXZxgCa
IKIz4eZE34ZRm2gw/t++AhebRdvHVYy0PdDuVvrBH9sEtuZdLjORg/wK+jUH8gjRt1vKtm/TosKZ
vti15oZUetvg21k3ZZpmQtR8/qWJlRrrRvVkdmI+JAP+2ryU4bVTFrhIs+D8XWpvJ7P7Pojun4t/
QxPcfX8V4eIyfJeG40eBv52pSv/4KxCj2dzAjsJzOXl3SCqykajo0vK8c2aoTcgMXFgDB3bAvI6o
VJoK4VD4MRAVvhAIkEpO8yme4qM3r1xxmNqmtuaSYK00VwpjK6m3FvdJILt6t7q3qz6E6fkNqG/A
R5Dmz9VKCPiHCb6E4qHaUZSyBnpI1T3MNjMMUISy7lfjvq1pqicesQAroli1BkW93T+3uu8oggS0
asLJ0JiMU0dlfL4jx8CuGcKPhjDUx5OHc21xQu+qlYVuvFMEq2NbVL5RqP4QOzFb8MkEWn7uu0WL
zSpN+y3dtTWc48yIra2rsbQ9hX4iA07Dh5kxb1rS23jElo9g0sobXFkYyHnAegCMxeCtHmMleWe7
BvhOSpauNmbTxmY/NJOgDeamfh8A5y3oWu9lgUdNxkjcfEMFd2UXee2DOvzhOLOp78yNKO2ptrU3
rsATPZ2rXzPc7HhMsHXgVFYDIPr0ww1SFqXdZnIbJ+/ELmiLFhPH+bytXW4uoKzqeSrfnvv7Gm0+
hiva7ZAsiqnZuQdaALoPUXCHLtA10EmaXVQNxhGzPogXXPCroNtM7UTtqrerX84ldPWFRCJYO6MS
3PjRP5dbaEtGbNdIeVWDyspZy+L2Sj7gq685hpKjnYVxUJRhF8xRaDzoQvilGEsLQTLCKpUT9Ezw
jdWo0xAMxKPkPc1X/LTHTzKM+oTn9oogp/7kozgyFRE+4ZW5EYoZrh8X56tvK0GBOrhFGUgN25rl
xUEKxIhBV5T7ltTlzHYdqCQwyAlWCg4fpIokIw5sjKvIjvCV9ymlOm/a03QuqRl0yhnDbLCxyEip
4SlMShvza18ULU/7fJw2ZeawsnwBpTjBcZS9urRPpiaY0+rvfqDFFfrM12n93VnQElDdA/lk1VEh
KCSIqK/JUmXw/peflw9mHkHwLciQi5GwsOmcyoboaKx3jMl9fJvABB6ORD4tHgsJ9saIB0neIyLz
+YlkG5pAbzsidnUDw/T/3p54BD0aVCye2V1A8LZW+H7jjZk7a0XUGbMhvb9V2TI2FHCkIaN8QpFO
w8m4utvn0svBz06ghEG8JGP62R22nBfW6UWb/M2ZRNZEa+v05WVNAxCCKymVarxzBFVOkOGLxz0V
snegvriED0RhxtdD3NOCj7n2Ql/RrJ+Fw3vcE/DDM9k4+bDLxyrQZiJHwYWg8gmv/PJKGc1K+9sc
XumI3Q8DMNZejcadvgxDU3KbMKi4GWHRwL2JqlbgXnxHfphUQmFstvviIpeVloRXTToDxei1NC/Z
bIIYjReUJ5iiGWZIWrrd/fvN3TNcx2J/UKLVrl9G/ZTft5zpxGf0EZC/irdxbXveU9J6teh6xn/K
HwdUr6HxT5dTuvebiw94f5BTfkZBVs9q2unwzzLhKf4kWlUkdFPmXQm58A19YySqOPDhGTIIYjCl
lRuVxrzKJypn7wGOH9KAbtpzzN71nMfN/A/gdbf0IX38OMIsMXV424zI3bIncG4HCIc3vEnSeRjt
Y6QWfCXg9PJ7aRCdqg0xj2vAr65wXb8b0FweCJL6NC/6rGAOATUIxU1Q6KTxotBJmQn+PBDUfdcg
3o3iLJ7TXd8P0+w8zY3cZZlhBaGw5PWBiSK54s4u/Lm6dUFa/6V48qqdXWyG6Bgzpx/CSmwizmvP
bcxaejpnFfD/jzuNPPLNHZ/9mu11hAcL0KXbnDvfiPboUZ1HSf83piRRc96I/rOo/FzzT0w9FaDP
fNiTu8jmwRI4or8f9C7llHWb0SnbJAVN1ZuLkJJqFrqQomhfufnQYvvELSIO/zXGhG81tJol8D8l
vQ12EU4qBDHMiW6SayYBBma5hXvrWzulz/y3PQq2jPOCjiG1TzNbY3ZQHyOpa4feKq/FnqpmELID
dPogTfNo/OJu7g3n1ow2HiKYgiwhtgSzb5YbJA/cE/Y2uJ1tAG+dN3xDVnvtFas6uZyBl3h6C3jd
bpSEPIuIbroMvDeDcPi7J9w9B11zJUQQvE49NXDpjzXNULJuIYRvaH6TVoR/G9KSnxQVg89NEMpj
mGMxeYRY3P113MLbZY0yQeUxSnq2zw9pt/sTodp511el2xZ4UqNthmcPjT21evNEAK/3k9Vr7qmq
s+y/0nn324aHlN1K7zKaYyaYYn9r4RjcFXgi7QqhZsP18nHi4eyE+spadMRGvG05gI2Ke+C3toNJ
5gBUE+gl7SwwlYDVbprN/RvHa9Y8bbAknPbiQU5MBGdo6+nFeIz459rcWHT7c7GxpnPTtGaLYci7
B03ybN1f44IltyAefSxFWpxAwlf91lwAPiWfw9SoLfh/5o2PkANcJ4zEUMUvV0yojt4N5P6mmDwZ
JuLsNsfMSA7FCAQtB0OH/VH3Rbzp4RghDQUvsTH5H0/heNhV4kypSaY0qBUL4lNeMpeZTNddJoYv
sqXyKWW+g7775JkHmVI9y6xER5EXPB+9lp70RGjss7ChEtKSeAs7ZzNzjNvjV54sXSLnjvjYGJol
Rk79OSM6j7sS9RcW30q7EqNGWG1IeJVaCcsbjK1e45BSg6CwKQ3ASomP6SBT+Jp3IgwNXnBu/a3n
eXmMOdtwr9ShER08hnUERa27nnj8PhaeoUl4p8qlZugrimciFBzhUXbafHC41mezgVREUXRjxRm4
vAtlMRdLJf4TG9/WdCRct1zERIT5kZZtnTzk2p0eAvvARVgYfxLVceREJdIaL9Pm6RCfLQ1DLMd6
JTeNb24IAKtXWrFz+ldnh0qpFKLg42cGE71vPukZXJzOeSLfTLfXY5ZfU49Uc6BfkGKSPpNmoOaQ
9zt7/wUVKFXP1lh3QwzPHzoZNngdKyJ4el4LOc572Lq7COPBRCu7OxrQqQn/jXIF1bLVCzNi24vZ
JFjrFImF3/8GO7TajZ+PQ5Se+DBEJZqoxS18Dr2EZADnnp0sr+8eo2C81zsFYRbgxMoOyIIQDKfW
Z9okErQyReVL46mNJiQoaoymywrIkN6QYuLH3QCZDdHtcLz0l8C4Eyc+b5xzLTkO/9p/GC2CCgEb
sLf/MyhSLfY881ea15LrzYIA8XXPo58EqXcrHWT2KY+lnl0Gbq+fCKgNDfKK14NaMwT7Y6HrRaai
jHCKbz0vTY4iXrcCCSAaHDZ3F2HwX1/l57mQ/58MqmxQPfAp/5Adfk/88T84zkkL0Or2PH8/bDMV
xEgAatnip+FNQBwrbovcIC5s0wHBzgl7qls97hnzn//iCRQLZo1YSQkjjCYRc3yRSjMkVTXwxPjS
aDQkH6nqH4LBhs5ocnHMLVWkJKYT1tx9M1JEUkAs5Y6icZrsg2copgDZdhexu1oZIOxOV2FtalA6
sFFpaUKuyxVMmSaf6BLS/lhQrfDUOqaVRFEJYYa1A8oJc1PlNsZ+O+Na/170fh1txeNCNKcj8DEo
EyMQUw4E63jIpO57ecYooeRoVD4gGeYNwx5IvAt0FOhHYtypifk2Bl/qCghb7mvUpTNZQVTKKCdw
+rdd9lqzdvp4wEc1gJqAuxwC1/cf8HMht0upmKN4BeniTjB7lu+qrYm75kxM/5SDwFacmfnppdgD
GutZRdvPJK73HTZGlnJv99W2fTUAv0c2Y5GTS4p6HNeqp4kM8m3xZO6ybEQS+yiHspjr4wLNaZKG
ANVezoPwxohIQeP9X2+hc9cA+QqWClQto8OXBN0CelYHaFOY1CZt9Cw0o02AhDWGXdzl2peRA3gz
K3hsbggGLu1EuCVoEtDOymV3HpFvR7l02BYnomDAbJ7s/nzk7d+XbBVBk2C60wSjbkarCti3f2BK
GbQpwcJyka0yT5WvunXKypZjMoLWNwazEcmWdKGIs24rMQKWkPOqSCGUmHX87ru+R355kOM15kJN
ybHe7JLUgACZxkk6kuj9T2jiz1WBAERmPuHvjWtxfSaoBGGELLgOuxHvymj7yqj2/3EdbizLjQN/
k4yEOSpJdbR7V5s5abnqIXy0JUHFRbV57iNx6GkuHTLLVcic2e3KgZcLhUbBWNe1Mz4rxj9aC23v
a9VOji2ZeSmDZX1p5FUDsxeSeXaBT0Hwni2JZ4W4bQ5rtC9TZ+ZWYU7EIIxZnZnyZp1BVCBlxnzP
eJunhK2cFqlBasFVBeAfDVFMJWntmAFcB0XGHFdmnoqRJaGv0LjTWw6f9OshK7rc5+wPjaI2A2z0
QZJjKuog7OcmM/CBdodX/wN8lj4sWBXz1+eaLAQKiGdJfjfYdVHaCM3ZMAYVuacg03li4xFTorw4
UyjGWetVLyX8PGFvwXLJQUgNKQDd+18zS8XyVPx9NGEKfTlaewGX9RHNZQmz/h/Lt6xmkTsh7O7N
41UTbbvpbkXw3yBXoRxaLA1tlOcEB7CKC9DIYv2johTHyOjBeHUV8Vkv5aHNKSwwrQqNGVFhSixB
Hw5LW1xUAJlF787HJhiVxIxN5T3otgP2CfwvN5U05WcjAioSwAGqzjeLRUGiRMnu8jdg8pYfRQ17
npsezOQOzWhvPyaiG7VIHhu3hAk8tFowOmLHF5yi76QGk7n08rekHRPkDuNdi9eLoUKmcUvSnXV0
lKSUlu4jH9tspBJIQJHO/iRpgGq20lPq3+RGRt3LnQ15VQXgBbbIJH3zaPL9miQJvWFERUZAbS+o
K5Q6yF/Z2BVCXNwFCdn0Yj8vHXcOCIh65Als6ORvrmDsuxAmmzfuDRVq0IivkAFkJgI40/e96wUk
ABQO9fCRvqfkNhJQ/eOjYMHxh+WF83X+STwA2XYIjwYSLwRXz2sYbAkcSKrv1R4XD5iaCYmLANSQ
xjjvHkoa/q2LL7ZRwrm0sArRLv2jr4wZK08baDX++4vjSqGJsBqI0blmx5noQ4TAT4GeHMLz/kLe
5QyZENC9ppV6uKIuT7jXltAUfrBsragwHh92Hy/mZoiV6isjWt/O3eqLZGmWTzPO6hiT7byCWo17
H1KGVi++Sjf0xqUqX8pwBaOsXPvxI+X1rnp/ErgGE2OFswpZZLf90VvIOkUDW9T7rSLURgOUHds3
wD/qzYpTjThpjouziCaoW3CFJheBsub79+urAL5wsCuninnyqzy6f3ZDzpkCttYnG2Ugm2ogrsXQ
shPLir+Rub9YvAXPezzf836EZp/nWtR8pcYUvgNp3h8/BdctVbsaTSXApllQ+A9kPphwbArkE2Io
NptqAPehZkf1PzemhCNJlGpzW7AC1IAkeHQ7b2pGz9KMQOH2JQv7VZWxB2UhNlRbRGn/qZTd5JYT
IRYS50GMreuEBHBWbanXRcrBOIyY8Ru0vjMx5DG16wHpKYcB0VLJkHfpevvaO2MjiDZSpq32P/F2
Z4OJiqGhvLzaZSYv4mPENdD1uccN8U8Rdn/QbQo8pg490PoGdkZKVdaSKVIaRJ+zwHKBSq4zIhU1
b8ipSitZr0CP6hPQhF+4/UpMXbijFN09L3tD6B/NMQzfP3F9SuC/AQ/OgdTOzwsETYGbf2dMu5pP
h3IUgn0nX+2p6GS2/8xGNGV4r2mb5M5Br9MrDFwETVhoGZIZ+tdJVXOJoWxz97Ez1oVFBO2yaLfa
tEfi+0dn/f+IyMdUGNTC+8lfYJZfBPGeFETa+YheVABShmoxZA9CS1lbGLlCOqzoEeNENsl+Z2Da
5JbDaEen1/T3XeUI2K8QKyz46mTme+SIpK/nAZqen01WHDDJBxZhBZbb6ipeUh7KdtLtFSug1qsm
Z9HLn7OrCpnvMZf8r+yynfKbpjr9HQJhCVa49lJEyZYNmFCPhLygJhH6t7iOnybRp2H5T533eanl
3y7kc9+s6iAuGHsKR3DOeknWwd89Hzklp48OC2ootYH7PRHwH4uCr0+6dz/1lMP4W1J5OkhEMO3d
lIMlqRbE4ADbq2DakqFUluX4c/nae5qIcvJEoI6BxhtFF1kiDjqq3RhGYFLHf/RTcVCbksPoSH1a
8Y2gg4HfYSpVA4ue2E2Dd4htrZNc/x+V29vhHKVcvrR6t9i/uROIiHWxmHhMkaJwXf3kug2Kuzy6
3RsiQ/mvNKJtsdRKLml3Ry7VltQEDJSVLzSewytFUyE/qWHriS8pVv01w/OraadjZBIz8h25asHn
mRUZLtv0HjKIU5Y=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_controller is
  port (
    BREADY_reg : out STD_LOGIC;
    s_axi_awvalid : out STD_LOGIC;
    s_axi_wvalid : out STD_LOGIC;
    RREADY_reg : out STD_LOGIC;
    s_axi_arvalid : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \AWADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ARADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wr_data_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \timeout_reg[13]_0\ : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wr_ack : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_bvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    s_axi_rvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    empty : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_controller : entity is "axi_controller";
end zxnexys_zxrtc_0_0_axi_controller;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_controller is
  signal \FSM_sequential_cState[0]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[4]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_8_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal in18 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal p_1_in : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^rd_en\ : STD_LOGIC;
  signal rd_en_i_1_n_0 : STD_LOGIC;
  signal rd_en_i_2_n_0 : STD_LOGIC;
  signal read_n_12 : STD_LOGIC;
  signal read_n_2 : STD_LOGIC;
  signal rtc_addro : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \rtc_addro[8]_i_1_n_0\ : STD_LOGIC;
  signal rtc_addro_1 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \rtc_data[7]_i_2_n_0\ : STD_LOGIC;
  signal rtc_dato : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rtc_dato[0]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[1]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[1]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[2]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[2]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[3]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[3]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[4]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[5]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[5]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[6]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[6]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[9]_i_1_n_0\ : STD_LOGIC;
  signal rtc_dato_0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rtc_rd_ack : STD_LOGIC;
  signal rtc_rd_en_i_1_n_0 : STD_LOGIC;
  signal rtc_rd_en_i_2_n_0 : STD_LOGIC;
  signal rtc_rd_en_i_3_n_0 : STD_LOGIC;
  signal rtc_rd_en_reg_n_0 : STD_LOGIC;
  signal rtc_ready_i_3_n_0 : STD_LOGIC;
  signal rtc_ready_reg_n_0 : STD_LOGIC;
  signal rtc_rw : STD_LOGIC;
  signal rtc_rw_reg_n_0 : STD_LOGIC;
  signal rtc_wr_ack : STD_LOGIC;
  signal rtc_wr_en_i_1_n_0 : STD_LOGIC;
  signal rtc_wr_en_i_2_n_0 : STD_LOGIC;
  signal rtc_wr_en_i_3_n_0 : STD_LOGIC;
  signal rtc_wr_en_reg_n_0 : STD_LOGIC;
  signal timeout : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \timeout0_carry__0_n_0\ : STD_LOGIC;
  signal \timeout0_carry__0_n_1\ : STD_LOGIC;
  signal \timeout0_carry__0_n_2\ : STD_LOGIC;
  signal \timeout0_carry__0_n_3\ : STD_LOGIC;
  signal \timeout0_carry__1_n_0\ : STD_LOGIC;
  signal \timeout0_carry__1_n_1\ : STD_LOGIC;
  signal \timeout0_carry__1_n_2\ : STD_LOGIC;
  signal \timeout0_carry__1_n_3\ : STD_LOGIC;
  signal timeout0_carry_n_0 : STD_LOGIC;
  signal timeout0_carry_n_1 : STD_LOGIC;
  signal timeout0_carry_n_2 : STD_LOGIC;
  signal timeout0_carry_n_3 : STD_LOGIC;
  signal \timeout[0]_i_1_n_0\ : STD_LOGIC;
  signal \timeout[13]_i_2_n_0\ : STD_LOGIC;
  signal wr_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \wr_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \wr_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \wr_data[6]_i_3_n_0\ : STD_LOGIC;
  signal \wr_data[6]_i_4_n_0\ : STD_LOGIC;
  signal \wr_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \^wr_en\ : STD_LOGIC;
  signal wr_en_i_1_n_0 : STD_LOGIC;
  signal wr_en_i_2_n_0 : STD_LOGIC;
  signal write_n_10 : STD_LOGIC;
  signal write_n_11 : STD_LOGIC;
  signal write_n_4 : STD_LOGIC;
  signal write_n_5 : STD_LOGIC;
  signal write_n_6 : STD_LOGIC;
  signal write_n_7 : STD_LOGIC;
  signal write_n_8 : STD_LOGIC;
  signal write_n_9 : STD_LOGIC;
  signal \NLW_timeout0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_timeout0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_10\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_14\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_9\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_6\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_7\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_8\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_9\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[3]_i_6\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[4]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[4]_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[5]_i_5\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[5]_i_6\ : label is "soft_lutpair83";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[0]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[1]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[2]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[3]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[4]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[5]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute SOFT_HLUTNM of rd_en_i_2 : label is "soft_lutpair90";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of rd_en_reg : label is "xilinx.com:interface:fifo_read:1.0 fifo_read RD_EN";
  attribute SOFT_HLUTNM of \rtc_addro[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \rtc_addro[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rtc_addro[5]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rtc_addro[6]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rtc_addro[8]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rtc_dato[0]_i_2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rtc_dato[2]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rtc_dato[2]_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \rtc_dato[3]_i_3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rtc_dato[4]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rtc_dato[5]_i_3\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rtc_dato[6]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rtc_dato[6]_i_3\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \rtc_dato[8]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rtc_dato[9]_i_2\ : label is "soft_lutpair77";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of timeout0_carry : label is 35;
  attribute ADDER_THRESHOLD of \timeout0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \timeout0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \timeout0_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \wr_data[5]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \wr_data[6]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \wr_data[7]_i_2\ : label is "soft_lutpair78";
  attribute X_INTERFACE_INFO of \wr_data_reg[0]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of \wr_data_reg[0]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[10]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[10]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[11]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[11]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[12]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[12]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[13]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[13]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[1]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[1]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[2]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[2]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[3]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[3]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[4]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[4]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[5]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[5]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[6]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[6]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[7]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[7]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[8]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[8]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[9]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[9]\ : label is "MASTER";
  attribute SOFT_HLUTNM of wr_en_i_1 : label is "soft_lutpair86";
  attribute X_INTERFACE_INFO of wr_en_reg : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  rd_en <= \^rd_en\;
  wr_en <= \^wr_en\;
\FSM_sequential_cState[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      O => \FSM_sequential_cState[0]_i_10_n_0\
    );
\FSM_sequential_cState[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => \FSM_sequential_cState[0]_i_14_n_0\
    );
\FSM_sequential_cState[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => rtc_rw_reg_n_0,
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \FSM_sequential_cState[0]_i_2_n_0\
    );
\FSM_sequential_cState[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0DFF0DFF0DFFFF"
    )
        port map (
      I0 => \FSM_sequential_cState[0]_i_6_n_0\,
      I1 => \FSM_sequential_cState[0]_i_7_n_0\,
      I2 => \^q\(4),
      I3 => \FSM_sequential_cState[0]_i_8_n_0\,
      I4 => rtc_wr_en_reg_n_0,
      I5 => \FSM_sequential_cState[0]_i_9_n_0\,
      O => \FSM_sequential_cState[0]_i_3_n_0\
    );
\FSM_sequential_cState[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFA3FFEFFFA0"
    )
        port map (
      I0 => rtc_wr_en_reg_n_0,
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(2),
      I5 => empty,
      O => \FSM_sequential_cState[0]_i_6_n_0\
    );
\FSM_sequential_cState[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0535503053330030"
    )
        port map (
      I0 => rtc_rd_en_reg_n_0,
      I1 => rtc_wr_en_reg_n_0,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(1),
      O => \FSM_sequential_cState[0]_i_7_n_0\
    );
\FSM_sequential_cState[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000550D5555"
    )
        port map (
      I0 => rtc_wr_en_reg_n_0,
      I1 => \^q\(3),
      I2 => rtc_rd_en_reg_n_0,
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \FSM_sequential_cState[0]_i_14_n_0\,
      O => \FSM_sequential_cState[0]_i_8_n_0\
    );
\FSM_sequential_cState[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      O => \FSM_sequential_cState[0]_i_9_n_0\
    );
\FSM_sequential_cState[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070F0F00068D070"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \FSM_sequential_cState[2]_i_8_n_0\,
      O => \FSM_sequential_cState[1]_i_3_n_0\
    );
\FSM_sequential_cState[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9FFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => \^q\(2),
      O => \FSM_sequential_cState[1]_i_7_n_0\
    );
\FSM_sequential_cState[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF04FF00FF00FF"
    )
        port map (
      I0 => \FSM_sequential_cState[2]_i_8_n_0\,
      I1 => \^q\(3),
      I2 => \FSM_sequential_cState[2]_i_9_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \FSM_sequential_cState[2]_i_4_n_0\
    );
\FSM_sequential_cState[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      O => \FSM_sequential_cState[2]_i_6_n_0\
    );
\FSM_sequential_cState[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      O => \FSM_sequential_cState[2]_i_7_n_0\
    );
\FSM_sequential_cState[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rtc_rd_en_reg_n_0,
      I1 => rtc_ready_reg_n_0,
      O => \FSM_sequential_cState[2]_i_8_n_0\
    );
\FSM_sequential_cState[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \FSM_sequential_cState[2]_i_9_n_0\
    );
\FSM_sequential_cState[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \FSM_sequential_cState[3]_i_6_n_0\
    );
\FSM_sequential_cState[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => wr_ack,
      O => \FSM_sequential_cState[4]_i_2_n_0\
    );
\FSM_sequential_cState[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      O => \FSM_sequential_cState[4]_i_3_n_0\
    );
\FSM_sequential_cState[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155555555555555"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(0),
      I2 => wr_ack,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \FSM_sequential_cState[5]_i_3_n_0\
    );
\FSM_sequential_cState[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \FSM_sequential_cState[5]_i_7_n_0\,
      I1 => \FSM_sequential_cState[5]_i_8_n_0\,
      I2 => timeout(7),
      I3 => timeout(0),
      I4 => timeout(1),
      I5 => timeout(10),
      O => \FSM_sequential_cState[5]_i_4_n_0\
    );
\FSM_sequential_cState[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \FSM_sequential_cState[5]_i_5_n_0\
    );
\FSM_sequential_cState[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(5),
      I2 => rtc_ready_reg_n_0,
      I3 => rtc_rd_en_reg_n_0,
      O => \FSM_sequential_cState[5]_i_6_n_0\
    );
\FSM_sequential_cState[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => timeout(2),
      I1 => timeout(5),
      I2 => timeout(13),
      I3 => timeout(8),
      I4 => timeout(12),
      I5 => timeout(11),
      O => \FSM_sequential_cState[5]_i_7_n_0\
    );
\FSM_sequential_cState[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => timeout(3),
      I1 => timeout(4),
      I2 => timeout(6),
      I3 => timeout(9),
      O => \FSM_sequential_cState[5]_i_8_n_0\
    );
\FSM_sequential_cState_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_8,
      Q => \^q\(0)
    );
\FSM_sequential_cState_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => read_n_12,
      Q => \^q\(1)
    );
\FSM_sequential_cState_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_7,
      Q => \^q\(2)
    );
\FSM_sequential_cState_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_6,
      Q => \^q\(3)
    );
\FSM_sequential_cState_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_5,
      Q => \^q\(4)
    );
\FSM_sequential_cState_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_4,
      Q => \^q\(5)
    );
rd_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEE200000002"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => rd_en_i_2_n_0,
      I5 => \^rd_en\,
      O => rd_en_i_1_n_0
    );
rd_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      O => rd_en_i_2_n_0
    );
rd_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_en_i_1_n_0,
      Q => \^rd_en\,
      R => '0'
    );
read: entity work.zxnexys_zxrtc_0_0_read
     port map (
      \ARADDR_reg[8]_0\(4 downto 0) => \ARADDR_reg[8]\(4 downto 0),
      \ARADDR_reg[8]_1\(4) => rtc_addro(8),
      \ARADDR_reg[8]_1\(3 downto 2) => rtc_addro(6 downto 5),
      \ARADDR_reg[8]_1\(1 downto 0) => rtc_addro(3 downto 2),
      D(7 downto 0) => wr_data(7 downto 0),
      \FSM_onehot_cState_reg[4]_0\(0) => rtc_rd_ack,
      \FSM_onehot_cState_reg[4]_1\ => rtc_rd_en_reg_n_0,
      \FSM_sequential_cState[1]_i_2_0\ => rtc_rw_reg_n_0,
      \FSM_sequential_cState[1]_i_5_0\(0) => rtc_wr_ack,
      \FSM_sequential_cState_reg[0]\(0) => read_n_12,
      \FSM_sequential_cState_reg[1]\ => \FSM_sequential_cState[1]_i_3_n_0\,
      \FSM_sequential_cState_reg[1]_0\ => write_n_10,
      \FSM_sequential_cState_reg[1]_1\ => write_n_9,
      \FSM_sequential_cState_reg[1]_2\ => \FSM_sequential_cState[1]_i_7_n_0\,
      \FSM_sequential_cState_reg[1]_3\ => \FSM_sequential_cState[5]_i_4_n_0\,
      \FSM_sequential_cState_reg[1]_4\ => write_n_11,
      Q(5 downto 0) => \^q\(5 downto 0),
      RREADY_reg_0 => RREADY_reg,
      clk_peripheral => clk_peripheral,
      \dato_reg[7]_0\(7 downto 0) => D(7 downto 0),
      p_1_in(10) => p_1_in(13),
      p_1_in(9 downto 8) => p_1_in(10 downto 9),
      p_1_in(7 downto 0) => p_1_in(7 downto 0),
      reset => reset,
      rtc_ready_reg => read_n_2,
      rtc_ready_reg_0 => rtc_ready_i_3_n_0,
      rtc_ready_reg_1 => rtc_ready_reg_n_0,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_rvalid => s_axi_rvalid,
      wr_ack => wr_ack,
      \wr_data_reg[5]\ => \wr_data[5]_i_2_n_0\,
      \wr_data_reg[6]\ => \wr_data[6]_i_2_n_0\,
      \wr_data_reg[6]_0\ => \wr_data[6]_i_3_n_0\,
      \wr_data_reg[6]_1\ => \wr_data[6]_i_4_n_0\,
      \wr_data_reg[7]\ => \wr_data[7]_i_2_n_0\
    );
\rtc_addro[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A4A84"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(2),
      O => rtc_addro_1(2)
    );
\rtc_addro[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCF0F860"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(3),
      I4 => \^q\(1),
      O => rtc_addro_1(3)
    );
\rtc_addro[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B01011"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(2),
      O => rtc_addro_1(5)
    );
\rtc_addro[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000110"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \^q\(5),
      O => rtc_addro_1(6)
    );
\rtc_addro[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"335F33FC00000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => \rtc_addro[8]_i_1_n_0\
    );
\rtc_addro[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEB"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => rtc_addro_1(8)
    );
\rtc_addro_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(2),
      Q => rtc_addro(2),
      R => '0'
    );
\rtc_addro_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(3),
      Q => rtc_addro(3),
      R => '0'
    );
\rtc_addro_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(5),
      Q => rtc_addro(5),
      R => '0'
    );
\rtc_addro_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(6),
      Q => rtc_addro(6),
      R => '0'
    );
\rtc_addro_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(8),
      Q => rtc_addro(8),
      R => '0'
    );
\rtc_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F4F0"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(9),
      I2 => dout(3),
      I3 => dout(8),
      I4 => dout(10),
      O => p_0_in(3)
    );
\rtc_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF0000"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(9),
      I3 => dout(8),
      I4 => dout(4),
      O => p_0_in(4)
    );
\rtc_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF1000"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(9),
      I3 => dout(8),
      I4 => dout(5),
      O => p_0_in(5)
    );
\rtc_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFB0000"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(9),
      I3 => dout(8),
      I4 => dout(6),
      O => p_0_in(6)
    );
\rtc_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C8888D"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(7),
      I2 => dout(10),
      I3 => dout(8),
      I4 => dout(9),
      O => p_0_in(7)
    );
\rtc_data[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => dout(13),
      I1 => dout(11),
      I2 => dout(12),
      O => \rtc_data[7]_i_2_n_0\
    );
\rtc_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(0),
      Q => p_1_in(0),
      R => '0'
    );
\rtc_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(1),
      Q => p_1_in(1),
      R => '0'
    );
\rtc_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(2),
      Q => p_1_in(2),
      R => '0'
    );
\rtc_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => p_0_in(3),
      Q => p_1_in(3),
      R => '0'
    );
\rtc_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => p_0_in(4),
      Q => p_1_in(4),
      R => '0'
    );
\rtc_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => p_0_in(5),
      Q => p_1_in(5),
      R => '0'
    );
\rtc_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => p_0_in(6),
      Q => p_1_in(6),
      R => '0'
    );
\rtc_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => p_0_in(7),
      Q => p_1_in(7),
      R => '0'
    );
\rtc_dato[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBEBEBEFFEAAAAA"
    )
        port map (
      I0 => \rtc_dato[0]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(5),
      I4 => p_1_in(8),
      I5 => \^q\(1),
      O => rtc_dato_0(0)
    );
\rtc_dato[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB888888"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => p_1_in(0),
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \rtc_dato[0]_i_2_n_0\
    );
\rtc_dato[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000022F2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \rtc_dato[1]_i_2_n_0\,
      I4 => \^q\(1),
      I5 => \rtc_dato[1]_i_3_n_0\,
      O => rtc_dato_0(1)
    );
\rtc_dato[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F08F"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_1_in(10),
      I2 => p_1_in(9),
      I3 => p_1_in(13),
      I4 => p_1_in(11),
      I5 => p_1_in(12),
      O => \rtc_dato[1]_i_2_n_0\
    );
\rtc_dato[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8FF00F000FFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => p_1_in(1),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \^q\(1),
      O => \rtc_dato[1]_i_3_n_0\
    );
\rtc_dato[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E680060FFFF0060"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(1),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \rtc_dato[2]_i_2_n_0\,
      I5 => \rtc_dato[2]_i_3_n_0\,
      O => rtc_dato_0(2)
    );
\rtc_dato[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1FC0"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \wr_data[6]_i_2_n_0\,
      I2 => p_1_in(9),
      I3 => p_1_in(10),
      I4 => \^q\(1),
      O => \rtc_dato[2]_i_2_n_0\
    );
\rtc_dato[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => p_1_in(2),
      I3 => \^q\(1),
      O => \rtc_dato[2]_i_3_n_0\
    );
\rtc_dato[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14FF14FF14FF1414"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(4),
      I3 => \rtc_dato[3]_i_2_n_0\,
      I4 => \^q\(1),
      I5 => \rtc_dato[3]_i_3_n_0\,
      O => rtc_dato_0(3)
    );
\rtc_dato[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007030000F0F0F"
    )
        port map (
      I0 => p_1_in(3),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(1),
      I4 => \^q\(5),
      I5 => \^q\(2),
      O => \rtc_dato[3]_i_2_n_0\
    );
\rtc_dato[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88778870"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_1_in(9),
      I2 => p_1_in(13),
      I3 => p_1_in(11),
      I4 => p_1_in(12),
      O => \rtc_dato[3]_i_3_n_0\
    );
\rtc_dato[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAF3FAF"
    )
        port map (
      I0 => \rtc_dato[4]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => p_1_in(4),
      I5 => \rtc_dato[6]_i_3_n_0\,
      O => rtc_dato_0(4)
    );
\rtc_dato[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF880070"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_1_in(9),
      I2 => p_1_in(13),
      I3 => p_1_in(11),
      I4 => p_1_in(12),
      O => \rtc_dato[4]_i_2_n_0\
    );
\rtc_dato[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEA0000000000"
    )
        port map (
      I0 => \rtc_dato[5]_i_2_n_0\,
      I1 => p_1_in(5),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(2),
      O => rtc_dato_0(5)
    );
\rtc_dato[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001E0F1E0E"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_1_in(11),
      I2 => p_1_in(13),
      I3 => \rtc_dato[5]_i_3_n_0\,
      I4 => p_1_in(8),
      I5 => \^q\(1),
      O => \rtc_dato[5]_i_2_n_0\
    );
\rtc_dato[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(10),
      O => \rtc_dato[5]_i_3_n_0\
    );
\rtc_dato[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CF5FFF5F"
    )
        port map (
      I0 => \rtc_dato[6]_i_2_n_0\,
      I1 => p_1_in(6),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \rtc_dato[6]_i_3_n_0\,
      O => rtc_dato_0(6)
    );
\rtc_dato[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0015FFFF"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_1_in(10),
      I2 => p_1_in(9),
      I3 => p_1_in(11),
      I4 => p_1_in(13),
      O => \rtc_dato[6]_i_2_n_0\
    );
\rtc_dato[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \rtc_dato[6]_i_3_n_0\
    );
\rtc_dato[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8008888A8A88888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => p_1_in(7),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => rtc_dato_0(7)
    );
\rtc_dato[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00AA80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(5),
      I4 => \^q\(2),
      O => rtc_dato_0(8)
    );
\rtc_dato[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0B366600000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => \^q\(0),
      O => \rtc_dato[9]_i_1_n_0\
    );
\rtc_dato[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C888"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(1),
      O => rtc_dato_0(9)
    );
\rtc_dato_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(0),
      Q => rtc_dato(0),
      R => '0'
    );
\rtc_dato_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(1),
      Q => rtc_dato(1),
      R => '0'
    );
\rtc_dato_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(2),
      Q => rtc_dato(2),
      R => '0'
    );
\rtc_dato_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(3),
      Q => rtc_dato(3),
      R => '0'
    );
\rtc_dato_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(4),
      Q => rtc_dato(4),
      R => '0'
    );
\rtc_dato_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(5),
      Q => rtc_dato(5),
      R => '0'
    );
\rtc_dato_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(6),
      Q => rtc_dato(6),
      R => '0'
    );
\rtc_dato_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(7),
      Q => rtc_dato(7),
      R => '0'
    );
\rtc_dato_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(8),
      Q => rtc_dato(8),
      R => '0'
    );
\rtc_dato_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(9),
      Q => rtc_dato(9),
      R => '0'
    );
rtc_rd_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444FFFF04440000"
    )
        port map (
      I0 => rtc_rd_en_i_2_n_0,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => rtc_rd_en_i_3_n_0,
      I5 => rtc_rd_en_reg_n_0,
      O => rtc_rd_en_i_1_n_0
    );
rtc_rd_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => rtc_rd_en_i_2_n_0
    );
rtc_rd_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE04EE45EB08FB8B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(5),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => rtc_rd_en_i_3_n_0
    );
rtc_rd_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_rd_en_i_1_n_0,
      Q => rtc_rd_en_reg_n_0,
      R => '0'
    );
rtc_ready_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100502000100102"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \^q\(3),
      O => rtc_ready_i_3_n_0
    );
rtc_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => read_n_2,
      Q => rtc_ready_reg_n_0,
      R => '0'
    );
\rtc_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => rtc_rw
    );
\rtc_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(8),
      Q => p_1_in(8),
      R => '0'
    );
\rtc_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(9),
      Q => p_1_in(9),
      R => '0'
    );
\rtc_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(10),
      Q => p_1_in(10),
      R => '0'
    );
\rtc_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(11),
      Q => p_1_in(11),
      R => '0'
    );
\rtc_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(12),
      Q => p_1_in(12),
      R => '0'
    );
\rtc_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(13),
      Q => p_1_in(13),
      R => '0'
    );
rtc_rw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(14),
      Q => rtc_rw_reg_n_0,
      R => '0'
    );
rtc_wr_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E00FFFF2E000000"
    )
        port map (
      I0 => rtc_wr_en_i_2_n_0,
      I1 => \^q\(4),
      I2 => \^q\(5),
      I3 => \^q\(0),
      I4 => rtc_wr_en_i_3_n_0,
      I5 => rtc_wr_en_reg_n_0,
      O => rtc_wr_en_i_1_n_0
    );
rtc_wr_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => rtc_wr_en_i_2_n_0
    );
rtc_wr_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABBFFFFBDFFEAAF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => rtc_wr_en_i_3_n_0
    );
rtc_wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_wr_en_i_1_n_0,
      Q => rtc_wr_en_reg_n_0,
      R => '0'
    );
timeout0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => timeout0_carry_n_0,
      CO(2) => timeout0_carry_n_1,
      CO(1) => timeout0_carry_n_2,
      CO(0) => timeout0_carry_n_3,
      CYINIT => timeout(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in18(4 downto 1),
      S(3 downto 0) => timeout(4 downto 1)
    );
\timeout0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => timeout0_carry_n_0,
      CO(3) => \timeout0_carry__0_n_0\,
      CO(2) => \timeout0_carry__0_n_1\,
      CO(1) => \timeout0_carry__0_n_2\,
      CO(0) => \timeout0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in18(8 downto 5),
      S(3 downto 0) => timeout(8 downto 5)
    );
\timeout0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \timeout0_carry__0_n_0\,
      CO(3) => \timeout0_carry__1_n_0\,
      CO(2) => \timeout0_carry__1_n_1\,
      CO(1) => \timeout0_carry__1_n_2\,
      CO(0) => \timeout0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in18(12 downto 9),
      S(3 downto 0) => timeout(12 downto 9)
    );
\timeout0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \timeout0_carry__1_n_0\,
      CO(3 downto 0) => \NLW_timeout0_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_timeout0_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => in18(13),
      S(3 downto 1) => B"000",
      S(0) => timeout(13)
    );
\timeout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timeout(0),
      O => \timeout[0]_i_1_n_0\
    );
\timeout[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101140010011400"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(1),
      O => \timeout[13]_i_2_n_0\
    );
\timeout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => \timeout[0]_i_1_n_0\,
      Q => timeout(0),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(10),
      Q => timeout(10),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(11),
      Q => timeout(11),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(12),
      Q => timeout(12),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(13),
      Q => timeout(13),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(1),
      Q => timeout(1),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(2),
      Q => timeout(2),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(3),
      Q => timeout(3),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(4),
      Q => timeout(4),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(5),
      Q => timeout(5),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(6),
      Q => timeout(6),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(7),
      Q => timeout(7),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(8),
      Q => timeout(8),
      R => \timeout_reg[13]_0\
    );
\timeout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(9),
      Q => timeout(9),
      R => \timeout_reg[13]_0\
    );
\wr_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200020000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(0),
      O => \wr_data[13]_i_1_n_0\
    );
\wr_data[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_1_in(12),
      I2 => p_1_in(11),
      I3 => p_1_in(13),
      O => \wr_data[5]_i_2_n_0\
    );
\wr_data[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_1_in(11),
      I2 => p_1_in(12),
      O => \wr_data[6]_i_2_n_0\
    );
\wr_data[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(10),
      O => \wr_data[6]_i_3_n_0\
    );
\wr_data[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_1_in(9),
      I2 => p_1_in(13),
      I3 => p_1_in(11),
      I4 => p_1_in(12),
      I5 => p_1_in(8),
      O => \wr_data[6]_i_4_n_0\
    );
\wr_data[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_1_in(9),
      I2 => p_1_in(10),
      I3 => p_1_in(12),
      O => \wr_data[7]_i_2_n_0\
    );
\wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(0),
      Q => \wr_data_reg[13]_0\(0),
      R => '0'
    );
\wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(10),
      Q => \wr_data_reg[13]_0\(10),
      R => '0'
    );
\wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(11),
      Q => \wr_data_reg[13]_0\(11),
      R => '0'
    );
\wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(12),
      Q => \wr_data_reg[13]_0\(12),
      R => '0'
    );
\wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(13),
      Q => \wr_data_reg[13]_0\(13),
      R => '0'
    );
\wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(1),
      Q => \wr_data_reg[13]_0\(1),
      R => '0'
    );
\wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(2),
      Q => \wr_data_reg[13]_0\(2),
      R => '0'
    );
\wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(3),
      Q => \wr_data_reg[13]_0\(3),
      R => '0'
    );
\wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(4),
      Q => \wr_data_reg[13]_0\(4),
      R => '0'
    );
\wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(5),
      Q => \wr_data_reg[13]_0\(5),
      R => '0'
    );
\wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(6),
      Q => \wr_data_reg[13]_0\(6),
      R => '0'
    );
\wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(7),
      Q => \wr_data_reg[13]_0\(7),
      R => '0'
    );
\wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(8),
      Q => \wr_data_reg[13]_0\(8),
      R => '0'
    );
\wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(9),
      Q => \wr_data_reg[13]_0\(9),
      R => '0'
    );
wr_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en_i_2_n_0,
      I2 => \^wr_en\,
      O => wr_en_i_1_n_0
    );
wr_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000148010001"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(5),
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => wr_en_i_2_n_0
    );
wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => wr_en_i_1_n_0,
      Q => \^wr_en\,
      R => '0'
    );
write: entity work.zxnexys_zxrtc_0_0_write
     port map (
      \AWADDR_reg[8]_0\(4 downto 0) => \AWADDR_reg[8]\(4 downto 0),
      \AWADDR_reg[8]_1\(4) => rtc_addro(8),
      \AWADDR_reg[8]_1\(3 downto 2) => rtc_addro(6 downto 5),
      \AWADDR_reg[8]_1\(1 downto 0) => rtc_addro(3 downto 2),
      BREADY_reg_0 => BREADY_reg,
      D(4) => write_n_4,
      D(3) => write_n_5,
      D(2) => write_n_6,
      D(1) => write_n_7,
      D(0) => write_n_8,
      \FSM_onehot_cState_reg[4]_0\ => write_n_10,
      \FSM_onehot_cState_reg[4]_1\ => rtc_wr_en_reg_n_0,
      \FSM_sequential_cState[1]_i_5\ => rtc_rw_reg_n_0,
      \FSM_sequential_cState[3]_i_2_0\ => \FSM_sequential_cState[3]_i_6_n_0\,
      \FSM_sequential_cState_reg[0]\ => \FSM_sequential_cState[0]_i_2_n_0\,
      \FSM_sequential_cState_reg[0]_0\ => \FSM_sequential_cState[0]_i_3_n_0\,
      \FSM_sequential_cState_reg[0]_1\ => \FSM_sequential_cState[0]_i_10_n_0\,
      \FSM_sequential_cState_reg[1]\(0) => rtc_rd_ack,
      \FSM_sequential_cState_reg[2]\ => \FSM_sequential_cState[2]_i_4_n_0\,
      \FSM_sequential_cState_reg[2]_0\ => \FSM_sequential_cState[5]_i_4_n_0\,
      \FSM_sequential_cState_reg[2]_1\ => \FSM_sequential_cState[2]_i_6_n_0\,
      \FSM_sequential_cState_reg[2]_2\ => \FSM_sequential_cState[2]_i_7_n_0\,
      \FSM_sequential_cState_reg[4]\ => \FSM_sequential_cState[4]_i_2_n_0\,
      \FSM_sequential_cState_reg[4]_0\ => \FSM_sequential_cState[4]_i_3_n_0\,
      \FSM_sequential_cState_reg[5]\ => write_n_9,
      \FSM_sequential_cState_reg[5]_0\(5 downto 0) => \^q\(5 downto 0),
      \FSM_sequential_cState_reg[5]_1\ => \FSM_sequential_cState[5]_i_3_n_0\,
      \FSM_sequential_cState_reg[5]_2\ => \FSM_sequential_cState[5]_i_5_n_0\,
      \FSM_sequential_cState_reg[5]_3\ => \FSM_sequential_cState[5]_i_6_n_0\,
      Q(0) => rtc_wr_ack,
      \WDATA_reg[9]_0\(9 downto 0) => \WDATA_reg[9]\(9 downto 0),
      \WDATA_reg[9]_1\(9 downto 0) => rtc_dato(9 downto 0),
      clk_peripheral => clk_peripheral,
      reset => reset,
      rtc_rw_reg => write_n_11,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      wr_ack => wr_ack
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_debounce is
  port (
    scl_rising_edge0 : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    scl_rin_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    scl_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_debounce : entity is "debounce";
end zxnexys_zxrtc_0_0_debounce;

architecture STRUCTURE of zxnexys_zxrtc_0_0_debounce is
begin
INPUT_DOUBLE_REGS: entity work.zxnexys_zxrtc_0_0_cdc_sync_10
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      s_axi_aclk => s_axi_aclk,
      scl_i => scl_i,
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0,
      scndry_out => scndry_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_debounce_9 is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_debounce_9 : entity is "debounce";
end zxnexys_zxrtc_0_0_debounce_9;

architecture STRUCTURE of zxnexys_zxrtc_0_0_debounce_9 is
begin
INPUT_DOUBLE_REGS: entity work.zxnexys_zxrtc_0_0_cdc_sync
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      s_axi_aclk => s_axi_aclk,
      sda_i => sda_i,
      sda_rin_d1 => sda_rin_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_iic_control is
  port (
    shift_reg_ld : out STD_LOGIC;
    sda_rin_d1 : out STD_LOGIC;
    scl_rin_d1 : out STD_LOGIC;
    Tx_under_prev : out STD_LOGIC;
    Bb : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    New_rcv_dta : out STD_LOGIC;
    earlyAckHdr : out STD_LOGIC;
    earlyAckDataState : out STD_LOGIC;
    ackDataState : out STD_LOGIC;
    \q_int_reg[0]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Abgc : out STD_LOGIC;
    Aas : out STD_LOGIC;
    srw_i_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Rdy_new_xmt : out STD_LOGIC;
    \WDATA_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_scl_state_reg[6]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sda_t : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    Rc_fifo_wr0 : out STD_LOGIC;
    \data_i2c_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q_int_reg[8]\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \data_int_reg[0]\ : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    scl_rising_edge0 : in STD_LOGIC;
    Ro_prev : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Dtre : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state[9]_i_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[5]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[5]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cr_i_reg[5]\ : in STD_LOGIC;
    \LEVEL_1_GEN.master_sda_reg_0\ : in STD_LOGIC;
    Tx_data_exists_sgl : in STD_LOGIC;
    dynamic_MSMS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cr_i_reg[5]_0\ : in STD_LOGIC;
    rxCntDone : in STD_LOGIC;
    Msms_set : in STD_LOGIC;
    \data_int_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    new_rcv_dta_d1 : in STD_LOGIC;
    detect_stop_reg_0 : in STD_LOGIC;
    \FSM_onehot_scl_state_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_iic_control : entity is "iic_control";
end zxnexys_zxrtc_0_0_iic_control;

architecture STRUCTURE of zxnexys_zxrtc_0_0_iic_control is
  signal \^aas\ : STD_LOGIC;
  signal \^abgc\ : STD_LOGIC;
  signal AckDataState_i_1_n_0 : STD_LOGIC;
  signal BITCNT_n_0 : STD_LOGIC;
  signal BITCNT_n_1 : STD_LOGIC;
  signal BITCNT_n_2 : STD_LOGIC;
  signal BITCNT_n_3 : STD_LOGIC;
  signal BITCNT_n_4 : STD_LOGIC;
  signal \^bb\ : STD_LOGIC;
  signal CLKCNT_n_10 : STD_LOGIC;
  signal CLKCNT_n_11 : STD_LOGIC;
  signal CLKCNT_n_12 : STD_LOGIC;
  signal CLKCNT_n_13 : STD_LOGIC;
  signal CLKCNT_n_14 : STD_LOGIC;
  signal CLKCNT_n_15 : STD_LOGIC;
  signal CLKCNT_n_16 : STD_LOGIC;
  signal CLKCNT_n_17 : STD_LOGIC;
  signal CLKCNT_n_18 : STD_LOGIC;
  signal CLKCNT_n_19 : STD_LOGIC;
  signal CLKCNT_n_20 : STD_LOGIC;
  signal CLKCNT_n_21 : STD_LOGIC;
  signal CLKCNT_n_22 : STD_LOGIC;
  signal CLKCNT_n_23 : STD_LOGIC;
  signal CLKCNT_n_24 : STD_LOGIC;
  signal CLKCNT_n_25 : STD_LOGIC;
  signal CLKCNT_n_26 : STD_LOGIC;
  signal CLKCNT_n_27 : STD_LOGIC;
  signal CLKCNT_n_28 : STD_LOGIC;
  signal CLKCNT_n_29 : STD_LOGIC;
  signal CLKCNT_n_9 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal EarlyAckDataState_i_2_n_0 : STD_LOGIC;
  signal EarlyAckDataState_i_3_n_0 : STD_LOGIC;
  signal EarlyAckHdr0 : STD_LOGIC;
  signal \FSM_onehot_scl_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[8]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_7_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_scl_state_reg[6]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \FSM_onehot_scl_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_7_n_0\ : STD_LOGIC;
  signal I2CDATA_REG_n_0 : STD_LOGIC;
  signal I2CDATA_REG_n_2 : STD_LOGIC;
  signal I2CDATA_REG_n_3 : STD_LOGIC;
  signal I2CDATA_REG_n_4 : STD_LOGIC;
  signal I2CDATA_REG_n_5 : STD_LOGIC;
  signal I2CDATA_REG_n_6 : STD_LOGIC;
  signal I2CDATA_REG_n_7 : STD_LOGIC;
  signal I2CDATA_REG_n_8 : STD_LOGIC;
  signal I2CDATA_REG_n_9 : STD_LOGIC;
  signal I2CHEADER_REG_n_1 : STD_LOGIC;
  signal I2CHEADER_REG_n_2 : STD_LOGIC;
  signal I2CHEADER_REG_n_3 : STD_LOGIC;
  signal I2CHEADER_REG_n_4 : STD_LOGIC;
  signal I2CHEADER_REG_n_5 : STD_LOGIC;
  signal I2CHEADER_REG_n_6 : STD_LOGIC;
  signal I2CHEADER_REG_n_7 : STD_LOGIC;
  signal \LEVEL_1_GEN.master_sda_reg_n_0\ : STD_LOGIC;
  signal \^new_rcv_dta\ : STD_LOGIC;
  signal \^rdy_new_xmt\ : STD_LOGIC;
  signal SETUP_CNT_n_0 : STD_LOGIC;
  signal SETUP_CNT_n_1 : STD_LOGIC;
  signal SETUP_CNT_n_2 : STD_LOGIC;
  signal SETUP_CNT_n_3 : STD_LOGIC;
  signal \^tx_under_prev\ : STD_LOGIC;
  signal aas_i : STD_LOGIC;
  signal al_i_i_1_n_0 : STD_LOGIC;
  signal al_i_i_2_n_0 : STD_LOGIC;
  signal al_prevent : STD_LOGIC;
  signal al_prevent_i_1_n_0 : STD_LOGIC;
  signal arb_lost : STD_LOGIC;
  signal arb_lost_i_1_n_0 : STD_LOGIC;
  signal bit_cnt_en : STD_LOGIC;
  signal bit_cnt_en0 : STD_LOGIC;
  signal bus_busy_d1 : STD_LOGIC;
  signal bus_busy_i_1_n_0 : STD_LOGIC;
  signal clk_cnt_en1 : STD_LOGIC;
  signal clk_cnt_en11_out : STD_LOGIC;
  signal clk_cnt_en12_out : STD_LOGIC;
  signal clk_cnt_en1_carry_n_2 : STD_LOGIC;
  signal clk_cnt_en1_carry_n_3 : STD_LOGIC;
  signal \clk_cnt_en1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal clk_cnt_en2 : STD_LOGIC;
  signal clk_cnt_en2_carry_n_2 : STD_LOGIC;
  signal clk_cnt_en2_carry_n_3 : STD_LOGIC;
  signal \cr_i[5]_i_3_n_0\ : STD_LOGIC;
  signal data_i2c_i0 : STD_LOGIC;
  signal detect_start : STD_LOGIC;
  signal detect_start_i_1_n_0 : STD_LOGIC;
  signal detect_start_i_2_n_0 : STD_LOGIC;
  signal detect_stop0 : STD_LOGIC;
  signal detect_stop_b : STD_LOGIC;
  signal detect_stop_b_i_1_n_0 : STD_LOGIC;
  signal detect_stop_b_reg_n_0 : STD_LOGIC;
  signal detect_stop_i_1_n_0 : STD_LOGIC;
  signal detect_stop_reg_n_0 : STD_LOGIC;
  signal dtc_i_d1 : STD_LOGIC;
  signal dtc_i_d2 : STD_LOGIC;
  signal dtc_i_reg_n_0 : STD_LOGIC;
  signal dtre_d1 : STD_LOGIC;
  signal gen_start : STD_LOGIC;
  signal gen_start_i_1_n_0 : STD_LOGIC;
  signal gen_stop : STD_LOGIC;
  signal gen_stop_d1 : STD_LOGIC;
  signal gen_stop_i_1_n_0 : STD_LOGIC;
  signal i2c_header_en : STD_LOGIC;
  signal i2c_header_en0 : STD_LOGIC;
  signal master_slave : STD_LOGIC;
  signal master_slave_i_1_n_0 : STD_LOGIC;
  signal msms_d1 : STD_LOGIC;
  signal msms_d10 : STD_LOGIC;
  signal msms_d1_i_2_n_0 : STD_LOGIC;
  signal msms_d2 : STD_LOGIC;
  signal msms_rst_i : STD_LOGIC;
  signal msms_rst_i_i_1_n_0 : STD_LOGIC;
  signal msms_rst_i_i_2_n_0 : STD_LOGIC;
  signal msms_rst_i_i_3_n_0 : STD_LOGIC;
  signal \next_scl_state1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \next_scl_state1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \next_scl_state1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \next_scl_state1_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \next_scl_state1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \next_scl_state1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \^q_int_reg[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rdy_new_xmt_i_i_1_n_0 : STD_LOGIC;
  signal rdy_new_xmt_i_i_2_n_0 : STD_LOGIC;
  signal ro_prev_d1 : STD_LOGIC;
  signal rsta_d1 : STD_LOGIC;
  signal rsta_tx_under_prev : STD_LOGIC;
  signal rsta_tx_under_prev_i_1_n_0 : STD_LOGIC;
  signal scl_cout_reg : STD_LOGIC;
  signal scl_cout_reg0 : STD_LOGIC;
  signal scl_f_edg_d1 : STD_LOGIC;
  signal scl_f_edg_d2 : STD_LOGIC;
  signal scl_f_edg_d3 : STD_LOGIC;
  signal scl_falling_edge : STD_LOGIC;
  signal scl_falling_edge0 : STD_LOGIC;
  signal \^scl_rin_d1\ : STD_LOGIC;
  signal scl_rising_edge : STD_LOGIC;
  signal sda_cout : STD_LOGIC;
  signal sda_cout_reg : STD_LOGIC;
  signal sda_cout_reg_i_1_n_0 : STD_LOGIC;
  signal sda_cout_reg_i_2_n_0 : STD_LOGIC;
  signal \^sda_rin_d1\ : STD_LOGIC;
  signal sda_sample : STD_LOGIC;
  signal sda_sample_i_1_n_0 : STD_LOGIC;
  signal sda_setup : STD_LOGIC;
  signal \sda_setup0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \sda_setup0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \sda_setup0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal shift_reg : STD_LOGIC_VECTOR ( 7 to 7 );
  signal shift_reg_en : STD_LOGIC;
  signal shift_reg_en0 : STD_LOGIC;
  signal shift_reg_en_i_2_n_0 : STD_LOGIC;
  signal \^shift_reg_ld\ : STD_LOGIC;
  signal shift_reg_ld0 : STD_LOGIC;
  signal shift_reg_ld_d1 : STD_LOGIC;
  signal slave_sda_reg_n_0 : STD_LOGIC;
  signal sm_stop_i_1_n_0 : STD_LOGIC;
  signal sm_stop_i_2_n_0 : STD_LOGIC;
  signal sm_stop_i_3_n_0 : STD_LOGIC;
  signal sm_stop_reg_n_0 : STD_LOGIC;
  signal \^srw_i_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal state0 : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal stop_scl_reg : STD_LOGIC;
  signal stop_scl_reg_i_1_n_0 : STD_LOGIC;
  signal stop_scl_reg_i_2_n_0 : STD_LOGIC;
  signal stop_scl_reg_i_4_n_0 : STD_LOGIC;
  signal stop_start_wait1 : STD_LOGIC;
  signal stop_start_wait1_carry_n_2 : STD_LOGIC;
  signal stop_start_wait1_carry_n_3 : STD_LOGIC;
  signal tx_under_prev_d1 : STD_LOGIC;
  signal tx_under_prev_i0 : STD_LOGIC;
  signal tx_under_prev_i_i_1_n_0 : STD_LOGIC;
  signal txer_edge_i_1_n_0 : STD_LOGIC;
  signal txer_edge_i_2_n_0 : STD_LOGIC;
  signal txer_i_i_1_n_0 : STD_LOGIC;
  signal txer_i_reg_n_0 : STD_LOGIC;
  signal NLW_clk_cnt_en1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_clk_cnt_en1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_clk_cnt_en2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_clk_cnt_en2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_stop_start_wait1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_stop_start_wait1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AckDataState_i_1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of EarlyAckDataState_i_2 : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of EarlyAckDataState_i_3 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of EarlyAckHdr_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[0]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[2]_i_4\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[2]_i_6\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[4]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_6\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_7\ : label is "soft_lutpair18";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[0]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[1]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[2]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[3]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[4]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[5]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[6]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[7]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[8]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[9]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_4\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_10\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_3\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_5\ : label is "soft_lutpair29";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000";
  attribute SOFT_HLUTNM of \IIC2Bus_IntrEvent[4]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of aas_i_i_2 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of al_i_i_2 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of bit_cnt_en_i_1 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of bus_busy_i_1 : label is "soft_lutpair29";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \clk_cnt_en1_inferred__2/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \clk_cnt_en1_inferred__2/i__carry__0\ : label is 11;
  attribute SOFT_HLUTNM of detect_start_i_2 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of detect_stop_i_2 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of gen_stop_i_1 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of i2c_header_en_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of master_slave_i_1 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of msms_rst_i_i_2 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of rdy_new_xmt_i_i_2 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of sm_stop_i_3 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of stop_scl_reg_i_2 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of stop_scl_reg_i_4 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of txer_edge_i_2 : label is "soft_lutpair31";
begin
  Aas <= \^aas\;
  Abgc <= \^abgc\;
  Bb <= \^bb\;
  D(3 downto 0) <= \^d\(3 downto 0);
  \FSM_onehot_scl_state_reg[6]_0\(1 downto 0) <= \^fsm_onehot_scl_state_reg[6]_0\(1 downto 0);
  New_rcv_dta <= \^new_rcv_dta\;
  Rdy_new_xmt <= \^rdy_new_xmt\;
  Tx_under_prev <= \^tx_under_prev\;
  \q_int_reg[0]\(8 downto 0) <= \^q_int_reg[0]\(8 downto 0);
  scl_rin_d1 <= \^scl_rin_d1\;
  sda_rin_d1 <= \^sda_rin_d1\;
  shift_reg_ld <= \^shift_reg_ld\;
  srw_i_reg_0(0) <= \^srw_i_reg_0\(0);
AckDataState_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => AckDataState_i_1_n_0
    );
AckDataState_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AckDataState_i_1_n_0,
      Q => ackDataState,
      R => \q_int_reg[8]\
    );
BITCNT: entity work.\zxnexys_zxrtc_0_0_upcnt_n__parameterized0\
     port map (
      EarlyAckDataState_reg => EarlyAckDataState_i_2_n_0,
      EarlyAckDataState_reg_0 => EarlyAckDataState_i_3_n_0,
      \FSM_sequential_state_reg[0]\ => BITCNT_n_4,
      \FSM_sequential_state_reg[0]_0\ => \FSM_sequential_state[2]_i_7_n_0\,
      \FSM_sequential_state_reg[0]_1\ => I2CHEADER_REG_n_3,
      \FSM_sequential_state_reg[1]\ => BITCNT_n_3,
      \FSM_sequential_state_reg[1]_0\ => I2CHEADER_REG_n_1,
      \FSM_sequential_state_reg[1]_1\ => detect_stop_reg_n_0,
      \FSM_sequential_state_reg[2]\ => BITCNT_n_2,
      \FSM_sequential_state_reg[2]_0\ => \FSM_sequential_state[2]_i_3_n_0\,
      \FSM_sequential_state_reg[2]_1\ => I2CHEADER_REG_n_4,
      Q(0) => Q(0),
      bit_cnt_en => bit_cnt_en,
      detect_start => detect_start,
      dtc_i_reg => dtc_i_reg_n_0,
      \q_int_reg[0]_0\ => BITCNT_n_1,
      \q_int_reg[0]_1\ => \q_int_reg[8]\,
      \q_int_reg[2]_0\ => BITCNT_n_0,
      s_axi_aclk => s_axi_aclk,
      scl_falling_edge => scl_falling_edge,
      state0 => state0,
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
CLKCNT: entity work.zxnexys_zxrtc_0_0_upcnt_n
     port map (
      CO(0) => stop_start_wait1,
      D(1) => CLKCNT_n_17,
      D(0) => CLKCNT_n_18,
      DI(2) => CLKCNT_n_19,
      DI(1) => CLKCNT_n_20,
      DI(0) => CLKCNT_n_21,
      E(0) => CLKCNT_n_16,
      \FSM_onehot_scl_state_reg[0]\(9) => \FSM_onehot_scl_state_reg_n_0_[9]\,
      \FSM_onehot_scl_state_reg[0]\(8) => \FSM_onehot_scl_state_reg_n_0_[8]\,
      \FSM_onehot_scl_state_reg[0]\(7) => \FSM_onehot_scl_state_reg_n_0_[7]\,
      \FSM_onehot_scl_state_reg[0]\(6) => \^fsm_onehot_scl_state_reg[6]_0\(1),
      \FSM_onehot_scl_state_reg[0]\(5) => \FSM_onehot_scl_state_reg_n_0_[5]\,
      \FSM_onehot_scl_state_reg[0]\(4) => \FSM_onehot_scl_state_reg_n_0_[4]\,
      \FSM_onehot_scl_state_reg[0]\(3) => \^fsm_onehot_scl_state_reg[6]_0\(0),
      \FSM_onehot_scl_state_reg[0]\(2) => detect_stop_b,
      \FSM_onehot_scl_state_reg[0]\(1) => \FSM_onehot_scl_state_reg_n_0_[1]\,
      \FSM_onehot_scl_state_reg[0]\(0) => \FSM_onehot_scl_state_reg_n_0_[0]\,
      \FSM_onehot_scl_state_reg[0]_0\ => \FSM_onehot_scl_state[9]_i_4_n_0\,
      \FSM_onehot_scl_state_reg[1]\ => CLKCNT_n_15,
      \FSM_onehot_scl_state_reg[1]_0\ => \FSM_onehot_scl_state[2]_i_2_n_0\,
      \FSM_onehot_scl_state_reg[1]_1\ => detect_stop_b_reg_n_0,
      \FSM_onehot_scl_state_reg[1]_2\ => \FSM_onehot_scl_state[2]_i_4_n_0\,
      \FSM_onehot_scl_state_reg[2]\ => \FSM_onehot_scl_state[2]_i_5_n_0\,
      \FSM_onehot_scl_state_reg[2]_0\ => \FSM_onehot_scl_state[2]_i_6_n_0\,
      \FSM_onehot_scl_state_reg[2]_1\(0) => \clk_cnt_en1_inferred__2/i__carry__0_n_3\,
      Q(8 downto 0) => \^q_int_reg[0]\(8 downto 0),
      S(2) => CLKCNT_n_9,
      S(1) => CLKCNT_n_10,
      S(0) => CLKCNT_n_11,
      arb_lost => arb_lost,
      \q_int_reg[0]_0\(2) => CLKCNT_n_12,
      \q_int_reg[0]_0\(1) => CLKCNT_n_13,
      \q_int_reg[0]_0\(0) => CLKCNT_n_14,
      \q_int_reg[0]_1\(0) => CLKCNT_n_26,
      \q_int_reg[0]_2\(0) => clk_cnt_en2,
      \q_int_reg[0]_3\(0) => clk_cnt_en1,
      \q_int_reg[0]_4\(0) => clk_cnt_en11_out,
      \q_int_reg[0]_5\(0) => Q(3),
      \q_int_reg[0]_6\(0) => clk_cnt_en12_out,
      \q_int_reg[0]_7\ => \q_int_reg[8]\,
      \q_int_reg[1]_0\(3) => CLKCNT_n_22,
      \q_int_reg[1]_0\(2) => CLKCNT_n_23,
      \q_int_reg[1]_0\(1) => CLKCNT_n_24,
      \q_int_reg[1]_0\(0) => CLKCNT_n_25,
      \q_int_reg[2]_0\(2) => CLKCNT_n_27,
      \q_int_reg[2]_0\(1) => CLKCNT_n_28,
      \q_int_reg[2]_0\(0) => CLKCNT_n_29,
      s_axi_aclk => s_axi_aclk,
      scndry_out => scndry_out,
      stop_scl_reg => stop_scl_reg
    );
EarlyAckDataState_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => EarlyAckDataState_i_2_n_0
    );
EarlyAckDataState_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      O => EarlyAckDataState_i_3_n_0
    );
EarlyAckDataState_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_0,
      Q => earlyAckDataState,
      R => \q_int_reg[8]\
    );
EarlyAckHdr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => scl_f_edg_d3,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => EarlyAckHdr0
    );
EarlyAckHdr_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => EarlyAckHdr0,
      Q => earlyAckHdr,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \FSM_onehot_scl_state[0]_i_2_n_0\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I3 => stop_start_wait1,
      I4 => arb_lost,
      I5 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      O => \FSM_onehot_scl_state[0]_i_1_n_0\
    );
\FSM_onehot_scl_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^bb\,
      I1 => gen_start,
      I2 => master_slave,
      O => \FSM_onehot_scl_state[0]_i_2_n_0\
    );
\FSM_onehot_scl_state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I1 => master_slave,
      I2 => gen_start,
      I3 => \^bb\,
      O => \FSM_onehot_scl_state[2]_i_2_n_0\
    );
\FSM_onehot_scl_state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => detect_stop_b,
      I1 => \^fsm_onehot_scl_state_reg[6]_0\(0),
      I2 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      I4 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      O => \FSM_onehot_scl_state[2]_i_4_n_0\
    );
\FSM_onehot_scl_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \FSM_onehot_scl_state[2]_i_7_n_0\,
      I1 => Q(3),
      I2 => stop_start_wait1,
      I3 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      I4 => \data_int_reg[0]\,
      I5 => detect_stop_b,
      O => \FSM_onehot_scl_state[2]_i_5_n_0\
    );
\FSM_onehot_scl_state[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      O => \FSM_onehot_scl_state[2]_i_6_n_0\
    );
\FSM_onehot_scl_state[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I1 => arb_lost,
      O => \FSM_onehot_scl_state[2]_i_7_n_0\
    );
\FSM_onehot_scl_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \next_scl_state1_inferred__0/i__carry_n_1\,
      I1 => \^fsm_onehot_scl_state_reg[6]_0\(0),
      I2 => \data_int_reg[0]\,
      I3 => detect_stop_b,
      O => \FSM_onehot_scl_state[3]_i_1_n_0\
    );
\FSM_onehot_scl_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFD0D0D0"
    )
        port map (
      I0 => clk_cnt_en2,
      I1 => scndry_out,
      I2 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      I3 => \^fsm_onehot_scl_state_reg[6]_0\(0),
      I4 => \next_scl_state1_inferred__0/i__carry_n_1\,
      I5 => \FSM_onehot_scl_state[4]_i_2_n_0\,
      O => \FSM_onehot_scl_state[4]_i_1_n_0\
    );
\FSM_onehot_scl_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => arb_lost,
      I1 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I2 => stop_scl_reg,
      I3 => Q(3),
      O => \FSM_onehot_scl_state[4]_i_2_n_0\
    );
\FSM_onehot_scl_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44F44444"
    )
        port map (
      I0 => \next_scl_state1_inferred__1/i__carry_n_1\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I2 => clk_cnt_en2,
      I3 => scndry_out,
      I4 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      O => \FSM_onehot_scl_state[5]_i_1_n_0\
    );
\FSM_onehot_scl_state[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => scndry_out,
      I1 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      I2 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I3 => \next_scl_state1_inferred__1/i__carry_n_1\,
      O => \FSM_onehot_scl_state[6]_i_1_n_0\
    );
\FSM_onehot_scl_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F4444444444"
    )
        port map (
      I0 => \data_int_reg[0]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      I2 => arb_lost,
      I3 => stop_scl_reg,
      I4 => Q(3),
      I5 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      O => \FSM_onehot_scl_state[8]_i_1_n_0\
    );
\FSM_onehot_scl_state[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => stop_start_wait1,
      I1 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      I3 => \data_int_reg[0]\,
      O => \FSM_onehot_scl_state[9]_i_3_n_0\
    );
\FSM_onehot_scl_state[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEFE"
    )
        port map (
      I0 => detect_stop_b,
      I1 => \^fsm_onehot_scl_state_reg[6]_0\(0),
      I2 => \FSM_onehot_scl_state[9]_i_6_n_0\,
      I3 => arb_lost,
      I4 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I5 => \FSM_onehot_scl_state[9]_i_7_n_0\,
      O => \FSM_onehot_scl_state[9]_i_4_n_0\
    );
\FSM_onehot_scl_state[9]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      O => \FSM_onehot_scl_state[9]_i_6_n_0\
    );
\FSM_onehot_scl_state[9]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      I1 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      O => \FSM_onehot_scl_state[9]_i_7_n_0\
    );
\FSM_onehot_scl_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[0]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[0]\,
      S => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => CLKCNT_n_18,
      Q => \FSM_onehot_scl_state_reg_n_0_[1]\,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => CLKCNT_n_17,
      Q => detect_stop_b,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[3]_i_1_n_0\,
      Q => \^fsm_onehot_scl_state_reg[6]_0\(0),
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[4]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[4]\,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[5]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[5]\,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[6]_i_1_n_0\,
      Q => \^fsm_onehot_scl_state_reg[6]_0\(1),
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state_reg[7]_0\(0),
      Q => \FSM_onehot_scl_state_reg_n_0_[7]\,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[8]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[8]\,
      R => \q_int_reg[8]\
    );
\FSM_onehot_scl_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => CLKCNT_n_16,
      D => \FSM_onehot_scl_state[9]_i_3_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[9]\,
      R => \q_int_reg[8]\
    );
\FSM_sequential_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBAAAAFFFBFFFB"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => sda_sample,
      I3 => arb_lost,
      I4 => detect_start,
      I5 => \state__0\(2),
      O => \FSM_sequential_state[1]_i_3_n_0\
    );
\FSM_sequential_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C80"
    )
        port map (
      I0 => Ro_prev,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => \FSM_sequential_state[1]_i_4_n_0\
    );
\FSM_sequential_state[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      O => \FSM_sequential_state[2]_i_10_n_0\
    );
\FSM_sequential_state[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => Ro_prev,
      O => \FSM_sequential_state[2]_i_3_n_0\
    );
\FSM_sequential_state[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => detect_stop_reg_n_0,
      I1 => Q(0),
      O => state0
    );
\FSM_sequential_state[2]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => scl_f_edg_d2,
      I1 => Ro_prev,
      I2 => ro_prev_d1,
      O => \FSM_sequential_state[2]_i_7_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_4,
      Q => \state__0\(0),
      R => '0'
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_3,
      Q => \state__0\(1),
      R => '0'
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_2,
      Q => \state__0\(2),
      R => '0'
    );
I2CDATA_REG: entity work.zxnexys_zxrtc_0_0_shift8
     port map (
      \LEVEL_1_GEN.master_sda_reg\ => \LEVEL_1_GEN.master_sda_reg_0\,
      \LEVEL_1_GEN.master_sda_reg_0\ => \^tx_under_prev\,
      Q(7) => shift_reg(7),
      Q(6) => I2CDATA_REG_n_2,
      Q(5) => I2CDATA_REG_n_3,
      Q(4) => I2CDATA_REG_n_4,
      Q(3) => I2CDATA_REG_n_5,
      Q(2) => I2CDATA_REG_n_6,
      Q(1) => I2CDATA_REG_n_7,
      Q(0) => I2CDATA_REG_n_8,
      Tx_fifo_data_0(6 downto 0) => Tx_fifo_data_0(6 downto 0),
      \data_int_reg[0]_0\(0) => \data_int_reg[0]_0\(0),
      \data_int_reg[1]_0\ => \^shift_reg_ld\,
      \data_int_reg[7]_0\ => I2CDATA_REG_n_0,
      \data_int_reg[7]_1\ => I2CDATA_REG_n_9,
      \data_int_reg[7]_2\ => \q_int_reg[8]\,
      s_axi_aclk => s_axi_aclk,
      shift_reg_en => shift_reg_en,
      slave_sda_reg => I2CHEADER_REG_n_2,
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
I2CHEADER_REG: entity work.zxnexys_zxrtc_0_0_shift8_7
     port map (
      E(0) => i2c_header_en,
      \FSM_sequential_state[2]_i_4_0\ => \FSM_sequential_state[2]_i_10_n_0\,
      \FSM_sequential_state_reg[1]\ => I2CHEADER_REG_n_4,
      \FSM_sequential_state_reg[1]_0\ => \FSM_sequential_state[1]_i_3_n_0\,
      \FSM_sequential_state_reg[1]_1\ => \FSM_sequential_state[1]_i_4_n_0\,
      Q(2) => Q(4),
      Q(1) => Q(2),
      Q(0) => Q(0),
      Ro_prev => Ro_prev,
      aas_i => aas_i,
      aas_i_reg => I2CHEADER_REG_n_6,
      aas_i_reg_0 => \^aas\,
      abgc_i_reg => I2CHEADER_REG_n_2,
      abgc_i_reg_0 => \^abgc\,
      abgc_i_reg_1 => detect_stop_reg_n_0,
      arb_lost => arb_lost,
      \data_int_reg[0]_0\ => I2CHEADER_REG_n_7,
      \data_int_reg[0]_1\ => \q_int_reg[8]\,
      \data_int_reg[0]_2\ => \data_int_reg[0]\,
      detect_start => detect_start,
      detect_start_reg => I2CHEADER_REG_n_3,
      detect_start_reg_0 => I2CHEADER_REG_n_5,
      master_slave => master_slave,
      master_slave_reg => I2CHEADER_REG_n_1,
      s_axi_aclk => s_axi_aclk,
      sda_sample => sda_sample,
      shift_reg_ld0 => shift_reg_ld0,
      shift_reg_ld_reg => \^tx_under_prev\,
      srw_i_reg(0) => \^srw_i_reg_0\(0),
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
\IIC2Bus_IntrEvent[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^bb\,
      O => \^d\(1)
    );
\IIC2Bus_IntrEvent[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^aas\,
      O => \^d\(0)
    );
\LEVEL_1_GEN.master_sda_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CDATA_REG_n_9,
      Q => \LEVEL_1_GEN.master_sda_reg_n_0\,
      S => \q_int_reg[8]\
    );
\RD_FIFO_CNTRL.Rc_fifo_wr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^new_rcv_dta\,
      I1 => new_rcv_dta_d1,
      O => Rc_fifo_wr0
    );
SETUP_CNT: entity work.zxnexys_zxrtc_0_0_upcnt_n_8
     port map (
      CO(0) => \sda_setup0_inferred__0/i__carry_n_1\,
      Q(0) => Q(3),
      S(2) => SETUP_CNT_n_0,
      S(1) => SETUP_CNT_n_1,
      S(0) => SETUP_CNT_n_2,
      gen_stop => gen_stop,
      gen_stop_d1 => gen_stop_d1,
      \q_int_reg[8]_0\ => \data_int_reg[0]\,
      \q_int_reg[8]_1\ => \q_int_reg[8]\,
      rsta_d1 => rsta_d1,
      s_axi_aclk => s_axi_aclk,
      scndry_out => scndry_out,
      sda_rin_d1 => \^sda_rin_d1\,
      sda_setup => sda_setup,
      sda_setup_reg => \^tx_under_prev\,
      tx_under_prev_d1 => tx_under_prev_d1,
      tx_under_prev_i_reg => SETUP_CNT_n_3
    );
aas_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => aas_i
    );
aas_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CHEADER_REG_n_6,
      Q => \^aas\,
      R => '0'
    );
abgc_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CHEADER_REG_n_5,
      Q => \^abgc\,
      R => '0'
    );
al_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0EEE0E0"
    )
        port map (
      I0 => Q(3),
      I1 => master_slave,
      I2 => al_i_i_2_n_0,
      I3 => al_prevent,
      I4 => detect_stop_reg_n_0,
      I5 => sm_stop_reg_n_0,
      O => al_i_i_1_n_0
    );
al_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => master_slave,
      I1 => arb_lost,
      I2 => bus_busy_d1,
      I3 => gen_start,
      O => al_i_i_2_n_0
    );
al_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => al_i_i_1_n_0,
      Q => \^d\(3),
      R => \q_int_reg[8]\
    );
al_prevent_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => detect_start,
      I1 => gen_stop,
      I2 => sm_stop_reg_n_0,
      I3 => al_prevent,
      O => al_prevent_i_1_n_0
    );
al_prevent_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => al_prevent_i_1_n_0,
      Q => al_prevent,
      R => \q_int_reg[8]\
    );
arb_lost_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => arb_lost,
      I1 => master_slave,
      I2 => msms_rst_i_i_2_n_0,
      I3 => \data_int_reg[0]\,
      I4 => sda_cout_reg,
      I5 => msms_rst_i_i_3_n_0,
      O => arb_lost_i_1_n_0
    );
arb_lost_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => arb_lost_i_1_n_0,
      Q => arb_lost,
      R => '0'
    );
bit_cnt_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0488"
    )
        port map (
      I0 => \state__0\(2),
      I1 => scl_falling_edge,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => bit_cnt_en0
    );
bit_cnt_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bit_cnt_en0,
      Q => bit_cnt_en,
      R => \q_int_reg[8]\
    );
bus_busy_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^bb\,
      Q => bus_busy_d1,
      R => \q_int_reg[8]\
    );
bus_busy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^bb\,
      I1 => detect_start,
      I2 => Q(0),
      I3 => detect_stop_reg_n_0,
      O => bus_busy_i_1_n_0
    );
bus_busy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus_busy_i_1_n_0,
      Q => \^bb\,
      R => '0'
    );
clk_cnt_en1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_clk_cnt_en1_carry_CO_UNCONNECTED(3),
      CO(2) => clk_cnt_en1,
      CO(1) => clk_cnt_en1_carry_n_2,
      CO(0) => clk_cnt_en1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_clk_cnt_en1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => CLKCNT_n_27,
      S(1) => CLKCNT_n_28,
      S(0) => CLKCNT_n_29
    );
\clk_cnt_en1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => clk_cnt_en11_out,
      CO(1) => \clk_cnt_en1_inferred__0/i__carry_n_2\,
      CO(0) => \clk_cnt_en1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => S(2 downto 0)
    );
\clk_cnt_en1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => clk_cnt_en12_out,
      CO(1) => \clk_cnt_en1_inferred__1/i__carry_n_2\,
      CO(0) => \clk_cnt_en1_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_onehot_scl_state[9]_i_5\(2 downto 0)
    );
\clk_cnt_en1_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \clk_cnt_en1_inferred__2/i__carry_n_0\,
      CO(2) => \clk_cnt_en1_inferred__2/i__carry_n_1\,
      CO(1) => \clk_cnt_en1_inferred__2/i__carry_n_2\,
      CO(0) => \clk_cnt_en1_inferred__2/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => CLKCNT_n_19,
      DI(2) => CLKCNT_n_20,
      DI(1) => '0',
      DI(0) => CLKCNT_n_21,
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => CLKCNT_n_22,
      S(2) => CLKCNT_n_23,
      S(1) => CLKCNT_n_24,
      S(0) => CLKCNT_n_25
    );
\clk_cnt_en1_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_en1_inferred__2/i__carry_n_0\,
      CO(3 downto 1) => \NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \clk_cnt_en1_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q_int_reg[0]\(8),
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => CLKCNT_n_26
    );
clk_cnt_en2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_clk_cnt_en2_carry_CO_UNCONNECTED(3),
      CO(2) => clk_cnt_en2,
      CO(1) => clk_cnt_en2_carry_n_2,
      CO(0) => clk_cnt_en2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_clk_cnt_en2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_onehot_scl_state_reg[5]_0\(2 downto 0)
    );
\cr_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBB888B"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => E(0),
      I2 => \^bb\,
      I3 => \cr_i_reg[5]\,
      I4 => Q(1),
      I5 => \cr_i[5]_i_3_n_0\,
      O => \WDATA_reg[2]\(0)
    );
\cr_i[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => Tx_data_exists_sgl,
      I1 => dynamic_MSMS(0),
      I2 => \cr_i_reg[5]_0\,
      I3 => msms_rst_i,
      I4 => rxCntDone,
      I5 => sm_stop_reg_n_0,
      O => \cr_i[5]_i_3_n_0\
    );
\data_i2c_i[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => Ro_prev,
      I1 => scl_falling_edge,
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      O => data_i2c_i0
    );
\data_i2c_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_8,
      Q => \data_i2c_i_reg[7]_0\(0),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_7,
      Q => \data_i2c_i_reg[7]_0\(1),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_6,
      Q => \data_i2c_i_reg[7]_0\(2),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_5,
      Q => \data_i2c_i_reg[7]_0\(3),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_4,
      Q => \data_i2c_i_reg[7]_0\(4),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_3,
      Q => \data_i2c_i_reg[7]_0\(5),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_2,
      Q => \data_i2c_i_reg[7]_0\(6),
      R => \q_int_reg[8]\
    );
\data_i2c_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => shift_reg(7),
      Q => \data_i2c_i_reg[7]_0\(7),
      R => \q_int_reg[8]\
    );
detect_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8A008000000000"
    )
        port map (
      I0 => detect_start_i_2_n_0,
      I1 => scndry_out,
      I2 => \^sda_rin_d1\,
      I3 => \data_int_reg[0]\,
      I4 => detect_start,
      I5 => Q(0),
      O => detect_start_i_1_n_0
    );
detect_start_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      O => detect_start_i_2_n_0
    );
detect_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => detect_start_i_1_n_0,
      Q => detect_start,
      R => '0'
    );
detect_stop_b_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CE020000"
    )
        port map (
      I0 => detect_stop_b_reg_n_0,
      I1 => detect_stop_reg_0,
      I2 => detect_stop_b,
      I3 => scndry_out,
      I4 => Q(0),
      I5 => detect_start,
      O => detect_stop_b_i_1_n_0
    );
detect_stop_b_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => detect_stop_b_i_1_n_0,
      Q => detect_stop_b_reg_n_0,
      R => '0'
    );
detect_stop_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2020000"
    )
        port map (
      I0 => detect_stop_reg_n_0,
      I1 => detect_stop0,
      I2 => detect_stop_reg_0,
      I3 => scndry_out,
      I4 => Q(0),
      I5 => detect_start,
      O => detect_stop_i_1_n_0
    );
detect_stop_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => msms_d1,
      I1 => msms_d2,
      O => detect_stop0
    );
detect_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => detect_stop_i_1_n_0,
      Q => detect_stop_reg_n_0,
      R => '0'
    );
dtc_i_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dtc_i_reg_n_0,
      Q => dtc_i_d1,
      R => \q_int_reg[8]\
    );
dtc_i_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dtc_i_d1,
      Q => dtc_i_d2,
      R => \q_int_reg[8]\
    );
dtc_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_1,
      Q => dtc_i_reg_n_0,
      R => \q_int_reg[8]\
    );
dtre_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Dtre,
      Q => dtre_d1,
      R => \q_int_reg[8]\
    );
gen_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => detect_start,
      I1 => msms_d2,
      I2 => msms_d1,
      I3 => gen_start,
      O => gen_start_i_1_n_0
    );
gen_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => gen_start_i_1_n_0,
      Q => gen_start,
      R => \q_int_reg[8]\
    );
gen_stop_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => gen_stop,
      Q => gen_stop_d1,
      R => \q_int_reg[8]\
    );
gen_stop_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55750030"
    )
        port map (
      I0 => detect_stop_reg_n_0,
      I1 => msms_d1,
      I2 => msms_d2,
      I3 => arb_lost,
      I4 => gen_stop,
      O => gen_stop_i_1_n_0
    );
gen_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => gen_stop_i_1_n_0,
      Q => gen_stop,
      R => \q_int_reg[8]\
    );
i2c_header_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => scl_rising_edge,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => i2c_header_en0
    );
i2c_header_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i2c_header_en0,
      Q => i2c_header_en,
      R => \q_int_reg[8]\
    );
master_slave_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => arb_lost,
      I1 => master_slave,
      I2 => \^bb\,
      I3 => msms_d1,
      I4 => Q(0),
      O => master_slave_i_1_n_0
    );
master_slave_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => master_slave_i_1_n_0,
      Q => master_slave,
      R => '0'
    );
msms_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => msms_d1_i_2_n_0,
      I1 => msms_rst_i,
      O => msms_d10
    );
msms_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAABAAABA"
    )
        port map (
      I0 => Q(1),
      I1 => txer_i_reg_n_0,
      I2 => msms_d1,
      I3 => Msms_set,
      I4 => dtc_i_d2,
      I5 => dtc_i_d1,
      O => msms_d1_i_2_n_0
    );
msms_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_d10,
      Q => msms_d1,
      R => \q_int_reg[8]\
    );
msms_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_d1,
      Q => msms_d2,
      R => \q_int_reg[8]\
    );
msms_rst_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008FF0800"
    )
        port map (
      I0 => msms_rst_i_i_2_n_0,
      I1 => sda_cout_reg,
      I2 => \data_int_reg[0]\,
      I3 => master_slave,
      I4 => msms_rst_i,
      I5 => msms_rst_i_i_3_n_0,
      O => msms_rst_i_i_1_n_0
    );
msms_rst_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0820"
    )
        port map (
      I0 => scl_rising_edge,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => msms_rst_i_i_2_n_0
    );
msms_rst_i_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I2 => Q(0),
      O => msms_rst_i_i_3_n_0
    );
msms_rst_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_rst_i_i_1_n_0,
      Q => msms_rst_i,
      R => '0'
    );
new_rcv_dta_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => data_i2c_i0,
      Q => \^new_rcv_dta\,
      R => \q_int_reg[8]\
    );
\next_scl_state1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \next_scl_state1_inferred__0/i__carry_n_1\,
      CO(1) => \next_scl_state1_inferred__0/i__carry_n_2\,
      CO(0) => \next_scl_state1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => CLKCNT_n_12,
      S(1) => CLKCNT_n_13,
      S(0) => CLKCNT_n_14
    );
\next_scl_state1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \next_scl_state1_inferred__1/i__carry_n_1\,
      CO(1) => \next_scl_state1_inferred__1/i__carry_n_2\,
      CO(0) => \next_scl_state1_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_onehot_scl_state_reg[5]_1\(2 downto 0)
    );
rdy_new_xmt_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222F2F20222020"
    )
        port map (
      I0 => shift_reg_ld_d1,
      I1 => \^shift_reg_ld\,
      I2 => rdy_new_xmt_i_i_2_n_0,
      I3 => detect_start_i_2_n_0,
      I4 => Q(1),
      I5 => \^rdy_new_xmt\,
      O => rdy_new_xmt_i_i_1_n_0
    );
rdy_new_xmt_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      O => rdy_new_xmt_i_i_2_n_0
    );
rdy_new_xmt_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rdy_new_xmt_i_i_1_n_0,
      Q => \^rdy_new_xmt\,
      R => \q_int_reg[8]\
    );
ro_prev_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Ro_prev,
      Q => ro_prev_d1,
      R => \q_int_reg[8]\
    );
rsta_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(3),
      Q => rsta_d1,
      R => \q_int_reg[8]\
    );
rsta_tx_under_prev_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FF2020"
    )
        port map (
      I0 => Q(3),
      I1 => rsta_d1,
      I2 => Dtre,
      I3 => dtre_d1,
      I4 => rsta_tx_under_prev,
      O => rsta_tx_under_prev_i_1_n_0
    );
rsta_tx_under_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rsta_tx_under_prev_i_1_n_0,
      Q => rsta_tx_under_prev,
      R => \q_int_reg[8]\
    );
scl_cout_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => \FSM_onehot_scl_state[2]_i_4_n_0\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I4 => Ro_prev,
      O => scl_cout_reg0
    );
scl_cout_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_cout_reg0,
      Q => scl_cout_reg,
      S => \q_int_reg[8]\
    );
scl_f_edg_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_falling_edge,
      Q => scl_f_edg_d1,
      R => \q_int_reg[8]\
    );
scl_f_edg_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_f_edg_d1,
      Q => scl_f_edg_d2,
      R => \q_int_reg[8]\
    );
scl_f_edg_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_f_edg_d2,
      Q => scl_f_edg_d3,
      R => \q_int_reg[8]\
    );
scl_falling_edge_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^scl_rin_d1\,
      I1 => scndry_out,
      O => scl_falling_edge0
    );
scl_falling_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_falling_edge0,
      Q => scl_falling_edge,
      R => \q_int_reg[8]\
    );
scl_rin_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scndry_out,
      Q => \^scl_rin_d1\,
      R => '0'
    );
scl_rising_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_rising_edge0,
      Q => scl_rising_edge,
      R => \q_int_reg[8]\
    );
scl_t_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rsta_tx_under_prev,
      I1 => scl_cout_reg,
      I2 => Ro_prev,
      I3 => sda_setup,
      O => scl_t
    );
sda_cout_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => sda_cout_reg_i_2_n_0,
      I1 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I2 => clk_cnt_en11_out,
      I3 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I4 => sda_cout,
      I5 => sda_cout_reg,
      O => sda_cout_reg_i_1_n_0
    );
sda_cout_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A800"
    )
        port map (
      I0 => stop_scl_reg_i_2_n_0,
      I1 => \LEVEL_1_GEN.master_sda_reg_n_0\,
      I2 => Q(3),
      I3 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I4 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      O => sda_cout_reg_i_2_n_0
    );
sda_cout_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_cout_reg_i_1_n_0,
      Q => sda_cout_reg,
      S => \q_int_reg[8]\
    );
sda_rin_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \data_int_reg[0]\,
      Q => \^sda_rin_d1\,
      R => '0'
    );
sda_sample_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \data_int_reg[0]\,
      I1 => scl_rising_edge,
      I2 => sda_sample,
      O => sda_sample_i_1_n_0
    );
sda_sample_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_sample_i_1_n_0,
      Q => sda_sample,
      R => \q_int_reg[8]\
    );
\sda_setup0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \sda_setup0_inferred__0/i__carry_n_1\,
      CO(1) => \sda_setup0_inferred__0/i__carry_n_2\,
      CO(0) => \sda_setup0_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => SETUP_CNT_n_0,
      S(1) => SETUP_CNT_n_1,
      S(0) => SETUP_CNT_n_2
    );
sda_setup_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => SETUP_CNT_n_3,
      Q => sda_setup,
      R => \q_int_reg[8]\
    );
sda_t_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EFE0"
    )
        port map (
      I0 => arb_lost,
      I1 => sda_cout_reg,
      I2 => master_slave,
      I3 => slave_sda_reg_n_0,
      I4 => stop_scl_reg,
      O => sda_t
    );
shift_reg_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => master_slave,
      I1 => scl_rising_edge,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(2),
      I5 => shift_reg_en_i_2_n_0,
      O => shift_reg_en0
    );
shift_reg_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000045000000400"
    )
        port map (
      I0 => detect_start,
      I1 => scl_rising_edge,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \state__0\(0),
      I5 => scl_f_edg_d2,
      O => shift_reg_en_i_2_n_0
    );
shift_reg_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => shift_reg_en0,
      Q => shift_reg_en,
      R => \q_int_reg[8]\
    );
shift_reg_ld_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^shift_reg_ld\,
      Q => shift_reg_ld_d1,
      R => \q_int_reg[8]\
    );
shift_reg_ld_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => shift_reg_ld0,
      Q => \^shift_reg_ld\,
      R => \q_int_reg[8]\
    );
slave_sda_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CDATA_REG_n_0,
      Q => slave_sda_reg_n_0,
      S => \q_int_reg[8]\
    );
sm_stop_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BA8A0000"
    )
        port map (
      I0 => sm_stop_reg_n_0,
      I1 => sm_stop_i_2_n_0,
      I2 => sm_stop_i_3_n_0,
      I3 => master_slave,
      I4 => Q(0),
      I5 => detect_stop_reg_n_0,
      O => sm_stop_i_1_n_0
    );
sm_stop_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0DFFFFFFFFFF"
    )
        port map (
      I0 => ro_prev_d1,
      I1 => Ro_prev,
      I2 => scl_f_edg_d2,
      I3 => sda_sample,
      I4 => arb_lost,
      I5 => master_slave,
      O => sm_stop_i_2_n_0
    );
sm_stop_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      O => sm_stop_i_3_n_0
    );
sm_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sm_stop_i_1_n_0,
      Q => sm_stop_reg_n_0,
      R => '0'
    );
srw_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CHEADER_REG_n_7,
      Q => \^srw_i_reg_0\(0),
      R => \q_int_reg[8]\
    );
stop_scl_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0E0EFF0E0E0E00"
    )
        port map (
      I0 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      I1 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I2 => stop_scl_reg_i_2_n_0,
      I3 => CLKCNT_n_15,
      I4 => sda_cout,
      I5 => stop_scl_reg,
      O => stop_scl_reg_i_1_n_0
    );
stop_scl_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"626262FF"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => gen_stop,
      I4 => sm_stop_reg_n_0,
      O => stop_scl_reg_i_2_n_0
    );
stop_scl_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF40"
    )
        port map (
      I0 => stop_scl_reg_i_4_n_0,
      I1 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I2 => clk_cnt_en11_out,
      I3 => detect_stop_b,
      I4 => \^fsm_onehot_scl_state_reg[6]_0\(1),
      I5 => \FSM_onehot_scl_state[9]_i_6_n_0\,
      O => sda_cout
    );
stop_scl_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => arb_lost,
      I1 => stop_scl_reg,
      I2 => Q(3),
      O => stop_scl_reg_i_4_n_0
    );
stop_scl_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => stop_scl_reg_i_1_n_0,
      Q => stop_scl_reg,
      R => \q_int_reg[8]\
    );
stop_start_wait1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_stop_start_wait1_carry_CO_UNCONNECTED(3),
      CO(2) => stop_start_wait1,
      CO(1) => stop_start_wait1_carry_n_2,
      CO(0) => stop_start_wait1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_stop_start_wait1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => CLKCNT_n_9,
      S(1) => CLKCNT_n_10,
      S(0) => CLKCNT_n_11
    );
tx_under_prev_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^tx_under_prev\,
      Q => tx_under_prev_d1,
      R => \q_int_reg[8]\
    );
tx_under_prev_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEAAAAA"
    )
        port map (
      I0 => tx_under_prev_i0,
      I1 => Dtre,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \^tx_under_prev\,
      O => tx_under_prev_i_i_1_n_0
    );
tx_under_prev_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000800"
    )
        port map (
      I0 => sm_stop_i_3_n_0,
      I1 => scl_falling_edge,
      I2 => gen_stop,
      I3 => Dtre,
      I4 => \^aas\,
      I5 => \^srw_i_reg_0\(0),
      O => tx_under_prev_i0
    );
tx_under_prev_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tx_under_prev_i_i_1_n_0,
      Q => \^tx_under_prev\,
      R => \q_int_reg[8]\
    );
txer_edge_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF55C00000000000"
    )
        port map (
      I0 => scl_f_edg_d2,
      I1 => sda_sample,
      I2 => txer_edge_i_2_n_0,
      I3 => scl_falling_edge,
      I4 => \^d\(2),
      I5 => Q(0),
      O => txer_edge_i_1_n_0
    );
txer_edge_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      O => txer_edge_i_2_n_0
    );
txer_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => txer_edge_i_1_n_0,
      Q => \^d\(2),
      R => '0'
    );
txer_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBFBFFFF28080000"
    )
        port map (
      I0 => sda_sample,
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => scl_falling_edge,
      I5 => txer_i_reg_n_0,
      O => txer_i_i_1_n_0
    );
txer_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => txer_i_i_1_n_0,
      Q => txer_i_reg_n_0,
      R => \q_int_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_registers_0_0 is
  port (
    update_i_reg : out STD_LOGIC;
    \wr_reg_o_reg[2]\ : out STD_LOGIC;
    \data_reg[4][0]\ : out STD_LOGIC;
    \data_reg[4][7]\ : out STD_LOGIC;
    \data_reg[4][6]\ : out STD_LOGIC;
    \data_reg[4][5]\ : out STD_LOGIC;
    \data_reg[4][4]\ : out STD_LOGIC;
    \data_reg[1][2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_reg[1][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[2][0]\ : out STD_LOGIC;
    \data_reg[2][7]\ : out STD_LOGIC;
    \data_reg[2][6]\ : out STD_LOGIC;
    \data_reg[2][5]\ : out STD_LOGIC;
    \data_reg[2][4]\ : out STD_LOGIC;
    \data_reg[0][2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \refresh_reg[1]\ : out STD_LOGIC;
    \data_reg[0][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[5][2]\ : out STD_LOGIC;
    \data_reg[5][0]\ : out STD_LOGIC;
    \data_reg[5][7]\ : out STD_LOGIC;
    \data_reg[5][6]\ : out STD_LOGIC;
    \data_reg[5][5]\ : out STD_LOGIC;
    \data_reg[5][4]\ : out STD_LOGIC;
    \data_reg[3][2]\ : out STD_LOGIC;
    \data_reg[3][1]\ : out STD_LOGIC;
    \data_reg[3][0]\ : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    \refresh_reg[6]_inv\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[5][0]_0\ : out STD_LOGIC;
    update_i_reg_0 : out STD_LOGIC;
    update_i_reg_1 : out STD_LOGIC;
    \guf.guf1.underflow_i_reg\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC;
    \data_reg[4][2]\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \refresh_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[5][3]\ : out STD_LOGIC;
    \data_reg[1][5]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]\ : out STD_LOGIC;
    \data_reg[4][3]\ : out STD_LOGIC;
    \data_reg[5][3]_0\ : out STD_LOGIC;
    \data_reg[0][0]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_1\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC;
    update_i_reg_2 : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_1\ : out STD_LOGIC;
    \data_reg[0][5]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_2\ : out STD_LOGIC;
    \data_reg[2][2]\ : out STD_LOGIC;
    \data_reg[2][0]_0\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_3\ : out STD_LOGIC;
    \data_reg[2][2]_0\ : out STD_LOGIC;
    \data_reg[2][4]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[3]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[3]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[3]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[6]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_0\ : out STD_LOGIC;
    \data_reg[0][3]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[6]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_1\ : out STD_LOGIC;
    \data_reg[0][0]_0\ : out STD_LOGIC;
    \data_reg[3][2]_0\ : out STD_LOGIC;
    \data_reg[3][0]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_3\ : out STD_LOGIC;
    \data_reg[5][2]_0\ : out STD_LOGIC;
    \data_reg[5][3]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_2\ : out STD_LOGIC;
    \data_reg[1][0]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_5\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_2\ : out STD_LOGIC;
    \data_reg[5][1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_3\ : out STD_LOGIC;
    \data_reg[6][4]\ : out STD_LOGIC;
    \data_reg[6][1]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_4\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_5\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[8]_6\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_5\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_7\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_3\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]_8\ : out STD_LOGIC;
    \guf.guf1.underflow_i_reg_4\ : out STD_LOGIC;
    \cnt_reg[2]\ : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 14 downto 0 );
    update_i_reg_3 : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    \data_reg[4][2]_0\ : in STD_LOGIC;
    \data_reg[4][0]_0\ : in STD_LOGIC;
    \data_reg[4][7]_0\ : in STD_LOGIC;
    \data_reg[4][6]_0\ : in STD_LOGIC;
    \data_reg[4][5]_0\ : in STD_LOGIC;
    \data_reg[4][4]_0\ : in STD_LOGIC;
    \data_reg[1][3]\ : in STD_LOGIC;
    \data_reg[1][2]_0\ : in STD_LOGIC;
    \data_reg[1][0]_0\ : in STD_LOGIC;
    \data_reg[1][7]_0\ : in STD_LOGIC;
    \data_reg[1][6]\ : in STD_LOGIC;
    \data_reg[1][5]_0\ : in STD_LOGIC;
    \data_reg[1][4]\ : in STD_LOGIC;
    \data_reg[2][3]\ : in STD_LOGIC;
    \data_reg[2][2]_1\ : in STD_LOGIC;
    \data_reg[2][1]\ : in STD_LOGIC;
    \data_reg[2][0]_1\ : in STD_LOGIC;
    \data_reg[2][7]_0\ : in STD_LOGIC;
    \data_reg[2][6]_0\ : in STD_LOGIC;
    \data_reg[2][5]_0\ : in STD_LOGIC;
    \data_reg[2][4]_1\ : in STD_LOGIC;
    \data_reg[0][3]_0\ : in STD_LOGIC;
    \data_reg[0][2]_0\ : in STD_LOGIC;
    \data_reg[0][0]_1\ : in STD_LOGIC;
    \data_reg[0][7]_0\ : in STD_LOGIC;
    \data_reg[0][6]\ : in STD_LOGIC;
    \data_reg[0][5]_0\ : in STD_LOGIC;
    \data_reg[0][4]\ : in STD_LOGIC;
    \data_reg[5][3]_2\ : in STD_LOGIC;
    \data_reg[5][2]_1\ : in STD_LOGIC;
    \data_reg[5][1]_0\ : in STD_LOGIC;
    \data_reg[5][0]_1\ : in STD_LOGIC;
    \data_reg[5][7]_0\ : in STD_LOGIC;
    \data_reg[5][6]_0\ : in STD_LOGIC;
    \data_reg[5][5]_0\ : in STD_LOGIC;
    \data_reg[5][4]_0\ : in STD_LOGIC;
    \data_reg[3][5]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_reg[3][2]_1\ : in STD_LOGIC;
    \data_reg[3][1]_0\ : in STD_LOGIC;
    \data_reg[3][0]_1\ : in STD_LOGIC;
    underflow : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \last_rd_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wr_data_reg[13]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[6][6]\ : in STD_LOGIC;
    \data_reg[6][0]\ : in STD_LOGIC;
    \data_reg[5][0]_2\ : in STD_LOGIC;
    \data_reg[6][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_reg[4][4]_1\ : in STD_LOGIC;
    \data_reg[4][3]_0\ : in STD_LOGIC;
    \data_reg[0][3]_1\ : in STD_LOGIC;
    \data_reg[28][0]\ : in STD_LOGIC;
    \data_reg[23][0]\ : in STD_LOGIC;
    \data_reg[2][0]_2\ : in STD_LOGIC;
    \data_reg[2][4]_2\ : in STD_LOGIC;
    \data_reg[1][0]_1\ : in STD_LOGIC;
    sda_o_i_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_reg[6][6]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[62][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[61][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[60][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[59][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[58][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[57][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[56][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[55][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[54][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[53][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[52][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[51][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[50][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[49][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[48][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[47][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[46][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[45][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[44][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[43][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[42][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[41][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[40][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[39][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[38][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[37][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[36][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[35][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[34][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[33][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[32][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[31][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[30][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[29][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[27][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[26][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[25][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[24][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[22][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[21][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[20][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[19][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[18][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[17][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[16][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[15][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[14][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[13][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[12][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[11][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[10][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[9][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[8][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[7][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_data_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_registers_0_0 : entity is "rtcc_registers_0_0";
end zxnexys_zxrtc_0_0_rtcc_registers_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_registers_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_registers
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk_peripheral => clk_peripheral,
      \cnt_reg[2]\ => \cnt_reg[2]\,
      \data_reg[0][0]_0\ => \data_reg[0][2]\(0),
      \data_reg[0][0]_1\ => \data_reg[0][0]\,
      \data_reg[0][0]_2\ => \data_reg[0][0]_0\,
      \data_reg[0][0]_3\ => \data_reg[0][0]_1\,
      \data_reg[0][2]_0\ => \data_reg[0][2]\(1),
      \data_reg[0][2]_1\ => \data_reg[0][2]_0\,
      \data_reg[0][3]_0\ => \data_reg[0][3]\,
      \data_reg[0][3]_1\ => \data_reg[0][3]_0\,
      \data_reg[0][3]_2\ => \data_reg[0][3]_1\,
      \data_reg[0][4]_0\ => \data_reg[0][4]\,
      \data_reg[0][5]_0\ => \data_reg[0][5]\,
      \data_reg[0][5]_1\ => \data_reg[0][5]_0\,
      \data_reg[0][6]_0\ => \data_reg[0][6]\,
      \data_reg[0][7]_0\(3 downto 0) => \data_reg[0][7]\(3 downto 0),
      \data_reg[0][7]_1\ => \data_reg[0][7]_0\,
      \data_reg[10][0]_0\(0) => \data_reg[10][0]\(0),
      \data_reg[11][0]_0\(0) => \data_reg[11][0]\(0),
      \data_reg[12][0]_0\(0) => \data_reg[12][0]\(0),
      \data_reg[13][0]_0\(0) => \data_reg[13][0]\(0),
      \data_reg[14][0]_0\(0) => \data_reg[14][0]\(0),
      \data_reg[15][0]_0\(0) => \data_reg[15][0]\(0),
      \data_reg[16][0]_0\(0) => \data_reg[16][0]\(0),
      \data_reg[17][0]_0\(0) => \data_reg[17][0]\(0),
      \data_reg[18][0]_0\(0) => \data_reg[18][0]\(0),
      \data_reg[19][0]_0\(0) => \data_reg[19][0]\(0),
      \data_reg[1][0]_0\ => \data_reg[1][2]\(0),
      \data_reg[1][0]_1\ => \data_reg[1][0]\,
      \data_reg[1][0]_2\ => \data_reg[1][0]_0\,
      \data_reg[1][0]_3\ => \data_reg[1][0]_1\,
      \data_reg[1][2]_0\ => \data_reg[1][2]\(1),
      \data_reg[1][2]_1\ => \data_reg[1][2]_0\,
      \data_reg[1][3]_0\ => \data_reg[1][3]\,
      \data_reg[1][4]_0\ => \data_reg[1][4]\,
      \data_reg[1][5]_0\ => \data_reg[1][5]\,
      \data_reg[1][5]_1\ => \data_reg[1][5]_0\,
      \data_reg[1][6]_0\ => \data_reg[1][6]\,
      \data_reg[1][7]_0\(3 downto 0) => \data_reg[1][7]\(3 downto 0),
      \data_reg[1][7]_1\ => \data_reg[1][7]_0\,
      \data_reg[20][0]_0\(0) => \data_reg[20][0]\(0),
      \data_reg[21][0]_0\(0) => \data_reg[21][0]\(0),
      \data_reg[22][0]_0\(0) => \data_reg[22][0]\(0),
      \data_reg[23][0]_0\ => \data_reg[23][0]\,
      \data_reg[24][0]_0\(0) => \data_reg[24][0]\(0),
      \data_reg[25][0]_0\(0) => \data_reg[25][0]\(0),
      \data_reg[26][0]_0\(0) => \data_reg[26][0]\(0),
      \data_reg[27][0]_0\(0) => \data_reg[27][0]\(0),
      \data_reg[28][0]_0\ => \data_reg[28][0]\,
      \data_reg[29][0]_0\(0) => \data_reg[29][0]\(0),
      \data_reg[2][0]_0\ => \data_reg[2][0]\,
      \data_reg[2][0]_1\ => \data_reg[2][0]_0\,
      \data_reg[2][0]_2\ => \data_reg[2][0]_1\,
      \data_reg[2][0]_3\ => \data_reg[2][0]_2\,
      \data_reg[2][1]_0\ => \data_reg[2][1]\,
      \data_reg[2][2]_0\ => \data_reg[2][2]\,
      \data_reg[2][2]_1\ => \data_reg[2][2]_0\,
      \data_reg[2][2]_2\ => \data_reg[2][2]_1\,
      \data_reg[2][3]_0\ => \data_reg[2][3]\,
      \data_reg[2][4]_0\ => \data_reg[2][4]\,
      \data_reg[2][4]_1\ => \data_reg[2][4]_0\,
      \data_reg[2][4]_2\ => \data_reg[2][4]_1\,
      \data_reg[2][4]_3\ => \data_reg[2][4]_2\,
      \data_reg[2][5]_0\ => \data_reg[2][5]\,
      \data_reg[2][5]_1\ => \data_reg[2][5]_0\,
      \data_reg[2][6]_0\ => \data_reg[2][6]\,
      \data_reg[2][6]_1\ => \data_reg[2][6]_0\,
      \data_reg[2][7]_0\ => \data_reg[2][7]\,
      \data_reg[2][7]_1\ => \data_reg[2][7]_0\,
      \data_reg[30][0]_0\(0) => \data_reg[30][0]\(0),
      \data_reg[31][0]_0\(0) => \data_reg[31][0]\(0),
      \data_reg[32][0]_0\(0) => \data_reg[32][0]\(0),
      \data_reg[33][0]_0\(0) => \data_reg[33][0]\(0),
      \data_reg[34][0]_0\(0) => \data_reg[34][0]\(0),
      \data_reg[35][0]_0\(0) => \data_reg[35][0]\(0),
      \data_reg[36][0]_0\(0) => \data_reg[36][0]\(0),
      \data_reg[37][0]_0\(0) => \data_reg[37][0]\(0),
      \data_reg[38][0]_0\(0) => \data_reg[38][0]\(0),
      \data_reg[39][0]_0\(0) => \data_reg[39][0]\(0),
      \data_reg[3][0]_0\ => \data_reg[3][0]\,
      \data_reg[3][0]_1\ => \data_reg[3][0]_0\,
      \data_reg[3][0]_2\ => \data_reg[3][0]_1\,
      \data_reg[3][1]_0\ => \data_reg[3][1]\,
      \data_reg[3][1]_1\ => \data_reg[3][1]_0\,
      \data_reg[3][2]_0\ => \data_reg[3][2]\,
      \data_reg[3][2]_1\ => \data_reg[3][2]_0\,
      \data_reg[3][2]_2\ => \data_reg[3][2]_1\,
      \data_reg[3][5]_0\ => \data_reg[3][5]\,
      \data_reg[40][0]_0\(0) => \data_reg[40][0]\(0),
      \data_reg[41][0]_0\(0) => \data_reg[41][0]\(0),
      \data_reg[42][0]_0\(0) => \data_reg[42][0]\(0),
      \data_reg[43][0]_0\(0) => \data_reg[43][0]\(0),
      \data_reg[44][0]_0\(0) => \data_reg[44][0]\(0),
      \data_reg[45][0]_0\(0) => \data_reg[45][0]\(0),
      \data_reg[46][0]_0\(0) => \data_reg[46][0]\(0),
      \data_reg[47][0]_0\(0) => \data_reg[47][0]\(0),
      \data_reg[48][0]_0\(0) => \data_reg[48][0]\(0),
      \data_reg[49][0]_0\(0) => \data_reg[49][0]\(0),
      \data_reg[4][0]_0\ => \data_reg[4][0]\,
      \data_reg[4][0]_1\ => \data_reg[4][0]_0\,
      \data_reg[4][2]_0\ => \data_reg[4][2]\,
      \data_reg[4][2]_1\ => \data_reg[4][2]_0\,
      \data_reg[4][3]_0\ => \data_reg[4][3]\,
      \data_reg[4][3]_1\ => \data_reg[4][3]_0\,
      \data_reg[4][4]_0\ => \data_reg[4][4]\,
      \data_reg[4][4]_1\ => \data_reg[4][4]_0\,
      \data_reg[4][4]_2\ => \data_reg[4][4]_1\,
      \data_reg[4][5]_0\ => \data_reg[4][5]\,
      \data_reg[4][5]_1\ => \data_reg[4][5]_0\,
      \data_reg[4][6]_0\ => \data_reg[4][6]\,
      \data_reg[4][6]_1\ => \data_reg[4][6]_0\,
      \data_reg[4][7]_0\ => \data_reg[4][7]\,
      \data_reg[4][7]_1\ => \data_reg[4][7]_0\,
      \data_reg[50][0]_0\(0) => \data_reg[50][0]\(0),
      \data_reg[51][0]_0\(0) => \data_reg[51][0]\(0),
      \data_reg[52][0]_0\(0) => \data_reg[52][0]\(0),
      \data_reg[53][0]_0\(0) => \data_reg[53][0]\(0),
      \data_reg[54][0]_0\(0) => \data_reg[54][0]\(0),
      \data_reg[55][0]_0\(0) => \data_reg[55][0]\(0),
      \data_reg[56][0]_0\(0) => \data_reg[56][0]\(0),
      \data_reg[57][0]_0\(0) => \data_reg[57][0]\(0),
      \data_reg[58][0]_0\(0) => \data_reg[58][0]\(0),
      \data_reg[59][0]_0\(0) => \data_reg[59][0]\(0),
      \data_reg[5][0]_0\ => \data_reg[5][0]\,
      \data_reg[5][0]_1\ => \data_reg[5][0]_0\,
      \data_reg[5][0]_2\ => \data_reg[5][0]_1\,
      \data_reg[5][0]_3\ => \data_reg[5][0]_2\,
      \data_reg[5][1]_0\ => \data_reg[5][1]\,
      \data_reg[5][1]_1\ => \data_reg[5][1]_0\,
      \data_reg[5][2]_0\ => \data_reg[5][2]\,
      \data_reg[5][2]_1\ => \data_reg[5][2]_0\,
      \data_reg[5][2]_2\ => \data_reg[5][2]_1\,
      \data_reg[5][3]_0\ => \data_reg[5][3]\,
      \data_reg[5][3]_1\ => \data_reg[5][3]_0\,
      \data_reg[5][3]_2\ => \data_reg[5][3]_1\,
      \data_reg[5][3]_3\ => \data_reg[5][3]_2\,
      \data_reg[5][4]_0\ => \data_reg[5][4]\,
      \data_reg[5][4]_1\ => \data_reg[5][4]_0\,
      \data_reg[5][5]_0\ => \data_reg[5][5]\,
      \data_reg[5][5]_1\ => \data_reg[5][5]_0\,
      \data_reg[5][6]_0\ => \data_reg[5][6]\,
      \data_reg[5][6]_1\ => \data_reg[5][6]_0\,
      \data_reg[5][7]_0\ => \data_reg[5][7]\,
      \data_reg[5][7]_1\ => \data_reg[5][7]_0\,
      \data_reg[60][0]_0\(0) => \data_reg[60][0]\(0),
      \data_reg[61][0]_0\(0) => \data_reg[61][0]\(0),
      \data_reg[62][0]_0\(0) => \data_reg[62][0]\(0),
      \data_reg[6][0]_0\ => \data_reg[6][0]\,
      \data_reg[6][1]_0\ => \data_reg[6][1]\,
      \data_reg[6][4]_0\ => \data_reg[6][4]\,
      \data_reg[6][6]_0\ => \data_reg[6][6]\,
      \data_reg[6][6]_1\(4 downto 0) => \data_reg[6][6]_0\(4 downto 0),
      \data_reg[6][7]_0\(7 downto 0) => \data_reg[6][7]\(7 downto 0),
      \data_reg[7][0]_0\(0) => \data_reg[7][0]\(0),
      \data_reg[8][0]_0\(0) => \data_reg[8][0]\(0),
      \data_reg[9][0]_0\(0) => \data_reg[9][0]\(0),
      din(14 downto 0) => din(14 downto 0),
      dout(13 downto 0) => dout(13 downto 0),
      \goreg_bm.dout_i_reg[10]\ => \goreg_bm.dout_i_reg[10]\,
      \goreg_bm.dout_i_reg[10]_0\ => \goreg_bm.dout_i_reg[10]_0\,
      \goreg_bm.dout_i_reg[10]_1\ => \goreg_bm.dout_i_reg[10]_1\,
      \goreg_bm.dout_i_reg[10]_2\ => \goreg_bm.dout_i_reg[10]_2\,
      \goreg_bm.dout_i_reg[10]_3\ => \goreg_bm.dout_i_reg[10]_3\,
      \goreg_bm.dout_i_reg[10]_4\ => \goreg_bm.dout_i_reg[10]_4\,
      \goreg_bm.dout_i_reg[10]_5\ => \goreg_bm.dout_i_reg[10]_5\,
      \goreg_bm.dout_i_reg[10]_6\ => \goreg_bm.dout_i_reg[10]_6\,
      \goreg_bm.dout_i_reg[10]_7\ => \goreg_bm.dout_i_reg[10]_7\,
      \goreg_bm.dout_i_reg[10]_8\ => \goreg_bm.dout_i_reg[10]_8\,
      \goreg_bm.dout_i_reg[11]\ => \goreg_bm.dout_i_reg[11]\,
      \goreg_bm.dout_i_reg[11]_0\ => \goreg_bm.dout_i_reg[11]_0\,
      \goreg_bm.dout_i_reg[11]_1\ => \goreg_bm.dout_i_reg[11]_1\,
      \goreg_bm.dout_i_reg[11]_2\ => \goreg_bm.dout_i_reg[11]_2\,
      \goreg_bm.dout_i_reg[11]_3\ => \goreg_bm.dout_i_reg[11]_3\,
      \goreg_bm.dout_i_reg[12]\ => \goreg_bm.dout_i_reg[12]\,
      \goreg_bm.dout_i_reg[12]_0\ => \goreg_bm.dout_i_reg[12]_0\,
      \goreg_bm.dout_i_reg[12]_1\ => \goreg_bm.dout_i_reg[12]_1\,
      \goreg_bm.dout_i_reg[12]_2\ => \goreg_bm.dout_i_reg[12]_2\,
      \goreg_bm.dout_i_reg[12]_3\ => \goreg_bm.dout_i_reg[12]_3\,
      \goreg_bm.dout_i_reg[12]_4\ => \goreg_bm.dout_i_reg[12]_4\,
      \goreg_bm.dout_i_reg[13]\ => \goreg_bm.dout_i_reg[13]\,
      \goreg_bm.dout_i_reg[13]_0\ => \goreg_bm.dout_i_reg[13]_0\,
      \goreg_bm.dout_i_reg[13]_1\ => \goreg_bm.dout_i_reg[13]_1\,
      \goreg_bm.dout_i_reg[13]_2\ => \goreg_bm.dout_i_reg[13]_2\,
      \goreg_bm.dout_i_reg[13]_3\ => \goreg_bm.dout_i_reg[13]_3\,
      \goreg_bm.dout_i_reg[3]\ => \goreg_bm.dout_i_reg[3]\,
      \goreg_bm.dout_i_reg[3]_0\ => \goreg_bm.dout_i_reg[3]_0\,
      \goreg_bm.dout_i_reg[3]_1\ => \goreg_bm.dout_i_reg[3]_1\,
      \goreg_bm.dout_i_reg[4]\ => \goreg_bm.dout_i_reg[4]\,
      \goreg_bm.dout_i_reg[4]_0\ => \goreg_bm.dout_i_reg[4]_0\,
      \goreg_bm.dout_i_reg[5]\ => \goreg_bm.dout_i_reg[5]\,
      \goreg_bm.dout_i_reg[5]_0\ => \goreg_bm.dout_i_reg[5]_0\,
      \goreg_bm.dout_i_reg[5]_1\ => \goreg_bm.dout_i_reg[5]_1\,
      \goreg_bm.dout_i_reg[6]\ => \goreg_bm.dout_i_reg[6]\,
      \goreg_bm.dout_i_reg[6]_0\ => \goreg_bm.dout_i_reg[6]_0\,
      \goreg_bm.dout_i_reg[8]\ => \goreg_bm.dout_i_reg[8]\,
      \goreg_bm.dout_i_reg[8]_0\ => \goreg_bm.dout_i_reg[8]_0\,
      \goreg_bm.dout_i_reg[8]_1\ => \goreg_bm.dout_i_reg[8]_1\,
      \goreg_bm.dout_i_reg[8]_2\ => \goreg_bm.dout_i_reg[8]_2\,
      \goreg_bm.dout_i_reg[8]_3\ => \goreg_bm.dout_i_reg[8]_3\,
      \goreg_bm.dout_i_reg[8]_4\ => \goreg_bm.dout_i_reg[8]_4\,
      \goreg_bm.dout_i_reg[8]_5\ => \goreg_bm.dout_i_reg[8]_5\,
      \goreg_bm.dout_i_reg[8]_6\ => \goreg_bm.dout_i_reg[8]_6\,
      \goreg_bm.dout_i_reg[9]\ => \goreg_bm.dout_i_reg[9]\,
      \goreg_bm.dout_i_reg[9]_0\ => \goreg_bm.dout_i_reg[9]_0\,
      \goreg_bm.dout_i_reg[9]_1\ => \goreg_bm.dout_i_reg[9]_1\,
      \goreg_bm.dout_i_reg[9]_2\ => \goreg_bm.dout_i_reg[9]_2\,
      \goreg_bm.dout_i_reg[9]_3\ => \goreg_bm.dout_i_reg[9]_3\,
      \goreg_bm.dout_i_reg[9]_4\ => \goreg_bm.dout_i_reg[9]_4\,
      \goreg_bm.dout_i_reg[9]_5\ => \goreg_bm.dout_i_reg[9]_5\,
      \guf.guf1.underflow_i_reg\ => \guf.guf1.underflow_i_reg\,
      \guf.guf1.underflow_i_reg_0\ => \guf.guf1.underflow_i_reg_0\,
      \guf.guf1.underflow_i_reg_1\ => \guf.guf1.underflow_i_reg_1\,
      \guf.guf1.underflow_i_reg_2\ => \guf.guf1.underflow_i_reg_2\,
      \guf.guf1.underflow_i_reg_3\ => \guf.guf1.underflow_i_reg_3\,
      \guf.guf1.underflow_i_reg_4\ => \guf.guf1.underflow_i_reg_4\,
      \last_rd_reg_reg[5]_0\(5 downto 0) => \last_rd_reg_reg[5]\(5 downto 0),
      \refresh_reg[1]_0\ => \refresh_reg[1]\,
      \refresh_reg[1]_1\(1 downto 0) => \refresh_reg[6]_inv\(1 downto 0),
      \refresh_reg[3]_0\(0) => \refresh_reg[3]\(0),
      \refresh_reg[6]_inv_0\ => \refresh_reg[6]_inv\(2),
      sda_o_i_2(2 downto 0) => sda_o_i_2(2 downto 0),
      underflow => underflow,
      update_i_reg_0 => update_i_reg,
      update_i_reg_1 => update_i_reg_0,
      update_i_reg_2 => update_i_reg_1,
      update_i_reg_3 => update_i_reg_2,
      update_i_reg_4 => update_i_reg_3,
      \wr_data_reg[11]_0\(3 downto 0) => \wr_data_reg[11]\(3 downto 0),
      \wr_data_reg[13]_0\(2 downto 0) => \wr_data_reg[13]\(2 downto 0),
      wr_en => wr_en,
      \wr_reg_o_reg[2]\ => \wr_reg_o_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_rtc_0_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    scl_reg : out STD_LOGIC;
    i2c_rw_reg : out STD_LOGIC;
    update_t_reg : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bcnt_reg[0]\ : out STD_LOGIC;
    \ptr_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \wr_reg_o_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    update_t_reg_0 : out STD_LOGIC;
    \data_o_reg[0]\ : out STD_LOGIC;
    \data_o_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_o_reg[2]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC;
    \data_o_reg[1]\ : out STD_LOGIC;
    \wr_reg_o_reg[2]\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_1\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[10]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_t_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_t_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \guf.guf1.underflow_i_reg\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[13]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \guf.guf1.underflow_i_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[13]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[12]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[1]_2\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_o_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \goreg_bm.dout_i_reg[11]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[5]_12\ : out STD_LOGIC;
    \data_o_reg[6]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \data_o_reg[0]_0\ : out STD_LOGIC;
    \data_o_reg[2]_0\ : out STD_LOGIC;
    \data_o_reg[3]\ : out STD_LOGIC;
    \data_o_reg[4]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_3\ : out STD_LOGIC;
    \data_o_reg[0]_1\ : out STD_LOGIC;
    \data_o_reg[2]_1\ : out STD_LOGIC;
    \data_o_reg[3]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[4]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_reg_o_reg[4]_11\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_2\ : out STD_LOGIC;
    \wr_reg_o_reg[4]_12\ : out STD_LOGIC;
    \data_o_reg[1]_0\ : out STD_LOGIC;
    \data_o_reg[0]_2\ : out STD_LOGIC;
    \data_o_reg[2]_2\ : out STD_LOGIC;
    \data_o_reg[3]_1\ : out STD_LOGIC;
    \data_o_reg[4]_0\ : out STD_LOGIC;
    \data_o_reg[0]_3\ : out STD_LOGIC;
    \data_o_reg[1]_1\ : out STD_LOGIC;
    \data_o_reg[2]_3\ : out STD_LOGIC;
    \data_o_reg[3]_2\ : out STD_LOGIC;
    \cnt_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bcnt_reg[1]\ : out STD_LOGIC;
    ack_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cnt_reg[1]\ : out STD_LOGIC;
    \bcnt_reg[1]_0\ : out STD_LOGIC;
    ack14_out : out STD_LOGIC;
    \bcnt_reg[0]_0\ : out STD_LOGIC;
    \cnt_reg[0]\ : out STD_LOGIC;
    old_scl_reg : out STD_LOGIC;
    \wr_reg_o_reg[2]_2\ : out STD_LOGIC;
    \sda_sr_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \scl_sr_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_peripheral : in STD_LOGIC;
    sda_reg : in STD_LOGIC;
    scl_reg_0 : in STD_LOGIC;
    i2c_rw_reg_0 : in STD_LOGIC;
    update_t_reg_3 : in STD_LOGIC;
    reset : in STD_LOGIC;
    sda_o_reg : in STD_LOGIC;
    \wr_data_reg[11]\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \wr_data_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \wr_data_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[4][0]\ : in STD_LOGIC;
    \data_reg[4][0]_0\ : in STD_LOGIC;
    underflow : in STD_LOGIC;
    \data_reg[4][2]\ : in STD_LOGIC;
    \data_reg[5][4]\ : in STD_LOGIC;
    \data_reg[13][0]\ : in STD_LOGIC;
    \data_reg[5][1]\ : in STD_LOGIC;
    \data_reg[36][0]\ : in STD_LOGIC;
    \data_reg[0][3]\ : in STD_LOGIC;
    \data_reg[50][0]\ : in STD_LOGIC;
    \data_reg[45][0]\ : in STD_LOGIC;
    \data_reg[47][0]\ : in STD_LOGIC;
    \data_reg[21][0]\ : in STD_LOGIC;
    \data_reg[9][0]\ : in STD_LOGIC;
    \data_reg[35][0]\ : in STD_LOGIC;
    \data_reg[24][0]\ : in STD_LOGIC;
    \data_reg[53][0]\ : in STD_LOGIC;
    \data_reg[26][0]\ : in STD_LOGIC;
    \data_reg[20][0]\ : in STD_LOGIC;
    \data_reg[62][0]\ : in STD_LOGIC;
    \data_reg[62][0]_0\ : in STD_LOGIC;
    \data_reg[61][0]\ : in STD_LOGIC;
    \data_reg[16][0]\ : in STD_LOGIC;
    \data_reg[40][0]\ : in STD_LOGIC;
    \data_reg[49][0]\ : in STD_LOGIC;
    \data_reg[22][0]\ : in STD_LOGIC;
    \data_reg[39][0]\ : in STD_LOGIC;
    \data_reg[18][0]\ : in STD_LOGIC;
    \data_reg[17][0]\ : in STD_LOGIC;
    \data_reg[14][0]\ : in STD_LOGIC;
    \data_reg[14][0]_0\ : in STD_LOGIC;
    \data_reg[33][0]\ : in STD_LOGIC;
    \data_reg[34][0]\ : in STD_LOGIC;
    \data_reg[46][0]\ : in STD_LOGIC;
    \data_reg[37][0]\ : in STD_LOGIC;
    \data_reg[35][0]_0\ : in STD_LOGIC;
    \data_reg[7][0]\ : in STD_LOGIC;
    \data_reg[11][0]\ : in STD_LOGIC;
    \data_reg[47][0]_0\ : in STD_LOGIC;
    \data_reg[21][0]_0\ : in STD_LOGIC;
    \data_reg[32][0]\ : in STD_LOGIC;
    \data_reg[38][0]\ : in STD_LOGIC;
    \data_reg[10][0]\ : in STD_LOGIC;
    \data_reg[13][0]_0\ : in STD_LOGIC;
    \data_reg[42][0]\ : in STD_LOGIC;
    \data_reg[45][0]_0\ : in STD_LOGIC;
    \data_reg[33][0]_0\ : in STD_LOGIC;
    \data_reg[3][5]\ : in STD_LOGIC;
    \data_reg[52][0]\ : in STD_LOGIC;
    \data_reg[12][0]\ : in STD_LOGIC;
    \data_reg[3][5]_0\ : in STD_LOGIC;
    \data_reg[36][0]_0\ : in STD_LOGIC;
    \data_reg[63][0]\ : in STD_LOGIC;
    \data_reg[6][6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[6][2]\ : in STD_LOGIC;
    \data_reg[6][3]\ : in STD_LOGIC;
    \data_reg[6][6]_0\ : in STD_LOGIC;
    \data_reg[5][0]\ : in STD_LOGIC;
    \data_reg[5][2]\ : in STD_LOGIC;
    \data_reg[5][2]_0\ : in STD_LOGIC;
    \data_reg[5][3]\ : in STD_LOGIC;
    \data_reg[5][4]_0\ : in STD_LOGIC;
    \data_reg[1][2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_reg[1][2]_0\ : in STD_LOGIC;
    \data_reg[1][3]\ : in STD_LOGIC;
    \data_reg[15][0]\ : in STD_LOGIC;
    \data_reg[3][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_reg[0][2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_reg[0][2]_0\ : in STD_LOGIC;
    \data_reg[0][3]_0\ : in STD_LOGIC;
    \data_reg[0][4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[2][0]\ : in STD_LOGIC;
    \data_reg[2][1]\ : in STD_LOGIC;
    \data_reg[2][2]\ : in STD_LOGIC;
    \data_reg[2][3]\ : in STD_LOGIC;
    sda_o_reg_0 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_rtc_0_0 : entity is "rtcc_rtc_0_0";
end zxnexys_zxrtc_0_0_rtcc_rtc_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_rtc_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_rtc
     port map (
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      ack14_out => ack14_out,
      ack_reg_0 => ack_reg(0),
      \bcnt_reg[0]_0\ => \bcnt_reg[0]\,
      \bcnt_reg[0]_1\ => \bcnt_reg[0]_0\,
      \bcnt_reg[1]_0\ => \bcnt_reg[1]\,
      \bcnt_reg[1]_1\ => \bcnt_reg[1]_0\,
      clk_peripheral => clk_peripheral,
      \cnt_reg[0]_0\ => \cnt_reg[0]\,
      \cnt_reg[1]_0\ => \cnt_reg[1]\,
      \cnt_reg[2]_0\(2 downto 0) => \cnt_reg[2]\(2 downto 0),
      \data_o_reg[0]_0\ => \data_o_reg[0]\,
      \data_o_reg[0]_1\ => \data_o_reg[0]_0\,
      \data_o_reg[0]_2\ => \data_o_reg[0]_1\,
      \data_o_reg[0]_3\ => \data_o_reg[0]_2\,
      \data_o_reg[0]_4\ => \data_o_reg[0]_3\,
      \data_o_reg[1]_0\ => \data_o_reg[1]\,
      \data_o_reg[1]_1\ => \data_o_reg[1]_0\,
      \data_o_reg[1]_2\ => \data_o_reg[1]_1\,
      \data_o_reg[2]_0\ => \data_o_reg[2]\,
      \data_o_reg[2]_1\ => \data_o_reg[2]_0\,
      \data_o_reg[2]_2\ => \data_o_reg[2]_1\,
      \data_o_reg[2]_3\ => \data_o_reg[2]_2\,
      \data_o_reg[2]_4\ => \data_o_reg[2]_3\,
      \data_o_reg[3]_0\ => \data_o_reg[3]\,
      \data_o_reg[3]_1\ => \data_o_reg[3]_0\,
      \data_o_reg[3]_2\ => \data_o_reg[3]_1\,
      \data_o_reg[3]_3\ => \data_o_reg[3]_2\,
      \data_o_reg[4]_0\ => \data_o_reg[4]\,
      \data_o_reg[4]_1\ => \data_o_reg[4]_0\,
      \data_o_reg[6]_0\(4 downto 0) => \data_o_reg[6]\(4 downto 0),
      \data_o_reg[7]_0\(7 downto 0) => \data_o_reg[7]\(7 downto 0),
      \data_o_reg[7]_1\(7 downto 0) => \data_o_reg[7]_0\(7 downto 0),
      \data_reg[0][2]\(1 downto 0) => \data_reg[0][2]\(1 downto 0),
      \data_reg[0][2]_0\ => \data_reg[0][2]_0\,
      \data_reg[0][3]\ => \data_reg[0][3]\,
      \data_reg[0][3]_0\ => \data_reg[0][3]_0\,
      \data_reg[0][4]\(0) => \data_reg[0][4]\(0),
      \data_reg[10][0]\ => \data_reg[10][0]\,
      \data_reg[11][0]\ => \data_reg[11][0]\,
      \data_reg[12][0]\ => \data_reg[12][0]\,
      \data_reg[13][0]\ => \data_reg[13][0]\,
      \data_reg[13][0]_0\ => \data_reg[13][0]_0\,
      \data_reg[14][0]\ => \data_reg[14][0]\,
      \data_reg[14][0]_0\ => \data_reg[14][0]_0\,
      \data_reg[15][0]\ => \data_reg[15][0]\,
      \data_reg[16][0]\ => \data_reg[16][0]\,
      \data_reg[17][0]\ => \data_reg[17][0]\,
      \data_reg[18][0]\ => \data_reg[18][0]\,
      \data_reg[1][2]\(1 downto 0) => \data_reg[1][2]\(1 downto 0),
      \data_reg[1][2]_0\ => \data_reg[1][2]_0\,
      \data_reg[1][3]\ => \data_reg[1][3]\,
      \data_reg[20][0]\ => \data_reg[20][0]\,
      \data_reg[21][0]\ => \data_reg[21][0]\,
      \data_reg[21][0]_0\ => \data_reg[21][0]_0\,
      \data_reg[22][0]\ => \data_reg[22][0]\,
      \data_reg[24][0]\ => \data_reg[24][0]\,
      \data_reg[26][0]\ => \data_reg[26][0]\,
      \data_reg[2][0]\ => \data_reg[2][0]\,
      \data_reg[2][1]\ => \data_reg[2][1]\,
      \data_reg[2][2]\ => \data_reg[2][2]\,
      \data_reg[2][3]\ => \data_reg[2][3]\,
      \data_reg[32][0]\ => \data_reg[32][0]\,
      \data_reg[33][0]\ => \data_reg[33][0]\,
      \data_reg[33][0]_0\ => \data_reg[33][0]_0\,
      \data_reg[34][0]\ => \data_reg[34][0]\,
      \data_reg[35][0]\ => \data_reg[35][0]\,
      \data_reg[35][0]_0\ => \data_reg[35][0]_0\,
      \data_reg[36][0]\ => \data_reg[36][0]\,
      \data_reg[36][0]_0\ => \data_reg[36][0]_0\,
      \data_reg[37][0]\ => \data_reg[37][0]\,
      \data_reg[38][0]\ => \data_reg[38][0]\,
      \data_reg[39][0]\ => \data_reg[39][0]\,
      \data_reg[3][1]\(1 downto 0) => \data_reg[3][1]\(1 downto 0),
      \data_reg[3][5]\ => \data_reg[3][5]\,
      \data_reg[3][5]_0\ => \data_reg[3][5]_0\,
      \data_reg[40][0]\ => \data_reg[40][0]\,
      \data_reg[42][0]\ => \data_reg[42][0]\,
      \data_reg[45][0]\ => \data_reg[45][0]\,
      \data_reg[45][0]_0\ => \data_reg[45][0]_0\,
      \data_reg[46][0]\ => \data_reg[46][0]\,
      \data_reg[47][0]\ => \data_reg[47][0]\,
      \data_reg[47][0]_0\ => \data_reg[47][0]_0\,
      \data_reg[49][0]\ => \data_reg[49][0]\,
      \data_reg[4][0]\ => \data_reg[4][0]\,
      \data_reg[4][0]_0\ => \data_reg[4][0]_0\,
      \data_reg[4][2]\ => \data_reg[4][2]\,
      \data_reg[50][0]\ => \data_reg[50][0]\,
      \data_reg[52][0]\ => \data_reg[52][0]\,
      \data_reg[53][0]\ => \data_reg[53][0]\,
      \data_reg[5][0]\ => \data_reg[5][0]\,
      \data_reg[5][1]\ => \data_reg[5][1]\,
      \data_reg[5][2]\ => \data_reg[5][2]\,
      \data_reg[5][2]_0\ => \data_reg[5][2]_0\,
      \data_reg[5][3]\ => \data_reg[5][3]\,
      \data_reg[5][4]\ => \data_reg[5][4]\,
      \data_reg[5][4]_0\ => \data_reg[5][4]_0\,
      \data_reg[61][0]\ => \data_reg[61][0]\,
      \data_reg[62][0]\ => \data_reg[62][0]\,
      \data_reg[62][0]_0\ => \data_reg[62][0]_0\,
      \data_reg[63][0]\ => \data_reg[63][0]\,
      \data_reg[6][2]\ => \data_reg[6][2]\,
      \data_reg[6][3]\ => \data_reg[6][3]\,
      \data_reg[6][6]\(3 downto 0) => \data_reg[6][6]\(3 downto 0),
      \data_reg[6][6]_0\ => \data_reg[6][6]_0\,
      \data_reg[7][0]\ => \data_reg[7][0]\,
      \data_reg[9][0]\ => \data_reg[9][0]\,
      dout(13 downto 0) => dout(13 downto 0),
      \goreg_bm.dout_i_reg[10]\(0) => \goreg_bm.dout_i_reg[10]\(0),
      \goreg_bm.dout_i_reg[10]_0\(0) => \goreg_bm.dout_i_reg[10]_0\(0),
      \goreg_bm.dout_i_reg[10]_1\(0) => \goreg_bm.dout_i_reg[10]_1\(0),
      \goreg_bm.dout_i_reg[11]\ => \goreg_bm.dout_i_reg[11]\,
      \goreg_bm.dout_i_reg[11]_0\(0) => \goreg_bm.dout_i_reg[11]_0\(0),
      \goreg_bm.dout_i_reg[11]_1\(0) => \goreg_bm.dout_i_reg[11]_1\(0),
      \goreg_bm.dout_i_reg[11]_2\(0) => \goreg_bm.dout_i_reg[11]_2\(0),
      \goreg_bm.dout_i_reg[11]_3\ => \goreg_bm.dout_i_reg[11]_3\,
      \goreg_bm.dout_i_reg[12]\(0) => \goreg_bm.dout_i_reg[12]\(0),
      \goreg_bm.dout_i_reg[12]_0\(0) => \goreg_bm.dout_i_reg[12]_0\(0),
      \goreg_bm.dout_i_reg[12]_1\(0) => \goreg_bm.dout_i_reg[12]_1\(0),
      \goreg_bm.dout_i_reg[12]_2\ => \goreg_bm.dout_i_reg[12]_2\,
      \goreg_bm.dout_i_reg[13]\(0) => \goreg_bm.dout_i_reg[13]\(0),
      \goreg_bm.dout_i_reg[13]_0\(0) => \goreg_bm.dout_i_reg[13]_0\(0),
      \goreg_bm.dout_i_reg[13]_1\(0) => \goreg_bm.dout_i_reg[13]_1\(0),
      \goreg_bm.dout_i_reg[13]_2\(0) => \goreg_bm.dout_i_reg[13]_2\(0),
      \goreg_bm.dout_i_reg[13]_3\(0) => \goreg_bm.dout_i_reg[13]_3\(0),
      \goreg_bm.dout_i_reg[8]\(0) => \goreg_bm.dout_i_reg[8]\(0),
      \goreg_bm.dout_i_reg[9]\(0) => \goreg_bm.dout_i_reg[9]\(0),
      \goreg_bm.dout_i_reg[9]_0\(0) => \goreg_bm.dout_i_reg[9]_0\(0),
      \goreg_bm.dout_i_reg[9]_1\(0) => \goreg_bm.dout_i_reg[9]_1\(0),
      \guf.guf1.underflow_i_reg\(0) => \guf.guf1.underflow_i_reg\(0),
      \guf.guf1.underflow_i_reg_0\(0) => \guf.guf1.underflow_i_reg_0\(0),
      i2c_rw_reg_0 => i2c_rw_reg,
      i2c_rw_reg_1 => i2c_rw_reg_0,
      old_scl_reg_0 => old_scl_reg,
      \ptr_reg[5]_0\(5 downto 0) => \ptr_reg[5]\(5 downto 0),
      reset => reset,
      scl_i => scl_i,
      scl_reg_0 => scl_reg,
      scl_reg_1 => scl_reg_0,
      \scl_sr_reg[1]_0\(1 downto 0) => \scl_sr_reg[1]\(1 downto 0),
      sda_i => sda_i,
      sda_o => sda_o,
      sda_o_reg_0 => sda_o_reg,
      sda_o_reg_1 => sda_o_reg_0,
      sda_reg_0 => D(0),
      sda_reg_1 => sda_reg,
      \sda_sr_reg[1]_0\(1 downto 0) => \sda_sr_reg[1]\(1 downto 0),
      \tmp_reg[0]_0\(0) => D(1),
      underflow => underflow,
      update_t_reg_0 => update_t_reg,
      update_t_reg_1 => update_t_reg_0,
      update_t_reg_2(0) => update_t_reg_1(0),
      update_t_reg_3(0) => update_t_reg_2(0),
      update_t_reg_4 => update_t_reg_3,
      \wr_data_reg[11]\ => \wr_data_reg[11]\,
      \wr_data_reg[11]_0\(0) => \wr_data_reg[11]_0\(0),
      \wr_data_reg[8]\(2 downto 0) => \wr_data_reg[8]\(2 downto 0),
      \wr_reg_o_reg[0]_0\(0) => \wr_reg_o_reg[0]\(0),
      \wr_reg_o_reg[1]_0\(0) => \wr_reg_o_reg[1]\(0),
      \wr_reg_o_reg[1]_1\(0) => \wr_reg_o_reg[1]_0\(0),
      \wr_reg_o_reg[1]_2\(0) => \wr_reg_o_reg[1]_1\(0),
      \wr_reg_o_reg[1]_3\ => \wr_reg_o_reg[1]_2\,
      \wr_reg_o_reg[2]_0\ => \wr_reg_o_reg[2]\,
      \wr_reg_o_reg[2]_1\ => \wr_reg_o_reg[2]_0\,
      \wr_reg_o_reg[2]_2\ => \wr_reg_o_reg[2]_1\,
      \wr_reg_o_reg[2]_3\ => \wr_reg_o_reg[2]_2\,
      \wr_reg_o_reg[3]_0\(3 downto 0) => \wr_reg_o_reg[3]\(3 downto 0),
      \wr_reg_o_reg[3]_1\(0) => \wr_reg_o_reg[3]_0\(0),
      \wr_reg_o_reg[3]_2\(0) => \wr_reg_o_reg[3]_1\(0),
      \wr_reg_o_reg[3]_3\ => \wr_reg_o_reg[3]_2\,
      \wr_reg_o_reg[3]_4\(0) => \wr_reg_o_reg[3]_3\(0),
      \wr_reg_o_reg[3]_5\(0) => \wr_reg_o_reg[3]_4\(0),
      \wr_reg_o_reg[4]_0\(0) => \wr_reg_o_reg[4]\(0),
      \wr_reg_o_reg[4]_1\(0) => \wr_reg_o_reg[4]_0\(0),
      \wr_reg_o_reg[4]_10\(0) => \wr_reg_o_reg[4]_9\(0),
      \wr_reg_o_reg[4]_11\(0) => \wr_reg_o_reg[4]_10\(0),
      \wr_reg_o_reg[4]_12\ => \wr_reg_o_reg[4]_11\,
      \wr_reg_o_reg[4]_13\ => \wr_reg_o_reg[4]_12\,
      \wr_reg_o_reg[4]_2\(0) => \wr_reg_o_reg[4]_1\(0),
      \wr_reg_o_reg[4]_3\(0) => \wr_reg_o_reg[4]_2\(0),
      \wr_reg_o_reg[4]_4\(0) => \wr_reg_o_reg[4]_3\(0),
      \wr_reg_o_reg[4]_5\(0) => \wr_reg_o_reg[4]_4\(0),
      \wr_reg_o_reg[4]_6\(0) => \wr_reg_o_reg[4]_5\(0),
      \wr_reg_o_reg[4]_7\(0) => \wr_reg_o_reg[4]_6\(0),
      \wr_reg_o_reg[4]_8\(0) => \wr_reg_o_reg[4]_7\(0),
      \wr_reg_o_reg[4]_9\(0) => \wr_reg_o_reg[4]_8\(0),
      \wr_reg_o_reg[5]_0\(0) => \wr_reg_o_reg[5]\(0),
      \wr_reg_o_reg[5]_1\(0) => \wr_reg_o_reg[5]_0\(0),
      \wr_reg_o_reg[5]_10\(0) => \wr_reg_o_reg[5]_9\(0),
      \wr_reg_o_reg[5]_11\(0) => \wr_reg_o_reg[5]_10\(0),
      \wr_reg_o_reg[5]_12\(0) => \wr_reg_o_reg[5]_11\(0),
      \wr_reg_o_reg[5]_13\ => \wr_reg_o_reg[5]_12\,
      \wr_reg_o_reg[5]_2\(0) => \wr_reg_o_reg[5]_1\(0),
      \wr_reg_o_reg[5]_3\(0) => \wr_reg_o_reg[5]_2\(0),
      \wr_reg_o_reg[5]_4\(0) => \wr_reg_o_reg[5]_3\(0),
      \wr_reg_o_reg[5]_5\(0) => \wr_reg_o_reg[5]_4\(0),
      \wr_reg_o_reg[5]_6\(0) => \wr_reg_o_reg[5]_5\(0),
      \wr_reg_o_reg[5]_7\(0) => \wr_reg_o_reg[5]_6\(0),
      \wr_reg_o_reg[5]_8\(0) => \wr_reg_o_reg[5]_7\(0),
      \wr_reg_o_reg[5]_9\(0) => \wr_reg_o_reg[5]_8\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset : out STD_LOGIC;
    reset_n : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 : entity is "rtcc_rtc_reset_0_0";
end zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_rtc_reset
     port map (
      E(0) => E(0),
      clk_peripheral => clk_peripheral,
      reset => reset,
      reset_n => reset_n,
      resetn => resetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_slave_attachment is
  port (
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ : out STD_LOGIC;
    Bus_RNW_reg_reg : out STD_LOGIC;
    s_axi_rvalid_i_reg_0 : out STD_LOGIC;
    s_axi_bvalid_i_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_write_reg_0 : out STD_LOGIC;
    is_read_reg_0 : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    reset_trig0 : out STD_LOGIC;
    sw_rst_cond : out STD_LOGIC;
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_IP2Bus_WrAck20 : out STD_LOGIC;
    AXI_IP2Bus_RdAck20 : out STD_LOGIC;
    AXI_Bus2IP_Reset : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    Dtre : in STD_LOGIC;
    \s_axi_rdata_i[7]_i_7_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \s_axi_rdata_i[7]_i_6_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_i[7]_i_6_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_i[6]_i_4_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    AXI_IP2Bus_RdAck1 : in STD_LOGIC;
    AXI_IP2Bus_RdAck2 : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    AXI_IP2Bus_WrAck1 : in STD_LOGIC;
    AXI_IP2Bus_WrAck2 : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \cr_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC;
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    sw_rst_cond_d1 : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in13_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[2]_i_2_0\ : in STD_LOGIC;
    p_1_in10_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]_0\ : in STD_LOGIC;
    Rc_fifo_data : in STD_LOGIC_VECTOR ( 0 to 7 );
    \s_axi_rdata_i_reg[7]_i_2_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_0\ : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    p_1_in7_in : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_1\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_slave_attachment : entity is "slave_attachment";
end zxnexys_zxrtc_0_0_slave_attachment;

architecture STRUCTURE of zxnexys_zxrtc_0_0_slave_attachment is
  signal AXI_IP2Bus_Data : STD_LOGIC_VECTOR ( 24 to 31 );
  signal Bus2IIC_Addr : STD_LOGIC_VECTOR ( 0 to 6 );
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus2ip_addr_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[8]_i_2_n_0\ : STD_LOGIC;
  signal bus2ip_rnw_i_reg_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal is_read_i_1_n_0 : STD_LOGIC;
  signal \^is_read_reg_0\ : STD_LOGIC;
  signal is_read_reg_n_0 : STD_LOGIC;
  signal is_write_i_1_n_0 : STD_LOGIC;
  signal is_write_i_2_n_0 : STD_LOGIC;
  signal \^is_write_reg_0\ : STD_LOGIC;
  signal is_write_reg_n_0 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst : STD_LOGIC;
  signal s_axi_bresp_i : STD_LOGIC;
  signal s_axi_bvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_bvalid_i_reg_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[0]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[0]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[2]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[2]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[2]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal s_axi_rresp_i : STD_LOGIC;
  signal s_axi_rvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_rvalid_i_reg_0\ : STD_LOGIC;
  signal start2 : STD_LOGIC;
  signal start2_i_1_n_0 : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[3]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[5]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[6]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[8]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of start2_i_1 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \state[1]_i_2\ : label is "soft_lutpair55";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  is_read_reg_0 <= \^is_read_reg_0\;
  is_write_reg_0 <= \^is_write_reg_0\;
  s_axi_bvalid_i_reg_0 <= \^s_axi_bvalid_i_reg_0\;
  s_axi_rvalid_i_reg_0 <= \^s_axi_rvalid_i_reg_0\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888F888F888F88"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => s_axi_arvalid,
      I3 => \FSM_onehot_state_reg_n_0_[0]\,
      I4 => s_axi_wvalid,
      I5 => s_axi_awvalid,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => s_axi_arvalid,
      I2 => \^is_read_reg_0\,
      I3 => s_axi_rresp_i,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => s_axi_wvalid,
      I3 => s_axi_awvalid,
      I4 => \^is_write_reg_0\,
      I5 => s_axi_bresp_i,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F888FFFFF888"
    )
        port map (
      I0 => \^is_write_reg_0\,
      I1 => s_axi_bresp_i,
      I2 => s_axi_rresp_i,
      I3 => \^is_read_reg_0\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => \FSM_onehot_state[3]_i_2_n_0\,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^s_axi_rvalid_i_reg_0\,
      I1 => s_axi_rready,
      I2 => \^s_axi_bvalid_i_reg_0\,
      I3 => s_axi_bready,
      O => \FSM_onehot_state[3]_i_2_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => rst
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => s_axi_rresp_i,
      R => rst
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => s_axi_bresp_i,
      R => rst
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => rst
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      O => plusOp(0)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      O => plusOp(1)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      O => plusOp(2)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      O => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      I3 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      O => plusOp(3)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(0),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(1),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(2),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(3),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      R => clear
    );
I_DECODER: entity work.zxnexys_zxrtc_0_0_address_decoder
     port map (
      AXI_IP2Bus_RdAck1 => AXI_IP2Bus_RdAck1,
      AXI_IP2Bus_RdAck2 => AXI_IP2Bus_RdAck2,
      AXI_IP2Bus_RdAck20 => AXI_IP2Bus_RdAck20,
      AXI_IP2Bus_WrAck1 => AXI_IP2Bus_WrAck1,
      AXI_IP2Bus_WrAck2 => AXI_IP2Bus_WrAck2,
      AXI_IP2Bus_WrAck20 => AXI_IP2Bus_WrAck20,
      AXI_IP2Bus_WrAck2_reg => bus2ip_rnw_i_reg_n_0,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(0),
      Bus2IIC_WrCE(6 downto 0) => Bus2IIC_WrCE(6 downto 0),
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg,
      D(7) => AXI_IP2Bus_Data(24),
      D(6) => AXI_IP2Bus_Data(25),
      D(5) => AXI_IP2Bus_Data(26),
      D(4) => AXI_IP2Bus_Data(27),
      D(3) => AXI_IP2Bus_Data(28),
      D(2) => AXI_IP2Bus_Data(29),
      D(1) => AXI_IP2Bus_Data(30),
      D(0) => AXI_IP2Bus_Data(31),
      E(0) => E(0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\,
      \GPO_GEN.gpo_i_reg[31]\ => \GPO_GEN.gpo_i_reg[31]\,
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4) => Bus2IIC_Addr(0),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3 downto 2) => \^q\(1 downto 0),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1) => Bus2IIC_Addr(5),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0) => Bus2IIC_Addr(6),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1\ => is_read_reg_n_0,
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2\ => is_write_reg_n_0,
      Q => start2,
      \WDATA_reg[0]\ => \WDATA_reg[0]\,
      \WDATA_reg[5]\(1 downto 0) => \WDATA_reg[5]\(1 downto 0),
      \cr_i_reg[2]\(0) => \cr_i_reg[2]\(0),
      \cr_i_reg[2]_0\(1) => \s_axi_rdata_i[7]_i_6_0\(3),
      \cr_i_reg[2]_0\(0) => \s_axi_rdata_i[7]_i_6_0\(1),
      \cr_i_reg[2]_1\ => \cr_i_reg[2]_0\,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      firstDynStartSeen => firstDynStartSeen,
      irpt_wrack => irpt_wrack,
      is_read_reg => \^is_read_reg_0\,
      is_write_reg => \^is_write_reg_0\,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready_INST_0_0(3 downto 0) => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3 downto 0),
      \s_axi_rdata_i_reg[0]\ => \s_axi_rdata_i_reg[0]_i_2_n_0\,
      \s_axi_rdata_i_reg[0]_0\ => \s_axi_rdata_i_reg[0]_0\,
      \s_axi_rdata_i_reg[1]\ => \s_axi_rdata_i[1]_i_2_n_0\,
      \s_axi_rdata_i_reg[1]_0\ => \s_axi_rdata_i[1]_i_3_n_0\,
      \s_axi_rdata_i_reg[1]_1\ => \s_axi_rdata_i[1]_i_4_n_0\,
      \s_axi_rdata_i_reg[2]\ => \s_axi_rdata_i_reg[2]_i_2_n_0\,
      \s_axi_rdata_i_reg[3]\ => \s_axi_rdata_i_reg[3]_0\,
      \s_axi_rdata_i_reg[3]_0\ => \s_axi_rdata_i[3]_i_4_n_0\,
      \s_axi_rdata_i_reg[3]_1\ => \s_axi_rdata_i[3]_i_5_n_0\,
      \s_axi_rdata_i_reg[4]\ => \s_axi_rdata_i_reg[4]_i_2_n_0\,
      \s_axi_rdata_i_reg[5]\ => \s_axi_rdata_i_reg[5]_i_2_n_0\,
      \s_axi_rdata_i_reg[6]\ => \s_axi_rdata_i_reg[6]_i_2_n_0\,
      \s_axi_rdata_i_reg[7]\(7 downto 0) => \s_axi_rdata_i_reg[7]_0\(7 downto 0),
      \s_axi_rdata_i_reg[7]_0\ => \s_axi_rdata_i_reg[7]_i_2_n_0\,
      s_axi_wdata(4 downto 0) => s_axi_wdata(4 downto 0),
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
\bus2ip_addr_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(0),
      O => \bus2ip_addr_i[2]_i_1_n_0\
    );
\bus2ip_addr_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(1),
      O => \bus2ip_addr_i[3]_i_1_n_0\
    );
\bus2ip_addr_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(2),
      O => \bus2ip_addr_i[5]_i_1_n_0\
    );
\bus2ip_addr_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(3),
      O => \bus2ip_addr_i[6]_i_1_n_0\
    );
\bus2ip_addr_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03020202"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => s_axi_wvalid,
      I4 => s_axi_awvalid,
      O => \bus2ip_addr_i[8]_i_1_n_0\
    );
\bus2ip_addr_i[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(4),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(4),
      O => \bus2ip_addr_i[8]_i_2_n_0\
    );
\bus2ip_addr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[2]_i_1_n_0\,
      Q => Bus2IIC_Addr(6),
      R => rst
    );
\bus2ip_addr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[3]_i_1_n_0\,
      Q => Bus2IIC_Addr(5),
      R => rst
    );
\bus2ip_addr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[5]_i_1_n_0\,
      Q => \^q\(0),
      R => rst
    );
\bus2ip_addr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[6]_i_1_n_0\,
      Q => \^q\(1),
      R => rst
    );
\bus2ip_addr_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[8]_i_2_n_0\,
      Q => Bus2IIC_Addr(0),
      R => rst
    );
bus2ip_rnw_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => s_axi_arvalid,
      Q => bus2ip_rnw_i_reg_n_0,
      R => rst
    );
is_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8888"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_state[3]_i_2_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => is_read_reg_n_0,
      O => is_read_i_1_n_0
    );
is_read_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => is_read_i_1_n_0,
      Q => is_read_reg_n_0,
      R => rst
    );
is_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => s_axi_arvalid,
      I4 => is_write_i_2_n_0,
      I5 => is_write_reg_n_0,
      O => is_write_i_1_n_0
    );
is_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \^s_axi_rvalid_i_reg_0\,
      I2 => s_axi_rready,
      I3 => \^s_axi_bvalid_i_reg_0\,
      I4 => s_axi_bready,
      I5 => \FSM_onehot_state_reg_n_0_[3]\,
      O => is_write_i_2_n_0
    );
is_write_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => is_write_i_1_n_0,
      Q => is_write_reg_n_0,
      R => rst
    );
rst_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_Bus2IP_Reset,
      Q => rst,
      R => '0'
    );
s_axi_bvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75553000"
    )
        port map (
      I0 => s_axi_bready,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \^is_write_reg_0\,
      I4 => \^s_axi_bvalid_i_reg_0\,
      O => s_axi_bvalid_i_i_1_n_0
    );
s_axi_bvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_bvalid_i_i_1_n_0,
      Q => \^s_axi_bvalid_i_reg_0\,
      R => rst
    );
\s_axi_rdata_i[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Tx_fifo_data_0(0),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_i_2_0\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[0]_i_2_1\,
      O => \s_axi_rdata_i[0]_i_3_n_0\
    );
\s_axi_rdata_i[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Rc_fifo_data(7),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_i_2_1\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[0]_i_2_0\,
      O => \s_axi_rdata_i[0]_i_4_n_0\
    );
\s_axi_rdata_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEFFFFFFFEF"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => Bus2IIC_Addr(6),
      I2 => \s_axi_rdata_i[7]_i_6_0\(0),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \s_axi_rdata_i_reg[1]_0\(0),
      O => \s_axi_rdata_i[1]_i_2_n_0\
    );
\s_axi_rdata_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00FA000C000A0"
    )
        port map (
      I0 => Tx_fifo_data_0(1),
      I1 => \s_axi_rdata_i_reg[7]_i_2_0\(1),
      I2 => Bus2IIC_Addr(5),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \s_axi_rdata_i[7]_i_6_1\(0),
      O => \s_axi_rdata_i[1]_i_3_n_0\
    );
\s_axi_rdata_i[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22200020"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => \^q\(1),
      I2 => Rc_fifo_data(6),
      I3 => \^q\(0),
      I4 => \s_axi_rdata_i_reg[7]_i_2_1\(1),
      I5 => \s_axi_rdata_i[1]_i_6_n_0\,
      O => \s_axi_rdata_i[1]_i_4_n_0\
    );
\s_axi_rdata_i[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => \s_axi_rdata_i[7]_i_7_0\(0),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[6]_i_4_0\(0),
      I4 => \^q\(0),
      O => \s_axi_rdata_i[1]_i_6_n_0\
    );
\s_axi_rdata_i[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Tx_fifo_data_0(2),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_0\(2),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[2]_i_2_0\,
      O => \s_axi_rdata_i[2]_i_3_n_0\
    );
\s_axi_rdata_i[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(5),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(2),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[2]_i_6_n_0\,
      O => \s_axi_rdata_i[2]_i_4_n_0\
    );
\s_axi_rdata_i[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[6]_i_4_0\(1),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(1),
      O => \s_axi_rdata_i[2]_i_6_n_0\
    );
\s_axi_rdata_i[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040000000400"
    )
        port map (
      I0 => \^q\(1),
      I1 => Bus2IIC_Addr(5),
      I2 => Bus2IIC_Addr(6),
      I3 => Tx_fifo_data_0(3),
      I4 => \^q\(0),
      I5 => \s_axi_rdata_i_reg[7]_i_2_0\(3),
      O => \s_axi_rdata_i[3]_i_4_n_0\
    );
\s_axi_rdata_i[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(4),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(3),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[3]_i_6_n_0\,
      O => \s_axi_rdata_i[3]_i_5_n_0\
    );
\s_axi_rdata_i[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[6]_i_4_0\(2),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(2),
      O => \s_axi_rdata_i[3]_i_6_n_0\
    );
\s_axi_rdata_i[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Tx_fifo_data_0(4),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_0\(4),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[4]_i_5_n_0\,
      O => \s_axi_rdata_i[4]_i_3_n_0\
    );
\s_axi_rdata_i[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(3),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(4),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[4]_i_6_n_0\,
      O => \s_axi_rdata_i[4]_i_4_n_0\
    );
\s_axi_rdata_i[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[7]_i_6_0\(2),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_6_1\(1),
      O => \s_axi_rdata_i[4]_i_5_n_0\
    );
\s_axi_rdata_i[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[6]_i_4_0\(3),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(3),
      O => \s_axi_rdata_i[4]_i_6_n_0\
    );
\s_axi_rdata_i[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Tx_fifo_data_0(5),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_0\(5),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[5]_i_5_n_0\,
      O => \s_axi_rdata_i[5]_i_3_n_0\
    );
\s_axi_rdata_i[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(2),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(5),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[5]_i_6_n_0\,
      O => \s_axi_rdata_i[5]_i_4_n_0\
    );
\s_axi_rdata_i[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[7]_i_6_0\(3),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_6_1\(2),
      O => \s_axi_rdata_i[5]_i_5_n_0\
    );
\s_axi_rdata_i[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[6]_i_4_0\(4),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(4),
      O => \s_axi_rdata_i[5]_i_6_n_0\
    );
\s_axi_rdata_i[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Tx_fifo_data_0(6),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_0\(6),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[6]_i_5_n_0\,
      O => \s_axi_rdata_i[6]_i_3_n_0\
    );
\s_axi_rdata_i[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(1),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(6),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[6]_i_6_n_0\,
      O => \s_axi_rdata_i[6]_i_4_n_0\
    );
\s_axi_rdata_i[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[7]_i_6_0\(4),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_6_1\(3),
      O => \s_axi_rdata_i[6]_i_5_n_0\
    );
\s_axi_rdata_i[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[6]_i_4_0\(5),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(5),
      O => \s_axi_rdata_i[6]_i_6_n_0\
    );
\s_axi_rdata_i[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => Dtre,
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_7_0\(6),
      O => \s_axi_rdata_i[7]_i_10_n_0\
    );
\s_axi_rdata_i[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Tx_fifo_data_0(7),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_0\(7),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[7]_i_9_n_0\,
      O => \s_axi_rdata_i[7]_i_6_n_0\
    );
\s_axi_rdata_i[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(0),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_i_2_1\(7),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[7]_i_10_n_0\,
      O => \s_axi_rdata_i[7]_i_7_n_0\
    );
\s_axi_rdata_i[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i[7]_i_6_0\(5),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i[7]_i_6_1\(4),
      O => \s_axi_rdata_i[7]_i_9_n_0\
    );
\s_axi_rdata_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(31),
      Q => s_axi_rdata(0),
      R => rst
    );
\s_axi_rdata_i_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[0]_i_3_n_0\,
      I1 => \s_axi_rdata_i[0]_i_4_n_0\,
      O => \s_axi_rdata_i_reg[0]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(30),
      Q => s_axi_rdata(1),
      R => rst
    );
\s_axi_rdata_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(29),
      Q => s_axi_rdata(2),
      R => rst
    );
\s_axi_rdata_i_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[2]_i_3_n_0\,
      I1 => \s_axi_rdata_i[2]_i_4_n_0\,
      O => \s_axi_rdata_i_reg[2]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(28),
      Q => s_axi_rdata(3),
      R => rst
    );
\s_axi_rdata_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(27),
      Q => s_axi_rdata(4),
      R => rst
    );
\s_axi_rdata_i_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[4]_i_3_n_0\,
      I1 => \s_axi_rdata_i[4]_i_4_n_0\,
      O => \s_axi_rdata_i_reg[4]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(26),
      Q => s_axi_rdata(5),
      R => rst
    );
\s_axi_rdata_i_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[5]_i_3_n_0\,
      I1 => \s_axi_rdata_i[5]_i_4_n_0\,
      O => \s_axi_rdata_i_reg[5]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(25),
      Q => s_axi_rdata(6),
      R => rst
    );
\s_axi_rdata_i_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[6]_i_3_n_0\,
      I1 => \s_axi_rdata_i[6]_i_4_n_0\,
      O => \s_axi_rdata_i_reg[6]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(24),
      Q => s_axi_rdata(7),
      R => rst
    );
\s_axi_rdata_i_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[7]_i_6_n_0\,
      I1 => \s_axi_rdata_i[7]_i_7_n_0\,
      O => \s_axi_rdata_i_reg[7]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
s_axi_rvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75553000"
    )
        port map (
      I0 => s_axi_rready,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^is_read_reg_0\,
      I4 => \^s_axi_rvalid_i_reg_0\,
      O => s_axi_rvalid_i_i_1_n_0
    );
s_axi_rvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_rvalid_i_i_1_n_0,
      Q => \^s_axi_rvalid_i_reg_0\,
      R => rst
    );
start2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F08"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => \state_reg_n_0_[0]\,
      I3 => s_axi_arvalid,
      I4 => \state_reg_n_0_[1]\,
      O => start2_i_1_n_0
    );
start2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => start2_i_1_n_0,
      Q => start2,
      R => rst
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FBB3F88"
    )
        port map (
      I0 => \^is_write_reg_0\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \FSM_onehot_state[3]_i_2_n_0\,
      I3 => \state_reg_n_0_[0]\,
      I4 => s_axi_arvalid,
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFA3A30FFFA0A0"
    )
        port map (
      I0 => \^is_read_reg_0\,
      I1 => s_axi_arvalid,
      I2 => \state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state[3]_i_2_n_0\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state[1]_i_2_n_0\,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      O => \state[1]_i_2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \state_reg_n_0_[0]\,
      R => rst
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => \state_reg_n_0_[1]\,
      R => rst
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
aVqOWmO2kbox0mE/FSHanEwKobOLQe90r+hmAo7nMLK+H7E7JJ1EWre9SQ+rgDCGTqGtAOcd2IYr
LnrfseYON6FXaWZqE0HNlTcO5g+Wvo7WF+LIbHDGPhQJOEC3FSFPFsOTr+1VfBDlhvp/6bDHeWgW
Hu+icfNGcKMPUQgfenc=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
o1DybZijQUNK+s7pVs010qjGCm5HEM19zKjMS/42O8MDzgi7b4P/G3+dpd1I77aC8iSEkJ6TNijV
+saU2J/tjzh5rJtpo1Azm2qjzzXLXe8DbTipJyIiAAevYgADjSQ1pqdLHiXeTyG6UK1SFkTtbmix
mR70qID+xjfSwomWUpgrQX2nVH3kzhyMIMCPSxiWk6VEddz8Nub8nEJJo9MeBzoreGokLrHEcFdy
8OPxftcYu0qhyrzFayUYgK9OXYM1kV5Lkcl/Fh8Bg8WIrZaPlOJsYbAcEMSuqTsJKsY4GPlUy9aX
lW8+1VVyKRG1e1HjR8/g8q/QIfPd//r/yQ/GTg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
RRjECH1hUuBwAgRdaCldPb2kBTT1oI+6s/r0yPmyiylg9NFpf0xsHS/vwCr8H8YcSaSA8jWUfYcz
wFO1QWJjsXWaFdszTZwOF3rqScb4Ncl2rq19Kl3yb/2FfSsNwONM1E8UH6DbpCph6JWRqesFSUak
xBtJh1zbE0ccEYtqgjQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
SsDTAreRtzfQsTKX5xmVyBU4PdmRNmD7I66peqVgSdEcBrG0ifJiliFTNK82WAPGi/43bgege1qi
SV1S3H91SmxWNs7nuKe5jB1DErprTbHGrqYmZ432lOmLFnNEsQqtJYzqQIGWEVVjR+1VYL1FqcrE
67KpzX4k+LVcy8Oksde2sTRkykQnjGHfdbs2VSwSwel/jOGztRgkIX2MvdNhXnPQWGZz6qFK5Txw
kEzKQT1i4J/6WxZam76vBOKvQb1qsnnLtcnJ74pc7YzGDF5q8vtakqDIVH8OZ0U2IuTRJcGX1AXd
r5UoUFnJXbTEnA/LtPU2sGiEMdlS+p0vttqUhg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ERjiV8Y4eTDePHV5K2Q8JgemkzXS4Al/8qsNpIHIx96bzs9hVwTlRyQSbz/ZROppp1ZBvKrxPWNJ
o/VuHR1FVmPPSO+H++FzbR/j6vRi99x6YJow74ANwYObUJb/KbKHbdNMkf1KmhjqJqjMzHOLM4iu
hdqENbzKVEze6RoN9T1+C4/vQg6J9a+GRF9Zf+RgUbaLGAGf6M2OmSV29v6jWdAP8+pG5D1qQdBo
19hHe8Vg+6rs51CT2gm45ONGhddapaAZSJaNjUa9Dkc0iqpfN6OGwgCRtMC8MiMddYE6yJrJGu2B
XExbeSrUFJ7tmewbLwnw61H+Yu1JFXNj8qQXIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MruDWeQouWio+4ns/wWveq++EhvDeRPJvtV9QT58f7ifwpjHAD/8Blv6tqERnEL91Ir8f2gAFKCZ
9S3zwEU3R5Nqae/hXFSQpiWgkvXeYV2wM0Y7wBnBLx9YW1uBk9ttk7TuQ9AWkAlkIcrteurSeg/r
ZltM08ggrfxtCLLttE7F//vG/n0GFl2stB1pO+/AUrCrJ82gAJLsRWPNxW21WBuk3bTY8Xw7LHeW
Oz3xvsq+YlGy+H9r5u/ErfGeSVIZzqJME5Rm+dTGouPW30HuAdr97HniBRat+EJ/gJ/DJGBLB33V
KaaIRxRLqGhqhJLRnRhCOjPRpNSMTsfs0VBQ0A==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jNEAlYRVlpiwqmb7RhgNiLSaSZNezm/jmePz56j6Njfz2FS77VVPe2hBgaoZB7R/0u1HHTnQNTtE
UEh3nXlo5MXYlZkqGrad8hFo8zLCbAXmPclS5j2SGa2y8Qc45E/81nGkH1GuV5uPJwkpCNtN4o6G
UXcWqqsLwwNEYTaU3xF6wTGe5fEnJjr50WU60D8D4sVR2dEAyCxDE9NMpfRs/tASyu6rOWr1PcFQ
9bH48S95/OgT83TEXIiVlHnWQWU1feRrBe1xYTxw+JwxrRXc6XCIJA9DKW5ucOwU5rRD/LPXAs5Q
oV3K1BvEKBj0WReM0/iYo8YMzEpZQ4M+FXYBZA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
MAepI0LtJ1S/x3AQIc+Z0ErOXLYn06JNnJkUOArh5w+6wzYi0VqM8APVSLtlQv5es20s9GtFAwZ0
ljjUQj+Lj0KpPg3fF5DyEbOk1HsXdzW72gFAO8eD00ka0lKqDaMbEX0V4FHdjVEIsMV6Qs7R8bFu
zZHBYf78zRPkvVeuzbPbbuBXCH3gWuMf+PS7yhnv8O7vzGsrsbLchQhCKDiAIJ7U7fEXLYVNG2QB
BZdySDCBLbfvQOBESpzjmo42yfC8Kc35fvS3vQIJbJ/xUlVWV8n57+gF2gAklGkyUtCBloYP7fZZ
TeZKF1swnvyeQPPhnZWw1E9k5RIrcwkZchWym2OQ3j/BLLAURq1IrMiHHfQK4KV5CL6mFbO7ekHk
hL5Ov6fmmSd07k1pe/W75L6dW8r+vkK3iNrhWYGEhKS3oEslBx0RFXKN32J2BrLxoedUQ7O6fE0Z
+7S2gt/XjTETd3nB6LjuaUlTwmYERe2hQO1WOhb1mAjUCUwAAbrAv9/N

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BN5gUd1lOhxu4K7douzWMmPqSDQ1N4wU2LiHlwJpc3sqMBLPrvSypiYAutYqHxJOKpQS+COa4yiO
xMbh+BgL4Hk8rkGPkNobbbYes0QNgArglJmUX/DzDnQEq2SH90NwceAUMZNfBYG5RAWpcwtwJAKN
od7ASb0vIEF6kvMdPirf8VtQlYBycc36aMRVBREUx5VhfxKydwp8fmkXSV69h6uHBxx3kEnLfDkW
YxwroBaxxq5ZctLkcKDDW6XOBpjSVFRTpuzUeGhWV4F1SJ+3BaFe5CGdRncH3ZFBkZu7AWPx+gzh
FIB2T0EghfC4xHD35+NJ3sQvmm4QCZFfqt+2kQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 6832)
`protect data_block
UkyA7kfNz1c1vy3gVkKlhTdrClpgnKS+wbdYSs0xDyY87d0nZXaR6k3157IeZM+16bm83KiJVr4t
D3OM4dbJ/SEWCThHpnJI5WNhn2bho/WHVaBliN8QrbhlndwwfvqikgKbv/AxjIIRlNniwFeldsr3
m6LOZhU46VSiJsWGeh43q2dIJztD/RLmDoduHp75SBtCvOZQDAuy+qaqHCG3Qw37E9xY9eVV+Ekx
Tsz2eX7SJdG8yD7FtDvTQACZJ/SHTKPu+KPbaUbCh9vza7VQpSEiJkLdq0qr3Jv7DrdWhvndanXl
mWJEhHpv2417fTpfZ+DtQ1SqhWVUukZ+g35EeQludMewBWixYaXcUMJ2kuTNgS/YVn6vfqVTM5ht
lKyEIriyqwyNOOhZfR87OagczgDh3E3sOOSKbgS+XTfzv5gkDBZBRELzNpabw8dHbwTlcNtIPMHz
Ho5pAGjmApsoGue8WAtzPZi4mgzFrIIYJ79voZIOtWKd/wp2SvZxXXHRWglnVwvn66sHE+xlkhFM
9Ll5oKBKxnYiCU+WRH0YT/85sBL4MiTrqc4B76CTINCZhG2vkUmXQTeZY/+p65d+qL4NK5c6ZBJc
WTkpWePYeUJRzEkZ57uV5Qg5+SteWjFU/0YHFGdsUXdrGyeHxBC5CfqoT1x2hu1tDpscTXcsvJgO
jgNeZbk+4G/xg2g7dv8GM/Ii9GiCopBIRoOUzC9HAdMqB5EkjQCjzigqqJrMvGM75dbbtMXiIBPF
F5pafSgSQ6EEBmTnQBDV88ecurW4Dbka9kW96go1ZNhnUbpgkiNsShwHpQEJxp8/xAuMpWtFT+HV
wv+xZtAu+5akZXhSxKQNtyftD1I0jbntlyHrzzR8NNoanpkET9JtdDtw5NXLD/IBaOjUtkfqh/xx
Spr/VzNOdre6b1V02EGNeV0VggDv7QwiqWygj2yDRCxzjo8xb1ZJrAdL2Lk0cbsRndTu1AKyWCSb
BUDDegE69vwsJShA6sY8CsRCb7RxszGFU57slI8z4lSJl/tb4Y/lMTbddbFVQt+yGtRPZIW7Bg/S
eYWpSNduY1zqhsaCauZ2Fcfs4Hycp9V+kWkEIPpNeiZZgmlUxLx7mEbxG5TSgr3uYNpDOhTmOsmx
PUuyBuncdjk8AQuUcGUD83z5KzobgOlr+c4XSTVjeDAtcs2WSa7PFLrSWalJeH+C2neYqy6liVmU
awwcXhRiJNK2bE4oY+mnr53W0ycy3UkTsEXw44PH1UFeDcXSEAUwvf/LWW45S8Daq5H5EjC0rNtf
1GOB9nHrOtqL3Ryste0kwsa5a4zM0EOYyaIIUU5kDkZC7SmglOn1x2DV6Em+Iu5qOIdsB7oMj5Z/
q/yYb2Ni/pZjwHnM75L37rp/zY34+OEzTgxCKXXtoROJYk8lKEWbX4Dsg+nZqmcV+egOC3JxCD15
Z5GiNSSJC5QqKYzSmAxNIvipX+g/VV7xSDJmOnRBKdu/B7MO7xbCpcGUaOSKdGzTxwjeiO5P2IZn
M4J/PbUcAaApD6Zxj8iOC0LJcHVYPDozkIAoZPdPxHLL1VpoeokoXvXBBHfCb5kALjhQGUv7n+y+
3R6UDUIen60mllCXX6XIUZ+qD+TorkBH9/+/n4P0r/eT4j7EBZVF+k1RnPuGfe9eP2NO3wrl3CDo
mY07kgjvcImndYVXT83hhOuGV49zEPSLH+958qXoLt3rlBM8a8BqnpfyWE5Pf0BYUaxX0GPaRnwA
vLqKuAsxuMkXtzshUa0uR/w00dG2SMtPEh03QnJloMDOzqwVlAzRoFuNoDymTIAgJ0b8SKD+62Ol
RBcfN+FDhT0rl1NHd/eUBHPzAaf81CNUg60c+NGRuqbU9/Igf+KGvr4XHgKpGItCvmqo5NKplvLz
AVBVyBJbfhRMQFfLf9ePp3l7Ske1OoLQNTfsZnBqzs9isvllb8JwlBql29X8LDalkRuu4IzcQLqf
+lGbAFYcrtvQsuFdpZmlS+CN4b76UM7NdLLr9G3dQ0W89pMUQY1P1sHuuHem/1expMcs8KApW6wc
cNpAV39dKiNa0OO8pxDfp9xPR22d43xPSargl7cqdfI3XtF6A/y9BssUQhBSlJnHP8/V3hdOPVXP
U37Z3zbyPeVKSXT7O7keDWoONs5BmWQstbwvFOEGFAC7fOo3f/dAhu7j2EDhnbW786mP98MYyFI2
AXreS9IvnACcm5FZTm20nRFL/dqu8FLl/lJN4w4JDMVpbsNCx6LtcMhS0HuP7s7/81rkGI840Bzu
eRX8ai7syy1fBw6dhts0qR01uZMl0/vo/zCLINrrC0rgBBLZcGC+xwIYiLcLbKaDD38Z0E59HGkb
rOehFlGL90hiKbnzfPxA7cuicCfoPGtsXhlhadoGdsMtps2bLY7QetItTN9fSo8cSYl5TeJLXawE
3hegDVmQeJhfnajBOt+zPjSUS1DR/vd+CwaK2JW5wkJZwqWH9fXf4alUZkF0BoW7Sup6oAoZv8+m
DjJe8l+CKnnj/M4O6w3zELjtLWn0rVSnek9FkA0flkLxTvAkbyfNIaKRNSotwjGdkZxfMCcbZYKc
Cs5ET0ekmLa+NGkUe+hxJ3yxSub4JvQqw6tb29nW/KE8xboaqxzeSQmKrStztmjT8cwyzjGBOIu3
lTSivWqFp2mXls/E2LpxLyGj/khMHc1Kp2QyX3L2XbkLXcg9qYZYd4jWd9uwIT47vlLDtS+kDvFW
kMsNKUEwaMT9bN6eCSS1OqTAfpVWCn/so++7VV5xwCZvtsuW+ptISD90LBzwOKsY+PGc1qb0u3P4
WkPqEmGI88cgG15wKEBMnkmi65v7kCHkZrrhywY1MD2sXAsfq/J54ryWiveN8BCzfvn7DfnkA2+3
3S5TNJzdeUv1JX7Hvwg+xsc5yOJksTyOiO/9P10YlLgtsPVvJpGC1SNC4xOQrJtwfDHJy7Ckzi42
t+d+2xozwjAiUY8DH/ViO4fmmJWgaD2JhNw827uWG0Fxxp08V99ed2UoNdP++v2KvCa/fK7bd3xP
pIZItSHQppCtwg+nsm7O17wkG501YC0rifQiiVX1AK37dou/X70+45n9GxUqRfKZLoMEcevPatxF
Bqgen2Ds9Y21r3t7/TLnFUJavz3+nyJhGGaqzs6jeuAK9JXdgKutqb4PAAbZpGpOiyvq7SrX3h4N
IN4rVNTX4OP5yXFavpkmR2U70+WFWdFsb5VB0tAGx41cWAbAiq5pcLIDLF4PFPS+OwkPWDNVWncV
bdKtfY3Nbf0VOgo/QacNTiyF7WlccLF+avpXxoRD0u9Y0D66JLNUYe3hy1ZwzAGsp4vJFgGcJxob
rYivxnksdKu0VOSzeLcdwqYv4QYkCYn0lErXfSSCFQGl1eLo629lYwCxMM+moD8MY0Svs9Yob7p+
0SRqlm36v7xAdiRxq4N/DS1J7Gbnc8pXUO95buJXBmaH3jm3/NlZHxNv1ecFlvV0WW8V+QHYk41V
u8AktA918YJLqizFQDUzkAA3JiDQZ4uDpotSvdV0ZNgo/Y7RAwYQX85qOjBHXrQMPuZOMFLWLKKK
+DXkR16Sv76HkN41W9cvd/xFm4K38foyooD5rJzFufgnsnykQbzSJjxkVefQ3QSAX9/9hx/MpYn2
MA+ZGkhWWRt/9LfJc1H7jzYX2H2mi/sfyvFpqhXcyhJ203nHqPsycRZvm+iAcq1zdk+xmo+IgQpe
qXagus5Y1aknNEgikHaVCfM7WJ0e+BDHa1fsdwG+todnL0FYn4ZZJ/LAyfprk6wHaIv2lmJEL26f
Ffloslf/t76DAFlrbfVKg882L+QVln9NGcr4vxhwi0BRhZF0hRY4cKFtTUzQVw6S/uMCrFbrpshU
Utv76Gx0efl+zPVJ7GnvyN+ypa7jZNgdaWykH/ou41J/9/p5tNP8VqqYjX7d0qpQ5CwU5wtR27hc
2tVUdyianruC64vXJ/lAMQmT5S631dsPBJ9RlIFmQqSFsVxzIpRVHoMUNvcNXWdeVP0vYOpu/6Lv
eAbdbzR1Jj69VLBOxRX+bKqeCFehW9kGFsms4Mu5+O6NnDXtANfgRzdtLrWCztoroqdOENhlFymR
alnKffzvgV7ur311XYbQJ5KLSNZvrvq9fOW53jXoQuIeqi64temJzqx3zeOb4sTRsbeYoJZ7jrJ2
fkWomuzZX40i5s7d4BdAsp8dKE77cnHHNIpa2MrqVH/6hCOvDEVBNOXLgVt0/HVSLxTl0TZpiGVN
iK8T3kSFTxmTEJpmWpWwiuDtJpTIEvVV7/geMY/x+6npKkLXdkB/K9J4dNvFhcHN65Bl8AGrWbwa
+caJSjQsZRGFDKna6N97V3oErCSHH1N2gHibeBEWx457AMR587eUYvQjPZS1RHHs4eJ2LdEssmbn
WY7A+89Gosvd0MUldN0iE50QgkzQ+CxXZGOvH2OX0Jb75BCk5ga9r9GiWWuVbPJr94lRJ9FayfcK
VUu+/vztjE0+e/l9m2T8qtPd56zqZiRRIZBjbWs8qoC8x4JQh71mF68peOPlKQBv+3d1Ip4TS9oe
3gIwcuYhAA3kkGu53nWaDuCQ0aCUIa4ysHtBiBMKFFzhg5gJf7RCDD4hfmZwqrPpKjEk7J+YSDaD
carMNPd5o1I/7rNVkNjorejYdAjhel9kq5fKw4wu1vSH76Llh3Vipq07xUj/0WbuYnmLK710toCc
CeNDl1C3r3ELY8ty5USa6BIRzBFQDtXA4qP9mfBOI/LoANpfEY/2bdkpxS9btoTiwqSn/aTbtmEr
4oi0VxxDA9omT1vByr+1gAartjpQdETSyRVHT+G8poWxOquYq/aF3IxDuLWas6V18pO5G7rd13Kb
S8GFRqkDiSVayRjmYtXl397R8DgLO8sfv8MvBU23G9jsKvVAYXRZAYfKXzdoKwx4GgdN+J+6FW8p
BIg8y3YLU3FF8sxbNU1UQbNLBHSNdMQq0LC5KHcHVw3ibTxtZxdVnPaWEBVjancjxE9egGCGkUoi
RskhCGL590y3zH+r6YGM6jaNt5KQL+6M8GphJ7MtrbYLBC40+dMrOMCQyExsW8G0MjkpmVh9uQb8
4nOxjyVLlRY3t3rMLDHL/n/HBK6anGk8Py1C36861quwveseQ3ig6sI2amYyk4sZaIrF/M7aMHRm
tHFYYzyHpGduj6YWOuH7hqMZLWrX02G/VJDP05u7N8fgNmlkDpkWwWiuCmgAKurPhwv8k4Bnxv9S
ksGZjvJWCJoXiO0ec2920p4j+f++EnHXpS29eRy6MTxrJxwdM1Kj7JNc1dFrGT8Ynt749gWNPSxw
riPdDsPYRqHba6aDU7cn9aeAckPfXv/q+WNppPXqD5oJwRRQfyl2pyDhuqj1yvRGtavZ6bfFGxNN
Q0AjWHWCWrOpc28q87HBVEAXsU55+sNoso7sayTR1nzEzTyquXR4JUYGsJF9qHVQHjxuj7hNSooP
MkNygM/u4StUzWY+rZlz+1SgzDmfvvsvTeX+Z2IdDZIrjGNJwdtb/k1pSP4kCFlIr9VpytQsxSFA
d+i1D4L7lxWDZCmvbz4AZ2C/zWfUepJIkD2uehfMpXg/UhbHZLKjZjkjyLuPyhK4BDsZeR0oXcPV
QV2G232wbU9s6uRlb9UtmWx9Mv3ymHNzWS1YeglQcp46VOnq7ibtqKQ7TBFryBkIf4Af0zLGaK81
MtOxRLGwdDxTOBsU+5iDKXylDgMjuRSzqmIN1zC27o/TwlesKRQvOB0ulkrXVFGCqmZSHlryHRCP
jkJfIArNE8lboZPUcKLvjllocImB+IF1JAjnCi3KnXSpRnVFmn3HLSucTElwzgYdIWzkK8QIkEil
MwQeV0z5N9sSiTBPtwMtQrmJ1VRdBA0Kj0ab3XA3pnsuCFT8QQf0NblpFr/pk9bgxODMFdRMzkRv
3UQv+jekgfVw7xFoVnKY6QNHh3AaeJj1p08wyV2q3TZ8m0wCvDRNpV/WqvSSLCpErOWT5S2Y9u+P
s1MQIvUnYuopYTNpvoYD741Y2Pyu8OHBexXOcUB7nxzEvrnyabA49fkC177HSEJ5vi9oIJ5FZKCh
tMIuTvFImuFSlPgYaKY3ke3dnEyn2jM4E9DaMOYUtaIe0lPd4zna2vuVsBUXBSEN8rqpBFKW4Wms
HZQtg2zrNq/C9fJE22N7xepMYtc1MvNXAQLE3rwTwDIaF8yCFdPD1wZ4SkDgHvtQX0yDQhzwl+T6
RhcPYXQVSJSje8kq5JP4DCAEZgtFQFUnWOq/V5hqM8wjj6cJ3zs8PRqwo53mr+ktaOCNcDydFNSv
BBziOJnn/zQmP7qUvfLXZtm+dvlMaffzqAvIZUjrhUC6Z03NwiM7k+voqHpyVBaygX+YUlq5O7W4
83L4vgGiaECsxiouGdnNi1RCTclO4pZHDSw7g8yGFnmAd8gpkCyxdj+JTwswdpbexmOtSPTV/9Ce
9Dvi0Jomle+Aj7MSMh2BnS3GQ4vNhcjtye2n70+6pYSxUMUgK/dUypHksK+p6t2q2xXtRjo2DRVl
Kv1e0FLQ25WRC/5q2SScMt/i4Grf+PwcBAOnryDaEVeY76SdfSSbxBuTu4TYGlD+DEv3rBPk58tt
zS4K76IdhxMupukX+/jjav+sDO8HyKI98vVWRbHQxwVBLcyCW0iKyMF3jnc7nI/TObMLBvPSFMSt
3b+xAsOFoGT1BJg3xKZA3GrTof75MWglVISMywyZWMUE+YxLfXkDin4cJ8h6C4QC7qS82OS8d/gP
nczsriGTwYVy/R+nG7ExzfmdfdjCjeSAt0pI+PtOepMDAi8FQC7wrndPZHRV8Rm59UGDHccguUd1
tbCvfMMyaPQQrcYDa1cZ3VTkNojVJRr/qY4btqShaVTtiNqxQOi1scTUwX92nW7reoQIw12NESDS
Jg1op41FZIYGRm9loyazvq9ucPZv5ABWCNZvQN1TmtIxPykv8RIaHryDjVWWELALUWwhSUlmspru
O2gyjK1B/LsxQteimZEtlZofU3tcIRDD8Bh4chzWwYRpjhBejsurnyF+aRmvY0TMy4mQuSMkdZE5
JrI+IrYoA/u7XlyRqeSEeh9lTJF20WdSMJzAubaXW1UMz9wJrtLAq2TrF0gBx8DyN/F8/0fPsgWb
3VqalppoishvQy8dLvoayzPUfdAW5UhQdie2oycO8oJyZA8qxoyWw6MVY7yhUrUjJcXo7umosoyt
+MTyomb+7/eEPvm/mpeCxlvbAzJ614Tab1R4AvnlgO8gxBMle3+iUKniTazcZ9tcMmN8D8aMo3V7
hB74+OcX8oumiDC4y2lvnTLMgHW27y/GKcJNuYZRu85bfBFXTREEgxh55lSlkF8lvAY1/mPiGpBD
vO3P22noRIQ6X2qFdg4AWcgsMMCHJVqYhM9pVLMxNbiQhmxuQVBgn1l+zGc7+3vY+/7ggWkxgd7F
8tM2qyMmrnIBBn+JxsYl7w2cB0kzEjWE6UnpKy1NzNSir/OVdP8qZbX9Th7LtqAaspNurW+PP+DV
eoa0SqblB7WP43y9Qac8m6+J7zDcn943leWeqcob+DttgqQ8mH3yLlDea4ljOXb/S5kzVgMN+XSQ
BpQYKEWj6hvQE8EntWu2bDaBGnRaxxaToFNrc0E2VEGDTzkCSZosc2nJn5gPAgp0mx1cvwXSWGEc
81+Iw7lpKEm4cuax2LPS56R4YxtikaBPLaA+2I5LTFKPE1CjuyG34eFhM/rfOb9CIG68It7OvUtl
5OyYxMMcRTBoA3ejlsfAO1vyvKwjPkR12MqXA/9pGhvUoWoFAr0zBoLkLW8P0A3a/08E5Iu9w17y
+fatvOWzWG15fTu3C3dUSMzF71QqJbpHJ6QixRVqgFsawKyCm5HGjCYxfM1e/qp5A3KbcXJldxaL
Fj76K4OxHs+9K+VCfmNQC4zBEnfTErj4UrRtXYp5lSio8Y1cnrccSlD6oFuCnklBg8OWkxrTeEUI
1pDckkvIWWM/HNFGjWzmF7hecWI+H98B6e/67HVdEYgOoRF8iZeZTDGN5SybrAXJZUeVnHi4xx21
TGCalNVrEt83t4Bknj/f8skdsPHKhDhmKpZm6AnN+zj3pBqwtob35p5qs1S8jMjZrpSh2fET1ct+
s6LFuoTgi1bk+oZfBXm3A6O8X7iZauIYNKQtOd2zWGpBEMKtRq0OJ1Z1UghPyrawGiFYB5MBr7gI
DiHp6LKVyLcHnUPATqlUUxpQhs/bc1iFaYhANT9aoZG8CjG3r13NUVMqGChzPRZC6d6qnDEms09O
aoM+qXldKCKHGT6vIJpAxfPvsJkunGwuOu+IH1VCLZSSiUpHtFlj4ONCTUxwn748AIntNB5/inZH
BC484W+Mi9hnSCvZac5u/rxFCM46KMCcy+8pHzFhy6rdxhn4FSaOqd8m6hZ0rSh2Nfc+k891/P7O
1ZBFrkN5zpUVMRmvRk2yLisyFWR/hlfbd9VlB1GlfPSwbbeSWb7nMTvQCIEZrB7QrWJNtqnceWdF
IPdoSZvN15zyFVK9ModpYsKwcUfieLSSfRxXz3RbPyVwARd3KZdMHWp4afXFbnAFYm0xKX5Njuz8
dT7w4dvuxhefjg+u3BAoSysmE2jj9hT+4skRIrl4XOPY8QRhfH3ek/b83wncjXUXdMKy2ykctKQ4
fT9nN8aR8XSsLn6k9YDz6XJLnAa0wCg5lX2CXl0JR8DvnatfMgDEPvcsl2Pa8bzcUn/hthWdu70q
Q2oDdi01fSjeSBZuOvQucgl0lF6kzyGP6phsrMSv4/P6aKTR3yn7PlcB/JefWs/Wz9eB1tSnoNG1
ldTVF13Auf+OJ2dd4swpbYWjkZVMVMm22qnYpfOm/zJ/8ukLOxARJsU8OZN2O/cO4ec8HRMEz9IN
3IvADuq5wyThU4zVjPyFvakykqzMXWQWPYSLjIiitfG3kBBHpv8w/Fs3z6N+2l0owxNRJk113I4i
liAi2i30NNNbeC+6OCvyejhStvA2zA/9xE84fHY0pDL4iJxLeg0XTAfPiploNRdfwk65FoatQ36j
rpDUDRBZqXdA8PwsM8IjtuTMC4AIGmI/EZVxL8XxmUWN/DUtSOaR4mLAEyKmjHPX2Q==
`protect end_protected
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
J8hsXOmRB+1guZQ2Nk0FZtLfh0P7QqEmRQcydlibT4v+ngXD7jsvCIEtJxcHigapAHqwoJaC2icx
wq4NBXaaQasGuZhuyNe/PPpECB8ZuNqGrDCrJk0bbg9Xn1D8rIa7c+APa4oE8vr1M9Hu1SP/ZhDR
lHpqyiE4WDAnEzbwQyM=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
i63XFcrth7UMoNjIDtJFdvGg204MKqP2xKW7VwmSMHfeqk2BaemK2RTrTWPOn7C3AVjA+hTK4rOe
unOr54b81VJDRu8VjCOcuyAVp7FwHRazyh6O+w0+2qZ/ITwpiQMvYN5PSAxZXf4otGqTguW6o/3u
BF159CigMrxWBpLAfCMh8HhjAcZFlKq8BDFWpRTS32VnqkUHr5zaovcuetRE9KYUPdi2iipUJzL3
c2YeEdGBNrXlLXJkUm35AJr+p7hYldueR7RTJJ0zcjyoUAElJTrIpLxxZI3OK2sEsPlq4hySV/3l
QcBbYMfwy09MlwTkU/pvtJsRxhQV6WxHq7SXxw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
RDQmlpcaT+HCd+1tYKm37UnwpPYv6X4YlDG2Ak6rJB9BafLB1qbTwItkV4W6M/1mgHOFS6ktffjn
cSIQt2i2Q5GzjNDarglbRP52NDHA7eaWQpIiPXnsDVSHZuYgzVLhrNz7LJ34j8xHOTsmdkLVjLlQ
EtV7DyiCqgJB2DKS5mI=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
K55/ElY2fz8rbuXXIoWjQxQ3b+VjopLPosX7f21HYlq1rpUzdKgjFt7ObQAbQx1YiOc8f9jXuM/m
zJBJTpngc6Qx1jpk4EUDFi2XNY9sAl30rz3CSjmOHJSQD3p8Ie3KdFgq/XSfxovcLGUavr7d1kOz
oWVSfP5Zufwy00wMgQpmlNFjD45ej6YaDWVZCCWEqSFAXFk+blS+0sfi50w7tcCEKgUwIU7mL2P7
AH+EdKUOqod5a7gdOIL71g23WA48QA1IzP2AcZYi1tWYwqm7jk4wiwxBEebeRZq9G+iOoKy1OCZe
WXQJke+ZnUGrSPhYdOreFVUfDPVT1ZUz6Qtvcw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jG1/RLqdb6ZvCa0CQPtlVwccI9kxjY1dGK59oHdEH2FJRkgAHZdDHNNysttliSit2WVZoA+z+WUK
sK8H2np17aGy97E/8N3IEQT06O5HUOlFY2gIeHRxwH5w/Hti8yl4Rk7Qi+uSLSCczFYOj8Yf18xA
VhHKm+k5wH81YevXTNvuT2x61PlfoPXX5n9mpGMFk0YLHucSW5y7GzkhGi/KXUhMA6QyFcLEaKjK
dMSB/BjkyqmL8sRXNdUeMVtBtOEtRBJd9RQ12yOExNLJ5uZ1dIZP8nS92kBezXuJ0E+bj3ty9TK6
63fhd0isCmFhFvYcYgABurHjoSJfzekRFPwSLg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WuqFbvQ9JrQcMxwtdgJ4DcdxQwbZGq3I7qgQS3edaltTAODYFwstPsyO7J7LQlFdCuZQKRlSgqHf
+DqlZ+vyt1eprUTgGrdUkhClGjO07AFu9v9qANT+vXY9YYtit9bByGCkJW0CYCuLK+MiuJTu/S0k
EW5iu9/nFRQFbESR5a75+S4IdJucZmOQTCwx0mnyJ4zK8Gg5amcBzq6p8L3hulVbD6Lo43Pg/LJ2
EVV7wrcR0F2PkSawbHqsUiV9IaLKZSUIoo2evpKc0kY2gJfHuIOxM91wfaReDgElF29R0+PBs85g
ssYxK1G97T5zcY367N/1Z+pIwB4ASTJaGG89BA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
f/nmh0AZcA7x/XphJkLLgcY29zKD6ZcVJTCGpuke4IS7QD6Io+BjDIo2sZo1kgLDhTmr2XhaMLyn
UQtXksvxeDmxIvyehpLc8qOSAI7nk2+s1WcZNgI/+KEt6CKoabIZMn+OjKoUb/aD/Z/9h6uVN62q
KGZ5a5e46ZiWZFZcP3QsA1zRSI7c+pdglcBUa71VnIy0dY3S0wR66do9hB5ugToJvKEjRQJfn1LP
O6B/pVN4JjMoE6KQmEvu8dRlgw7igp+Lv/htZRh12MpFiZFyg6VeG2gasx48sWZ1SjTxhJCr6TbB
2rnDn9kJh9LMhRl+GO24cmbKWTfRx4bGAuBDDw==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
sB6M6khQ/uuS2NXGvtnXy3EqGL5kDxMyFTIXCggphxKpYAWUro0jIYE0zHbgjn1Oct40Ig68YDad
1/V7bzQ+cBlwR7S37v9BtBy/XCeiqDOkr2QvhfPPcXMkS2tUSeY1pbXzETna8BNNh3jHRd8rBdvq
PKRBKnsuhBk7Aeawcj1VK+2KiKefeW1RIRlsU6sSoXcLSQK0vDLokJRdB6ysAvTYfCg5fy6LvCVu
kTYDOfyUkwr2VDOehRUVEKOsypqWQ0uzDy5jIk1KWUZ6LbQVB4/sBdO738X/rYpnlFJxFEXKPXWY
OdzxooePGEqXl8oI95pJyjzk94PgF2cXC+2t8kLSl/8gofQdLJhQzznjV3aVZeh27pQm97IPpNB/
lF1jGZZZAEMpQIn+NTtdBkMJyupUZjgJ2RK6Ai4UO1dr5p8Vm2eVv+3mYuW7+tJnOo6TZeGFasai
HeL5+WGyyKwOFKquEzu3cGlfqdX+W8lE6mFnAkA66KSxjPZjhilqNlya

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BkAOY1vsnAkqmm0eEA/wQWzBEMMfBuZMsoF+54mHrqGjQXAgVNcmruXtKEro44M5oTDZxv6OdWjd
/GPH3KDONusMi+v/6s8ivcJRYiXRnRWRCzR9FrCXFZON3/nDr9uMpjWgeR3DLXkKYguZTSq/RYdz
bJMZr+/CcNTfonh40oBQ6/qIjs5F262qKazE06lqRXaW7VVP9+rFFsNxl+aRzUHgTNxWmcaE6G4S
/l34hKNV24LrDcCdi/9klL38F1Z/GHc7ATT/zRxvtRCVdH4zoRX6M0ECVj4217qw40D0Z4TwLIK1
MX6ReYydDMgr/U1JEiIbYwmpUWTHUyRjMLNnHA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QEw/0/xhteu9TssoDElm66gUloAgiCJvDezwNuv7k0sJQid8NncR0r1l6ZxkychYUoQIgIrzJ43F
dpAaEVEPuPAU7Vq1wwItP/+9hLDTifthzGvPGAu/ZgT9hSLYRGE6iQXWJPzeX0k2g5TAsSIpft2C
q1it5dV4LlvRhQgKaGbvvldvsN81h+1AMIa32VghTOVVcq+HbmJ44kls36GWHHIFum24yLChQBZ/
zZ15NSFj75cAhUIUb5UNr/83yqSPVUaPfD9g6ORatQ4NSFIyZsTr9HeAxrUTtnARutR5xmKGHqIC
xY5TcEzmIEjRP+tyEwyLp0WPR46X6OAE315aig==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PBU3IOumauHboJhMX6n/GgGMXEfI5zagnBupJTzHvLesjYPgWCo3FASzjBVtdeFbc01Y5F/hDtQ1
yIiq29KUYhA/aseKQFDG7y3wJDjBKh6aiZxQVth9NhQGR3AvYd5DYqTzTYnjOt6I5FXdP4IkH34J
HPbX5LBU/CoIf7kavZbOku9NXdbwzcjTTa/bYERzbK6EzyaLEhiM7tfYB5h2V2wjueV/wHZCjbno
Q5jN/Wdhu3obwAwJFSXqzAsXGTp1rrDaY0n7tEVw4iExQCW4e5XBAZ7yumgJRwG5kgDCZOtyFHh7
TF4a5WXuz3ZYpsHWbndE1aBvu+24baZZ5mrZ9w==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2288)
`protect data_block
nkOO4VluluKyPCCJ44uRDMwLX2Y15G1AcDXcSekwMoNK2BN/2w0H3iMBvlGPNn2VhlYPen8EW8Td
S3vSYCLPa8tUionc5VhCWK8cpG2ea4tR+8df0N24P8RT0G3485LKF2gyYRJnT2b6NC1wBllbGrIY
jooePeWAp1X4wKc0SoLhWWUm4DvrAP5Z+xVrF+OCsG0FUre5KH2Gx2YJTTbo++5ZC9LQ63C4Z/vb
QGVVfZMaPZDz+yA67rKLnGTQAfvyOoTTPtQJyh3IPl5Av8YUssGAPTeDDFpASasqISxqzh8f+8eY
hPEqtr+7meMuIu7a6qaoGbohFQkLTwZRb9mR0NBtDm7DYAglmQDbi4AYjGNXLCI/C3+zCcR7vC8J
3L2ckFTEGqOiolY4FJNqGu2tdkLU4J8pEJT2IcEgoBEJSB2BntrGJTR7c2qFRoAnnkh7Yl5vREK/
nzJn0elsgTY987N09zMNZPVjn2XHjKY6LjeG3MEoxBYCNEhBTPD1Rqo60XwIf8Tp+yhE6gzp/Td6
0cWd2QInbFRq+4QSdzLTIreoC3s+3KRD35gm36E6NbdkpdVc6OkFL8t0r4LEhotAUlGNkGXzWbg/
dUaCaG2bpAB2VDcjwOG+GHirGX0MjAGyQy4mHV/OD98OQvKa4IE8ApzfnuoVXquggb3hoLI3Q4/F
T12YoSJQDIVjiDEq5o4iG/r+mn/mxAxG0RIIt0/E3aYfXX9Kn9WAhMcgWAFUFVDDfqQUhifOQ0/C
jp00DVWvZd+o+z0LJXVIheAZNDkn7unYxR7pXeYubJYH1hcxEir88Tex/kwcn69L5o5oft5Q7UzZ
yYm0lOG9pTJ+4esqR/4flbr9y5BCs8pD6ziZql5GHkXm795yX0SMqrwEPrcjEO9AfBMdRHc3bgyN
VFbGgk7zD55YHTKb60ZXpFAsjz1fGenuRHIKhdk01/cCA0YBvTQ7XwqYj1hH5g0c1FyiVdt4qCJq
DiTtFwMTGO3SUWIL2DGQWaPW/V/Q8NVseJsYIGl2tXWI+q27knHVN2xxols57GZ4N3mqhIVsjg2p
AJeAayQbPfWkKmM1pTtKd/atzBPidOjinOTCVvTNSSG49HZxlB0ZjXTxhge/d5Ap+SJS04sLCYW0
qD4YQKvA3tD9x8RMMNS4tFv1ctfYvGHQjYcUOZj8i4+R4DIDwYp29K6tQCddenpTdFEM++vJT9Jn
alqgQzXh71czibBuR1WGL7WggiCvfAr8aDsHeprkBvLfqDGV3R7NDb3YafZyyTNAYyOakaln4KWe
cN3XoHGXvdFLy4ZYQREguYkZOAlTIMt+VCR9pprqUnGVyYdSGLm9VW/F5ew4tp5lz+kdIyHz4nE7
fd+Vd/A8N+2tyka4xVMjRb1PsIUBV5dFcQ3chZKWS1ngSBupizZpWEXWfmcMX4OwOqtIZRt0GEyR
4qJEABYfaEvcsBLMySLcScAVjNc7s/hNxn9YnpbvxFF21VjIRoT6UN7F1Q8JYvZ8TSQDZNM+KNB2
qDwwCO/LwRelQWuxpwG6AMpFZvUblUhUJtLBG4UefVnrPClYKiNzKZV6IsHigUOMuLMvrFkjiCYy
O6opmWHNynuQq/fFt2p0w/bgQ12PTFW45V5jjpoL3iiKhMpjSNiWMXVeNO7DWfwRe82Q48kG/nw7
vQA/jzQO7nCOptgRUhrP1s3feRYZdzBGy6cSTDAQ6KB1iI9nBZ3p7D8nicTsLjl3U5fRUGblqaw9
5Ed2d2soq7VriGzebMurJnp1Vi0fERHr0wD+c7r28dgUTw5av8TsgNso8N4eNfp1opdZx9wWIj6B
/IrcBmYSO9f4dN63VLW0+Dloot9Mq6rkSXek7ZibFZQpvPMzM5MP//uGxw/2C6pH+xMVl1zKo2j+
m/tMobWOtH4HYQYTGQJXcsgmSAUTLVlCFCreHboSucMT2eHQU9dS4Eq8giylcX+H2DOWOVCjfL3e
+ehqrYbYCejNHIoRGgyKaBayH7KOiiXELLQvfPqrByo/ftUytlntLvlRoY7KvZi3BjhjV/H16n2T
yxGc5dO37hDomp9PsU2UKLrLuVU5TSaLR1vPrq4RQE8aOQwEAxPWO2yeeT/0SVOik6aDFBcaI6Zo
cdjbabMBqeAaRD6Wv/dkX+P4S2p1Rk2i4yA6sGHpeOLSJhBFsxCO5wqLzNf04wEFKtGkUmAZ3xmN
Lw9wVnCnPfHZL7wFEirfsqAmI3kz216P2tBuWq52aoWzcsHpnWr9ONWU6WJglfhTEsO9JZ0r/rOA
Nb5e5gWv1BHT2p0h98ONkW7vE0I6lkXldj0gNQx9m32fIo+g1zJZ4sKJvzfMCvlO5+qFJkEzTWHd
MJTgO2TXMhYUXuNL/d/Kqys2x946vlYGfXvkFsgXeoOM0yWk4dk3Ce/q9MgYh2Lp94PigdyZC07P
yDT5NIjeiJUOuI5F05Gz8OrqQ8yc76/oLUe6SRY1V3UhwubVGJJylHdpk3PwGhJEG9i13QgL4HIm
L0qgui/NWFMZTjBmyqR46hOhiSOJd2jAWf8D2PByibmigpEKmxRZsxvyGdBiB4XtV60PW+LkE4JD
+9n0hXx/JF3s2BwEMigjgb2mO2SgTg89dgTKNb3suI50P90BmZ9wiUglacXWgvdcmbHBXqokmCMk
71W/cAtwX8e0gOQTKnVvm9dIdO2zvc3G0bGwi+/45jy5beLyhfxygC4kGqeVo6eXG853xSfvNKIT
Ns6Uh8WpIzYgkhGrzqJw1c940MCts5d+tn0IfK3U0q9ENTzmmLmWjsMP0e5wRAPgTZLKfpck5Xxp
NPUvk9/nBKlbpgRY6C5y0m7qkHIZDI/0FtpDZN4UxcfhX0+4RcHZMbsrJxXu9gc8LzoybpjjfXBh
qnm1LnNjEJQLAZ4mXgBgrRBXcyBMU/5yZZ+SfqXUIa1neC7nGeQnSTWE7xJvZQYIWFp0G/5j9AlC
juux+mKQ0mvJu6JUdHB6aJfaXjDREn27JaUaws2fm9wM8TcZ8OwD2Gk7L0j5lmv4YpogGUk6wR1j
0ZW02KPwSMQ=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_lite_ipif is
  port (
    p_26_in : out STD_LOGIC;
    Bus_RNW_reg : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    reset_trig0 : out STD_LOGIC;
    sw_rst_cond : out STD_LOGIC;
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_IP2Bus_WrAck20 : out STD_LOGIC;
    AXI_IP2Bus_RdAck20 : out STD_LOGIC;
    AXI_Bus2IP_Reset : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    Dtre : in STD_LOGIC;
    \s_axi_rdata_i[7]_i_7\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \s_axi_rdata_i[7]_i_6\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_i[7]_i_6_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_i[6]_i_4\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    AXI_IP2Bus_RdAck1 : in STD_LOGIC;
    AXI_IP2Bus_RdAck2 : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    AXI_IP2Bus_WrAck1 : in STD_LOGIC;
    AXI_IP2Bus_WrAck2 : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \cr_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC;
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    sw_rst_cond_d1 : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_1_in13_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[2]_i_2\ : in STD_LOGIC;
    p_1_in10_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]\ : in STD_LOGIC;
    Rc_fifo_data : in STD_LOGIC_VECTOR ( 0 to 7 );
    \s_axi_rdata_i_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]\ : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    p_1_in7_in : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_0\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_lite_ipif : entity is "axi_lite_ipif";
end zxnexys_zxrtc_0_0_axi_lite_ipif;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_lite_ipif is
begin
I_SLAVE_ATTACHMENT: entity work.zxnexys_zxrtc_0_0_slave_attachment
     port map (
      AXI_Bus2IP_Reset => AXI_Bus2IP_Reset,
      AXI_IP2Bus_RdAck1 => AXI_IP2Bus_RdAck1,
      AXI_IP2Bus_RdAck2 => AXI_IP2Bus_RdAck2,
      AXI_IP2Bus_RdAck20 => AXI_IP2Bus_RdAck20,
      AXI_IP2Bus_WrAck1 => AXI_IP2Bus_WrAck1,
      AXI_IP2Bus_WrAck2 => AXI_IP2Bus_WrAck2,
      AXI_IP2Bus_WrAck20 => AXI_IP2Bus_WrAck20,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(0),
      Bus2IIC_WrCE(6 downto 0) => Bus2IIC_WrCE(6 downto 0),
      Bus_RNW_reg_reg => Bus_RNW_reg,
      Dtre => Dtre,
      E(0) => E(0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ => p_26_in,
      \GPO_GEN.gpo_i_reg[31]\ => \GPO_GEN.gpo_i_reg[31]\,
      Q(1 downto 0) => Q(1 downto 0),
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      \WDATA_reg[0]\ => \WDATA_reg[0]\,
      \WDATA_reg[5]\(1 downto 0) => \WDATA_reg[5]\(1 downto 0),
      \cr_i_reg[2]\(0) => \cr_i_reg[2]\(0),
      \cr_i_reg[2]_0\ => \cr_i_reg[2]_0\,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      firstDynStartSeen => firstDynStartSeen,
      irpt_wrack => irpt_wrack,
      is_read_reg_0 => is_read_reg,
      is_write_reg_0 => is_write_reg,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg_0 => s_axi_bvalid_i_reg,
      s_axi_rdata(7 downto 0) => s_axi_rdata(7 downto 0),
      \s_axi_rdata_i[6]_i_4_0\(5 downto 0) => \s_axi_rdata_i[6]_i_4\(5 downto 0),
      \s_axi_rdata_i[7]_i_6_0\(5 downto 0) => \s_axi_rdata_i[7]_i_6\(5 downto 0),
      \s_axi_rdata_i[7]_i_6_1\(4 downto 0) => \s_axi_rdata_i[7]_i_6_0\(4 downto 0),
      \s_axi_rdata_i[7]_i_7_0\(6 downto 0) => \s_axi_rdata_i[7]_i_7\(6 downto 0),
      \s_axi_rdata_i_reg[0]_0\ => \s_axi_rdata_i_reg[0]\,
      \s_axi_rdata_i_reg[0]_i_2_0\ => \s_axi_rdata_i_reg[0]_i_2\,
      \s_axi_rdata_i_reg[0]_i_2_1\ => \s_axi_rdata_i_reg[0]_i_2_0\,
      \s_axi_rdata_i_reg[1]_0\(0) => \s_axi_rdata_i_reg[1]\(0),
      \s_axi_rdata_i_reg[2]_i_2_0\ => \s_axi_rdata_i_reg[2]_i_2\,
      \s_axi_rdata_i_reg[3]_0\ => \s_axi_rdata_i_reg[3]\,
      \s_axi_rdata_i_reg[7]_0\(7 downto 0) => \s_axi_rdata_i_reg[7]\(7 downto 0),
      \s_axi_rdata_i_reg[7]_i_2_0\(7 downto 0) => \s_axi_rdata_i_reg[7]_i_2\(7 downto 0),
      \s_axi_rdata_i_reg[7]_i_2_1\(7 downto 0) => \s_axi_rdata_i_reg[7]_i_2_0\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg_0 => s_axi_rvalid_i_reg,
      s_axi_wdata(4 downto 0) => s_axi_wdata(4 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_filter is
  port (
    scl_rising_edge0 : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    scl_rin_d1 : in STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    scl_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    sda_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_filter : entity is "filter";
end zxnexys_zxrtc_0_0_filter;

architecture STRUCTURE of zxnexys_zxrtc_0_0_filter is
begin
SCL_DEBOUNCE: entity work.zxnexys_zxrtc_0_0_debounce
     port map (
      D(0) => D(0),
      Q(0) => Q(0),
      s_axi_aclk => s_axi_aclk,
      scl_i => scl_i,
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0,
      scndry_out => scndry_out
    );
SDA_DEBOUNCE: entity work.zxnexys_zxrtc_0_0_debounce_9
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      s_axi_aclk => s_axi_aclk,
      sda_i => sda_i,
      sda_rin_d1 => sda_rin_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 is
  port (
    axi_controller_0_interface_aximm_BREADY : out STD_LOGIC;
    s_axi_awvalid : out STD_LOGIC;
    s_axi_wvalid : out STD_LOGIC;
    axi_controller_0_interface_aximm_RREADY : out STD_LOGIC;
    s_axi_arvalid : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \AWADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ARADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wr_data_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \timeout_reg[13]\ : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wr_ack : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_bvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    s_axi_rvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    empty : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 : entity is "rtcc_axi_controller_0_0";
end zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_axi_controller
     port map (
      \ARADDR_reg[8]\(4 downto 0) => \ARADDR_reg[8]\(4 downto 0),
      \AWADDR_reg[8]\(4 downto 0) => \AWADDR_reg[8]\(4 downto 0),
      BREADY_reg => axi_controller_0_interface_aximm_BREADY,
      D(7 downto 0) => D(7 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      RREADY_reg => axi_controller_0_interface_aximm_RREADY,
      \WDATA_reg[9]\(9 downto 0) => \WDATA_reg[9]\(9 downto 0),
      clk_peripheral => clk_peripheral,
      dout(14 downto 0) => dout(14 downto 0),
      empty => empty,
      rd_en => rd_en,
      reset => reset,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      \timeout_reg[13]_0\ => \timeout_reg[13]\,
      wr_ack => wr_ack,
      \wr_data_reg[13]_0\(13 downto 0) => \wr_data_reg[13]\(13 downto 0),
      wr_en => wr_en
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
J8hsXOmRB+1guZQ2Nk0FZtLfh0P7QqEmRQcydlibT4v+ngXD7jsvCIEtJxcHigapAHqwoJaC2icx
wq4NBXaaQasGuZhuyNe/PPpECB8ZuNqGrDCrJk0bbg9Xn1D8rIa7c+APa4oE8vr1M9Hu1SP/ZhDR
lHpqyiE4WDAnEzbwQyM=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
i63XFcrth7UMoNjIDtJFdvGg204MKqP2xKW7VwmSMHfeqk2BaemK2RTrTWPOn7C3AVjA+hTK4rOe
unOr54b81VJDRu8VjCOcuyAVp7FwHRazyh6O+w0+2qZ/ITwpiQMvYN5PSAxZXf4otGqTguW6o/3u
BF159CigMrxWBpLAfCMh8HhjAcZFlKq8BDFWpRTS32VnqkUHr5zaovcuetRE9KYUPdi2iipUJzL3
c2YeEdGBNrXlLXJkUm35AJr+p7hYldueR7RTJJ0zcjyoUAElJTrIpLxxZI3OK2sEsPlq4hySV/3l
QcBbYMfwy09MlwTkU/pvtJsRxhQV6WxHq7SXxw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
RDQmlpcaT+HCd+1tYKm37UnwpPYv6X4YlDG2Ak6rJB9BafLB1qbTwItkV4W6M/1mgHOFS6ktffjn
cSIQt2i2Q5GzjNDarglbRP52NDHA7eaWQpIiPXnsDVSHZuYgzVLhrNz7LJ34j8xHOTsmdkLVjLlQ
EtV7DyiCqgJB2DKS5mI=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
K55/ElY2fz8rbuXXIoWjQxQ3b+VjopLPosX7f21HYlq1rpUzdKgjFt7ObQAbQx1YiOc8f9jXuM/m
zJBJTpngc6Qx1jpk4EUDFi2XNY9sAl30rz3CSjmOHJSQD3p8Ie3KdFgq/XSfxovcLGUavr7d1kOz
oWVSfP5Zufwy00wMgQpmlNFjD45ej6YaDWVZCCWEqSFAXFk+blS+0sfi50w7tcCEKgUwIU7mL2P7
AH+EdKUOqod5a7gdOIL71g23WA48QA1IzP2AcZYi1tWYwqm7jk4wiwxBEebeRZq9G+iOoKy1OCZe
WXQJke+ZnUGrSPhYdOreFVUfDPVT1ZUz6Qtvcw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jG1/RLqdb6ZvCa0CQPtlVwccI9kxjY1dGK59oHdEH2FJRkgAHZdDHNNysttliSit2WVZoA+z+WUK
sK8H2np17aGy97E/8N3IEQT06O5HUOlFY2gIeHRxwH5w/Hti8yl4Rk7Qi+uSLSCczFYOj8Yf18xA
VhHKm+k5wH81YevXTNvuT2x61PlfoPXX5n9mpGMFk0YLHucSW5y7GzkhGi/KXUhMA6QyFcLEaKjK
dMSB/BjkyqmL8sRXNdUeMVtBtOEtRBJd9RQ12yOExNLJ5uZ1dIZP8nS92kBezXuJ0E+bj3ty9TK6
63fhd0isCmFhFvYcYgABurHjoSJfzekRFPwSLg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WuqFbvQ9JrQcMxwtdgJ4DcdxQwbZGq3I7qgQS3edaltTAODYFwstPsyO7J7LQlFdCuZQKRlSgqHf
+DqlZ+vyt1eprUTgGrdUkhClGjO07AFu9v9qANT+vXY9YYtit9bByGCkJW0CYCuLK+MiuJTu/S0k
EW5iu9/nFRQFbESR5a75+S4IdJucZmOQTCwx0mnyJ4zK8Gg5amcBzq6p8L3hulVbD6Lo43Pg/LJ2
EVV7wrcR0F2PkSawbHqsUiV9IaLKZSUIoo2evpKc0kY2gJfHuIOxM91wfaReDgElF29R0+PBs85g
ssYxK1G97T5zcY367N/1Z+pIwB4ASTJaGG89BA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
f/nmh0AZcA7x/XphJkLLgcY29zKD6ZcVJTCGpuke4IS7QD6Io+BjDIo2sZo1kgLDhTmr2XhaMLyn
UQtXksvxeDmxIvyehpLc8qOSAI7nk2+s1WcZNgI/+KEt6CKoabIZMn+OjKoUb/aD/Z/9h6uVN62q
KGZ5a5e46ZiWZFZcP3QsA1zRSI7c+pdglcBUa71VnIy0dY3S0wR66do9hB5ugToJvKEjRQJfn1LP
O6B/pVN4JjMoE6KQmEvu8dRlgw7igp+Lv/htZRh12MpFiZFyg6VeG2gasx48sWZ1SjTxhJCr6TbB
2rnDn9kJh9LMhRl+GO24cmbKWTfRx4bGAuBDDw==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
sB6M6khQ/uuS2NXGvtnXy3EqGL5kDxMyFTIXCggphxKpYAWUro0jIYE0zHbgjn1Oct40Ig68YDad
1/V7bzQ+cBlwR7S37v9BtBy/XCeiqDOkr2QvhfPPcXMkS2tUSeY1pbXzETna8BNNh3jHRd8rBdvq
PKRBKnsuhBk7Aeawcj1VK+2KiKefeW1RIRlsU6sSoXcLSQK0vDLokJRdB6ysAvTYfCg5fy6LvCVu
kTYDOfyUkwr2VDOehRUVEKOsypqWQ0uzDy5jIk1KWUZ6LbQVB4/sBdO738X/rYpnlFJxFEXKPXWY
OdzxooePGEqXl8oI95pJyjzk94PgF2cXC+2t8kLSl/8gofQdLJhQzznjV3aVZeh27pQm97IPpNB/
lF1jGZZZAEMpQIn+NTtdBkMJyupUZjgJ2RK6Ai4UO1dr5p8Vm2eVv+3mYuW7+tJnOo6TZeGFasai
HeL5+WGyyKwOFKquEzu3cGlfqdX+W8lE6mFnAkA66KSxjPZjhilqNlya

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BkAOY1vsnAkqmm0eEA/wQWzBEMMfBuZMsoF+54mHrqGjQXAgVNcmruXtKEro44M5oTDZxv6OdWjd
/GPH3KDONusMi+v/6s8ivcJRYiXRnRWRCzR9FrCXFZON3/nDr9uMpjWgeR3DLXkKYguZTSq/RYdz
bJMZr+/CcNTfonh40oBQ6/qIjs5F262qKazE06lqRXaW7VVP9+rFFsNxl+aRzUHgTNxWmcaE6G4S
/l34hKNV24LrDcCdi/9klL38F1Z/GHc7ATT/zRxvtRCVdH4zoRX6M0ECVj4217qw40D0Z4TwLIK1
MX6ReYydDMgr/U1JEiIbYwmpUWTHUyRjMLNnHA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QEw/0/xhteu9TssoDElm66gUloAgiCJvDezwNuv7k0sJQid8NncR0r1l6ZxkychYUoQIgIrzJ43F
dpAaEVEPuPAU7Vq1wwItP/+9hLDTifthzGvPGAu/ZgT9hSLYRGE6iQXWJPzeX0k2g5TAsSIpft2C
q1it5dV4LlvRhQgKaGbvvldvsN81h+1AMIa32VghTOVVcq+HbmJ44kls36GWHHIFum24yLChQBZ/
zZ15NSFj75cAhUIUb5UNr/83yqSPVUaPfD9g6ORatQ4NSFIyZsTr9HeAxrUTtnARutR5xmKGHqIC
xY5TcEzmIEjRP+tyEwyLp0WPR46X6OAE315aig==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PBU3IOumauHboJhMX6n/GgGMXEfI5zagnBupJTzHvLesjYPgWCo3FASzjBVtdeFbc01Y5F/hDtQ1
yIiq29KUYhA/aseKQFDG7y3wJDjBKh6aiZxQVth9NhQGR3AvYd5DYqTzTYnjOt6I5FXdP4IkH34J
HPbX5LBU/CoIf7kavZbOku9NXdbwzcjTTa/bYERzbK6EzyaLEhiM7tfYB5h2V2wjueV/wHZCjbno
Q5jN/Wdhu3obwAwJFSXqzAsXGTp1rrDaY0n7tEVw4iExQCW4e5XBAZ7yumgJRwG5kgDCZOtyFHh7
TF4a5WXuz3ZYpsHWbndE1aBvu+24baZZ5mrZ9w==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2304)
`protect data_block
nkOO4VluluKyPCCJ44uRDMwLX2Y15G1AcDXcSekwMoNK2BN/2w0H3iMBvlGPNn2VhlYPen8EW8Td
S3vSYCLPa8tUionc5VhCWK8cpG2ea4tR+8df0N24P8RT0G3485LKF2gyYRJnT2b6NC1wBllbGrIY
jooePeWAp1X4wKc0SoIqkYF3ls4SwWuzqrsCeQK6vqgVnbMuuj7kdSTdS8skNNhXEMPKYuA1+cdM
u3y1r53QHrFyo3Eu4M8qxPPNlykQ8B1O4BUfEGDpJ6NAbscH6O/3+D3Yh7qL5lEwv3fsP0NI1WrP
nLD701L+24ePWH/FksA8R5oOU/l28H0ktm8aHsuyAMgSEILzRhsBtcNH5zMo9XxK5Tk/iMLWBiaP
K+ahgic7R+uTAmVqb+z3zDnOyXxj8b1krv+huZB3RL7IUHiTnJt6YI82IXBsH9pAILyMvBaieBAi
Htj0cRzlAujTa38asYcE1JRhq+2GJTgwLzvEQWq84sZcou3zmfB+E3SGk7M3OTa+stw6Tp6aJMVc
H58oKbGBN8ZWDxzyh0QFbG+x+auhni2BAGBmVStb2pZ+9hgo0B358eJUmPtgH/IG7yiLet8YwVVi
Wql+xlfcKwowcIk3q05x4oFA1+ybSelVpHFQ3B5Ukthty0AffseYcPgg4QtLNXTYOxiM+zoUZm1W
UPwbMTGqz+TcBnRAxDLlj5jpo/i5j1UN15d/gB1BVhE14pSnskDm0OW6VjU0lmIcz1w1RjQGsGKg
lDtE0lJJEzjcVWmg4JOXFzAYSUnisxAEIyTrXeODYqQmgVNYlpzPvNq5gtfXbxXCStESzDAsaeTS
ray4ypVsCSanq4ZSI5A6Uh0+r3XMurR4qobjnjz8HDWgpdtAgbDe2e2K/g2z4GlGf83zhPcEV8Y+
G91E7XdyPfwrOTP1M6JbSCjbeU4WK37xk9xEEqKUNYri5dY92IeKatUU/Xkuati7h9otZ54iE/FH
AN5uIjM2ZcegfGRhWcwzp1FjAdXi9yHlWZo+lh8gc9hJWuQ8kGuWiSFA7EOKaJJoAooRd53v39lf
Y28zuKh3lJKN6e/wN4OgQwUJV9iu/iMCbXSjDdpcsgAXoB+CBLS4eYvJJ3UFdUzXevD6wm9RSy6E
DTfMpPZuCwDIenKjO1EIK28l5JoqREtFhfcUQpLRIIb/dBggWomDiza4DRxX0WanlMt8+pO7xZVQ
poAaWVhsIydvdhgf7Xm6/O15wr462+Fyb9gmHtIEKr0W2BdkNv66xwDOc+X6amd4w05cbH5STaVj
fjA3gFAHUm4VrUHNb0g8ChYQZ8VVqDZJji5U8+ud2H/5lqT+3MghDpYyEqNSWvOf0g8JBF7CF5x3
k1o2ZWcHdzJHCJyDu3ObGCvjq2UGIIgWVNLUHhhdG8Me8XD3RkxKNXkf5MNGmGA+yVh9y5NE+8An
lpbO05Ku3FFjq83IEM0w6K+ZzSQxyNvxi6FC33XXsRwuG17+lZ7IuVINjEeTVIkl6vfrWPwanJvf
1OaBsymcg5dVDqLXWzfwB0oPgiGXJDBvq8siom5YrorPmVF8BqvP9RLbk1CVS0iDq4ENjzjrixjM
aUL0S3JxCDt9ZLdoJKl3bg2PVB6M35piKZdiXsOQqrHZd5fcWMGck+xX32h1n/s85GWqJ2uBNxIm
2xhPZpq0XYloSyyNu00mcy/q6u7y1pemfsZyX6W4KGydUixo62eDL7jTHDCZ0Zl6H5wkP5V5cRCq
1ko7V26u8BjcSas7+aE+dlvJifLPxlgT3s23ExsQn9QHpiuVtPghrHBXs48TrmfC8ytvaNB4OFb1
WHMm1kkdDgKBR+bntAwCeACj9Y9tTg32Ps7PXyPI9IyPvUec7eW9Smb4kY6if0HcPsrkRlGRYPmp
f7WgJUlRNwXffiOTj651Cya+srjzNLnNsh+3vpYn+/0v1T0Yzhxc1DPQxoEHtT7t2aBNh2BzH3bv
+2hZHM/9DxK8GOvP+JL3wcZkb/Minf7FFBUlzMMUX6wvC2mOMaJl3pQeArVQQVfgGSOiASvfb0UT
4ANWjOHLceapgcqXDJ8jO7mbrmnOG0nH8seAkDOlLrp6AL/ScdYRYHbWx9/9InjhG6a08JudEXWW
NMJCnklADmGEMz8cMKC/349uIZi1orcFryu/7CbL9c2igUswk4QJeT7LdTStvIx1WRd9tjSm8zZr
sAhGwo0CoP5Ao/xQzuoETMPCZ2BJ2MYfUWedHmnl8KgKXrnILDrD+o3pbQDchA+w2eMUEmqpvNkp
qi1r34+vpGgZuRckLmz+wxhJ0T1saNL9PdHVjCVWIHbVpAHTKduLgdyiDWLaxK07S96yPg3J8l9h
5hlacuVyt/FuMu5bKK7vNkJbjdUbSPMtpXbnKRvJTs9NTn0oOvHxqSSOFhezyKvKjj6euZ28fHUL
y4x/4G+QUcajcTKQTcK7BlqsqoV6m0712umD6n53RZ/rbg5Bw0HgxsMa5pMDRlr+O20lVlFa0CdW
RGCfFwkzoKLx2lE18u6+mdbYYeQfhPkssN7u6cgdu9SM0b7lqF59tem16hBGOxuQVIwAkiI353Oz
ErBy4GW9bd+NiUQehFO/rfg9fY6o6JGdtnt5DuSKRV8uzhe2KJS4EpwvUbTjZ6D83IM+K4Wdnae6
zl1mKTsvH5QMkUPu1iogpoax7wwx+DUEXhpR8KFzzRQ1Sx1d7NNqRIhCbuHmXivysagKCWKiPh2a
Ue5+J8lilhicz3L5Jw+qso8l55Ptyy6462nGAyQn/k294ygnrk6uZqA5XyBwVTX9RnX8fZjSjR/y
Uyjv+S/K8uJfxrKI/JieEjm3wFqU4Kmpdoe/l/7Qx4rSgm97EalfakdGt6KgyEMBXpL04fwYN7Mc
0bcaiOGxMyQOgo9htdLaUqLDDBRvXIdn9dunUFnAd1NBEoIWqQH6L05KktRUsUsYfEi58CwObu8f
Tr9I2BmSopk/MnDkuVXCuEOWdf0hKG4UicgMWHw4vvkNFW6jPILmJinKcz5uBs+M4hdJz9hmv2pt
yxkZOoi3EjRunWwYQxfh2gSEG47xQRGo
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_ipif_ssp1 is
  port (
    Bus2IIC_Reset : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \RESET_FLOPS[3].RST_FLOPS\ : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \RESET_FLOPS[3].RST_FLOPS_0\ : out STD_LOGIC;
    ctrlFifoDin : out STD_LOGIC_VECTOR ( 0 to 1 );
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    Dtre : in STD_LOGIC;
    \s_axi_rdata_i[7]_i_7\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \s_axi_rdata_i[7]_i_6\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_i[7]_i_6_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_i[6]_i_4\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    IIC2Bus_IntrEvent : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \cr_i_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC;
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    Msms_set : in STD_LOGIC;
    \RD_FIFO_CNTRL.ro_prev_i_reg\ : in STD_LOGIC;
    Tx_fifo_rst : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[7]_i_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[2]_i_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]\ : in STD_LOGIC;
    Rc_fifo_data : in STD_LOGIC_VECTOR ( 0 to 7 );
    \s_axi_rdata_i_reg[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_0\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_ipif_ssp1 : entity is "axi_ipif_ssp1";
end zxnexys_zxrtc_0_0_axi_ipif_ssp1;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_ipif_ssp1 is
  signal AXI_Bus2IP_Reset : STD_LOGIC;
  signal AXI_Bus2IP_WrCE : STD_LOGIC_VECTOR ( 10 to 10 );
  signal AXI_IP2Bus_RdAck1 : STD_LOGIC;
  signal AXI_IP2Bus_RdAck2 : STD_LOGIC;
  signal AXI_IP2Bus_RdAck20 : STD_LOGIC;
  signal AXI_IP2Bus_WrAck1 : STD_LOGIC;
  signal AXI_IP2Bus_WrAck2 : STD_LOGIC;
  signal AXI_IP2Bus_WrAck20 : STD_LOGIC;
  signal \^bus2iic_reset\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in\ : STD_LOGIC;
  signal X_INTERRUPT_CONTROL_n_0 : STD_LOGIC;
  signal X_INTERRUPT_CONTROL_n_15 : STD_LOGIC;
  signal irpt_wrack : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in11_in : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal p_0_in17_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in13_in : STD_LOGIC;
  signal p_1_in16_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal p_1_in7_in : STD_LOGIC;
  signal reset_trig0 : STD_LOGIC;
  signal sw_rst_cond : STD_LOGIC;
  signal sw_rst_cond_d1 : STD_LOGIC;
begin
  Bus2IIC_Reset <= \^bus2iic_reset\;
AXI_IP2Bus_RdAck1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_RdAck2,
      Q => AXI_IP2Bus_RdAck1,
      R => '0'
    );
AXI_IP2Bus_RdAck2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_RdAck20,
      Q => AXI_IP2Bus_RdAck2,
      R => '0'
    );
AXI_IP2Bus_WrAck1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_WrAck2,
      Q => AXI_IP2Bus_WrAck1,
      R => '0'
    );
AXI_IP2Bus_WrAck2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_WrAck20,
      Q => AXI_IP2Bus_WrAck2,
      R => '0'
    );
AXI_LITE_IPIF_I: entity work.zxnexys_zxrtc_0_0_axi_lite_ipif
     port map (
      AXI_Bus2IP_Reset => AXI_Bus2IP_Reset,
      AXI_IP2Bus_RdAck1 => AXI_IP2Bus_RdAck1,
      AXI_IP2Bus_RdAck2 => AXI_IP2Bus_RdAck2,
      AXI_IP2Bus_RdAck20 => AXI_IP2Bus_RdAck20,
      AXI_IP2Bus_WrAck1 => AXI_IP2Bus_WrAck1,
      AXI_IP2Bus_WrAck2 => AXI_IP2Bus_WrAck2,
      AXI_IP2Bus_WrAck20 => AXI_IP2Bus_WrAck20,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(0),
      Bus2IIC_WrCE(6 downto 0) => Bus2IIC_WrCE(6 downto 0),
      Bus_RNW_reg => \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\,
      Dtre => Dtre,
      E(0) => AXI_Bus2IP_WrCE(10),
      \GPO_GEN.gpo_i_reg[31]\ => \GPO_GEN.gpo_i_reg[31]\,
      Q(1 downto 0) => Q(1 downto 0),
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      \WDATA_reg[0]\ => \WDATA_reg[0]\,
      \WDATA_reg[5]\(1 downto 0) => \WDATA_reg[5]\(1 downto 0),
      \cr_i_reg[2]\(0) => \cr_i_reg[2]\(0),
      \cr_i_reg[2]_0\ => \cr_i_reg[2]_0\,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      firstDynStartSeen => firstDynStartSeen,
      irpt_wrack => irpt_wrack,
      is_read_reg => is_read_reg,
      is_write_reg => is_write_reg,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      p_26_in => \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in\,
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid_i_reg,
      s_axi_rdata(7 downto 0) => s_axi_rdata(7 downto 0),
      \s_axi_rdata_i[6]_i_4\(5 downto 0) => \s_axi_rdata_i[6]_i_4\(5 downto 0),
      \s_axi_rdata_i[7]_i_6\(5 downto 0) => \s_axi_rdata_i[7]_i_6\(5 downto 0),
      \s_axi_rdata_i[7]_i_6_0\(4 downto 0) => \s_axi_rdata_i[7]_i_6_0\(4 downto 0),
      \s_axi_rdata_i[7]_i_7\(6 downto 0) => \s_axi_rdata_i[7]_i_7\(6 downto 0),
      \s_axi_rdata_i_reg[0]\ => X_INTERRUPT_CONTROL_n_0,
      \s_axi_rdata_i_reg[0]_i_2\ => \s_axi_rdata_i_reg[0]_i_2\,
      \s_axi_rdata_i_reg[0]_i_2_0\ => \s_axi_rdata_i_reg[0]_i_2_0\,
      \s_axi_rdata_i_reg[1]\(0) => \s_axi_rdata_i_reg[1]\(0),
      \s_axi_rdata_i_reg[2]_i_2\ => \s_axi_rdata_i_reg[2]_i_2\,
      \s_axi_rdata_i_reg[3]\ => \s_axi_rdata_i_reg[3]\,
      \s_axi_rdata_i_reg[7]\(7) => p_0_in17_in,
      \s_axi_rdata_i_reg[7]\(6) => p_0_in14_in,
      \s_axi_rdata_i_reg[7]\(5) => p_0_in11_in,
      \s_axi_rdata_i_reg[7]\(4) => p_0_in8_in,
      \s_axi_rdata_i_reg[7]\(3) => p_0_in5_in,
      \s_axi_rdata_i_reg[7]\(2) => p_0_in2_in,
      \s_axi_rdata_i_reg[7]\(1) => p_0_in0_in,
      \s_axi_rdata_i_reg[7]\(0) => X_INTERRUPT_CONTROL_n_15,
      \s_axi_rdata_i_reg[7]_i_2\(7 downto 0) => \s_axi_rdata_i_reg[7]_i_2\(7 downto 0),
      \s_axi_rdata_i_reg[7]_i_2_0\(7 downto 0) => \s_axi_rdata_i_reg[7]_i_2_0\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid_i_reg,
      s_axi_wdata(4) => s_axi_wdata(5),
      s_axi_wdata(3 downto 0) => s_axi_wdata(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
X_INTERRUPT_CONTROL: entity work.zxnexys_zxrtc_0_0_interrupt_control
     port map (
      Bus_RNW_reg => \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\,
      E(0) => AXI_Bus2IP_WrCE(10),
      \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ => X_INTERRUPT_CONTROL_n_0,
      \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0\(0) => \s_axi_rdata_i[6]_i_4\(0),
      IIC2Bus_IntrEvent(6 downto 0) => IIC2Bus_IntrEvent(6 downto 0),
      Q(7) => p_0_in17_in,
      Q(6) => p_0_in14_in,
      Q(5) => p_0_in11_in,
      Q(4) => p_0_in8_in,
      Q(3) => p_0_in5_in,
      Q(2) => p_0_in2_in,
      Q(1) => p_0_in0_in,
      Q(0) => X_INTERRUPT_CONTROL_n_15,
      SR(0) => \^bus2iic_reset\,
      irpt_wrack => irpt_wrack,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      p_26_in => \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in\,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(7 downto 0) => s_axi_wdata(7 downto 0)
    );
X_SOFT_RESET: entity work.zxnexys_zxrtc_0_0_soft_reset
     port map (
      AXI_Bus2IP_Reset => AXI_Bus2IP_Reset,
      Bus2IIC_Reset => \^bus2iic_reset\,
      Msms_set => Msms_set,
      \RD_FIFO_CNTRL.ro_prev_i_reg\ => \RD_FIFO_CNTRL.ro_prev_i_reg\,
      \RESET_FLOPS[3].RST_FLOPS_0\ => \RESET_FLOPS[3].RST_FLOPS\,
      \RESET_FLOPS[3].RST_FLOPS_1\ => \RESET_FLOPS[3].RST_FLOPS_0\,
      Tx_fifo_rst => Tx_fifo_rst,
      ctrlFifoDin(0 to 1) => ctrlFifoDin(0 to 1),
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_wdata(1 downto 0) => s_axi_wdata(9 downto 8),
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
J8hsXOmRB+1guZQ2Nk0FZtLfh0P7QqEmRQcydlibT4v+ngXD7jsvCIEtJxcHigapAHqwoJaC2icx
wq4NBXaaQasGuZhuyNe/PPpECB8ZuNqGrDCrJk0bbg9Xn1D8rIa7c+APa4oE8vr1M9Hu1SP/ZhDR
lHpqyiE4WDAnEzbwQyM=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
i63XFcrth7UMoNjIDtJFdvGg204MKqP2xKW7VwmSMHfeqk2BaemK2RTrTWPOn7C3AVjA+hTK4rOe
unOr54b81VJDRu8VjCOcuyAVp7FwHRazyh6O+w0+2qZ/ITwpiQMvYN5PSAxZXf4otGqTguW6o/3u
BF159CigMrxWBpLAfCMh8HhjAcZFlKq8BDFWpRTS32VnqkUHr5zaovcuetRE9KYUPdi2iipUJzL3
c2YeEdGBNrXlLXJkUm35AJr+p7hYldueR7RTJJ0zcjyoUAElJTrIpLxxZI3OK2sEsPlq4hySV/3l
QcBbYMfwy09MlwTkU/pvtJsRxhQV6WxHq7SXxw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
RDQmlpcaT+HCd+1tYKm37UnwpPYv6X4YlDG2Ak6rJB9BafLB1qbTwItkV4W6M/1mgHOFS6ktffjn
cSIQt2i2Q5GzjNDarglbRP52NDHA7eaWQpIiPXnsDVSHZuYgzVLhrNz7LJ34j8xHOTsmdkLVjLlQ
EtV7DyiCqgJB2DKS5mI=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
K55/ElY2fz8rbuXXIoWjQxQ3b+VjopLPosX7f21HYlq1rpUzdKgjFt7ObQAbQx1YiOc8f9jXuM/m
zJBJTpngc6Qx1jpk4EUDFi2XNY9sAl30rz3CSjmOHJSQD3p8Ie3KdFgq/XSfxovcLGUavr7d1kOz
oWVSfP5Zufwy00wMgQpmlNFjD45ej6YaDWVZCCWEqSFAXFk+blS+0sfi50w7tcCEKgUwIU7mL2P7
AH+EdKUOqod5a7gdOIL71g23WA48QA1IzP2AcZYi1tWYwqm7jk4wiwxBEebeRZq9G+iOoKy1OCZe
WXQJke+ZnUGrSPhYdOreFVUfDPVT1ZUz6Qtvcw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jG1/RLqdb6ZvCa0CQPtlVwccI9kxjY1dGK59oHdEH2FJRkgAHZdDHNNysttliSit2WVZoA+z+WUK
sK8H2np17aGy97E/8N3IEQT06O5HUOlFY2gIeHRxwH5w/Hti8yl4Rk7Qi+uSLSCczFYOj8Yf18xA
VhHKm+k5wH81YevXTNvuT2x61PlfoPXX5n9mpGMFk0YLHucSW5y7GzkhGi/KXUhMA6QyFcLEaKjK
dMSB/BjkyqmL8sRXNdUeMVtBtOEtRBJd9RQ12yOExNLJ5uZ1dIZP8nS92kBezXuJ0E+bj3ty9TK6
63fhd0isCmFhFvYcYgABurHjoSJfzekRFPwSLg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WuqFbvQ9JrQcMxwtdgJ4DcdxQwbZGq3I7qgQS3edaltTAODYFwstPsyO7J7LQlFdCuZQKRlSgqHf
+DqlZ+vyt1eprUTgGrdUkhClGjO07AFu9v9qANT+vXY9YYtit9bByGCkJW0CYCuLK+MiuJTu/S0k
EW5iu9/nFRQFbESR5a75+S4IdJucZmOQTCwx0mnyJ4zK8Gg5amcBzq6p8L3hulVbD6Lo43Pg/LJ2
EVV7wrcR0F2PkSawbHqsUiV9IaLKZSUIoo2evpKc0kY2gJfHuIOxM91wfaReDgElF29R0+PBs85g
ssYxK1G97T5zcY367N/1Z+pIwB4ASTJaGG89BA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
f/nmh0AZcA7x/XphJkLLgcY29zKD6ZcVJTCGpuke4IS7QD6Io+BjDIo2sZo1kgLDhTmr2XhaMLyn
UQtXksvxeDmxIvyehpLc8qOSAI7nk2+s1WcZNgI/+KEt6CKoabIZMn+OjKoUb/aD/Z/9h6uVN62q
KGZ5a5e46ZiWZFZcP3QsA1zRSI7c+pdglcBUa71VnIy0dY3S0wR66do9hB5ugToJvKEjRQJfn1LP
O6B/pVN4JjMoE6KQmEvu8dRlgw7igp+Lv/htZRh12MpFiZFyg6VeG2gasx48sWZ1SjTxhJCr6TbB
2rnDn9kJh9LMhRl+GO24cmbKWTfRx4bGAuBDDw==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
sB6M6khQ/uuS2NXGvtnXy3EqGL5kDxMyFTIXCggphxKpYAWUro0jIYE0zHbgjn1Oct40Ig68YDad
1/V7bzQ+cBlwR7S37v9BtBy/XCeiqDOkr2QvhfPPcXMkS2tUSeY1pbXzETna8BNNh3jHRd8rBdvq
PKRBKnsuhBk7Aeawcj1VK+2KiKefeW1RIRlsU6sSoXcLSQK0vDLokJRdB6ysAvTYfCg5fy6LvCVu
kTYDOfyUkwr2VDOehRUVEKOsypqWQ0uzDy5jIk1KWUZ6LbQVB4/sBdO738X/rYpnlFJxFEXKPXWY
OdzxooePGEqXl8oI95pJyjzk94PgF2cXC+2t8kLSl/8gofQdLJhQzznjV3aVZeh27pQm97IPpNB/
lF1jGZZZAEMpQIn+NTtdBkMJyupUZjgJ2RK6Ai4UO1dr5p8Vm2eVv+3mYuW7+tJnOo6TZeGFasai
HeL5+WGyyKwOFKquEzu3cGlfqdX+W8lE6mFnAkA66KSxjPZjhilqNlya

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BkAOY1vsnAkqmm0eEA/wQWzBEMMfBuZMsoF+54mHrqGjQXAgVNcmruXtKEro44M5oTDZxv6OdWjd
/GPH3KDONusMi+v/6s8ivcJRYiXRnRWRCzR9FrCXFZON3/nDr9uMpjWgeR3DLXkKYguZTSq/RYdz
bJMZr+/CcNTfonh40oBQ6/qIjs5F262qKazE06lqRXaW7VVP9+rFFsNxl+aRzUHgTNxWmcaE6G4S
/l34hKNV24LrDcCdi/9klL38F1Z/GHc7ATT/zRxvtRCVdH4zoRX6M0ECVj4217qw40D0Z4TwLIK1
MX6ReYydDMgr/U1JEiIbYwmpUWTHUyRjMLNnHA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QEw/0/xhteu9TssoDElm66gUloAgiCJvDezwNuv7k0sJQid8NncR0r1l6ZxkychYUoQIgIrzJ43F
dpAaEVEPuPAU7Vq1wwItP/+9hLDTifthzGvPGAu/ZgT9hSLYRGE6iQXWJPzeX0k2g5TAsSIpft2C
q1it5dV4LlvRhQgKaGbvvldvsN81h+1AMIa32VghTOVVcq+HbmJ44kls36GWHHIFum24yLChQBZ/
zZ15NSFj75cAhUIUb5UNr/83yqSPVUaPfD9g6ORatQ4NSFIyZsTr9HeAxrUTtnARutR5xmKGHqIC
xY5TcEzmIEjRP+tyEwyLp0WPR46X6OAE315aig==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PBU3IOumauHboJhMX6n/GgGMXEfI5zagnBupJTzHvLesjYPgWCo3FASzjBVtdeFbc01Y5F/hDtQ1
yIiq29KUYhA/aseKQFDG7y3wJDjBKh6aiZxQVth9NhQGR3AvYd5DYqTzTYnjOt6I5FXdP4IkH34J
HPbX5LBU/CoIf7kavZbOku9NXdbwzcjTTa/bYERzbK6EzyaLEhiM7tfYB5h2V2wjueV/wHZCjbno
Q5jN/Wdhu3obwAwJFSXqzAsXGTp1rrDaY0n7tEVw4iExQCW4e5XBAZ7yumgJRwG5kgDCZOtyFHh7
TF4a5WXuz3ZYpsHWbndE1aBvu+24baZZ5mrZ9w==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2208)
`protect data_block
nkOO4VluluKyPCCJ44uRDMwLX2Y15G1AcDXcSekwMoNK2BN/2w0H3iMBvlGPNn2VhlYPen8EW8Td
S3vSYCLPa8tUionc5VhCWK8cpG2ea4tR+8df0N24P8RT0G3485LKF2gyYRJnT2b6NC1wBllbGrIY
jooePeWAp1X4wKc0SoJ87807fCrY1a9ZrVzUCgMj4xmvq1hKhBU8v+bhoHwHdNqBh7uWf6JKwX7h
eQ9p8YZ4H3jQ49CzvYAbNM10WLcSUItTR59OIFAx0v98n4vkyHtQavtY87Bm7YZBy2KGdrJr6pI7
C0lmmdTUunXWruuOzNvCI7fAUzi5mVZXZHh/+rOJypWlO4BgCbstEqfSFcBw+IqcoHZu5vy4CHH2
ByYpv1qZ39PdXrY16cl/bcvSpLH6ModViLVh9QCKXqcRmG9r8ORXwZqeQa2xQKKmtVNiFfMwAWba
ukH5roxkTsP2DK+s3upkNc0Q9pf6emuOpm6dbrqZuXBpUVB6H2BSWUcorO+Mn3CJ2IgSzqcAxekh
n6aMIbYbAPoD0U7/ueyYxEkZTMAa5DKWnonkA76tWi/ZagMR4FyMFTQIkHHFim/Nw102AURI3GxA
fk2PWgKxSylHxb7lRz98i+sOG4ERM/DSXCC6V+Xm5twFCOmzujpGuXyBGKfkNK2Gb/CuN7BfB5tK
t0uNQpvNizQYOYTx7lKQPlsFpbHdao6YqVQOKqzsDWv1SjxQZor4v3tva2e/UsxTT6qJinY42ZsT
HLpJ6idxhSRSUT+KNRrQvZP6TWHotq6LZOSMtw+rFEcx9byUIwJoDCvR3/IyBYN07y8OtFPyxknx
1M+fwsTZ+ERgGhpuTqRjhf0q57jSxvXDcCW8JjFzuwcLJLGy/jMXRBkiY6yTBzH8FU8mrHQ1PF0C
6PDAHxCnDADTCKQVNLvcHnIWBGCfEjldAExgKM1cH4fQmCaoL+pSCn05lmtczcsgn76dEs8zoAOc
wDjPNkac2QwxVIbXUXuz1Z6ENJaWf1KXxCbEU2jI/YkV0hi3zgDYIfaH/ymrMwJYQBb6W7FBHxzI
pUieRffhE2VvsCD0wp/EzVAy+XD+e0+ZTCi2f8NDITpIu2IbKQGPjhgbJy8axSplrcWWOQ9DBojE
MA6dzBuMts6/f9wwCQuGVENZvEH1a4kRhBEOdPJDRRwVZkBYas3K6bDn3QpGTY14wiB7JOqjp6R8
G4DKy10QU0ay95Es/zM+sWz4E0Wx+MSdMocilFiK2LbE06r3pk3dBGyClnhONN4m+DIe/PXi7hHv
RIsecAwIBODsQaYJJq+q6ffXOlO9rtdj2GEX56Oz9RpOu2xrHi+7+AJz0Y/CflsLSx8I9xQLNUSf
8Xt8xExXMxWtXFa7/OH6AxI4JCG014ZrT3rN4SNabLgqSGIJNken0JTL5gu7qdZAm1t6+irbp3SX
mqhQZ/O5e2NYPBx6NmTgfMpwObCCp+BOv/+ZAc/auRRKRfLBIcM7Bfuo8TjRtqZQx+MYN4P4K+Ui
Wp0BAQRZjsGTLpYN2YgjTFevX+YzEoBIRYHurhzyuAQAR3zCWA403d+7IouoNjGdD9cGO6HdgEOO
xpfnJc0NW6MQ+6PoKI2EPEh6qLuH3Oso+HihYyYG+E4rnRXUd00CWZObjI4r3y4bUz3gRCCXVB+s
advigmCjVLrF00/82GhcQv+uHSJI1vhXmQFmysOoogxB0VR9q02vCc2PVBid0Y06l8XUlIWpy6J2
ScOnnl4V6aW9N8sTnWXjVNNaHb6b3aHFiy8DdZEsLow5zZj8yrHt9PF5eKWMleCew/XhlpNy5TaH
RsakLOk8rZRkl04nzCpdSAad+GTJhCxnpkIAr/uddo5jIDeJsPVtyeST9+J5CPL0AUIJcTtTB4VK
rR7++WGShJwoaZcHogujWH7CZ5Iy45QgKo7kaWDekx2rMueMojfrQPnMoCCCOsO0loTYRSB6++R9
aGtB8np/tRY08Hz4lgPeX9t9DB9gB/xy/Gd2jqhV5m+5f6mYZ3PdtEPqSHy3AFnok/SXyZ9vaabd
8W3rCkKlZCsZfDhNHpzUgTIyz2skX13S1BUCLHlwxSMfUu+n2yoV/a+ny/ivrMzn6RIq4ipaIEKM
1lnxvAc1sIfd6x5jj9UkH+0LhcfYFkPhV/QTZt7rpZzMU3236XYGYSLgLkIzrTYpEcmsRyWErX10
pZgKMT380pQNQvrhWn/KPtbws6McNXAzmGIGQ20w7a/eEzgAv2/1Af2ZgowUFJ5Ssea5NDdMtmTb
b0nhW9TZTqtH56p7XfY2Cn5N8a+n4lQFYx/aJ7Z6h35pWA4Wh0b8v4n//GibVBaP1OeILFVN3YrQ
8OMzS8g3bzLYx64GMqtNmfNopPPS0uO0WikyEWHT0NT6gNYyZTJosHzUXyE4+kqQE9sMKyWpUt0N
FxoR+XEpAuxxUN/ZdjGPPdH2V+PCo4T7s+yNqA0VNw92fGNsBi+hchpKCj+O7rW5xnrrJZ5JZxPm
Gr5QzN3HWnPuyUUif1xrVTyKhEIWNu0IQuhqzomcXfg+ED+KB0lELnVABOO+PSzqydDl710AbGp6
HAlbCbwIbA4+Dt7jhrprFfP9GyE6hg/9bpEI4q5GvFerxqbkk5DGNY1pKh23dpJ/zfZYPDy0jKHp
uhSTz7IT6PiB90AJUOE8MSgO+r6kzbixMHTtD2zT8zU/jAsnyoDx37WHw+odgYhOtN0zteLWXhfh
ZxrjWcXQVVQAsra/dkl2Urqrf2IdiUgodJxqy+YkQyhz6XAALDO6e1iHcVlNHSK3XjKcF7uUUuw/
xwirGItNw8huXwi2DrtA5DS7Ed97o6KVPFFgSk70k2g327uxkjEoprj16Yz8rqtD9mIP1C6HrEvo
57wjnNb5CtBUDJ/HgMSSeNUZrwwYI5O1kzzqrUWbet8cpIiIcsaAzR6R
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_iic is
  port (
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 9 downto 0 );
    scl_i : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_iic : entity is "iic";
end zxnexys_zxrtc_0_0_iic;

architecture STRUCTURE of zxnexys_zxrtc_0_0_iic is
  signal Aas : STD_LOGIC;
  signal Abgc : STD_LOGIC;
  signal Al : STD_LOGIC;
  signal Bb : STD_LOGIC;
  signal Bus2IIC_Addr : STD_LOGIC_VECTOR ( 2 to 3 );
  signal Bus2IIC_RdCE : STD_LOGIC_VECTOR ( 3 to 3 );
  signal Bus2IIC_Reset : STD_LOGIC;
  signal Bus2IIC_WrCE : STD_LOGIC_VECTOR ( 0 to 17 );
  signal \CLKCNT/q_int_reg\ : STD_LOGIC_VECTOR ( 0 to 8 );
  signal Cr : STD_LOGIC_VECTOR ( 0 to 7 );
  signal D : STD_LOGIC;
  signal DYN_MASTER_I_n_6 : STD_LOGIC;
  signal DYN_MASTER_I_n_7 : STD_LOGIC;
  signal D_1 : STD_LOGIC;
  signal Data_i2c : STD_LOGIC_VECTOR ( 0 to 7 );
  signal Dtre : STD_LOGIC;
  signal FILTER_I_n_2 : STD_LOGIC;
  signal FILTER_I_n_4 : STD_LOGIC;
  signal IIC2Bus_IntrEvent : STD_LOGIC_VECTOR ( 0 to 7 );
  signal IIC_CONTROL_I_n_26 : STD_LOGIC;
  signal IIC_CONTROL_I_n_27 : STD_LOGIC;
  signal IIC_CONTROL_I_n_28 : STD_LOGIC;
  signal IIC_CONTROL_I_n_8 : STD_LOGIC;
  signal Msms_set : STD_LOGIC;
  signal New_rcv_dta : STD_LOGIC;
  signal READ_FIFO_I_n_11 : STD_LOGIC;
  signal READ_FIFO_I_n_12 : STD_LOGIC;
  signal REG_INTERFACE_I_n_28 : STD_LOGIC;
  signal REG_INTERFACE_I_n_32 : STD_LOGIC;
  signal REG_INTERFACE_I_n_33 : STD_LOGIC;
  signal REG_INTERFACE_I_n_35 : STD_LOGIC;
  signal REG_INTERFACE_I_n_36 : STD_LOGIC;
  signal REG_INTERFACE_I_n_37 : STD_LOGIC;
  signal REG_INTERFACE_I_n_38 : STD_LOGIC;
  signal REG_INTERFACE_I_n_39 : STD_LOGIC;
  signal REG_INTERFACE_I_n_48 : STD_LOGIC;
  signal REG_INTERFACE_I_n_49 : STD_LOGIC;
  signal REG_INTERFACE_I_n_50 : STD_LOGIC;
  signal REG_INTERFACE_I_n_59 : STD_LOGIC;
  signal REG_INTERFACE_I_n_60 : STD_LOGIC;
  signal REG_INTERFACE_I_n_61 : STD_LOGIC;
  signal REG_INTERFACE_I_n_69 : STD_LOGIC;
  signal REG_INTERFACE_I_n_70 : STD_LOGIC;
  signal REG_INTERFACE_I_n_71 : STD_LOGIC;
  signal REG_INTERFACE_I_n_77 : STD_LOGIC;
  signal REG_INTERFACE_I_n_78 : STD_LOGIC;
  signal REG_INTERFACE_I_n_82 : STD_LOGIC;
  signal REG_INTERFACE_I_n_83 : STD_LOGIC;
  signal REG_INTERFACE_I_n_84 : STD_LOGIC;
  signal REG_INTERFACE_I_n_85 : STD_LOGIC;
  signal REG_INTERFACE_I_n_86 : STD_LOGIC;
  signal REG_INTERFACE_I_n_88 : STD_LOGIC;
  signal REG_INTERFACE_I_n_89 : STD_LOGIC;
  signal Rc_Data_Exists : STD_LOGIC;
  signal Rc_fifo_data : STD_LOGIC_VECTOR ( 0 to 7 );
  signal Rc_fifo_full : STD_LOGIC;
  signal Rc_fifo_rd : STD_LOGIC;
  signal Rc_fifo_rd_d : STD_LOGIC;
  signal Rc_fifo_wr : STD_LOGIC;
  signal Rc_fifo_wr0 : STD_LOGIC;
  signal Rc_fifo_wr_d : STD_LOGIC;
  signal Rdy_new_xmt : STD_LOGIC;
  signal Ro_prev : STD_LOGIC;
  signal Srw : STD_LOGIC;
  signal Timing_param_thddat : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal Timing_param_tlow : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal Timing_param_tsusta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Timing_param_tsusto : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Tx_data_exists_sgl : STD_LOGIC;
  signal Tx_fifo_data_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Tx_fifo_full : STD_LOGIC;
  signal Tx_fifo_rd : STD_LOGIC;
  signal Tx_fifo_rd_d : STD_LOGIC;
  signal Tx_fifo_rst : STD_LOGIC;
  signal Tx_fifo_wr : STD_LOGIC;
  signal Tx_fifo_wr_d : STD_LOGIC;
  signal Tx_under_prev : STD_LOGIC;
  signal Txer : STD_LOGIC;
  signal WRITE_FIFO_CTRL_I_n_0 : STD_LOGIC;
  signal WRITE_FIFO_CTRL_I_n_3 : STD_LOGIC;
  signal WRITE_FIFO_CTRL_I_n_4 : STD_LOGIC;
  signal WRITE_FIFO_I_n_10 : STD_LOGIC;
  signal WRITE_FIFO_I_n_12 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_17 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_21 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_3 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_8 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_9 : STD_LOGIC;
  signal ackDataState : STD_LOGIC;
  signal callingReadAccess : STD_LOGIC;
  signal cr_txModeSelect_clr : STD_LOGIC;
  signal cr_txModeSelect_set : STD_LOGIC;
  signal ctrlFifoDin : STD_LOGIC_VECTOR ( 0 to 1 );
  signal dynamic_MSMS : STD_LOGIC_VECTOR ( 0 to 1 );
  signal earlyAckDataState : STD_LOGIC;
  signal earlyAckHdr : STD_LOGIC;
  signal firstDynStartSeen : STD_LOGIC;
  signal new_rcv_dta_d1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 6 to 6 );
  signal p_1_in : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal p_1_in3_in : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_3_in : STD_LOGIC;
  signal rdCntrFrmTxFifo : STD_LOGIC;
  signal rdCntrFrmTxFifo0 : STD_LOGIC;
  signal rxCntDone : STD_LOGIC;
  signal scl_clean : STD_LOGIC;
  signal scl_rin_d1 : STD_LOGIC;
  signal scl_rising_edge0 : STD_LOGIC;
  signal sda_clean : STD_LOGIC;
  signal sda_rin_d1 : STD_LOGIC;
  signal shift_reg_ld : STD_LOGIC;
  signal sr_i : STD_LOGIC_VECTOR ( 1 to 6 );
begin
DYN_MASTER_I: entity work.zxnexys_zxrtc_0_0_dynamic_master
     port map (
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      ackDataState => ackDataState,
      callingReadAccess => callingReadAccess,
      callingReadAccess_reg_0 => DYN_MASTER_I_n_7,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      earlyAckDataState => earlyAckDataState,
      earlyAckHdr => earlyAckHdr,
      firstDynStartSeen => firstDynStartSeen,
      firstDynStartSeen_reg_0 => REG_INTERFACE_I_n_33,
      p_3_in => p_3_in,
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      rdCntrFrmTxFifo0 => rdCntrFrmTxFifo0,
      rdCntrFrmTxFifo_reg_0 => DYN_MASTER_I_n_6,
      rxCntDone => rxCntDone,
      s_axi_aclk => s_axi_aclk
    );
FILTER_I: entity work.zxnexys_zxrtc_0_0_filter
     port map (
      D(0) => FILTER_I_n_4,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => FILTER_I_n_2,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => sda_clean,
      Q(0) => IIC_CONTROL_I_n_27,
      s_axi_aclk => s_axi_aclk,
      scl_i => scl_i,
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0,
      scndry_out => scl_clean,
      sda_i => sda_i,
      sda_rin_d1 => sda_rin_d1
    );
IIC_CONTROL_I: entity work.zxnexys_zxrtc_0_0_iic_control
     port map (
      Aas => Aas,
      Abgc => Abgc,
      Bb => Bb,
      D(3) => Al,
      D(2) => Txer,
      D(1) => p_1_in,
      D(0) => IIC_CONTROL_I_n_8,
      Dtre => Dtre,
      E(0) => Bus2IIC_WrCE(0),
      \FSM_onehot_scl_state[9]_i_5\(2) => REG_INTERFACE_I_n_48,
      \FSM_onehot_scl_state[9]_i_5\(1) => REG_INTERFACE_I_n_49,
      \FSM_onehot_scl_state[9]_i_5\(0) => REG_INTERFACE_I_n_50,
      \FSM_onehot_scl_state_reg[5]_0\(2) => REG_INTERFACE_I_n_59,
      \FSM_onehot_scl_state_reg[5]_0\(1) => REG_INTERFACE_I_n_60,
      \FSM_onehot_scl_state_reg[5]_0\(0) => REG_INTERFACE_I_n_61,
      \FSM_onehot_scl_state_reg[5]_1\(2) => REG_INTERFACE_I_n_69,
      \FSM_onehot_scl_state_reg[5]_1\(1) => REG_INTERFACE_I_n_70,
      \FSM_onehot_scl_state_reg[5]_1\(0) => REG_INTERFACE_I_n_71,
      \FSM_onehot_scl_state_reg[6]_0\(1) => IIC_CONTROL_I_n_27,
      \FSM_onehot_scl_state_reg[6]_0\(0) => IIC_CONTROL_I_n_28,
      \FSM_onehot_scl_state_reg[7]_0\(0) => FILTER_I_n_4,
      \LEVEL_1_GEN.master_sda_reg_0\ => REG_INTERFACE_I_n_36,
      Msms_set => Msms_set,
      New_rcv_dta => New_rcv_dta,
      Q(4) => Cr(1),
      Q(3) => Cr(2),
      Q(2) => Cr(4),
      Q(1) => Cr(5),
      Q(0) => Cr(7),
      Rc_fifo_wr0 => Rc_fifo_wr0,
      Rdy_new_xmt => Rdy_new_xmt,
      Ro_prev => Ro_prev,
      S(2) => REG_INTERFACE_I_n_37,
      S(1) => REG_INTERFACE_I_n_38,
      S(0) => REG_INTERFACE_I_n_39,
      Tx_data_exists_sgl => Tx_data_exists_sgl,
      Tx_fifo_data_0(6 downto 0) => Tx_fifo_data_0(7 downto 1),
      Tx_under_prev => Tx_under_prev,
      \WDATA_reg[2]\(0) => IIC_CONTROL_I_n_26,
      ackDataState => ackDataState,
      \cr_i_reg[5]\ => WRITE_FIFO_I_n_10,
      \cr_i_reg[5]_0\ => REG_INTERFACE_I_n_77,
      \data_i2c_i_reg[7]_0\(7) => Data_i2c(0),
      \data_i2c_i_reg[7]_0\(6) => Data_i2c(1),
      \data_i2c_i_reg[7]_0\(5) => Data_i2c(2),
      \data_i2c_i_reg[7]_0\(4) => Data_i2c(3),
      \data_i2c_i_reg[7]_0\(3) => Data_i2c(4),
      \data_i2c_i_reg[7]_0\(2) => Data_i2c(5),
      \data_i2c_i_reg[7]_0\(1) => Data_i2c(6),
      \data_i2c_i_reg[7]_0\(0) => Data_i2c(7),
      \data_int_reg[0]\ => sda_clean,
      \data_int_reg[0]_0\(0) => \p_2_in__0\(0),
      detect_stop_reg_0 => FILTER_I_n_2,
      dynamic_MSMS(0) => dynamic_MSMS(0),
      earlyAckDataState => earlyAckDataState,
      earlyAckHdr => earlyAckHdr,
      new_rcv_dta_d1 => new_rcv_dta_d1,
      \q_int_reg[0]\(8) => \CLKCNT/q_int_reg\(0),
      \q_int_reg[0]\(7) => \CLKCNT/q_int_reg\(1),
      \q_int_reg[0]\(6) => \CLKCNT/q_int_reg\(2),
      \q_int_reg[0]\(5) => \CLKCNT/q_int_reg\(3),
      \q_int_reg[0]\(4) => \CLKCNT/q_int_reg\(4),
      \q_int_reg[0]\(3) => \CLKCNT/q_int_reg\(5),
      \q_int_reg[0]\(2) => \CLKCNT/q_int_reg\(6),
      \q_int_reg[0]\(1) => \CLKCNT/q_int_reg\(7),
      \q_int_reg[0]\(0) => \CLKCNT/q_int_reg\(8),
      \q_int_reg[8]\ => REG_INTERFACE_I_n_35,
      rxCntDone => rxCntDone,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(0) => s_axi_wdata(2),
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0,
      scl_t => scl_t,
      scndry_out => scl_clean,
      sda_rin_d1 => sda_rin_d1,
      sda_t => sda_t,
      shift_reg_ld => shift_reg_ld,
      srw_i_reg_0(0) => Srw
    );
READ_FIFO_I: entity work.zxnexys_zxrtc_0_0_SRL_FIFO
     port map (
      \Addr_Counters[0].MUXCY_L_I_0\ => REG_INTERFACE_I_n_89,
      \Addr_Counters[0].MUXCY_L_I_1\ => REG_INTERFACE_I_n_88,
      \Addr_Counters[1].FDRE_I_0\ => READ_FIFO_I_n_12,
      \Addr_Counters[3].FDRE_I_0\ => READ_FIFO_I_n_11,
      Bus2IIC_Reset => Bus2IIC_Reset,
      D(1) => p_0_out(6),
      D(0) => Rc_fifo_full,
      D_0 => D,
      \FIFO_RAM[0].SRL16E_I_0\(7) => Data_i2c(0),
      \FIFO_RAM[0].SRL16E_I_0\(6) => Data_i2c(1),
      \FIFO_RAM[0].SRL16E_I_0\(5) => Data_i2c(2),
      \FIFO_RAM[0].SRL16E_I_0\(4) => Data_i2c(3),
      \FIFO_RAM[0].SRL16E_I_0\(3) => Data_i2c(4),
      \FIFO_RAM[0].SRL16E_I_0\(2) => Data_i2c(5),
      \FIFO_RAM[0].SRL16E_I_0\(1) => Data_i2c(6),
      \FIFO_RAM[0].SRL16E_I_0\(0) => Data_i2c(7),
      Q(3) => p_1_in3_in,
      Q(2) => p_1_in2_in,
      Q(1) => p_1_in_0,
      Q(0) => REG_INTERFACE_I_n_82,
      Rc_Data_Exists => Rc_Data_Exists,
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Rc_fifo_rd => Rc_fifo_rd,
      Rc_fifo_rd_d => Rc_fifo_rd_d,
      Rc_fifo_wr => Rc_fifo_wr,
      Rc_fifo_wr_d => Rc_fifo_wr_d,
      s_axi_aclk => s_axi_aclk
    );
REG_INTERFACE_I: entity work.zxnexys_zxrtc_0_0_reg_interface
     port map (
      Aas => Aas,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(3),
      Bus2IIC_Reset => Bus2IIC_Reset,
      Bus2IIC_WrCE(6) => Bus2IIC_WrCE(0),
      Bus2IIC_WrCE(5) => Bus2IIC_WrCE(2),
      Bus2IIC_WrCE(4) => Bus2IIC_WrCE(8),
      Bus2IIC_WrCE(3) => Bus2IIC_WrCE(10),
      Bus2IIC_WrCE(2) => Bus2IIC_WrCE(11),
      Bus2IIC_WrCE(1) => Bus2IIC_WrCE(16),
      Bus2IIC_WrCE(0) => Bus2IIC_WrCE(17),
      D(0) => Ro_prev,
      D_0 => D_1,
      D_1 => D,
      Data_Exists_DFF => WRITE_FIFO_CTRL_I_n_4,
      Data_Exists_DFF_0 => WRITE_FIFO_CTRL_I_n_0,
      Data_Exists_DFF_1 => X_AXI_IPIF_SSP1_n_3,
      Data_Exists_DFF_2 => READ_FIFO_I_n_12,
      Dtre => Dtre,
      \FIFO_GEN_DTR.Tx_fifo_rd_reg_0\ => REG_INTERFACE_I_n_77,
      \FIFO_GEN_DTR.Tx_fifo_wr_reg_0\ => REG_INTERFACE_I_n_86,
      \FIFO_GEN_DTR.dtre_i_reg_0\ => WRITE_FIFO_I_n_12,
      \GPO_GEN.gpo_i_reg[31]_0\ => REG_INTERFACE_I_n_28,
      \GPO_GEN.gpo_i_reg[31]_1\ => REG_INTERFACE_I_n_84,
      \GPO_GEN.gpo_i_reg[31]_2\ => X_AXI_IPIF_SSP1_n_21,
      IIC2Bus_IntrEvent(6) => IIC2Bus_IntrEvent(0),
      IIC2Bus_IntrEvent(5) => IIC2Bus_IntrEvent(1),
      IIC2Bus_IntrEvent(4) => IIC2Bus_IntrEvent(2),
      IIC2Bus_IntrEvent(3) => IIC2Bus_IntrEvent(3),
      IIC2Bus_IntrEvent(2) => IIC2Bus_IntrEvent(4),
      IIC2Bus_IntrEvent(1) => IIC2Bus_IntrEvent(6),
      IIC2Bus_IntrEvent(0) => IIC2Bus_IntrEvent(7),
      \IIC2Bus_IntrEvent_reg[0]_0\(4) => Al,
      \IIC2Bus_IntrEvent_reg[0]_0\(3) => Txer,
      \IIC2Bus_IntrEvent_reg[0]_0\(2) => Tx_under_prev,
      \IIC2Bus_IntrEvent_reg[0]_0\(1) => p_1_in,
      \IIC2Bus_IntrEvent_reg[0]_0\(0) => IIC_CONTROL_I_n_8,
      \LEVEL_1_GEN.master_sda_reg\ => DYN_MASTER_I_n_7,
      Msms_set => Msms_set,
      New_rcv_dta => New_rcv_dta,
      Q(7) => Cr(0),
      Q(6) => Cr(1),
      Q(5) => Cr(2),
      Q(4) => Cr(3),
      Q(3) => Cr(4),
      Q(2) => Cr(5),
      Q(1) => Cr(6),
      Q(0) => Cr(7),
      \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0\ => REG_INTERFACE_I_n_89,
      \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0\ => REG_INTERFACE_I_n_88,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\(3) => p_1_in3_in,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\(2) => p_1_in2_in,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\(1) => p_1_in_0,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\(0) => REG_INTERFACE_I_n_82,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_1\ => REG_INTERFACE_I_n_83,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]_0\ => REG_INTERFACE_I_n_78,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0\ => REG_INTERFACE_I_n_85,
      \RD_FIFO_CNTRL.ro_prev_i_reg_0\ => X_AXI_IPIF_SSP1_n_17,
      Rc_Data_Exists => Rc_Data_Exists,
      Rc_fifo_rd => Rc_fifo_rd,
      Rc_fifo_rd_d => Rc_fifo_rd_d,
      Rc_fifo_wr => Rc_fifo_wr,
      Rc_fifo_wr0 => Rc_fifo_wr0,
      Rc_fifo_wr_d => Rc_fifo_wr_d,
      Rdy_new_xmt => Rdy_new_xmt,
      S(2) => REG_INTERFACE_I_n_37,
      S(1) => REG_INTERFACE_I_n_38,
      S(0) => REG_INTERFACE_I_n_39,
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      Tx_fifo_wr => Tx_fifo_wr,
      Tx_fifo_wr_d => Tx_fifo_wr_d,
      Tx_fifo_wr_d_reg => REG_INTERFACE_I_n_32,
      \cr_i_reg[2]_0\(2) => X_AXI_IPIF_SSP1_n_8,
      \cr_i_reg[2]_0\(1) => X_AXI_IPIF_SSP1_n_9,
      \cr_i_reg[2]_0\(0) => IIC_CONTROL_I_n_26,
      \cr_i_reg[3]_0\ => REG_INTERFACE_I_n_36,
      \cr_i_reg[7]_0\ => REG_INTERFACE_I_n_35,
      dynamic_MSMS(0) => dynamic_MSMS(1),
      earlyAckDataState => earlyAckDataState,
      firstDynStartSeen => firstDynStartSeen,
      firstDynStartSeen_reg => REG_INTERFACE_I_n_33,
      firstDynStartSeen_reg_0 => WRITE_FIFO_CTRL_I_n_3,
      new_rcv_dta_d1 => new_rcv_dta_d1,
      \next_scl_state1_inferred__1/i__carry\(8) => \CLKCNT/q_int_reg\(0),
      \next_scl_state1_inferred__1/i__carry\(7) => \CLKCNT/q_int_reg\(1),
      \next_scl_state1_inferred__1/i__carry\(6) => \CLKCNT/q_int_reg\(2),
      \next_scl_state1_inferred__1/i__carry\(5) => \CLKCNT/q_int_reg\(3),
      \next_scl_state1_inferred__1/i__carry\(4) => \CLKCNT/q_int_reg\(4),
      \next_scl_state1_inferred__1/i__carry\(3) => \CLKCNT/q_int_reg\(5),
      \next_scl_state1_inferred__1/i__carry\(2) => \CLKCNT/q_int_reg\(6),
      \next_scl_state1_inferred__1/i__carry\(1) => \CLKCNT/q_int_reg\(7),
      \next_scl_state1_inferred__1/i__carry\(0) => \CLKCNT/q_int_reg\(8),
      p_0_in => p_0_in,
      p_3_in => p_3_in,
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \s_axi_rdata_i[0]_i_3\(1) => Bus2IIC_Addr(2),
      \s_axi_rdata_i[0]_i_3\(0) => Bus2IIC_Addr(3),
      s_axi_wdata(8 downto 0) => s_axi_wdata(8 downto 0),
      \sr_i_reg[1]_0\(5) => sr_i(1),
      \sr_i_reg[1]_0\(4) => sr_i(2),
      \sr_i_reg[1]_0\(3) => sr_i(3),
      \sr_i_reg[1]_0\(2) => sr_i(4),
      \sr_i_reg[1]_0\(1) => sr_i(5),
      \sr_i_reg[1]_0\(0) => sr_i(6),
      \sr_i_reg[1]_1\(5) => p_0_out(6),
      \sr_i_reg[1]_1\(4) => Rc_fifo_full,
      \sr_i_reg[1]_1\(3) => Tx_fifo_full,
      \sr_i_reg[1]_1\(2) => Srw,
      \sr_i_reg[1]_1\(1) => Bb,
      \sr_i_reg[1]_1\(0) => Abgc,
      \timing_param_thddat_i_reg[7]_0\(2) => REG_INTERFACE_I_n_59,
      \timing_param_thddat_i_reg[7]_0\(1) => REG_INTERFACE_I_n_60,
      \timing_param_thddat_i_reg[7]_0\(0) => REG_INTERFACE_I_n_61,
      \timing_param_thddat_i_reg[7]_1\(6 downto 0) => Timing_param_thddat(7 downto 1),
      \timing_param_tlow_i_reg[7]_0\(4 downto 1) => Timing_param_tlow(7 downto 4),
      \timing_param_tlow_i_reg[7]_0\(0) => Timing_param_tlow(1),
      \timing_param_tlow_i_reg[8]_0\(2) => REG_INTERFACE_I_n_69,
      \timing_param_tlow_i_reg[8]_0\(1) => REG_INTERFACE_I_n_70,
      \timing_param_tlow_i_reg[8]_0\(0) => REG_INTERFACE_I_n_71,
      \timing_param_tsusta_i_reg[7]_0\(2) => REG_INTERFACE_I_n_48,
      \timing_param_tsusta_i_reg[7]_0\(1) => REG_INTERFACE_I_n_49,
      \timing_param_tsusta_i_reg[7]_0\(0) => REG_INTERFACE_I_n_50,
      \timing_param_tsusta_i_reg[7]_1\(7 downto 0) => Timing_param_tsusta(7 downto 0),
      \timing_param_tsusto_i_reg[7]_0\(7 downto 0) => Timing_param_tsusto(7 downto 0)
    );
Rc_fifo_rd_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rc_fifo_rd,
      Q => Rc_fifo_rd_d,
      R => Bus2IIC_Reset
    );
Rc_fifo_wr_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rc_fifo_wr,
      Q => Rc_fifo_wr_d,
      R => Bus2IIC_Reset
    );
Tx_fifo_rd_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Tx_fifo_rd,
      Q => Tx_fifo_rd_d,
      R => Bus2IIC_Reset
    );
Tx_fifo_wr_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Tx_fifo_wr,
      Q => Tx_fifo_wr_d,
      R => Bus2IIC_Reset
    );
WRITE_FIFO_CTRL_I: entity work.\zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\
     port map (
      \Addr_Counters[0].MUXCY_L_I_0\ => REG_INTERFACE_I_n_32,
      \Addr_Counters[0].MUXCY_L_I_1\ => DYN_MASTER_I_n_6,
      \Addr_Counters[1].FDRE_I_0\ => WRITE_FIFO_CTRL_I_n_4,
      D => D_1,
      Data_Exists_DFF_0 => WRITE_FIFO_CTRL_I_n_0,
      \FIFO_RAM[1].SRL16E_I_0\ => WRITE_FIFO_CTRL_I_n_3,
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      \cr_i_reg[2]\ => WRITE_FIFO_I_n_12,
      ctrlFifoDin(0 to 1) => ctrlFifoDin(0 to 1),
      dynamic_MSMS(0 to 1) => dynamic_MSMS(0 to 1),
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      s_axi_aclk => s_axi_aclk
    );
WRITE_FIFO_I: entity work.zxnexys_zxrtc_0_0_SRL_FIFO_6
     port map (
      \Addr_Counters[0].MUXCY_L_I_0\ => REG_INTERFACE_I_n_86,
      \Addr_Counters[0].MUXCY_L_I_1\ => DYN_MASTER_I_n_6,
      \Addr_Counters[1].FDRE_I_0\(0) => Tx_fifo_full,
      Data_Exists_DFF_0 => WRITE_FIFO_I_n_12,
      \FIFO_RAM[0].SRL16E_I_0\ => WRITE_FIFO_I_n_10,
      \FIFO_RAM[7].SRL16E_I_0\(0) => \p_2_in__0\(0),
      Tx_data_exists_sgl => Tx_data_exists_sgl,
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      Tx_fifo_wr => Tx_fifo_wr,
      Tx_fifo_wr_d => Tx_fifo_wr_d,
      callingReadAccess => callingReadAccess,
      \data_int_reg[0]\ => sda_clean,
      dynamic_MSMS(0 to 1) => dynamic_MSMS(0 to 1),
      earlyAckHdr => earlyAckHdr,
      p_0_in => p_0_in,
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      rdCntrFrmTxFifo0 => rdCntrFrmTxFifo0,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(7 downto 0) => s_axi_wdata(7 downto 0),
      shift_reg_ld => shift_reg_ld
    );
X_AXI_IPIF_SSP1: entity work.zxnexys_zxrtc_0_0_axi_ipif_ssp1
     port map (
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(3),
      Bus2IIC_Reset => Bus2IIC_Reset,
      Bus2IIC_WrCE(6) => Bus2IIC_WrCE(0),
      Bus2IIC_WrCE(5) => Bus2IIC_WrCE(2),
      Bus2IIC_WrCE(4) => Bus2IIC_WrCE(8),
      Bus2IIC_WrCE(3) => Bus2IIC_WrCE(10),
      Bus2IIC_WrCE(2) => Bus2IIC_WrCE(11),
      Bus2IIC_WrCE(1) => Bus2IIC_WrCE(16),
      Bus2IIC_WrCE(0) => Bus2IIC_WrCE(17),
      Dtre => Dtre,
      \GPO_GEN.gpo_i_reg[31]\ => REG_INTERFACE_I_n_28,
      IIC2Bus_IntrEvent(6) => IIC2Bus_IntrEvent(0),
      IIC2Bus_IntrEvent(5) => IIC2Bus_IntrEvent(1),
      IIC2Bus_IntrEvent(4) => IIC2Bus_IntrEvent(2),
      IIC2Bus_IntrEvent(3) => IIC2Bus_IntrEvent(3),
      IIC2Bus_IntrEvent(2) => IIC2Bus_IntrEvent(4),
      IIC2Bus_IntrEvent(1) => IIC2Bus_IntrEvent(6),
      IIC2Bus_IntrEvent(0) => IIC2Bus_IntrEvent(7),
      Msms_set => Msms_set,
      Q(1) => Bus2IIC_Addr(2),
      Q(0) => Bus2IIC_Addr(3),
      \RD_FIFO_CNTRL.ro_prev_i_reg\ => READ_FIFO_I_n_11,
      \RESET_FLOPS[3].RST_FLOPS\ => X_AXI_IPIF_SSP1_n_3,
      \RESET_FLOPS[3].RST_FLOPS_0\ => X_AXI_IPIF_SSP1_n_17,
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      Tx_fifo_rst => Tx_fifo_rst,
      \WDATA_reg[0]\ => X_AXI_IPIF_SSP1_n_21,
      \WDATA_reg[5]\(1) => X_AXI_IPIF_SSP1_n_8,
      \WDATA_reg[5]\(0) => X_AXI_IPIF_SSP1_n_9,
      \cr_i_reg[2]\(0) => IIC_CONTROL_I_n_28,
      \cr_i_reg[2]_0\ => WRITE_FIFO_CTRL_I_n_3,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      ctrlFifoDin(0 to 1) => ctrlFifoDin(0 to 1),
      firstDynStartSeen => firstDynStartSeen,
      is_read_reg => is_read_reg,
      is_write_reg => is_write_reg,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid_i_reg,
      s_axi_rdata(7 downto 0) => s_axi_rdata(7 downto 0),
      \s_axi_rdata_i[6]_i_4\(5) => sr_i(1),
      \s_axi_rdata_i[6]_i_4\(4) => sr_i(2),
      \s_axi_rdata_i[6]_i_4\(3) => sr_i(3),
      \s_axi_rdata_i[6]_i_4\(2) => sr_i(4),
      \s_axi_rdata_i[6]_i_4\(1) => sr_i(5),
      \s_axi_rdata_i[6]_i_4\(0) => sr_i(6),
      \s_axi_rdata_i[7]_i_6\(5) => Cr(0),
      \s_axi_rdata_i[7]_i_6\(4) => Cr(1),
      \s_axi_rdata_i[7]_i_6\(3) => Cr(2),
      \s_axi_rdata_i[7]_i_6\(2) => Cr(3),
      \s_axi_rdata_i[7]_i_6\(1) => Cr(4),
      \s_axi_rdata_i[7]_i_6\(0) => Cr(6),
      \s_axi_rdata_i[7]_i_6_0\(4 downto 1) => Timing_param_tlow(7 downto 4),
      \s_axi_rdata_i[7]_i_6_0\(0) => Timing_param_tlow(1),
      \s_axi_rdata_i[7]_i_7\(6 downto 0) => Timing_param_thddat(7 downto 1),
      \s_axi_rdata_i_reg[0]_i_2\ => REG_INTERFACE_I_n_84,
      \s_axi_rdata_i_reg[0]_i_2_0\ => REG_INTERFACE_I_n_85,
      \s_axi_rdata_i_reg[1]\(0) => p_1_in_0,
      \s_axi_rdata_i_reg[2]_i_2\ => REG_INTERFACE_I_n_78,
      \s_axi_rdata_i_reg[3]\ => REG_INTERFACE_I_n_83,
      \s_axi_rdata_i_reg[7]_i_2\(7 downto 0) => Timing_param_tsusta(7 downto 0),
      \s_axi_rdata_i_reg[7]_i_2_0\(7 downto 0) => Timing_param_tsusto(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid_i_reg,
      s_axi_wdata(9 downto 0) => s_axi_wdata(9 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
J8hsXOmRB+1guZQ2Nk0FZtLfh0P7QqEmRQcydlibT4v+ngXD7jsvCIEtJxcHigapAHqwoJaC2icx
wq4NBXaaQasGuZhuyNe/PPpECB8ZuNqGrDCrJk0bbg9Xn1D8rIa7c+APa4oE8vr1M9Hu1SP/ZhDR
lHpqyiE4WDAnEzbwQyM=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
i63XFcrth7UMoNjIDtJFdvGg204MKqP2xKW7VwmSMHfeqk2BaemK2RTrTWPOn7C3AVjA+hTK4rOe
unOr54b81VJDRu8VjCOcuyAVp7FwHRazyh6O+w0+2qZ/ITwpiQMvYN5PSAxZXf4otGqTguW6o/3u
BF159CigMrxWBpLAfCMh8HhjAcZFlKq8BDFWpRTS32VnqkUHr5zaovcuetRE9KYUPdi2iipUJzL3
c2YeEdGBNrXlLXJkUm35AJr+p7hYldueR7RTJJ0zcjyoUAElJTrIpLxxZI3OK2sEsPlq4hySV/3l
QcBbYMfwy09MlwTkU/pvtJsRxhQV6WxHq7SXxw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
RDQmlpcaT+HCd+1tYKm37UnwpPYv6X4YlDG2Ak6rJB9BafLB1qbTwItkV4W6M/1mgHOFS6ktffjn
cSIQt2i2Q5GzjNDarglbRP52NDHA7eaWQpIiPXnsDVSHZuYgzVLhrNz7LJ34j8xHOTsmdkLVjLlQ
EtV7DyiCqgJB2DKS5mI=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
K55/ElY2fz8rbuXXIoWjQxQ3b+VjopLPosX7f21HYlq1rpUzdKgjFt7ObQAbQx1YiOc8f9jXuM/m
zJBJTpngc6Qx1jpk4EUDFi2XNY9sAl30rz3CSjmOHJSQD3p8Ie3KdFgq/XSfxovcLGUavr7d1kOz
oWVSfP5Zufwy00wMgQpmlNFjD45ej6YaDWVZCCWEqSFAXFk+blS+0sfi50w7tcCEKgUwIU7mL2P7
AH+EdKUOqod5a7gdOIL71g23WA48QA1IzP2AcZYi1tWYwqm7jk4wiwxBEebeRZq9G+iOoKy1OCZe
WXQJke+ZnUGrSPhYdOreFVUfDPVT1ZUz6Qtvcw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jG1/RLqdb6ZvCa0CQPtlVwccI9kxjY1dGK59oHdEH2FJRkgAHZdDHNNysttliSit2WVZoA+z+WUK
sK8H2np17aGy97E/8N3IEQT06O5HUOlFY2gIeHRxwH5w/Hti8yl4Rk7Qi+uSLSCczFYOj8Yf18xA
VhHKm+k5wH81YevXTNvuT2x61PlfoPXX5n9mpGMFk0YLHucSW5y7GzkhGi/KXUhMA6QyFcLEaKjK
dMSB/BjkyqmL8sRXNdUeMVtBtOEtRBJd9RQ12yOExNLJ5uZ1dIZP8nS92kBezXuJ0E+bj3ty9TK6
63fhd0isCmFhFvYcYgABurHjoSJfzekRFPwSLg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WuqFbvQ9JrQcMxwtdgJ4DcdxQwbZGq3I7qgQS3edaltTAODYFwstPsyO7J7LQlFdCuZQKRlSgqHf
+DqlZ+vyt1eprUTgGrdUkhClGjO07AFu9v9qANT+vXY9YYtit9bByGCkJW0CYCuLK+MiuJTu/S0k
EW5iu9/nFRQFbESR5a75+S4IdJucZmOQTCwx0mnyJ4zK8Gg5amcBzq6p8L3hulVbD6Lo43Pg/LJ2
EVV7wrcR0F2PkSawbHqsUiV9IaLKZSUIoo2evpKc0kY2gJfHuIOxM91wfaReDgElF29R0+PBs85g
ssYxK1G97T5zcY367N/1Z+pIwB4ASTJaGG89BA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
f/nmh0AZcA7x/XphJkLLgcY29zKD6ZcVJTCGpuke4IS7QD6Io+BjDIo2sZo1kgLDhTmr2XhaMLyn
UQtXksvxeDmxIvyehpLc8qOSAI7nk2+s1WcZNgI/+KEt6CKoabIZMn+OjKoUb/aD/Z/9h6uVN62q
KGZ5a5e46ZiWZFZcP3QsA1zRSI7c+pdglcBUa71VnIy0dY3S0wR66do9hB5ugToJvKEjRQJfn1LP
O6B/pVN4JjMoE6KQmEvu8dRlgw7igp+Lv/htZRh12MpFiZFyg6VeG2gasx48sWZ1SjTxhJCr6TbB
2rnDn9kJh9LMhRl+GO24cmbKWTfRx4bGAuBDDw==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
sB6M6khQ/uuS2NXGvtnXy3EqGL5kDxMyFTIXCggphxKpYAWUro0jIYE0zHbgjn1Oct40Ig68YDad
1/V7bzQ+cBlwR7S37v9BtBy/XCeiqDOkr2QvhfPPcXMkS2tUSeY1pbXzETna8BNNh3jHRd8rBdvq
PKRBKnsuhBk7Aeawcj1VK+2KiKefeW1RIRlsU6sSoXcLSQK0vDLokJRdB6ysAvTYfCg5fy6LvCVu
kTYDOfyUkwr2VDOehRUVEKOsypqWQ0uzDy5jIk1KWUZ6LbQVB4/sBdO738X/rYpnlFJxFEXKPXWY
OdzxooePGEqXl8oI95pJyjzk94PgF2cXC+2t8kLSl/8gofQdLJhQzznjV3aVZeh27pQm97IPpNB/
lF1jGZZZAEMpQIn+NTtdBkMJyupUZjgJ2RK6Ai4UO1dr5p8Vm2eVv+3mYuW7+tJnOo6TZeGFasai
HeL5+WGyyKwOFKquEzu3cGlfqdX+W8lE6mFnAkA66KSxjPZjhilqNlya

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BkAOY1vsnAkqmm0eEA/wQWzBEMMfBuZMsoF+54mHrqGjQXAgVNcmruXtKEro44M5oTDZxv6OdWjd
/GPH3KDONusMi+v/6s8ivcJRYiXRnRWRCzR9FrCXFZON3/nDr9uMpjWgeR3DLXkKYguZTSq/RYdz
bJMZr+/CcNTfonh40oBQ6/qIjs5F262qKazE06lqRXaW7VVP9+rFFsNxl+aRzUHgTNxWmcaE6G4S
/l34hKNV24LrDcCdi/9klL38F1Z/GHc7ATT/zRxvtRCVdH4zoRX6M0ECVj4217qw40D0Z4TwLIK1
MX6ReYydDMgr/U1JEiIbYwmpUWTHUyRjMLNnHA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QEw/0/xhteu9TssoDElm66gUloAgiCJvDezwNuv7k0sJQid8NncR0r1l6ZxkychYUoQIgIrzJ43F
dpAaEVEPuPAU7Vq1wwItP/+9hLDTifthzGvPGAu/ZgT9hSLYRGE6iQXWJPzeX0k2g5TAsSIpft2C
q1it5dV4LlvRhQgKaGbvvldvsN81h+1AMIa32VghTOVVcq+HbmJ44kls36GWHHIFum24yLChQBZ/
zZ15NSFj75cAhUIUb5UNr/83yqSPVUaPfD9g6ORatQ4NSFIyZsTr9HeAxrUTtnARutR5xmKGHqIC
xY5TcEzmIEjRP+tyEwyLp0WPR46X6OAE315aig==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PBU3IOumauHboJhMX6n/GgGMXEfI5zagnBupJTzHvLesjYPgWCo3FASzjBVtdeFbc01Y5F/hDtQ1
yIiq29KUYhA/aseKQFDG7y3wJDjBKh6aiZxQVth9NhQGR3AvYd5DYqTzTYnjOt6I5FXdP4IkH34J
HPbX5LBU/CoIf7kavZbOku9NXdbwzcjTTa/bYERzbK6EzyaLEhiM7tfYB5h2V2wjueV/wHZCjbno
Q5jN/Wdhu3obwAwJFSXqzAsXGTp1rrDaY0n7tEVw4iExQCW4e5XBAZ7yumgJRwG5kgDCZOtyFHh7
TF4a5WXuz3ZYpsHWbndE1aBvu+24baZZ5mrZ9w==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2320)
`protect data_block
nkOO4VluluKyPCCJ44uRDMwLX2Y15G1AcDXcSekwMoNK2BN/2w0H3iMBvlGPNn2VhlYPen8EW8Td
S3vSYCLPa8tUionc5VhCWK8cpG2ea4tR+8df0N24P8RT0G3485LKF2gyYRJnT2b6NC1wBllbGrIY
jooePeWAp1X4wKc0SoJjRfjcsa4PVyDtvvvVxkd7UK9oYmu+W8F3uXnI2jywu71/0YR1zZD9pqtb
zcmR8GPgVO6OZ37zofQ4DgZc11QsKXDI1tE/uLImYhyyC8yDoM5dzXoCdxbibudw984ScUggIpA6
veTsu6c8ouIA9k529YACbiVk8N6uLcGQ5c2I56ZFINjhWWcvAdPCdFn9PpsXbY6ej5WMjUTCpMNh
L9HJoFj2fdTjUBNC5XnNxIEeaXb1pt4J/SPitdWRHUfDar+XK3bB+Q53jbtmxwonkEG/OO8yCVSQ
C82awL+5062joBS0YT9OmULgL7x5gOxZdvjDrPrqvK7jhZzlIIX4B2/wUelLcjKykSPIhlcx1UaH
5BaI6es7IQjGjfooSJhNOXH09t7SPxq0owOBtHi6FATap1L2CRi7yH/LguDupvUzrHJMDRcyg2Wx
5ZptCVJGeHZKV/CEFxrGnwGbmGkzdetOy5FTKB8YQxrX8UxczIJEGdshplp03aM7JbYumwIoSkXI
3grC97TkbgDeKR6No+7oA2UMn/61EVNNc1ZSCkqavYimv6i0DGp4k+s5wvJ056Vejepq3lefCFpM
SxjIoMY11CNu+gxmvTpnaefGrwmIjgM0b+0EUXB10c8KaO7UuUgfz+C/rS3dtEmDhh5nOOQA6Yvr
Li6pXd08vKK3A4dzKUAbli/HCP9HUtg4HFyTZnRK0+ltbyk8aPn60CljBFdQEwHrDItY4YXMZfyD
vH+olU2na5HCfdS42dWPpPl+RWFHXIM2Uq3sxiJugIze3YABLk6uz7Nu8Y2QwLJpawHwKwak38+I
bSXlFm2LTfL+psW0FpdmTbZqP/GVqX1z/BgHtlNqjoCV4keQjW1ASHq56piweZCwkWoDLvbyEeQg
6HDYY5VMbto2jC+1/BEFpmogmRd+87XLA3ym7wcSoGd2PJPZn2XGsPqx9FprljLtSjKn6vVW+qEX
trosHfIWrlyqTKea72+RFfqrhADk3YC4frAGZYq9X1MM+nNWfeDXX9cVXFNoSIuwP4VpBO6H8XcT
AHkQLtW7e23/EGsdK+4ePTgsHIAkQyG5ou7SNuzHR/cGx4bBxGMMr5Tp7cdMDUzCWBjyoYAcfq9j
sX7vPg+E9Q4BKy8Yi2SfwLJmRzt6bI8NH+zxOIoaXjgwkmcbF/v951SZLXS40qSmWdpGf7s1ig/6
ZE6aG7IyCPePHJfPFAgGI1yT3nAbg/4oV+x9CUjqtkmMBElGRxlA2V1weEspJwsAbWMqDwZ23Ily
hWP5sYKHOd+GQW5xLY6S7C8MRDkGYScU8fGMDcnBpOvoWwMpgpjj8UU0B8PBSBuDXZ02PKhUOYg2
zVZBbdSbJy5+jmGZQ18TmK2OSSNqH7wX//nKL/Cm4raSM5mcltrUlHL/ppD+6QqCqmsgDSzBOnJs
FmPrYPTjwngzprNtPJNnMCO8kzDkOOpST0mkx/A8tY6q0Rv90haASMSxyuDJDJk3MxtpkbXj55Ay
1hVhA5NVlIATrwLKkpFQ78n+LIVbtQw8NVNyG6z/d5xMcqPHzXT+pEFjrujJseb8u0UDJAhdoaE/
dIkDp5xeVYppDdEnB1k5i5JFuEIfZBIKiRf/Orb/87lhDklxpQxbTXM674YC5uRtW4WvueY/O7+S
65rgigxocC25rMsRypr8oaPk49JUokQLONIjqHo9XjrCgTlmNAQJ4df0D9+cUtVI8fkraLmN5z13
r18UPf8fjHTe2A9drXxXDpiD3drN18/w3vgIeUGhRXm6R0UP3NbQnQ8l2qLspktYJYOAupSUR/FS
YKyvSWYULhoBqWI2oQyWJWp+LhzxhqDwkglKb8EDC+mLKlYds2ofV8reFdMLycFfiF1+yBGnURVh
c3kFF67W5ZF7oweaZ13Jt7U2ndO/QkbWFcODwPl2vxBXjhsB7HwkJd7kREMMyOdTaVEtTUmpP0WR
JznhEk6GB95XLmuAIRGrBKycyDqtc4nD3B8oqsa1CEccXUu36359zPnqjG9TSTyY6bsJP1TA5WhI
P+0+Tnh9Ul5WtV2TDEVoAIWTKsVZSN+H4dtREjkMrjWTAfClomCJ4NlhVg3L6dVfLDpI1eDkRHMH
bcpJ1uHNiT5A50fDq3Y8g745WJNt8nXyGzfycXblsq/JvyFOBo2rlB68hJDLt6D4tltMnJ1M68Ik
wGs3vTB30SbBqfs+Nf+GZ09/11zBPRNQONU4mNcsaiIsoIvVGxhtS2xjKBWvxgEB7pq5+TO3ZJtB
I7N1Ytlcu8chwuEjcNZWocYCKmPb5ZTJSKjhmlopFyJqzhzs9xQ6dGogjBk/zabro2rk4bjc86N+
V5+lVCFW99HPlcSWaAxul2O8ti23fTzxyY5Ecy1I8gtP54T67/cmua9sFL0b8XOLIPCIkYgLzUtQ
XkW49lzpGIeT5O8OpADxDJ8zwCKS/PMfHDHphjUbkLZ9tBl1vmA0QAvhfN1+UMI2IG0i+dyG0/XX
QCmJSaEIcNkkC/ZqX+TF36AXOUhNfIvbwd9fu6jzlwDzSH4sQNGmx5IciohmPXdQrMn8MafdxAOy
cYqvoenPKYI0tp1Qu7/HKkiyZvyuUFqdOJ/4uNL/JVwepPkCpcGJKxgbNmtFHjkbJSJdcg5MAoUg
infhZx9/yRCdfHGgWA61XgEQ1e6VfezOKu0MmYJ44qJ9sYnrt4JanUxpuIYxBbea0wlug5XQodRp
jE9ww1CRVTQQ7U+XE3wYQw/kPgcB/5ebl3ZFvZtgrnjkb3JjR2hqkEMeVp+f3OC91ay9NMfx67lV
tDqe7VJm2WOXIzxiXlzUP0/194J6veP1n04XQ0fVgL87vQdpz1BoPBQdslY1tfdwBN1g281/IG+G
CpPejcl2GRgH0ueLBlNG9ydLiIiZ+LHtHaFsw13EsxEYwDJW/CdaRA==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_iic is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    iic2intc_irpt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of zxnexys_zxrtc_0_0_axi_iic : entity is "8'b00000000";
  attribute C_DISABLE_SETUP_VIOLATION_CHECK : integer;
  attribute C_DISABLE_SETUP_VIOLATION_CHECK of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of zxnexys_zxrtc_0_0_axi_iic : entity is "artix7";
  attribute C_GPO_WIDTH : integer;
  attribute C_GPO_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 1;
  attribute C_IIC_FREQ : integer;
  attribute C_IIC_FREQ of zxnexys_zxrtc_0_0_axi_iic : entity is 100000;
  attribute C_SCL_INERTIAL_DELAY : integer;
  attribute C_SCL_INERTIAL_DELAY of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_SDA_INERTIAL_DELAY : integer;
  attribute C_SDA_INERTIAL_DELAY of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_SDA_LEVEL : integer;
  attribute C_SDA_LEVEL of zxnexys_zxrtc_0_0_axi_iic : entity is 1;
  attribute C_SMBUS_PMBUS_HOST : integer;
  attribute C_SMBUS_PMBUS_HOST of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_STATIC_TIMING_REG_WIDTH : integer;
  attribute C_STATIC_TIMING_REG_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_S_AXI_ACLK_FREQ_HZ : integer;
  attribute C_S_AXI_ACLK_FREQ_HZ of zxnexys_zxrtc_0_0_axi_iic : entity is 28000000;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 9;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 32;
  attribute C_TEN_BIT_ADR : integer;
  attribute C_TEN_BIT_ADR of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_TIMING_REG_WIDTH : integer;
  attribute C_TIMING_REG_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 32;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_axi_iic : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_iic : entity is "axi_iic";
end zxnexys_zxrtc_0_0_axi_iic;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_iic is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  gpo(0) <= \<const0>\;
  iic2intc_irpt <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7 downto 0) <= \^s_axi_rdata\(7 downto 0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  scl_o <= \<const0>\;
  sda_o <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
X_IIC: entity work.zxnexys_zxrtc_0_0_iic
     port map (
      is_read_reg => s_axi_arready,
      is_write_reg => s_axi_wready,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4) => s_axi_araddr(8),
      s_axi_araddr(3 downto 2) => s_axi_araddr(6 downto 5),
      s_axi_araddr(1 downto 0) => s_axi_araddr(3 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4) => s_axi_awaddr(8),
      s_axi_awaddr(3 downto 2) => s_axi_awaddr(6 downto 5),
      s_axi_awaddr(1 downto 0) => s_axi_awaddr(3 downto 2),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid,
      s_axi_rdata(7 downto 0) => \^s_axi_rdata\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid,
      s_axi_wdata(9 downto 0) => s_axi_wdata(9 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      scl_i => scl_i,
      scl_t => scl_t,
      sda_i => sda_i,
      sda_t => sda_t
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
J8hsXOmRB+1guZQ2Nk0FZtLfh0P7QqEmRQcydlibT4v+ngXD7jsvCIEtJxcHigapAHqwoJaC2icx
wq4NBXaaQasGuZhuyNe/PPpECB8ZuNqGrDCrJk0bbg9Xn1D8rIa7c+APa4oE8vr1M9Hu1SP/ZhDR
lHpqyiE4WDAnEzbwQyM=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
i63XFcrth7UMoNjIDtJFdvGg204MKqP2xKW7VwmSMHfeqk2BaemK2RTrTWPOn7C3AVjA+hTK4rOe
unOr54b81VJDRu8VjCOcuyAVp7FwHRazyh6O+w0+2qZ/ITwpiQMvYN5PSAxZXf4otGqTguW6o/3u
BF159CigMrxWBpLAfCMh8HhjAcZFlKq8BDFWpRTS32VnqkUHr5zaovcuetRE9KYUPdi2iipUJzL3
c2YeEdGBNrXlLXJkUm35AJr+p7hYldueR7RTJJ0zcjyoUAElJTrIpLxxZI3OK2sEsPlq4hySV/3l
QcBbYMfwy09MlwTkU/pvtJsRxhQV6WxHq7SXxw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
RDQmlpcaT+HCd+1tYKm37UnwpPYv6X4YlDG2Ak6rJB9BafLB1qbTwItkV4W6M/1mgHOFS6ktffjn
cSIQt2i2Q5GzjNDarglbRP52NDHA7eaWQpIiPXnsDVSHZuYgzVLhrNz7LJ34j8xHOTsmdkLVjLlQ
EtV7DyiCqgJB2DKS5mI=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
K55/ElY2fz8rbuXXIoWjQxQ3b+VjopLPosX7f21HYlq1rpUzdKgjFt7ObQAbQx1YiOc8f9jXuM/m
zJBJTpngc6Qx1jpk4EUDFi2XNY9sAl30rz3CSjmOHJSQD3p8Ie3KdFgq/XSfxovcLGUavr7d1kOz
oWVSfP5Zufwy00wMgQpmlNFjD45ej6YaDWVZCCWEqSFAXFk+blS+0sfi50w7tcCEKgUwIU7mL2P7
AH+EdKUOqod5a7gdOIL71g23WA48QA1IzP2AcZYi1tWYwqm7jk4wiwxBEebeRZq9G+iOoKy1OCZe
WXQJke+ZnUGrSPhYdOreFVUfDPVT1ZUz6Qtvcw==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jG1/RLqdb6ZvCa0CQPtlVwccI9kxjY1dGK59oHdEH2FJRkgAHZdDHNNysttliSit2WVZoA+z+WUK
sK8H2np17aGy97E/8N3IEQT06O5HUOlFY2gIeHRxwH5w/Hti8yl4Rk7Qi+uSLSCczFYOj8Yf18xA
VhHKm+k5wH81YevXTNvuT2x61PlfoPXX5n9mpGMFk0YLHucSW5y7GzkhGi/KXUhMA6QyFcLEaKjK
dMSB/BjkyqmL8sRXNdUeMVtBtOEtRBJd9RQ12yOExNLJ5uZ1dIZP8nS92kBezXuJ0E+bj3ty9TK6
63fhd0isCmFhFvYcYgABurHjoSJfzekRFPwSLg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
WuqFbvQ9JrQcMxwtdgJ4DcdxQwbZGq3I7qgQS3edaltTAODYFwstPsyO7J7LQlFdCuZQKRlSgqHf
+DqlZ+vyt1eprUTgGrdUkhClGjO07AFu9v9qANT+vXY9YYtit9bByGCkJW0CYCuLK+MiuJTu/S0k
EW5iu9/nFRQFbESR5a75+S4IdJucZmOQTCwx0mnyJ4zK8Gg5amcBzq6p8L3hulVbD6Lo43Pg/LJ2
EVV7wrcR0F2PkSawbHqsUiV9IaLKZSUIoo2evpKc0kY2gJfHuIOxM91wfaReDgElF29R0+PBs85g
ssYxK1G97T5zcY367N/1Z+pIwB4ASTJaGG89BA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
f/nmh0AZcA7x/XphJkLLgcY29zKD6ZcVJTCGpuke4IS7QD6Io+BjDIo2sZo1kgLDhTmr2XhaMLyn
UQtXksvxeDmxIvyehpLc8qOSAI7nk2+s1WcZNgI/+KEt6CKoabIZMn+OjKoUb/aD/Z/9h6uVN62q
KGZ5a5e46ZiWZFZcP3QsA1zRSI7c+pdglcBUa71VnIy0dY3S0wR66do9hB5ugToJvKEjRQJfn1LP
O6B/pVN4JjMoE6KQmEvu8dRlgw7igp+Lv/htZRh12MpFiZFyg6VeG2gasx48sWZ1SjTxhJCr6TbB
2rnDn9kJh9LMhRl+GO24cmbKWTfRx4bGAuBDDw==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
sB6M6khQ/uuS2NXGvtnXy3EqGL5kDxMyFTIXCggphxKpYAWUro0jIYE0zHbgjn1Oct40Ig68YDad
1/V7bzQ+cBlwR7S37v9BtBy/XCeiqDOkr2QvhfPPcXMkS2tUSeY1pbXzETna8BNNh3jHRd8rBdvq
PKRBKnsuhBk7Aeawcj1VK+2KiKefeW1RIRlsU6sSoXcLSQK0vDLokJRdB6ysAvTYfCg5fy6LvCVu
kTYDOfyUkwr2VDOehRUVEKOsypqWQ0uzDy5jIk1KWUZ6LbQVB4/sBdO738X/rYpnlFJxFEXKPXWY
OdzxooePGEqXl8oI95pJyjzk94PgF2cXC+2t8kLSl/8gofQdLJhQzznjV3aVZeh27pQm97IPpNB/
lF1jGZZZAEMpQIn+NTtdBkMJyupUZjgJ2RK6Ai4UO1dr5p8Vm2eVv+3mYuW7+tJnOo6TZeGFasai
HeL5+WGyyKwOFKquEzu3cGlfqdX+W8lE6mFnAkA66KSxjPZjhilqNlya

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BkAOY1vsnAkqmm0eEA/wQWzBEMMfBuZMsoF+54mHrqGjQXAgVNcmruXtKEro44M5oTDZxv6OdWjd
/GPH3KDONusMi+v/6s8ivcJRYiXRnRWRCzR9FrCXFZON3/nDr9uMpjWgeR3DLXkKYguZTSq/RYdz
bJMZr+/CcNTfonh40oBQ6/qIjs5F262qKazE06lqRXaW7VVP9+rFFsNxl+aRzUHgTNxWmcaE6G4S
/l34hKNV24LrDcCdi/9klL38F1Z/GHc7ATT/zRxvtRCVdH4zoRX6M0ECVj4217qw40D0Z4TwLIK1
MX6ReYydDMgr/U1JEiIbYwmpUWTHUyRjMLNnHA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QEw/0/xhteu9TssoDElm66gUloAgiCJvDezwNuv7k0sJQid8NncR0r1l6ZxkychYUoQIgIrzJ43F
dpAaEVEPuPAU7Vq1wwItP/+9hLDTifthzGvPGAu/ZgT9hSLYRGE6iQXWJPzeX0k2g5TAsSIpft2C
q1it5dV4LlvRhQgKaGbvvldvsN81h+1AMIa32VghTOVVcq+HbmJ44kls36GWHHIFum24yLChQBZ/
zZ15NSFj75cAhUIUb5UNr/83yqSPVUaPfD9g6ORatQ4NSFIyZsTr9HeAxrUTtnARutR5xmKGHqIC
xY5TcEzmIEjRP+tyEwyLp0WPR46X6OAE315aig==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PBU3IOumauHboJhMX6n/GgGMXEfI5zagnBupJTzHvLesjYPgWCo3FASzjBVtdeFbc01Y5F/hDtQ1
yIiq29KUYhA/aseKQFDG7y3wJDjBKh6aiZxQVth9NhQGR3AvYd5DYqTzTYnjOt6I5FXdP4IkH34J
HPbX5LBU/CoIf7kavZbOku9NXdbwzcjTTa/bYERzbK6EzyaLEhiM7tfYB5h2V2wjueV/wHZCjbno
Q5jN/Wdhu3obwAwJFSXqzAsXGTp1rrDaY0n7tEVw4iExQCW4e5XBAZ7yumgJRwG5kgDCZOtyFHh7
TF4a5WXuz3ZYpsHWbndE1aBvu+24baZZ5mrZ9w==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 31312)
`protect data_block
nkOO4VluluKyPCCJ44uRDMwLX2Y15G1AcDXcSekwMoNK2BN/2w0H3iMBvlGPNn2VhlYPen8EW8Td
S3vSYCLPa8tUionc5VhCWK8cpG2ea4tR+8df0N24P8RT0G3485LKF2gyYRJnT2b6NC1wBllbGrIY
jooePeWAp1X4wKc0SoJjRfjcsa4PVyDtvvvVxkd7R0qIZDDGWXRXMKd1nB2q2vEUE4xLvkNmifff
7cgSXSIzGLumCGpHYn24bLkSfHYojiZnd00iic0fXjboedecYqceMT/ChlhQpdH1cFqCLqZb0O5v
n711lL1OWG1FQHI9dDpNJpKAiTXFF4QBU06r9I+J4rRvnayKn+tdbb0hd1RXIAXEMqMF7RcNtHte
QnjlCOkygE7zjYLRqaeANBykxTzoCDzh1o46eE//XDWKa8hpvtQBID0ozXm84vIxx9375luO3KsW
gt7K7LcH4ZgsViErEtprslzOLR2KoAW1cIZn0NFb9y7BgJGeaAu1IFrJC44ggWQbFQPRaKc7QZLg
RKuUkIrUjju2iAijP5IVAewrz6tLP6pG3puQxr6VJX8klTX9bDjLPWBz62soV+x0hMPFx/eXFSwR
kqnmgT8RXPjVmPAR6D+uvqzoUEl9cPpJcfPpwFvQATAMa7JmKPEjv8+m5pTrmKVUZ7/My1ofh5UR
ksf7Luw7uwLwC8WIOkAC5rxujrWnq8DH+QcGilmEaGvDwDqGFARws3+m3GMCgx7AiNCm+n2FwF9R
bGqcGJ53Cl0n0fe96Pzj8T+5tpRF8EzuLTO2N7ETquGz0KyfHO24qZMbqQcAWb0GuGNLxzyce0hc
VHYwcW3oXHH8/EyYFFk1BqGH7t4ZJUlvY3ekQZdQ/JsXN9qetJLSdiXF5FtESXgcLplfuBOSEqPL
DOorlsJ2L3lEaKCLhywMeINLmzN6NS3FKhCV0ntvJ1OSXadh/qWHIaWvM48uRxqoAyCCzS2EEdRz
Mc/gr5uIqVMMwefhOtZkUWELICI1IcxYvxMbBCnYTyFbL8MVimulaLIrrI99c2/vf2S/TB7eeRsC
N7e0d35ecMSRHVEH7fCaei62vCZJDpr139rJEM3WpU4IfirF5drmGO6ZTT2xGclI34Z7N20rg3SC
97SE2/1zUgEWpoAa1wg/d0sL3VMDtcSMa5QAJ8YMsAwSxcCyZuBfGaXcyPx+S+6tIaVfbRbkX52n
Xw4Fbwo/Hy47S5nKndGYEs1LhPr/FzVLSo4yS6/9YdvNExbOx7uRnuJ0sRnRgsJbjLq1wzAzh5Me
J7DJlud0AgmMH5MSUiZeI6FjZ0JpTssR1+w+ViwgGUKwbTP+y3tIT0Uukh6EcY8VSt2niSb09TAk
ku5861y6a4o8E3cW+QJdaj52M5rmu9Ev5TfO4KzNVJnETyi3VXG20ZB9Hi8xsR+66vvsDa5zh/0k
w+l22M7nOK5ikacClEtZZSkfh6y7H9quX7UwZA456JdVzG6Zaw7LhcWe/pi2c595VGOkyTKKmedy
m3p83P84PAWaLjfw7u9tWNKC29jKLEduk/oKPe3I842OTtvZn8uIyDtcUbdExXIbpqMSYNZF31gu
5QjnVt0MxBRSJx0RpEsvgu3petVPVZgbxRkhzsx814aLVIaf9Cv2vzgPIXF/1Hve6LuWVfF/QKnq
ytNr9S/eySQdHtu6okEAJ2zvISDI/taIHaolP0GKtgSpQtUwFjQH5LOJqPlYt4nD0e6EvngxvERN
VXIxOzVEpsW6DPFnfWMU9zreI8iqOYO41m7nz8xpHKzS54CKikAztK4yxL744B6aUgXNFUWYGrt6
gFdGCbKQhCESE+OLdaxRbTkvJonoMOj8scF+C7EhS+PgHbbDcDKBInnYRdpotcdAMqRK7u1Veqzb
4YeygPqMdZU7ZVfiRR6l0fLkr0tSHvciJ+BGSE8R3c7Y22ZAPGXpAm0j5FFB7jXFY45tW0up80uY
6f4yG95vdDxtitu57AAZ7mmgJQYHV/cyywRiCynfsWEMyBp4NhbV/k+mMHOUKE4BrQGCSR9JOyFo
EoJRpiqFTCTL9yRt6H2+g9ibvBxpX5u0T6DMgT9I3r191J+Am1c5vp4E8r28vDB0EwWWvgYcI+hI
upFXEok019/zaazf7/dj3DVmdwjw8Yh6ljXLpP4PWG9cJ5pMDC53CROrJQQ1imPLTBnjHuVBy0K3
NzwuoN3PggrAt93IWXeKI26bSsvwCyxAfP/6mA9yhoW/Vt9nX0TyUHA3p32NerXWQv7kntKW5UtE
TwkVA0nZiLHOa6OYSg2XBn2UIaiFFckdk+IMbX2bMPAT+tfSbsw/iyyRizDGVIa9Hyt2lk0ybky7
oehpYl1aEtKyaXep13PUfsig6Vyu3FJFfAiQMW4yASRdNfa+6RhSpx9LsngZHB3SVi1s1dGblHwZ
d4fuEOhHmTJp9nAwfrFYb/bolQ/ni9kFWNlVpsXX859SlN+9h4hNTOEPoluSwaYQe6tWrNrbFJmx
TfVkIOpSaxmRslFqogCQ00PNuie5hlURdh5cJbC78hMMoBhWYtLcrD3fUZ8mWlQp3croWfX7iIKK
FeyDj9IL7PIQ1Q9w4cH6ObUtbg/dbfjvH5pvpMKa7iafAgmtgvFcA5w91I1Yy9scSlhXQTxzDRHq
KY6WYXR9naUFv7zrbKsHsw5qS+blyA+A88QQVIJog/xUw8LNtVGu26OgkLB5sGUY081d77m8HrMh
I1JF6Ah3bPQN9B5kafZl5sMJDuk+yblNPtkruZmra0wUXo1H3oNa0aeGR2pK7i6Pno00+Aryaray
Q/aeWDm2kLoGWpVrj/T7h+ofunX1aOoL9ONm2OMK4gCPsd0bm8JaIShX6A5qV1NK1ZjULsRf4Eis
jcUQQ4VfUqAIFl7h179YAahZ+O3HN0+2WQBXY76cGl8kkqPvkz27RWpd8JvRFTJzsHh7VQc8Z0n2
1+KyXJi3tYzDHtA1PgY9ufGgod4u/RcEkRj5Fdy/kjxf2d5YmnzY44Kf0Sp/qE3Wmmcayw8QEjfy
A/AB+7ZBevYP36NaNisYd5pN4mTf1no01xRpUPJf6QPeb8682x9EvTJgne7Q7v7xjyMp9e45S4If
+bjB+M2Ep+c3A8P/Xy1zk9Wiz3f1SXPjERTZZSzkT3KF2wapnKj5qPZRmcgdfpc4eC9LCMRmZgm2
WmZB8O+fSVY8poKrUO47LQz/rj27uNe/Lq5EK3VYxRpC9WQUcaKvuI5PbogpXfw98GOnsJPO4AzB
xAHVrI2WH/3cm8SPT8YCyx5584DPw3otDlcZB4JZpmaAvMqcSI7yUkXE6P78WM+TclKrSv4J7Dib
J/vuyHrkF53fMEx49VUP/Zc5ekZnNw2+JTtM8z596UHTbv3BP2AaH528nUXKMXc/9BfYRkXxVIT6
hd6di+lXOvjOQaczKK/dg8e/jJeVGvNclOx+wPlg9ArO2PkK8czS3FD9TcXsubLsFQ5+ggvl3enJ
W4XMd5XCgMUdx39tYWgS8qyCvX4sz3oIL7B2q96cwN7VUFbJRY9r2mTc1ICRkY0snyoauPVqznhL
nG9e6ZJHUtHz8ovzHZWiD+2P4lqCEx61aOqi21nNXNAls597hHHUQwbr6y/RFbyfYldpfSpqVb33
P6EGUIiFiOWAF5YKwVx1wsdg5ulX9bBllrh4FZUCxtP0AkQeGm2hUTVXc26+smzWncWtcdSTCckx
ZCzRMFtIMmykjjwFYx/Srlj3shjNJX+S9Gh+/amdi9nKY5dwGj3Tb9Cn7nJJurUR7VETsjqvVrIl
C9XsxRgZzmlSNRtZknJQs+7nqhi4tia+fjvayZeone1exImCl/Q+4bi0T68/JGMYloGrSzbLWMeR
2scqGyYZLmykRIUvJxJikZ3Ccn5+EuSlU8SaECrxIC79ZPnAoix4GLggkrXHcUQibd9fr+C6YWW0
0FP/FHA+HJJy7fIidpXKc6Yf8adAwSYnBoJ1v7RuUcgRZy2Js05kFsgV4xxaqbD4K+zX8psjSaHT
Ya0zNossUQK8sLXnf4DjMi2+eDRCzFnZBlcHWX4yqJaDJJb4b7+BtTe7hez8AyQRx9PIj7Dc481h
ewjBaTpLyxkN7s/whCuoyF4keHV7fIM/ZBu/xt/XHUnhO909fG/0eZPdUZ475kiq1hVTj8DN3ksG
mgyY5gQoVQCbjXVqDLKCTfmK+2SRCn8Se0ljIks3WWo9XNlNQwi/HZO21viBv12GOZfckvtZAbx6
Ql7yfQNu9JJKt1FS6sYJOZtJ5xtRqUKQTdK5htyVt6Fa6xTJIFShy2siUuqayyARgmb2WAu3mOpm
wiNOzYm53dVMyC9xNfIbgoLhQWXm5VkQA+1LoTM+V6AwHlt6ShCnsg9Fn7bBTftxbzFdB9i4sSw/
FM3XwfWDDiHoYTtr66VhFg/l2kYcjQnr6S6LcxLGPO1ZSEvSfkALvc1Wkg4D1iPcNca+9Tss/xPp
Jt7Yv+aLerutgFaYDpPwuIrXDj4EYYZmRTLYOsCOX/3e2PPE6uLa8yAcISVcgIGXrKl/aGHupX+a
NVQc7Vimm8ArPBm5RvIUkjmJS2FSlGRCn6N1r9r27QYjY7Nw7OeENukeg8LQ27NAqmKlY0ZwErVv
uNFHNO9GWKTGlyLYT2furbmu18bga9oR7Yq0l1CNT+6xn0HUrmYYA7txK/K6po001k/LPkBszPHT
h1AEbQeqVFa4KSLGi8QjMrpHzLlmckMNp+OxqteMzdSqnqgLa8r49xHlakaZiLllmatzkyOe02jO
7BfXGbkVZUHe1xjndKERipJzIoEVILxg60Qt0z975a4p35kDbY6TvWugfBiKEjvjR2qoqu1lPueQ
ubS83xOKn8AaP2i8YjPAONU5bjGRVdyADeJwCOwhyC/cK3nbU2YGuoHkYHVWWm2zLJwyWSj6GAwb
RC11wiagKml2MdDGbfuP7qqjnGPRX7NPuEAdw9cxAXm5K9dM4Ndg3JS7NIq88IXJAbuw0kl92aK+
zWCjRW9rcbnC8a6zVDNrAWgvHg9pbKYihl1uUREs/Rt5AnAVuMGaAnPIvZKj19AS9+WpxU+PJikM
ylmSFckXz44/HmYy/UiyjuOaPZ/DRlny5ZHAacnCsD3imL2pttLpTjPFc0y5fnTnZH0LBjZRjq9E
qI9hxt3fIowqFtF/PnOvT6jOX5S5AU/IcJ77iIuRAsxqHpDMBF/zNqF+Ow8GbLDO7OwVztzOm95s
ku4FlN9ZVuXizFQXXTuAIsBTz5il+WkyeEKNyKelf8MX4AkaI+nbDuyIJQuMhqHG77LCwRbWHLFN
n2DH8JTJ/Dba/8ze5vf9AvQ3DS6mE7x5jw5kh6GI3OSawz44BOgU0ugUOz98agx3b6y8jvEXwO3s
eDz0ZkZJ64C5Ut9UyLe75Wt/Zex+8j4lnJ6kJIE6cFWVa1B6nND6S+qGrZQ8FfW97pGhmtRt2d/+
lIAUYrUq52yc+w4IAR1JzYUSCStdwTT0FiV7HLRHGFZRZJISkqEPDFzRyyR1r/sfcQp5E7AplpyU
ayUNCp/IMTEuSmMoWDbx6CcEvWVfZPjyxw6hTtA22w7YhwNcyA+uM2jCTIl78lBgOP44A90Owlcl
N7cF6aJjcIajTdefRCZ6IoKBXfCQeajwy8XqDQjG8tHLoY4PxCym3gd97RqL01WsmmwW7bcU3TBk
hMC/2yyD5uIAJY5lqfJvwSqIaO3daMY7hDSGUsN7hUUBZl7HX/1KICUk51Y2zYHohyj5TWfwdRaD
kxbsVLM/OY6ZxxY+aXIM94qnIASqY25+3t8L4TqfnUEHgguTs2bLunXDihk/fVzmXexaz1qO5O9j
rSbQbQ/ZskcxGGyKK75+ZLH2TwVIfEs4kPTpBeoan0IbgoQWaI6ruh9BBhvvyU/H/q9ymaF4xnnA
nsZvlbOcvVMV/aZEhN/VUrabswrqIUzDxe2GAbOM/UKl40rxrljBuhd1SXpJPBOaxCrEeABVb0SZ
Co9StP0/63gw9qpwOGuwkFk+q0BiEKIqtHNDVDFx5fCRiLbMrD/sDT2666fUkDKNCT6MUlTMQ79Q
j44Z8p46+MzIpiiizV1cl1ppZpb9fd+4/sOvMxufOLvnVqLveeWVrQxNzenizQWIODb+JN9WucBZ
o3u+5wY7AN4V6D3LIX3zBzDbwwRoHSqHm5w/bt5w5vYrZAnzkVbYRMKq+ZHn7mT9iLxy7oFZqsAP
cJqJH6kqm3Yp/90q+PKpD9Lhi+g0jGqYgwFtm9eIW119z62ok5QPyj5rKd25MrXmVbtR2+2FlmVE
W3lR3/N4W2/0YFMVVyfEmB2iSiYP6zUjvMarHLN9HSETneP6VDJaxiTMMCnvLoetOa8iaba2au3M
2zn0+Q6IC2ogi4kAyXSe1SBQT7pHZ2Ugj1OPB3FlWlmr+6fH+kOKBqX+j9et3uhct/NYVRbNXrbE
lXR3q290Z50Ofl2cRFdXEhZGmhUpTrj1bBXKwdNDhF+Ad3p9UeE86gQlgg9r6p7rwNHak8bRwfoc
frs+Oljy+2iNXAU1+AtmDCwKv6ldmEueWDsGXlRXrpGbRtwi0zP+xp25Ii70jdztz4D2NWqfvWFP
8sH9FACroAmtTuIYaZ8n/4pkx/GEUjjPLwP+WRmWdItYUqhK59E2rEbuUQbaVoAtxRhGIQncOD64
0SLdntrnNT2i9hYuB095AQE2fiX2VWeIaR97eYUubQuT8C5c/5wZYnSobJ2TtZZ/6Vm4GOZh2Hw5
HsY2bHH29/TzLVVXVJBSkjhjS/59IvjXhupwOldaHIewcyHxRNqvPOdSVMMSGmeYqdo+sVQ7BNCV
r6JFY5qiLN8+BLPmIpOAFq2sk5d2Qwi0a+cy/JxYizebdNcmbu+9Z1MlFTH4ydSp8K/Pg+A4e1PS
x+GpWmXaGJ669F8dzF0SSfQFiQ6kYpFNDOi/3kBdXgb9SPc9sF6cvfxwmbg5nOpSBFOgauWUMixm
9WlYTYfmD7dD8WlslIf2JXos/zhzoCf+Y4+ezT+DdZvRmMG/Me5LrtXEts5dDjmC1PCOfzC3vPmx
N8SfJxi5EHvMad/ROVOGMdCfNsLLC+qoBiyPJOBLUlhW4iV77LFoGV8O7xtgdUN3k1PFz3Uz9QUP
DCIeMEbnvk7lZw8hL7gkM2hFQ8Bj8q5GDJ6wCue+fXDR4ZZL+AWEMqmLeSVSHHyCDbMgVn00bT2K
Lue429n6iWg83lqcjX2DI4sBJ39mDn5yUWRl2+DUUHnt1Bk0siq6MWrm4rVa54sICEHykkI7zRld
Lf5KEOuL/BOiGapvT3SqFNPoKunK1+7P3LZBIswpaTG8m8y8ZntGBRJ7RuzWz1e4ZIl2MCbkOTj4
ml5o8ifYvAPiKPSZD3e92t2prIVm9Wb6nKuKn2GHeW16Cic5PbmqokfVqjfZ4Pc+w5pzGBjj33GF
VRxwP1vZuaIoIiiTihF6ULuZ22iVNzLfzKcJNfSiLyXrb+NN4dskNXHnArbl+rZ+q/ykzw0fR79t
TOD0fLz9BVnT3pq1sbeGhUVyjbENjCAreZSxP/mkc913U+hfNkrs1bKj5drvgHu0hdvdKq6g4ne2
tqqUrxLKpb+r6UWUPOKHvmf8sYSsMxIexAH48S0f3rw2PthH8uF4yQ+y+9YlSR8Td7YuERuWL8UD
IkaAy/ucmCeQEUASg8wwdbp3f+uQJFXFruUNt8XYq++LZqT5oD30gHSSc62SwqSlmEtP8oBVUIhA
YRK077xhMc1auIgfHpxU2ZOGmikFyp/HWfKryvVsjc1+KCGNryxMN+UNEvjX5CZQwfDzGT37u4Qe
Kosbc5tOsaZjudPyQfM/vIbXWb0+i6WmjNZdVgiDZuYBU80WCERCDvEjBqOZ8YA0QcAHHPYApuf5
BJM8+elp+Gpf2QUPvoPGB5GwGSmLHgAXkvvIjK5yqcWHdwoPdBcw1cQSU1eU8e3zTYexx2mEsQs/
ygtMNt+xgh17iyoKHxAZnW0EXxby6t7mo3HhgkAdJ4jg9gagGn4uh2nQ9UdN/PMsK/1Ye5qIGqSs
A0Rj72B8ZVnFRqdRCip5o+Oaqi4Nv8jJ/nE7Vsgv9cp1xLJZPJ9TiuZowbW6FCHRL8pFw0D0LYnW
9VQS97uJxW9v2KduE5nAft9/w5KPXAFMOeaEhrXV25+IiB1M+RGepZ5BJgdBWP34cRBAibeLzQJL
NhF8OUAjLp7RzqEO/+UiEJM3PjLBaKU/VPee79N0+FhLee9wpgFvqo75tdu5o6qrBmfqhIAZMwjd
vtoI5U5kKXuhtUxhdZcJ8O5g2vwy3QUwFaqf69gCD5WJO6BFIpkh4Ebcw4qao8OP18CQO1hWx7+B
XgSIPk5z7/KP2MVcg5tCV7FhtuXf1D9F3JOpdWmfJnD2CKf2VilbEBeBIftN/9MMyQiLLVRvArPB
mqY52CDUH6FWM7lkf6O3nCd3skFARafouV3Ass+YYVGZ2sxitj5CbHRUuG7sLL5lplK/wsvpHINQ
LOjYaZhHdqasJG8kyYt2qBabRWxPbb/5xErRPyhUbdkiJHmg62J7sZMg0xjo8Qs4bN872pJ0b1Po
7crigNVBRotzFAT0XS0u6O9d6CRi7LqXfDOSkmS3Sq8R4cj640M/UQPaxuzZMYsM1z4jXPOP4g7J
nH67QszaDz/1kzWXjnsdB91oshSZkEiXENh/KsZUmMB1CTOW4WU92RCF8iax7N1TYYHdoSTLzHDA
PSprcpIXau6qMcq2Y83L7zMwl1BvVG5L8V1v2JLc/vxKb+u7dS9vsRUDWsksAjSwJ2jjSvKYMbOd
wDE8s1Sv32nTb5glTzGERmdfuEHXPb34qVy/yw23V1HLpx6dDR58CG7Pdpt43MNdWle8BBAWWGvC
fPRyZjd0YhtJAuayZ8NN9IBPLlKxmXIC/GpU3rL7bv6hjR8xW3/nrqr+8Kb4HuZZT4KskjzJ2yTw
mcpQ1ofZq4/tbukNiOcex45whR3Bru8m7BTw1/kvOPpTKDwcIM5KONiofTaT6xJZZZdbwjEVw5r8
zXgmgy1lNlBpZLi5HC42hQMEYqZtqacbjMFPxQcqBuFF4A9OZ3ebL1kODwkAgb8ZOKQ6/B/7xFmT
WwviMyU02KTjNFuhajWtSzYXBCpn1tjMWEFRwybYjkUXp63ykZUMGKzhscTKYSWwWWaBegLJQrp6
Dk9BDCIoBzMnh4i7xezf7EX2nlrBmA71SaSFQ9AhdbZQKQ7Wbjjtx+np76TBUudkVhUbOTyoztmb
niQR5zF3HR0jftHVRAJM7KC5BNqKofnY9IdRlpSWsOtLOJNiEpvMVAoxgo07IDTH4qd2zBf7uYs/
DR+K77QhO1yCMezAB/UtSbNy8AB02pOOQu4eiELWRcVceckpmGWDbWQjBSOW5Hmlw/107TpbuXQG
LYi3XepbqhGNd26okummPC4u6FOrwxwGDaq0KMc6oHjmLiSLNyE1mb/SSk01ikfuzZ2r6v630p0v
YPtp2ZilDCMoXwObSGyMnJtJfvkGqo8v5Dfz9n7j2MX+tjeeM4lOGTg5a/BDd+VMvymzXp+UYK+h
pvUbacUQhOVlAaBP3N6kn2v2G3QiKTjd4QIUnXUJm4LtQtUm+Cc2iMtMEqDyRdVQwVn2MyF8iDie
QbseTJO6aOycKn1YKEg/Q1pYegRWtIxWy8s2Ewsxgtv9sOiX/eQsv375TtauODGIXbC9iLgjLs1U
76jxTfxC0GOW5h1AJJsH70Zkwfh4gqxnNtzmsqTfEJtWHyOJnW0u9cALKwva/L4/81EM5vHkBNY9
UEZxcz+HaJh7/wF2FFMKGiPms3w2iPgfKuakKl4rVHr18T4xIULLNzSFNDnCt5udZ0mHaj738Iyn
V/PAQ5quy3nFyXj9AYTXZJ0VDsjV9idMn9Rs6N3gQjthT7uHdbtKBNOWvW+46hqzGIgERmi+tmEw
ZTSnl90SccW7N2jZYFOkoiKDPuAa6ju5mAisW0ThKbxJc6voAAjlpMO9Hk/kQJGqD/T3Y+GIwllK
9nXeFJIUcILXFHTTq0h5UC7XIZobDAzbbO6xZ2q3PApvQhE8tKBEH6Kr+GVWEWmQiHRYvUz7dSLC
lrYhRlOZlANZef1+ASORwfo9mxwMpDT/WQkf9LXeRS5+cXcAgyqnyuwYKZxJIIhmXQpgHhRSNG73
9UD5RQKcELWUKwTC9wi+5AmEArJ0HtbugZuS5iWp/NU9+xO/a6ZCuF0q9kHV/YQpK9JCbdRaRS4t
U4yKGlnqWNU/txSTgflqffsmHnrrsMHeOA5PmH0fCQM4oP9nW4LIqZ6I7L/g8hUWeTgSv6Gch1Za
N5EXB/LXO+oj9La2sPnthHSk7RkxLZRdCYn2d97XoI/DX4NExoHn1U7pooPV528zsqR/UXcbdV3l
HO9XlFqGMvqdO+LYfoPw/VqWUg5+FwNDca258J+SbY5xg3dA9fkHHeaCisxqGl1PwIXY7ajo7OLk
vGICcu6Kn6ou1l6BEpNtpe8fi6XMzQdQDLmJ5OLfS1VzXovSwQ+xYe/OJE4kQMPwT3wnEGvXdvGC
KzBg9vGvXhpRNsIq9o2bJ0gB8hPTZlHvMlH5/05GOcuHv+v7rf8zvqJfllfZQ1NmQ7k2TvPcLepY
ApL7mk5iVZMYS1Nkrn/GC5HpSnDE4bW1hhUV0kPBAIPZhHcftSz48C5eJYE4lFfTqIWvUhNB0avd
VfOS7e+5GpEmWq/LUxkH6TFta8r9mz7/nC0qge5xMAR4rjo8whfom6pJOHEunxwuxmUq2NDMsMkg
WGuXPh+PpS9b3W+VAQpX3xobXK7uGnlJrB+NQ0t9aSD0/9fraQAh7SKBJ/PjK3nLf0UyYa4GiMoO
GRfMu8Zj28sg18Z7hPGO2F9e7CrJwVmr7DON2/KkkHkXwskBh0KzkW0YJfd+a9BH9zjSxfpnV4u3
OTf4mXwd68tTb++v7K+7xzrs9zcoAOmWe/xGGs+J+ili3lLurBkYWkIMcho/yZSJ3fs5vUlGzieV
W8K0QaeX4cfAjZuohpkvSH/F3TXtUySClpiCyoBCM8cKXBJdJCtozpoh9+vic6DXySltnYaG+qKl
lTDxdVYzkmcIbi5hbKBnsSyWXcdMa4W0+LA7RwTNajRKzwqpDgYuFK4BxZJGDijdutgU1kCE9ajg
HVRP02IVfN5tSA0rGpweMpZzQCTZJkj9en4/Y5BPjwfYO2m+MeaXFOmhOhceWJ3CXg/M31YcLV6w
obRdUel+veKY3ktIs696fELiASIkuaZ75LAMH0Z9gsBlwuyXK+ZysKDcbCMn8vaz7aI3z8cNfVOd
aAmJJi032oH5kK2KY/hhbz1rtRjhoaas1Ve6N4Y4eRjgC1ehHGc31ksStqL+xL+Ahb8YEV5rs9aq
QGnLhNBfXH5uP5ugoPI+jFXaeX1xXmHlkHp1NUU5z4wX3eRAJNrngvc4nw3Ps3gSAcozU1ZluJfD
NPZbl5WNZ/MfkBbT1TcJJhq0BUE65WKAWhc1m6oK6onKbY8UtNIsFaTgS/QYKOavnbeoRcQYKAbw
POLdTLHqYCMfh52GcOyCCr3sbHibXQ5HRfo9F3j8iKXPtp84qO5O4S0ancWEAvbv9MnWkDVJ62cI
9ksGQ3H+kvsGPMUbK8qk9o4vlvfQIKiFxoeV4YqDW7En2xyMOPjJVjRfCHCL3bM5H7Oshc5cyoRr
/vSlM6iXMOQkwuBsfhzZOxy+u89UEZciUW08liAeSTuZ8mZLz/9R9bmUpbIlUFF27BP4XtJMdelk
JAiuXKlsLmY8NoBAi3HjEEE8w+IqcQnmg1xAeorkLS3Oz0Geo40amVgOU5F11FpN3PZFm+LXxqZ9
LVtgNj6aHnlqFenA5XVb+wHTmpJJREGGEKU3QCpLtu7hNwc7bts6R1z0vTlrcycFjnvUfU8bzrZ+
mip8VPmLJqy3AKK/+a8pFLref+g15Yg/5v71bdxZJ7PdI3Ck+UhKtUZD3setFUAFmPTGAUIVxDvw
t6roqA5zheuvSqxu9PR2LjJRjVjp+T9FkysI7tBZ+OGsQmu4UwEss13WnPfPBoEWFiOtoV9kgVrw
R3cXOZh3qnrgIpat0QTWu7CDgvkemfjSPlKgp4bMGort8CZvO3oZsC2y2qGWs3euXsIMOYBGK77D
EZK0YadqO1TvOTUEiebIT+2+JcYATF2IEYuodAMHUhDLHWgMHll2SibWQ9AhSJKQKSb3UUCXQYP2
RlsqLOUW2NYxzDsUD5gQxlH9g7JfixBHkolNXmJp7R+w/juab1FBQ42Pt878wNcSxhjlFnydrtUw
le9O8zmPEPdiU42aQqe37Jt0nNfSTolZl37JFQUWB+8q8bdp6/BgkKiNGoZXZ1wFZdDqkx7WZjtF
vK2a5+Cws7xWqeaBv+Id7JKypVHq40t0ZIb1nRX4UcvtWgvzt1k+4sfrtTN95grSGUFg0x0Vdp/O
fFdIQYW8/BBZnMr4pDVkP5ajLW8X0+ZM/whUt11BqGpup6SbLK9HraIkDglvFDcYHFx00TjpAJNC
HcLQ1QPfn7LXPRjsTJPso3KLyGj1hX8QPSvA3apkyLwmqu4fTdQj93a5/ZaXKm1LlFIwXNe7RmKH
okametqnO2ToKeYKJ5mAKY7hXb86BWV4bbwnuW11KsYu71ENcrQ74hcj7lIRalsrSCrkx0fxubc1
or9Y9R3oUxdlvbiXGk148wQ469cAbmBQ03uI5KrTdvvmYeht4V8r+QgXezqjNoev8WCkVGNn3vnn
dC2vUUtp281fahrW4f/TWB7YdQKiiZRdLh0mKzM53Ml+ZFDS2i3eE2fSeNLgCRrp/m4e2xDP3its
Jr8GHQyz+e2EZZCdMVHHIF2bOauoEfBo38DhLhN8dARZGmHUjOcVeMt8UxLoWv/PRbL4zbPt9ouv
D3xufFDab3G1eY6iOSkyWPhdFwqxj6tQVVoOA2PT1voblBJCgJlS6JqSRLKFNUhqio7d3wL3WEbb
TV0OGLKzYTtqXahxlmxq1c35mzHClPfIDLd4wQDVPvMP7vTXtlUHOiG55Mx+9lzf6+pXoyUwdx6H
4epfziyBIcEUqWeUfX3BjLMKq0CAOzzmIHimUmZbnxqB6LLp+LarYAn0rmXoNEhVuGv1zo98PPmz
2a4uxBQn2KUCs+8304y4q8szPLqUz56q98U64mXZcC50zwhmJG8kuGC4ly2TEtsFN35VUmK1MwA/
UZqFjYXuhpYUBfclprdJD2fz+kLIW91FHEJWmBxSfQEjg1RzWeklN3YtNkGDpyUgaSFacKrxuYNL
M18ZgpG7PCyZmDA8YBMpsuGnN2HWSn+VBv6r5YtmqIMQw9TueXiNm5fQ1pA4QFtMFX+n9JY/oDj+
dZ4o4pRJfaEOoLsVjI8aBCS+OCsrerrH/QZn/Of7KAFLg9JvaTCglCRmwj88X0FIFjIaICDFU68l
l3l/B4wQhsO5Vw/8gzOIqGHfLcoy/FK/olkTejRAExDqgNvPrbwatVDX4QEnl0wXFKi48aPIKHjy
f03Km/2Dw6YCpDTsfVohDT49SG4J8GGbkieRWXtgA1CAn2NQBsrxDKiSfYS/yaXzEQZBskdMnTAq
Xf3H17fhFfRWv4CiZ250748XwnKnQ45M0HYl5xCiVcriPTYhq1w1GyXGYEPd/DkdyNQKaPZVmpNT
Z6GREqC+E76EBVsNkUCJB5VC8taROZXe3doQ5eVgyWjvW8LpKV7iVUVDe4koG4gFXbunNKCDRrk5
D6cd1vUSx4A7JMFEiXpszgihsHxVkbq0+j1+dpDF1yOcrXhZeMnB8GOJhtd4q9bkfGX2+UI04gTy
gEnJBzizYLPD9b8jYrKcG+yTiF3gBMvAy1adE4TiGzABidjhfgxMeATOOj4voaBH97QNslJQJ0YG
IGrbkWOhYJM8tCErZ+sEPqCy32o6uZi1zcMVvZNhitjo9ypRCSfA4uwrXa3ZTv+3+QcG2zn1ydCs
yjBt1lw6++fo9rPFWyK2eFUS/roVywScSlH0fmSVZrh9ogjuU/aDq5jxkmp+KTQVARYuw6gYTMhA
j9YF9N0vHBOhJEN9XPfULU16kfV78HfaDGIN0Yg0O4N5K0r0vRhB9CxpP6RCHErV7A8EwxJjfb95
3Awq6f0fbq0Atpmfz8efD4r2ejLzd2YzqqnuBAm+iYSzykpLOgwt9aJvN7302B7IQulQDC2x6fhd
5pZFf2bNaxqJDFfK/eVgOY1mLqwy5KR7FFDqxDt2NDZD71LjdAWlhNa9Hb2hYpNmu7evL8YrxZ6Y
aE78enRbF1IKx+ouSFeynWt/HhYg2BwjIDkj228/BgGz9D9QLpJhH2WUFBtEAwsrSUbxMkbQa9SH
KZXJ1j+XUwLVQQ9bradYCBFwYY/RmKJH4kNJgQJbTdPtVFTqtlksQ7AYE8ToQlXOTHecMWDW7fLR
9oYMkSv+2Lu2Q6SVb0oKLXgwIn75e0QntMWCGcEO02Uut4pgsuBnF9bidH4ztM8t+kuOFDWt2cnZ
bisR+n6i+JAeNMOVpvHVY6yie9w0k/nXWkDgh/VkyVwDu4VZCjTe56NY3aRBytl04yFM4lLLVjrC
PZK1aP5HZ3hIIKKJbXfyjyttlD9opnfAushGlcW8WmKwozCMCVDWts4GtjuT6QD/KWb3sLD6wui7
PMuKK+LOe48bBb6eEIlgGdSW/DoVw1LWN7HyuR1pecUw7YHcr1ACvO+uI3qaWDYzsCc4KUo+vIND
+9aIlInpeXsbJbm6DgLkveNpIXsSGI9A9y+sR4G/LvTX9oR/bbfBauQwJvOLkqumh4D48I3btZ0i
1rBqv109XNUQ/eXnBluN1dsT4i+7KULD5d/sfmqbv/Cg26+cW9Ga66SMgHlQ7xKOzvkfL1ssnqu+
zhVH0bzInGuhWKHWKy2iIJQwxtxfXRGGDIfiKoyA76lH/VeWRbf6GsXVmsEDEgghPlS0wylZ8etw
yjFCMAEPY00/HhPgY/s5lwHEPgDHytM/H9LVBCV6mkaCsnqLHg+ya1Ct3VwuYcuEkedsdP8zAs3u
Jl1x18IjDvp7QcESx5gV3maCYJKFkqTF5O9ABoNzilP/R+RAvzRLICeUzHGdR6pPGBmNsC8An4iR
9q3dISPODIkJn7K4rB9i75r8QRo1F1G+wG4n7hC6XnidPiDwNWalZnUXfRlH20r8BYw4dXLrTqdZ
mH5Rg8xU/d/plnBiAxQ5F0AhWLeWvdtOxH9qWIsXGNuOsqOnAcwoRyfCCFepd7CEKHODp2bizSkr
UYnNWPPMrQdTzf/t4cmZ0+mSQWLDnT71WNTFiru2Ks6qMJca7VNru5jYsDWOhQiMtHHlHdH6IZHQ
4ZjQtxpQm5Pe9HHVQO3CMdxs4a/EnVKhpmbE3x04m+wgOdLtpI1TrtAXF34lv96gjz7TboWYLLIR
Vhh/ccs3+vAgbU+ZRQ8u9MpkzdXqN5RTlug7Ly0IdeX2rJZx3yAZeZ7heOGvFo+oz7jLy1t+b7Vi
HQndVutuEKPMj2JrC1P/GzgvRb2SzuDY44OwCY+542IdXZtsbo/t/IkK4mDmjuPvtM0geRGHjBWY
DLh0vkILo782Xoedyg6Tsb4NaekKNfM1IcFMQWsqIqyj4cNDXlkgIovc0J+/C1KNaamFHIjqDcPR
qZuct+SdfVOuZ//JVDTCKIWWqpBqHeMAwQooaFXMLUHMieEPnCQTODIfhwvyaLzxWJSE8Ljavt/P
novLnntJE2cPqaXVACjH7zAlAts4ugkjRxj836BWODWwAJpJ40N9HqFmyqirQqt3fu9IEGGcuyoe
EJefbbx1p1k3NWvp1Ufb5CXe+xGT54ySasP7mnsfE/TJGq54a1Ec/xsRwypjJffzo/wceifUFeFd
8j85Ap9OmVFhhl9CIScyulr6LDgONFfW56Pj/yXiYblwRnVZkSLNntrVHhBALhnqgNlOaOHTzM1m
oTkTR6oSIjpTjXIEOoQRqSHY0RzE/JwT4JYYrNF4BuaS1fUQwMTuk7dZ/VsEyQ0Wjsg/+MrLBxOI
emHvdS59TqBhE7gXexZCgnznWB3VBjGSYQNycbJ49SigY6ogkk1g7RcLsPU0v9oQZaPxjtdFaaIL
tgheNaVC5A4BqASoLwOOCES3v3Ivz5XZn11Cgt4X8tC4ocvl2l89XadomzSn8Jfjz9x4/7aZFyou
NzPMCR5Oy49+Nnose77CfrsonR8NlZBm2DXrufBquuxe+tOydZjkfuKWzdCuab6u5qgTcTIH7zyR
TgRb2rXOe9k6PzhowbXF7gBuCuGSAl79VtwMBY1vsscTPIl7JLThiFf4bs6h6p37LfkLdCZdZQmm
bOZ0Y1WuwhVFammaOVvJOBd2KC6ZU/lACTdGpmzkXlughq8p5TigAKz7UPvxO2IQQISHKVXe2/DX
gJkIVpZjHJKUrRauSsRTuKtDN8aykGJfa5wj1stXSAq2F2Cyp3KlhgHoRMS9JLjmHIXSfT8xRVIF
UlYv1lhLTRf/64u3floAvsV9gkb8/MdwAbTmxE1gu/qHH7oKobJiPhuewXgh6DC1HOQxgSji61v8
lnnTX7O4ARtangO7hCBc/4dJg/veZglrlPHCZCWZXjG61C005inJd+THV159E7XubZEAUriFKVmK
o6eD3NzldRuJqDH49VcucwNy+bOrsn24uTw4g2QPGHLgzb/nJDQ1EGJUmWSf2Y52o3SGPs689THt
E0g9QKj3Qzg80zOnN3G0hghsEjvaETix6ax2P4TJ139RQTq58fI9NUHdxdjtVCo/InzMYr6lDLM2
YZgKcoB7MHf8NxybrjvxlwZ21lvnYsY/Hrjl60P9ZyN+XE9MwOT6haa3zcI7rhLnVMEF0PqnyPDY
lqQj66I+umMz/2kQlU+7EN50Ol5fxVbqOIitPdN5Lm221y9vVdmreQYYdUl22MxK4JgTuReQS7wR
ta6jkiBcQWslwQgrMEckWdUcxf9YJt97rWG1+0WmJ2Lx7sjSiO2TN8ZwAUrlWqgYqdKk/wPuu2Av
5ujL3lgFw7o5OgKP0aeNQ9/dfyheWe9+EHsPBZjcz96d5m+zWwnw2HRyJErKwJ2Xr0rrCA4GmADR
UXtRSaClfQxaFWrL7ZP+cUUKhHqp6ykdzq5qf9h3VpZf1HUaKIk8ae9Wii2tlU8WeYi7Zmp8/J4A
7XAxA+jlGbEIS6ORujOxVkGZCEKFgEpbGSUwS/24iaLjswZPvJvTEH2wuXfOOc885bxZmunyCeSG
9v6f+o3XFKSI5UTJgmtYdjkTDNXH+uhVm4U3mZM+q42VLXvSqNWnlQ5v0JxpKpB5w8BHKB8fPF5T
7j5ZBAqlEPmPDnTcaNzyOETzvrfTgOgU/QWjWVhlj4M79riR8wEZcxUm9NrBANH4JGZbzxHxMJOa
XcAvWeAmO2zflh1zCt2TC11aYRz3i1Jcqhn0P4AyNrsnt1KsdxeiRUcpKuEdbf6dY9/4/XK1F2U0
qkK6GexsHI47vv4lJ43Btq9GmPtlEzZWPmlvfyYLXMRg65z+/vZi3+7HrQBLHpP0wPsI52yvOnW3
No2fCyY7vBaz6J2jpIUH9ziqnFrFHY/CFshVj/cTvpSYzTeUSIx+H3F0xEo+pgj9b238BBWmay/U
qewKkiIyixtfp9LvLRnfXX80Z3z6voJxXaiNTwJLny7/pVH64Vp4LwYMjjE4G0cXX5vP/kMebL/K
E+/0heSoi1eyPZCwqVg/FZz+vA6R/IvHu9RZKvqn1xZHEW1hTQ5IqyOcCM/C0A03Uc+yYNtXFnaX
2lYbu6/WdtvmJPXR7b1kRm8qFjkT/164Ah69fW3W0vLE1I2MaFQiw1ArIL85L2pVTkxdQYS/fKF0
1olP3OAvetXpgiSB0trL2ANCXK9E93nqUfFZuMSAyORTEg1FF74QhgEqpulqkl3h42mEUNpBtVWf
pvbrK1NinALa3XiVdi4YgeNgrjw/cDTRZBjJYNXIktaCUMJp+/6DMK1GY1lzgEUGKIgIrL4C6MZf
KVPJCgOmyyTjOPEAxK+4HXwUNBft0/lDPNuvXQfQIV/mStBolm2bRIocn7N9x/iQqhb3FJ38nbly
S4UuULJ9E6uSOUnYNsnicW7BzcHxptEA1KwjdZiUvuuG+gI/IvO9TKBf9xw+V3YjQkX82VYTX7/5
N2bB89jhwJO2YNut4Yk1R1ya2aO7G0hwDFbhzD1nymry2PUsZY+lNLjfyBwtrUHzlfhhbij35PKt
PlyDbSTm8VjuBu53KOP0yLLWkaJI7F6UUG6PiLjfYM0W/DfkPU89lcalmMJB+tZLUqLNnFt3QEax
A4c8tKmJoN2IdOFcORwZVvkDf9n3RV1Rhgs6BfrujdaeXuc+T7MI1oVE0UsqQhHleDZHK0ePbMW9
otzK6BbjXBU1KykCCn/YdRyCV6RG5OK+sIhR5AyWOFcPoHEu9HWv4VOqSM1hwGDdrfJRsLMgNI+I
pwh+Dvlnm6/CvINqIO5Vezkc6wocBmgNGzpZS4NwYS9CNcEzanpzwrDr8cdivHknq2B2IH3V+Gcg
PP0QFZY7SuWDrc6/lOYxQmfJkXUdeJyEZEtPnDCDGJsb5cS1kZmjeuUiY/VtSNFnxnhwXklVeVJ6
iEd33uAsexEC859CfzXXzawukyfr1TObW8UDWygLG9MAbR6yOl9PcDN7wbg+tHFPN1OU7ldAEqWs
p6KakBp5F/W9eeDFQ0XWkiz7SGod9JqFYU89dJySLuqPj6d5H4oIQXYFSUlGiOlz9W9qNCRbCm03
RsWwH+NGLoNjQ3MRhZtPeeDWa22yUn3o/Hrd0nTpP1LlRIyFpdT9Km/K4Gk2tCDsXXE51fO/QWII
sXKKPOJDapo/lJJlfHR2uwdxRQcm4Q+raSJfRzHzPZieYiP//t+qPZFaLdlxn+NvcZsp7CdZkH6c
742rSONAm7/e2o71CV2vZe9P7AErxbtjwKPTwK4IQi4oB7iBAU50FJBrst03CPeVyNafWSpgjFLp
zhjU3dzTgD+RIsPObRUgPJbUyGMXRSh56f0u3fSX8bYVE8+bC8vK5va+nIV852CBMsu5CYv6lssF
eDxtqesUba+CwAtCAqgyneFJQgewvJbzXyKkpIU8t2V1Wxtm+w7u0TzKstLly1ptqkI3vAxyts1i
mAkpzg48s9gIZwKStWu52P0xXqKLJKuxJTqBgfEdOTECCVUB4+9fsgW0hvB9uz2wopujpf2OKCHy
/7orQgbV6w2Zio5aoTuXheBn3PfNqkRAwCwVI5eYHnMWJlfiO+P2+g4KEajLWzVjq8E+T1myoQCI
Z3ZyOfQeM4XZYnR8kvANjfZQ4yI5jeS0gXu2xQrDMqGtn8GiHdNCF7qUS4p2c2cI45751+Ry9jgv
5k5O/1x8BLnzZTa1XkrNnXdpk4v7eSAMPWHQaWEB1QeyKy5enFL32AdmS2L0VPLAMu3+vKQbnQ64
FF4Pkwjv7Lc6rGy0B6FnF0n//inC4J4RLo1BESOLKISRFGuQnthk3yz7PavVbKzaloXR1BCrpD8+
XXjucObNRAC3R14N0RRgfQZGeTSx/AzGABazEbq/ziD2V1rOvr5SUOyce2e+4R7ydn/6y/gw/QMd
CtujDqpeo3Q7Pb+RJUmRmEBjqFry1qOL0OhPo2cIxCT/cbBonTlUI06VMVARuzZHt3li2AZ+hsbR
5yfxolK/xUE3Rag0z0cqBjfXQvCy0LSKKt2K/2Ykfs3C2/xg7s5fHjgdMezo9KJCkj5Mzh14HFmt
TbxUs3FBYSCBG/2rUSvzmj1scLIbRcpeSHt6//O5CcRAuQ6KwNOGYHswoJErK4J6fPK/W05xOABP
07TfR9x4xA8vsLm56IgefoIiYZxZQur2cBnNYMa8a/dktoegpwJ6F//c4KJAorbmxpuIXjaguOE2
GvUsDLEBZgsffSfa/0Rlrv8VNrAMXlH5PrRH1c4sPaOobh5sXe2J8OvcgWwAQCBfJH4JlEvTBgY9
Eh78pwx/AM7AmZsfN7LckvpKcbs7LEpJdThTrpBcI33jHoKWjy0Kwp6DLcjxDloZ80dL13MDhzA9
tTtDy+MIzD+ltE1VruIETN2FjKVeHVSAOhl8LXKwew6zU9Hu06CKIq6BDQq6tIbb+t/v2UBJllZY
hpiCOEUrRgfJOuxUSjya63uO8C6v5GwbDdyKxyrWPEPXz3Q1HPVU+l1xIDKt1LsiyzEA/kF3bLHl
h/UP8nARfz7JCjt1HwzVjei7vAQQS8s7WJw/voGhUOYhrjiZ/1m+1y7DYhYoU1IKaMQh/dwl4w46
p1FlPAQnbJA8Wro/9frPAa/coYtVu4zJylNhdQ0DGO3GmLxnITmwCSbeWL0Y20eN+dnAfsmnQ6sy
R2M5iWSoSkmbvG6xjT2A5Rd8YkouqeGUdApZmf+mok5pglgqIsJxFJ52xuIjQgBy96iWxI1urSVr
RHKd2e+9qKOyN1wfLoNSXPSI73+byZqN/vGcsjFaAcalkiPoS4nxXaNNjD4r+IvDLC9DG84vlbNA
RBNEPo7qwFL/x3N+EjhTclajDW+D5HQiO3SKOEEMUcqGRmip6RPo7OiwvBbGsuL6m9RU9qC4yNyH
kG1tNO1UUKRZ81MQO0u0Frt+CJQjIniGKEZClR5G6fb4hrCRD0/fb5YJNV7t9ul5tc0Q87H8JaVm
S9uMzSBtwQQvFJdtubr9w/MvLmr9xTJZdOkGKmHPeP+BU/69LeyzO/Dsn7qd0aRJnATFCqOz+ruU
XSBecXFWtIF9o6VMlQFV4FlHgB/4q8+lkftm4pWTBqx+t5ORDav23qB7theMJhv/Pvp/e/Qd2ups
S2TM30lExs5ggKzA2CZXIyWxe6Tc0e/V+xr2DltbxMcgSvrNg+Ld0KVIJnqBoXQPE37+glVIT29C
I/POUywUbfJCkChG63kllJm7sKSFJxFKtPtv8hiG7ZUI4H3A5IfPZVewCYU9pzB8t97GW0yYt2eV
mO+7M0JPq5KY6Bvk+hXlt5htqSffPK96XwIN469q36wGqvh1k8yPK5/kwim+h8RwaHfH8f7BAkY3
5PhujpK4L1ylbA9pzRWHhMI1yI67VBUlc+DtN5XVQWiZOzEXU9KYmJaxPWtTbLFsDIcCoNnBVJwe
vSjglQdvoa6R1cEFKSuOd6nXb1J0fvDgU7j7FJZH/KjM1KSKGDkjp1UhUd5ShnD0TImhskC4SNr8
yXEOFVXsl2TmlmjPImPBK8uWhLREn8iUA1NDGzyUp2VGGXmhahtEAIqlfjlHlyiUGmOEWEZzhdr+
SS5lbEDazsqMunwuSv+W+u/QofEc/iu5UInAO2lGcn2S/ZyQrK6MHY8UIE48pNgpjCCQjPn/38ET
7oa2iojA3LvsWFvJUNOrWRCiSJrrIQjJOKFWfd3l1q7qa5bgQ3mBsCcD3+XYAqnpULDpHvqGJXCY
GN8MYDvMchuZayr+qy+aSBoskgCPHWEbn+cB4tgRNIrcGocULq1T9/THrOc2tr669K1XtiwZaPPg
iAzjrqIKZbmHDy4qh8xn3AcV32oi3F+7YcLqizX6aUuLb5JIaIteH31BHtw9SFsTox6zk2nGk8x3
4dnobQyHiXjXBvAJQ7w+/bNm7SSZa9CukqQ/dtdpAJYdA5xhzSl7nEs9SbQtiJfKaiENNsYtBQSY
qhnxQH50k4zETeH0wN9kOmPJqJgUaOL7OtwrJl2BJBhZiJrIWLMooSjPdb+onKoDaKoZ1oeFKqdm
s3NIbVayH1jDNmlWnf4fSNbTHH7izld94ncLZPvj/HThyvZjJbNhgMsfq9I4L0JCx7jM6EpLNeVe
aPaxEj0dfyKYoO/ftJedsx9mWDS9bfoNzV1gWVZWkBHMsMO2z9BmaQIFzVVcuRm3iXm9dfsYM7YL
UJeil+o/fRfXWJfyciGWetdi92Rj5NDW6M8igQzR3CzcW7mXVBbzbCDgAk1S6B4lEuNJGp0LbkrL
MRmdiXSk28ho6ISeUEBYrqtctsSYtqsk6bPoOpvJdrE96TtjLMbWVHWGy+cgk9yZ6si08P+Xdc7N
U40spknAn/fGKGvQ+TaKPb+4NqVHMhkIcEFxUoHVBUfTMT5XddX1925fW0UgnNRMqm9IxUtS9WGt
axLcn/AyE/SAeMrSoHPQpb2XX2ahK+S2m6O7pFnphiIVgy7D5CvJY8cyz06kcQ1g8xM1zhINgFYc
pOokE8qPlDxwKQb6f+SD6HMMNdHFkWwaS/fVi/ZBLThmq9IbpNnyjRu7ntWwooP0Yd/AXHdv/OBC
dpZVFrvF/7wb6GlRzEFXbEd6pQ8m7eTpXIQZVPfHkn5cPWZx1E36g8Oi0ybx1SopaEDyv17qVNuX
zKhX6VSLbH8I4ZfnD4aVxxzkV2jfCcRWn88WOevwA89D2vqM9quzrlDDGL3DNrHDELrS2F2ZJUvA
busR7/1LtsMtXL41rlYuppGYh7yEQo2gXTHxiWq25oBpk9qAAah9cb+gpfPmTZYe6FK4+paWB9nH
x1t7kNjh2mw/Th1eVtZLH8I67B2g+1+r0pFbzypSwXcgGo/VZVVED7KMM9UUhDvvBbJarUyVHBWF
ofTTQXADVR85Eqkm0sbhFAhpzX3hONoeoyf+Mjbu93elgCtMxYZBuMsyeM5CDxMR8+Vugy9OxjcG
XBMo07sYkI1yy+c3UpaoQZ1BwS6pRgqFotB5zDoYFwq/+3UrtG2+yJRcuZf8QqRnzX1iyMR2XICC
3lCMb4oyaAXQaPebE4jAKiIAnXostenPyyJNDU6Zoh2ouHSMthXMCGspRUNe3LMmaxMgJqIV8z9B
KW0oBc6SQjIztCccMDPNu5KhntnaSANOpBjZ0Zn5H1YYIxZDiWYJR7jOveeXsvbCizafAnvQ6U+O
pR5ZIN6noMhpdGURQcCz2rrha/fRkso/zU0msAGjut7ri4wdTduGS7cGhSnImaGqzY4gP9Vlm/Ha
DynnJLO9x9kkLJuKIvu1568CO60HlkTTERkdke9d2D+dCPK0l12RbthVta30GTNBkRn6u685uN3W
a/kiB9xytrUWhQ88Iw6kGPYd0xBNcsav657TPWLxyMK0NPf935jLcgIxsAgbfKa4Aw7O0iZ1Wns0
b6mYKbomYh9b/m3/tcLGAYQy30o2A38RvXG+DyZvYhWF4m+hHREDZlfX8cjKp1uzG+1rXQ7yE/II
7tNVVex7q8I/wZlOKxDnk1SP0tSeRE6ScIc5CkAwaukYlEujBOGIdLP3ZXtHmQOvOEAqi+Wo/p5Z
Vo/iVZwFM81ZulmqSGZjiBQjeSX6OICgeBcwgSXx+9TY1YrgQ3d4nMxzQIh1hcc1gP/EdOu06sgQ
QRSjgnHsnx40CJwgp3nSL2lvNvdaHUV0VYBRlN+BWU+g66aZkS9DfcFO/g1gX4y1NP0PcSTNwePm
rXNBasmbcRimpkrGJn9I3Q8FdbyyZCjyQD3TZ8xqAjHL0GiOfTeDPvCRL3SCOZ+Au9h+IXPiQAwk
3+wUFPIyHRJ7OVEPSdYrBl2j6HQtx7gPtVY9r4Y4Qh39tC9aALpNjccDJWKXcoUsy9Wke5/SelyE
L9aXlmYdO3TrJSGBaCfFVJ8VzNw+AlWlRk8dkIPdoQifKhwWWTfbxfaqftjZhgQl+Fs/TX9UBGuI
AHdhxDSKA+mK6XVfNHHpTNBWOtINWANDtVHyeFL1bVOeLXaX7nVSW69p8PzSXQPUezkCF7c2ZlZ1
c0sComh9LJA5EWLVZe0AljNFGpXW02ZKetVcel9J4ik+c/xqUNw/3CTA1nEsPxOgXo5Y2QC77Wkr
9GNI8wpoFMI6HjB49nhPvws3/WkOQOt/wLusd0iMTzXGym8x+BbuxtrLcQQ6BBWSbtRwzMn3DSdT
UeyK6idN/WkZg3xgmB2fEQIVQW45/qeMCYtKQrYbWwSs86ZY8WnXU++1aU9XDlVNlr/p84V9ZOHL
cIyP9dUvpeGOXQmVAyqON2Tjvz+XnLTs/qL836dAxsboLr8XzFC0hDv4CUbFbRCTHTkRKIE45twX
svY+Im9behNtPRXJ3Wo3va90dlAa8K2eRBLPgchAOTIAqlbIvV3ROjLmv30ZAwlaZN50piP/LorF
eUsY/rw7zLNsmLTJ+6CtpqXI+w4a6lERSii8rhZW1qrnr6B0K/fYi06NlicRE2KoiVcwQmsT3+Ux
yXF21j96qHQr/yGcUu4fxFBsKpgE4T9tBU0hArwCt0xJerZTfoicXV+IBHZA4zoDvKk3zjyo7MFO
orhY2g7O9/xUNzp01COY59Phj6uE0hg/dUQGbla/FGBCasaJWmUi4xvIleUeULNzb97aLFk5NYc2
UGPaG2hkvoedtxDojTLj7NeJ9t+F5atr45kHiCsQoItET5IhsfzHCRTen6CDzmyyCFnU35VZrdsz
P8YcyQwCEhnI0/ytoOHFrWk0rTYuIlecbrkEB1GnXDTelft+k95uZT8CxDlFog/jQgSEbUvIOGS2
mAu9hxdwWgf0IVlNgXHi4JJR1Kyop/yB6Dk2IpwJzWLmypzjXGb5xQctDrXQgyE8kjveyWT1IBH3
BcS6J0XmcI//++EIv92RcTxXqB6TZtnt+/6BqH0CnjrjmpngpDwdCO0FdBW0I3pQy//bEhzbQE0A
OAzCxweMcIb00c2uOZn8p31lYimuOgRUnb4AVIDGsLi8uI1CsZPCRTisoaEDQ3NF1bqFiJ15SjEB
GS5T0bhT6xkX38rVgln0hYpx49ZDz1V5Ox80chYWMa70ouo+9m68gfnLAow6bvv02is7y119Zn03
8tWuCs+gFSOSoEPqhLEDVtI0jqk+fMjFzv6nIE7lNVKzlCaGUC7EoaJFPSKR7O8GxSF5v9C4U5An
e8r/IpqT4nGCbi6SMQKTstsFtnBBshfgic1ePpXntAZiZIQE6cGGixgS/45McEvCORfAJHHVLKSN
4h8tZ4Kqqo3EQ/6tDJfVAekOkgsYITZRk1Ivuim8BoxT0jra/HRueVY3bAa5w5RlGlObgPX8fU+P
RaxZisgCbr92z7eYEBTWEFXgvmuxTYo3jY+3xA2jQM5vQbqKzl2y7al08nJuZFsmhi33ihc0SjJ6
IsatpFKyUs6w8uhBIpDvjN4Wwm6yQKAi2oAw003QKuZHv3mGIbH8mhfzklb3lZdfrAt5Y9BiWMJF
Dt8LOgaxAMXGiG/k7aOa9xkfw1Izrc6ik0MVeDommAuRf/s1RKA4oZHpERe1eufh3ddjaoOKlObN
SB86Ux+pwWKn/HB9l2DTyIOL/uINntPblxnfoW5SI1ynipolaYMnO5truPdbdaPE/18zkRXseN2m
XlKpkJT0feBBPcW+RmEdeI5P3MIpQMliUNxBE3uMW7HLid/Jhv3xYOGH8gfEhFMhUo8dsWBfOp9p
rnogT2MibfkXMkcrlYhLbRIKXc8PWHsog7dzjuYn0L6m46HYRafO+YTUoGJ0JpeK2L2KbYVPeEE7
LttHAdRbYKRkB6LRfb7cmpWhPAoTA3Z55YCowdUMfUs5AvHmCsBopdziQkmQxr4Coac4IAhq7PCX
V5PvuOpjWkhCbHA0MfDgCYAlcsVc2nclxo55FrgzR30wHczW8fSq2tNNysCzOKWWjhEdP/brldJK
+UFyefPoFrHvHt79s+56vOzInlLrCenAiTliNl17BKcXem5+pMHSPifmkDtOFKG/QXXRxLUvW3e/
Nw8PVFmbOA0m6/7GzO9Z6M9GXexVO0tmRyTpZB9eBpdqcW59VfnRcfmOMhZ6lgQglBlgRJi7cpfb
Aaaf4it3ru0puQXeXGnllxySkJLK5eMS7YuV2TK59vV4oOuBBzITXiaeA3rhkVcs6iTU0yrVqYRZ
AMAiSPJb0T1q9AUVnjukhVeSMS3kvAOebVlaeJE2IK79wsa7uKBM0S8OxXk0DOQXRtfI03B1AkYc
wHcU7e35jAkoPIiZ4ufMWgKMhi6mBzxVeQ3OBPBfXFHUToOmg4avRFJEkiGniQbGPNEZTD54egAy
1XE6fbCDUZLKeuMwW1/g4iU8hPfUs+99TsZyhM71elEgjyCD322NtsVRxZpwff/NsF+QwwNT5sW3
hMxIB68XPZD9UggX133/Gkkbl+mC+RY7TAxbYM6rqPaEz6/Cu2WeYutV2MA3dlLlh+Gg2gLy7sXr
Pg1wg1zEFY0mzpnymsUfHolJ9Ak2gedn20svNf4ION9ZWSIDVGDsU1YtBNQEQz/gxsu1t4f1sJFN
4plGGN6sARHHRFco/MTJXBwd2by6keFNLifAcNpHsND+vP+eg7dlyS41ssbiQAJkGIlJWA1vLuok
1eQT+uTiX+8gUAzq4eZ4iyFtbic8g9a8CQsZobaMHqwy1a7841QU06CVVo5PoucNZIz3S2IL+2Fh
6NwXHJdg/YVqX7TPY4vMy0BDXD/xz5k+YOIVfzlT9FOJa3CLpR6kCYAIvlAbVq1+lG+v9B6vgc4N
BkqzMAOOS58Q7Q9tFtqA7GTOR6eBajZosLlr4M+/PrT0Bjtxu+RfrU1/dP0RSuDPyu/YPG9GuDsX
3mRl6DZmhufN+bQbP/oTNogzcGHtpj+eeQsdGD7zFos2yYJ3tlxYJlJGPijwFGZ7EvQHaNpPzbSL
BY6wV1N/+foi0YEpfN8BG2/xv7aXVuu+377fB1kinvI4y0tRlOiZoD0T6xPZb1j93mVg/LeYEQfT
cvs4q/DOxtMr5d71VdulR8NDnXjGUdNC5xaoer4n1hPK95zXVp4n5D+G9INR7Wzcen2Ux8h4Xlp3
W8INM7tmNY9L4jHxyJwKlwbF2k8j7T3XkkFZKVgPofynBpAworkKXbDd0wkoVjGenfqr7ZRR1Fw8
wyBxKe+z44re8TvMUhdFvPG3U0oawEEhfDfmH0Srpd+f8p0stNjC/HkeoIoY3outFeOmyCkKRN5G
YX3dKvKoyunHNzytSJUtvEmkqI1YTtA1ojh9qiLmRRo7CBq2F5HX72OQcG8z9C7o3m7+W9OxaWHx
WOeJcgPft1uV+6ROnInPI85deD1kqFRUmR0lybcGz+ctsobKYYKUzlbKVPjEG7LDoQs+wUXX6au+
cV6EKTyciGdV7e1VF/RuGTJcz9Eb/t9w6S6iP42+4aG0Ox1pZsAVnnZJbHKz2o7tjVNZKChfgXPR
FxEK2p9U8Md5w9zEibRUEzB+2f2EflXwqiEmUzrlqBse38HxODp0zI5w7+r7S64uzoiive+N5fzA
8rgVgVijF+u16NGcN7m64Ft8HCgE0UK417+PMJx7ITGMYcUjlNU+knL1mSJ33aZry2LeyrwHJI7K
syfM7heM6A/0NrCPjF7YXNGnJzXFxNelilSvVSG71xsXB6n3WvY/JBKcr/1UOUyeDp++H7KIeSea
McnjuDEffBNfKxVc+SVI6RO5COoCIqhoS2lZTDeH/seRA+wsffC/Ngnc+VtgD17KKYsuYR8QZTRX
NrFct23LY/czx+3tuhWZrecA/ELnRfXfFwJ+KaPUCdO/yvKP6cre8sODT0jTpxUZvMPxucpJ/bI5
kd98k3lGEEGzp1oOmvbLrk1LjVsU0Ho+1lqAuewYvtllWzQfqEArN3PgzKeOShidTlm+XCMbT0pd
vyRRAEhB+6vmfIcqCHBeOqIGZUSw3D2SCyNxRgKEXH1Skg6JUUOSwOyNlVBAEgZtZWVdw6iiY8Sc
ZfFckxP4/GE8xHDRsJGoab/kgJ6D5BvoeR1bDzMxx4aVKB2PXnXoJ5HdGIz0xU3HU4RjCdnnBETX
BVOQ/darCrxJ2HQJIvlmRvJsyLJiX0cO53m/10kY2u/NIPeHlCYSZGFkb6D6CBR+/2/Iju8wQVct
NEdT94JM6zziVPFO/Bi2PWt3q9V6AozyAOCd3fXcsi4NXOY1rLEpvmsGzXqjmZUT6ArhaSzQBm35
TOjkuvLmiNibsIoWdgiQBKAaz1n+f9xQ2FJAP/B1IiODOPr1gt8svbP+Vn4L6jR3e7NVnmgUbLlm
a6TgbakNnsF0BV5WecsOY+Fdg9/dU7WpXVmbg0kxW9sAMcBRDrSgnyz6ro3Y6ogmNLnEd+dX0jQ7
UE865twevOQkmchBjCjGRLQAs69kzZ8GDt1H6ISyjP0eLz31fDxBBm7ZUvbIAJ4PwaHgdwwo4iir
7SQZ8IaEBnw5ZxR9iPxQRwdV1sLfWEUpA9rRNIPXvBACnL7mrGaynBTNUYOURQDyKCi/2FOMNS+p
S4ofWkd4lXX9/z+R1MLpL4eUsgUJBaShZrRzD6fMTpEJchJ6P83mo+F+QQahVIu1yfqVVoOBNl6r
lzQkTXbhLCw+08AHkTPgpxo2mTI7+A/oP3uNVMWzsEerg5t7cpnLNRi4rHsa/2jOn+UVIhyr+fgw
lIhTkL4Hm/o0uCBFJ1zmUOjKV2duo6LDv21ZL9UtUWyCLULxF3oylXGnrz9OlO0dX7ZpWfbpjsPC
MTSb23FBV0lU+tZBLFNVQe9evMIJ1PBfQ51kUYN34FyM3oAFM8KV48QUjkrv5hSzzlwNejt+N5c0
sd7XMz55rD+f9Y8VSGseNZm2xEQSX7dwajb0Dl26iMul9205pWaEsTbXb4QcVwphOcHkf3jCVh7n
oZa8o+H/vwT5fIVPI/K0YbluOqKIeCQS/Hjc42m7RmbcQRQ7dMcLXKm59A1OwS9LZTMnuninVi3i
wlsw1OAVV029sOX9yEX5WQPNIoZJMIKCSfEPvnECHtH+M3EpZz5rAzmzxZHn6Q0aAYDhkBiG+als
KtMJDh0l+xLdCbJqbvoUjoyg/q+i/qux+18D9Dc0fPuNcGMqRMgDlk6P3ZA6KdoMrlKEsn8uVOSJ
i3vjqVow1tHJmcJOPd4eioASKcLVDQtadxAkK2br4bGtZFn2x/qMsbGDeM2A8QD2Koz5MH6vStca
JaMLAwSEo20VdQgNtwq2G3JX+733RQ7NC/PQ1G6utu46pHpKMCGNxFgOQ1E6+9W+tOdfPjeP+cYF
LsNMZdS7t9oAbPkSVQ6jDLAKUbOaVYnJAm7xnHoiaGyOUdcULQxW/KLUWI1u1me14HNz2mqd9I/5
dT9EJsOXYU6smJUiL1S+YDZm8T1yS5JI36zGQMhgnpEq8M8ohC8ifiVPvVS7iKRbMyJaOrEurRrW
GbHrj1NUktF554HMkrGsJBqdqkGkYmnHv7Sv5Cdpd76+v5HSWHq5arNj3kxuHv0HNrYgUn7O7snG
3PireouXj0s08CBC1UEzJILRJsLp2cnGY2OilXS+vP12V1wZ679PKAvmjl8/JlicmCcOouIIoQcs
+SkSrbq67UkpItyaih1/OWjgjSMjx7Y0TCvM0K+F5+jA7dSm+MC8JpiFWt+FVhP/4TXSZzWqEzys
6hzx2eF3lf1nqaiaT+FcdnaiIGzZoTNEIbGcUJUNOLAVsIkHfFHfotjR+yzT7d97PcdtKSYTAFtG
R3z1Ky0yxqaD/x5R8ufmP8o1ErLgq9yOXASZU8PJLH+WUYKWjidkC6xFJFZr+LB+2HXFQW6hdP9h
buYBnjTYqBse33xhXTvFUJD9NuCVypgLnYNFHhOMUN0QGx0cWcB20pAiFFNqCLOWmRlLmfkH/vWL
4DXLMFIoxjv0TdiW6HCHZOfVYzTCJDQsRJPSPyrROS0KqYlDZ4fpaNHp4JbfZEwy32LMv0Oeq78J
vLTibk4SKGjr8+324vCN7EgsLrVpHGF26Q2ux9RNi241SDIG78afOgY89hVMdXV62/YVMhjKokC3
rZjqk5y0D+TA1bgxu/xWs1nKs1vDfeMOFOB8nMg/PT2OxE6mznxLVxjvgFLNKbE3ZPu3pBl0w33g
vz+vf6MiTypnvkcQ4kYQmvisDRfbv8fzUb0nnWSt85md46Tc+Zjb0vEyTwvTlq/l8Hm37AA2LirO
12Mmi7/orZrSHKzoMYS4os0jFOX7A7sCtAscIaEfbhS+3hUiuqN6+3OdIrcMUhCKe2T1CGKXqcEw
H79/N6DngUY4s0UdOrpa5Mi0zMW/1aH5ysZageyJRtwplBMqomf14QiLX8KKBAHMkDZWG04E6GyJ
+/y9wvPMgw/54+53VrvMJ1xbZbpIzIQa8vHPheyhzXSCUZp04NBn2CnRUeQsb8ZLKG6giOvRW2o7
AVqy4MIt14VMJrVYDbuLf1NYFAqqq3q3u0VnbsYbPFOxJf3ugovBhdCEzFNzU1otdZY313mZLOz7
I+23rg0fTfAAFeQFiZQnYmJe9RsRqXhKREkAFS6e9CWGLiz0hWLKUDn6GeQcnvhhM1n7tv8sb5Pi
fRldUurgeFo8u1GsrJ/5P/sE1LrIVxL+LDmStaJj6daZVFckuqDVlcS2daizyxRvIXve4VDf1Rxf
8vpvA4uJfJrcfPef25r5VB1Y3/TGiJpzk0RqErhGsJb/713dvQ41UFxI3es7pxV1nEMcWstGqoRh
Z/Qv0Pu0BO8w+afKHFHIbHP208YZn4aJPF4KsG82YNc4VJDAtDM1y6pNRZ+Agq9ijA4E7WW/ezFc
oDh6Sh0o7yPpKal+Jy/kpWJVF1dHfZZspsTYnu0txkQcvBPNd9vilCn/iMvkT54ppgep2yXSZzau
bIU2daiyRBfWpmYnzpm5JSWg+oBUl6IFNwEqw9xNB8HVllV2vxJKpk7Kutng4oLYBenY46FLyeMW
XEze+Ns8C+tXeZOurGa0SM0PA0Oeu/Z8oN42jizMIDzDQ1TQas+MMsUzLoaa2TclRSRpru8FLMlE
p6av+EeO12ANlB9KOkWqU9hmPs9tnsw7VeuJKFOC1u/iHYgaUQvg26PWQm6ZcFTuEfNyiKzf4I7g
LjoM2XZefLeaZoAwWkz85dyF37oZUT3ajB3p9T4WTUjmVTICa2h2pvZeqSa7/EFxCU1MVGGY+Zfk
z4ZFVjpHHG/Fi5l4zFEc2qYjOGJW6AGX6GeXaGCOg+R5aglJQIViY9vJIIvaC1oQosfvvsqtWQV1
QZZfv/q0kokGnlLkbs+RJwCl/JJwr/dvdHNtKyN2dkPQDSWVBcf5MdY3S3R5zHD8sDL0/7Wdo2x+
MkcISF9Mik5hGXJ8bNVfQhDlEYKJkcx1D9YReEBtY4qg5lGKx3cbHCuEUDnW/gm2TIxb8W8znx2J
ooHz39odXMcWN/HrC4DtsX1CN9Px51rJcJl7C883qTMZVqsPtd9CaFmY+7kkUJSisjgsDBzWW2s2
aRd4AgXxzJqTUIRfL18ggmyLeBk2B7rwmm9Snryce0iIuuMaDvsFIIquJaS9N51ULXdCihP9zVNe
C2vEAsSNlii6Z5erw4+8KyelkzN2DMfpyVI4FyxKqMMK2uidl+kUtX89x/jAhTVhyCMVAZEFPRRV
rr9RWZeSo1zhG8M7UmXoSbQsjC52Qkq/k7Pwv/Cs88j8Oqo7c5ZPgA11xmryjjUwGvUKTwt4MItN
aH1mLOZUOHfd90EU0YOSSyf4RvQDT5vRAi6A/j3Nb726wRdQsG2/hyHnHezBFVFldhCuSbk6JVbu
7kCCS/E1lwWFT/hBtg9hNYX68BZWeQ3tOJR9U2TViQRpty6mjwlXsvwXLc9EcdI7QeW8Rc7C7LyU
StJ75hqaYFIWpZlewsPKWWCzqrGAMepAM9BypIp0Yb5FJgQ2j2VuAiF98bneEqLw4tZtL5OzmQqN
1pP54Jl4/FGIVWlwWq1neXjZDGLEL9TkIhaxj6/X0IoDr/H5QixR6h97tdfI/7Urh+XJJuJTdeUy
0EAwnnOYvSCNertKBi514q2T6Ds+WR8atIDmecAbdb4BtSyGxhOwpR6qPf8de7+hAi/ChDxk0Gjn
IjqIVzqErQ7vgYft5TZQQgbgjt4vsBSd0Moa3JVkuk+1U21YV6tK+TBr9fXbNudJSEKnAkZAvb0k
5dZEZSYNX7ME5Wx+8rKuEvHKMErpznPzcrZZxOK7uNQ3gBtiNSQYUEEqDkfXdOTCeqzJ8ZpsqAge
dHg1/dsuLqDATP0ZhONvnDAtIVKc79ii4m7dqX4J8VLLas7sBRW0VNMnhOMxi9IcOf5R/4GjhCvI
3CHiepGoC2+S5YIibQX5v7+0kBzNHQWpF3x5dMyKFCnBgkJ39oPOublN6qblaYWwtGRYihmOZtcb
yK1lRAkZXyBJueL7CBRYqaj4eR5SdfBigo/4jqAm1sOsZDWcgQVNASgO8lKrgj4Wz4XHLObN5UES
FrXG4KJD1SEbFdg54isj/RuJj836FS+CauXkeF45Hk/iVNVWJk8R8EUXxPJvPcdFbfqLdy2aworZ
nJJ18TTorcx3TbZdBYEhywNQGHNbQCC/GDK2aaHJwZzKAo/dEgJLY2xPoXVt0tUp4qAhgXiaqj72
NI3NyUGpi0lb8Yb4p3qGwyX1qZ3xX7KxVFZtvNTHbxRJVe23+VLlr/X5WSys/gAYzdHtP33NQCss
a5RBn4i/cRmsUzzjHYipE8moo6Lkbs25k3gbataAo8E5QA3V3oB1bj6KytxYdBJLaO/uJTtvTGTG
u83EvwHHU2+JPJOAOia6I5yOrPGMX6clCP4zq3mKn3v4bEJueL+yCiwtRh0RDH6B/c5coQ8eKcDb
AgOMoQ+se+kh2kvMyac/ohFoIzQOHkpH9tKtoL9cbTZIAkP+2gTrvMazzhXjZb0n4rOQqlGQGhsl
LNfl2Fbvf0AsQub+/qvA7iOMM+Lon8Z0jjulOdzrs0qAPXsGUZd5AqjIAyxPJ1h+JN5qgSKua/6J
e1Ts8ItgggRNY27oxCrN/s+gJzOweCnYcNB0NYyUkraVnRxPsrOH5X6GvhqEIcBq6lebINLwDzHQ
reugkMQb/wgqhzDNiomTKHfUFU5Xl4/dQmkrDqDXI5tRpMuYsuBRLtg7RehkvizuNq6GEPZT8/bF
67XB4lmfoQ/t00xjQ0e27OuzO6/EsyoVcFgubxDCQJIBub4/Kh6e2Ezjdgph8OKw7XcJzpPw+8Ei
kKcP5V+EzmzSaSCfuNtLPjHW0+rdPwhS+4Jik9amYipm4H9vASSsrUxnt7MjWPMvYeRdtmTWLk7x
G8Tb943yZ0rXxGySjMdDM3cvx2f4RKXL897y3lu0cEgcMkZ7VKuK4hU4gFtmyWpEQ2Gp4xWmDfTh
iUWRHhjV8OIaAXN4cE1TJmQ1SyloIuycrOIdg9X27QRP5a/CifvtrXUVwpu1MM7sqV6yq8XIfjPT
k58KeL849ZFHjANDy+sAeyOAB/sYqyJqG7QckI+sCKwa46gQve2JFCP9inHigfM6Bbm2dmSwfcKb
wgPX+C6IlPahjqs87DMrQxn/VffSIB47xDAVJ9vWlrD0MoEWBo3UqETMjQPViTDDnW4goRGqejaX
gXbvx02LvPev2loSTvnA3chhWyOIOUDNNx6K/9HvJUWbSdUt6gYmQJqmrXgWJC+UjmwqfzKTO55z
FHMKzbt6vOGdzWZOkVKUl6j6CyWVljYPNOt8KmYkWcqasqFjktmercDIYPYZ0SEHGAjb5sld9ngu
GdhvaP3YNVySZSirq/VV34mOrJoPU6jNXTOKWOnIz/6GCwxfsB8TSRXW75jq8yeonhKCTZHKWJaQ
6Vj3Z3BkmrAREzT/0SciThHiIrbyksh4hf2PQha5InLBfE12dbGFA0lEZGwG7iCxwOwwS0io/2BL
5CavmQdMh/Vod2UWqBQXkxRikdYUzawRCJPnD9uXfNJQAEgDCQf8i+YhjOskX8WnmeGRAjVcxPRf
cve+vedEekwrtAk3NZkV1n2euibMH/2wkqZmaIbLTvjng9iNy+SxkUNPrPp/L9yJ75uQdwIoNU3J
G6KXjlYnnAEo2dznak4/M7XpVaqsxBmAtW6WqK7mhH+IUzBBsyzkSkx+PKpEXHRjJWFzJFcuyhRN
3TMlu1hqxcTTpz0Axkq+9MbuCzTHJPpGKAnW1XhF1dnRFJb/h6WjMmTf4U5aIB9ng7cprGjfEwJE
6f3p4VcQyJIsawtA0m1iprts9TEe43Pe9iNnG1wlnuu6mTsi0/S5yr2UA3heeSNHbL/NEtgfg6P3
LWUSu0i5v8569lzTHd0ffQJ+/vfuI4auvBzTQlbHqA54N5Rl6x+Qi5rTUqzqt2w5oCxUx2R/T7bR
jqtcksE3zpS4BJarlndEPHgnSoezvUG9H+hdjWmqHRq5bQtaSSt+uphQdzOGzv9EIPEWesOQc3sT
KmCo7MIOWBQ7R0I0tamxr9jrVEAoBeUk94dvIKmR/Mf8owthxtBVIQOM3lir5hpBPAtzKFyY5zpE
YYw4aJ+1Y6K9synse3C6QyDVpII5i1jEaGFj7nzPaMTU6QyqXskAkGd36PWpRyea4oV50EdkNS4v
4GMFcnLGQTn+6QTuJsYkiZ8FSAJXtwwzjSh1dLyfndqQKrH3aCQKNyXDY4pCFFAlmaj776AkpJ1b
QkeXy5Qz57wDcV0wUJS0nP/j0GJYG6Hsa/voIl6M7q7eL4t0ALcDixDJbPYel28Ch2/1xoO/E6sT
jgxk7qRPFH3w9lzylWJul0QEClCVNBx2tJwCSFn24pAEZBS1ShYx6d5w44tVqVI6oK47Bowoqihz
jMpWpGqQnX7MEDbBJO66NBIaMXh1CpwQFY0PlGuEaXeK+eietrk+mqpMNYsERGxiNxfnOZQ60RLJ
Qvy1oti3i/gf+uFjpLBX6SEKlG2unPcWf9YIl+AFFxTIsVHXfMoGkkNbMRqiizJEqvbJmJS5DLo0
y3fIhBKWUxpE6mh8Nm2+ohc9ycEYaOfFOCtTuy4HcUjVBbCpbt7/SOgwClP4copbLzSdE+eOsij0
lPXpYltwtYxOWwk00BH0cx4nx2B3JbIBrvTI6PVWTtcpomB1KUc81cagzE97oi4/7tOmXXWXs/SX
E7SSrTcCS0xvfqyc9Ge+YqjcCDzeEJinuRYsM3uH75rD8xrH3Fyxv0hTa8VpOOvWRssAOoLBNvrY
cW2HnERmsz1fy6tYPJvpAABSookGbW2zZLsMphQeel2bBTXlYl9HGIIFGWtJkf1TD5YX7h0RZByy
Sa58Bl3SI3vPFSjhN4feE07VJsrTDRwBmTBqC0t9AAjgdLCA6qGi43oHwy854cPOLYPyN3CRXJ2/
qi8975+mydllnkXZohONNYMD6SJMPeTjK0/6/pW++ihB2jObvcwcrKp4pYGFDFnfyq+74Fe8G03X
pqMhTMjBLZ2H6HlnOW1sz4mHGQMMtpaM9tPClomEzibqNQvSIERdjBpf2UzItxhPAOIdsPDBGoN4
8awHfh5stB07LtdoEpJOF0kc1bwiG40L8biRjykEuBdSsiCHUx4O1pSufeSNtlMJeJUhpMT4ug1K
rGr2t60Svdw1lANYGIt8pwl0uKj2pGwoQ9Fy9Z+958bM4ITZxzvNDoF3b/ovElqNSuCuaKbFXf68
n533iI/Do2fuYKbpH06S1M6JjOcQyz1HvDkE1Z8Hmt8Ao2g0BZpRhf0YWjH0B7VlEburNImfEwPq
jWumrIS0NoXgbeau6exLCEvEuq72JmyQJzrXjELeDs/PmMMHmF9zxEsfuJP4S7/CKdx8NQcE9vlz
ynGTcRmTY3Dv3lxSKFkNkl5PY3IN26lbztaJeJJf3Xv/ZwynbVomH00xDjMqZa2VRCEdZOFe+Y0Y
YPETX+5BbQq66weFKa15xi2r09y+ZWjLHxfsC29ol4MvcT/y2MHwdPSrX09+szG2d1cuZcWpcPIM
sm0ET+0W5IdHmZkkhMerMpW98pE1/dzcoxGP6TD8r0lUBN1sQLR6jcQimiijKsgt8vfwdoCEl55N
16psDXIJVCwPXYPXFeJgO1a9Jh8OR1DibPIdvSSyeTvqNBUz1yU36GpvlPseNTYBjHWHwwoQaL5w
SW00vO3wspTMHcBxCk+RlCOtMh8q/oXQkBw/by97fCpXp82P0HjMN5wV+5nF2BVlrzkFRTlFsXTa
FF58f0ufCnW5mi1Q0qAPVtjwPb/zh/nEZMp0nlhp6VDIdzDTzNSaB6XOKsgNPdsKoZk1R8zjdqJE
H7BOcpfP9e2XIEOWykNqMmk0IquUYzfATwV1U1/3u2hxYhIs2EO2kYs6qcqnUr/Rcf0SCzIf04MM
7uq3rmo2iR1IveSJZJzHfAkKwijDYJCgiR/sNzYw2Rt+tAk0xvKf0aVXMZM4vKeHOBrl0Kxn2D9x
UGIRmtB3+eJShdBgyCTubMJr5lxps395avmXJymqIZw8E4gDvn3EHyfFbedgH3RtTAkJKw8HNVPz
liSvwMqRKPVZXyAJrK2k/k2ZWaEjp3TiPK/QuRFumIimfs5ZdkBDQuQEKy8mHT06nrCaoMxLYQsn
zlFsaSdmAHIXgGXDnxB6bwdu/+ulzmCR4MKwXLB1lafrYk7AKO6vQBSzTTrAG2QzZpcwQIEgI1Up
s22hO6dsYIZpOYGOj3oe/SvcPNVD7m98LSpFyrh/Px6CIpEHVoMOx+APELI7ufX5S4FnFSA6gCBw
UgtAETQDQ6rsEf9P582JTrTB1TRVncGLyVFPGyCnBjIaPIt69jWKiR18sDFWQ46I1/1FrrIfr6iS
lpkxayk5QDK1v1mw868RCgyoXFpRghB3VHyr81dV2fvAgaryaHG9nlpYbRJUm3BN8kN9tzmqs2PB
jWwfGuaZkHiNHVqRem3cO+ZwfwkhGIwB54Nq459f6IMiriS4WiZX111VaZKD7Tn3jHFXBeV1jkag
nqJYf7cl2M8Bug9fcF2SzkCindf3xM8Q5g+KfCb8IcZyOUcT0u5qPdPdHixAAQ5soaqR6FHlwAP4
ypbeSMEJEtEDbASNszmmCKndnrf5O5b818tot/ePkyxi4wZFPFyQIvSOcMeP+OIS53EVUAmBjd62
FkiCCtnSb0D61uriBLVRd7U8WIPnVIrYKe77pv+iteu6cSNzMCr0GgKBZENMFtpnwAiIWz8nAyau
+X9gXJmi1RnWncekzQKrp/YSRyewpW0c02kEFqFuZKLeBNn0iRZQ8Zb82R3gub3qyoMNuJBFueOK
gkVjU5ppxSady2B3sTX1Xj7+ZVKHVOt0o8CIxONog+WZsvhRae5P3Lqe5T5fUEYHlb0rr0JX7KhB
Vy9lUD+wHwig0S628oqf1i6xmaDUNWr9D07HZMIhqYWmhZpZieDr77EaGzWJryh8pecBZOC17CyG
WGFkJSuTupjl7AhoQoQ8AdlYrGWHAt8krY9B0HX9LSz+y+E6rm71uzvCVEza4vHPPdJ0AoDIakKY
lwTMPE8+WbxllxuVLbbxkdv+fL0LJNH5M0t9JZWi/MgY0LrDmXbAL7tc+/pPtVa+xRRe/f/MbEic
F31CHsL4KY+LN5SpuWu7jYr5wW2x6LSVJwaJeKo4Ixf4tOQEGuyAEF6u/6m9yYrvUfKA7BfyPcJr
vxxu7wQUSC1qe/6KfaebAHByXZH1tZxKPqnIrKBL6S2J83nxEAfWSh8cVvIyR2gbG1yujBCheA59
MkuJ1JzsqxdAN+AXrZJ6fxzSx0EFkB01TXSsar8xaBz5k583sEBY9CXQOXjBgUIBTSlMA6hbMIn3
AbyY+EKAJEH6ruRiD/cECVXIqPstVPe0MQbkCyPkS9/PdOGwPZ7jM3TZeiZsJtZlGFZe3BFgq04Y
soIGDk1oBSybPgRKhlYtyU2CKZOILFKIf4qej5I4/XqV+4BW5gxOonRzHbSMIGVf8gPgRXZ8beTL
LmGtm1AgsfIgp9qFCOpg6IEH8SvTQ1fH5HOCrrPIojaFcHovs6k3On0V1IK9bj/D7gjD2bmKuSeL
qoeeTVl8gURVC+Oz7LN5HIXaHPIEu5qaLDw4zWtgq0kOGXHKFLdyvGtLfRvcwRhRmp3KnhehE7sA
WQoKAfEc/WvMSFZU/IbWbwkaqbmbKvud3LfKj9k6VznGocFthH2I1al2grPlRIsRstJJR6IgX7Jy
40Mo0yA4BERIlCcfglStAEFwXK/h1TJFmbf8U3KuiefakxdgeIhEcMWL9mGRW7kvEqRrL6bs8HjQ
ZTJOVEMU4KZXR35TKzLgzbnfKc3KcD/TA303iWHIQih8AzVzXEtIlGEkx5Xxaez+loqTk/ohaEDU
xEWlqPEPz5a7503rkRQRuc/cXVx9Yhweo0CGPslyAVQjfHG8UjthY0Fc7Y5tf9t8NEUYttswNftG
ortmNgSKWKMPoPn5CTU0A37tSah7NqHXuMqPZ0UkgUiiGmn0GEJT4SVdkb/e2l1yM9AtZlkF45Fh
csIyIYPOeq9ADs6UMYXnQ/ZbfIIg1a+BTKOnnLV5gXZ2BQ9+QrIkXCGgMRoCxy4Dgu5VWHgRW3P8
gz39x/pNqRad1iB4+Oh3Z7DqL2RTEIIgbyxO9Mc1ZHFMjlu1kSWGL20/GYZkpxG0feBRIlG0fter
T6DHs7vOMs8CN2UayxvJz4cfscUuqTcjtz6nNFxDsqQJ7meXt9zS7DuLyv8Trz4XBex+MXT1XFZa
oeQYuCvFE5u6CDRPd5+Dtnffnao9pWxHdufdoSg9iNeucSv5xoosNgsh6rSNDQe7K8WgJrXOh2J4
j4whcLpNlhbrh2HsIqVvzZLW6VIsV+PMEQN821nENaJXpeiGHQUnEB9oZW5XeGnRObRYhOE10U1+
rYQCXidBG7r6apq5x/hrBDIc3vjqnES4z6wDAxJJELhxSC82GOdPIJHAIxLqQ1a5MwsbIWnpR7rO
JekcQTrxukG4ALKry+xyDMDYL8NnzvYS8PkV/c99oiB+ZkvNOw4U1uSRKPwA4eYYXbXKFM8ch2VS
uspT29iQONvtXFIhH7QEgvjX/lNJaJx0439gngOkCIiETkcwWAz9Mt+TQ0O90fwAuScCQiXX6908
5VS7D4ITJlhyu+/Z6rbl8tNod4EA4kpzLwVBhrj7X//aeM8DMP8xmbzk4aLtz3wpaD/AxSPextUy
IEMGkSGTre0GqbNpTNVtLL3cVfsgX0r3OTkei1aRtPDVyfy0IO19Kr/r/gDNSWUBQPDrpaAOd6K2
LhTkvPQ82VciQGJPq4oadtxV/Fxvk2FgfkZ3nfnUv3uvJPL36QGytb+kGbk75v0ztiwwNaM4cWF3
WO4ZdjQA6neNPDRlRBLyVfZe9pi+LTd4UlPPPCdrEkbqb+HYfk0T1QDEMh5nfGuhsFdoJyJg1A23
Up0hqGTlY8vzTDEyTziuuIO3LN5MaXZvixziCAT6DZhODd/YOFG8unkekhWLWM8Hxlqfzzm2+rre
vLJQPqV7W7EMp85GqYo9NpeDH21ChEfK5/kMLlJUvS/6Azrez78xrCYAAHFmWteucW+b6h0VKhuN
+B4u9ptg/I7WWqhGc/pvcf63bJR08WgfZXcL8oyYEUQmNnKMBKUevf9WTnO8Xv6r1XTNOhxwyymX
F2e9MdV6dYCRunWPJkX9Q9eu0xZdAIYcJAR3CD1XoWATAegxzaM4CUrDesBJU/ELFNlDH9QlcPJn
0P4di1Lq7oLJlF2ASsPqODIGDAIYDS4Tsp2EWO/YAvuCraRMhFKATzQvt5JrbaMbvltrYTJ/b/zX
RkZowVoZAh7eChO0j+lA1Y5miONPAyOzbFXGJe8racFat+/zevzk8zYvGQvjBVZ919gJKRwXDIQO
UByCMxPBY0Qw+3GsfYNLt9EW2bFlWbT+kwHGfgkU0RWsRHU28HY27F3GTkSmrr5AefWQonzWUHbS
9lyVrdtm/c0Frfd0RZZ5i94ZiFHLFYrJvMzGLTzt96EZvdxt3uDcUOD8a4SS4cSsvtIQpyur64Nr
F92Do6KUkqp71raNXomKOw8X96B8mLDPK+zWWiCf7vix6uHTCuK6cQDCEviIDTd53hUTUJLJawVq
jAq387sTiHQCWqS0dH5L+PwOMB0cFWwOtG850I2xbONzPs90mj1XD/mnoMkk1KJM+Li19CRdKSVR
nIzCIWsnw6EIaGETVCa6jVhFxUtItrrFXBJ98WZDSNENrIODzAO++Zejl2QAJrEm4L1yGHoPdeb/
NDoNNi0CaVs2vIQDzWNowvNEg9Z6lYG0he1wcl628waPBEkWhJdLX4kZ9vBpEr6su4czOjeNLG/A
2LdRWshAVbv2l4xBNQ6S+OJ/yd7FejP8sGMQVNCQvfLY1Ra9dfz75LLJP+qMufuRkaW0PJMpYW6a
WRBOA6PjrbUuFH8FRtIrCgGK/KFFInKxF0AWsB6kL9Z8NaZgVLn3dR8RMfC7qQGFT/7dpLGUJj5C
9ZhxEVfs9Oj/eU4ur2AHxbg5s1xg8GnXCY1Io5dS9ei3ceAqCKEhLYZPlmAUUY+5oXsPQVEfME25
DUl5Vw22cgnPzP+yx+3lQmGlH/1f4wP9CMiROsROqNUSFTtFKLEzeO5+VvJLFpxlalutoAZdhi7a
1DCiN/n7GjetiKm4zRXLyOAvqpAXL8ib5q/DNIQEoIE8pT9S8dP84944Dev0rP0SzzV7EbUKXBaO
IXX6sWC8DWASVZyPlYIyVeUmoABzUaYUhVsjObJqL0RLzomPRCF0KG++efHKtHWqhWVzrPsVLR9w
+TsAb7G2mM6845n16FwcUUjznzhewy/dHLGlFVdQLGxRTykL+fuqM1YKuip1Vr9j/Tdpd8f10PS1
n1BKfCMKzTtQHdntMbU3/mCYeil8qFjMO8GBtg2hpJPl48NBrekd2IpgIEN72SubiDbMwMCU/KG0
Pv0X47wuQfN35aXOzLNiTAdI5acuknMu1z9Qw2GtO588gRkeAFJSHb8oxlcvk2mn36hyJFepIKGD
Gk6YJpUd1h4J9ITcFjlfp7VoSTBXg+ee6TBE6qGGSe4AXqk/vgQVbmfkW1+niqA+99wNzKXB2jXw
radhpX4nHnyJhgPjlV+SXmmveseBky42veoSiMro8nEyhVhmvCMCmq+1l3fJ36C5tXxkvAMR2ZSU
5IhzUC9P1pjq7hlzVlcVbOqaJzRoSR0QhqNGOr1mQwCUjhmoCjhoBm+c63VzrYSBKrkbGdtKMMwH
XHkZm/x8p341cK1qstP+HLoRdBWHdHjQ+s7y2rWIMi7WvVlgtYvW/Y7sKrQDoGbEpgVGeu5wWpc3
+SzCDsVsEnwsgh0sHGyoubAlQuwXJaMfZJgLVK/2VowhOAEcwQ97OqmhUk/4RCpGKystH6SYjn9U
3Vww3MYH9TuAeLoW89yVALORvRXNtCER1jX0TFjxhBb05Zxtci5rs6sAgkWdl3aGbL6SWBdbX4iX
0UCIgolGkt0WaKbNBY+KKWiB7ECFNjn6ZFFNWRZV/Ll/slz5aqAY11/HgZTl+RdfIjjxHOe2zOm2
2FkW8Nd0j9YYrd7+9TJnE+c/59fLL/9TS9vk0/vXBL+8KsyA293HMeSXmBVuT3pLgJ0GhFwMrTuh
QCnVDYPW+o74LGG+2XTnB+SASSeQGNOjxIm3GsB6Wx5lBH72NVuKtknswFU0KVoGkC/gAZyPgtNR
kpRa1l1DOe9No9kzavTFoQ2ZvX4g4NqdAEBJQscCMmo6cqbXD6UAkn8SIZHdzGOd/AFDR8dQ3u04
B0dSecZT5TR5sQxHT8MdNxJ5TA8Ir3vGhAWfB+Q7ABlEgw5zyhHgZEaUc/4O8VwoBaZWthIaXEqL
7Ux7IsyX84yhCdj0+tlJogmXJaGTtFPzFdQ6UPPJ98hEyz2VndRCAP/4DmuIBAhPtzgp6E+dG0cT
mUdkyeaaNKeubPvnhjNWmyEnpJTbkvkQZ70F+aZXsYp9gS7+yQVExKePJtzLbwdBMdkg0GIz3WSO
Dt+B3IgzLRhw6l1NncYrrYRk1zdsKP9iT0LuQVxHPgxUCN+42i2yiG1h2LUZXH/KrZbLPg36tiMy
y0UfcFR8sqHTW3LND1avEDMXkA==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    iic2intc_irpt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "rtcc_axi_iic_0_0,axi_iic,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "rtcc_axi_iic_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "axi_iic,Vivado 2021.2.1";
end zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_iic2intc_irpt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_scl_o_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sda_o_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_gpo_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "8'b00000000";
  attribute C_DISABLE_SETUP_VIOLATION_CHECK : integer;
  attribute C_DISABLE_SETUP_VIOLATION_CHECK of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_GPO_WIDTH : integer;
  attribute C_GPO_WIDTH of U0 : label is 1;
  attribute C_IIC_FREQ : integer;
  attribute C_IIC_FREQ of U0 : label is 100000;
  attribute C_SCL_INERTIAL_DELAY : integer;
  attribute C_SCL_INERTIAL_DELAY of U0 : label is 0;
  attribute C_SDA_INERTIAL_DELAY : integer;
  attribute C_SDA_INERTIAL_DELAY of U0 : label is 0;
  attribute C_SDA_LEVEL : integer;
  attribute C_SDA_LEVEL of U0 : label is 1;
  attribute C_SMBUS_PMBUS_HOST : integer;
  attribute C_SMBUS_PMBUS_HOST of U0 : label is 0;
  attribute C_STATIC_TIMING_REG_WIDTH : integer;
  attribute C_STATIC_TIMING_REG_WIDTH of U0 : label is 0;
  attribute C_S_AXI_ACLK_FREQ_HZ : integer;
  attribute C_S_AXI_ACLK_FREQ_HZ of U0 : label is 28000000;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of U0 : label is 9;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_TEN_BIT_ADR : integer;
  attribute C_TEN_BIT_ADR of U0 : label is 0;
  attribute C_TIMING_REG_WIDTH : integer;
  attribute C_TIMING_REG_WIDTH of U0 : label is 32;
  attribute DowngradeIPIdentifiedWarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of iic2intc_irpt : signal is "xilinx.com:signal:interrupt:1.0 INTERRUPT INTERRUPT";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of iic2intc_irpt : signal is "XIL_INTERFACENAME INTERRUPT, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of scl_i : signal is "xilinx.com:interface:iic:1.0 IIC SCL_I";
  attribute X_INTERFACE_INFO of scl_o : signal is "xilinx.com:interface:iic:1.0 IIC SCL_O";
  attribute X_INTERFACE_INFO of scl_t : signal is "xilinx.com:interface:iic:1.0 IIC SCL_T";
  attribute X_INTERFACE_INFO of sda_i : signal is "xilinx.com:interface:iic:1.0 IIC SDA_I";
  attribute X_INTERFACE_PARAMETER of sda_i : signal is "XIL_INTERFACENAME IIC, BOARD.ASSOCIATED_PARAM IIC_BOARD_INTERFACE";
  attribute X_INTERFACE_INFO of sda_o : signal is "xilinx.com:interface:iic:1.0 IIC SDA_O";
  attribute X_INTERFACE_INFO of sda_t : signal is "xilinx.com:interface:iic:1.0 IIC SDA_T";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of s_axi_awaddr : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 28000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
  gpo(0) <= \<const0>\;
  iic2intc_irpt <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7 downto 0) <= \^s_axi_rdata\(7 downto 0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  scl_o <= \<const0>\;
  sda_o <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.zxnexys_zxrtc_0_0_axi_iic
     port map (
      gpo(0) => NLW_U0_gpo_UNCONNECTED(0),
      iic2intc_irpt => NLW_U0_iic2intc_irpt_UNCONNECTED,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(8) => s_axi_araddr(8),
      s_axi_araddr(7) => '0',
      s_axi_araddr(6 downto 5) => s_axi_araddr(6 downto 5),
      s_axi_araddr(4) => '0',
      s_axi_araddr(3 downto 2) => s_axi_araddr(3 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(8) => s_axi_awaddr(8),
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6 downto 5) => s_axi_awaddr(6 downto 5),
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3 downto 2) => s_axi_awaddr(3 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 8) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 8),
      s_axi_rdata(7 downto 0) => \^s_axi_rdata\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 10) => B"0000000000000000000000",
      s_axi_wdata(9 downto 0) => s_axi_wdata(9 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => s_axi_wvalid,
      scl_i => scl_i,
      scl_o => NLW_U0_scl_o_UNCONNECTED,
      scl_t => scl_t,
      sda_i => sda_i,
      sda_o => NLW_U0_sda_o_UNCONNECTED,
      sda_t => sda_t
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
aVqOWmO2kbox0mE/FSHanEwKobOLQe90r+hmAo7nMLK+H7E7JJ1EWre9SQ+rgDCGTqGtAOcd2IYr
LnrfseYON6FXaWZqE0HNlTcO5g+Wvo7WF+LIbHDGPhQJOEC3FSFPFsOTr+1VfBDlhvp/6bDHeWgW
Hu+icfNGcKMPUQgfenc=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
o1DybZijQUNK+s7pVs010qjGCm5HEM19zKjMS/42O8MDzgi7b4P/G3+dpd1I77aC8iSEkJ6TNijV
+saU2J/tjzh5rJtpo1Azm2qjzzXLXe8DbTipJyIiAAevYgADjSQ1pqdLHiXeTyG6UK1SFkTtbmix
mR70qID+xjfSwomWUpgrQX2nVH3kzhyMIMCPSxiWk6VEddz8Nub8nEJJo9MeBzoreGokLrHEcFdy
8OPxftcYu0qhyrzFayUYgK9OXYM1kV5Lkcl/Fh8Bg8WIrZaPlOJsYbAcEMSuqTsJKsY4GPlUy9aX
lW8+1VVyKRG1e1HjR8/g8q/QIfPd//r/yQ/GTg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
RRjECH1hUuBwAgRdaCldPb2kBTT1oI+6s/r0yPmyiylg9NFpf0xsHS/vwCr8H8YcSaSA8jWUfYcz
wFO1QWJjsXWaFdszTZwOF3rqScb4Ncl2rq19Kl3yb/2FfSsNwONM1E8UH6DbpCph6JWRqesFSUak
xBtJh1zbE0ccEYtqgjQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
SsDTAreRtzfQsTKX5xmVyBU4PdmRNmD7I66peqVgSdEcBrG0ifJiliFTNK82WAPGi/43bgege1qi
SV1S3H91SmxWNs7nuKe5jB1DErprTbHGrqYmZ432lOmLFnNEsQqtJYzqQIGWEVVjR+1VYL1FqcrE
67KpzX4k+LVcy8Oksde2sTRkykQnjGHfdbs2VSwSwel/jOGztRgkIX2MvdNhXnPQWGZz6qFK5Txw
kEzKQT1i4J/6WxZam76vBOKvQb1qsnnLtcnJ74pc7YzGDF5q8vtakqDIVH8OZ0U2IuTRJcGX1AXd
r5UoUFnJXbTEnA/LtPU2sGiEMdlS+p0vttqUhg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
ERjiV8Y4eTDePHV5K2Q8JgemkzXS4Al/8qsNpIHIx96bzs9hVwTlRyQSbz/ZROppp1ZBvKrxPWNJ
o/VuHR1FVmPPSO+H++FzbR/j6vRi99x6YJow74ANwYObUJb/KbKHbdNMkf1KmhjqJqjMzHOLM4iu
hdqENbzKVEze6RoN9T1+C4/vQg6J9a+GRF9Zf+RgUbaLGAGf6M2OmSV29v6jWdAP8+pG5D1qQdBo
19hHe8Vg+6rs51CT2gm45ONGhddapaAZSJaNjUa9Dkc0iqpfN6OGwgCRtMC8MiMddYE6yJrJGu2B
XExbeSrUFJ7tmewbLwnw61H+Yu1JFXNj8qQXIA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MruDWeQouWio+4ns/wWveq++EhvDeRPJvtV9QT58f7ifwpjHAD/8Blv6tqERnEL91Ir8f2gAFKCZ
9S3zwEU3R5Nqae/hXFSQpiWgkvXeYV2wM0Y7wBnBLx9YW1uBk9ttk7TuQ9AWkAlkIcrteurSeg/r
ZltM08ggrfxtCLLttE7F//vG/n0GFl2stB1pO+/AUrCrJ82gAJLsRWPNxW21WBuk3bTY8Xw7LHeW
Oz3xvsq+YlGy+H9r5u/ErfGeSVIZzqJME5Rm+dTGouPW30HuAdr97HniBRat+EJ/gJ/DJGBLB33V
KaaIRxRLqGhqhJLRnRhCOjPRpNSMTsfs0VBQ0A==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jNEAlYRVlpiwqmb7RhgNiLSaSZNezm/jmePz56j6Njfz2FS77VVPe2hBgaoZB7R/0u1HHTnQNTtE
UEh3nXlo5MXYlZkqGrad8hFo8zLCbAXmPclS5j2SGa2y8Qc45E/81nGkH1GuV5uPJwkpCNtN4o6G
UXcWqqsLwwNEYTaU3xF6wTGe5fEnJjr50WU60D8D4sVR2dEAyCxDE9NMpfRs/tASyu6rOWr1PcFQ
9bH48S95/OgT83TEXIiVlHnWQWU1feRrBe1xYTxw+JwxrRXc6XCIJA9DKW5ucOwU5rRD/LPXAs5Q
oV3K1BvEKBj0WReM0/iYo8YMzEpZQ4M+FXYBZA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
MAepI0LtJ1S/x3AQIc+Z0ErOXLYn06JNnJkUOArh5w+6wzYi0VqM8APVSLtlQv5es20s9GtFAwZ0
ljjUQj+Lj0KpPg3fF5DyEbOk1HsXdzW72gFAO8eD00ka0lKqDaMbEX0V4FHdjVEIsMV6Qs7R8bFu
zZHBYf78zRPkvVeuzbPbbuBXCH3gWuMf+PS7yhnv8O7vzGsrsbLchQhCKDiAIJ7U7fEXLYVNG2QB
BZdySDCBLbfvQOBESpzjmo42yfC8Kc35fvS3vQIJbJ/xUlVWV8n57+gF2gAklGkyUtCBloYP7fZZ
TeZKF1swnvyeQPPhnZWw1E9k5RIrcwkZchWym2OQ3j/BLLAURq1IrMiHHfQK4KV5CL6mFbO7ekHk
hL5Ov6fmmSd07k1pe/W75L6dW8r+vkK3iNrhWYGEhKS3oEslBx0RFXKN32J2BrLxoedUQ7O6fE0Z
+7S2gt/XjTETd3nB6LjuaUlTwmYERe2hQO1WOhb1mAjUCUwAAbrAv9/N

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BN5gUd1lOhxu4K7douzWMmPqSDQ1N4wU2LiHlwJpc3sqMBLPrvSypiYAutYqHxJOKpQS+COa4yiO
xMbh+BgL4Hk8rkGPkNobbbYes0QNgArglJmUX/DzDnQEq2SH90NwceAUMZNfBYG5RAWpcwtwJAKN
od7ASb0vIEF6kvMdPirf8VtQlYBycc36aMRVBREUx5VhfxKydwp8fmkXSV69h6uHBxx3kEnLfDkW
YxwroBaxxq5ZctLkcKDDW6XOBpjSVFRTpuzUeGhWV4F1SJ+3BaFe5CGdRncH3ZFBkZu7AWPx+gzh
FIB2T0EghfC4xHD35+NJ3sQvmm4QCZFfqt+2kQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 162496)
`protect data_block
UkyA7kfNz1c1vy3gVkKlhTdrClpgnKS+wbdYSs0xDyY87d0nZXaR6k3157IeZM+16bm83KiJVr4t
D3OM4dbJ/SEWCThHpnJI5WNhn2bho/WHVaBliN8QrbhlndwwfvqikgKbv/AxjIIRlNniwFeldsr3
m6LOZhU46VSiJsWGeh4aoN/alSfmcRU8/v5noPv6i25xiJGRi6AYRPamVT0Kpuei8I9b5QDksbs+
L5lCXQNExbcKc5m+BDkQTOQ5zjXR3PO8kSlBNWU+rzQnZDMpmakZrSv1VSMpkS/G6PP03FjoUuzC
c8rE4o4xt7IDboFeZmz29durfBfnxMZQ8mMePjL/RwTh15RWwf0OaduQuDqYpUyb96UKkZ5EvMfa
be7I5IMwRXZ4ynO4XWFCes6aeo9bLROBkDKTriieYrpUpd9e6M2X60Vj236qTE7ZfDADDianlfDw
N7c847Mp6zLx8qDAZjgHsjAOo5+jImhNxhpUz5CmOifMnJYtGt4LRQ09YQx9vG7PrB4oTimpr1RS
fZMnEeL3M6zDO0C3xOiwm3BV22eIJcgrWXRwWa8vD2XwwglbQxLVVB0vT8WOLXQQ97svEDGVIry/
TlMgvrHC40JFf6NMFXV+G4JF1NtGeOtZif1zcggTCQT1VP3+1uMPmB5oa8nbnE8mthArfUXBZHSn
HUyjfIkhr285p/M9S9VKDrHfJCwKrUoYp7XnHWUxqjjzfeg3RjoEzr0XhhQ7MaAZkh23n4O0Ua3M
DVWYmf3WRdgE9+8/vsMJevgdD7x6G0D8F3GDLQISpI9B7zQIuR94HE9k8VpQBjpFJvIbKKtR8FTn
rRwhNaCWsK6f4eHkjkN0k5/YF1hETVSYim57LrlrUM71Il9KZT9efDFAMldlWHTTjNYUykxpj7c1
8+y7Ltzb7jMonZucrRW/RnzjbJpfhVlDenBqegf/e3Y7u9xgjIwEEJfvvLfBnZWRt6ruNUYa78ri
rk/zC6+RLAC88qluD5OZX98f6O64pl2BX0qtZNYnEf4lYav1mSzvsdzt0HRPCf+tW8/mFwjo4XA6
Rbr0H5Zcv/PXBHIe6PGdJCeE6U1lf+ulkMbjwzyyNHO6fuVgyIlE5X0F1Z+m7iGFhemFK4cq98Au
p6KcDobas6FX+P3nKVEJAWpQZI7uj5Plp+nNoTb62oLvt/ACOhSkIGvMMeO9RpYvoOQgei6UYZyT
sqk1aQ88SoDuN6WC2Ci8oeob4xOap8W7yzwnkgwfYvdg4f/2GV8ND895dQ2ewu6jpiZyQcOeyvo5
nsHaXZSQpErW5ofvvc4gyPpw5VKMISeYkGo4EC0N1Wds1YG81TRP5UAJbby4TkJjTAPQxJssXfez
iEgz6ha5WkxXVfPNdUJOqQJo5ievdydM86diyYXgap3KK2+FpQ+skUsHYXJnvvmYoZLl5MQfpQ8L
/ijvL2Zi6t09Z7qJkmbtpOr2Gt7UffVo84RUwgodMhUrXSlKTGDSntkj7ea/g+kv8o9YPbSSmG+r
lS83nH4IPvIUlK84EX+0hl2VR/8dQ5BdW2FJmcDMat1LJdksF5Sb/7n9ySVewCCYp09gbD1ZdREe
b481XRx2gnE+9T4uI54eZhF7TOi++/R0VSMTTzyUmY6dflCU/ZZ3phZh2QykXT89TtS72Gqh4aaL
ap2XcHNjpFctKOAJLPPSPA7qVDkD65loQEzD3p3PYIR5TkXHCOH7SILusiwHRcWt0+W2CHCuw69x
tM6jt/OtMsMMR3JlPQ8pFU+JYQMK89UZ0WE2vRUy1/CcP243Xzoshg8KUpxD2dZN/bcV9vb73EwT
29WCOidvSgehv23mMREMoZ8cKzGLRb9KxM8e1gCbO2hqO++gOuNGr/dgO1dg3HgzuLAr4zzMBJ1R
3fOfHQGeWPyX8Q7u16ty1xHBloJOPJiNVjcwtGvaHdpu6+obIwihBGPFuRZ7pINKeXTeKYOiYrph
2ZZJfnHXbe7inLVP2ptVS9WJiMu//9XOc20YJ+3ZvoAdcdIB+22xe3MLSU19nqboSubqjx22/di2
Y606tecxlmYB8c3WrRnvH6RnU7aHc29Y92Zaa7xyxO9rKcKPnXLRKIb2tzJ5bEae45eYXMS683dr
kK+leordM8TxSMbZZuJ0Eg4IO/V6/yCMM1BJsOfF0g60LZ6JT/roqHZScIQNVS0eTVdokSVLAsha
NN8B1nDRipmJhSQtnUGr5i2AMLlJXRG3LcHOTMxgZcgsgOhoio7VIc+bzf7vtHHuSOwZIxvnQz8s
cATFxQI9ewneP9va5aI5IIhJHsqkdE714/DGBd0PqkyuePjvNJLGrf37O4EJA6QkbkbChYoQ6M+Q
fSposEagD7PbCOuC5JiME448Oyc7WxNlzcM4K2BI80QfH8fk2/0e1IlPKWBLFxD+OVAfwLoxpdtA
chDC0+L85Os4Soz2mhoq2DO1xedV18FfopemMx1Vq1HN0BOSNK9bYHYUbsv9+sFh6GB9GD2/FVoj
+1HZK4uBBuPYH+/zb24Rn/kgU6KPnIJxtLCliEKstBAdPC4NUONZ9aHzQEjlL/wqj9QE/yXQBQTT
MXixo/G8plakGnhLf7wH2cIPKzVJB3iRnv9TK7UvhQJdZAbgb4L7zxEZydVg6fZKWbZXCCIqvg5s
LCb+6s0ZhvE5jho+lOldW2UxZRISMaA0nlmntEI2lN8DE2NbYH6kCejNYOwU6qA7P5M1xNgdpzrL
R70EC5HrmltF+agCVmdyLD6Y7lM6qHB21Wa2Y+9FWg089DLEOJElQX8IF2CRLXvU8/Pk0Dw0C5QU
wKYUvWKjIlif+j6hAVQi5dYdrtRCdaJkzTMEzhuQ/ELkiyX5mjPzzVfmLk9K/F4Pl/QJI2tE19AV
KJ7LHLpeRu93U/Lf4NyUSHXEMLR+hc9nqVGBFmxCtK+lzo8ZBk52Qo2sJCzLsLe7DhS4HgB7ZA8X
TGb1uEMg5fRbZgL5feRyb34FeE9CaeXngl4CtAXDL7kwYCeaWHFNvSBFIQ127NacClEhYVhpJfJz
fJ+vDyM5Ux7PI+tbOspNNeLie0sUdpPVQs6laelyXEqCkQia3vQdloe5XZ9YRfpwe2EbEdYyO60x
Ua4WJeryr9wtKnFMaxUER328FZMHpgcxxn5Lh8W0gUjKmk3tilzgvoCQ1YKopH9NLRsnfhk7RN+C
yl6jJ2hcl/D7NMYoUYu3h/hq1hS8z8YLwQYop5hBKG8fsvOxidbf94K2s/kyw/sg5mbanoTFYry0
iuihR2ZUi3ezOp/Km7HCukR5z0joJAciiNmgp2L4oC1SCYTUEQBTmUWEFIpOL5d20BQZC75ylJJh
Ra1tIEmro6PYHfT2WuU/e89qrxazEt9hbhj7Fe676VMuRadoUmtwY92dfno0jmL8gjkL6FPHC8gP
IUH1+NXZLdtM+0xBgplCkuVossv9rm7l8UNYhWMIP73u12f3l9JGDzqZayjQgKp8ZqH94tvuIDJO
DDsgY8cND3BiS9vhrzY80zHM8OCa70H5X/5h1bFztsu0PeJdrxrRY7redc9LpYGaLmkpzJeii2in
3dh+VxJ0sPGRI0Tuckiz9L4N0gNdzrkifxpL5baJmJVz6A3SCc8EkN6yLruHgyF9XZniAJvENaFN
mNXmOVtMOp1em43NjyOuYvE40C5ubSJKp4RxX769w4yRYAVDB4o0gfhdfZ6NehQ5a3CMY+OnRc64
ZA8Fos7AzooZ7eHD37tHN+TAXdVF8bF3mogRw1OTjTODwphqaOX5faS+BqW7rE1rTQ/nCqgvNGKE
mraD+c5ebn/Q3jOGu6c0xu/WnUiGxeCmmx96tNFHD5jBLzcbCXusaTyU1ps9ndyTLGD8YO9hCoSe
mGlc1wcSYjVPdN6c2AdD6B5qfEZzqFcXwzPgme6aWxLhRl3qYhtUY3CjNCR0cn2CoH7BR7jk4dXo
NSgNfPiIbhy7mOjrlmL78cOruYzC0gJ6FYTDsqU6Yp8SkKU4YkCmeTofm0MlL8KvddB9KdQGzIJ+
I7DqGSuIdG6bB30zdyjoZbjWEI9kMLaAYbvKqdBFE9uZS6go6cxZ5tMpveMSwZ9PRgn2KLMGinwo
yHMMgjU/epiXfB8wg0kTtQiyKKVHPODH3k7L6lNVKD3sVEP46eOMUHd4ivkJWEDro/1JJcuR0h/f
h+kkcGFADA5c1a8AVhK4SIfXnnRnR1j8HLkKYk56vpV+yvcIeqIPv+4ZrmhnnafrDTzBctFua4L/
VLzf7xNYvNzh2Uyi/RPfQmgcbeacjAALbsAwkoYk6YlcLNb/w1Fj+FFOeeRCWJ04aVYuwYQLqBEx
Yo9o95dQAh8eMc4Dhzb6gF6jFWNKedt0Gaq8BKoz3utlfHh/Odz47JdPBzwcxVQINGhlA09knT9G
aLT+jT0NmfM3snCxURmykqa2SKNluKnENEP/C9HZeQW27KRXPBZtPXQ+MzmtRA+bAJMNMUQSjBDs
z4nDZTpeKpI3FuHeEgSPZTq7RQuGHycLbL7San9ISDKZ69NQrqY+g6Yr29TqpbRfmYuILQ10VGkJ
QU9MsQv9FmTdwCLk16DoT38W/ngv/0GRQWo42uVL6vdc7XUiIDDR14aN+Ir02DS24RiNmexFxrxz
UcAFweJrape2YZr4hGfSf6zE7YBfIWDCKsvPND0vlWo6ra1O8930vRyl0YTfjtDTcrCYEAW61YfF
djfNQXcZuFDRKxAV/NzSbrn3c4TgSpi9ld1jKhvaVLdxSap3jqppSCT4VSNI4oC2sRVqbIPrNnuZ
SeRIvsqhf26s2CRBS82/rnJLZlJFMw4v9IVe8Qe0fxn85ldkDHJmzWF4EpR0M7I4C9aml+IMrLhf
3Z8a1If791NoFFK2UZY2snwAf826I5OKUMjma40qYnIOELI+Jn8qztwE/jT6g9HzbTdtI4NcPnVR
vwnnpVx4nT5UTiCExKrjRg3KXOYqn/kgmP0bEcx/ISernMkc1joaRoCDMlpQs4q4xxJ5KNfN99OF
kTY3CAtORMepSX01G2+3Bx9aPeDlDrPFktzuomqDf0W6Rjesl3MYhzrIiFVN5CodSKCFYJydJ2DF
T6wpTKal2R7GZdjAajS3C1bciE0uKAnCVQOQY1i89bpgMjz+SsbmqCa82PyJytyIOdGnimx4Dn0I
inl85oLvwU+/zKMXl1YxwblHGMX47F1lVXV8yn9AupD/ZbfprGFWPzK4j9TtNJMdSQzcYcLygA14
z5xNHSsxNqn3PCyW20GX8noIK23QkfSKMX4qKkfk80UUXRrQiumpZitZePOLLWBSJx7oXLaBZc2L
ofAyc6FjxOCcLIVuOIct/uWWTh9TAJeYB3Vq3sdWOUsTglBSMHfkHpAiNmU3nCDQmQTXXXo3r5eQ
tgMCYgLx9q4u2G3tLcrt459D2PMcjbw/bEG/dX4T0Kc/uQYMpdimNTvTiQUlvOXrVfw8Sjjk7Nhc
w/3GMtBs1V/7OXbJakw43QIZoZkESq+dH76p6nASCbfaCLlndVH89LxH6ZPoWgNQ2XTEmH/bnKqS
56n2jQ/s99V8ibheAcQgWvQT1i2oZtr+iZhpYsOzJH0b2WBBH9vcazIbUGFlTyEhegxXvPZok+mN
8UqLIJ9C12MpdMQ2sTnOJ1eQaSW+23Q/H90jhLO+gJAgyZiVSZn4rnqf+zx/8YH/P7oty2NFlaTk
AIfsJ+/hDTWYCFmGRI+RFB2ti+OnDsNvA+lfij3q5fqfbW9nIN9nb1vLMVSvH1rFtnb9CvSHtcER
E0j8Nl6LKQi/rCJW6MaiEzkY7XNVVSZ3SRjhimhApjya9vHxkbup2wno7qv38e8VuFg5IRFkYvc5
KTUBd6Raq+ID2jrsSGdqdru6De/a0kLkx8oINIS460xvXpApX/yu0sDfCShrcQUmGvmurFj/ZNP5
pZY+JHAt64Ua+lIBT7y4go/IrMh3YiUP01LrtPXQa23ioraIdN4bazsDrXlrxe8zc4FKMSnQMCkC
3WTY+z+1SQU/jBH45bOHUpInXZ0D4gTXzOf2XECF+6pR6+2jTuvlDBmHZL87eJT+YudiINx16dn1
ANR1fo+HP9HbiZ4FZqm2UwS8L2xjMOiqympP05bwUKIu4CgTIQxoKe2C/FrmjeHJVjqqSV8oc+TX
WqnZawuaeL5RIC3Z0NdOZdXZ36qmQs0zRZX8c0hO6OtupMXhKOdOI2htleKG9f0ih6luk3r7kJtK
udD+U7Ehyl568cjkPlqA+hmPqguhvxAEt2p+I0b0Ci8mOxIgHpKKhHALkICGYskDwojwavBbXBjC
jUROFD7Gw/6mCs1ILSv8i0ZBtsYoupwvUpLhrb93gDa6E/xuk+N8I7r9XbbRytLlgJ6I2tk0HDFj
RWKbl3Si2tUagFWZHSpaGU/se+CzTZD4MDsHVNwyE1lJVOU0vc/yj8nWnm0FUS0qopiqlFsA84Ik
Xdceb9JEYEiP8Bn4/kh7QI8rR4dkDJ5AfwYQ1zDxxLoUfmv+O7SK5oNtOnl4MqcaB82bmNR9yKL7
Kk267zFdyNwN/VrK8YTT9Fy2bisWegZJ39DCRdIrsqjQjUelTPwaxBSWulGdGY1zrJwiUT4cq7Ah
QT04ZQj3K99uUfFUby2r5fkoOnxW3TaopxSAFzEVwfjTa69q+75KyfvUhvAHpw65b/phQutE1cA2
3YsCtpweZdC0XprGdlqxRwFVv2fEsrgTyGLnjqR3d7HB32PpjsUSxgzGUKLLjgWEWEV/PKcuRS05
1xgsESYYP3m1/EaihKiKHFluXiFSw33wxflPPrwoZ8z3HsNgLLcLjYn0xGFLt192pKSUShw1o98a
526TA6Zhk4gVF2iUYcedl1+qch0WyJxb+IeOeGuNqyciGvoFf/CjDvXiQ1koGawqKQntLac7BGri
KAgytVwdrf10tI68QnU9o6/LQKwiz5LTOFoXBFabl/c2T3T1ObnfNUfo0sQhyu334oEkjls6XgYw
c+5fPzmHRw/RPhviI5nLikiGYwPV5VRG2olYHAyaIF2g/EWwSfiozphfVY3uYP5NhYPgRdhTu6Gl
56U+sX6jMA5eMFZNvPnW9g8QsYUHi86uheGTGwAoxBnyKfAt5zJrIhpwjMfs4vtHpuH/YbGfe+wx
lJ+l1yfhSWC3nw9EC3D3fXASlQVx5XMJlQLysGjeWn3jCsef1SsRKk4x5Q2+gqih/Wzj/Cj+LJ8h
R9EnZXHks5LOBI8fBkSqVBdBbdnpY0kMwbcMyKdjHUwmzvOltEo4ViiRqwZg6LHIh6PcwXpZqPVc
4EPTOpLdblR7BToeERXKzTQ5AlE15hdshh+r9ny3CRjEA9cQ+7wVnK1aXfZD7pPBoEUJEBEmksqN
ZA6hQur7zRr+Wt3oWVXPYZxcyenQ6GqWUz9SJYdz913fxNnD0gvvDpYR3S2fFKBHKcmdcE5ZAkpn
4daCv393Hdomf38zZhtfgh+KaksWOcs8WQi9pi6wIhzM5pujPPAWp7Brh9inBav/ro3O6+4EkZpv
m7F+sd4kuh0wtIZDZk/FvQx2L/dU43MiPJY1IBZBFAsBowSHx23Q4t47BJrd/xWwAAf2uAjrNS4o
NZx6M8PB7RArGDdoIk3H2bkgpot/QRGjlah2NiGoXmMhX3uKMQgyN7+oXU/DPuBYGd7CwJsA0iHG
E79TsCcva/vRtbfnXK1DRtwZ+6j4J3/+92w1WLWmku+9/UACeV7/6yR5YnEDxuPi0Ba8HglzKR+R
N5JDHjjs4HZe80LBSmTfzOlUxi45rR+pYtjcIPauz81U9hrUbwk9pvINGD6MgEjM27zWGr2YoiBx
9myi6k5AolpXqxvbWqnHtvMR/mhMtYAw46t32ZV58oB/TRO5xp5aDeAiKogDfTdcFmPB1XvF1Tv7
UtsCWpxGd9B3K4UVWbh3p2TRw81WZdjs0knRwqY3tjQ4ZQL2TwYuHHtHnwhCNuVgWjVsmEXKrXra
6KpbOhIMQxqWa20GDLqohZwmNX+bzUNmyW9SV4kM1WaKQizL4lF2onG7/SvKcGMl9IwIkvcR4dtM
BJfRIH8GYA+h8vKyO2z1cyxIETceghYSCL2FxDuOURQc00dlMOqwCSj5lGUbkmldiM/zpZO9Bihv
ucxX53aMlJW+OjukyYWKLUuqBBuvitWU6Dyi0d12VA+yEh6kEKuTefSh39G1Q3GlQHFnv3517zly
MkXJo+MctKQLc5tg4h2fJIP3tjkCPiW1ihCBYDgRmLXDt6MqbkPMra8O08xiHb1NuJfE22Typ77H
jDaUXGduhI4M0tJzxUAJ/HwXNKsspY8F1mrYIViezDYyduNxiaA0ByI6BSTM8pJWkdbx64CI203o
gEbfFlR9TlVg/G3P3Woc0ae8/9Ms5w0iEvbc62E7lvrc3QFYQp6eAVf/XCZcTbBgyAuyI+9SH6xC
tYJvYB5p/i1q2MeHNf2iI+MKaZPFmciQ5G3E0rCVp+RTBmV2Tel21mF5llo9OSWbjKCuVXKN7hc1
swCN4A70KfOzL/mD0x3kbqvBOSCGDQI1mR9hWqEgv8s7P1POKJ8tXslwiGjjDT9kXAg4O1dTyOvj
EdfRoOYGJTehSlEpX1GHHvOUCXMCE2sYGSveRB8iNPMj8Z/1iGjwrsJl3jRlXqTyhyjVIrIVB4YM
OS0ee/sNB65KoCaCXxaEdv9dRjWax89mJK6OOdJ119MZ8YoRKBTrJldWDXyuiBonqiuYF5PA8X/S
6E9WdhZWtIDLsjYem2QBpg7wDf9gv4TPD2R8Rj6zt6gRQpc4ZhJwK7i1TADPgX5KlD37BJlu63dv
XY/O6UZUUCueV/p/dfywaLdBvKT/ypoO3tdsvc4XA+wMnCBzjEcacoVIdswpVX4SorupuDvfieWN
k6xL0oS+JZ2HggGABthxZBbadxmvCfNIN4sJpSvQ5dErIEU3dQ5H+ZSVFRzg/LrtWZFJBnbxiW3v
RCWQyKZtEUlp3AviImTVdjP9bKBdazUS+78s6GJjK0mzSIsEIntqYe9K3nWyIADnp9m7Pkg/7U04
6vP0aNEnuUFVPLHtGatBvQ9VW/ZjpurbOFrw8uakqy1h9IIzvF2of0pxkvhhcs07T+iTgMmwp9lj
A5vN6us9VgjGJMAgwDdhSP/qZZaJ0iVlnG0H6HpeijntN73shDGGe5cEoWyuPMVyLM+HTPTKDgnh
iL9MgMZimMh35JLYbm+v+j/MTwReN8V8h6jPlHES3YW38c8wag/bRItBkvGkkTiYJw8Zvm6RIlD2
qTyZO37rBxcgFBth/Iu5UmQyRBAXPGg0Uxr8wecThtjONE69YyWrjPz4VT2froV2Pa4lZc9ukAMA
IAZvXUZHscJdS4E9Tnask+sAAvycxQ+SnYBSPYjfBbA9jFwFb6a/EUvoCKxwFj9I2zy8lSLLiqk0
t4VkWEmrkFBTDYU2d0MJQ3qMrytFRWtZviN76gOAJ7UTFvxRTOiUPyRvBwmXtK97HRO7ZdW3r5O7
vXmTvyIapWLkn0w64EJK7tKDqrmGpLU3oA6UQ20IBD7WSlcM3dNByEn7XtgcnWAdCzOV0UPCcX9p
pZTyWJoxct4sSs/VbJSYwZL0octsaj4sePSTJjJVIkwYlC7c7ZKKntnLqY6ad1S8kI+Vy/qJvCfc
aR/pnhsJrJ1+MPgw7vO0dGZgEBKsZOPK3H1PR4s4bBeFecHg/YB6Z0DEFhwsLKz2MBNxTpUWcuaw
xcEgeToBekEOWcsiCSzKJSjuwsO9IftZ8uBU7AFwzQKOYZKjeN8pnGS1fBA8DtT+yXjbvDLm6WsN
fwVL0F+ZCWvD3Xvow4T8eFRwzxCJduRM0ST9SO0XKjwF8ybqI6YMfwp7P4FMDTjNn6H0PjwLoKlD
7zw/UyRoWGndQnYIdHHs/LxyXEz6eDbX9w6RS3n2cjs9Uk1BAfZLgQEj+uEYqYkg84tVHfd0DsMN
8EGCKKYX/hGmjTecO7oe5SD12TrlQYY6g7MhSx2hviVSU9yjP8M5tSgFD37z+GQbjTtC3VJmiv28
MCRzOiUMFtTor6t+VKr6EuJSZuTTXXG/8lU8YlPfPa11P2CXcfuel20UIPA0f6d+fnNfVTZOFSR/
6RnGUi6EG5zZ2X8npPTGOjY1Jl+2gQ4CR+lOZjfiSm43nsmqlwClCQWwZmmo8MSk4WXIKz+fnMn3
JWXJkpPw73S9xIjh3SRkqLjFygFssPsYfx9Ht4KkJLyuVB5rOZauSNdsitNfehSB27GNZ/TudNgm
2NM5mLgzD3CqZoe64q7tcP0K/zC1VgqeXb9Pgn9/nXEKRQdTLZEZaQ99AjI1PpPyUzpBwxMSKhnZ
VBa1z/xwIEvTqbGbaSkdcwtOYu61HmjZh8bkGCHr2R4WSIdWL5si2sqVrcfTfSjNH1/6SRtP2oXN
uDc2fY5IrpbiiZSMyPWYl3IrtzTBIpZjsmtFMugeo9AmUfSTelUqWkcUBcVK6SDl4KATQ4/+lcwg
yWUfJVQwXrJqrQ+upX+sJq85JnjeWNUIL1Xr/ocv2kXEGJDo6vVy9d4Z8BZoWrTjEtvhgVqa4ba7
AU2wJayKlyeLYKPX3lGhD846CKjx5Q4fJ6V0LoSimRx1yLSAbzn/1cH0VWKDpNGhULWqBX3kZbMf
39ouPBNiwPugh4AqA7VcTRPzRa3c+ACJ5n9FnzauB2fqzPJmtlx6SZygdjJ3jOMd+x1xpdMQJMqp
tQATZYVYK0jWRy/ad5SnidJ/3Eh4KCx/bEzMM3x3dvplQAjvH8VgABMFJ+8B15x+EsEEHpPNO5Ao
2RUZM09obbaMu6Y/FVVE+XUn54WxnrFYj8hDvCaxMk0UH1GjzI5hEGqBZb2QGXAH5FD6guMt4eci
GrymoMoMlNek/uaWL4Es69JHwze0oKShHN1E0im2eC1t7qJ6WT3TnAROdK6XUyI8eSBvtLO/5A5I
qsq3Czr7Y5J//5AsDUYAhFDWP0HquVjq5CBNpxaVHXwG1G/5WXo8IS962nqHIgzoPz31rXzR7AAv
k0kgqDni/y8N1XDffjs5hMPpNYA6yThjHnR96IJOfFUtZg8QNW6PguBFpR9QFsTPKjxf61opdZt8
DMtloTKeXrGfQH8c7qBuLZ9OhIav0U4w20QT+58zJUKwjoHQynbU6hk0GEPXBrqYT1j1nklDmf/Q
D3H69GDPlSic1NlpqXFZ8jmHrGojbrXcLRUQpLHQqzKi2NebT0pl8RVz61Z6TtWziVw+vVbJgIt8
Z70T4W9ldvtoRonfweJsfnsCbsp49D1iGgu67ih0shTtlBgaKbP47S4/gjBR2WaflSV2i7p8it9w
3wgMkTzF1re/TJWavuX4qeE8bR3Hv74urFXlNwJb6g5cKYPkXTC4AoMTnmpzbwp3KR0DuQql0bFq
iZQiQ8brZCiEpuGSzMGO/aT3OkzWQNXC8wvNalBzEc97It3BVsLepgfelNuJotLEikpl5MWhGxXu
uuLF8660WnqXVfLsjPV6GhKPRp9OtAX/4T/KhUP3XJS6IyXkuRxlQ4CLVGv6un6QUV5Pgi3n2rfW
49OqFmENhY2RIDujESUCeSeIPjHMbtXCI4yHZicc3RFZjFQ+4QHCAO/shvPxawMU3UAl/Ol63m+1
QxknrQ12GsegD33PQqDMjXIQjWC3zMLCmNIoYCwsRhwz8uHRJ33/BtA1c16Nokz074WQl99vklOD
eUPn1rlOLu2+6kW2cpbK2sISvnFbbrwbVj6vAiw/JuQrZ+xN3HMFXMm4/bzV3kVwLn7kWqDqiFlL
O1g9Cvo3hlG54++oKA9FxAIVXqmkt7o1DrAuyHbHSv8u1AAZpS9PFyolXytIrV6NbkfVYE4Ront5
DtDKKQVENdEzcGLxU2RZz1sbN1UD5R4czm08FqQMv5UWOAwlIYNi+tUiPX6t1qMtFDC7KyV2xFwx
FgfFxifFBhxAiBS35lD1wzYcuBZjAaTxkiw0lpTsHzBrqL2gUCbQ8ZNUKSoIeD2PSTDF97pRNbiO
oiwAkE2IJR3FQqXK4UUoKH+Qgm4mwg1/ddKJ2M0BVFSrDpbMFeUtjNxN7bUcnLUHTkW4PmL3vMSq
6e69mY+mwt/HSG7bnto4U1LIsqCUSf4/5Bja4cQ9784dHQBMVhsmCJTHhMM0BFHzAz9yo/Pl6EFR
b5qcI8FDuQWEEkGbUnl3xaxNmgASaYMb8NNG3Cut7F2i+LpUwMnDHWmGwsa1Nig3Y9GYGHBxsmAO
UWwwc+fcVd5WkF+ppHPs+fP/KL9WJ8eAHImAmblTwEMQs3DiENjc02d6uMS6iMVqIQnd7Kgahlwg
7t3ygna6nkEqzK7GZ4xGuEiiXMotfmp7rYmQX0GbDkifjV5e6ovXlL0DjdFXYzlQ618IY8YDAgMT
ovmj77Y2R7gSYz/sJzyn9YjDthpdQZr6SKfV0Qe5D9RzVT5txtYLKBomRQ3IX8LX9Lwkdz34rK0m
quFhNK4hS4K+BkF3lu9/sqQadir7mr4rPKDzSViNT3Ym5+RbPlu4nS2t/s1XAl8TFdvkv/lb1mv6
2bCusTl1NWAxpx/aU/t9/W2R6GTHJ8YzyKWOnzb988BULj8uDzsKFTQkl5LYJm69qjB9c+cQlTyo
vkPdeS17PmAuyylMsf34nFFU+/xmDDMPGuOUtPE9DEsVvdPEmiWHOrxMhiqZZU7inYqcMrHNxp4G
Hch56vGJZtE1AhdyZxyxBwgLverThXSDYuTf6v5V7OoGH/NuXJdVOYElmVnsRy6OnRBExw4P7ess
38vObMPxlt/Zv8RVnRqfqdD/knTvrrkW3d2bMhYg6KwFJbDCPLDBSRIw1Sg9GzA+g9LSEUUe55Wq
IiKbooVaJVy0bM1UohJlB+BFs7I8uVeskFY1lXVdMNUt+xwoTR0GbVA1R5PsfhhANpvEHiXwjEPy
vwFBLrnMDsI2arEPppl04zHf53/uDOqpVL9nNXTTJODzYaBoJfu4gLl8kmT555lFe6EolCZm0pPU
dgyBg2bktxI5cLKq4qZSCYHAikzLNsmkza/JYGz63xkRWXSiGLtlaiR/zdRAEjRo0IY34bKQRW/4
3flOTY9qcm/FJSleKCInmGQTXK2UwTV0gNxHOsiGoxxmFoX/VHJdRdV7zeP9hJ0No9U0DuKL/QJF
DSvH8jiconpIaes8nC14IuKOEDTNKOxnxIc/IJAcBXl+rm0AwjZD0m9isQXFjYJjc1UBQKzDGTPE
n1l+6+9npQR1aZj92/6PybfP/0ZCBWEzMbZ1we9i0EoNSJg3e3G+ylk+bPUiB1J2EXf/kw+WNq0Z
HURNZL8Y1hSSjptu9t/xJ+GQkE/a18fkH6kmiGZ22hxDoQQssMZCytK1eLPey36b0QyDHt1KcaZj
y0MVQ3by6D6LANUCtiG/wCIygZb26PYT/NwSy7rtd97F2EprAMnU9MUTNJ3v4ir9cLz0NEw0d9+v
YK47/8p41lwhUs78my3zcPURuT9Ey6eXtZz0ce1wPU5XScdxPmIs5fwYPrIoU3e5juXeEAXfIFy4
xGvxb4elyPB9ZOT1S6jC+4Kf5/g4FUtL0JLxU0SUgaQwCVuSm9pcw/gj64XN/0dTfn0Q2rne2NuV
C+EIAOcttprgHgiqYTEt73MwpmIUOj/xIx+d2SqQDwtNZWmKfqAe7d9/UiijuvySOmJcFFuPFVJo
lMjvL3koZX87WiLt7adqVHfKYqfy1/WTfxi8ewqvooYVBLn0xWimQbOk/+/JZLov9TpPiGfRX6Uj
m606iXzciCg4EgM/OlGJO0DyWOOXrH8WlWOFcG2HAxj5mQyj6+fjhlKA4gZ5yYCv8RJ7DB5Wyya4
VrzxaTWY4e1WcbQv1iNmWep99ZAgM3dWRbJsf7Z53AiC215sINjIqhRbfGDkPxeCHqomE9SyqKvs
T5Ppja21VY1Vd/LaHNQB4AEc6qNfGYV44qqsOhKq3AVHp9d40i99cA80HdbCI10MN9hqDq+WdvZP
9E7YDdyhWjnDGTCBeXpEOHSCqZA+/ADasuQlvQyIi2oBIRDwTWtdcPSdeCseMqMBuDIbdQEvcfOe
Ap9YXLz80GIaUF5f0uQ/PT9tLnXm+dBRojBpwREDAXuoy70DRNkRrXKTC3PjjD6q8aBtLzXan1Pc
jrhraf0Q5S/awIWm0lOD+8d3eNe2aPeHo2QgFSTgl6oelj8yYUlZF3mGAg76IaKe08xMGRq8P1H9
/55BJ66U6b0pItM5wrYB7Ah4RzPDOW2RXKz9/Y/RRbONLgxrDXizy5eeFIDLmoG9tdT3x7lGRxYD
IeKZQgEPsCFbqtN9lv3/0QTIcZIsacNfYZ1MiTRs3JZn/1sk1PG6diSJONHVMx/bsQR7hN14PcWJ
cOROsTBQGKtx/OhaZiEZ6IZyhl5pvtIU/d4j6jpaA1s/QyF40QrFwuCW5/HxAPI2Kdny02JbRCeA
FORxM2RBC7UqhotdfIL3JVtpa4NmJmq3HXyWcoeptnP5+LJ2MbWsoyy0x8TlrZ2PXj63wBNpvrQv
9n/2w6AZb3GGBnujBgqb6VVRlGYSlSXl5RJqS0lKemXJxec8RmKhh6VjwBhZ2Yk33CnW1ajaa9Tq
OTTpaVAa80PzeJ0khOyr3CT/5eUu+3b0RckDWLEkdGYV09bqW+jxI0T8I6sY7KRM0t7vfVG5Fwg9
vwIiyR9QbnDBPp6YFwsqIvMAGwn0SeB/b39PyREQSOMsD0+G2Sp5vT1BeuC/OXtSm6Jm2108h4BQ
RYNOZw7zI0VIw1VTVrn/5FreYJrP+UIUaEUCgTYWJb9WbHn9tuEBo/gwSo2t8y48oaTM+itezmco
F4YhrWGxNz5oQr57BIpMWnw+Jv93UbJrY/In9crFq7pL6/gueSSme61HViVfXyshEqldXwUfJI2w
bAdjrzQMH/uyjjv7ijH7KJR2HtaY7JparZ6DBztZkOm05941ZHMoa1Jo45bv9ZxPCVc0VFPPZLE9
K9tidEsTY6+qev2TwSuORmjRvVVp4ol5J4wKFOMI7073gQXbMWir7QkfyEkRUiO4xdfOYNGaygah
jwpq7tzaWiQSnmLW88jpA2WbR5qWzzACZso0hdeXOjdq21uoCyuPPZ6b6k5Nf5QwUmUOwx5UceFS
AOu5hI8PSKozkS/snm5VEmFadK49Yb+ah3nGhBpE4WEZc9Gw2UBeq4qUbC4UfGkxWoYZuVoRs+sq
zB301ZF4hvIfpT/LX9V6z0dGwev4WrnqC+hzmXnJItU2/0gTb5UkSazz8i9qC+fdK4q70hquuAHP
0eag2qiT9X2YwLzZ2RhLxTma/LL87DCT3iZnJ+DRCSs6cYovbdLfV7rSnN4XKuFGStsYJRB6csZe
6hGAOzy8sgfvaItsQObNxuhTIeZwBAMRvL0Wb74Gy7vckg0HQMd7lq1Gf7XdzUKSW9BAu7F2hRMm
Ms+G/D/z86/x3maL+hXCJw8GlN/IitpaTU4cOX11keqWL6Zf4upxsuiF8YmOdDgmVNyKdDy/+V7L
kcRdWZjKVzOjdtIaVUQ8Xy+jbiNZ4DLrH8UM0y54e22JBYLSontxlIIzL9U/E13FSiCibtwHNUZ3
BTfiYpSzhpceL/gTXb3gmWiPXaSHAHL7/nmPgIZtPt8HvtvyADQ1rdytEIuCwfMv4MOB+1F+qUaZ
1pG+SjQMGAhNazSR6Ibeu90j/8tCJDskfpBoLT1IBH7OPMDmsjrqzlwswBa7GABrVvuLtAMY1Hew
u+xUSiOSNCuZAK3XlGe0Hr50Bvfm9EqO6zuoFlDjfOM1BNaQ17PbKTvBonfGOXxbvrLALHrfq/De
dOHLoH+4CvroMQV6KEG6NNbLlUH+mC6hRv0LdEAg3B25t877n43cegk8FmczkIyMukSenIyCKhwW
Kw1WfUJRFzYfXl8ulMSZ/yebwZhdOmYdZbJ+gUdfWfsb5dBPz6HTUtwYrlqVHV6YNPu0kCtFkmJK
X2H38+F8kW6BBkmD4Qzah9JZU16boN8XWRNZ8Nc6k5M+JVUk65TpvY0MTm95cK8WaFn1LtWDlUeU
iuoUItGKNAeeY/CKp96u1LcBQXFJWNOH1Wob+RPQSE4hQK2nkuvfnH/QME97ut9Bz5XGvbh/t8P1
sJ8mgSifS35Q5OS8xJnapSKhuaG0NTHjdUmioaORVIgokEyNmlki6UasY3LkHshfHyiblICKf8Gd
RSEiKBoJhLP2JsjXgol2Lk6tZ2NTKBKWBDEe3YBU38Zn3fI7802Q0dqFYD7MKW7DiczirjlpNyge
JvpdbWGUe7MLK6P0LyJ2qqc1n8FqV9jQhZM2UJlOXPaThHI37fxxj1Ouuqybhbqqb1pUE2kcNeA1
E5oDr+D0SPdVFwT5prRrzN5y3T8ZbU8hcEmw+VDAaTr+mbFrtYBKx19pql8O4s9U6GF+1aGEYJ9X
MjhGymZX7iCjorA1Ad6wMoGqAtrrgcFsVt9h7mhKeap2ZaeAn6DAVL+0trjEZxPH49ySiERcYhwy
bkUhCpsRbz7gFWz3Xw2w+5wpj3JdA/m0t2gE+/WeprcREU1qBBQ493YYsH8BuSFq/RKh/jcJz1lI
WPigXCyQ/eHAfnnP/qXCHi9zxjX6eKCLJYNX0PcYJ7O+LY1SQJiT0NAK+m+wndTu4FIwM8eh1Hn8
lofEUlRgnaNsa0ikCCoQZO4TR2aWtj1hlAWNEW3PhRAYQBvB1XTPBkZaMgNhrUMJfOU0TI8CPY+S
GB5omSLXeps1d95AHgRFINzE7oZYF91tzebxMgZF7MP6iEH+Cf3c/bGCFz/nrQN5a7XWH6C1qstN
VAzR3jr1WwxCZlQFG3Stt7hTLOHcgiR2SifQMAx3cIFMfSjjkDhMTCap8Fv1qtzmndWwpTaDRu+m
HokkxwbN9pd9IY2w9bO4vr5Me51VkqgCppNPW13Vwdp9xTH0OGpe9c0C0zKKcb6thvBdcPDOQt4K
RMwOX2us+U39QbdIvjInDtEQfyZfjymp79bZgZdOi2JoHSoRZbj9RNl4JyLt2Y3cogidD/dbK5JS
JnXX7umGltrFwW9CnvB1dUEnmoCsM4ziH+GEx67oju8sA/WV8UPn+Bz3p4R+w+WmMqvGAT/IjTof
eamN5JKpI9h03biZ5nOmv7yfCDw+WcbB87T3sFq2pOnNjlgFjoILcQT88Ow/kZuY7LZNRFpykkmX
3J+TaNyysKO7ef2EJFHI1JrY0o5LutWw3j/gmeP+1qgXB2NfYTnrS4PCx/Dr/oNR49V2RHM/znGJ
4P9qO6zSPS+K79PGSBoon+35LLC8LIRk5WPtOmyt/f/2qeCzyoBatzHCUCdUiPgZNx25BhKx5066
bO389kuTgmwAv7VLcJKVUMW9dbsH1x0eHdEdJzCGmPmyaGQqxSMDiSu4N79jK6N39IVF47TWQLSJ
QydSErGa4dbZfURMszjguhoo96qDiZfpKG3mW/TWDAlpLm7q4NOk2YEfPmEb+twaE8DFxHZFhncH
Pn669h9rmAx+UrNhpmqZObn5VM9UeLDIxxpefTaWZaf2c1/ahS/PxmfcSIfk44jKE287K6WacKaU
0L+6CngTA+/gxHoIdZICH2MZL+9RN/Jk/s1TuiLiTytmENzOgiFzPhlnkkMIGUBskBE9lrLvRaS7
g4ehg9iS8qK1V5hSYljrIQY9WyZ3z7/ys7s2NhAyQanTfrClOiXN9iJAvgDwe4y40wYi9duUfwXm
W0MlhEMjiLq9g6CKxWGfKCcuDqKKXTQuXuj2N2xBDHmrj5kD7DgDWtb44nFcgjso8CJPtRaMjfnF
rx7lmn52HV+OnQqryF8b/0PqjshM9fKWJ/1lB4J9oWjw3YuEjea4y6rSeoC5bwBKUc588wEb7vha
HG+fWV4icZP7YM8TrmtSeK5zMjo8hSll90LIUYGpturUJj4+VYZrka/+vouFrHqYbgcUZdMtBx8B
Dn1/pvpCqFtlEjBceeaMpJ6XYbOpDGdGyF7XuesagHr1ahJR7h4AQvk2UYYL+Ir/6mtiErPyKMd0
4id73l0O3ZnfmsxHzSnJ6+c3/bx8Tk5USW/EGEqv/FftxxW0vcUv23XNRMXuNvPVzJ2Dz+uI6Nhv
8/IOxTD+nsGwlgMsHUnFFEx+z25qcNd5kGT+fBea99sUCwP42rsacTYXMfsKZEQwVzWxdd3/bXpC
/YKakjXyyITxx3SIUcV57ZDVLUIulWSbWpqC4zyPbubyH6yiI3CuLeHNYF3NESdui6thMVaQjSju
FpdWI/Q43xd2a7Ho2ExdCcKyPFrn1qn+WlOv+voWE+/5SgZ2WETkuwpRhPYx/VC6/ZikjYvXBxgF
XhgGxPBzbRTqsmEh/ADATaHAqGsrylx3RjviVI2KBRNyEipwHvxlqnqGcYSTj2fbpQb6FtG2eaMD
lDwjDvgH9WpOoMJUcTMawzJYBxPwUwZIs6tMiX07BlFhP4Al4NGr/bw914AfjxmqPNxNZgEF0psN
YrQd4AOO4U8584CBy7VttkC90facO6dvRfYX7dwtXq3tOYxKeu3QD1mYMee9Jvh6/UVWq5gNVcPK
uFMNmZhksMJ4LtXW93tuTAWYC1toLTaX5ZzQFgnIaY3vHJ63ym4a6zGJU731mCvP1a8TjewUh062
uYCGg7L8RpRN1WMGdPnQ+PIYwM54R1liAukQ1U4VHiuc2vXV5/rr6L6PCMsHwSwq9sLQaXnhUhyG
GPjhkjCzL4qufOmEdbTz2zjuSMZH0bADDkDE17Ai87YoCyeDmvr8wYdGyOJFQ3REYvKX9tGHcN7M
14kPiSlw7Z2+dXtagguuRdrkCU56VmXcb6sPq2sD70Or7t55olyCc2oR9BlhuQuk3HDY6aIfCa/z
fivJ/ZGaq+SmX4X2h5+VZFu9rEc0m49LkRrAFVqtFqY9k1xZe1KqWGGDNaq85RJ3kNikvTE72ofa
isHgJDb2fco/ah41wcz13Frt0yIVLqUPg9vFRkWfhOrNADM91Wa+GDWv5ceP3YTw2hbAJ2tiiP90
qcfwtGRP+pTp/QW3ssxCU68mfFWlXNs4MxO4h7jgyYT0u+J2itJqGb5ksBtFX7MEaQBwA+az1H6i
skPdOA46p4Euxwi/PoiL1KjTiqngYzBImp/Xo1Z+NjY4A/fG+TK6cV3qZM7cEgtELRZZj9ZPND04
066AhVQd3wioQSiJRj44v0h/FqcZAB5DQxeSbBJztoEZ7WOURK72iBMdJmyuy4Gi6YZOizlTJmpi
pBhHt6BdCSB9hEAZWhy2JWXUOIPtezqhfcu0aSGuKioq5p2zanBsbt6qa5UNeEcmaf2GlFyN8B/C
HcV99lPZsFujGsTZzEd0H3NFfqqAH8SpCqx15X3fJHP32YbU8u6eCcw0DFqmW18+RV5KnEn5TIQO
GT4JOxzhE3rNJRxLKeNGHC+tVo06SnQahe8LLG0MP3B5EE6Ov9YXlDysFuHi+CnpES1Fy+xkeLT2
JSwTssGjxITCqRer40iO96/T1zEyumlcQaOKzYaOHGb5S6cCDJnPNzp3Grj/2OKVn6eWgvKxMwZ8
G7ItFNDIiK8usAc/9cgzE84qwnucXZMol+PTi/Fw5Gc4IR7M2v5vFPBL1HuM9+b4Nt7F1KXl+wDd
X8qbw0TF/8+ws/meGul+qMiyIZJ8PHY+y4yYQF85T8I9ItDVm4FRWJwJ9vIM7vvf99VdBS4KiWOJ
CN6fsZIrns5eA14SwVYVo9MDYAeQsw2iD2NICi+3gFR16K0JCUhLiaTPUKsb/hOJobyUhVjKXWeu
i+NpkW/Y8ANFsDzl3ReWW1gtMqxLbS6TuIENzD2frdjgFF9gLtsVyZxT7Gq3YCSGZT54ghlz6bS7
CZzy2RiQ+hAm62fwsjG4OIORJv9jqa8LbgaFBmNGsEYxiHfS8yiujavFq4NQ3lH7A9Ygm17o14ce
+EwBbmYNBK0QD1Z8U+MTB0vI76HmJX4ht9AN9arW+l7kDu9wo2RHfKmFh2QTJ47QBNzBBcM8eEpd
ek9GZT5VlorSA5VLrMSFvjPPi5RQErNr5xVjrcOVMpuRmykTkHMfaPrSPRXdf6xKoz1Xac2h8uXX
LrUExUp0UCg7iLnTkVI55FX92WEl6xxL9EiROUeH/15IlVq4UfqYtcIEmClcpjv+KxJW1a/KjvDn
U/D95VabbvQR4p2uJRD2xQyUswbnkNCaLO7rMjG5p0Di0gF9dEJsRzfnFMsb9YkxkhmefBUDwaIu
oAJP/XxhgeBKlQmTxfOWf2+9ZOCY3comjZHL/Gqj8MPiJKcUcXLFMj0kOYsMQ9Vl+QI1Aiu4Z2vB
Rlfsvp8DDnXaZ6yyYSJOrMWrvC6QqdNk5RKqsT/qWpOw8SgBU2NTzhazpvJX3zuilIe1Z7+PRj6b
0uUneOnusdqVgRBcXRAyPtWRyJLxThZbbqu+MArs2g/jnc9Gi5aa+Whh4gdoQlTQ69a3msbaw42M
/UjsiC1D/0ttnifnyvXugODnI7uN7QYW6JpiivKBWJp5BjXFxZ5yAMj/fF3LXpMfNofwSjrU1c6B
TpHpFmGKcem+yZ4klZK7mOKT5dyPqeE4fjfGSLQIfJDr0b/4sUPBMOUOEdmf58nbKC7xUKF+680x
o8TOpudmck4Mdchxd2iAGmnrgMcrKuehRNMfwU/suiuU+E4gbwxtfs3+110P9Iru39JO3qihXZwS
LefofeebE+EUGsK+609VOzcVpSEK6mdycvBzct8so50EpkXgy4rV75WQpt2J8XWlYcEMRRoqQAxg
ORDNvFafpriIpoc+TQWLdi6UzjknLsqnlPQKeTsgabVJPYhpzvxpOJQJX7F4R9YkzR6mp9o+i3pG
b+HlHbtri3PScnChThYiVxVmi9L0YxcaeLrC+ZK1QmxxNZ+ppHoXLiS8QZnHMXUPZsJR8bM+Rk/6
rV/93NstLkDgkR9su8r7OZgG4r6pn1zZNESkjDEIrSIAclXSqQTCWRgfulPdPXK12yWNzCLSKH7n
BLwYS02iyetmTFt8anVacLWM1ADnktibUrltol1X3DOfFjAjGxKfiGgJNDaUqHkkXQHE17vcMRPI
Yw9sUBAgbCnA810A/DhnQEhju2OsP7vpDbGbMUIHC+5bSUj/BvHzJxigXuSZ1LbSVVhpFN15Zqc7
34VRfBJTdiD1u141RkiuTaSaBkl5JduW2+nGoqUQSb6vnzo5vuC61Jae34F6MZT46zz5Wo0c6c4e
aORd375s5+DkdPlIqOzMNTHewDQe706D9XfNK1RC/XjXSrHu9NwPGTfr4OhfaeGxDBwnnROuLz/o
KWdrzabogONEiXQqyw7EM/0Oo3m+nP9CcGflyS2XfZmGfw60SdIcv3C4UIiuJfDGLKQxYAm2TX/5
3foLOH4Vqd6m/CCDys+I3bYvH96UtNNVKXp8ZMUwZjfOLg0jgTVtDvgd9Mwl3X7elzaxanbWjTFV
1nRbtSQZ3RLO5FFJVnUcV036r2zsGUmxkiMni4us4pqqr97mKFhrSNesKYOgqzCVGFcMU//HbOcJ
rqob/A+wPJDk5mc0ib7OrBG5HW5A5O34srOIS1FD+yHzo0llIv+g2p4M1x6j4/JnrZwWSREnLdxE
EuCzxl2UId1Tk8Xb0bqOcQxOkYyIPHZm0ssKg3OVgnif2qvw/Yi6AbISjkzC3in5i0wbQNmKz9QE
/O3AzF5+CkTKStY7QiIot4DeBdmnp7z7XHoSmVTN0rpOtvDMrtp28uuSrUODfvB5V0lHjZ5PgqB4
8kl1lUc1Webeta/C5lC8/UPOOfsd0GEtY2tH2+euIeC27Qs/IURsiP2rglN2JnpVxuTbwO8h5RlC
LCknOE7M+7+D8VIdH0UjgPTqhYpkRDSqpvIJliV4N0VPOS8YaFhScFvo/nBrSKG4w7TX6Z3ojEhf
tGGc4jbxwIQlGsDXLhyoTquq46s7OfBh2Q0lOm65bgN+/2oIxetpFnDCdTeEsvhkr9NOutpKcPC2
3cfKGtVtW1sLizpQmcsdYTXRM3Gdp/16zprwuhHc4qWY6kQk6yk0mRxuSS5u8K9eOaH/+2aHqFqn
9M3tTUYGN9Mgy98HU4CGrA/6GKO467HF07OvAbFv8Yvg6G94x70/GD5M8N4nqf8IHm4VhR1tVDuC
aE90tGlETZ6OEP1OR//tB8pdT15dXIhaGi23k3TwSCvS582qSNpWHfNjtxGYpOF5oauk5fLRbVir
49dzBjqznM1cbiMcsC0VqcvC3bbkcmeyX4d3zq9fnDpAyJk6/B+6sxJT9TtrlQEGRs6OY+dF3eqV
O1GBv2U8Q+1uQnFYL++GxRvHq/hoi+RSFsLgO+zo53WA31mntSNZUvxP0CLFu6fbTn8DidY+ZkiR
/D2CJqV1Fwt2+fA472iffjfkmgp8rVhN+olEzjgkppPamd0b0biksBf0Vl4nz5xkfp36Z46+Ia9B
6JbJ5rtw8rV7u5D5gSlo5Ou2yWVS4SVU5/J97VNXoxgT6+2shdLu6Cjklo9/vKaWCiNSrEweAxaG
XLnkBu7u2+J0G7V3inOUdlnIQui6KJjS376Put6lEU+nXcdSev3N865eR/r93JPtG4xLU/mQySjq
MODf9n3CDPDvqzBHu6hef26DLqfTZIjjqQxz8J5aSZr4K42jf6T6GlIt+utY7zeEG9dQ1lAVlGWU
rPUtfAvLKodiobiiKAAVHNwJkrCwzBixna54pIllmlsDObF3LRt+kzr6XTqLK9We6KRE1RNCimJ3
6qxCoIIL5MSkmK5tEB4xkwalHS03KGcDxZPcVemN38JMckD3uWDmqt9SeurNukjJltUg2dBbUeeX
LmxZN1VMeUwz2z59xGzCAf3FA2Gtb9BlkHYs2xcNcHnCshDmxXtoAWEbMQYZgYqQ9Cx98oW2DQ90
tQ1sB3CQM2czijrkUthwxTJGt38Lh1IxKpTG8e9XMj1enYnrna0em9AZbojShdvVP8F/3AWSTkab
WtKIyhUwzK6XPyDcb1c6dXP/GB1Ji/jekiUAfCMZ8gz8GxsQam+iu0SkmL4zEKv+evJKwV0/Pqy2
aT+ynZ4lwHlW0TJkPqalgfeDnqzItM7bgkD4apqQ3x5clqqEoh1IjKdsvgHz2yE2Cjt6rxGoSQkX
w3sLjKDOdlHzkTLqsWzNnN4Tyxym+mJLr33NAV17ZfmmpEQO9F+MusCs0xK11D+UxHqcl/cIJtp5
6lNEj09eICKmE0nVHAHK2tlflARdlAbSMUyXFyLEy2e4e09k7P/vTMDvP/eCTZbflAXoMvCr2pDi
2eYDP/d16bfEBHP1vT7QybMRwMw9uKlSV1QnTFWT7TSqNoi2sxT8GMGc+KHLXHIe2zZUFlPUYRuM
CarSbBRqB5Pxjc0kDQMLyxJ5DsEsCxgQCaP+hIuizPqt5lbgde+arZagJcos6wsbdOTkXt7kP7TF
LVpL3fkyf6zY6VpDxxfwudhecc4b4rb3sXzsU2YunjMyAyysOwaHmxJcOAr8GQPguVGrws1EYJvD
3YisKYQImEArG+U3k0GbWdhnBGSnjm7/wfk/folsMfMRG8+ZY4S6GiLLSUMeuwOn68QaAOostWPp
Ugcql6R3D9O0wqvcqDHmpyCuThiOIB2kkXTd5vlv03Qcke6N0kbLbFLKbFDAQGj5LBAqgFt2wPep
okbN7VHs0/mlf1t7jlUUxggR4RClmKKjzl0wWl/wV87pJuixqhKkLKb0PJZwhekbd4Fds+AHLwQ0
GZnWW3N1Qtj0YUvqx2fmDMftPjGFK6kQBeuvV5v51TpfpbTRuoNdKnhF1w7gkbUQYkG+phxsCnNM
ZneFGeMe4D6FxPuRxQd809FtwcDu70nkwtSMN2XfHY71y81+FiiNFkUfdoxHN/i419qivE3Ioe+r
3aGSm1Vw4eUtcMixvR9unKeQGyuFRPEeCeCeKiA/M7jtJB1HqldXr88Zd9kvQrzRXyMY7kYqWERM
NDQI6Uy/DbGUiy0tkkay6XL5BrQG6k0YBhTF+mHQTpfSvwK+/EV7sChTvD0Gj4dRdxcX3IMc7hPO
u+7uK+VevEDYORf1lMmm2sBBjZd2llnGmFpX4Ama/nsXgfWqtQVgudb6D2ACZgZbG9AgjodIhvu3
TMFspI8+Co4Ui5YIwEDrUc504g/og6Um/ErXIuVZwZFO/LZ4OZ/QjA6IzPAUD9sTHnyqUxMHFQUK
URqHx/zoh/b8sCN9Vxl4DiNamQA3mZbr0Wb3NtHFnQ24YEU9Wfi3v6IDqgozIsKL/6hCoUozCUkE
QMtv7PvR6xv6QizxtVhGX/9/264ob+aCkwS+HmVHfmPdTNhXp6PPcC3xoY5Of3IrSTMskpivsOux
cr15SQFAVUanf4nIGE9Jb2pSGNWrEdW3QSCXqi14oyN8Z+crjbikXQFK7dTfPlo2TZ1xG7y2GuNu
zSNk3/YIfz3hIQDgBYUMeWBBlLmTJMQ+1FJxoQH5p/HLLtnf8SG63PyW9akNfQrNpSwkopwyNd7Y
vNltsKT9dUaRubRgZomcXhnMCLb1B8Q/KM53u4yYeUmfPPkYebK5t70H61yyRn8pekO1wNG3fg0E
gOhTUMGZy00lQ+1YXaEYYucnM0SP/MSqfE64ev3rATSIDw5XxgBXdTvQ6wAsx9YRV1P2FZ2Wbqtq
BIej69nngrBda6mv8IVuJdzPlYz50ENkqfjuAOA7jw4Vxchnfkq5G2bkZVkdBMqpvds2wmPpRC97
TGZ3DC65kkMD699cRFk000xtm8ioD6aMx0kmGelaSbcmxPwS6UUzT+9S4LuxKTSZtOxng+K6Vofs
a+8QUMwBV63SdhZkM6kYc9wdyX7QgED8P2oYIjFbAN5NSKP2XIai5CYCfUo9gyYJGkHIo04EWmW1
lWN1ZTBkA79okfMbWUOXycu9yuX0dEhcsAxqewAjR3DBSdRNj307cB6aNQHDXbVXlCeTx2CwMTW7
brxTXMDE3CWVneIp5cjohePJELhJM8eAMEg8+71ZK+I1Gk3s22qH0+61RB7ttCoYG06rYXyz96IH
y6M+u0odZc4NOJKppLaL0lhqslactI29MpwfjgisIER6v4SIr3PiR72H+dGcLLi7dua+PbAThkoU
/Fhub0wSlwMHqp4/0OkdE8HXjWh6gVyh+pJLYibqepJTMsJxx7b4hmFc4Vkm+WTrUHb2aTzjsRCK
zc1G39jAbntm4eQmkkfuAkkA74PixHsGIJt2cbSIbCczTcEY+gmHAi9ANdWPOP7c3GoKS1pzc65Y
LJ9PrIcKXAUGU3NwL/JvRRPMtWKulQgwwqDhLHR+Fl6t3zVzRUrA6ZftDaAveJHZosUXA5yRTTQH
639h480vW/XIRZjdJm4O0krf7ZEzfIRfteh+RSVP4Jnwz/mAjNSIa2DWQnqEIG4hhr35xr7NKHbK
PGSxwb8EshTl0WtaCyU2LKCemVTYZXENoiLVPX5Q5TFX/hPgxcYjhnPYZtI+RcxeVcXJ8dGczqxO
UO7y/Agx7WZfUr9eqEJ3belN8dWwJhiQIBrVvy2mSZcLTjwYoRhAESxShC2rlgLbbNxMvZ4y21Ps
f7Eu36iwth+iRdTpL2d+9KCis+ziAfpIZW5XRY8bis0UReVVzAXgyPLu8hcxuAnHISZm5SXFBk5t
Z1JvGG1gzIIEZL8eH8+wvcm+og0Z6ijiftzfivMRG4L80dXSHOxlI12LIUpr42W5IHt0cE9q5ttJ
3ZgjyD10GCNis3JjtJhEVaPXE/1pUnQXbRFfB/bIZXlbyFs/oAU8oUJwvWmqVjkU9osr01NUSbMw
moYZEihKSA3n3U/WvPUrVPkL5IMv3l2OzZ/0mQEekDJ8Y5ZBNN6ojtPZV8Rk5gFmzm8OczhiBUFy
ucX4bIq8qFCUaS2dRSw68Pmyub8uyXPe1M9Ubiiny+dlsbO1BfdxiJSt+Uv1hx6cbfjqW1xY8LKj
uGvs0Dpu2nngiLa5dedFghCy48Sxi8kNsuql3dib5VxcWpBf9ut4AnjmQjz4JGV4fUDOzbNRTB3f
j/9i8GmZYyog3JivcIIOO6fx1LXuf+VcsBqmnwsZGwqm+fcxc4c0tf6YXDrbrOEVBXMxkLIn2rHM
Bgh4+Ymb/UlM7V35s4gX9oE4mOFu3o1qwZe4EA5U91bmoQzPPbZ5CF4VycXcWDyHARochSYRwA7a
RGdDmlFigWKCEpiFfk1XOf7tFyTnMY1eFw2HLte4+ghuT3DQB3f3j6oRwhWgQv5sODfNsoREB3su
rhRsBswu8X+teS4CIsNoP25lO4/nJZMzvNdJUkomyg9ldV6VjJVtTXf4rrdpGYkOqCfot9kM8duc
EW/tVmCIk6WOwTbituNxGGoLhOAFP2QfP5LBqEQflsweMvYjersLcfmUePa6ApQ3U1zDc2733iYO
tWui8Ltioq73+T2HPqXn+nuJIj+qrBR3MFSqXaCoGz+jm/y0r6yAR1Iw76TdfWTzkSwJStazTlBk
5vMXMCHi8sUtQyBtuxCwHJ7nVTOkCFhlbNCem+1UAI5/lXNY4Tn5IleKFz3IqNE319IgbBWC/3ns
OlxF3dNrW1oPIQFCWYonmQOX7eg6P/NLJ1E2IZHahZAejJLuhunvbrH1LKUyWZMQbyDqBrZDg0cl
CY5X4Hjv0s2z2W/I/58mdhlruMOlM25PanbMie6iqy62wXXDSPFP//W9hr6yKDzQvKZNEiYSpIou
NPOxlVwYebZ6VE9XPD0p2+JYXbN2mbEH2WZhPQULb7zz4BvwaM+7jpDZ9PD0npEkJj33TsWridXL
RGZ8t2Lke5KkMtyeYhuEookXmWvm0449NReVYXsL1R7X1z4miQYnZeSKfzrFQbfNe/durvATH1GV
KYhUfWzc7LO7oGOekYHWXKkejD+OsEepFNLbFpySwO5pqjZC6E63UTrogu4X1FJi2nnOuBmCWk3G
JI4Zb6sP+hRep5acC/s6yPxsEwF1LxrqXvpA5vk3H2po/4MkZpImz4dnCuNOQ0dQ67Y514Kkojm3
3EL7Iakrs9oiF5LC0appufQNsYZ2Bx5HluTOnvwIJtEFrh8w6x6x1PU9yf32Boo3Ww0wffa2Ez8Y
bs2NZyFOMIS9nehrE9Hdui5hJhGzSBEOXt/6TW9ybP8GkrWP0s8ZSCjG8OgW9xuzKK91+SLqhC8Z
INVRr0k+U96DT4beB13Wa78y0uuhDpob6YGf951fOfH9wY4W/hh2jUkNngv9UWR6Tea8zF5U9wPo
tduldfH1pB1ua6m05qTLVYA0nc9Aw46W1j+EkE7SdHd6JlLV8nl31cRklhqlMSvoPfIrANUoenS2
Q8nw07p93Jf0V7fybhKy+2988IEWGEkVn3kKPjdd+3ojEwfEY0pj+sigN+aQjKBrbROVb1INLadQ
iRaUAJ6Er03OA/M9WedSmCPde1ONe+Tu9zJOtHptSEkSmm93yO5btoNYfaMAZxeMnBb4MW7xa1zt
oIM11UGDmgDwqcXbFfUX9t1za1Do60Yt4vQfFqb5++mhGEKIOun8DWfDt1ubo/N2dnDcByZb9+GZ
Tl12FWiaSkVDvfM/LaoK5Y6ruIEZBCpGyd7wnIhSXVS+uemKsN+VZGQgjIOE9Bx5hiPKbNmqzJTv
PkpgkJ9BQINb8EkLGvz3gfumb8BH1KOBoNzzRgYmVcIz5KvrrbAetZGs//qnhWPdMquNoHVxRtfT
FJF/Iwx8Sh/cUwoHEVOaLi+1hQA6hmTZ4JY6WYu9U6YjdLcmX4+G1+R/oqU58kI+uvf92APTVov7
SCk0xS3n2XIS9u5Uw+8WNhrTbFicWn/bx/XfEdYjW+9FfBXVWPoGZzifLL5UTydkurwsIrOulYCi
TeZbZyx2bzTVEbL5rZS5P4DxnRtGOdqQLhm28EtEgJobiFxnL1HFrLVcsHui9X71vxOgixXM7uD9
GjPdPoFPv8VZB5XUaRhqlTEfPTm9A1leVn5BPr6X80+rCoyGFpE4LGlXpUZH2cP0DiwwNzFXTdYr
lg9iCAQD9IQGBwvaj4tWJwTODJU0z6ZpYuoKLh6QZ1ptK7gyVklciZr67R8yG57bc5MGScpGEs0X
q2Nf82z2diYaL3FYOae6AHIIJ+vons+EIqs/SPomUSwvwjnClZGvI3QMT9eecMl8cMcys7XK4eaq
NsWT2gOBgHlIGCWxnNkVNxEoqoyLFfNYH1BlVTTnpvPJ7Snec5gjOJE5YsIetJzWErB6T0UZxsrc
yRKGyAHX2lC5GwPSJ9HvUkmukdTvThb8KVjiclVOLXeh+inCcoS9NLOKw01aPg3gd2qVXqWNgV2q
1B6kHwKTEsZYdnRYNcF4H8XkvJcoFOjT2hfT/9vq+dyRamEUxc2uWcHX5YBfjM1ssgk9cBW37cd4
8ShIaVBIY2x09+nTEr9KhBi0e6k4IIa+wGiDnxjbadHgEDYb4wF9uf7YSBh0lJEM1j+kK9toisY1
3acqHlE2C7epUXn4gI55NV6h+mNHmNuBVKwndlHnJSgbvAKRZSOSR8Vc4bGbVhDeR85gcz93a3/w
5egRPX1NmsV+ukCB3G1HaD9rfZGaJ/wsXoodpC59zGP6iNGlUyt9WG88Yoamokiz2SGlm3NmmoLQ
yYKcw/g7t9xHIqxaQ6z5ba+MG9Vpcjxm7YPl3qqp+DsQIuWNgZrRxpxoStcNGTtg5/qOdlJay9aJ
8ITMHzuQQIFG5DK9e6ZNCR/gns5tHfTO5H0Sru75TYjt6dBGPIDxvFuZ/sHLSuIfwXsb/moMwS3Q
gM66lPmZNgQawKEdyurtLlQz9y62J4UZavxGVMtHaeyfExUNspXKO2my8Sy/IjdaMuLNxq76bNrn
Lrz3ORlKPst+s67oLsEp/fc6Ak83p4KjVj8HBwoJU77Zss+CTkChFO7gGBE2XUEYqDnuwoBbdpFH
coBJ/PtU72VnkUb7HCF9hKih/aGqOqwcj3uSGx8IoSQ19GhwLu1JaXGXwqq82V0AcfOLFU8MwkGk
vXpt1pWm1KXkiu02PsFtTV1b7IjOn4bmVg9WnoOCi4z+SnFODiYSqu7LjFbtnJ3e1F+sML/B/jzY
iscdHsQJjknbVTQigK7Mh0i692OcV6pA3h06LWVrPuJWnUEngw8S0p80sZxEmUNxg60eKPOMR1Pt
ST2pdG2G99yPlpSA35YoMnGa85FNOoJLtxr7inGyOjw0Fr6wlNo/doo5HMwlgUH7lkxn1AIRu9jI
ZPOuvmZiqONJx4vwVl6aqqpReKSTcAqeY9hRtGy9h30BsrPfJ1TfNQfuHf6mNBA6lbwUEfUv6RB/
feYimyTh/ngjLCn1f+SG4oAn/eYOE+Fy+Wl0yOoQ+B7P10Rwj24df0yzzf3Ux2T0L8oJuNvE2QS9
p3lKv0kuVPi4R0ro4j625RVuKXU5A2K2vvmfZyoWaU7Hn2wy6iJpuwVQZU9Ax+in4Ct+B+HwQmY5
5PK6AntlRD7A1A+bdbm+GtB44eLX+3Qki97A27R4etP9vq/e70v4RsERUHFHgZ2zhlr1TeZpKFf0
Q1dR+u5IQ9hpqSANoodcaDWlvizzLUlW8YN6NPisOlaurlfyfCouROVxaleYgNfkIngAU2885zw7
F6MNL2y/P9dfvMonuHhntwoJBRQpu1cvz9hKRA9LOCFqpWorod/CxczL9xJvZrcle/6KGidu/gS5
Lv4uCXd6YiavKRiI9wzAn3JEmoMs8nD1e8oRr9RU5u7NCBRAbA/HekbCpR9WcMOC2mROzD45FtlN
cACX4HFa1EO5+t0lcQ/jF9zfUZtqxmeQKyTmb3FTK60T9M1fhY/X+yPYzdf8ykJSpuza0CNQ7y2K
vef4+Jqt/AdI7ji3RdJfOQJokgiIJAGSktQT3lKKi5yU230DWm/C0qLkG5TrlCGxVxaG2DJpO37o
ukv1SbsPOgqf/NfnzOFIdtFi/BVDSpdLUSXolow8mcAUx0jKrbNaKEurV778FZjpzs1HBuqRGLHS
Tqk/EdrShcaps+iphwudMu7u7OeKJikz7qHHWUIyiFMlC9PV97ri937VsUDoTTeTcqDrilH0Gup/
7KXvZBnGbxrwJt7OGBaTmcP6T40Tu8204GFmKr/8IUtsViIFDjdSpFo/0+8JKTQn43tNE2vw58Zr
wrBIzZnMcKZhS+jIUswKe5T7UpN/X9sU6fJdEE12gMAEULGHWvu4ugVDdobib0FC+NweCQ+TI6Nf
qV49fCXiTma9/bF5NFZ7x38IOvoQf4nEMr2ik5k+jGwaMPVYMhUdBdP1ULcWAR3Pmg+MZjw/0euP
OZckkmlrlnyxSWkffrnsgSYY52saQiAlt0N6sP93a1Ma6uOFCJ89Tn7dLDMmHbW55vfWa7f4OvOS
rFPWJCB4CEHAKREAjTq/NDPeaOc31GmH2mcG9KDtNkPf1CUXb2OdIgK9qAA/yyRv7TLGeZGTLlya
7wlVpn8BB1akznzSB+VDrzCmffb7OJr9HeQTxaR60PqSxfkHLZ0Utorl0Wqwqq9OyHG+f3vfr0aQ
o3xMBQpyFQCEcuyqGQM4FQYcy7jjnP+j7H/l463fpAIe4fZLVst53vy6COmYc+hTi+YvnYj2jI1T
etFkPizslvgkGHlp4kMwLz/bkKUwpKKqTSRgC4W+UE9jXx70Kjb7Zb79xUbD7OnlBCFrlzzMB5gN
xLPCKrYLYExBpJI5kaBdkP4eqbYTtIomGJzG5ey+w/Z9DyqsehGjNQseTQWih4+piKT4g5RzBXQh
zYG9UQOepvXsk70Girsmg2xF304aXN/Ijlbdnob1DDcDs4uqyzqB+qcV5FDUQnOpvyWEFDTZaray
3WiNY3wy7G+FyBSgnem4aI9QBHZgZlZOJ5jgBWseSuFe8uYd9xvsGXubuAwhXRXi+0YG3Sld99MB
m018MQKJ59YMS5L/4KeWDC84TCdJWBxa/UISm5VKxNm+myoZeEFXX/BMs3Zu1fzYS2ULi2t1hxV1
Zv0TJuIpAc/7AiNc0Ok96CzuaPU2ROARQJ8o81xdx2J2mxnJ3eebGeQkhgiQzPAx+fiF/p5zNWoe
4gUcPXgDS/JP0DcA4SgNNH+7v+1R328XEVPlhzOSo267PKBkSQ9Nrdhg2jVvuWJIIZosCE7tLia7
xPDMC1p7+iSXww9vJwdzLTBlxPwJGkxY85y87nHdwRQ56eCEz5ukJRN5yGSUpuR1TsyCa+xyW3zh
/YmPQBKZHpCHVbbPOnjal7qD06t3zDS6C+65r6t2XpiyfDa+ZAibtQZdZx1wEWz/ZhEg/Uwmizoj
1WatNBVQ48QVnkXEBfskfPDklibHChrjk+ph2PWT6OY3uMSFlbYaer6WLOoXAUXv6+86+VzJ2N1B
rUhSgRBajqy/vqs3wbGS1nJMUgHWyY8oBM0PvAAXCL2Egf2HZTrnLXHaUyBlIhIKfw05ISJ10wUB
u3LzK9z93ecALRMn7rfADEZKDIkQER4xftouHG2bISkYMiAyVKM4NZcR8SRMVkBPkrBsJQSBfeB1
9b2QSqPhOJM4blP6OLn9kaBTRmXW0SXuLVYv0p5KajK4ZYt3q0LptMUodQ3P2XGAodeqOvhDlq0J
SWi4OKxsVrLGxuINxrp94YopQWuKS6qnH3VB8RqtLBnrRTg5zxD6UP6SNgzeyWMxlu1wtlxNZ1kA
7iltliQcGf2w8tGoWf9q4xSl/HeAe4xRB+cTS0ur5PGrjniz5MGQXTThWhq8HVEHMbDDpQNxpnXr
9aa6kPBiVA2DWB1vqcIQQ1Tmj8E9QjEUX57GsfInHZpHwTZjhoBkfohT80snO/amU+PkQIuh5iEl
l8UpjJgTq0W61OH/WmxUiq41fz7BO/ekaeb0VbBUYZemT5iIs+4tl7vDdJPYL225JHt0SjLweFEb
NdeZyjYoo8oOmMzUKGk7v4HieuOqH24u1IKQXND3qw2N9O1UYjLBHLObxw06wVrObznGP/WLZiVw
5SfaNf5oPLMN4QI3M82zuO8IdCwvTo1TRaZwjdJZ4rGFHNU8zGbf+ZqTwqE9JlH7qLX4rdGe8iX5
FufVjLWa+XA/u+P4Hm1SyXrwWPaSnnjlLjc7TCxPSNlM1WKYCRE98V+DWoujvMVaHRIKL2v6Ymfm
Uz+gW5IaRtzeLMkIdpDae49dXbNTySjnEgDvTWhCsImZEoFDbHwLX9CXqAcv7LE6Z2PfP0dIW1Cx
YHL394oOgYo6zTLxuqqKxBoHe1tEb0AzlFosQqbaSGYCxMdoG2uTp0tkvEySA29gIPe2XEA9JIs/
v8umJXzMoeMgL2wV372tPLj4VNGO8bwZVKW0EhMlTYKS75pjdfaR7yPdDCHlPGVS8OGXLlLrFWbU
bXcCpW5XYMsx5eY6/l68YLwXAxowXxfU6YGjt7uih8RSu7K1QwXmq0iM0xGzFUHVD6iECPPNJnCy
vH+Vy19BqK/wjWSipGPG4SMXJsgy5y5B9F4eT0jMN9bN38g7xxm2xQIwl3GgTpBrNe2VDL/a0xuT
5Iyd/2fPVDD9QGLexNAomIu9YyLrtZ1yQ9yt3+iAqECHtCPyJRWagYT7ec9fn1aqMBmw67mSuH+O
06V+nFy0sLGS750F3MZdVJLvFgDhrLD1h1qwbwxKW/zghjQAvP/ggEtN5M516aophOLO73gHtKX5
hykeINlkgIg7JJDqM0215OpZtlhl//a6ePeJt4CPUeNfOMMvmF838XmdgkjXxl8bNtgdNJA9CyRj
4P44+5JbU1FlxvH0tkmCsGenIfMfrt5c0mys77Ae3dPDRsOWgoS/El+FlIJRcGqpwe9ZS1OI9hVw
BFRUHL2qLqc3kDht5Y/hgWlMXaaXfbHgEngNhtONqtH2pxRlYyX1LIQL+dgOPAusU1AD9Um1WtkI
NNmZMVUovHofXvOYoMa7qbY0cY75O6a5oh5sH2kxpS26LOZdVKHWft/N3cbcIcsWpFkpPrHSTaZJ
QZLDbdeuYN94SEtzYOnS+QtJgNuqs6LN6+H4jeqiQf+12VRC8HzzHtnqwtIow6fdzRPBPsaWycEw
VLvh4HJfgPUcG8ShaKVmjqeLJyPJ8zfXQvmQGwMCma0uTuZnV5mNUmxcndhX5m6b/ccBGW+UVNU8
qzbQmoouLgFzj11RT/bqGtN/0RHfsIUGTwiTT9GUGudywbuc3bF+iajIe+VSzkX47Uf62OQOD7rg
YR1XMHhN5A4HjKx0rBzqccqQFQv5O+EGARtezbZw5CsyyycKYwzgPI/4WlizoO3eCQA2xCb9DEtv
K7Op6tqRU/FKOpSAu0BBC0k9HPnO93WO03pjcliwP+M3x5ceG9+2CQKcNZ00Y4QBry2AmM9pfEjF
zL+WlXVAOsjMqxKX/bkuIwMkM2ZSXDoCsIlEy+d8Z2Fx8EbIORpLfNf3Oa+TriuoXcCbfIdIsWV7
/qQ6OsyJgO1pEZ4+izDN8nVd1AZhDPUNZDVJBwC+E6R5pmCCgI16ZUjD+SCkF4tr+FtQ+MWu48h7
6MEG4j6qQrs7tRR/Ezoh46OSYmmI+F+HglHwBU5KXXKMAoutRX6MBIP8uUPlHVpB3VYqlWBpWSwF
bWpv9rDBOmcYBJ7uDdu6nEHi66e+GVPWAfFIU6+fqDQBfPsEfZQLeJG9sD8cl8AWj+dlaUEtUe3B
b1oaHAfuVfa/teLZtJaWUPGy96uy9McMYayd4/5cVXk/7Vc4vZyQjqwTMOYGFHYa7guoHJTP0dNI
xOaID+phCgGWQjPp/li6rwq8PUpy0L7cCUgsqEhGXhZhvwr7RCdMnzg/KKJiua0EPdydgXwsHBTI
Et/RjDce2OPhGj8AH2A+k0g7xB2wq0P8VTx20vjk3u22u4EBQV3q9jHXB6m66JrGl7G7fLoX3TRX
xxR7hOuV5Vuz/yBvguLlQWuvRlzjgt38Fywvw66j4aSmrSF1xoylzJ8aWcBU1snkRSj9HWlEu67R
FYZ13g2MIey9mgJEhIWS3cQHLjzyPeIiD+uHrtcIMZwqe+YSN3HKFevtm28IMm3nHTEwazBQugUG
BlziLdazDniJ2vY33WKL0WvGot7UzHYXrW5lWJZeR2KZnHQxwQTUM6wPLjrPnv3dp3d7+8+SC8+I
r5iW5yP9qte+YgM4PXIWNOgpjnTb1iknICCpQwYpTTxsgtsvqds8vXu4bPyjPbW913uIFLx192ut
EQ2PNQ+xvbpOXcAgxbu2cBFyb5IJxd+JH+7QDZt3HnaQ9yn5OWIfhMiphIvxvRfwTEZg97Mmln9B
oDIy8nwO0XEXteceYAmX0GjT4EA2smLDtpHXKfbsYNNcsRRRyVZ2JvuN9g93K4YR6kYqKzaz/vQz
xLZuToeYBCxSxH3Z/qdLATdBV9NLLSZxbOZh5U8QxcHXhaGEtDqR4NFiYaO0UMBCtAfcpWObYrAf
ZZE5vGIgwFLXL2YwpdBK9KqH61JyX8nqzOtaDDDvA9p+/NcJVaUmbg49NtSHti6t930Af5qnGLrW
IUWBZjOHYjMUcaleNob3uJrmj6ejRjcJMzkjFMBVsNicu+i1LYqr2K9HBpCl7OMW3cmrnntFvqvE
QrLvJP5gYRZxmatJSqgBcILafY4UuXcjXwTODoSHxS+r34kjjoEimE6VkT+ZJJ9gp9Ri07i49F2t
zTyOfsPOCrekWuaOARaQ8fi086taLWgACXrnG8JHfs/NtSyD915qE3HSORL4HbJqudjb0Fr6LsCY
PGYF4kPCfu7jwTp/ZdeEycZUI3xbk96VTMCn+Kg8DfDzcBn37HaqaVmKyrJdphmhpGAmGELarqFl
OuJStCFkgnsCRfWe2861KCTz3Hb4MfhhINgZAgS7+aWLWlrzNTiRRbN3aSOuECv4JCPzcDGfFO39
DlSUymH84TMlDyQo2JnZ9VN+XsV4f9gg5JrRBEAgMEyBAX/kGqMbkUku9ul3HkzpAUVBlujGNaY3
JZgUxDdgbPcycyKEBcuTpPvclmZBMEv4eAXR11WqNok3Id9AmNCLCsYqRXheYkPphlNf6B9AMaIn
3aqdt0Iccp0+s7zJMJgREFbMyVUNrPNlLxwYj+oY0zn9Ivy4hLv/iJLm3zL4pRde4RbXR9PD5ZxG
GgAUn6XNAxJwDABcO8hCvIGl2T/SAMtAfyP3o3iR9stuxR4teAgMzt04PksM5BPJfCjEyMYLrIWL
PscMz0bYrt7G39DDFIxzR1mit1iUpdgFpjde4AZFT1yEFjSyZCKF5EGz+Gl3eXPoION2RXnPFq4k
T7FGBiYHZsL6rl8hft3ZVaX21gH8c+BQxKQJpKnqzM1GdJFQ2R5uqWQNdlu7xUG91+BEswdgpC0a
FmqKloY1RKkbjM3oTmKtX+Vr4mkRxJ4qAEQyPbAKMY0oUNv7MxjMdk2tCbxzvFZnai8GKRzhGTxM
r3uBSl4ll20QcyFa9Sr+AjbfrIW73hAkQAD6L6vXxLRy/Zm+qDg/6yN1dB3R+8ycM5umxafCevo8
sEvmLSSAdovvbUc1sDGqGT8Io5FPUG+1vi+QbZyn1tt/mavdeHNIE56IK4h0Kraet4xZYnx8fj5I
8kp9nekjIfFF7HOzFGmxQc91ADvUUKranNbviRWtnULFXco+GyHBdVHE4FD6aACEehsYTC+tpD3j
OG14xoyzM1YBxO4ACnMnL7epkYKg6V5OavgEXEEyEcX9mCDhKdq39KdyWysZiWezv+6KdkffcofV
k/JUEfNun+GsVsVm3OkwwlrkGSIprfYKyNdSxL7Wjypg0O9wvkFjSzEEp6/6okvWtAsGxQPwkBeU
QYTKZl7pL1TkqDdfEMOgzalgiB0gJ8cWwHu+Gz69RzLkaPM2queW1pWEYe3g9TohPD/KodcjER9j
zI1MkLWg+tlu3Fc0WJqEfIFVAjK8yMu66pNLlB7PPk8xkFEszomkhT9bbsJ2WgCwFF6BpiX85LyZ
NwdNIWFKIbnvEoluORf07alXgAaLO6Yntti/JDmSAb2aZb0D5DkyJBdQwFFuAnBwBTq2a0KWlPFz
cwsF9Z2x3RzuFST62K7ucZnh/UrXR4SG7UW9n3nDjMhQjK3LlU8YHRx1OU1NcQ8fhOyP4Mwjjye1
5ERGVekGC0qZVSCSnuoBT5s3kWKLz8DiBsQ25js1FUGrtG6vRZzt/jHOy+KxJaMeRwo98TecoPWK
zh81arpYGNY+sZUT1sRngSXAx52QKNihCy2GfEOnzf3h4xUbKhkoNXzIwqmnTx/EeefHJblNi4xd
CNO8NT6V7/PwQkD/iYqkS35pk9Z1yxSxXHStfqrO8ev+U6MJl/YIvoARTrnr/2Y9+dQvUc3ybgoF
Dc/zwifmjKNcY0IPiVcm6g6/N6eA5/o1V7LhhpJaqp+vq6QvFwXglpA9jI4T4Iumyp18zZhpko7z
MWp8M0NvJH3XhgYP7LGZBAWWwFqDyFBW7ZgLETUKevai2qg+PLEw+hiGzx0Z38QOlI7r5kQ7f7C0
EBg6OJIB5wClCj5CzKboAteYVku5uZrFJ/0FFX1nlRahhnFbHTQhrWIANBOD4K+w4yOQ16mQB/hC
eOZC3QDa+MxMG77tP5T2G827CmDgoFA/nr0OgLtemET17It//5Rivo1x8QlbAMGxfwVp4aQB47ks
iPJ7urFUqk65RXzFbY/AahKHDbtot9sj7zdDx8wrliHMA/iGS88KSE9zRQmeqhNb1+wydX2I/yrV
YoOjPudpHxHonnpR9oFqVmqm+ljAZYnkT7GY+CMQOhr73eSbuIA74Nwv6JIza1v3c9KkRiVIpph0
TXSgaXJ30HVLYU+kR0chnVY+d6jxTwQnDHVS7+/fwhTdOV96n7QIjfFPZctMEKA0UI+CI0C2DGpY
U5K7iAlT/91nZ5KO23vfTyPL7DPrxxHSUSXsjM1aYBgVYMd3moGJAsVfig9u0dZYHcdMe3Nntuob
OQ0uiUKyrH6+Uy1H2fCbTLY0XGPay4Pev52xWC91sPQ08GMhqXFZAO28UItQW3W8CQ7aCwkH18mX
yITdp+2WbyVigH1maHoWIES8ozQWxWGIKIWeQnSp1cQbiz6AuilZg6TB+YdG+i1JwdjuzMhdoaYq
NY6okD/2eHzxOO6m1clEM3EceUcZnm4WRVRLgYYbdWQ6YKHIfY5FEmCqmoh5ZhD5H7B8znbhQ73L
wAT2W3CWjdtIPpZRxRECV2s+ZRd21P57F6sGryWjthFaQm3nYXqLeEUyvjyrS9KjNNo1rSUm7aPF
Kci4jGF8NKDC0cRowb12ueZhDK3+zDwAu5gck47f0QwoxHOQSGWrGTp1NIyDU9TKv5M8ZemdRgul
vB5qgc4If20GTTffeSn8elRSoKNpt/jF0TdKxNul8hkpV2aWGsubRbb927IyP1iGt5lr0qUpE4Zo
fGB1k9h7bb3d+1JWoXRZAFdrx3qfnVMU16xMshw7P9qryX867su7OK356IZdz/Lyw+AiK0vb8/j7
3+1KURxn4B22Ssv7z1eqbfId409LZWJDxvl4xYOnzHNrw4O8X1u5OaGo1Sr1EasL0pi3TJnDTFwS
bYjhWkITZzPFcD7UU5/VgM7h2Cv3h1sp7xzCwAkSF8GW7GkltGAai800atmFrBoZ/zBzPkKdtbsN
+u0EpYbv/wTR0SZGVza1Zj3NlPNNlMctZT6upuo+6uKOqVfY5cyoZEHDmyypLHKhRvmzu1aeZcNq
aYa3lX+hQz5c9ga/y027sxvxJGNc5831VHgi2uKJtiaVnlCbpDkHO04KKsCTYtKZgNk4KsLc5BgL
85bZj+DZfuJ9xJ1QadVcaMZIe2pzMpLs1oYv7FSAbN6BR9YPFn9u4kudFXq2x+MRwV4OVi4Wzn+9
f9VeoUXdbl7JGNuj8UbpBe7+O8SZXh8HAAxRvdWfzCBoxnEl4vW15AMS7i6mtnGAozrWDUiNhRBw
cm54tw371oWgIImpbYDgKl1m7qEAzz7wqXlTiucCWjYMKPQkF+KfY2rj+X1AoxRAWjGtcvASbmEM
A5ff+2unosnvOQ/2Du407c3DWzxA9duSo6r/aUOMoxCrnj5vAKOSex2fKsuXYB2XxQZuJOIuc/Ry
9cIcDbC0YPfeFtMPqHqxOzlJxCQmPWzLBruer1VhVGGZOn5WEDYPeF0Ze11OJksojmLNJKW2+AW0
DLsPc4nOBwUwFqOc2NuZyHVICVEaoySBVj2MG+HcHv2/7RMnmZXIh+tFI+SFi0e2TpQjKGZFCjnW
WQGlk0J6sjpEiWHOLcrTIAzUjVFXrE0QBHyxs0CZQcllRjFn3GX+xHoMeQ9PcQmsaJWbr6Vw4uwj
wldPGq23/xxWpZggrFuGHYbGipGHgWEkfosqZyF3J+ND67lwE/laKSsMI+ZRTWJkF3H7/WcTYfay
o/DeMKMgGL4mMF6RHdYXWzZbSNcXNFCekbX3hpFwjpJcRJULZm/6RtBFzjz6aZ/lK2wB6Ya6yEZ+
62AE69t7j6P35bYW2xWjvly9a7OQv+SE0rvng0/Q/9frUiTc1ecq0fokDbtUuLaeLr68s3/BskRM
MdBdoQC3VzLxIEW2i0BwG/PRQ84S3WCbgNRP+hVmTftM2Q2+i4dh0+R6yBlpJtqxe6Lw+6TEK5t6
8tFIPB1XPlWZBNGqo9onAi6o0f7CJaA4ziBTxY5swQft5qdJJeep5zKPgaxRTcDgoac0bf4It/md
f73Ipbx2mdyjC2VNERa36b1gFFFcQZdULIob2WAKtdl+NMiVhK0RfQA7OCTWRPEsV+/l5Iqk/SOI
PxHw7ZtdpLZkluB/tHfxhPEnZEYT12dQBK1C2ETOHa34XL0kKj2n4EcHHQcSiFo9curd8u7qg605
tZmy+/R8yeqtjSH7PyAQrcgJ9LVC+DRfDK9j2ylqKBb+GH/0IZj36/PpuVgZyby+CasnoA86FaIA
5kBa6x+xhQIlV8HkoqggWjQWO4VfP0fcmnZ7FOFFxX4GGQQLzc+IMQs5maF5MH5qnxcCqTzeGM3S
auLJkqhVu/ifGKTVdzWWGkPC2PjuKpsR656yNaQ+z1iKGa3dbafK5Cchi8l89TRPJuCtz531bdsv
D355bsAIyebzkFqXupjZRmmlWBZp7yDTOevlX6g68QPFWV/qQBT447a6PPavgct0DNpMq59wx6VM
lDzSmf+PHKpR+2QuV+k6K4b4thV5L5N08zwjDu2lFFa4pxswmohNP+N3afevUEnCI77brDI/59Je
/ePXH9kV3MEjskqsgRJC005QEn2xRAOBdbW8WeEWwArbPsTL1w2kKMKPfAdtIKnbCqxNTgnM+B5i
OZKfIQhtp92xk88hIYLRlXyX0yocm/ngDZhDUPTJLF8x3NlIVVdBlVRiEouO+Q7w7qLN51/tRHfA
ZOlW0r/jqb0za7Wq4I2E/W4vLdiAqOtbTTQR2KRnXGretj+ffpJYkvhYk9cIzvQR+vgSzl3jxuFN
fBsTZTx/LdOXIorA/pBpF4QjStEud6gX5zryCOUaBtYCLVCx9R/gHeNXEnJAFFHwZlOD7KprLi2I
/NsHhJmwi2qg1M3HpAS8VxAeXlOZR/DMZt/AimLoK8FdpDxrQsjS0FSlW4AQLhzmJZeMw6KgKveL
9VTR5gTKeRw5z6Y4OgSwRE1Ifz4rNTH9UFouCxxL7U3I2LC4azAEldYo6wQnIC1DKli/m3/dcN39
PqV/kYbeL5wJHAnRd3t+NBiPYX1RblUUUOCCRe3ZGBtCyEDj9HChY3fbRcCqJmubgA0v/5MFOQoa
9xEnIrSbdUDZ1qiOC0Rmxa8c8J9XGKmmSvPPbu2vSS4y1HVV0OYbKqjjLJF6V6WXw75BXjv746TI
NQmJTI9ETyidzwDwkMv6/JSwYIG8rDEgjnNh8LZt68Kb8yvShJYRcZQRbJBOUNWyU/foM9vkLJcD
kMX982szWLwtXiDuuuBQdsmiAa4zKmQlyJTRrJTQqOO3VoKZPsRwE4B06UaDtvmV9qDXHXDQpjaW
La9sj8fpDLZ3xU7+JJh9wp7Srfi72J8hbmWmdQF4Jnhf0N7El9A8x0Tm+m+xXAo0KtUFTi/2yLyD
IlUZ6dWl34J9rBOCzCckQvWL+43T4Li2i9Wgmf8I8/z0geAsfWssxPQfHvEty7DqX2LokfsnkzDR
GIw53sFe9YTkl/TlUAZiK/CzU/pM8j4aLicGNjmR8+b44aLdDw01QfZUdKP4UW+JXkrcp+FbFxIB
0X+5NfUAlrEeWnpPSniSdLTDo8AaVYPsPccc2/967KDLE0sUXb38bJALyD6H2WtUfyzFniZajYYJ
2i6Vyp/ER0vwUjA5cYOUub1QRbM7fQuaB0xgeP2WN9dJbbtF2/id1jpuxwmWHtFcQRBwoNnGcxcy
0fhP/EXWODe1A4SBTWZoa9/Kd39GztF+IZ1bCFuIyF2abauu2k2XPC0OuGcNJ1t8saTWyt1SSMmj
yin3gMLMvtwhFe9ckxKFNQtE/CQuqzPQjBF36j7X9ZDCJ5YcMdIovj+bYqNb1uwO7Uv806mwKh/7
s3kyY5Fm2oNH41QRMwD1cNRnQYgV3oWtrjXDFhDXrcAqVWgMQBKwn3JkYFPsJjncjssuhYWWmqm4
zNsHYR7t3EHPwAW1/kV5IuBLPJuoX2SXLAn++nP6IznIZ+SsA8rQN0UIyzPwM1SV9EJqljEnrVNF
0ckJ237xUzyE1RKoo+STuJl5gs17kcZvrR79ICw8DIDzvnqvjYzMqu5vqTyZRsm/CQiE0ZWeSxgO
tY0duuqdjAZgoTbFU/AMhVHIxSukVDeEfflgxG4/n366jWNhF16G8M7BSu61jlv1yQlQpzvJkf3c
ZUnqMksdYyFutRLVlvP+6vEBPEUayRoBD147FBdchzNxfPycmmY1uCMa8ObVh7rBK0rVXv3mwdYo
3ebaOOF89W9OdGVbz4Ji79iCVmkSNe1NiENNUQVdXnbS9C4xztIJHjTZl74ciyhw0Y07NSk0SChE
66MEwJc7T41GObyjjz6JyUVOCp3yCEy7Px6+YvEhFgt3TVgLkKPnsWhEIuCz9AiVPNRhh29Ho3j7
Gl6+8X3Lj7lacvCIE9zyCRbNz0q+KBRTNXAr+jWVjcs1Q6AmNnXh+OQc/y62I7vz13FiJz78zE+g
Ng/yBLCRhGVKvj23ik0oAIZsUchI3oCewMxA2T3EMZe/Cyp6Hh9AdaUfXuZ/1EmAPR5IA6iNkqAy
toI7u1RTfg5cjaGKBOk639QguueEZjkURuy3dQICbci65QyE3TivR4ZlFoz/dOW5iycoiHZzn7Cy
XFR8cDCxECD4D4/4KiApM6F70XKOtME4peGmGU7BmBI43THNLOPUYMjDGXMY58xRr+YS4BoXZBVN
KvAGHHqg4uDoTLuiyGLes8e1mb9TQkDwhsamdK14WcvQK+N8rnhzqEDnGK/9JaVm2fPA0Dm2r5GR
LpE4+fQ1+z+n3RHSTzH2f2DKJGj7WJLgRA9GMKKIP4t3NGnEsccOl/DpsZ/lZPnH1PJMBPXJWZfn
Yj423oe1uQ52rimEUeg8OS9//xil3yg/ZZeybYKPAn1u3VeFX9o30jxPrd/pEmSZZ4k8ebiokOdY
ZsJ4/FzKkZYZf7B4YOt4JA1c/Pzh7pcfUaob/FPES/bhprkyOas+gaTvIhHTDqd4fvpurAfw7uK8
KKKTquPTEiRLWx+L/BtFVLWVjTf5hXy6s6wNp5HSx7vN34qtWiMmMxLtlYCW7g53Eud5isRjEyMM
2SI3VQ9ry0yYF/xbCqzos3t/Jca+hh5aGpru1Ud3fiOqwz40CHpUSDPW5el0tSqvOECokscsUlOV
qqVulRXGG2KH5+j58BOZl9QF1UCoPTgNlPkX/4qWB3sKmaO9bn/ttHPLhzQlpG/wwBapT7be5zW2
R7kEuR3lfawZigO+HxIwwYuQynqtFmB4Fcwb5XZTDqpuaCFQ9Ffkd4aDLGbLnQXVhgo051yt/dUu
DRpSsx/Kzkv8wCWEWbX42m+8XdDpcwOeKYajcE44u79a4PRuBXbU0DrTouEt5FMxu+FcjzgGtvtD
G04FHzsfN3nFFA3Te9IIsPSK2Gg38qmhz7gPGsXKTxObM/ldEhYFcu7FAOO7kID5CMi5lpOXOHaO
gHMALMlHXW6E7nuw9A5WMdbaCrNXMzDZ9Xf5SJBQTzqFrQHZxlhVr0AcNnqhS1QTar3sdkEYl0Ge
3YjOqAqFwGNabV8y/+RbViJ1JrJ2oWzQmOcfZdVi/yY1Y5yd7uxcL9GOuomQosKOL9eLAzuQmkIx
3vfhPubbNDyUiJG/DLllhad0UYaMLFU7kkQgBRHz8i7DuYgU9qqUBiCv/Q/ZwtcJo5Zpuhp7S6Lf
/Wxmno+pNelS9lhoxbCU4eA5Qpnocpaj91+yIRlGlJ5A2JL3AUhQu2xuIdX7Yhlc3N8cN2u2pCYm
Wwh5NK+l3TbUjNjs3fKLHkGOceeTIGQCE8htTAgBtaUE1Yj7iBi4Efy4xPTPEtojhZEoz67zeB8W
1AX6XY+WpLzGILOEOVSrqZxtn5prxiNmcT/h6PsDe+osopM2dOMCWkcvXDvN/vlnu8uzV8hTVL+u
cfBBn/zNebjLVcA32RUW5XMOmrGY7akerOSSGRqw5P8FU2vyfJg5tpYBQALTvbSF0bLhNatLt+kr
j/bUkTq+Bh3N7rosTLVgEblXon6czD11GzfDHKyVvKmv6p7agmIRwMl6wJ3wwYZwuQyAThtANE9y
oVsLQXAyAToEfGKnqXlzMcrhZ3sDSZK4nmwpyMfuH+2X9SRL01ND1xmlz4QNwTaNxkP1kb9r17uh
w/jtWh+dgoyH/K65+XiOGrTnP5Tq1KY1wshUb2XKlw0omTe88IjvZb764pN1NQ62mCocRAfqCaVI
Sbbq+W8i93BFl+hEClW6OY/TYKAnjhUtb1w/fJtA4K2qxicYFT5l3AY8qurGsaKd7VUrlprrELfm
ySA3SqhSh7uCId9MqldbgUEX5AyoiFRV/zN3Tfstt6YybPeJEwV96r46LBWir+/jPBFljtVxJAAU
t84FwHFfHPAcL5+aQqLqCxQh6jEG3IwqKRXXPYYdDHsJcrHHW/wuldF5IHexjn4KDe8GK4WZexAq
NlKaibo9BvfMZ5ybnM1kVMEipga6CmWNXkEZducgw1ZXFFrYhNaSxP8Q3pF/IbXlzoTYXDy3GYiM
4QL4elhgvPGPvFoBk/4rA4QIK5BONWr1R8LrcY97KO5bg62sihJdjbHUIDtMGyBeOVpoJxAEXKVx
i123Y8ZUiArhwjzrujtDD9vGv+X4wO+DKPw0d/wUl3shUgzqgue9a8SVEfa0v6V2sNa63PerFBHt
8Fx97g8ZFucipY0fFyq1IBsnKMamLC7cVQ465FCswNAciOKgKQ3yjgp68Azl77U6NQbYSmMAbOTY
XSsMarIQGCKkNewFVLBTdbcK4TlR6SotqXiDyXzTpd6KC/S1nG6XLzoTlK1U5qaNmuM/z/UrGN3A
w8YztDpEcdQxiaN/gFUfzkmt/K1HueoRpaVQ386aX0bs7mgx908eC6nFyL3Atv0QryUnfgr1o+Sz
1A7z6DL1ff+6YD4ZceLxvDcuQPuCSAvFfpZX+S9Zl9CQNjLopTwwrXJjeYa08dCtaEMEPviQ6I9T
0Sl10ZmX3qExL3RmCJza3vplqrOT/OSWHWbIQYtVLEW/LrqU4UxKalXB/uelMRC2ceRIgk+NQBUK
K7A/XCh+SZI43zzmrduTzqSjsS5DdFAQGi8PmwgU4k/mPif+SfVQJ6JhnGv5YpfMquy2fvAdBZ8p
hXSweL+9puDnN2UcNUOVSYkmnpeoA7nKVVr4IbNyJb7VvVtzkM/P3fPp1XHQZfts4dyCXZBPQv21
Dz4+Xr7oD3PN1/7j01UZ6x7CGotALG5dw6SIvk3XwxQAfn12WDn4fI668rZQBx84YcKwA1h0UTYF
McHFaAtNN8xJ02mlbgddkm7KulzsMBGXccoTMfTzAWR3LQxl/5OcVXKz9rUylQt3jDA5vYi37NuS
lhYhEOIvU1g8tIy0rGO+EieQNMT6rUkNz6Gb2sR6RQ0JzFbx5t6x6kdWwgSVhSOa+KXlMXz+6Kor
5mP7OBg1s5HCuuV2z1cdC+5o0S/wwQjlUu0fWrFUihKb5sNcv1JGmDAcrnA6yZ55tVLcQdWWDf8C
m6xw/D60gJOHmUXNmnkN90hbMLh5kS2Kj1sgHLJCa4R69lqMB/W68UehjVXK8IlT9Ss1m63Epj5U
0d3Co5lJU+N/oD/rHfJmLF/sI+LpXHiC+n1fI7N/+IVnV0uaCJxrFfAle4lACrg1It3nZNyeqqF1
uiaJWnkv+tQnFPaSi9B5WpAgxIfsv9FLdaFFPaDOUk7kOnoBGsUhwYpSs/Ziw4eQ2ucLuiISXwGP
07x2PCOGNialcR00IS13zdRZEC7/TKYpS6hWfN3K3TpVAXrHxg/ElWNgdWTpH9pFxW+XTOgRtnth
nYahVBlPVfl/fsm+WxN0fy12kY7PfnWohFr+zaIgGu4GzOTjOYY/uiD2EtjsOdVqWMz/XkPDMlri
rauanO1v/Z9mUv96KYyTuYn6cb8P/q4TcwPNypXHQPN4Vvie4pkPa8uAr4ZFv7Tt0m080+wuagpT
qsVKiV20mfyllZJZ3vOQ0H89EDt+c9pk++KyP0XE4dU+PZB75rEcLnQhDs8+n2tDSlLB2j258yhN
mp3ASVn9OMKsN8qgZYfVjwzn4TisjwIXDf1B4zvm6bXxmDPjI+WmZcOwVTbJMc5El6Xtbzmq4EYF
9jlOtxqEkPuaB4Ob6CC0IIEM780OaQSbSmpxMWWJuQkjEYMXOxm9CNn+5pDRJBVHALHE/nKVlpx4
e+i6BSYIRmcrVFGVzJp1WB5sqzuCBsdnhQKatr74Y/hdoW1uRL/wvsP5vC4mP5mHI+h3nwQbh8P7
QHLjNpHe3+c0PIWL9uVTd1Re2sZHFtr9bzFo1TndwoF5UKZcpc/uAM59NxT9kHWIgItn7RuxX1k9
yFOqLo75h33YqLNeboWbpLV05OAbOGEwNP5LcxUyrn6qunYFEi/l6BwTvBwqZ3V0TuQX/xDQP2xb
w6fm9jaCzlBCC5nRzlqQhyhjFfcmTk7R9aeMMWZGvb9riklUEWIMAW9RIAO2LLDqO6hHr5N7mTL3
WcKKRa4bMd2CLOmLBV0oUEnFPwuEKg9NlJiTO++DJaW0lRdu0MhXWFqeCGoxHmyw861UOoAgVkAY
GQ6gTRnVJGOrQM88czWwxFvgh37a5MGjSJqqwqg7HawpvZnmeTDQ4atUBnrAACkFO0tlFY/i+m3v
qtdQk7RVQ5Hyl7zE0O6zXspbs5ea2+ur+D+LTym0b7y6Sijp0w6mDNAXO3A4gatd9QTMxoSdDTmL
qtC9U6fRPvs2J/B886zEC5BIDA2uq7zklOqSSM0CrP14i8415RktxCXXhbHNhyWf9D8ikuJf0qT+
1r2lFiSp7rvBGMpLPSSd051ZGRypInuCe7JaEdEGvFsAwaibbtJn0g3RaJXYWNFdKIqjXt16fBI3
ReW+FYAlOT5vRJ8ta3dNyW7y5TPFL67u87KraUvg3bOWtDoPif8q+vFmJgu5/StQb0BAhpzX9J5b
WCzzrN2QIu/jZRpckSEmPenQvZE559tOCZ9HNjwmBRi5kN+/g96IyZbNXMBDNhR10rkFocisKEMl
JlY4ijfBYOlYAHxGhQQl3DaKBjYm6v+F4it+EGgcojpEzZGyV2Iv7ihmbUeUY7RbmFn+BdKJXk2t
abGcTsAKXXMH7e22N/Z7YdlkDS7zG1SzuV3FVj5T4hLwPch2WVbEQPewV64eG5LqUBoPAFb6Z5cz
1FetoUQI8LMDj9BULEN/jryETd2i8hQU70W5DjwP0l840YN3vYgE7MxG8nfU2DV+j7pUhA8EDbAL
CPJhiTLnu/24VKACsqhwJlilVBfT0g0J6JrFR2aiiQ3yzkhhVKByTlM+CNWWV+Sm66set6EAWY98
sF+/oFdMD4/vtRVEBSxmzIPQFy1sED51Q+WZspP9RMr0N4+Zr+py3lxzzc8jcvo/b6CAd+niku9+
EF1cmGzK5KF0PwWAEquT7R7Bf1dVUb8JBinoA0Fcs5yH5yqIqes01FfPssinYE1CMxQJ9Pn4jH6N
9bBsAHuae6ZJq1qHWecxZaSWTWwws9B0M3sLh/A6ksyi9DIcZdZVFK9xB+YwrVbwRjCmSB/6n0XJ
78GUjeQIQQFFydVAe0KKrUmuy74NiykbWgIW1m/WzKqjFNv+MurhaLSjfdlNKubAkojtX5dVhxkY
YEXX5hZYlENfHmIt4Lf5JGRlf+FDA0yxcTV++mhZEo/d0p0CjmeLSkEIeupEh5z/Vd3WhJRGGcPT
vrEzI9WmeKWqRvhnw/lm1w0fQdS23anBdb6IcNmJ9GV4GMGmZnh/feYWPCqrvyKQrGuQTHdsYwQ1
/8yebkBsIpx87JdIB0qD5290Xw2YGhX3FTwBVkFIumfc0QnKeFg4Sv+tvdfoDcdQ2VTxkSbu3RFn
tw237S6rXIteAIrO/wOvmxlxI2Y2O7Yim74hHyDD0EZBVZ8tfqp7YDTB4qkxPzeWzUCxEKbcVj1t
dFXm6enGNsW5F8IGAV7uxEMps/YnSQNL68cwxWWj7ZU66MmCCGNDphAelygvaxw7boO7VLkK08r0
S+CXrRN6wLrhBMk50u076xlf73Hon1R+VAG5k5oZdDJ67nezW+HCt0rYZeLyxNhJ0axdlSYQq63f
8MvkH28pXzmEUJJCOF4frazrfOnytI23pCYsGxzQbvumfpUVoB2FiPuGluxSgrcTwKyHQONSODYm
Gu/YGH0F1EJut5YoJuw8JiVgHHDqyvhKKbJ3NHpwTo1lQBbdux5ApS3Tei6IfyGrYT9RcDFZ1Apj
I1kR7D0u+o1nbNkcrc/DRJ+vfOUkbfhwAZLL63MlSaRzKMtBxyOU+SxHlsLCaa784UBbSmNh/i3w
IakMHTxBdzrB11qiatXKApW7K4P+Z0hfjtYCa0i/zNv7wdo8OoTzR3HNnC7VrdmFMamWH0S6GDpF
WK7pi98xiMueHv1CM+YwwhvZHtQGEMAsqb4Bj9e1TCQJ6DayEyig/7JCC4npGC9UalyQN3bECWCR
chNlEqYOjMUgujTnBM4PhMQkCZs+cQUB/z1UYUNeztIU3J3fxAX/54su+ovf3BE5sg0FMqjrvbz4
yhOzByu34smBI5BQzJ8bNlfLl+wVWkwX474zPSs4zIYap73aehIzHo20BqrASAtdVyBLTKjaxlYi
2i98LEItwcKHhB7Y3OdS7yGGksVjzhwjBtAO0+Uxnz3S5w6j3hte1JAzQN2AgIG1r0lZM0Eib6h1
W3Zr49mq3t2WCjxEKmgGL23J/UoKeX096Nczl8FVT6dhTeiddZKTRQyGamnM0RCdKaSUxnJ78Dpb
Jb9izTKDG/TxrRt3vgq8csdM74QEVFf/3koUcDya2/QdGZv+mLR0XNHnj181mFf9a3etxMmKuxd6
dq0fYOsiOMir/C7sjtsZJV6U1pFp67WYiLNjGcnnFr3+iOURDLkjvcNgFkuT+UVoh0sgx+l5eAUj
oLIw8YTT6jlOGVKxKJBWxeft647NcyC4Oh1J7W1cApRHAYEZTqNdO0wajtp5Ztl/kJg9MaXc80/c
rsPdaUaslIBKxRX6cX6neCboBQPABXlWxELZ9oagggbHHqffSgi+OvJ1GqdfPjpeVapsZuZuo6xi
wickjLV5ss+YDgZdLLgeqtOSfd17jTVgHdi4lpj9f+A4EAGEwP3Fj7HmTXy5sXvlZlI2eM8+6FY3
Dw/y0OOM7JEdJL5i1uiJul8UWyUuOuEG06YPF1Yo5J0mpt6OPd2vIGqMdFjWUYU3ILEKgM460P/T
dSlpMXh7dR4uZnVt19UZS1MkDsieJzW06GtYHSSXlFVcSJRpczy6cCRBe42O4Zlr8G7vsj3RRRFQ
t4I3XTHXWVh45WGpuvLAibeCLsbnbj6AW38Zw/UFjxNQFJohoCC4rTAFk+pKGKRXPqMe/Apjy0PF
jNCqU9mod6l0IdkKFxfylaXwmZrhshobQ1LxxXdBRZu31WszKoNLjYXUidogT8uuAvyiltGCS4eh
V9kBqukBSv+naCvHDzYKITXs92vLYOQBiqPDbnaD2wZHrymBRvuIzWsl8juoudHzhdum4kS+y6jD
4Uj8T11/GFjfPNzXFxhloPJZfvBDX/1BkXOcV8MJyypCDfbpkOF3wsM+jSDLGgdaFlPXuUKiha0U
uxR8ws1kDvkOmk3Mx4aSeQkDdbntPtaIEbLgZy95JDBxdfyULAR1nVh+h5lUgkul8AEiIgWrKhHI
keUANGj3QuOpWw0gTfoOEO168lhV3683msEeJxIyHLtoa5k64yvRMSw5015BGnI/chQH182S/RQQ
yDwle7I64nIv0MN2jK8BheJkLxc5dp7buhY1NtQvXqjDPDH3a/xe+/i6NSPky/FtxVeKHmZlqfDG
ocDN8SXCYUSC1XFnrbKqZuBtsxNM2Md2Pv3KHajzXDA5OEg8TJCKCg4dU2yRWGByuR1xGR1+IbtU
UOuldgGSvxrFLAIa0kwI2dln2PhrPzs9O6Dben8D5sM2kMWBYmbCBNI5C1TZ71QC2kO8UHZ+DAdU
Vjzoh12eqrV3OYiBuRH1NBOB/2MPghGcNI0OsLrvqknMaitZqd0FQaWniDPyHgd3a/RRLgqUBJqS
K4ibr57gQ3JUF/Or/Caf5dKUr4O2nx6SKmPwCkmqTkBuQR/SmMisz+2roc7OXns6bkzhE6jlmGtV
+pQ8YiDajI7XIphHr0LSiXPCe8YjWUgqLE1s+HflYNvS1Fd1SbF3x1ioYxA9v9pDG3BhE9YFztEH
bkkZZt2FwonJBewNm21vLDRhBOni30ONxi5m5Q9S+1h/q5XEaEjoUhbmcOt+5VNC41wdo+IYkGCd
yUndW+N9IFOEyFrBCHzNF75TT/5gL+7MUAZVSpkq9biRmE+BW0xcRSiUYeMkPPg6yzdKFiO4TYzO
biKg8SpchTjOq+619OUTrhvLuCHpNXvwLbkCTC32V5FvtsUYayXA+z0t1uW3G+qg277OFydmy1Xs
uH+B/NMjNRmvuPykOmPbM97JLMUnVHxyfSgwRBI7oM+GNTR7r4ri3rxI9uB+BqNWBgBp22F9zCP3
ub1Q00JPgvW6mZZ0W/DYJhVpnW48e/ltfRplWhlPTHVEndVHc9ldBn55/kXf6MY6eAwxS9f7o67S
GACp35UG1nTlWrUE8qQXKDScBKUEvt6X1gmeujdtrs+9pwjDpKwhIl7P86jSNqghdXCEGTKnqQgF
SjVOODLTxndF6ulrGAgWulna8KmZ0yCZASSkfR+MRbRpumwubL6lxs103qODQUxU7P/5/NLnPWcF
xNT0GbwGNTFUJuwFSbRFY2SlqUBuXTsarVP/Zqz9k4rCjp/8a/o0cUG58pJfVcinK0HJUTF31nS5
77Ji5iTA2Jcog1Y2M4/+YJRRwF6gIKSImoC5OgyxxjlScEHBqpxR9YFecaNBVWwoJtK/cz6y7fZg
458xBWPfG0fHf3ZXgAXjjtL/ii3zCS/9qSnLCNi8E2WoUGe3hAL6FfByMX7FUre9vnOYQhUCOuRP
ssLawk2tuH8I0eIl/yjimaQE0hZjX1RNmFi68LV+SC8g4W+LntLDVd6Q3IHzBlRZV9RFOKBq5+0I
BdYO0SvIAjnfrV0r+y3UYbe3WdMZ5drGhkFr+EwEX5JM1JQzM1iwXRc7ORrKyw85+qG5OkwXvjge
4LDmbYUjkpEGfuLXe/rFz8IsC7OWstKSzugtAvcOGsxjuPe+P8TdT2roBOYOLPRgqrMFNxcOEUpG
Oy7Qhbt9dDmQfs2szk3ljcLpVh4aDIpCNt8+B7qCi8Ts1RcVx+zbVPWZH9BPwR5wbP3GGbMBMrwQ
r6+3a++GG71sqEzmJWpOkNJVjP2iyaTOfpgtko0TLBnGHRovRF21DmEqbOAKBNsx8elLu8/FWF8Q
q9w0MtNjEa8TiwQ9/Pac6av1pTr9QlztUAQPD3e+5VE1wVxgWCFby+Z90sRRN9zUfve6PJdYSTTo
6AD+RQp0AcNcJKLYASEaQU98AqNC/vjYLQV6fumZtl5TI88fwWKlfhwxAgYS5vhFw0RJverV/zMb
Yh9RLFhSEUOyBeSMmQRvHDHoiI3AX6MUw5IptgXc0MsghK6WmQjSIHPkyRK2yBylnVjXrnKnyzzY
Spb9Y425hFSak/Ij1A7/YIA1O5tueTgXJ84mnk79yFxvzpal6XjkX6UeBT2NRx3eb0LvL0rzFM7I
AR/1SQlMLo1EhLvnRxon0AOLiElDp9zaHSfKZiwP3ZbJyswSbjepWwy+ztXJilLz8rXTlMkygFXc
3DRdFYh7Rl5s0NR+oKO4Uvv+9D0zE56awykDn7SMyA5i4q21Gp3Q2oRI6clwL0Dtuac1BeKtFVKj
C9VYzlckPQ3+8mYhhc7GciI9pWKkZRZ0uWushy0iUL9951ZQKOUUEWQUuexk5xKXAlLrqNPLkQIB
j0abUpcZI321FPo7v/299auV/eDkrShhHA/oJ9T7DZ/yIJMYIDHYXXPqaazySYLPaeF3oWkSnE9A
3XeCkh4HDmimhXeRLbAKoI1EEoxa2V32IjqKbzPRMRqCY4aXAh7O66MQO0ckD8DHvF1itVo06FLE
K00N9AfQDq/4hgbLAOJSGadv2IyEpdQiruqvPPHQuHxhg4WVA3S46MI6tf1YSztieSjYuGOO5Boo
gEDv7uPJGfKtV5j/d/L9EtiBiXnZCkJnu/ex3rbVH8LfJMDeUdHQEQzzDrqba6DVIGwP9LYyWKwK
LZuHnqjbI+vRQ+/Loi/X3u5BP9dfHhjYKfJIOwHpKrqTFH2OczW4aoZtJ9u/xL+vArYUikL6pJVa
1R5vixhBTvwzVzdg29HjpNCfGgLOUBShh4OwzMex9ZONNQHuZjwln/ztm6TELKYB3qXGu4ab5BBc
oFDnvacI78kU45H3eZXwcEKav52przvjNNKHCJu72M6Sg2MNmVsOsNgGnHgJVvWblj8UEoCIM2Mi
5lVtjoJJkoha58UVgExJMV9cV0CScVA1Q5bM989Auh0rEHChxcbwvA0YSed1EWYCzHxoV1qXKwuc
OhKU4rV8NRZkZT9Y3XHZPQkvLom1jsigiWz5nWZu/k+Pj4MFcxxpu9WFyaEORKj+yVen5KASWCg5
NdfDbLGTFay8IwC3TTyrPNFFfAxF47QFrj1an0D1O5GLzVPgtN+WDq+SeFp4bC8zOfC2uW2nng7M
xla4xb/0WNRW+uQGuEU+9ts38gpViImVE+ywUKybU4Z7k8PrzDv8Gh1ih+Y8tYBidSiRbHLirKob
ooWKXYlQorEZKFKwwM6xjLuEfx6PXY/EotMr8JTHgglKfe8myjlVYoJg4QqHMEkOYCx4wHgZmXmX
CGyGdEQzFS7SvXDRnKsiShRrh2oQlXywctb6WCOscuIFK4O8VePn+QAw6oiMdCN6kediYkwf2/Z0
IlcQTvwxCFxsxZC7VJ9B5bYwpP73RxSKo3CDOPGLi9G/iFqjbtfd9q84+LyWgqZ2lTjpFTj3TDzh
zVO8yZRFmiPeQsZMrG6nioG9d5aXOBjqEEcz3umkEzV7oKXFuizy6VL9DmSHgtXFcs9FnXtSm/tz
8YbYT9U+Tm8Sr2+XIvhP8FS4WOiSAYQ+T7XkJZ+0vBSXHrucf5odwnTWPpDxT9A0sIMIKfppCiqu
oijE1nTZfJ8YanP2sQWe3EWMVUvZ+wTwsmxMIWn8g5sX37ix7xTQrr0w2gY7ygMoCBT9g6/rqLW7
u5HuoZFhbn4uxTdqfcNnWlggooG7g2wt+b52TEbI5lun4s/YJy/ZrSYLHoNFt8UvHJmS0vDIAI9c
uDc6WU3roNM4cXh3+Nx6rI2ch1jSPmVIxHv5mVqzkGronV6X1d+7ZxYO2p+C/G007LLdeJ9iS6hs
MY536eW+gZ9YecbFRKc7d1HgTNhgFtUHbd+fQw750CjnjxA3BnhtjqSmqtwEUB3erayKQ0WQm0HV
Q2Rf1kHQdCAH54pWBVU/nb7n/NNCpZNo7neNC+A5DNt4LLbl1Y63qFGK94gu234LlykhQPhRd7o2
uiH3Oa0L+ZcyT9x6uMKKbFw4qIe/Rcd+TcT91GQFocKa/zWJwh37ZNDCMIihZGdM5mxBNAux6VnT
G0vcYnru+lv0lgWOIg4RjwyLOVbDi7CHixjm5oFLHWINhmEFuYimum6R9zN5gi/H9cip0kxHvj+K
WAbVKubfVoNuVGnfnqZ31VhPADZftYEaYJU2bP8FqEYzOy/rlbTBZCHPAI1QSOl0OER9Np6SZY3s
cqjqaeE7HVp/NEuJsjNHa760/xgOTH+/vxwZPXZARiOh5SlV+nPoeY60Y2kDlYc1YWMfT/j644S5
W29TUElq6Iqki1shvwywfuQsytivwSfWok4r4fRj+L7hBatRK+EYK1ptynb5uTuS+opYo8xqdtJG
RHtlDbtBW2W/sfVXDAhmjFOdsju6GMCR5++4d5c/5qAZwodoAZQkSspsdGPLROz4n/uEOaY69/Kp
m4sIaZpk4QXRMvtEmfo32B7woN1BKGnn4MD7Mmxov2cDI3hb9cAaVnYlq7Hx2PrYw1hFfW0XUh4m
QPP/hnJXAXxoYeVNEGieP9+DpvC+3WFQ8D9zXfAk7ScJVPh5ZQGWExsz+JLoopcPDHXTg8PP6LeV
UkXM4S3DBr+KDKr48GSXxVg00uPlM/4NubpZJRn4JyLxJufwfB2JVjGDe5aIeQXMSpkFK3UuRKCf
3ohFBLiQPR7g1DHrQ2/lNOxFF6sD2koLZI3j0HyXzXexzR40LEwpJ/bMZ0Gz8fJuCwn2BvxRBg40
QniyOcq/rKRrdhducxg6m97Rb/G449MjCy7c8TM97JuzGt6W4pFqgTVCh42DqoIzMJCLa+PffnzJ
I4WDnHhZZigDZGKHMBdoUp1Pupbi0NnNy+c0bmFO+dMwGZNcx8T2EbCHUgRly2Scy9HAHHrShP98
hRW9HRqIjlUU3pl1qGsGhiQju85TqmVHT0A+vBKokOrCK8PBBXNwuLw5ODYZoEblHF3woZs0eefY
NWYWholUSFWAbYsaBx3qAjGKTHkgAQt6G6kSzl2cOTdUXdbGwOT6cTLKkd7QdWFovecAD1dPN5bk
tn2I5Rb/iTwSWO3k7f+h7MkJ6t4ErriiYGYQQikGvtZ2Q+X7UnYGAiPt0qJGwDv4U5mXZt7byZzc
HhaULEmtBJTCFOgf7gYwe71uvEpSWiykHWjIHsrAXEHx2DgAqpWNmOo8NB1Psk3q42qiv7eAySak
UBZ4FGH3RHl0JKFFybz67EX5MM+a2bPX4ju97JZ/08Trko2LiYKsG4zYMlkUXUA5uEv/qQw37iHo
ShETP1wSp2N0ISs0efjH763yn59oP4U5HvrFCzCOhauzC2G+8gqyefoDa/m5J2HbtRyQ2dh6bb11
37Z8j3pHJ/ZdKCaeI8Onflz3y3/r68KHlIhfLKasJwRoxM9qXU4Vl6aazSnnZCbHNKBmgFliXRpQ
T5Z1eG7iqRJ+C/AJMy6miwbdsf1eHq9lj9gv4HWE2vqA1pB66CSBw+bKwgQCkKqdVHrqF4KGPHX7
qxQfkQeG5PUQ6Z0QFEGE5azcMt+gtRSa3B0XKQqCKRN4dg6BxTa/yr9zvqRMmeLpQqwC04BU29su
NJOfRwxi0UfUIBmDJ+tmnLMX5kX3jE4Y23nOVCkw0KSiW/jhEJIKEJiltuBq3rDC0oE0rMtl83Xk
sSGc6q7CSTnOSR8fPLpMYP7Z3lYDutJDBBMEkN5MSLhhbQasq2INMlXdboDErtnLl5TiOVQluDPN
mjQf2S7liS87s59AaTOP8fTsSoNhlPnL6ZyDBkQF5eY+nt3ygUqygvzZf9sKOHRwdgpOCQmqdVlm
4yEguNNdiH/TVKmQ58Ea8xGBo+PWTELwbAR2bDGZENa/BvGvVL+tljN9boedSukMbVqA/2BLitlz
pW9wUYAuLP4U31cFaMYe9Bl+Tfpg4nE47h8N9z7HeQ4/IajW0aaoFzcmydBYRb5qMvSTUwHX27Qu
6JMWQJUL06/UtcusNEmGjzshPKL6lXfI6xoxuh4zRQG4OP7adhXZVZ3sBQDRccnSIVPV9hFTjK1f
sst2pIfSe+FAfq5illfs/OVRRBVL6q39LimRJ3pL/UYN9bqPdeJJxF6kdf5t/Af/WKk/fZXUkzdw
KcUev/YtaPaM+dQzp64aU5KDxekPgakLCIPxk5TATVRTLoDlnZCuMA23yMfvOowUo+g/1YokvYHk
NkE2Js/lnXRwZ/8ud89QgcoRCCn4d8fObmxnvYjvhehdu1VvOhD8FpMqmp1ZkO5kmyPQmbqTdm2p
KUgoEv72jbCX4otjpZCCC0ZINBrGVZ6hSimcLuX2wz/mz196JWT7zkq/xVT9y+J1WuzLpvZweJ4Z
U5rCfzEi1Uykferlgti6PURRg9CaBsI/qAAaeKWIgzuigg4fJaVGMWze4xCxeuNvoQxdUGXww9Tm
/wUCDN3AGgwyS5fy5QRTfwBnaxotKaEo8btWYHB9yNhKKlr5bsZye962rHowu7ROIh2Ep3MzMBXd
kcJD0aN4uxbmpr4v94c6L5qPUakvNWWoGA6CKHcGF955/GaTvQqqPDYuqAxPq5fIS742YRRZwXg4
PG3KTHAwYEJF698sjRu31RsoO1nHE48/JDH+6iVN5gLFrU3OY/CFvyBbTuufhsu8aiYQA7KEcFPB
xAYRG0bjlVSJWQg+uPHINYJdtFf73la1VZJiBiYE/hi4uj6+99O0BaCFAKQpGNyEGzLxFZH5SiOI
vpXCnaj07vWp3vCicbjr1zrFxc19V5MBMl0Svvm+KB42srdJN0RgEjGCyHrs7zI4HE9GgsGCbYnG
+eT4jU6m2bPTh3+pP9KZzSF0u0NgZrXIMcWGSacXhUqG3fyCsMaADP3gSSE9d6aPln412HC7TY96
UX9Mz5ucNxhltat20hNf1Jex9Q1hq6iKsGooCWtK3+KyiN4rDx/jXMV3INq7JvnQn5OtM4bVQ2ol
oSEWW/gSNFLl82hoexl8GoqeScqLkasSKs39lGBef/IXturC53PMnvv1X00VRpUD6j1+VaLrCRPl
yokFnxOfWGkqNysR/fe+qvWGM56OBlnAljVcaBAECz2kKayqblboZVJQtZRXhlhwZNkXM49EQ/r9
LDst2DKCkV33LKfFayTCLgusmagUQk9o8X5S3EEGrnvyjXVDAqxE9dmVyUj5EekJ4FImVNYhhlh1
2XQlJ25+/8O1r16JW8VwZ+M9yF03LyjJ3uKDU7G0kulBaePUsxTllrE8+ZEh/3QKpYhwS3IPl18N
BtHkEM9ZJ7iAFCpXL/dL544w940ACBJQJSCLeedgFvuuQMgbVFXbcSFbbDMjkm7+tnnXLOjzll0B
E+OsvkRXo71CJiJDEIXuYdvI0O8qXuTxyJmrQI7G/A6ME2p7hQaUlvCpBIaXrA/rurPsXI1Gn0ns
xMFfCUom9oIpTTK/PthTrJ38ZdlrOWBGl9w5Ribca9DznUKWHZU/+oJBCa+vPTeUFRlfp2w6RTbL
b4OiDep5F7rLR1VudP0NILYAtwktPHzZ/285OSn6iSRRvZ19mr7LQ1O97HF4eyUr8O4HLyG53/YS
dTmZHN2+fAPZ8EtmPnqHpxF8vKhZCEDD1DnopGoM63jAmnn62DvpvHY56WkGtPImKGpc/NmODVS4
iluWelA0tBSKzgp53E0bbT3vXMTOJaUmbZaXbR++V4SqQwifaQqmOtBL0k+3CnzFHKKacJI4CRsI
EjBp7A4ss/lQIT7msd/zCIQFnQr5b5xS1E8drepM3ySquJ1/GZrnJggY2SpESRSd5GBx+ov0emG0
FdS4eqRIJKN9ARrW+NVmmx9f/F1JpBpGsaQszNEUJJSfbu0ihtS4XoJdFxRVK7xTeTXhWQaZyrPg
xNL+OXQr1I1VmX8bE+QKkkcaQByncLaK9Tgq22b5bt6zEFQf9NaM4bUSsa5heumiNoTlwXBO2dXC
BsWLBDq+Y4vb7dF1i1ACw2RTXhNop6OjA19eo8BakJCTiQmWaaSHk+ngzCtv5bE2GRH8vZADUWk6
WjoUFbS24yq9LSX984dhcEvAE0UIugJJEtUkHivuFpocOsANoaNKyIZh2z9bdHDeTBFKCQJyokIH
Y2iZGC6r/8K6kcjCTMCvJxinSicJvDcs5uo/acSugItnS7+zxMSC4bPGRTooQM/5EGZN1kmvwq2W
hpbftQLF2trOqVUE+YwtJLLX+NlEMW9q6pdLIO3jKEggj2XuD46aGg/Y7VRZYM6FxnEr7mBe4AmR
YlYQlw7y45SQZ94FwEACW/NSorJ+1TUtLXVXOP5O7fkSVNOPikVPssDAy86fbmLLGt0BynTDgaE/
JRkPTVsNbwTA0/K2RqBUhZW17S7JwaqKL/jAUcvEF4SwX/COAxj7I2dEe3X1JwEAJl+wwjCjGOzN
1H58NBN82RyYuwkLNt8B20KE2IewuGb63F0qlts6acxgkr80TFxf1ttFo+DXuYjyeqHe+SBy/jNd
9d8TupoGca/jfPEaboMaI12j24axUs/Fc2TjrFhiMpQ7FNrYVXu1x6xLSIWfgOlXuImY16q+9RtI
fdjc6nzh/1CN2TXMXBI/thf3M6Twbs39qPNIB4hfXYSIkMc4QT1oiIy5VuFzmXQHktAjsfLs7F3T
IZgQSbSZE9qpKNLYAG9yfIvZS7W04nBq9G34oWTgg7ZUOowS/jucTROyc53ZeYAFDOuh5wDMsnEX
90JWMw+LKljbCxmSvCcGXIr3nMcA/XAAoJfEDTJAyG9pWza9lIsSoCQOXRTJmZAp7vyhcp2SfVWH
XqVmJ0/IPr9zaFuDhTeO+Z9vBb0X78ZdTEyqE6o4nmiYNkDlH5a4l+kdow17+g3sSxTp6fsxE6zG
LJZd1uaRn1q2vJDL4hbPR7sWtkdr9FbMEhhz1HMQkJ35tq7ijQlBf9FVJQ7BBTwpGch9NCICf43P
TwSyVA9LeItndU7auAghKzyRFpeA300xzaHHAv0IaMYujynOpObaaG8ly9Ty7KCiC2nKwdsi/FGh
fz2EYejskGs+O6sFopmcIAggyDjgulM2HfhESNwUw2wFxylLfTeE8moZwf+f5KlQrBH/7JCTfSWj
zfa2phGHV0CsL3MTdu29R4b1LrQHEzqBx8TyMWqqhUfdNZjsX/UapzbcAm577VdHTwjtdt8pLXZ/
PDm3Fev2FnHHqvVbZMiZSgJh5Eui0bMfFV0ac64JParN7hMno7yAjgdxEVGq7lU9KfUAWLjwJppt
o2kB5YdDjJrNuj1Aq5ArSTXi6JMYJ66PC8d9qxCDwY5s/YYg40qyy6iKEB1YoDMIXsI6lIN4Cr8A
0iCNtqkrHLfY1hvkLAjuM8X0Zygaqt9QUeMy7dm0NUixedy+k2PIBxKU/GrnwWP1jO4J+pJviweN
OXbPj2ZgfnHaXxn+6NVpu4xNJUnwx+6kts3hIjOwOCXK8E4v0p7hfd95O8GHysJkBfnY+5FOsslZ
vTabB3gABCuwHbAbiGB5uwbh68lr4nOcycJW5+5OW0WrssTHBOcdfIUQlJ4o56tjwIqsDO/wV96c
vsk4l1akx2mKz2VhPB9xQoMwIXUKyOot+2mc0qaCPUZCg23d7wR6zviJbXB2uQWi+WAkCoaU1y8I
Oew6s8zIiMHIRp7ut7eOWQI+vOXLvyQO0VoIFbeXjdHHJdXecSp/1MmKNIqnEvJbd9lE9tfVV7BP
4/4KHlGRP0aaT1CJ43EZq6DtPLpHaQb7V2lNJ9NHAYCU1i3vWa74r1GA8WM4pBCMJBk6aWntoAF2
x86BWPiv68n0TOuS9RYvo48/RkTsJSqiaAvaCk47wx8g3tBYNY3YKlqi6MzfWqdhEsryLxAkdxnm
SPzn4SswB7C2UBcpu2wtmB4S1nkSSRFB7yC383n8xSBE2J9HShOSknEVqbiiYAqTrRCmMrLBUF3R
TQ1plYdN5r9CkI8lMs94lXub4gn+U/b0m6MR17IpwoPg1zGzUl5Omlc82mpcPI0KuMCrx4s2250h
7Z3Jy6LtvfVIgBIDR5JB7XQkSeg5r7XCexkLW5XU5kkmm9v04TbFxdL+KaFZPoO70Z6a7XI78oMo
U8qdGVqA/LAqdYySiyffU/2n9nMCvret6ni74yFuXBbgMFMisXBRyy3IxPF6+UkwYJZA9xnuakvp
HvZaJUue2iz2s0HRcHZKgPZnR8BLzIK5arDyv4FSQD0RpyrxrvzeHk8piL/n0wJi7dw/E3uz6RCC
g4ZmueJhzqFdi/nLI+GWFIR0FqDNaAy8cA0EjyJMKULUjBRNbSUpuEQ1PvpMp4CeNYpabFiW5Rta
ZmeEAhB+KxijbzzrH5Y3z6BygZDRQ3MNymgeFIfwRp3Wt8gRgRrmEnNcXEadxHnS6rP+lqB/FtG6
b3CwZCUagnCuWFsFKByDUT3Ay/EiAl/WcTccZKJLYo2au96I2rjQSCtTB6DCQAKUboo0zuJPb3fL
IVl+KOYkreITZkXy1PoiKTYQQ/37wK37OR/rvqGNnu1Wc15nlo2vLnSamy3YXyrCAYbpSVEHDxgB
85hD8t+uQkC2//Yy5eS3IHx0rHr5YHIZG3S4b5/f7juL06+YprEmi433naIiUfYoGEoG0N+Wu+Lp
UCATiym1hoONEvXiFsyv8s1NhFbPyfpF+7o8TEjmFzb2m6BzT7cnuSJ9o9m4P2Wjbs++ig6doX4M
IkbbeMwhZBG/g9gvXgpRWEPciZu+v1oMQeT6jw5JvYE20uzpJjnxCZSGCvzXg+z0m4jcpJCX4EpE
IO/N49uINWLqW5d2IyNS9LH9T179wy1NOB8vA5QCA7W2EC/SC3FcPcK8egn/gEBAey2uJtKuTmT9
ghZ2Hu56gU+fLOHkakoMAphJwSHqDDqjXWpRFc4GhwOMxK2i76FNhkdoyI99kIA+Mt19lFY9CRs1
Q4McmeEb5UqOeuk7Y31EWr1rNo9P8oZyaPt0/M5aslh80pBZXtlDRLxTK8z9i36zxa6BGZ72xP8J
7+6+J6u7Ao9fZPDbfb3avyTPmt2en42x9f2PA9tF9VwXrUOwFZ92mYbP38IoNix3CjHa1Ie1KbFA
pW+W8agNluext8wfEmvQoIok8uZHj1A3K2DpcCjsCEgt/Xm3O9jbknJYong85ZEs8DImqKxwcKVp
j/oLrhlJN71Z9syVD7XzSc/McxtpdZH6Pw9KEnoJyiviOYrrRo0mGIHHVX9tFcSPOivZrDYNwxJq
bTSGSyHJg7queEXPIdagdihSREUjlVtT8lugw13JBg4zLLa8dJQLwx+BTkCjD04vhS/9L/vyzfoz
cuxZ3LYHsH1FymADzY9Ufm2fCk5qOyKKvoOvZg8Cuh4CdjRZP7kD6LvEM02tFJGn0dI+YvEL6o5y
SKKInGexNOBsiFqLNNC/pq+M9bSj+BYrqay5CGV4V3BZD5E4sa0JgFbEWXOpRFe43JMkG2axWrD6
OD4psagfkMKS80ITe8y43Sr5vhWGwIn9Bmlbp4FrFlybuImhqKzGDZLO3bHxGkLGsiYxdeRWm8hk
OHjcfiHkt2dpuuUrIU22fCNJxRjBgSX5QO5aHKVWDRCZhKnwwICFLseAEuvGLvnN0BA0bQmjLfaw
gP6tfRKUtdGB61iR4/zlE51GAPEAKVG9WjYyHmYHiamwroN2Vg/G+unYyQehYGx9Hxb+JB2t5cUT
UO2Es9dlafFOM4eetOdLE4PFlk7qegVJBaPIAn53mt5aFGeCazTbTJ7jufsc8MfH2wMfks9B0Cja
GXMBjQr4K0hqSUocsc0J/3qv7X712mYrInpe7vvGGjJiVaARUity6NJ2IS6nfUPTRmDtxHb5JjPT
0dAZ6ey1cczNlAJjOaTm6cVoQsrFgMGQXnkOeaPrs8AJazs9bI5Glb+yJXsuZ9KXLAvVT33L18xB
YvOIfoqj46Pwdb6Pjk1t5wq/Fz5GPqSS7UJwyW93m5twCFgYBOWNbS0n9zR66WnXD9AtgJ5flN6j
a5NbN0xBLkE4B5tOZtHHDfvvK8qD2y2OZadQVTJLBxLbkJkFwJui1Lp6VZFj7TrbAFS2NzzpZB1x
IvKOrSdgJrwd36wF7NX1Y2zQT0QyZuaB/vhGClIHVRUmun6LCp2fGpG85r6gmE7e1ko8VJwkk0K0
XDsV/AESPprcj+CXa5S6yprUHdddYG6KZCgO7dheRCRs01AqOrX+e9QiEJYJcosmrWrWGXK/Tio1
zC/Q1CeTx29REI7yStr8HLPDelI4zOgTnGb07wQq12mAfBMseXYeamhGoklmuaQ+LaLTG7i8deHk
DNGZ9MYgElaYqkUuQtFWZUzXBqZ0u9JYYZDvBEqh7BL455GRtmRyyz3VREA5+splL7//LQorsCLc
5iEQRLMm9HQFmLEZ1tkzRdXfYWEsfiZPv/uKAOF4kQu5x5gFjpSkyVExY2C0KLqHZoEaI2PmZUFH
YGuzKo6aeXSs/wCIrwSxS7VEu3CO5Jst408f/oZga5WXcLoyAbCK7CbUrsjfrCwj8rN6OY5Zh191
Otl7GTJst7qOKG017zZBOOaolI5wqANQlb0PQrS0hX3naPxQF7gUMZeDSEP9JV2smSD5fBiaSywb
/XEyjOFWEq/srRigMqMiCxX23IFFlZLH9dkKmYOkPTMFn/PfyxFg+dwfpgYfwh3y48NmHWOP7xTe
XMsA2VVlEKeWZMOuovb8QwWzeUotcIWGN5z5k8GauAr6SwwabqTBrlEuDg/VBHE1KjQPvxfCz8nm
eI/DJQlt7dkTaR0KbHsfymiLNE3LOsxGbhHDcYPnJ+Rk7jY3v8DC6sv8l4QqIQT8ieSPXM+BRxr2
cqFIBkq346NeuUvCWwGvU2Cm6VinCLZE3hCXHQOcrM9Fgd+DJ8adSPvLAfmm6zMBQDcjkfWMKKNx
6oHvMZ6RtWv3aaLu3SaFPR6t/xAb60A86Hx5VE4chTEZqhrl3fw+tx7fOQHB/nXzCugmCX4Yy1Og
vV+tTuh9PLR6ddSguIlDnsAF8QcutEXR9DWdygmWrtP03Rm/hxLxWC5iN1sDBWzdili/W48VngQo
4Wgf9LF80XMW82MArfdyWlljDcuBY4GLWwNZAo4qIPK16kIgf3JygX56jlz6ctNWh/HFtxouB+0P
Q3UbqKLaSNH2CVPbKMHOq8V8sVX5gbUisVT+RwZEXCLJSpC09X/WU1KPZdcGPSOwq8+ksDunwzAC
hh354W9Wi9ymjNXSVQryeNPgtEadB+m4NDUGeeRc8hF9+Jb0x2Z/3BA1G1w8sftg2RsSooX1YeFB
xf3AtwsIJuhQPUeDxTjtbnvssYqb6q9ZDcVgBmsTfl8xhTIaL+zDZMDQQSxCZsxtPcNx/6BOlJXX
z6974sJhjEE5fpfLqx9QB1bvV5vh0pQvR2W1gkimmbRCVbOFAJ5Lwo1Czxsq46861uWbFX/OE1V1
la5z9R+B+vXJfKKj8IErbVSA0BITrMJFx4D9W4DYo2T0yHvDipnyOI10O9HzzB/EEGsRgVxtPVfU
H+d1BOHPwd1ZvR3EbTxQPzh0N2nVfbFbKuqqOv2WvIDMuut+IsEUjuM03QQCgzQXoNmbVL3gkbHq
ZTzDzRgT1mGOFwa+bMWcw9P/hQvgAwvBE/McPhDJB77yJLVtreidC+YkMlUqLqKbkSj9nU5i2k+j
Q4Y68NMZiYZQ6pu25I3+43j+HN7F7nbgw6jFf7TEC0hALiD/sRFb8bDKeLl68wb3eQpFfdkcBJI7
l6VwKc61jIgFxLtTsTl9DNMm9MeHunFt5OE2dg9FMHV/68a4qhf6J0fZuCHmxW1Igsw7SsbADRxg
Bg8jBnae+Ik2f0OffbSevqDROEG/BWSscjcItjNnXWdHkbUv2RLDRGUZH3sNKv5fFmElwYL/wL2D
JNbL8jukWHS6yi8ukkv675lbMor7NJK3637zhD7mbi0BlhruCMIcVVg1Y22aW73eOfXsKlkOJTNO
IbO6xBOzMVnGTA3AwC3DJNUVXLwseTapX+QS2ROXnnQo1L3gQbXUwIDWLWreXcbXRRMQVg9Xb7w0
TmVfOZyYzuENQIM/7GS6wy+dxb/1D2h7vI3ClNhRX/YqMALFoxcy3B89TxVsBK9Wkra0bJrf0UHK
PjUs6EyhgrFfvxQTsUqWaQ3TZi8jX754TCXCuWheHkQnIqURWwiqHISUVDrvWl3F8qolTxwPJa2y
XHyn6fV9jc4Rc+qfU8n6MN60/RXdY8hrrD5MwnHFznkEv9aeOqS8PWiXkNEtnVkoGs6qlVujXiwY
V6VB+Mi+0oQKb8Z8LLf09sG0JZIUzIoMWFH9s3Sh0KuAJrYOG8d7DEHzw2Kmnq98UiwFaI+HRawU
/l0LrBxWzvzfXRkvn5zh5d5mIAvbySD3U6VY+Z1zEpI6BxVZusxmLaPs6RBDZxNk4IEpfnIHzd4W
gbw7zgMU/tq/DoIa19WL68HaFsSfPn36wS6R6il0YeYY4WIr+J+GZtPwa6R39zjfxgqLYbgY0tgU
Gvsv1JXRKYIRdeBTGPxXhamuIohfwFZgslXxhw++2Wko/9dBVsvH08uTgvU0sDr5tjN8iqPD1d7R
wf5VuzLBEIDntUbSNmrdnA+dRH+HMZXc+OtIa5Ht744xLCiOshQopBt9C94VyyvLZSQIuYpeRJBK
zY/0P2E8CeUaoMTSCAVQPXm1N/5m7W9M6F+8AVF17cpkzlAfl6MrXnAPiDIy6CYZNzpunM3I2++h
COfdH5kDoq6WNvpm44CnmLipu0PEJ23Jz86HmzvIpPsDsTxswt5ax37gWvYsDZ/NyGwGfz1JCtf4
yVXm2wUGiQBRaZrgXgIAX5gA9Cq0mNLyLRiFTUw2OcShLpFO2/Iqzbv3fOj4Ibi1DM3nvANKbLkr
kNE86kHpa95ikvDP28RViCUs6HLA55oQP06G1GWolFA2srlPYOrtMhSv4MKHwU1NUhbs/vrW3fSq
NTo9c+EjYTBaHcjeuaXoqQwGqGmXCy7aZHG+l6oPQVUSsMscWik0shwtFblJ1Q7Sy4w27Wp+LTjM
s2PdkY6LBOQEw/2qERgyFOE9Z0P6ivxqafPgaJKOMllql0a8qQjf/aQQILZiGmb/oKz+Y+Qe946A
Vff/qxbe2YLuYNl4JoWSDJ8vwwE33axHLpyMavDcWwIUSjnm+N2kPey3HRLgBVGNpn6t/DsqK2gf
gjIRw5PK4LGwU/V0X7vNYmb4WsVpvWwchrXJjEUzfKwIloYSBjay70Mwa7bReUafLtgG9IdubEe4
A2MHuC1ySYUgvzDy5ndo6HdjRsTOdowyvIJTio0A6rIRy543xZylYge/ZV83UOPpUOOAgIb42iyh
2T4FyD780BYi67RDjZKDtUrP69gDncc+GfO+l3wJHfI+EQ1DuSltZwvh2/ydgVA7HBYH8JSFOOxp
GBKmwje1kqJ9Atp+STH2hHA5wVJvof/OthdBk0awSlJUlLR+6QML6LDpdKoVWBADnJ+9xLyowhay
ZNIs32KX5nuHO0ED+DUwTLDq7A07APW1zAHmeEnWWcQ7Y0Y1f2eTphwGuIIaaUP+7BPnSv+EwvB7
zYr/NLWx9tjb4hHfvPgAPRwjDeCCcLuY9F3X96PYeKnWSEwjourUj8wHMqcXqUShZ4I97hYJ+V7r
6b8X0cmLSOFoG05uWZwdpFm0wfLQd9S7X5wq/+HWKNGa7CRwHT5mHY3Tz0hoWFZhM4O7B8qzWwQd
se/PCXYXWbAfT7I2keDcL3fJccWzqRXL67JTeALFMDezasBmYfoyUzYN/KkBp+aIJakMKVqban7s
0aJlNcNqIMK99bidhQNjG3ZPLaid6Q/rk1avzluxROD8xNGLUjzgBCO2fisMfeAaLrI++yvrb2iO
DtATP3xJiYE7HLcsOS3lydBh4cOdNH7RUbEipvbCDp81Nx5Zx2ygYl+ePhGoqENyQtd1SPPNfboJ
iffU+I35uhxIgWkLNlqI+fYT83g8a+2LNGoKOzdLzsqYIqyhrmi0amBqjSy41jvMVgMkJBUxjx0S
xPMQuzTaEoGgJV8Y2WxckH5ywEABuFXzzkuZVhMnRNzNUqVKu2MNeBloOQ5fFe6HPF1vDbARaD+1
qLAkNvYrt0wcxJWOhLMIDQtPCdek2CB4P4MIZCJ0VBXNs2yFqHFVVyFA6ggmdSVxCvf81N25HuVB
f9uBblzH7pXZd7vvNYBCb4uz5+qkBKuFJqrnLwG6U9xMetphaHLy1F5njpSXSU185/9SPZMjlIaO
YP+zSTBHLz2WZaZLIjxlOzOB7kplrVH8ZcWuW4yjd5kFLxgXITDdPa+ZdgvuKjgVTGfAUs1vrtl5
NEUneDRiM3fxoLXdy88eUquzNElpO27CIvqaYLdgJrmfkiIwZXdPkgPhJcIxMWj1i/iAWyXhD/nw
Ea/ief/06aCEKUwDDZhlHUyC677RBiAfWyZiEZlLTB+BP0lkDT2Z0F2rUXiaq8UAGlBMmShPqr8k
k+ai+WNDaTF4FcYjpnFkcGUAjzRMBZF8enXgq9AiqNWxv40b6fVGiGH/f8XNIh6ShwU4zbB4Dyel
Sf4JBPPlSZyBtfThKbJgjrFncG081Wpfm/FOi6PduoanjeA7UwatGbeqq0eyeaSW9+g7Tjd7ohIo
t2jByhU8nF0ZKg5BN9hl0U5W1DKtPdt+E5suE5FFWj/ptXa6iahCc73fpqmO/R3xE2y8cVKKhgRF
7iuKMTYFLHttS9ljSo15VyrAxxszVGt6aqWj5kmgphtd/mSAqSEXr8jUbxUW9XqX8HuBSQph5ogJ
4Vh8hCQ1UFKcY2TPBAwq3T/5PjYRjpNcm/4QMj+moLEU04J4vWQ4HgH7aQwsWYQ85zO3HYOT1jPe
YCpLDDcPwfEwIGUAsRneOa/Z4t6kY/Y6fKXbhKjUinvE/P0nctKACJw+x18S4CHv0eSZGPOdp/Eo
ZEmOHSxQqXnq2weBC9L4sbQrgTdaJ3ICfM3Gz68bbLdpPywucdzwwTOSzlk6Qc9gqqWRuNMXP88f
4oyysJbw50QT/yvL1SkqlY0jWf7tXGX8D4A0O4BJImUHPlic80euLE5c5JTNwFSXGSRaRQhIg116
goQzqKvS+5dze+BPu75jTlFr4UVNJLZt055t3g9aRf9AtMd3PXa0kr/zoEuVPdbVqe/kUCVlmF4I
YjhNFgJy7yNAFhO1NbZcuEyhe7z4adlur8NkPG2/21Ogf7OJcaMcrBzFEv3o0xvL/67RKEDucR/a
uMCIXoqGy82qpxHTgWi2fvfpfyDsckO9BKbRj3MzgoH4dRlCVb+KzSCSmg4HDFtfx3qsIl4qDVrs
9cS7GymmIasnvChUQh4VrhAb5dvnx1nwANJppjDCDm9aPPXnF7zhBDKe7r/1crmEDc8EsVWlxFiu
33iqTaUM8DF/dSLm0GAYTpWO3/Htojsf2pS4Kn6SV5fAjWaFOGrLYMQ+FbOdCovyq50Xz0/JbWoJ
CzTrKjOF2UiAQTDj/he92okZyn4Jd3P+6ePQJZ1wyp9v/NG+NSw83MiQu8owZwiGcPq9VSBN4o3w
FGmLeHM7fp/+4yeCdkBgp9XwyYGRODwxydzyn+Kif2EBfxUzZsDd6fddY99X7vHsBQ49aFr4Wj8T
DwsZXplaYQ1nWLWMhhbM9u7SNWbmYbNXp5sZ70Z3qA+PXwvIouQrGHfUWsEQ7ItqaE5Bndmv5NRM
vHqcCz0LxPwANMRxPcSwFLCPGebfKLQxgqFfj2sUz2EScJSDBGbxeP4ShQ52wupsegFUsdF3fg62
0sYz+MxUmk6XmwM1jKEA+x5Mld7l1TuHFGBAqiIbku46auQWdijo9s3KBYNIimYvi57Xzo9EShgH
QyceRx/F4qnljPlwH8cOx9Dxk7CTv3MYzWTTIrYZ+gvqlWyYdfsLaZIlVb/wQqXzY6ElwwW/y/Jh
+uEwv5z3AnpKE8VuUSYD5poaibRfMJWt4fD8pOs/GzBNoVQ+8vmjFniDKtmg5kpbAP/yR2fdAAKr
/yiXdu2L58Ejk5PjxpTZMTY1sPSxeJBAqwdc4KRHERWOJq3h/Oolk2eaWYjmjboaKRSqN4fv9xSx
g0XryiIRC+ItkfpW1Er+vPhEK2thgulzZRTe2GaT1Chl2JLPGS780GuSGKE/8mCUl8lDgXfqVJTk
8zSWHyRvn4b3cavRmR590FMYqFPLUfW18aCVbcHNn6s8PGYJbBArWHBUVcUm8EQ+i4VZFk6YOT9C
USEQf6P/oeTv+xwxkvOvrE1gcLB6ZJCZC947FI+5WRRwVi/WoCBDpOR3BoqQgNXU+RoWsCqLyGqk
z/JdKSz+sUl1m2NCwW8DIJiJfuCUMGINpp2/JlpeFIGL/azaFLIYSlhvlZDJfe3S/FBOoZeUY1sK
s3vULBPPvZBtPxOvBTO0R8GTltBpiymIbq02wliFcaGrRDQgIlllKF1RktzplNTw6+fyA7Lhq9m6
mODJZOKD5WjmDAlG2wuqLFkS6Mh1a1hF7a9wkZN3aOfUZL7OeJ94Hb2+P58jkHTjZaABjBCnbfVZ
2FksVIBNLSuDDku64ilKpITDe9kSAdeh03C7Z+kf4v9RF3EZ+Jpy1GTYgkQqHH4G4mVK8Vm+q/Me
T5HdPQZ2sLkxznPNn6FfBMu3Txka0kaKA+WwhQcr1uDuQC7wnn6b8JbcfliKWZqtSGMNZvxfjWWj
2kMuZp9HMPA4UrnmTDN6MCP2w/Ae4M2lUjLgkhN2UneJN+E4GV2JlmYMcMVcZbLIVPlVWiG7yJge
3iFp5jJwH2qvqRY+1W5WeL1rZZ8aaea4QY8JvPYXlVZCYJrF3bKoUm8H9vJtZ/u1AOeicaj1bpK6
BSRUBRBdYv/OgVoT74nltLJHKfjlrjDkwD0MQRZ6Tq6970aEtmNWAsaxvkjz0FlPK5VP9jBqVTde
SKyRsTaCy815RZKUEvGEde+KdTPatHEvJ/7YqoeGtOobDJ9715sVQ7D88au88yEHBqhS1dsFPQVd
bPwMsxPjp0ltqyaKZoDusWyOwM/ldVmeBBzDpP7NNNOa+bLRHN6edpn2dTZxeiHhimTJgY9gwVSV
wSAnrfwhloKMCigB1oVTd3CLaH7JtZf/zG6nBBhUfS1Eva5KU0zqyqq71mzDC6atasiIJX7NbS0n
tfrYVbnVI2BeKPArHE3OlzYyN+z+qlfU4N38PycF2oIeE1G5pQXNOoYUVDuujZY1xE1TRsUX6z34
DaJY9iYC44g70nTSMriHpyGzAHQAKRVb5NPC4o7hDteLW6wsUkjHJYQSxCe8VgwFXFMR7AXuospW
YJjSPiT+HAm3pmBw732gpYybnCflF6edI1BVYZApuo/79Q9SZBhXBVckboKeWWwugA524GBfEvOn
bjoCOS1W2KN9oNzrU6xzkwkSEzpLwSUhbr9qqD15Y+TsZnijjhAknG2RhfR0YH0uqELNgwhwFxn6
gM4YTogWdoK1B/KuqgOfPSduu/mWzhov5gA4zCJzNRyeLWTOH5OFY+idhuVWwV6KhAznEAUsjuaU
wChUHEr5DEvknSJHEVuNpVG+EvS283j9UUyV6q5/UtuHBxNvAChMiQiXaHHuDMSevakSYHeJs5A0
iZSEXM38mmfordN4JzbRtcBuBdmjP0zU9az3MEc/6zrWCTvgS+wsqBpd2wGGVegcysJ16ivIKvlP
bfXJW2/LQkAiwU1uNCvfr7MiYqL+oxssPrXdZPZ/z+B8bbf8JBdIfWgNKEzckWAjYlMPlcBvTUdn
0Mj+5TLqYOHLxav6ouax0CjtRA9060X5SO1exE6h/dPkHMmAzSH/hW1w9vhtrsPswEz7aotQoSOw
+celuPqw0XrFMDd/mG1S/kRl6HvML3OFonMKXn0JZKO0zzVmS/7T6jl81oVRVYkc5nCb7gKTpvpO
OJK954g8j3jMKtgqkExJL2GZoqjQh6TtZs3tZXi89L2KI6neSzhzeYWWNCEkZuNGmfMmaHe2AnHw
TkGtVFO7ekn8O0iz2iOs6qUg6I/wf8bCtoG21JxcZ8CJPkYgNbPma0Ehi1JMGnHHZFvfio0DUzcr
kaVAlVNR3U2K0mOLYx7XVCaQJF06YtpCk5MkLqHj6BCHybz4CArFTcVGW9GevgzrdpALiLDNQD3Y
CEU6fnkBFX2uCIrU/HxbTnelXwz+gNoSU4guClN61uylBeaaJjyscExtRmfdrvLTYUq3PlWyBKIy
TA1QvoaNsmJ5X+qJ4qTzGYQs7icR30CKzb/mkI1hPP6kaZY/L272AjEoOzn5nrf4z1ImW4/1+pb2
am+hjRKrCMnczTjSvaGUdPgTdWxg4GbURD1V7xn7Uq/7OoGJMVaJrISWTiWP7yXCgode2SnhFZoT
r9LlLKXHIf8IIqnOjFBPtX+qEXiYuCSNlrcxqbeMJAmARPfmE05y7QvOUDj01ziTydvv6PYG2fwb
qbfC889CK1tJXoFS3Uk3syrL6PuV5Envx7J5ilj7vw5fOplnvaMDl5enTk+neo37SQzL9vIO+Rlg
OOMCLOYvnwMkVR84tvkRCrxO+JgJrnFbPoadzCxYCWT8BtJKoGW44pW6/jupfR5gzLXDmYDcWdPm
rb5SL8A1pH6uDr5psmeivqA9CyDElHhtRhf8eKn3uRM/nTxvqUXS9WtUz34vKEgTcIfpwP1MlcnM
QVG+0hprsn/vuwMQI8J0wdtYYrmsg2pWpLodT1yRzUM4+4248fonsfIhl98C05Z1XtUY13f0u8TB
j5ObKHw5eTU+Qd0lcq3N6l38q/9Ore22X1eB1JRLHpYgLyt2A+UmW6ny3jMVlemIDS/6EGZTZZlB
SEi0Z+Kiv+RXPPvEuWBzquIFLvnNKd9Qff5yLPxDGumAFDRA6TzFP2wC8GAzoplwymmOHrbNfZ3p
1+kdqTMMOLxxv2+wBzFlyD5IVAZosXSQSj7t+TilCdxdplv0zm1sQ+7GLKVb6ecmaIKzRv7no83j
Eiex2Bd14qGxFdWTCmzafGU8u82MUKlEVH8cecx6buqpPRzRwKg2VO1oRgQiPLgeOCMFYVMSba3L
Y9FFxYgW1Bo6z5gdxNPfsDAdna5CY9YRSPlFTs4zhIDyB/fMcPecu0u65+IqGCekKQqMmOl0RD8T
yNByt5k9rVDylLlNb/l0w0cW0hYAKCCuoA+tHiw/7znp/eGGlM8W9QERcvL/7wmzjA+Wymav7J74
5TWzTgeZqoiMu+K93DgCQkwz5ue2Qq8yZPwZEJjH76Q41CfEIpO2jmUOm3LzyyXLFO07PPyN9IUc
snC1q/OVLFgibyWbNDTll4ImW0MkVsGyUFZKeOSlZfVpwXDnMSX5sOFxc+9M9rXR2IyiQ+P2ASHO
xyI2R0SjBw3JR8dCB+CJIHqGa2A6hjF9J7t2pAmj8UpVD9vwBqcrdnzv8UFqYSXiZq6s/Ytv2dhG
P2Ro3XGlUdGFrAB+3M/78dSjTEaiNEn/7/YWX9HPUzbFhzH3KMdixwoUETFK2rZaEjn0HirDpNih
sapvXcR8UiQK2FKh9XXpWwxbGwyI1Guej5sMf89ySy4lpVDKrXzsonLEGIx8T4+Lvuzw5kehl038
561LjeEYQT0kPwz+l/DDQwoJxyjo16tvMfXLKDmEcVrtc8MRYCMBqV1Mm6GUWsQMoh5Ia6eWwZl6
m4BSDh7MSGkJmm+YiyHFAOyIQxb9AAe3sZg5Y7BMHH0cS2SGMn58oJg4ZEU2dt5Y9TLLqUBoPW0D
P6s2TLIAoW0vi05ATQlO+aVokmw+4O0CGeCsosexfnxf3wvzAPPrRDjQlI26FTTRY8uPXHR9c03A
REFm+t2HFRMBzM7PiuDQ/grXURnHR+kxgL/zF9cr+oNoZzYr6yBYKzFsewfguFr31bOwTEP/pSyu
clQ1apOLarke/pAZ1B3DVb7kLSoiHp7WTc83TPiSLJopauftXl92w3XF8FSedpIg1CQJX5X0Lk3I
PLV8ds4eHzOE/9N7yW366vt4TarcdCJmaAQvhkYEXZyPxy1ADUu7wjhlcntXC3WcurSHoof4Ys8I
GjVITzv878WQJAdxL9BC9LNKyiHq8YpMSWuJqDSzae61xf9Vj4fRgevnbLbkXznsbhXaxa46f9vx
l5g4D99C6lLNBfWvBPwhfy9YFaQDdE+9AaToVHYbqXS/HgaMEpa0Z3Yt53Kybgn2aJHuYGWqXAeb
5YXQ+QS48zLJN4uKcso/vPYk3KnMZyM5109AaqVWB013XqQbHaJ57HtEhFKU9sCoQQltciyQtGk2
g7anfoVKex73SMQig9+RA8uFoJ7hQeNW/MwtZyvsOJn8pycXYQnNvDY/dPmtHudjr/5Yj3VpPUTl
l9mGar0GegNJwpSi6EsobGxA3oXr23N5bOdOaXDEKVGNgoV5BvPmnRMXmq/PCfGlvZUQWnjDVop/
49jh60fN6SzTyS3DpRXPgIzR0SsNrRYVBOGTD0OkLil5DasK5Cf3iuaaOHgpqEy1PMrVZ2DoZBxf
1mRJE5LwLGxhneAQU0OcoVC22to8GiJuuFHgZjTeafRza5tKQlHbii/ZwpaDXYbP62vzaSzWPYXL
vhDC8Pj6TuiBjNyTI+DCdnzGgMINd1ElngfdXjW4Pk/0+696vmyvktrDCXSKYGRtV6YOF7BLGwm9
8mrhCyA8q4FmbmpI48WRW+AAZcH/Fuf9AS5G1wijQO9up9Za5dLfal9JtqHF/PlYjxtZLP1a5iOR
2tL1Hj7n7/if1qVWo9QcErygLhthBXTpfXpqhTMf2gp9h5jeXtDfkdKkClvLXjWrIobpa+4XACEn
p3eiF81o6HlAi6IDiZHkyLidcp4egcuD/8SGLMkIIpN+AYjFz4IpRMC0FbWD8U0qaLe8SosRjpKA
4myjYxeP28uJ94ZzsFJGudIij0oHpJHxjSlgnDQFFmFUXtlhZBQDDvCTvua2Zdl6wMFLhZ3q5lHA
POnbqyKce3lcjBlCLR67HqQdEnOx06w+SQ4cOgvhKiMv3/+Xkne6jwL6dDGEMD7B+z+nsZhwLeLz
F7+OpmY2D8un236Kux+djnvNuTI2PkubMliIArSVhaiTFI+k6DxUKPmZXMeyjzCalfKxUPOnoW0W
2a8xmpVYLofisFKpon9LHW8EeC40c0RooWjrSSEQt9SYrsyMTmdjl5JdX2EHrY1EYapyzAhNe0lH
18UT8jfohZyMSTa2RsFqyKJkqwS7Dp8eqa7/Fo30z0NgPYtdyCXNid6YzKc51zw9Wsxu0K2rKaRP
OkhQfi6M8NqBFfBZ0NumlFcZWpIWzb/7Xv33EJus+dYaxTIpCmBy0SyQw4bmcQlZrSoJj8mIIPW5
I0DHg7ohPdUtGZjghAXV6iL6qwpx/GyIy138sGSnG5nwmKLxbddmm2J7cVTGXZY/w57V1eQiHmSS
5HAJ/voXlqAFOAVbPBS1B2l21zr+2YSj/xVWAHrhkw7j9NS6ynZ9OPp/Ku78MNCNtgRle9omK60m
sCGEpvFXrEqaBu7p2+CzAwh3Xwd8dTrT/e9u19scRyK6kiAHGgMPOJO9PIw7zSr7LPtynIK6+hWA
ZKzGdwj9zlppH8NB1c+/89WrXH4GigcHC23xvK4r/jteaZ3XWI/1bg9rEaWf4E+1LKsEbCMGA60Z
oMte/9lIirz8S1e0aYTV4hI/cRteDoxBbAPzjv1b26sX2NS22S3TWkcX2fEQES2aZhyzKELya1F1
Drm2CUGDkkZ18fshm27u4UFVGju47qfJBtyH5fspdZiNjQUSequz0g+DTfWzv+Uk9Fl3YkEa1F/1
3sUYqi1hr1Vhk63/Jxw+in1RrPpLWGbHQsdheOXQtM2t07EEKVPw2i3MZCNzybvij1R1iYQdIxUi
OtYX72t9qhR/b3oE5Kh+03KU2sAMldh9lYli1DhFaooo+blg/fGUvJNF1G+P6pe9q6NUvT6z02K9
K1LcuM1tCO1hdZ2hSVXyUPgPuQjKgAhUNOuWdhknsRz7zH8p8cOlIMgRiMnY6ftD0/Gb6JFSTl/C
P+wsb5b8nlhUwLKiMbYwNPjAj83jw7zF/YIHhyOh//dYESJk03goZbvpKY8WsMa5W2Yb9yK9hiXC
AqXLd0T+786F/v4Kc3QWT9J9K2sOoVNHEtrJLRyinV1Fe+f0gLb6eFK+L5gECd3yQDCFRrNcKvea
blhNrZwwCNwF6IgxZ7gdHMnPIVTVKnJhbgSqubSMSEPduiJiy8TGW4Gc516px7uqpccuK4+bfSnG
0IL9Qn9Lha6mFc9XVti36c11ksK73d4GAQIXrX5HwIAjdWuv8ik0xMfu/KKWPCyBC5Ho4yqoOewN
FTPBK0QJynKoFcyV0l5C5U/7vGAquFgc788DmvhM7MwGazxtqxCxep5ZOoTs2msZbnE0m1y2+HiV
FhgiAHp1PJzjGuA6OkUBP5u4eGxslR17cGllthhdaIz8Xh5Ty/xFm7dRrTKMkmTLbpmkU+bEDxzI
vOKL/fQ+aFqph83cYLacItgeTsCJtwCtyT/KSRp8Sbk3/27uX1wb5UwZYLOAVerRN3pDUkb/f17o
PGwFNzcfqXbU3li0dx/pmniGlvMGCC9V7lcOHj3XawdkcxxUzpWUyNN4Qwvrswqtw5e7bToAbP9M
rsvsb+z2JU06Dj198DQ1nitsmnSgF2QuM+Z9r+3+g3oidPDrpN9GyojRKr40KMwsvU/XIQZePWZ2
WXd5ezgwqpV27ubV6NpB4yUhVJCXtOvRKfOjVIk+3oy1mk6S674ME0Vwg7UCDoVA+RaXWRGpXKAP
buvNOdhV91Ou+hLgQc/l8t86hsAv0YlbdL1dZyVbvbFAc/F+2FIk5bvP7zEmonAQemM8gkLNTcSX
56ichlxPxVHuTcfxptP0Iz86MJ+XVKMrzBVJUWXEAZkBC6OLSmy/PmaDSq7n+DHSn8eYFQYCr529
RCr4jAkXAGw4ZAoOwSahlRW7bhZrpbh7DMcZXUq0Z9ZDCB8c454lstPsFF8GEnomgm1B/PCagscb
zm4dCl3lJ3P3Uy4F6aqwq18+HoQgBfAqeUw76J1AgFhl5cFB0pQ26lMxWdtNdxULCVKDke9/1Qi9
nYqspC31mCAQzrTBRJRUW6LiOtym3B/osbyNZIYo8VExDDubKteqQjunw2I719TPwAkkbGH/h6hK
a0iRxuifBJci2jxfzFs+D+cuxzUVK9WV/6UjsfHzDIFEMCjq8t6cuwBnGfQSyq1pup5nT4uT3dA8
imYPTap886GFbJfjLbnZdSLgPp1Y9iVZt89y1INOpFDgthK6MSy6BoDIIFY6GLH/tiBTXROw2MP8
rdcV7IwycdrKHejgpwNK9ojFu2i1t6Kv0gLEWRHU/2vJ5t6+11EXR6cIXmc3aVyQM8N9g8WoyDpk
CUxG+RUHozLKPKscuuO4uFa7sKXnSa3d3rhM7eQQKfNeXTWSQUiSzR9C9js2g7pr3B7RRQcxx5qE
/MMQa3xT5jpC7ZWI5vZttgoFI99oy6xNbc8xqAGAqklItwDIE4sAZXJvwn6tsI/divpyRxAC68DU
ZX97dKliS9EPB2wwpITUKyMWBYyfvlj3CXL/4hJl/7X51UaaDK07EwLnYBX3ULJqn+c23Aj3u70f
L3Hy3CLnBmljjJGI8zMt+hMEr5v1Z1IB41gPKa+Bcp+OTqKk863yN4jQU+moHCCSyxn+ojk3idkM
eedugd3RkBccEDAHWNbBxl87zSwdpGxt4Wn24BUi8h4A7AHzEaxQMS/5Nvc1MRspxpEiRRcdO/WI
lrO7wzK67yeyUJTEzOYyNVKgVi3tdSfJ+Jx8J14BXMGvnqwUNNW7plFZMC888ypyjaE3uwhFurWz
AyA57U+VKJkqArkQMOYCE82KHA4/vx8H+2b7k1do38jUom5lFc2Zal46824lsQYIkvkGb543nuNB
A+uybzyHS8FMOrGflK4j5aJIhBzMobXA0h04zhO9I9qULusKQN/NDJofq/vTJoaWEIz45+mI4FcH
xFIyfhYpvzzww8z67tfwI8cXlJ8/LwchQSkXa5pzRYjzN9444LpB8/HeP9XfuL3vSyOR7hlzhbHP
TzhMqeDB/dFgjfsLvB1Thv1UcUn6hZQvQd9NvYLa3qO6fwGI5j/xrX+NRj9RjzZe+fSppt4nxCtN
+KPbB0IW29BbAARkYJGB+tNsc2mMzW1pQZFhx7lG4fCRB+w8CFO8Vpq2YbTDr/V0CoH/mso6zZ6B
jt3ChPdCbZagUKQSB5A1mE3Kryc91tsenoxwp2TvOqqjSucWIUD4Pe5qjSRJ9Lt75eMeV19ErPBf
BhW+apsyC/1LpCwBF19dG5TPWXpiIcBByi44LnlvMe3u5+1GlKJ2NHqSIBsTN+lrt2vtlnhWDJyQ
lNApw+qkWgP9zKO2MeQeEOeLBf4yJdR3xB1MHyXRa6oM7PyAlkxk/t2l5EAxgN7LgXK2eM4SmNc4
HUD8/ZRG+NnPWoIfLkwZ5l8xHGx+WuZ0+gCQJT64XlZ5I+Kv+qB9slanHWDUJs3JVsKCkwUyPzaB
dCmEn9trUuritGRtw69qzB1C/1ly78bpSmfBSbTMIPAHU3c7vgJX4SUdJn+SBCthufbyJ8t66Y2d
FKQiCKi6LIuIIEBdXeTzqmLDT3qH5aFxs1eOuw5kgzAQvgOjuRvseEvaWfJ4h/DkzGYRY+psQO+/
i5NDVchv+eHV1PDIwhts5amtNhZ6H+S4H2fYyk5zSCJYBtRply/ePATbYPWV9FsmhvNnBUCRtrgM
1EkIXw87hQVm5KKWB493Jbno7QUitt/oTKjvlUvk6xnolAYZ+uU67lC95JecQ/CTPVtXKD0SDhNw
2xeYOR4t5SnJFEiISs+CwZSuV3wWjMXBs6yO/tdCv9IeKKcUVELFlhnXsz0cFjwJ5HJua2iy0nj3
4s0GDsoJYdbppNDL1MEBEC9Hs+T5deBd/ol3wuTpE/EsMEiaEkrrAlVzvv171y9+zBu7rQlJL2aO
HDfE1w5Pl1ivb7tCmVHQsszVY8YJ8L7bPXOxMwSBV/uYhAzaJ+KHxMWWLLZ0pHYdZyfxb1W1pQxJ
eSnLvK5bq+1NEp7E6PDQGTqLOwDoChesbrSxcwUuSTmVAV+15YMmE8Ccna9z1kb3jvVuHjSGsKbz
4JuYTGFnYmZfwUX0Ba1b7A1wzz+Me/DT4hbs4E+BZ3OpKzndWHNxeJ4cR802LL9UqOChfCzik2Ji
aoiLqzl3e72t3b/XRMw4chcJHGtXV3nAEEtLHOOYVKGPDDWbGKpvr2/wOa5qzDoW8qZYSn6Kinaq
STgkfp7nxJJs9QoI+r/dy4JEu+1haTO0L50yqbrQgIc9GSD5BynuwONbSy8e+UW2LddKRG9Dq4ra
LOcWp+aXwoUKeevun8h6jBXf+sWapu4VUA907VfiaqiStsVKOFf0awJIQYiRex3NdKdp1uqqZpJM
ujGKis2ifRvO62Vr5vYHibBR8r70A1WUbeONjxB9T7taG1AAQGTaDPUnHBbo8WqOyVrZR4WsfaVN
5Wi6wpI2nLWX25n1Utu/+0bWQoL1zEVc5LUX98KRjxEsRZP77i0tvxms/vmg4/Z0FXZ4Cu9Eh005
kc9ChEEwPFtOHSRZ2VCImgIbZDgYbbl7nOVxXs4YvpHFl4M4xYDA15gp7JfKXNOvyiPCvjVtpVtL
u/zuZUm1lNmKCA5r28bNG5NHL4wXGLhY5nRpbsyglOZQa5TVyGRBYzwDA5OKRhnZ4Is318ZTFrzP
7S30EzK9DsAudXZHHiwyEolb10M90Tny9b7/r929RDiEUG6mINPB/1ohKqCDJ7eX0MQyqjfAjbtR
oY5YJMvtIC73gN3rdcD+nhAT/t8vC2WeJuknlGu6SBNRuRfklU7iuWENeD6IeuEVEz7xe3bJiuvJ
0qqoA/c8LEz6zjcD2wpZG7dPIT45Kealgnjb7WMIHSWNMmfHfAzN0lQULONgKdRS3ih/BXcmt5je
64yYE6EhPoKNaFMYZ79AOidUqAfi/pjqPAYLXPsUiih2gti147w/TBo1bekR6GP/3OTr3zDPgd0j
jZJz4ijs5iJxpBkFdYFxB5rFBUM5Z/zzGQR9KDGIjcnd3vtS1jv0vfcUb6p2D3w3AFRzsSpEU3rl
qk5zdBR/oYVW1ZxgwlS4mpU4f/hbrVMhMYGFfw4R/YYx3kw5hz/UtAclvw+elaJe+fZ0+TTSxZOu
tHFYKIS7vcFu54tnW8rO8hA6LqdH7sBmHlziUzQoKOY03UZzez1ZZu4YYMy/Q5LUnQJDNRSo0+IF
QXriv2hKP/8Xz8JeHv2rKAn3GOYxdOY1kcyW22Q1JKCMdELHl+VWc4Kdm7MWIW5ELaNdZ2UGjbjn
SLSwpUJaKaN28dbqY6+nUipXSeaPY8JxiRqcNm4xJAjuTmCIeVHHj8ofDcS/7eR948Fvm3UOh5n7
C0TZjNaYIwn37+3GNO04yJu7EtjkjkVMDJ4SRVDCM8f5TWIcjzr7B8gMMqikD6OYBQbDcIiA+tea
DVxbP1DY4mrTfeYfN64Jiva+1FZYw5CKy9A3xOuAe46TWJ0QbdEQq4tk6A3S0Ti7urQMHwV1fNIl
rDjziuX+k3jHZ6hk8a2exmjsjyKpyg0Kx3FONEwbWTCISJOA6JOVlv1MI+1C4Xg59BN2gs749LRT
U8SUHkSBrrGN1qsTtfDSLnO4VAYwFF28YQMY9Q56/hVTe8ZsNymUmDnqxylD82+lSC51SwnzsHv8
sM0XrfBxmWX8CtpH3LA3OMni2AIJ/YoKXtcn/mNL+pRQJmPwES1GsFlYaAIPNX+6AOkjN9n2/RuO
vzzcR3wUBF0Q0vMI/xwMGbknpgIQBZVdqca1N9h9dJ+VLryTlWNrI+X7ZBkSeJIIYuxws8idgfxq
TzDuDbqKdPyf8tQ1w3wKlJPecdZRtck41C0Rb+qCNipKZ6NFN6BFh+74LweG4M1byou/kMzDoNqw
DDqh7Cg6G0UsmRpVFL2MUQZlUqQ84xPOqMl68GSycUnwHSJNJyjiWB0dODFUJH67dY2SviQbnUV8
L0z2H46xF/WYxjN5aA+5ZXwJMZ1qpKvp4XcaXkZi6vtf82zPsqaV/I8rccqVVMcWGWpwoOClqFgJ
zCxnbycD0TLlagjeJhBetZgWnWeD0mxByjiyv246jJAEEDVZeJCK65YjJR5BjTPw97C5RF1WmTAL
tYvUi0rpuuX6fROdaO4tcnibpnxBBuoVhgsahi13P9Yr9Yj6eTazBUJEhkw5eN7GsEptiAV/M44K
G+rn6pxsG7XMKrtwOMq+uxm9QhvmUaGEry0q0E/vnu0TUCTF2QxC3yalpa3mr+PQZCStOxwZo60A
jY5GYYRfqFi4VWFkttOAcxpb2TvOxDbZJcpgM8Z+90r4frgxlPMZMqd9LyU+UpJAU5BHAg+8PcXo
cTSfZV/ahp6PtHzLwOxi5MIgSnG5Zewth8nbP60ECihF9Qu5k6wIyCBxLWzvOEOL+n/QcfySquIR
7ZaG/79QOZKpD6qJrD1ISF65RnGOZ2FjND4FvKZuhbhIQYceO2fAeosme8YEWbr5iBGFP79QAb+W
BvCBj7ZU6kcy8GYt3ZhMb+8Jfh6MFmYxmvEzy/9uf3Preq5T91GisoVW3RNRmvBv5n8T+Rg/gXeX
uDjkyrzd0d9ybnFqbIYrEHmyTxpNvkyZqjy3+0QRs3hInGNVEnOMX9c19a+8ezpiEAJPRrFuw83s
pP5y6GeNe+3wkkoIPbBFKpp1/mADPre0ke5XxGYyA67h0QqLGvMH79xMSVRdmoAc+DGozCV2Pn+2
LYmJ0lrjkjCe3KbfRPjA2OiInI7YXINaenMrwM92k66FaUr3mq4o+WHRhJygPt1V3ixA110WFGZH
o1OiKDkIiT0pTOyYCgkB+4wvvGYKLgk2wImWTMMfP/fXc8A6UHE8iFeNd2Lo50CSPiRn9zM1TODa
fx3cWuIbdnZOa169XhhF1HrisX7fCeOOd8AlOfqO4ZDwKqC9kvNa18cd6pwQLanSEZIXtx7EqUvV
AqbmL/Rtd1cEHGTKvwdVqcosWWCWdLgd0dWMjFAPSuQjGgKI+FWbS6ZrdrJZRQ67FNNrReT/OJup
KeAyxtOZ3RAtIgTwvztwcuVcTcfrqe5Uu62zOcFB0hiJOa5pCcaModo4AwM7YohLsD6zzX78Zd0E
qbzsGhbiJlF/4+w3LyDHhUra4ckqdClN8128jyx0lkH0U4/QhOqjcyIhBB4yMziWqFvjRfAUK2cn
zgK/tQ+ih9GQZCbBjFoQLZfuYOVldcZl6cZEYatKfXaTFjmtAFJzh08q+OI6iOLH6OTGldzdN4gk
wB2ztaBgD0yuJ1uY+W6plFSI1nIhZ0afp4Ov9FNP+5F2/GOAqLbuwwpjLUqGiKEQIRdv2gicvWxV
wv5dtJawxaLRtIuhCVhjWlBq87sx49AEbyhNrRZohQxvbvc1kbxnGXBZW+UR4zDfjFGYGhkgk1zD
h/LHFoTbmOhEygHBRpumtgS9GbL3iJPOD0gewRzbS8V4dCRdsTIETvMAqjhKPaT2DhXhJg6ya1jJ
QMcIG9gDn3XoK9p+3qXVPD931y7YkmBF3Il233ItOqnFpxPJXd2PYZOvQcREi6WaCpWjCKaBUEzW
CV/GCnuvsBqHKcIlsRIU8DIarY5X7sfHG4/iKXS0fEd+143DdHWbmm6crYHvByg9CE89Cgc4gSW8
XPySBKRRP5O1hl/srBMPFc8yjhAG4+VWUSYSLJ28dUSEJgxU3Ynnl+wvM2OUd2V2NXzomRn7lh71
2d2xa7sCKw37Rwq+aRuvTUXwGD0IV8aYNP+7J4TY3keiq+3AUhSyhJjQiMlhqIrEemETCbjFGAIK
sGbXnc0pO0Wq6zcJw2rcbl9BzqMsoLbfuDjKGhKs+BJ61L8jOkxedB2bK16JqDPwbWW0hSNEbDVv
IIWpP1RrHVEOa/y1Cfz+EO19UdR6ltMW6k9MIA2IR/CVWOZObmOrCF8BA6M11x38xVdzsRSmTDUK
rfHqW+jOBhMZ85gPir7xHVPPhdnKZtjBQIJsNVpTKAMfZR7SRW5yUDBqZx66mopasyQD0CwUVm+L
wz+6BrsnDm+OWwcgxoSVh6ca2qOgxXLeFqWJqYwevZs1wWSPK20xxcrFr5EneTM+Z/B6P6NzaS8K
gN/5KQBqcGQO/SIvyhhbrGN9495FHNJiYmtR6/hBN1hOuUZOP4RqNKHDBvZ/bLew4CBY6orFO5Jq
Wt/JlNrZVNQY+TjxoSbkifz6k5b3w2O6sx6dOpDJi8MomzernjnpLobTDeLSEDTpCDDQL4PBxrti
SkvSpa6V0LI9yWAk5Em6VABjf1LuCT3uOPgvn8Am4BApBFATtyPYYJcMfBqMUE2iQcpgW08CyvEd
BWB76oHKBRw+xqMG1xMw977GgOvBJH2eG2kMdJC7F03lxTGXVAwFijsUnqJ4RDUkbN9BwgmxrXZf
w38Arsqw9Hkpq0H8KfaLd9nDCETtb11mRXpcLLMwkAclBXlS5ES+hJcx8ISA+4TlI8ir/YL5N5JL
vLhBAGCW4z4lFYH52SRIXBij9uRfR170KJRO5/d7ni1dcCUdxJc2Q0oYWd8ZNkw1X3BygUOdwcC0
64KspDfTUPVYkG2YRPmHdtwhDUIpGGQ3716IYaNlH2B0ztu8YCK+4M/goLFI3AyJmNxk7cZh1Vh/
RaJ6Gf+3JdvnbMKf+fzTFLg4m2amCLI5TF1T249gv4ig+gDmGvq2+xLsddnUgjABmjp0TqKLG5pC
VPKIKE/FyYMItHD3mK6L9CAy5r9P2su7kzk6GThD6URnOABzcN9LKVip+xFTejCnN45BqYVqpxgU
qipTNAhc/HBhkJMVOLrkgvREOyvcz0LZHjM9gG/SNjDzlvJm0J9Uo69KoFHQXzMMUGf9PJSrV23b
AZQHN+XZJJDbHZ5EkK3kOWkXoBNWC2kSpNVbMSFP38uaz8h8SD07J9u6Ir1iLz42wJsYsyWd1hl0
cnU9dM12P+qJxJVzGN/lizexSDwEUqcGs7Vsjn19MOKWaNO+n65qPN2Y0SOObPutM9bwQRSNXyoU
MDj1A2dr/lLAIviKzBSfZSE+VwsFv9ZohaGo6Md+lKszJyx8omi2DJjE15QCodr5NK99SG2ha6oD
R098+CTlQiD2AIlXdeTjuIAYT/raAW8s8Tlm5w1pIBNJNs84Qt+p/nOHO+0nGjk6miGGqnitUxMa
naZVz0NKo35tsoOi5CnL/KN80dFHOVNroUMFuqriVZwUeqzQBriRKdX2apY9sfaovKH/Rt2Yx9p7
0ZiVUqBP6xk7FOnYjZclo3zdZB8hjXGqaZWb3NLtZAOwcvKdDVo028dYf6diGS4wS+pL1+F14Qb8
5WPiAm7ek8OjPdDEFSBPDvRjbiKyDmsaku72pUbWEzfoQfKWQONJUfzUm1EWZXMgLCHq1jrNfE28
wUXmhKIb13F2x3sdYolVmSdFiY2b6mtM9lR2I0uYuxMigUQCvTRHeqO/9IlxhGImvkOsXUhZjh7m
xovB9u0HLWrAl9wWchXcDaNbbHX7x1SFuGnlU/DJ6mI6sU6L3su0N+3xrAjH3R55kPfjBx76tE5f
fAOg5HGq/472VGN+20pvjEY3B6C2HoeK7JWamlI8+w65KT7WXz1UvgUJv79JJkqqksuUwQmMp+nL
sasDaGf+lPf34rwJlf7zCQq6oSs4l7YygSCN40iZraYo5v3/vfyRtrNuzC9LfRRECAvcsWQvYnQd
tDL03ozSV81VTE3zkkPVCmMpBgPNJlvEPqPkBwMmH1Yi1adhLzSlda8VR9PbxWA2u0XKOsxDLiBx
XfeQ6IyZ3urg+AkQFU8zAiM1t/ybDw3ZrPAt9JXyH7/BEal/qCAo+WY50IPq0GMR73Qr5J0ify9C
grqQottJ6k5MaXoKL8FE2CCOuSkgmhSbsZ1KYu1ICcMDBINBfKrb00iK/VvuGseaOzQLr80ibmGn
TzIIttFcpuXw49KYL5QXKZmN/PjDVRw+D085HWdeseQfkZyTI5fz91y0eiNrgQ+yeZicOqXBGnS5
Z0hBLDN1ZCpULylgy9BGQRNPmig0VvJY9xYWJJmkV0A+ofwI8AhmNVIOge8ryWYcN5kfrecaIzIH
e6lnQsPHnPVPvuR2OESNMxMkkpA/cZSj+cmJRrE14R00nkF91paKJvkm39IhkUgKzBDNGKSLzWLp
mCxtTBVQiVvPs263MyszadQClSNuqLd3LJzMF0yqHKCJN+5DE6o5CUHnzvrHG4fGwXlR+aw6n6/M
LHGxKfDaHRDIcV8COY0LeTSE267vEqHZuM474DGiri1yIUFtYSmEutsfXnLCqgozNSRR/Ew7FpqR
xwC5HgwIaTUAd5q7t61vBwVQcZT1DrQ4gvdVLxxzIBfik9U3zAZSSdGn07gCs/epxb9BZcXKqjNo
S4Ofxn3LFgahjJDQM32MGvnzOJQH2uLFyEDi4J6aqfkLPrNzEDRc8O3UPSBaPuRmioN60ylpKw63
a1Yv5ADoiM+ssgX71s/RenroGQyu8H0VfrqD3u0PwCd9j+LfOvJYs8VZuEm+qTTegpgL+lqPIfP0
kUW444RMXyDQSNb6kPZc2SZQdp3Cs9ubtZN3xkS73viG6gqU0Z5yrTZlwUdoAz2Fv4lMBYAdN36W
73ys3HJuoZ0Tkliv5oCFgO7a7FiBqJisf46emi2xyASsH74P8SiKRI620aLadk5ILZuaj/YwGMH3
F8cNGp3XObIfuhLx0WYEgNgsQLU23PgNRuAKITx7ixkREh2cBlNZtHwyykxeeiAFoefcoffereEA
mHGKTo0po+e7Q4w01S+TLVgcNGi0MRj9boE7CaZB3GSOWlJMqBkb2t0uJQRb1OL1seCd+LJKu2x1
BjOqjtkxYKu3mtrkFfPPt/rgOgaGKqElsHxqX2HgZiChGMlbt2BsxWH8F5zYLHMPYsnqVtKZHMDo
lvTXmx0RTQRZ9mRm9cqYGM2S5HdrNkAkcFaj1FjA09FFxypG5jeDdWJpX5S7/W2CHXgK3s3URF6p
q7km3dpar9v72JEUb3zAMqrZXsQTAfpiwGHt1RoAFW950rwc3W6FRAcwfoev7NGqR1Gm1LaVfWGy
+6ZceAc8J8/52EdMR4jrFa5+pjIzFmDgS0MmQ51gTY0gmIzWjWRnpoMjVnBgXS8drAcxRJ+Cfm12
pO5839dZ1A5vYAuxk5/ixAI5ICdPZLuJiH5TS+n4rmgiZRwu5uL4NDBfUmWXNmvKLm7NrgpfG2Ie
bZ+vWtvj7pxeQ7JHfL41wO4YHcosKXaKVTnyQhXRKVI/GPFW8aLmuVF6tamo8sy3hdzNXxu40Lkc
8iFpo3rHkTWn7EqZOZIFfl2P/i3bnO5NOPtkhTBP27aIIjp1amR1V73cpFg5W1jXOxXgB16SoA5q
cyGWjwgDICDQwV7nw2aeeC3TPnYrImnG4g6IYOehd0QRRA3CWzipQybfHULoPoY9Epox/1nZUkdl
u21llHnIOCbg0Qx5OzGtwcEMThGZT6hOBAkynBWsrLbaoME3LsZ7Zz/NAgGJmPXMb15fjmOSmF3p
u5BesOAeAik61gkMmIDsOHEwENM1vT3L/e9Ll2A+ZXa/+ST+Baqfv0g/EpzTuewTM+yRMcCqSGsj
p/blc5lyOspNYhmiDG+1jfKCrdG0a1+qTHEq4mGfVhZNMmDVyJ4fNQyJ2appbazgK3eTCzcI0wqX
25JtwqtUfcVGphQm8F7c3RsjKmM5SjFnJb8DJ6wBnBsdqEjbenZj9FigwRjUSTfTDhq26ju21+MQ
mq36OQ1y45TXfiZh0P52i25qvwAI+EcBg7YrELkuncPXhfuHisSOtWnljAMfwkjleiK/K5gLD8Rn
0qao2+XJ1/H3S9PCu5QP+hL0fCHSqE6s+Vk7xYJ1qPsHx86rmRAjwkXecIRk6cViuHLNB1Covurm
nAFenr7n7yugej7zPygVm4y4gMvxkQaq1cNcBezzNULUp/X5axELefAOSKLrZEKBCfinrG3yA0bB
y0ojYdoxRD/CpM+vztaYUWx/Muy64T74UqX7BdMPbUPDjxFGxEyt2YnBeRSKo8U7+BYDBsaOXHRj
2Bg+kaGnCZ7A6fYx6XMfKIKbTS/KY7l3ALiju4y2K3B+He3nzzLzVHAecwysI/RejzNVeMjXrOe3
Ek1rpu/5CGn0hHw5nLUPUDyAjvHRb+H2Ff4f4MIVdd7dWXtmp85/4SJlwXxmYKMTtgde69fb/1cp
9IzIFTHdL9LArhWkEx1j8rO/tLtSOsedGCB9rwrSry/VoVLC60dT6kG50e/vGdQDwB4g9a4QtNjp
aCHIFAlByvdt2kxULvurY/MR5KbXPxMK4KO/1uLrJBvzKw9Pg5q2RmpbbtPhNs+NB94fMs3Y4Y4D
OxhfknOFYu4/GY+/LgstD/dCFaqLoLO7OwSnhk/nrE9pYqj7B9+mB1ugLQbzIJLm7Z1pTDth4Sh6
MaWAuqLT4UsbuyW4bkVMkP8V3OP2BXflUkq/GDKlLnLwr+T1s/Xi1Cq8anFX2ziDfrfp7SoCpEMx
pQL5yrsZUNiPuVGpQ403gJOP33dXJZKxnCafGq4YF6sqnV6ONq9GpDzaknb29F5zsbdmTbwuqiCP
HeltDFUTOSBzRnAyPIxYdZt6Yy1NQMOaAxFIX4L4M9GEt65Nk9KMqS9GSCtZrD3sOvmSBDphGLup
PJonnYPmO2gQNXXWwmLTvdFIH+pIDEpypfqpk6TvxEIUEM9ngXWATHINwnznhc0BPTsf4bYlEqeM
gJkUtn7j1pCDiBDRW5N0EPy9addNfR5RgjkCtyJIMPqJunVAHzzvVprPrItDlmeh0ESdEYtO7Zny
6hXJfWmcci0xS0yoRD8AoScIp6L+pKMr7rSYQRazvMKUoElaKsNw0JxErhPhu+l8H8w8Bfl3OZ2/
KHU07WCYn+tKFfbmAPVWm4t9W94p2L4PD4Mfbnvy3Uw4xTHw++4akVfp/IZaDjPhmguhFj4QRc7j
jyDBtzKtfaEmlThhbnTIcpFPvQvUE1LdZmHJhIdSUqHZwE3SHokS+zTJ/I1jIBT1a9fOyjQcIi+W
Bmhu+saBCFNQPemwIBBE76y3KrBmV9Q8AYfQk44++e+2GhEZ/CCctNk0/ZRnauSecdviNjOnEg23
K5pH/wydw6pCo6SAffi+2EYVXH5Yjy0T67Od9dEJEQ0EGuvMFld5WbW5mydNDyAKI1o/jWesySGs
7TsU/V3Q/bMLOt11d+BryXS2UN0AV8Cn2z3Cw7NH1vLG5aMQKkL4ik5KvX5xsLyoMf5bhSgfh0NJ
bAg8xaLZ6ebF9DV1tEQ+SJUIp/rJCV5HBZTVu1B0FLZmGA+bGNw7PJTftISl3NBEGoZlC6c0UuQZ
dYvs7uG4mCD+AKxkGoOhZ73+GQEaC01zRQx/TTSs0SNfds89WGwYNotACUULdIgq9QNJ9XIKwqg4
2PqsGnxSp9DTwY6g7nW52RhvuCYlsU8FwviR/R92FR1bDAtw7eV0X+iJ49kES6dD0lMV51YkA5C+
vNmd5nPZcFnmQ5CcZ5arh0+a5GfLFn0fHjoqNy8YFtz2GBysLz3eQR+fh19t9RtRP7MR4kpk/C23
0+cLZkvDRKX5KnefVSg3ukoYLHuprUg8fH6SN7FRxgEgvaod965KAk7RbMIcuiQnYERPMB66mH/H
IqavyKmm1vd2w4KLViUOxyAuV4GfRS7IiVhCCxFFntTvWWuH7AENO3H6b2buM3FIz64kTlfFa6kO
71b194hVE4AU3MD1TprAHwRMNetKj73oEnJwEnoDA5V7XEt09sczcqc0CS8lxNR/QW8nmaNb8YL8
weAIhOKPsOs1Pdcc9y5BEB61rz+p8xJaeJJ2yYW/I/s+1LxSb0DyzosOZr4rEjGdJFrK7sXaDYGL
0d4YhhOB6xSggrXde68OzMxSuVjkBEz8qMdcfiklhMc1dmaY1wERGQnY5do/5PjcUfuAO3iiQPr3
mlZ0o2dii2XdDwi8L3jyRY4I3O4d2d27cAai9ZAYv1Ej5UJ1nqWIDwRbwiYpnISfmBv/Bk0lfeXF
U8hZ/7TfAiz8Bt9lczlIS/dGJ2biNUA9fqgtnQdrraiWGo2+jPYjeKnLiJJNik+RNNXmoGyz8R4p
8GXEWjvv2BlVhnX4WhcjZPAuI0NfBAfyF52WXamI1g6/tlulGHK3E7Bwh7YUdul/DA408jVLTB9G
YAGPYauqsa4xRa4ygAddpYeecQN2kKvyfs21ctOO37ZDPgMDWnedbQEYtTL7pDt52NObf53CK7Yt
/nWWOOa5G61L6FMUmjZQqPixvSAXAZyS7gsrRpkXcY+ofzhFPPSmchnNJ0uaPha3t2IG9f5lREvm
mbX3LbaXMZDJVe0naKhCzfOsiAddnqaRorh8OL6OtTdsrumqx2rp5osSJx5UahinjontYAclMyRN
5JW+GgTQKc7htENz+xzFUZtgvsHOamCdPiGZFK2YpAU88rnvDqLJT8YmpMg8psBq2ZOq8kJVpjZu
B4uBJKg1bFINx/QF3dUuGucjMxLvPsN5PUTtS58+Bahn3Ow/XCxI8F01lBnfsvguRORuEYgOXxyl
dn2pwkKTCD18xku3qpE3x9YELS1gHjn04/K+ti4nzGkEWOkRmAEDdCIwomkoxb5BmyKwW9mjmgUz
zf1TPJHKYkYRqNpkT+yu+9+NuJauxCzUypF6S3QvHvsSrByD8U/jW+y0+S2krKpviRWlU8BsbdFu
ZK2y2ywFPNS9F4LpfEZVbm+eRxTdhqHhP4xNxyatpBgkmwWEtmVNJKZs19VkoPjCq7OcWr5nChfI
OLRLKuW7E5fGI77IcHavwfTFgWyHqe8VAN1XbxEGCNQShPPd/ZZK5XYtL0inbe4ScSrOGqDPAYIV
t+avle6gQv8bw9y/x7cTEs0FIWBIQVii6Fn5Ej+GzLDjtepTGEJtonH8M4OwLS0/0/Z2SnJjM6Ts
ruoUoMPNwlhT2R3+TubSq6RAREZ2UHjqEi/DZSIkKFBTt8IyqIKCygLm8dDkjv2xEa7oQBA5JlE8
dZw6PjYPrSzHqmjNLSzV7iQVYjAN9NrLNDi5hVi0tytXCWQPsjK0EJEfg00T6VgIkO1C+koQMsQ1
cHhDefywzeoKI57Oju426MpFyj83wtFIsYFp9LqJhGUrvhsfE6qz5e3D/zizihObzoZg9hWppriI
e/hY1VdYkWmQ3DZ2mZGJhNOmaIUn/i6fp0hMbMBzY1GNys70OP8SUfGB8nqxzysxxgoFD8zMdOQj
377yMXV6S0l4XvEscJHXtJqmbNboCFRJJl0iXeI3Q2XTp3LiScT9UrrB5rkPWOWvFcyRUyyAXcaD
y+Xvn4exnTTVJcTCrichGodOqNqWuDyREPqvgSf0hvp/W02fw9UPZvspDxHmRwIgV5X6WRutxvUg
e3a31+WsdRj+NUABc7mUKgEQ3WrHmiFUxFiOeA78I3hu9vQeHDoOJgBZFBm1cRUMlZK08r5ekUAg
Wtk0RUNS0VD+UL17FRfDcy+E9uyxNlEt9ZPOGfhjNc2Xx/rxXe4AyBwEWwgWT5vXYXdZeAJ4mU4M
g1I9/glGMl19i7H70KWVjYlmD59urNphoG/oTsTaxP5U4JpJGp8aq0ae38Xz3dW8xO32alQQcmim
R/X0BfnQXLnFgp7U1f/m7xfqQH7ki2HVeAHia9wyJZwo4AFTA//egkuNM61ks+AiuCA66s8IS0G7
59pbQIUpyREEGgN2/59M+8uL1Gn78ob5Wdc7LMYLvaPT+cVPD7WY4wC4sWGOh0iU3DH0KytcXSmj
p4ak0O3Q4sCfGr2N/sfNOif54maWdRNhcuYuh6vWquZvXU86ggntpHj4r336ffqNmBCb2Lopze0W
b1khFrWeIPerENrjhlzbW6Hb4N5n1cwkF8MjPsublRb7SAF47i/7Vr/MUfHOKN6VWnJOpqkAr+fS
zgp6N8wRZjxwNCxvpyRatwa8EuDGgUJjEja8DZ3kSB2uz3MzFvreYEiiF0ISmd7V/mPrsssTQ4i4
ZzHb+9P3fGIUTb3BzPhG06rnmGdBUFqcet0/dEOBS573UJffH8aD14YQyACfTUviSiZTs2niqECq
BKYIYZNFLZWGvRbznbV2p2jfcH/AMgXWTldFVOt0lALhRbmar3icoBDfkEJNj9wvHa/iyXNV1fTv
eURLvPWP9IIqzEmXZSFdtXyvClchle1o+vv8CZMcJ0SV5nwbjnkteh24i3OaPWWBw2pDhrXs9YdY
2Q9/aOeonqX8OJkB5LWlsMvY6MW4PL2TGNZzKGj/dNJ/rqWxwEHMDhIJssc8IFNv9XYXnxglt1Fb
DOj6X/2xmPklh0UO31yCQOkOKg1cRSY3TZB0cpkmZ4N/Em01C8fUXAPGjA0EihoSTDEE2Sb9Yhdz
cf02p8VjB2lDlDnFXcVkdByZemu+PTL21+LoGSJk9FyVYPEIR+lIoIXcZx+Al69tI4am46BiGlSv
tx3fmwgwe2lov5GcmBrxINeH4pZllNXnfONRwCWXyjrH8KjqkXZ4LSWwOCvyjGpDXpMNqARNRK7S
ixifjJTwrMEZYThij7Y0EE7MzjuuPlis9bw0s0ggtwVrSytelLpvUNsCP5Q95jE/RgBq+ZFw9dWo
ls67FGd4+rqfgIBotcMlpP+YrVe556H8rV6yDshl07KenCqGd2udIdJRbWX1pOP9ng6wVAXQ10/7
ND6JfwyBKz8q997Goiy8hXIiCFCD4aRFZMe5yHPBOkZEg+uT2GZgUy++usYE2a35Yd43Z5Jma484
diAfZrddt0Gzbz7L2UFM6muur77N3tO2qTARA4bzRvPLzGCYeb38wvYC2Sh0V6lnaG49v5UT4BDP
hTKpy34+Y11qvWAg0qT/PJ8Q0qd9CmRC2YIhmEgkheTdT7r+GH+V5ADT46Tn19EFzB62wWdpOeRy
tfa7Z/tLUScF5a6ljUkJ0F2oFJhZknRyF3QXMSo2l6txl/xRT5xFnJtKd59/Ao4o/2pN8yif3m9/
YEzfysscYYQ/+ZvNLen6mqWVWygFRzzdcVDGjQ3K4Jb2zdaA94plGGtZC9heITFE4s9wi3BTj/CD
qVpLsAxriKDTGvIxkhXOaD7heh1LLu676AtT40aHU/CKAct3/9X9q3UDHLIFDOJozNZFOiawNp5i
e6MXFfrnWRu2JX3K7zlLTXcA0/IyZMvBu2fA/Rqi2Zw2OcPv8Zan3KQuCXMWRThc8E5D4BB5FYht
iJeL9zYBPtoybTkuYGfSItm67wUoXiju3viqX6QLDErCF9pQVdVUHaLQxwNzWOa/8enUgdkIY8CW
+JOU0Sl+OCx970GxqQxjtye1M9IpKj4CGePvVlFx9NhQBT+lF3VdlmICARRYenh8KzD6nBbP/UcR
lBC2NdCzWTCJT9jjaoecqaImOTkKRwXkwOUSvOat9wxgNwJ5ZtvdeCaBjFYYY3tuy9+O8kRmhZT+
0qi6juyxCaBCGt3ENfHmsiQ3dm6C6+HpZGwe/pfeqfkbKJFaqC5FqKnYN9qrtqLu56Ie5BK4LgGs
0ZV2Vo9BJwXiZ9vbCHuM9s1Gzp4CHubh0PwCDQFlqlRbe8L5du1/m6bnXlVjr3xtZePKLlY4lq2H
KVtB1JLdMlKBYgi1MWV6YmCNLypAPCSTVwndtf42OSMLERUrF8KkvUhD0DgVYkkclhto4t4rQSQf
W58shCJLNL84GcTmB0fVcclX7ntZ8bp9BvvuJ7cAA8C94oWYSD6FttX55MZESB4/kK2o0yCGcBoJ
G3AwfswokQORRYBcMtftsIM0OThBV+XxOGtz+gwoulbpBsImmUuayyM2wggRt2JbDjjjP7/Oh3gS
l00IX1/eTeOpqGDBdloiok8jfsbSMyPSAWXTlNzj/HYM8lmKOBtiFREsyJdTm0FBvFNmcylHOvla
mauKiQ+Voiu860xOVGmi67yyjIqROfzpNfwQAqqw74pPDmdfnURvk/8hKdE9cYejOjcvX7nqwxA8
O/OOc1F8Bp2Ckplr3cP8UaSojAi10/PE6iWR3hkT1rfWA2oVGKoo85Rf/SyfJMnxDEGEMBei5KXp
+/mmx+j/tUnZhZo7CU9kJDf+vDB6FUJTczeBQ8ulavstT0QulafDllmppkZmjMRrnpJ5edS0Fuu2
Rh71uEqYikssoPsTtwfD3p3UK7p4WsI6NV3aGEzthyxyGhM+QVg0cHQ32hHlyt1zBJ88VTtDPUrF
83Q0ASBCe+pVyyvNlZNJIu8jzc14oZzRro6peS4tJfdHPeNtKdWCkfXBPZT/Mkq/3u+5AHTA/sVk
5qZ2aCfnnZ7xsh6Bex75lOcjDiX77s+Ev886HBA8EJ/7/8MsWyoB0tNeM8wK7Eh6dsUDkvoqaWWZ
B3NlycR6WTyFzyQ8wGfDRoQN0wonpctI9qaWjMUsXuzkYb3eVEab0BoE+uc3yoRdlb15KjYGY1Vp
SKauuuytFVzV8TADCSN6s09nzFeOnsurpPFyoGt4uq4UyMdnOJNttAhV+HpFPXJRt+e6pxvR8b/q
mBzng4jyPX8HZq7/8uZQNp5NEx7ivBhUUjrB1YWPxv0HP654f96nh5URzfnX+AlygfddUoWwrkuh
s/71dHKVeTB2EwrYfeo3CGSAYUp03JMX1MnkjTvGyOPl/TYBDk1rj8wN+11dr4aXRPSsVC4h3qXo
b11ZhDsfka8U+ThvLLVSOcu2N1Zxtbo2b8GvGqaitsuXrMiQx4altzB12sjfXQgr647GI5Qypce7
bipn5zhp37nIyc3quHj9LYM0ofKggHmleYPcZMajwdry33kvj8G6n+SnAOggtR45tm86vre9Mxg9
75jKoy7IrpNv+fRLV8OznA2iNtmDuk4mKQhvSdS0u8Ju+zo2Ql+0IABv3VSbfKHLqO1vYQZ9WMCI
MJzfQD8qXkNyc/+1ko7IZ0Im9gyClnoedzmu6++pEk55ZhKYU5l9eWXYBFVyphrKjLSyWCleF4ew
k7nf8J1Hg5IY5J73ODt30E8ZfmyjQ66ML7nt25RI1EB7zBB1G+UiKB4Pm5ZYXCryxF1hUz+VeKnX
+z3Lk+m6bQGXZ9HNQjydyvSPPbBGRK+BIpDs6e1gTjZ4oerUp7kIlT4yUmZepa9I6J9JsAliUD+l
tFR7C/+9Eh/9JK6TFzz9tB3F5CCNmFEw89u+J6DA13oWOwXUtMjZi3Q1TaiW4YO+VMn5x+2F/xTC
OGn1btGeSj4khy2VAwnVaC2HFH7IpPPi4rZFliD86oA4bTqq3+EituEAua5ehTSbE2r91WN9AmiC
v0G2qwN6GvE7zZk+7Hhmz/sQvDCKw1wVjct5l5hQSUYQm0KFOLBPcOUlU+iFPHQ2uNZaV3FOTR3T
92QtAvWuuZmuFC4AJQT7Una1SQeLM5I35hBAbGMEt93f1574KKs4HtQ0PiZ4qt21Bq/66BMbKAMW
SYsPJVzj4bjrb3RYdxgCilTriddr1X4fnLeeBdWr+riqULx0VOXDpoJD96fAZ3xSngfqBMXQIRbS
dprJ1H0VWMMfbXluI08QSWwKDoFrhnyupVRJVhemH8GDpZjZDHZj+yrgDtCoFVzkANY1YRmqhrlw
oK+6b5EHp7UPqo403jgJZVNH/16eKBQ0C8IhOHo0wjivA5awe9xvkY7YPDrkrF0AYmWoBYbLF5+s
swKOjBTsYglpCURzej/p4G0P4bdqVzFnOmLsRNHxvEL2AuCMaYK5m1kiot17I/5ZCwN4tRfYrTFJ
QUM7wRzWsJvc5q2a9j1F8XpBL8vBH9K+Y6er9NyakJVS3QVH6EqRG27EgX3tJaDP5QHk5XzC0k7Y
4QMXa1C/+d3OMEd/CVa33LGqCNDg164WLRu/Skwd0697aaawOIv7FhF3PUkI+kHDmNKiUbFkYo84
Yycq4cPt8gOi77HdgAtAPCjeKKjE4lqslifzGbQZTSP8fNidEb578COCY2ccln4YekiDHlRgp7Te
/InEsjt3WDPtw6UhR+WFaigOC6vnZALkd3yDbK4MYDgAIthH/Q3d12ti04SWaan68IZXsnD9MFzk
AAz8S04TIkZa7gPzfrM79jPgecoNSp1TZ9cdVS/VMYzUDHERw/yi95VGIvTq8DEcVuU67pHXFuwk
TkarOyjZ4Xb6CW2MQzUTGoEQOxH9BOtJdAQNLu3wALj7RUqB5ViZJHyKehSil5j3RB8pVlKPVxjH
1pgCawS9T1Dep1BU+sxntn408Q0cWTaKkZwwlioPBXNsDOLgL47OtyTmivVpTEJ+yB8RJFzF3ER8
6wKWpG4F/4BWz+KmcF1T5yCLpv54ea3qgqD0d9TejSLFfOR9v0x5M8y1LdG493xp3QdDqTukxr3Z
KQ7xRiqD52FhN7ORy79i+RhfHK5JRlGYuwy+Dy6NTgpZpqbmqNRk5AH8C8p+q2WKslhCQtC6bJIt
SWVk4c7Q+V/zLcHkiug3vVQ5ya8lm0qhEYaww5Xjbfida4EeyMf6mP5REDtwEn3TJ+j9fzwuUJFG
xCYXpgIB0c0JGnh+Sa3MGprlFaeUq0XjoydkQlK2zt1CwzDTS6Q5iOvtgPLInM6mrifJ+mrqEQeV
UyoqvWiooAZLxOEWyKAC/ee3Rw1eVUPGAGzLPerq9t0hzIblub8IpqAKkXicJ7mY4uLBVAEE95rJ
wrAXduM8K74nC1c0lxZi+dyZK1l1NHcZloRUBMnNdDBvhl5rSGqbtPVvPjz1Tko9A7tv/3Noe5KJ
mOCffWQDTlOfnaYuw+LyS0V6N12PQ4vswB9cijaxQOnL6waPlKm0d3OFqamq9JiF+0xCFXD62BNQ
8RfU8JeWgfdMJmR3rpsQjSl3O+p0frw8K3hzKP/t87mpjC1i+aT0IPmjBMLiyfP9Juw3CsDLjfPh
UhgXQpXMQT+PSxXK6H4Sw46dXCo5aftUfitEcyZUF7ESW65Td++2bNJNBRiMxhjt48s04qkW3+ID
mMTWeffQ90EDXlGYqzXErRicLcduczb/iSZf/mUur+rihm19MyRgZe8j80b/RAehCuP9icBpKxp2
5qr2Cekz2IUMPAyJGxg75EtUTCf/MkbRqGFVvcTfOXHeX95eumylkP4YVBI0Fwxk9v59LKrw+u6H
zq7w1prNeSFuLun4H+/BvU/TrQIJtpz0u5ahXbgDZEJKFDeOq9rn4S4u7hZwejvXOgLjNm/0ay8B
hPULdtfppHfOl5YlCYBAzSylkATxX/kIbZE7Mqs0TzmBVZVUYFI6BmVY9cctlzeed8A1GIGCNnPW
Rh5odi/jz5myvbfqqfy8FMHrSq0Y3aTq5WNmaI8f8KJKuJ8K0ZJCoGjXlYipsIcb8ln35ECWl15i
BOB8JlLMcq4mfbMDy5GFqX+aX65qti6kWRLZfPcnynRhrI8kbYa4TcIum7avVDv/MkDB3YSjFKTs
cddCgOU1F3A18WhegHbK59m3qlRJ4PBM1VyEccf4LJIOdLD5cOUMi+nM4r5OEiqPUe2NLnOR6QlV
HtTF8Qv+XRBTutMhY1OQ+ZM7sPcXmUaN3oGh8Kv3mMEDcB/m01YBB8cxYY37Pb8XYroBez3DDywz
TJjLYG3EMrsM6/T6AUTib16ix1H/A4vy0y1SSqRb2SA9KJsRHqcHav47zunLUYwRFR1m2nZpW+Y1
LwhFpxLjkmOGYuk3DJqwVMpWrZE0w0smVARWKXaZ9DMszJyK3nPPr5UfBQNbqBUudAunkfnEyNRE
1kBZYbKkkkPKaM0BvnrGUfzjbanp/Yj6iwSNDsH6P0ODa0q0GuaBCBAdnZdo9waKGu2sZfMhk7WT
gQwlkDmNUlZWgk5s/GSr9sTJjcbARLxDwHKgb1+nY+lp642etDL0cv6Pnt0YUg9Nsrp7FfcQvoFH
DbLFlx4Nq96kUmfXRWA+jadVJTdbVwruxSu0oYKnzgio/OqRzqVwdpmtlX+0638sk2faE42Zb7rv
lRUMYoRmqHo4LLLlHSq0Yjp6ZHNE58OOtI+JAq5tmhTCaJWIO54L/76pXPLqwWeL6kPOhXiKv7fU
7cxei/z1oSB7KeFPS3OBEaQ0SX29qT6ksFhNanMLZ2Htw/q8c5peB5KXS/cI3CfaJmqMjL2op8OA
nKsAVjg1ov1P/+GOTVMAK+l1352+xs/eMbSyURtnmLdTwuvcwqQC79HP2xfSG71NWxZXH3vE3lvz
RqPesM9OtF3J3azQU/6OY67aO7HaMsKicsZZjne+3sbLjaMU46GiVfi03PzHmo9Kc0iKbmC2tms7
9A1+uPrWAede7iJLWGUOCgKFond2q8BB9Bnb+NwuWv7oJszwfVTr3UIZ0pxgv4oiV+h+Htsit+03
6w8ugWiI4h+eiCRNl0jWb6mLMVSdnybOrJAS/ox6I812An54nkBj10xh1Vu2MMckP01aHTN1AfGX
7dFjyRYBUnlyQ7QPIoWyyeIMOLE4nezX3joyrrRhIBYjLt1RCAinf5HBsqiar7WNyl22wwhLCKNN
oHqrGcx9oiN4KfppxuMD8Rwmxsx71BKXNtqOFRKgcAF6y4+cKHm0F7Dl0Mqk4lDj7eneUE20d/WQ
keC5vxWKXhkG9X3NybtvtVA5iFIqHfaUneXsT/7ZWd3ESe5a9S9eCB/LpwD9f+wHw1rb120hqbHq
6gpsw81Wemz9lZZwaaFbYZtmNtd0FMvC3WYL1jYt6mpaBIZhNXYgHOrrFU1rtdG61ozRjpHc2F4d
psAFntCz21MIDFi1axB+13nVF7I78YBGkjNycO/yqEnLT33XkS+3VYjklOsNjn5Q7d+N9h6kkkDJ
DuHQHctq+8nCM+xe/ApfLopBranb3WW7nDGAm/doXHjlRLkmEs913EYpx1CgHeK/KPH/zEBD1GEJ
QvK+Lwgvr7s83x8wkx89QO2MZSRPj9W6A/YARsNEKPRFD57Tsg8/ANyMEIII2S3yf9cjtVA2/Sqj
K1Qs+Cb72xcHYlzBpooUnt36++UbP4+eaaUJTnUAdIs5PD80F8ERIA7S2BiwlpuEjA3cdr3Riil8
3ePVNOvBLmTOnfccwaPzmT3iKohs0dleYHYoqTZaNCPWrY/Ol9vk/kFDCrkIlw6riapy4uB4UMX3
egrsAGtzGFhseC2CahG93IAQhIFK9yEOfPpfD6TlQj1bsP4tO+rXnLXNz37XNZpx7XkOYiO+pND8
3mVmSo7+GRJm/cfioBpub0kZlL0oPa+ziuzWKi2pmGVjMk6Kb5+FzyYcWYsBvEJ7fHLCcJHLJUym
3z802hWrnkYQeOCTsNGhG+MILEM0XzKVjmgUFrNEwuseASQ8Z2N//1kcfWBiQpvKNGmYzcDXFnjH
/MWkqPcBKslswgZLhKPASXxFOPAu18e7x4bj4QEDNPGpSFGPr90l9BOmjPCZNjXUmy6mV83A7S2k
EgqtuaQzrJLMJ/me15ti3XJIsB7lspm/5umplc40Df28JmxKVdXNDPrEGhrzwtDMDhXjsdK+uDW7
8WXxuBnsp5m24D+I74g88uv6KW4bPnTYmZhKQXQbAkC0vqWWsWfvtY0vJGMCBUWz1iHCtAqsYC25
kCaw6AnA3MQ7wQZDvabE8dvfC+7INWAaCsRmpudLmcgul7tXU9mljT4/CBYQf1faaHGcSNBVO2Sr
RUxwwoT8eeMC3DAaDPW/aqjPN1X80aKhBNZ/cFEtAZQY/6kLc82OYOjcjgxFGR5+nweKKadPRhii
qs+WAO3cWQUYS9HrnogSgJOsqBYn75QkPcxkVx3X1huyTpvJNGubTheoagwkY56zQv/XYIlzezXw
aFa2rqEi5MVTRFtbWeFPDa6CsI+pFmv8D4cGr5S0tlaHSX/D0mv/BAPYbecS1TQl4gytgw3dNj3R
OdvhjVZ+zIcaAUgMGYyOtFDKyFpLADiwsdBSuR9stKpe5sHDJEGhOL8euvJAdjlBZMWdMXWrXca6
iQVy5LS6EPY/eKDwmfP33I/Za9Gv2NDsXxTE6ghaR4yU8ZujJxSAV9/CCuVIhzb0Ci0PiToCETa/
r3mXDawgDgyvqcAr8lXsCP6E5JZc9fFS0/ys8OF7obpzNjNMN3Tc6Z1Qzc5Dsfz2ynxxPBhVWXMK
W9u+eN0qerPRjArAHZMV9c5L0xKttmB7rtoH0h9XGhh4mWB5px3OnxFaMmTKok6AaouTLiIA+8TJ
hqBkQ2BszQbrXa00frZSo8YrbH5f78K/rKeEOQwcHAQHmaTNdl75+KxoTcyVE2BLut91SotivfSX
JkE5RF8Orv2gq3F1PrEk2gUjb0UjLshlfxL6YsQYigRN2ey5M15Og+y2+B7lZn2VEZYnpwSXc7nz
ojab5W0Sau64G/fsPi8ceXPY/LvU2jF5J3E+aDOuvXIUFC4mTpy3JSSTHWaFWvP13phyrLB8jsa/
00b0yLt4Ft24cadyTWDlAZqgRyHHj1zdDXkiuJD7VnNMG1Cggvd+EEtY6cmf7dTJHDtZZmiZivlv
bYMq210P0BwvQzGtZ5ndaKhRLdFXrVxFCwwc4dXhveARNI8F/SLSU8MVKRK4700LphdlRF1smd0C
RUpQyQwpdGWfbz6ZBgY+fDt6OgHFD8kl8MTN3kUF5QHTXjT5su/hfN0IUxJ6gcHWyOUzVttvQW6z
Ev+9Jw5t3StfhfD1HcpbESFYjSTDvEnPhFlRNflx5WYaqhJ92U6dHPPULzf0AsUnv4Zrh7rKy7jT
tvRp6/4ueVmAID9vLNhhGpj8vXh4jXFfwi3YpcMWTKHpb/VuXrLsN5srnWj7cR/xhTH2eJYu0xIQ
BiqamPzPIe6YIfSZJAFQRTH7vx65O6U7RQ27KlT7nn4BSrnnsBcdrW9saLMMoSzh4NwhL/l9CMzM
43IWDVTxSjC5SpjOx04224//R2cjOoTQrO9MZk1vklBM2XX/hI9buF9gkGepl6mOlmat9TrDfepI
0IsBv8mtiOxjCk3KKH9lVJFblClts1E4yqfY5Q2FCrlQUyFTlzMF64JuM45SgvZzwP5nqtJ/v74i
MfOpgdGP+zDU/o/zEIA6aw50PzlynQAvIMIdSC9WnLAQAHdOyJzOSZNItRUIapl59gqLlP4c5Y13
VdK+4RYq9sjUTE50uAUPZKWurzbwXGlGwrI9Mduw+VnXPaVbXhIXA9rmQV5+jzm8RpceYEnJo2w6
E/7oXZWahXj2pO/E6hEalaCEMzc2FmRGNVDY7/CApTHEbSje/dQ56VIpp503WC7O+GtP2tULfIqB
WIZ0s1FPsFxbnI42jqUP/Mm4K3ZkZfPABeHmQAi3ZKiOffXBZw3DZ4zIorm7ufXlvik++T1yLZTf
eqOuOtGYqr8GyZr6DoLdY8u26CAthUajOEG99z29rwNQcOFA4dXt8DzqFAQWOjiB4js3qFqE8eJ5
6PnS4GWnyoPYzvBMYfdNasjMTV0J2aAhpgIUDxm40LU6hp4VfZVWBOS/ikqpXzqCNGxlGY6mDLeo
jpMUuve62vaW0pjlfO/TyhnwX5buDfYRMAXBqkx2zbumM08S4Jrw+QPcxpPAFA6kUMPZkkS9uZH3
ExvTOCUJnYV60CT8S7swifli5cCNmhqiS0Ynjv/NiD4vnhniPY50daCZFDWPZ+xaR7acS6k0tEQ3
ZtB3pj9eM+xNFLfhtHiBTQhSplhsNX+qa2rrcF7lEnAY56bkuKzzFrzFrf+Ofb0xqPTgwqOAWyvq
SU+Ssexm2jC3bNvJrrd0C150tI+DCNs/KOpYLXWB3XUqMFxlFivsUagEZWrxsfwkmUVW8KHuBoK3
M2/qS/fEVC8VBJmsRhaHwK8YCOro3aNCScwju3JnSIdBVeptzlSa5+dXdtl2wx1D+B7s+3TfBrox
XwPKfsih3II/GSK8fWBOljiS1NMF+V1VyBi2NVSEIQZNCNzIu3t3AaVsYlBii8vOH9WpgU7b8XpB
44Skb/doAmjGx7DLprdE1yYNUyTgCF9l6/OQnVVA/tokv82w+aivjBbL07RsSQ7+scwKkao4LzkB
WiaJNzi9MTChNL+joTQDSTGu38pCwDhklNUkrJ+JL2Fk+qa1FGzwGPSPbsTUSCgogFXIDsdhbfwJ
tIKig7cWAmXYNc5F2zhQvIRswz3uap4yCxiK8H8BBGTfsndZsZ5GaEaSrIN5GVaM9BpXontLhKcx
4o8aMZH4QUKcl9bYsWPJ1XOgXIx8+YShx7ZhONT9Etgo0yAiSd4GLDJLOTg3TpBFU0pRsUHW1vdn
ZMhSWWH21aoz5b49eY57dTwaup8mYBYDd6NkUpF7cE/4nWclDRK6/Z8+0innf1EFhv5tQkCUrqk0
Lk2+a7WI1wlG2I1SkW/ZUe8w0xUQ9fnXygpj6/SPfAsSS2HeFYh9sCKM2xjhBHioBAVTMSjVdqsS
m2TgE+WdQ/QPvQ6anVfp5cNSyUDJv1Ge3MaZciIRZr6CCIhR0spA+ttHgNVrhczTqTXAHVCWhk2N
5Mpv21gBJSOl6CRSwAXTx+RIAjTgXZBBb90LcTnK4YbXhGK/6nzwZ9icUf4akknTwLObSuW7X7Pu
vgQ7FOfQkWHgDzXKNkJMKSNJEgZ1qNeP2lsy+V0g5wWLRFP4nQdV2aqSMRTDLYnYY1wZD9Uq72MH
LG9FjAJ2pfBYwLbXzo4PDjhc7cWa3pE2Ll4nTzbjqCiU/sI/t48tF/sEMSpoWiQ2zt68IXqO8GFZ
3z4orGtCktAp4tF+aPcFXzKBKU5uXt+Z4ETG4FUc6l5ARTQDoSfeqqTfnLTj+m/+nrCbW4dHKZ5h
KIIJOf+duG5n2l5UAf8u5GTB3IymV+o0AbqHU3Tdpcms8+yAbJxILtFBUQanxtC0rMKtwGtt5qqb
NtkFZRCbR+TZh9OhrSVk7ax4kREyZcP6X8IGS114ORvV52xsIHK6CvXD3oeeRZP2ZmWe4aM86ryY
TppoosNyg0aU42qbS9UVfmzDa77yphIPRisRqN34Jkz+Wsxp7t8xYvj5KEbWTnpK1p7TY21ECK68
xGOJkzSTr8hzWA07JzFWTsMDoSmvurETzLe9PzxW7gENfaUZGQ5RExUNtHqXXs6lcyjFZX5q83SK
nxClJ06clDkoicDrjy3yVXynKFjzpHodUYxYf4wgLGR/avSzsyxbk7lVjYL667wuu1/wbf7RxxiP
aHHFByJwFdXQl+unCefCV/bowPmA4dByONnBsUM3rY0V5UyTUpfHK892nkVpO4Hu7YFfW+F5/yYi
EPZGRPcrX4mrq6lM+5jkXVl35FXogcg5c/zmvLWdotimgovUS7AYpnggAlXLWV7+aZyy5ajvnlju
54L61IlElUFz9oXhtALN0D4DJSz0npgIAY/INj+Q0EEo45ABSo3xYuwM5Z1M5wMJ/xluOdVvMeDY
21R+Z3NbxH4Eu3iNPQUl3BwGsxU4pjjAmN+2VxY3HHu2q1wb62RkQnrR6X3qOrXqkso37iI6no4t
XV6eJhne4B8Yd0hLUqFDukgN+G/uKfgAj+KPHiEepiRSxxfjV8aHNCDmT50RZ6PWKN2oXidjFUbw
NkRo+53p58jnxlCevQ+/u8JD8F0nKpAeHHsKLrDAxJVFkA2Lw/kVpAxuJp8cQ8pHbgUyX2otdCpJ
ynz7AleSyQrr8Aksn8KGenzFI81aURM2/ELPzsx5j9ehruVfk1dJ9xpRTV6oWA0wJDeW/mn2+HNQ
TD0E3J5F4B4dK91BHmNmxgLDvTylCcY2uTi/4wXpzYOw4wmzs12THTGnTvtLV0My8pOBv5khiOyy
T9rm/rQblSHzyli/FEPkPwepixeJmQM+QZPnk2J05jy3eDXcuSnDs26xqTrtsYMMKDdgGghbttG4
F0FZINJP0vPFg+d8DZxRwjJllHc//n+sQ+EOTBe7dUhevFsRq915YC8+WhKdCIP+1WARruZ7Xzcs
j2ZxmlP6k2rExAJmlaHdUBWkoBMeNn3H3L6aXS2/pItGgi7Y2lh0XxG94k7U1azRl4MIwH9Wa/Qe
l7mwoIiMuSaXl5RTcCOIiLpUSW42XUj6HESZ1yrtmX+cvhYjI376io+LGbW4ZVP+Rxe3+JfCJFfE
z1e2PLnSKV3gx6CNnYbAY5cY3aAl09onlDPq3QYDw6fKSElo821MUgvGgOF7AxlSQhEkMK29pHYA
M4q0+m1UioswG7LNeMQQ/sx9rMDzuI0x0/A42WlkbrIjQCh7xJDiqHYFYrY7a13C22+kdm+B8mvn
gbrzaQSRpaaEJpNo9bIUxnHJ7OauE9LrqX4yPWRJiXL479R7lk22JN8Kg568Ll6AOcNqrCFyzr5z
83IIaTYi7H1VsckfmkctrZYWER0quPXooEuxPtbtuiXdnEKsRbNyhFxyITpBPLh3/4/i0Zc+DBx2
uEOjXyt5CJbZ41RjdT/T6YRyZupk1iADfGeM7HXThhmu5I5S84BFEI5be7iHaRzNIcaliasNBilV
X+fElX7Cdl2Ry4jclJfV7noQaIl1j0StEZetNU5tVfhhMOGVglZND6Lb0Uc1Uog19j4z1snzyu0Z
vj8f65D6mwu0KEJeDwX89O2U2yWkyyLrkJm4w6SwGRGl/hc+8LwnosY6PCYZNKNBbnUp0p7uQLwT
459G7Ag9+NuQg3NFKfdSzk9+IDR25Ru8il011qaPKiLDjjKgFSSIGcfmdxopTmgIBflTXyivNzQA
7MPMhQMmXLdiaNlCAIxnvfGU0aUyp5lc8KZD99FjQRtJehKYiYidn5hEONkffnJ3I/ws9Jod6sy2
qwh1Zb/8uj2WFWk0C5/AXT6LVoMCCFkv7i1mq97jeOTb0Wv7bnBbfhiscU1hSPtG/EYzDYBso1Sn
x7JV3MPHVNJNex/goH0rD4VkzxL4KARa4jDmmbAJMJ5rCpWWoZdSU2wVNzXVO3WDDCRxqh7up04m
+KVObNONuAkulusuqS1ry5fwidKCoAz+wmif22f+K8NbLNX8TAIAAL+qyPAWwIhFYDp4Srz1Jhcw
kx93he1tCvtMYUJg+Iv/G3K1nsF0PKzFMhwYuAL/+otNHuyZrDVfZAKTnE2c2jsuHUgUkcbCa+Wy
1RkbnDOoDyvsGWoARFsGZNbM16jNSPmIuNcW+qhFdzMmrB1RrjSWlynmcfD7U9nfqkKv/TgXxyGU
dOGoJquZ4h1OHnC5egqQw7WmQy+WkCqsZVNHS8hhTDGoU/wFHdTRNSz6wmRwfKx2T3k9J9ndqWs9
HA29FoQ4vCSdMwcaQ7WlF+beyP/WqzQjLFNv7UN+EBqiUscLO3Nfv2ssDSn57MLR1O4IMCs2clLG
woihlAqGmfN54tod/BoUN7iWbNDDWHwoILL/qPsIEpGWD+AwuJ1iCyPj6F/YvU6/SXGPZmY3e6ct
Kr4xIUsDW+x7eN2sm2quQ9/gHjCutht5eaopPP9E2htXdIEThKeIsN07BRqC1z8+wr5rIRcC3zjY
yZ+ghQpK/JIA8W7KjvUdVyAtHGcGBX/kOViiy22cTGjlak+66CfZ9HR/eBnfHNl72WeKBFDJWRJ1
Qd+hwpUe5PuQlaz7af5QkkQ8az4DuH4YNgOK2AKvxaUF+NaDWLrePQBIrdZgHnBWoIgWOT6zjblX
vievZKTKuCQL7nJLDIA7AJcGOubs4FpK4qJR1cfXPgDfmvS/WwOOfBP+oeRACr+mqBwNcC/5IGyz
qFz8WQjbG5m3qlcCoXJ8SeB8t6DlpOxpeT7x/Ezp5FGaFBNpZDNqgHv8NUK6aQPXFEoLh9oDE++o
EiOYxS04fjGnVIZp4857AwHpwYFbtiO9SaxXTHQqlbi0eUhbKDsBr8ErmS2+CiYQ9Buy1d1hr0IQ
tLniGeBxOIrlFaF5pbEAU5Kx9y9PhBp5WzX4iBWCm0U0mGtDVSTeN/jb6a6my7Zkhf6ubkqblCX+
7kBoVXN+NLtCGIUOTibO3CKQW8FkhFoHxmc0ORXUSOHq3P1J7ALBy0NwVXn4dqkkSaIXFwY/DnfP
NcpAzm3cfku1xemvCxNoKoZCYZCR2sufhq2UBEmiNjN6cIT67EVzH7vSklDdJTbGSL1FYy/pq7A0
zAT3Ao24fgikN/+uuBFE+6kDmh150JUmI4gvrdZ/il/9aPipRSC9wEKZLT7X9ZQF5PIPWI9DNO09
VZ7eyiSRy8h4sSOYVvJmspkqde9isAlhp5rrbtiEhgh9V5Zh2tEcmIuw+Pshr9uozx58D2vUn722
yMrkGl+VtwftxoyP9RAlmEIkSpFcPoFKr1jFPhupPcYRDcsst8mfjtXjQ4aFqlUomi8sR2jWD27z
kmUN8MoS8K92N7a92vWh79U83i16pwFAHG2BnsxlkNG1yAnkZufJ2Bbb9mOSQgETOdCkHu0HbF6i
wJXiTcN947KWuMAIo161amPr4szOxhOENYHl4vUZA96LEOdaPcI4yvmZ8FRn7+kKyfrrw0OEst6t
JKm4ZkaY3FYZj1PADUS3jAGxNczLXJZaC+SJ18Dnk8lPfwmP/inaxMmTdqZo/+zZ44bbIS0TKAiq
/y9/BWWAY0kN0jH6EOVEHvxNMI6MMxLCZEllOFyo2icqOu6w8yplcikvUBamLKHY7j9U9C1ufKxm
WhPdJKEo7819aBrHPWjgt+gedYnNU7/GseeEDhKyaofCd88Skzomripodo1arTPerO5QRmf8waeF
azuqmTcyIkSaWY7o7CIgKwa5lDaW3xNsCuV+yIAHNiOU6CEMzTYiK2HMpwzqd3z6yzzAT7cWSmog
Itp0etvueD+/bU4wJaGqApMfrSpUwHaQpiTYkr3VpJe9N3nEdlgWhyeWMGuEcxg0wNJW4XccAdad
kOtiHjC0ovoeRwfK6zVxHj5cubUMtEl+nkrkvN9JQX7T9pEDVVvnbZRy/WT7H78ImSEhX0rlxN7M
yx7XmZSekVD6mL393quKPy4YIzWYC6poDDsc0PSRNK2o+Bdiv2NDpkQBNQKbzDXKkjmZYJVkGU+6
dcnSDKy2FOeFeq18urWCqh2Ys/HR3FWP3WzzmimUjhY0dtQ/BqBR7en8rBQuLok9Rd8VzGsmuzIW
35t8bKP6oi7wZMKIcc1en798L26i9K4f3zyk2lUu4aPE4ed0E3+teAMKBNZJVWCdZ5Z2GoN1P9fW
2KbK75CIeJhCo0W/eecOx6Tfw4xY0VEQhnKueSbQTrxkn9BEfEGQpVJCKJUwI3aBV6hQGK4kt4fT
xLWbubX4oqECAsHFWzUhQICucj5E1ygagw7O+wgVV0Wuo3m5lqcyoocjijaLBW3cs1gwAap5iq/f
/0KcQwAr4fbM1ZSwCXiLAA6D6QCvLhBl5OvxTmqsGzpVxLcdX1UXbZpR1tiQXgaE3KP2+Od05wIl
UyeSUIEH1BT2LYLl+juuYHXH5nK2rI1CB5whLiNxDfuY0JrUn6a9Q4g7dk6mHRosEL62w+3xSHFi
p6Ixq2sumfsiSidPe5k6D4H9cK7Gw2CE3oLME78pft20oA792hzN55KPMbDqkMYEZxC0icVC0GbY
kv+mZARaKoDLxuH5w5/RH/bXgml1okan/78pDgUWgow11s+UaVr9Q5ujtGzdAswrYi3iBbTdQAZi
JOfd4QiPWXAucBk/avSA0veySw0Zm0uUuPdYGKhCpXHzd+irJB0KWdHBkk9fJ0Uu7WYUfIlvLyMl
cNe3AAEyjB0A0gXJF2UmxD7CG9I0P1N2TIC1k1YcH73iSOg601nzulTJJ9FGuUAU73HZJFMEVvMs
j5MbuA3Cx1RBzwamToDVkHIZcQaUaz8XhAPueiHUR1eOsRUo3bum3YSBBoXtKXR91RFAPmT6TfQJ
ODWX/dLyUnEX/PxaOdBHp1brotTINcBcbEuS1dI6WAUQiGTyst40RzE91bSKhmFfW/8C7E2+cI0q
5An2VKZQoj8K7FdWSEXTL+WR9VGMTrTr5+oSta7hWWEyW8S689SQFQUt3ZG0+gzC34Y1Y63uzvxn
dzU12oVKGk5KKNxdxdgNf7K0lGfDYYLFmBSD4azkSX6sVAohg68X2jfWFcgTeiV5SKGn2iJHBj89
seYhpCwfoQFurYzsFqWxynFBwWclwxaoXHv7aVapCxp4DnmQLHx8TdW/coBXV685II3vVtbnoxv7
lbtS/GZTHDnmXiiJ16nCWctRvk4qhjKvsXu5ICWHeJmcBYfJeG8ibwAbS1QcK8ykmuK0WF3hzM+V
75kXezDjYs5xkp7Z2lrX0uth5DFEhoc0Byqy5Fj+Pmbbga9UaGZE/wVv+tMWd41ELpRLeo4FVFFg
2LjgNB7ZoFgemqR5DU1/R8VJ1TxYn2U8tmysWVPvIrWLSlP0v+cc/F8Qsocm9RS8uRaUlYqRoQpI
H8coGwf54bky1IGK1haHIaVoChwOR625t3Rox+V8LC88iIpb9tGTnS6YidxLY56sAhKdFX1cjCjd
6wE2TDgeCKvfnK8VNVfmutCWf7VZZp9Ri01nN8BNbEb0MfJVJReAtr24jOTm516wlQyGj4Q4vO9k
h9CBcKS2w/x9Fl4WC3Bq5ND/4bu7OtFTbEiqALBZrUAeMkjBqPG8a+vh//I5RWbrGZVAteweLFkA
sS2zMSfFwGTn44VTHoj/Jco/orwYzAm8Cx3SeZYs7IMsWBa8sXMLmibmBeDa32+6C6JHMx3NxudA
Afb1Qjh+1p5NLXJHdQQzzoFpBf4wzLhGeECMa7Ky6yl+cQDfy80QCtm2foYB2JvtLJl21/txQCKk
SFpmyzJzImImbVyXFAnEmkdkYMaXItR76l5ErVJRf5MY5/lUkkaObewvVrUda7999/VvfveaqE3Z
a80LusZcIpKEahvZ8Oh+btibsD0mHXHypQyoKAyQtENZ/pTomNkqY8GTHR8G3aqVOkxHBlLZYyxE
YQvVv703jjHYE6fTIkKgMCYavDWnqguEJuUl3e2YoLpGjpicqett/enNJ/CrX9MmcG3KDmqyrb3w
7rDJ6XtkwkkbnHRO851Zac4qKMCxHGJNVP5I9UjiOeO74qojiIGq1cCfX2dB9eROvoULryMKiGnV
PsoC0jEI1x3FOk3VTHm8pJWL/Qcjiilp40J4ZPfDMQsMvgdBfc/wf9QL9Cg9RUdym4qvADe4p0Sy
BqDVvi7JTBBUZ/YqxyjqLIO9vWy/iaKNOFS3K7g/Fzi1OU3BlghLWTEBfGQkOvNH1YMZveYKRRx6
AsbexD2QuQOIacSfa2LIHiSUL2JTTsdc3S0yyQNS0/MHGxvanJ7Yy8eLIn+EQTOSFFf50qrwzZ/g
yuhBQeCrTfe7uW1wqxiiKKFjFBkeXLaKbMKEP6fEQiJIrEt1LvPAaV/BIgDwfqxHjrMto7aXxMPM
XzKRtKJDAjBRHSpdLKu0OJOPMD0roUhI00oZaMctjjSCR/zvqX5ZMM/91W6rS5bKhSK2NZP1a8Jh
HC7wYHLroingyZk1BcFeKrNkyK5Jx99TQRKZEqzDOqiRNGchISm3XTzYoS06lG8sJXQQeeApJnmk
8CQPzWKvvQJfeVJPZzActEvFgjPcDIDm6JJBEETjMdcMR+TdzIFKwbGAhF+iVNFcD3pANI1CMzRB
lo/jEI/pSFl47WX0fSfYWfERiOjAeZ4PJ+LOiPCT8855Nr2r/sShZqQK7M2NUsoUfSKFizv0oD9j
LaiW20LzlYQK24Am6fqA2mopkVi4tGmNNs0BuFYA7LSqWZLdxffoP7ZcLapzNXEmx/73oVE2QNP6
g/hgozlRJgeNkbDLO7DTjoRel8dHRratuXntAAabRFeRESFQKP/mtS/KYF48OwLw3gUflNFnPRO1
8PXfo+99/ifdLhL6MWRQ4EqgfYHCsqe0v7YSrGjCKIiAvxEgDH26ciCjlZdQwRiFsQPTe7Oesl55
iWv1GeN37UIZi71SSmNDm83MBNAD3Im8WuVHL7SNSEavR2CtxIKX08u9SfGZmLlDxhqb4oaA1Dp8
+985bmq3uZFCpKHMtXQ595LH0xhWxeRR8Q6XjhZhuIlBWsllO1oUT7Jr7Geo2ZomKpcaOE5qucS/
oLlR5BftsNiQmXnQQEV6OYMGNQ/onYUYyF+J9ijyp0VIs4Lmq8BFX9Badga6YHcfz2Vsk+JFJdZs
EfR4xN0ALRrOpS6E5Jj7/2lilJ9HVP2UQZ1z338V5PhnUr8Tqjy+nncQyUVB+4UmySFC77hNaRQR
HUXA6g/NYMIVuRLG5jpjjjGS2WeRMhOcOeIvQ9NQYpzRXZFQlR67alc4hWJJzGsGXHN3h47okLTu
cfF+l8r374zWx6feCbwy3FtHHMmtWI8K7FO2HSMoBaevuZ3HkgXOh+MNuxQMl216zdIpb5CEicq0
/dFkYhYkxitp3U4xK3VN01peDW5E0G4p+ozyF4tcHldBhlYsXRbnlwEoP0KRgDSERfk9o6UOtvce
y5+adY4VoR7XaNvynZwflTa3Ss15OVRv5BUMO9uBxe8mxSkILgsARI0ArJqNkdvztk/8xS/Go421
A4zhQ3yGmvSbJeUsj7njwrbuo/d+v6v6Nbe8XACKnrZer1iAOBD7fLZ3Clzq6QSE+hM61Pg/aD2y
197hFcaVc4LjeC2tGcYnHgAJPN7QlH+A6rNA1S4ZgrlOjhwMq5sKS7YWypRO6d040Rsa99rkw4H/
bGhZyiCjiHZY12RcqEXl7tRG09vqPPKG2KOdkM66NXkTo6QRAbjPvSilHbh3XcC74SHyrWd0Ox+g
IjBmp73XiqkH8jZPb6Qz1ZjQhjnAvOjQePPIg/u00x0CbP3/J1W7Sbz1WBAvo2zNbYT+8kgqtt3v
kQnw/1A82HgX2mj4scxxNC6cHNWtnJq513YwbAD1L2qdZK6flbaOD3kmEOkx+W3M37FKALXbXBnj
Y/rh6CmaJf/fm8y1teoBCwtlUPod4a2IWITsEGxxu3mkss+NZKnmx3LX3YxfIUv5wVwk5WmPYNIK
iG9com18780sQqjkelB/dYNmmnqHNGzuxdAFdmJCxGHPV7wMtwtB4VgvufwxAcFRFyJJiW2zsyxN
TGMLIvjOyx401OPg9nTzlwTnEi7Q02aclUmdt/9gZ5UC12xRVlfBdncIETKIjSnhVQL5vPqvtCf5
5skzWj28wY8fXWIFiEKgpfjGnSr0qgoblL6plcV8izjp1FpC9bxL67lDVTuI9u8uEhZWicVldltH
plxJ53aoh12rNS71q3veJdNcGM//JO7ecJROENO5VRmecxFFCnvYcY5W4fK39R+9dFvlywY3GclN
FPxK29HMFUkCqSfVZqprCMveKKI+7v/V2bzNOa8OCX1CPB/evk1HAMfeONiye1FFnpd5zB0Zrs8B
wAD3RElZz1Rc46TVytk4UCtiUITbPMgAM5Yv8xmn6H2Rimj0kGFA32ppteq66h3Do+wfFXUosKBk
/r80xPASw2B5b8fkZT+P/OV0hWD7AcOZ2lvt5Ab43jzfCOWXwVVSbLnkemQOLBL3Qngj3PsjsVJl
UXDoM4m+3lUDKDn2kTVjbxoJg8p00uT7mnn6AOdwwM1v9zTwYZUp0f2XwP0qrBKACv9qs+DDuA9Z
7w9y6VJZGrCL7742/y26Z7XoPbM5Iz6d8rc/5dhdJQiZCsJZzeX+O41XpzNW32EfkWum1iWyz7BX
RgXPrf5y4ogagP4th9xhAaUur9NtzLl9OFvGgfWvxJ3Q3otVT4GWg7PvCqimOfvggaSqgAYfcD39
ZlVRbPzN5ADUHTzAA/fLOzz67HnwHre2xCgIsOC8l4Wbsd1Vy7bPvIkM3ROHE2NZ+EdDzca5Kz6L
ksFs/Rd+T+QuQ37+ZHtS87d41EIlQDCsISQJFHiYQpD29JJAkdAC0lZ2fSo7DPB9Gh7iRkP5vpg8
u62xO/2+4Z7HEpO1aua+Pew/wvD+L0DS3L4F3bXBDcYq+oXNRqFUIGt6xePWmq4GHK6QLhXNG0uz
8xR2638iIEsWuc7+SBdH2gjUp+jKa3fUBbpWlT+89en2tnw6gkx95+2avtFSTmis2Wkq5Uq98/sk
4W3vHeQ6LlTLSjI64b8NGcsphA+vc76zksHUEc0n+nXu0QHISqJEVNdzlKPMjUbRRkaUDaZEEU9k
yMuO94EEzXOU08aBSEMfSPplpXMzUlr7M7dAV1u0SD4cTd8N78rtLmJT5dKQ9rwIwuRoCJUv+VSl
25s0sEjlJ+Ry8V7+oeLlGwzLOAORuI7nnARXQJ0YkQLSjSVNFezn0igyvTrG4oHmyBq7JUhVeor6
LmljFPnsyDymhRUlJBX/TrQv6H0SjUmdtvypaanlL0URI2vCxagdHIkxLVbkHas6WvQnIXqi86zb
5KaIY79oNRke1Ry/FvCL65bRaTLP66BUr8mP+NnV1b2n8pvGMZFwL/WHxvThWsJPwwJ6gBOj6GxB
73sU+yEOhoiA+2YzwabJNjHIoja4x6XYAZCUMwIFmH1lWI1rVIcSycPOu/mfqKq8mrEn7rUWHsfg
BY/pQapWYRYt71Ffc41dcyFOWgbNvbejYDJMfT+B3j+pubiV3G4wBFvUgRQc1QRq57spw3O3cb8u
gS1kKelPPfoJ8nUQPFYXwo0At70a3oofBM2LppGa85cZV0FK3Rp8iSZszQlLLlKIn3nRcMhfwN7u
ACElGYuEFOaV9/uq2cfXpe6coI5OHScR49aNa59okE07vVh8yupzwXM1b8DzwlvEIKVeE81Ism45
S/LvE3gi5NAI/gtXFi8Cby4p2pDmSUZcZW9bhGCY9EIRLr47TQT0VBB4gDFvOEx02MpgRvBtfQwP
WU4169tGc0zFuTwkoKk6Eto6FyTW8jsIT9SQuph0dDSPvQVu/wcuZYgL4msIvA+LXnn1xwCZaqRq
2CNPF0I+IeNlVkFev4FYXeRAxdDsOt7bMerd+IUmiX163qT/lAKOF3+Omzrkov+JiIPHYs/zu8YC
Shz2ysKgPZwqo6kLIMNY6nvvTni9TjZRyKZJpSoiuAlEQF2h+3VFeSRBDAKpvfm6SfkhK6dRWTJE
8hlUlpFhYT9WiddbvjVtzEEhJVVcN8LNjBo32GbIPPRVCRL9StypDyeM+kOUv1RzpCvwEXtOKtGt
FV5YEIhQ5CmW4+YG0I7ePGQbDq0yukLXXlQrw1MmHbmLKSRxxBeSy6cursroYxXJYbjdQk9o6Xdj
x9q0ZGSUcBQrw6zsKmGpN/8FBgHkXXEIpeaZZY3Jp+HfiqmL0s36GDvv4QOcwvwt0DEZn3Sjc7RQ
UQeGevxt/DmEgX8JyrfA/r+aDbZ+lVczoC1LRxjRFZFMGKCQ0lHRKP42cq/PuHj5GrejXvTF4Yv5
pKJ8s02ze4wWJksAf8Uxhp6GT0ZZqmZOzDOTlO4ZNO0iQ9BfiY5W/Cf9AZpTXJUC1QsnNBDOyXg+
5R2VLNhHU/W0/ltnv+PYAMSvkb88RwsGJrZKCXJvpzP+7/OsFxQg8pmbEDK2LXjjnz6qvN4nEVr4
Vz40BtMSmfxcv75DSxCz1xwKOjd12DjPbNSEcs2m2HWYJgW55EGmmClGv7CmSqUg2ev5S2vR3hPq
2ZMJ2DmH9WCzkQewi3RliaPLwfcWKH/3pDWN2XmZbm91TPLA9gzFm50t2evPUXGTf5JpGcbduU6l
lXYIl5t4XnRT6yA32yyMAzm8kGVJa7muFSXSIT9ExhHNWD8aT3dp9Dh9aXbxIAIJwhnb4ncx+A3D
bfV8ol4VuPeZpS2cwBYA7Z+Or4vuv5X5TJdUYzZYuONF/8kYX1VO/ZR83FjC2p24KKDP5JEnY5iu
7icKIl50bx2Xnawa62h44pVZ7sGk2Ji8C3ulIYcFBNnR2Axdx8aKmIT5QnzpNRVlmDdRnjUTEhZ+
1j7f7crtBJv3wJGkHanUCESFB6xxv/baiKN41HnDJoSrItOff+/Smg48RNRuzRZyLvCNdSlWazi7
+KEnZPNrwESqSQkgPNjLH7VMe3a5HrHgB1J0JCxNUs2Ub7Gj8dJJESCcFac7YYfaQCgY6/MU4wes
7UKSM9WfFXl0IX9+dm0kogvvRpx97GE24DRSJO/vrCpCEtmj46c2QUIaZCpESwTh3d4V9AZpwx05
aSa2s32IpeglW/+6Z+ljd06zc6twjIf0AaNmVNu+fggMUSFHqqqd/moLiFrFgMWPMJW7ms1Gh57A
FNaxAJS9ORX1tfVOo/qWT+JAHpIKdwHRS6be1oK0bEqHbe5pCMUKhkBvFkO6ncQYGG/Ski9CRimy
apQfc56vaZ+fEgQz91V41RsT3nxWusBp9b35OfmguYFPui0dEEUn7S5E8Pw0fhU0XUg9r6/z8cC4
doJCnBSkA3poqb9oQytL7TrPbrn7yprNoGyvybEF9UY/B3xCV1JDtm4Kk1CmLgh4uK4z/ug0IrfD
w/J/yWvTZMsm3/3GzTj2bO62R21vfc95OzM89KTXoesZVszd7eOGOdmU9mwZj+FLUXNsV9CC732L
XamwI8DFatZoittTlzu+aPx2TlxeICW+PCq8yh6grBeXafzmvT4kIow8qa8Y6lpuLarciJT8QcoX
DP72V0+xpqj3zHxBoXx9WJPFsMYNgm5mCMLf6TGWaFdder70DbwhY8c/6KRjyJ0AJYWzSKlOPRp/
mtkj31MNpbp+v/YaWABNIuSNy9gS/q5Jzz1+lk5bpagQGAlVCeZUhK3+xIafpwoBHN8YYysSmgxH
SyepP/kXqWkmzd33x3+8UEOcUMppUsRymMK6pjTYhqV5y9rJvf1ToWdJ1Io4OaLHw4hPraMWSH9f
K+S5TDexXevn58pAr4X940rEaKNEcnXrBAjC7g+u1n+d4iTro+JUWHAoETa48TwOJ2m6FTVt3Mir
J3xVvSG3duF1LtkoU090VPsGZaQgxIPIRKMb3J4F+f6tm7hkP5RGjScw/0SFo0U7iZ+AWCCSdc4d
JGx0ILnNMOe++j7aP08Yxqk9ZM/Pj8eW6Oce3M3ebpIT0oMyewKR1lZXCq2jGgESdAtp0Lg+t3QI
Ny0HdPY5s9BMedvjz50N9ILz9Py4hWuDavCuUM+qV/CsqTAuCxhKN4PthX6zGAZP7gBdqJwPGWvm
t1DweB34ZfwTjg23Mdn1wV5TfmLCMeoD3u0b7l7BwVtOB13kXcl6NM/WNWNCMUKre/bEkxFctDIz
YlQsBxbWz3xnfKFjMz2Ry5YyZItRrKLDSaLwJCGmcaMuI3AzZNwoEYV9yZzn+4rDzlUX5fmJh0Kc
xFPW48IEOksZHJDKVcoqfTmYwHDGaKYk+tQgcvZ3TsmkbKwVaTuc/cyzmCSJBAW9O8bwuuesPrmo
4vnROiKBbdvStE4uUd66yQ0KrTZWn7SxGfIp5tLyvIjCLyie3QF2syhGwikp26a+p9ejxDFcDyIM
MCtYCyTb+9ClkZg7G8GDEgKCOn46eGBWELJjXmt4h32CAGXlgqw/SWTjEsDZb81U5f2c81GPkroR
dNxdoqRUPuLSPcYb00J6EsqB9k4Ogd9Vt25xXESu+ggLpv5KaazyqKzHV0Hiqy+uUWRgLLNPnmHe
/MwpxHYt9bEESE0qfHVEBoG5WUVbCEm6YfciVyuHcsIX/5DghDhBxezUj5iUXE26JG46FvvS8p32
74ZYJBTlp1QovFXpdhX7KSID/BZGAlNo7DQuYLApC0j34879tth0OGXh1IgJcvg8eX7aIjND5vvS
IEaq1bSbucEBv123jGcMxrjsvYWX/YL9UgGFVMQ0kp05ZtKLRVDVfOW2F4S4ld9zZQjsHhCkctce
E0U5xJFK1pGN//Rv6kzR1V5X0CdtSLNCKVzh+tHCWgfXxFUQFjZdCQ3MCP1/3JNARbwPbOLAnmSz
HB5p1gYpPDfkhVVmtV4sn3vUQ7yFJ89RtJvsbbn/2AIuLGYAL3vDqWN2cGXogfAVLP8a1aeYkjrM
xLT4Muoh/PJE5aI4mWq+dE0sV3GzwAdPs6EsBLrt8oCNK7euZ526xlqCwOX8SvOwXb0yXZuV3WJv
euxr5Im8RF5b9fx8R+udQANjJzjCP1B+h8fF4oW2wFgMEdygk8lorYHv1ah7Iu5lVT2fvB+ZmeBk
i1YcASAgAcpejmEfoJiUy0qt7X0oB8OgsTKjnPrKriphc/iqgohPePWYzKrRMjn789mhClaztkxh
BLUcQFi+O0t2Kufw2FBRZaLVbDvQXWWq0g4/rDBlirfjrEWTffRDGOVEx5WvUr4nbxNgVIKI/arp
AJgypOFd7nYKPz+FZieBgp+F6rR17RAWhovzDAcqn4tmchloN8oWu77nzXieuWy4kJzLL6+gQBTN
4sNUNYIGCdc39uvvmGQ9URPj5aoEq6q/0Y/GDDJF0KCIcfxjzYfENHoYyI2re4hf+E559ZVwh0lH
blzxMjLzO1l3/EiCBrFg3Lyr/EnUt/WKAlwuq+4AXwrFp5aNjIfAj3jgR0PHPhP3H5S2+7fgYFOv
st5ryrhXWN7lJ6m2jL/UFatAzWPhoPml4pn2Cfk5X2+jSCYvmi/52Ws+T7rezQGgK5kia3w6Wxxp
RrvNdju/ueiPWmgEHqrxXHW19FZ5OUaEvVGY+KnDE9+aBSR4DkzflaidWnMtoihetii87ddMcMVD
MZatVxuEkVs805lKct9snsY7wF0BEQaxHdrtFjANeIXobbejTTUdBSdT2nDpemuQanH3+x1m3Q+H
gajJsAXivaVSerfGgJjXY8YLkQHGBjUaOyUzoeqP9b5eVYijYCyLIAxAmT4b8z4xVHcyFMqrQggN
joCHTmtXyOIZYTkydJZIX8wrCU18xxh1TBnmoqXcH9l+f3+HQzG97iy69/+TWS1IErAQxT5ut3Bl
eEqeJDqC0ytBDArRDMSwy+z0trDUfXk+brG+cNTK8wh8k6Yragfi2tTfQfKwdiEUC8ulJuFXZKbT
cOre61LXxxVm0yE4sKhuhBfoG2TIhNyWdpxxeyWvgjndUpcuok65W6CiJ409/1HL9b9j8m9SnNHW
rVU7SEJHjl2SiUlJGpXO/vwzJtABf0Eu7f1BoIX/x1VJOHgNedInORL/7onBkQgUuSsNfOH7iIhT
sNJKWCsPIp/l4gcZY7AX9LelXomhMZ/1G0KgwjjmRvVYkA10e0rrKg2xq5jPV9xse5Npb+JeyiNW
szP1BR7wtWIG16/vLXleSL4V8+6I27EvAwK1ROLNNtGsD0uOnOUZ76Ld4Q517sq1uE4GGvF9p+f8
oxilAbvLdwhFVRxdhewLW7EPH8Y43xJk2juydaiReLYQ+TBMhwFHXk/YfJuZbYdUNIovPE+ez6Lk
DJy/urSTEUdROdFPTPe4fnwK5AretAasleVrYA91QwV+mr6qEuH4dgg6azBBu+ro3cmpqz9wYObF
N8plN+pSMHxxb8+A2Gj0pUgeU/q7ZUpZtQEXjjHaBGh0ToH8/toLt1VacYB4AD1oaJXWRZuNGZGu
P+y8B7YuiNL8thWi5RjQzKGJRllNRUNBz9bmhCKScxzsk+Fhwp85RJqo/N2zcqhbmzS624N8WJWR
TXTnWLyWs+4b+SJdkeyTRcs3VLpRNUz7VO1uWE7quw6EhScsaY68wyNhBakYtHCr3oQumV5cO9Z7
yQPFNCv/dstB+21ZjspPyAy2FkpuQ62FLKCIxyXfLnzowzk1aSEUuF48hTD4xaH5L9s+e/X6JAuL
ChAGqxdkqiDuu6mD4iRvwdI6YAY3QwBdfh8oiFvU0kBocKTWv7JQUnZh0xsCkd55um70beZBOqUN
Q0b5GaGKpyu4Mv5ASJUdHTnilhhJc/Gk46DBALV0D16prIJ1p5dA5E5CUoCjWD33oBVzsZHuZvlw
0azQ7eHcye1YqyO4p11Fs9kKMjc7toWs8w2nHQiK+6RNjy0dNxNnnWQDVDEALtOx6ZUFLDWiBXae
gigZ05u2piFv4+33tzeCnoN9c7Y3SuCE8GT9ZWtkp5V9TYM+5gEgaAco1nlxLr2vy/kqEJeHB8D3
31F7HQNjEDEmHPCA19YrrX2VPBVZJPXW3JICMdbkX17nDadyBNshY8geqWXTv9A+pxY2zjI1ewiT
BeqIAwImR9/eSTXNF1A/m5N5A56pLHR1NQVpsWUjVfUFE2cpzdQjegVQqdFrpysNmpjjP+J7akAu
wx+H47yqERq9Fre1rB3cP6A/jxKPA2cMajcuYIfQ+JO6CVi89znY0HJTkeoJuDiHgDYUREHQEKmX
Lnve9MT5ThlOdgw3bvmUZIf63oysPC/l7aOa836pUZufQ4bjfRtdxTjLpz+GBS4Cq4uW5KVnjAbZ
VJNV1MAzF0V9lyI5/OnW9a8X9rBsxIcNCFG9yAQ+EyAkfPPur6L2tW6Ggf1m/efT6jZPE9mz0eS3
jAhqjAumaL1A+IEWHhgEFAoDaYmDOtLralIQFQdbtxhH5das/2npW0h5h24msKHp8AQwMikEcjqI
jORmWW+d1RX1fGvVMBBfH5SwDNAbsJcEaS0iWf7Sja7bw9FD87syhIrtEdnX5GmLDVY2XNIt9YJc
F5YwQO1bmsbfpqSHD7K3vGVKGb8edcHgxi572ieqrXPQLXYfXqjNLnYCG1m4fn+IdJ059yeqM54h
DBsiqzZLkD3/OhIbNZsadWPQBf0RJuYiTjJWAj47mwc/3pJSMgJxU29pa44CpPG3v5scTeGmCFRV
Kmhck8SFP0NMK3Ob0mDwMqGj5L+nY5Jq/jnaDTYN9ms2XGwOvWdNnQGe2E7skIM/32ckXgpkkYXh
VuMSNx+LajUoZb49d4ykKdwTMGRqaMnyRPYgw7nx75Co1gJk5rXWYdxLkJC8AHjTQ1DsxD9k0Z8y
0yNNMHPH8Juh8XUAWwLy0q6GtMD9BGcC4l/v4Ezi/QMB5vmVOMuS7jso6xUoclpEOMuLFOoFec7E
wS4FvTw6V0fYVJ+msgNYFIJGz/jhNJV8Dn5AqcSoNdgfQBWPEnr5U7IZPY8TdAPCwTTN8ihNdd2F
+Jb1nC50WKBI3ZBGVQysaCoXSnJqQaoaiLORJ+OUkj81KETb6A7HBRKDVaQgeuq37qAMo7GB3aVc
4Vv+kBFdlf5MNdMZe1UGiP0h3bCchg/XmirQSPn50ai3P5cvSOgxkiBECWSxjNEEQ+EZssAm6jGy
2pVjSA11nK76fVx01QcyRz/mvu5cjJuVsIeTzynRg7fZx+envIkrgP0N73wNll7Ltqgv07RTDHTY
diqZGk+6enmeBV+4vGq2K8/AGahWKhzqo3WQ6l1mb6zEouNEglwSXUhIDZC0Qjr5MDT8KYgzR1Vp
BWLuLhYC6TZUMDvskGcwxbrjV+9rbMqGKR+WHGZMYr/K/e04sK2Ce9yfz/WxVyWKkCOk7YDH/6mE
VslKpOQi1ztnEv0xdKLNUymtY6ybOhl2AXJbM9S2wlTRmMRG+PhSS4cATv6rrYg/XbFdaEsbAyOx
1OdErH7npV2bChUhE3aAyQwMawR+H41/uWq9TaLw/TS2t6Ip7WNr4g3QRk5pSZyWaQJs64gkr0Qr
rTb3CamWxN3rzcTVLH7E4TgSdSfRSG+Gi8gHo4Aor7Tq31tosOtvL0UdAFxdAWvQ9n+z9uV1NsgN
1rzSuvAapGu3pIrgqm1a6RlpoEHKQIyjUr+sp6MghDA+OfCg8fTCkWz63pB5UzUazghiyW1puvWK
v1/gZapvHcOuw9ZaBOkJcUBLQZn7FRZ/DyA+GF0rBSl1wZd/ZBbsZEqPAsEpdz7QLz1tVoN8bnr8
CXIKfUFoc6cPo1CuHcU8KeItzEQuL6TmoRoE3tojnV5GKHpqkCp0lisisUcADQ+hu6DLCCWERQ/z
0OpSjYBM9KDgQefWv0x2ED3XVyvppB6ZS9HgMc0yDjWEmtkrUy7XRsrEJRbPenxIVAIp/ryDQooV
hv1RCbk5xgp3J/FzVyZmxOHL9ia3vQriO0gepiBX2UiuT7FxHKQ4y+4yFzrxt8nr/Ps01uDazMlm
RXW1ky6PsyQ0aOntGqeGqbaaWgoIFlDc/M6B36X/kDQyapTayB9ugQrCTcSaw3jawoXWZbYGkocK
1UU9ur7IM5WcATpUiD3ndHZiSQ1FpS4sSCTNoC7sz8Q/TunN97bQ4V21PkryFdVLfvos0ewujTrd
3Ug7s08ZtZ9v2R0s99A4gw+aUHLe9Yw+30N8W7QUq/Bb47VihKBNQXhEDOOex/ndRyuNPE4z61R3
RcbVm2soW5BV+Oa3mgIHn/Ms98+011NgUCN5TSUvpzo7tHgSP55uvTxkZjue0MC1cM/YvkayNJor
JmuGxYle0mFY4v7UtDox2QqT/2Z45shuKl61yNcDoDb/ub+O431nH94rP9u7llaIooq7AlSNU56G
/xPNR1RyLhEesmPEVyAkKR4Qv3WhkabAGBU5hBAiRnSKAhsEI1VA6VPhF3U3RHMmy0xDG4oh2miJ
8VKJvwruft9ZFUTZwzyZ2vAOW5cTECBRdSW5lJJvXaVKdg1A3M+5qX3jK1eedB7RNv5xhGYc7XpM
4ZTD27p2OoJZk1dDjdZblKZHcxs+TfVHNgxcQJRNHXmATkNzKzexuNqsO29FdJaytlulP7a1susB
R8rwcdMM0zwMBywGu9wOF9g2tudSsCW8uKB3EHI9tj59i0U5fgarYU8QHznyK01Q78KrXhZFVPUp
7o3DO6PQvd6ILHYgtpmJErB4HGe0Y3G9bGxvGsZpK8j5UpZdhAt5sNSAwCCR0/fPHxzlRgrpNdK8
54zVaC1GPShdHKDk+o9xR4GpG9WZK++lFaWtc8vmaUcYAbzX++3Wu0NKvffcTxosBgnSaUGNoI2m
D10XRxyG3s2fvid6ERRCnPHyqzLvggDLsYSm14/iFJ5xpM6+aoO9ww3gcErYZ7IPWbW42xfrsY4u
+koBYesnQZ4Hy9u95fraszhPZ3Y1vS9CRHve0zSfLE6HrAeawpSAfAZ8WKcl9YKIQvr1wVKX1zxs
SnKnG+vptglQlfboEwE0JFBnn7XpiAlMZRKBqHYEbDTCiRG18dK8BgkKbV2nP46wW5RetdPKGNcG
BHinVqnu+dSkcjz1T3eWZMKhbk0EwgmdQUP+h3qdWYnbnq63MiVW8yma3bjA6JsKuJrPcOPDSLXO
uNQ8cLYaFgNzWr2B6oXs+0iNr0Lo+7XcmojWyT7twKKfo/FqWKRh6wUDDGZ57lEzUcIP9vtsmbeD
Sy1fGg3+gftzw/sgsZWIfDlAKBNzjVHuDZDXPmPQ15qduMiDBRm9/aPRD1cO2i6ug/hOTjeiHV0p
fGkM9YzpSp6pKPaNVollLrsMzSerL/hw7KdVYXCsUQlsy4SiIzfXxQBx15+PFNC3VqrNrf3XXYvD
DeubcpRQm5f8TuR7/S4G9redm8GSCB9TdZB5Av0Uk9NtxRROrzSwRTIluKJOzXK4QGcGwGilj6Do
csOAKIZgCrKOy+4IvJYmm8qHf4HKLkop1JJVtm55CrWiVFHmye8k/S84T7U5hTfUs97OzuflxrRS
rrleZpqn1VcqlespSt80Ie7wzjM9sdoFYY85AzsoxG13sLOAClfBnYWWwDEN2RWPnvr73Y22d0Bt
nBpi++iuuL+WAyOSVoyN9T9hHWyzbRUqYAAfNC2jjPTuwWhX4Eb4HU7sW7A1Kds5sjIF4EtM7BOF
qJoK7CJPK+MuGpZNwVPcseFa+kePxReKNpWBbRATPODMRixKnZjuOG3GmErvLv14DSNep/VHqUeS
LRBFkDiwp9eZcbkWvdxRuP6IFnez+3wUSC71zkFo+vzulhJbrigrQmGlTu0O7UbNCvMwGeoFPgWs
3/3cq6cyaGdh93sVLNWixnZJm6hdTp/T4gK6CVLvWjiwPer5ffbSRrTVvkdOTXSJmY2pOmjNsGaV
+k6HoPjdt6+yYzxe50t7lY8JBqZqfB8CeHu5YoNaoXUFbVDrc9WmEo/tCCTKKMX0nD5FxcC5POA7
a+OS8xsndzmNluufAphYXiVpfML4fxKYcxMxo6os/LqwkD609kWZu82ZVCAXOwvQJNWr3raPSpDz
TEPQSzni+E5q+Qs6A3VYkacJiyFSPs4mpN7ufg9nsbXPe5twqIl8KNjX1xtwVYmsYMB1FbsOdees
8Vhj9NHnVk2AJInxz/JRADP1iCA4xgXjpwq7rfw/Db246naKWxVb5kCX573hdkOasAIb5JEDHjNx
UehC5Z7s93Q3lt5cfTWfBMzvUd8naIpaWKjyYgB8Qmng0mdM3kbGAKOy0BUQvhPDP480jwxyR50g
AyBR9ixJVxD0HZ0+HZORaAWnKeaPXKkfiyiBJy3SBQkU2tALs92ojkuGARqXolbC2+0yj1H/grLP
8qRwKjYc36WjJ3uIR6MK1XEmK93B7b901i/PSKNW53zs1KX4qumDQ0SOXtn1L0uhQXSUPU9QcKsU
G/k32C1/tniyKcSw6ZbsN1CYmmFWysF9z7TNk4AFYlyRMfVIgAdPN7MzK7phKCg2XOHR2DjAEeWW
X6RS/HTTf5hYDjGvuzHYN2sNmhz5yhjgdhenEkSbL83DimsX+FN9T6gLBgXfenoRUiDIuIJziIVr
HnjHwlqJS+lkgwGu2INdsGTq4AsJ+ezHlvU3V+y8eiaOnj5yrjfa9SBkujeRX3qcBhp1fUGsqNiL
BbKpMjguu10p/ZLSrpa9ByuJiZd4Eb7+ZABHXyBv0QcMAKAbna/LGNrrWX/wYYIf6XDKxgIGeBjA
7C/QAR4H3pRID2n5NPtstOQ4yVPe4TAP8xHfL6vCls53ohSBfdvHxceh1b74LaQv9O81Ra4Xcvcx
CGnrWR99JFKC5THZkOSB3PaUjVEQbBq4khMJ4PmwuqMTuL/fwECj67Jfd43y3vnCbS0vkabHQSzW
1ZG0J8zXmQJaNBybaFqiFKsgOcd3TUtQwyY23uNPCsPf7a2f7CX8iKxL6mhWwtbMgJTDdZOFLH8T
C+jh9kJXP+O2BSM0yapvXWBvLD2BohzezvUu8uu0FKbqgmCIED/qEMTOiPrmoiSzt20ywKQja9Gk
hVd1VGxpOuVeHTgtLiHAmMM+6G62Qh981dOvrPy5xlwndIgHv1dVzECDMr8U/XREJjJwhqP0sTjP
zzlk9CAZvj9jvkz3a082G4HwIow2JgfNsKkm+u/jTblqXud+giQK9GL4CrXrLrVtMYzUWqcLnH9f
uJWCDhiSNwmb0gfEzCwYem6XMsu+nHDjxUnZGPRcZRb/zwAjKEN9E4zBUsmnlyc6zfxmJBkwIhgH
4F50Oi3dzCotoXBoeypvQEw84FiNudtK3rLCXff1vI/NkDSGvBl5SlCIURJYBzAjaDrT+3G9TfOQ
1h3w0sG+fKQ4wuiTrUG0lSKSwZD4Ue7GcznQHNBg2WcHxpo0fnoZeFncrhm7kqFnpOQvD4D+HPsA
LBn81eakVhoAXvt/yY10sZxdyZlOc1w6yYAoRJ1gnyf4+K0TeOXZfvwfd071kNiC0tF+xy142EnZ
Tpjg+LR3njkSPEy/Nc/UIC4CKtWNg6QDkK3pQVS3kHGvoFG3nfGwtKcAr0DPag4ZcCeAgFjh05oG
qlFN2uC8nzEpEkug2m0CSLSUXOGA4O6w3H7BhoJCcgcnteCAUuxoLClPEsqsa7XsnfBxES8bZzfh
PUa4q7vATMXBcseKS7Qufrp7HMkGwERvHEk1jOM/uM0sbAidrPlOdULA6+PuL72qUFsFacpDnkON
TLrJo81wCpH4mOtgWLavA4Q+QQSsP17cn1rTVWSm9RylULb7KkDrBR8vl+mqYXGACPhKZMbizSg9
kVdSoxsQCV9Ls/YltIsEchIJNlN+Mz4R0kr9xqKno77S7K414pEMMVjx1oSyiIYlLQWD+HuRAuFb
A9gBM2dKQCFmbATb0C0JVOaYnqghEdkvwtCsiD6yowSgUG3qCn3lKFmDdG4lq7OIATTCp2zMTwRV
cdbmhJcz/T78EPH0OZlmnkPqnI0Gq1Tz1pTeCuPnR9iCTxHorUGzOc8haB47S4T0LsVtVpLwPUBT
4c2J+AslE+yT5DhjLlUU4DsWKJn4xhKnIWofFfO7yfzdsif11BdEWz2VGqckGwJMFU3QYl7lNfir
NHg/gs6ND+7P1oEKckjszyhH1P5rs5eo+dopgxtS4Dt7KvMcd2gLzV7GdLTQmaXiZIVyaLrVuGSO
JwtottQSW5Uo3dMs5WBUH7QhYJIG5vRHuqLCTy7hRVmMlhmECQG0ijXR0z3zmnVPtTJPgEaAaV/g
IBxcKurdTvhLju7DmhsTJgdmmsQLcVflq8maLLErSgzjWT319UqAJ9j+P0/hVkbl+TPLfeN2m2pn
E0ljq5DdrYKMjQd/wKv7e/yMqdIqMFIR5vH2EiRCmt1XDfK17eDllDCAuK7ddunDDWMK4XHQX9YK
RxPAxVBINOwABZrabl27VCuEdK+WnphnrtQsBHX5elQXOnKEVgeOwTBr7QZlMAVntYMUKrpAV+Sa
CGMvyJMfyZxfhyQVqC0CucGTKzXvYGV28J1ebUAb3zHl2TfZDQ3MJiHc/KcZ2BhSFhU53MI0obFz
Yvg8/2HJdNiMCFLEZ5QS4jzzXdV525ZZYKcdjCHUKemAAwUWiKZETI+GIBs6QIx34dHvbFTgvbls
iet/MyP0n30tXcze8qeqkv/meJ6yvIhjiFuDvwTQzYIPMEekW1jVB/6+yBCWSYqBEzYDNzu3Hp2F
oVivAk/hGQg1FhsJpc/QJ8UCJY5W56aOSaymqRt6aRWV6hEju3VpYpA35S7uJxfWCfqtaZIyOJwx
hTPaJdbsefeD7Oh88WYlzK190WB4CHKb0htdwhFRvlFkmqU9xZP50vKhZHApHHqentZF3NgsBSvA
NKL2442HrwlSphPtxvy7WHA5n2rDHh+YF6hwWa3QDFalo88WZzsaDkConR1x6+dgANzaMtB7eBDy
XEp1wUxLQ04HnGzI69aJu1gQgfmVqlbP85zA5tc4Ckf6yh0RH0PyPClYGvtyMr3mahe+cHOwEw8T
0lQaSOVraEbkl7GzT/+veTzZZKCknj6tk92kZQ5EqdrBnjqvpsWugeHInUaZ/h+hUjBXi9wYa52h
LQ1qONRUEdtu05fpt0EbbtHX/2J4gdCtwO03V3ibF1e6yGKwQ6QBiGg2RFSgNl8FiNeSZ1QVGkWD
obXMg80aYMJO2wTiNaCKAPTqyXOeMCbdbeF1vXKjkhUd6q70Q712HZUc2xQFOzbnlGzT+cWnEWzQ
K5Oc/vbCdK78ohmcKjj2oCGpjnWBfPKhK+Efy+JSZnvhSUMK8iUTdQh+GuCdRIprLpyng35ND0Lb
9e+DlJllNjb+uwhX1u5dC3Y0MVkKvKINtaXzc1CdswmiY7hDys9S+Q11p9pQWKIf1KTSVUqQFAsk
8T63zg8MFP5GuE9DU7fWl9wDhvqBnwNKdW2AvjXjJXPbK1csdZfWJHQVwB5LsA/VGCisHJRgcsOH
u4I2ELzmxndZ7zx86x+c3GFbUlr6ekGuRKYJq1/YWOdXzj1rAaihHsdYFiQ9VYKXfxsNJjjFUKbu
rM0VzxuFeoed1dimcG6POQwMMwCodXGnvUL73gJvKFWR0PgjdBKdb3k+Hr9GMLhR+wz1wWoQud2/
ZHAQGhgkl8A184B1PR7ObaUBxmNrrAF+ObKHEGrqYsaRTpftO5GeIe1szt855ks99ZCal1LNKbgV
u9W3uvS68EzuzrbfSFJQfLLsvHPjy4YmuxApRCDfySqIl/SauKGQh/yS5EsAWlCmwp04Ypt5UfSJ
Hl4N7rR5NonLlfQfG++hOuu4ZpaxqXAnRgNzvMpB0rkwH8UACmK737CJORGbITI4scI42orp10yS
e+Hic7UiiXi33x0TuRKWkJyzEM91dVeZYMPDD+boxFAASFykJNayU+E/F6OQvf6XYcojVsex/Uak
4R07Jl2CnLDXc3EwymRcfBPoWz2455MQfoDRAPyaEYESYhfJ6QCrZfaZPYuFx4TUz+8/1ySKmPZp
z7CWtJLo4YUQcgS5dp98YJ9LnHUz/YSmwImw9tXMpw1AO0QhemUHf47qmP5NUh+27Z2yL6SG9LNR
IUZvYZuqGH8PcrwcZEY8SYCaUV5C+SzxSJ37YH+iMgsds0v8y0iaM6ScjJMpbfJwM1byxwVaTOAQ
E65cj1jXGidVt+yL3Ok5ux1wDzmberLGL1lsRUo/IkTdqzAPhMOSVpDyliIf1uC3bgEp1qo7PKdM
q+nl3ckRljN+KNHDTRe9gB3v7OFbyb5AywJalV81+aGO/xQzRy/JSW1jep/tQy4hwXepyP9PDkKP
dqWurNh/2h9LJ/B7VqVzfVqSETQNJ2TnTM2OvPaaajgJ90LJMm2BQHLkeN1zba+qtmq8HXsspJhX
qs7alMNng7fzMxDuOcbCd1Z5DH09PIVv3//qYM9yPP8cp28xoaE7oY0upfE03g05vzmkA2NkgSrA
/lUr0UZvCVhlRoEOq2lRNdYteFHwXLXr/KiVz+XabYuioxN5/PHbIwPxgM53HIMZI7nfaLXfASwY
NU8ahVqQtWvs1yqRS9EtVMI8wTqBAYGca913jz1324MA1wsNexDi+HYTAlx9RdHXCIG+eF7wqGp9
pMzsc1lIp5019SvN8shD6HqHeDlw+Zabie3+ROB97tsslawv5yEaWozl+agfQ9lcc1eVgDyMSSz3
I3biEmaKeFyfEb0U9AKZ3wKzkbcR/iO9lXmthDWnq0qKqeoVwqhUkug+2UfhQ2OWXozfLSAyuzGB
+oQNiMKq/HfwJ5veSWGKeYgy/YGZjU3o1pfaHuFDIQj9tT30lMsmZS2QPn6WyHbjo8db8iPdmVZs
aJRz1ErcnswFEMCRpIPU4YksSk/rgIXmj/ciCO2NsuINgf85/4jtgVX6FpuWw2br8wIjysthCY+O
VybXgfFXvY4gyoHtxaz3HAZYW5+K3Sy+8WDyITavShwfCc9AnZbAnlf/8Lji9lvXI1ZraiEh50sm
C9336JNscd/2Pr98U3JRJ/FgE6ltCHa+d39JKTEwBMlVt6bUMSt+OYj6Cjrdrxs1nFH+D+MapMSz
STc5bNwB00GKpKhVDmkhLlaOoEYMpZ9ib8r0VdBKybk+MDQWv6Eo2WlD2dHRBGBrD0ixD9QvdutI
Ncqo/bpCj6NYi8keemtRlbD7AoV/OiOKXz9yfyCoR0EbUVKleuGRP/OZaRLqqjPXuKsAsEZV45nK
8gDShBFtwjl3n2JARMHJyD6O0NoDHpXXZvJhgayQKIsAv3j46XNzjDPbFjNbk0ST6PZlDftp9JlA
BzO2lsqN59Bn0/Y72xMaYKVH4s7faQo/oYY6CYKAp7FYb40E4DlQYgP79//E4W1sGpuvcY13NVQ4
0C5DTJ+bHIgSEu0OOLl6Q3/Zze9B2zo3BKVIv7L2TzhkOzB6OlBEQj0SOICk8v2YUaXUWC1xiKKR
QLzEziRomOmHVJ9yJ5+NCDMAEmYemwVoGKRSTxIVc19dlfuFst8EDC2YMlqmpFfdHeNTJ5GCSRYi
x2UzCt5acbhyHdpQ0idTuguoerqNYIC9xjB2r/v8CS1kzCT4+fOxUCNTYGH3hCSf1frELm0NLze9
pu8BaED5qDJNuz/whxp6r1Pgzws5v7rzvxLDDp4oZzzcFVG0DFMmEYTeN888cQX7X6K9E2ccIy1j
vSiyCUwuOHBhqnWoYuQE61rxUpjL6P3lSvAxNMWj8nTZUE6Kbfot3Px70Z0Ygs6Ab3N9RiGkExIP
TD2DJqOpuQLtEZTdkgZLbLLm2w0ilnD54nNs/YFdr7SxX8D8eba0dhSThatwA44Fzlcsnjs8O2Bp
to2/YrxAUqrnhVHWpkYm1idb+B7JRI7CLOz8xAaX4fEAv4VREXUs9l+OoYDpXf/jIVKZnvuFb0BP
kHuW4aKu5q90CO9n6nO6Ayb5zfHLn6gTZEcHl8Wodnr+uJSKGnsyX9uDUoDMXH89JOf4xYf/IDiq
SaESE9w8cJG39f9PtH/J4gREMldhRzCfGXYQuckwt6/R15bZ4cyyl1d8NRCXuvIS/gb9Nf90XIlI
zvAt3lArbnx3sY2/l8/t2meSuqBesNw4X3RHhXd4quE0ZOfnAP/DPyO9PNgfSC7UlR8xx1msr8Ti
nkCBDGSmJbqMiVxTJOMYvBQxhFScFvgcsgXCItbS5SxKIg3waYRC+O+dPxiACgpgda+BBsC6fmGW
4VJOsoeXUWiHlhgJnqT6RzUJXAVGtu/wJhPG0lyrr86owrkicj8KDF9HBAkcj+cUe443jzTwRJK2
vM9hxWUznZ7OH/fyt8K5bzY1xGNrO/V10kTeT/0yqhHICBG5HZRH+aEdSXNK/dK6XTkUBnzqJaeP
BYFp0y3fD7fsPfTxtz7RI9QrlpIHTE/O6aqfR4a5aWdq4Gk5jlh90cPGhbIErE9GijvfahBJu7nv
O+ZqQOFmLamJqxiv0ZJGqABdbfbQyNG/iJSFzbeCFdiBhshpUaIQigwi2/qK7luowi/m1r4kdQGF
0/Ymx0QAKIhrVtbxr8bt1Ih0I75lEtj/LZsVkWadI/r/SnP4fR3TTZonTycm3WkLDGJxuqySFKVp
gsICG7+bLMVa63Z6CR70wT16u5TkLv7fFTge2su5cSkVZSl5qWxpL8SDUzMJwn34K+PT8ha6u8bV
c7+9TlPDOJYYYSFVqgEG5eFovfT9EJ4MsWNwvMjGD7OPmkoJLd2Qi/nQSocKa+paA279GnB8JHmh
V89mJeNWhhjhtXakp9sLS34lbV6f8KK8U9V+Wh52XeW+RZmxgf5Ew4s4B/+LNJNCSmLkA+DgrgmW
6U45wsRxfrLOkbV6yBQWyOor70GRB+KW9SidaBg70a1Os3ZRQnvdexTC+7NgJqk3OAZwvrqBrKzP
vwYkOxixxxGeWrTt5OEOrE8JD19JJAbY0DIB9BhbwqR1R52vKBnE++AdCT0+e3nZ7ZIARI2E/PrB
DF2pdd3sHixwRcAvsMTy+x5mEh173gqScLbZbpvijviedyJeigxtZyk/Brd1N40y/eVaipKpD3DN
lhoAd5fjbxArX11piYo6UEwWNbXUMqRTGVA3Cqvf9t659OGHKCYuAHNHGrUhJWhGW9lrAR2Irmeo
CwYNhs3Iqpe34m1GgbWw93K46ZHTzCY1JklHA7REFQ5OhM1ho23XZBYzy+sul9JYitW1YGz2G0xx
jUXL2DxTcU5RKEK4so8FcpfPf0Wc2yxbosdL3dOzzgJJEGijpQ38Te54/ZXZoHRrRS+QQOhkmEdv
AGToJ5BkJkJArjG9S4Y/7Kg9qgHsYPrxetkGA0EycTWHm/wB4QePxyl9XQ3+6sEHEROxeLwp6t0m
m8w6UNYCjrxmb2hNczEgSH3eRZENwLvvozrDAzKeGc5kTqgbIehn5l3vcEhYW9ZDaPQVk1Veh2BW
wFFsZni3kMQg2LPhtUQ2sEPcf8hRXhXDoWZkS9HOP0Ys46dDMsG0RcrjMnU2mOEstKYKylZkVFUc
ZFAOadXSSA7rkQRh6RUkeR/CTYDGNAQUyywZE0kwOBhcKfhouYgpQKYroN1LmqXpDZJkTurD/m8I
j8HdgeGScqZIgWw8JOkVxQTQ6j7PBuhh18mlXjjijyxqSb+wrjJ1sUZUKjWX7hMdFM2J2Fd154bx
s1I9xQAwgi4ABRoHPv2j1MoUeY2x/hAa1XlM1OHFLkFGuVg3ZqiUuhftEY90ODk7fiqlyyFb5s0H
IuX9ZUKql16N/AXINaNs1401oxve761oGHF20VcmkWp4oZxPMjJGbV7mEA+PLQzUYfTEzH+NiFCR
GDs6izIW1NpiM6d5Z+vNe9EdQcdGb3k7H42OAHLwfZgtVsNWjXMtsIqUpLD/P7HdD0l29JkMnzLu
kx4w8GijLMdkycM52ruSYhah23mmf7p4mFiduvYIGqBaX7l8i8tH77oWcFaAvKSWODJY83la8Msy
q8Zvp1o2F2RuQLB6+Zwa87L/M9n7QMutiJxLInMQzudW5OP2d4Oxy7GC1z/y0CU6756YZCofHWd+
aAouXGetY6bddyyqWPdumQT1Pwe7s4i32RMXFcAy6J1klwrdeqdOMKAlm9CmKSJ9GzQsCauMJbJb
pNg1upIiUxlKb5rFPV3BaTJjYyAAtf0PoXEZHrmXELcJTGxoyvEFn3sZmE7fXyl5PTd/Riao+Uw7
GpKtzS76DGpcJSAVhq8oHgbUaA3ZAi4k4f0IgVz0JnCr5ZYODZrUHwBuRr+2gK59CU67tnN442JU
q9HHWxWidty3HXFNzBu20gVBadZxHmgpBcYEznan9jdq8HlP2o+VpLfh0sd6iG1ikb1M5sg9B8mx
LS2tSvWTQhZDTYfFM1WOzDF//A12RcHUOQqJv+mFDwV6l8NvCKy5im7RwXTQ85BfvXIjmeWLg5wp
hw0LbyMFaJgSmTN4Uc/kXcotrAZWs0wnW3kVElHrrXdUbjTOWpu1256EvQfEk8jw3VAEiVFTdOnV
7VDSPXy5ITJuo4FvGQUMrc4jr3TvH+2VSuyb4Sx4EhsCUEAgulLG4cg8i2kjyPSTrr6FZqbItLMw
TSq+cLQ2Hje0V8LN1kfskG9Es6vXofC15iS99JqH5RBNwUxNbjsPfr4LX+JQlC8SSywHWIqOrGZj
64Ch1MNZDqdSwZ2RF0aqGtz8Liic3GN7QJ81AbC4jq5Uolw3HiYikfP3al2ITdlgNo0CmPq3cJxM
8jS6wz/c8SjVCIgXdLgqtDg91yZ45WDKGIiUoWtoX4iljm43grR+NpEsne534KWkTfHZIpCTyPvD
sR1P5QF6HD9kIhUl87MQMOEf2I1ewOLMUOkfDcdaFzIEGqUMHmqE6beFLlx3i6wAUlDyiBV1VYz1
bXD08wlGZYs8xMngFiHFRybmIB8qcARecl1uzC/jo4UJEPvWcixbxQ0Kn0ZsKQzwlePEcwd65V4G
PuRxaqWfR0EOqJ3dVOjpu/6+CeANaqGKukUMy+dVr5TArriBiKV/Hogd4+9z5goQ8fU7ChucnMCd
KsldhgmMY2b/uzREkrDig/WqDevFUFIkydRloS3WXCZ/V387LncEOmRv3dbpNnQ9l6E59Uhuq+F7
z9RXsI05y73ioSSvxYu8hl+UwNbLpDYbUWh8jTV7UL6eWLuChyPSwl0xic16Fw2dBHDZkLjUEelW
jVhjfv+ow12B3UVdFZR9hydLLU3woZTAGuyZIzdDY8EAl9qw8l/k5c6Hi+FogHsyIkswlP7dPcjP
J4UdFmW2Sd4zEX1t+u8SSxY2RUUNv8Pq490ZqcIt9cQd/+CjTcQ0LWpbetOu1wWxX8pQaqSOyOax
6Q5fwgNog5ajU6jfkmoL1le9LJQ1LRg9PlSRsSkA5ysw5o3UvhU9zil2eBiLKCmQ0HofgJmONCso
joensjLmbOroJdCmISfTCyESqx2WYWA6wwX+/o+iNLzdvEQxBvOJ/G2o3uYgEj0HTsQgcF5na8p/
TOvC0hqfWJGkViFdE1fA6He5Iw1HUd/E+rUN7S0RY+6NfMDIgXclViXNEaiobPJHRhEDp1Cdf4ZS
HAjMXvjAF/lkZVshmHstuEtx7hhnM0IwZLcV0CMR2jRrin3ooga6FKKVcfHTDssShdwnwGb8vGRg
WXxmsJbyUDyMIFRT3bd48/+5umHDEUP8mkUexnrWM/hhQrhb+Dx4fRpbMW4f+pJQdxOmbVDk9Dna
LRsf/UbvFaNvKn+ABBhuu3APBKmyKlxuCovPlorj6MSIGESfP6AFFcAtaGSsjxvdN+3jsGpmzvTf
ExA+mGjZ8G5rtg5F8qgBLWCDOpRpVGpv/ZQvXo8oLia3GHbtO8n7zpXXK07vWe8HupdNChnHKFvU
WFgxdc72TbERj3IZTEoPxcftheZwaG6hSYhpSXPppp3k1/MYBeI5k49BpEd/oKlVFKJDTtpjA5E8
LDlPjXQwRzq7lITj52rt9lkLzOY5DU3fFsYwRQSgt3euaQFJjeTLgk2E+QUUgpUXjQ66ZBDVSC2I
RavyhpZaNWSCTBC7lIZZ+Aqn0L6OESxyKCs7AbYlmHSQoU/1SVavyXjjdiZasbICEkdvC3nFDx3j
0xi8eSzTyIo/zk4zN/b5p7OoI+5dEbQt7Koslx180FoPYw9Ojbcrg+3q/Aw+98El4GEQPxn3TN9H
W/gYVmvrd7RhoDygPPKHKhVi38a8ZtcHTp3gPjum0fiwC1gRHELqgVzQF+Y6oswVQAJe35f1cHRx
qTen1jozHjhawp7IcBRr+4/MEcXMAWPxEb6ELpR/4kaWQCUgBp4tmozlbd6g8QXARlpVNZs3IxJG
yVj4U6Ks/nKAK6jtrWvk2g2ZM+VNcU9cQgjWZRvGPkNr1FZtM02bVseZOiS1JEj1rH3bdft4tzTf
rw3ubbWuJ/XYDeQPbpNGEOdvLPqmBsa5KMZ1N+Lb/t/FlLpJCVare9p74Lq7jxGXIDBY2H/Lp+FY
xRLRbOxTA0XNZKzP9F/KedLOP90ODO0Zr6MtDr3I5A1lE+F3t3sXWazAIQ7MhJw974hklFTDN4lv
+MQkOnGeVE1s/gxCMoIMX5Ymja5C6c2yJZpcNWaLpIM7U9KgsfNA2FP6lxSjnhoT2/90Aw8F2AEJ
74xWyr2a6M+4yKo6ozPVLALa2WOXKyRvZb286HvfsenLIHOXgRXjVpSUfAkAh4vC03P4N0J8vnB9
8fsxPe6Hb0l5ce2SLaOT6pqjpwydCnBc0l2iSLsHxtPZg4+IF0OMZ1P2BsKid7BULiYvsGp7fGBT
Ii/ton6wdUkIeZW+BuBDwCq9OF1hpzIkRh9gkYVPznmAwX/TxHSEK7u3BYeV6nGh6lWbM4Aq+/3e
2voyZBa08rbXajl4chJN37G1HP263FCu0VWKMUfpWO4I6hz3WkGopODXFKpKekuUETPVYmgPVCZh
7sf4inNDkOcLY7AWTGjNxO5gaKNGlOie2sk8WotMCId08ghv0+/7IboXlDGTI3aUxSYVoWGzyE/m
SIPhhA9HyOnmRnvKo0Sv2UdqNDMMKA3PhPwsUMq5pEYR5b1jjYAqSoKqk1XZne6Vno6h7AslSmqZ
dSasNM057i6BI5dR50rFeOgyh+bbvG9544FZa6cWBT6b3qbv5xNlsiYN68FFhLc3tb3jE3wpdqdy
3LkPzQYw4VQzxE98s+wghnEol1rFaWyGBJ8BrCiPP9mAwf7RfTaOc96D6HOSOEGAOwzuGfhnxaUE
mW3luweWa5KClM/ZexLc822MXgnSvK70p+1k3ZNAc20Ab7ARRdG2hMMEjEzKHT0bupC8BFXDx2ya
fF2F64CqFYq/fHzVtkpBuFu/4U6QkGqrluXT97AGhVkpOWbwUMcmWRg7OliHkDakXNBULGuTiRKB
g5McS+AxbliVCj+iyRVRWxXPFd0BHr1Q0NH7zyLIw2Pdx3xit3RN9BD6bk8Wq4q5m6tBwdQlGGgL
dHXPKBbFdyPGkd004/6RFwAjqWVz/Vr9rcC+4lpQcsox3FQFfGHjJQVlNdKIzB4PcnJkisp5VqpD
1Nuokqz0muI0SHKfgSOkQnbyJE+v2pwXueE45z1AZEb7TRN5NW6Pij8v7SC0I/ri4JG4IJk6MA+L
uJvciH9hbbXklZg2Zuk1l8+dcDt5XbQ3ekDfFqT3W2kaUUEBcxcwvi5amatpjXKoLyOyeCPkBd9Z
XDya8cofalL4yeWzmtnX6UJ6INjsrJFC0WncAWfzp/IWdJjZhopVEEvjQLPiUma0C7wypI/agkSL
1WldmfxZ3gldqz3D72jVNztHxamAYsW/5oWltYvCvu9n40JpzXoVrS/7qYDTXrLu4J+27KhUUbhQ
K3uwh83H2azm6/+aRfbp/5kMvQw92iz+VXtMLDHlUl90u48/DGeoRKzwWhGDalJbawf9QRV9NVoM
3ilTyuoWqEKbeUuED87Qu6SXrSfSKPWtXXokc/DleNFUDabUnmJ8P8kEdQsUe9Sp8NISZryofZcr
YgpwqVuTB6AzHJiBF7REoUSDr49IjZiMxGkMZgUr/GvI8mOay63FE8ohDkdKh5NuSTqmPJFxjPZn
F3VsgvHWm7AirJN9vXpf/40qXcYNak7TYnuREO7WEZbQHN9EP/dr+s8HjN6u3RvLX309AupUNhdX
g0k0kAOb81mBEjbo4i8l6hInmeN2lXyZjoDmbfj8+F7T5BXgKVGFWn8CKZrqOFtLcsT+CvdTUhe4
nPzB1V8oqtu5NApExWrC6OzG4Qqbf6Va9ryhlsRfFBucHUp1hknxRXf/nqXT8ug/8iv6n2W5Lutr
Qw/quSWHWVsM12gKnD8mcPF9o79yB/NHMC7qb1FB91q+ZiVyGqs3Rc4uP8QD9w3i/3X3vlWgW8i3
W8JPEcr/LeBr3I6tdU31rbB4K6MsEOr6u6nyqHCt4fjr3RzYvAjKqkj7OZeuXnZ/J6njZzo38zzQ
tGVmuehAq74kRxiw/esFR6DXWimvgNaaQN8g7CYGWeXlpiAUEqOGnwTJV2KmGdB/1GQtwoSbRbnI
nCY45eVNAvw+fpifEIiPcSqnlF0UQUBORIXW+VQ+uczPmpterCU/FMne9b0nrgHVTcZc3m1SctOW
5ctAOZMtcUkn2oruHTMtLvfo3sIeiOIHmM+7ihxWjRgL7bsZz9v+ygKOEOWlsXaAt1LV22y/9rV4
Nq3O+yv5lrYDC4hKjlChoC9RsKJETT+KJqfz3aTiA7apfhzIxbFHopPNfER6d2hwTDWMIF8I1+BH
kOwxJf7U1yfAzAwrSjm9U/N6u3O7BPeOdCDsuzzoJKhfHto/Ddy3PDH65w+xqx+rF3qsgwQ3/8u4
ktnvimaVEkw+OhawZLE4ijeUnv1Z60A0FjEmO2kTMYLYsKEphdOy4mP5Tq6mo9GSrfoR6QenxDXD
7r0AcK8MQ1Eed6kpEZ/EAUvjQjRWwuWKfSSODmvKx6NYk3ENaOYNA01b5+4PII4qZyqa+iMMx9iy
iB08d+XFNZEm0fGP1an6a+84ALZetoeEntNLMAOPLgG5tJO4gF0Ec3iKF2PsoFjpS5nKdj26/l+B
8ez7qbxuYXk94RBg0sFPxMHqrN0ld4ODQRtnsV+fFg0rfJn/Bhnw3q6sO2AlitAOU6Zq60w+Jl/f
iLLcQgyMhwevRStQsPZvgASrahVKeFy0+EiDRBA6dGjF7l0iHvQUndhPWAOPF16Hn2vnyxPpG419
Bpj04KvIrofoo9AOar0bF1lcHch6Ta55lG2VdMqzAhk8CSjS8Ns5/NSgevVwVBiGs4HTiVqCTHBg
f8B8gIyr46CuO+Q+rNcwvuyMtteAJfbFXewoCMhXhZFuMvJP7TOsXm1k02W0j2qlKXeZ4eTgWDrM
aIzIEzvBme9Yzvm2H5Pe4oulLCAM+kx22dbH7cxmDSt4WYPQaoMX8nbFBTkq6ZkifJNtdBWGzMh7
6Wu+YkXKLpMTclEStYTb2X1mFZFDG32BAMxvtIuWWcMxN3eiD/34PXDfn8D8slC9MTT6Nle1i0PD
wyFv6aLy3kRrx8ZH5fFSzpHe+ysdn3/rDbKLoY/udhiDX+Bi7Bt0ic6xOUzoZQl2TVm867Um8of9
htNXgO3U4S95VXRi4vYSyeDb2Ev6x0GvOb6se/UWvgCDBDf5G2PDCCZ6YZ7I5udhFMIAWovHnn4N
wNW/gz4m2RUdTrpDjw2ihC4DyyVocn2GZs8EHdFQVi6hoaVVJPgTQsvvRnqPsaqb3bivovOFJOta
CHRXUkRty4+OrysGOEvZuVGXpnY9O/x6Sz+Ie3hJxKldiMBpcwJ+MHC1kLzlAQDb+KIH6KUDK7BO
gjXXvmWtRMxGwhs+YPqwbvrmf3XA8W7W7jvE0yQSjbn9nAQrrSp+g4RU4iRtfMhzm4DYH34GBC85
7CaR3Y7YmDIU3qHVCpcf/H32Jt4tWIL0jr5JXPGrmyzI2y35EQfyAttuuVVa2btIM8U3WmYn4UIC
GMiPZpLH45N6cXmIvYSES0HVrfsoePqy23g+LBFaZZKuoJugj2+sKYVDjjSucrA9+6HspEe2SXIq
cewx8+iKgIV2/OOabAXhXnoOsuOb2oFMZqyaIHaLyXsoRqm6uaCCSVxWx5wYW/MCC70WwOv3opkI
fTuuSViBGNeMPqrH+q1hJXEW9zlL/zYfUssn1hhW8c574Zpvw0Mwnyg+g6mCuMyL4JP0LD4/Mr+c
onpVRG68gTiPlusnaulvg5gpP8f0gjziNlXrNMe57RaNTjMUssgX703y5hltP/Van8u0J+6XrOoY
kmGyAoOOS+3LcLH7g3WwnGXzZdsO5cuOzqjM3QfE3o1emIzOO8LWuUpdErmvSFqC+1To0Ylf5WPV
YqBCsIiabB72hlQJoKAo1cjvP6QAWUzSmGNEsw/BY+ooI4DYUbWG6CNFL85WItIaleGkfZ3unOAi
40FLsdaAXw4IlrsVV2f7GyLboct/kWytfS0usPBYxakp8JyAyP59Hdbd+LwMNHewOZFhC1yzJWjZ
aXPwHc4HUjEJmeN24qa46HUxQ7QO0dq+jq37NnY7Xj/vrcwPy/SeOs7B3yRHEmImMuEnKGEl+ESI
zbcTcFSgKR0/wpMEFLWECZR9+SM09I8YlgW2mfNXm4256GvytTgp6QEXtZTD7PlnHPFBM0Ia+2k5
MLOLx8X31LHP00DH0vlliJNrUv1GyI7MNjFBDlhq74I68rn3GjJeVd3HlB9ir9lEL3HLXtXETw6C
pS33JcorER9SrqHd2JrQl33fIvHz64wBt//x45RRDFUIp413VJR3FuyLFbEvM52mPjMrXPFLmA0+
uOXqMfPfp/8AVGHgHv2yyj6la8r5LUOuwJeD1Wq1unHr8+68cOiaQzUCFqtER30jOnvx71+KEFa5
7D1P3V1Pq9xDErb/HMZrGo/S0MTaY+0rgVaMpTA/frjo7+s7zIKuhKneNKaXWZppQ4cLeJTWNiRw
cydtZiaaigHvbxpsj/l0L4qGyf3pOstg0YFY39/XSy//0Lv3/MtttUkM01ocf7nKc9Teo1b3mXXB
WlO6M1elRWWF1zWCoASKVhUPctpfEYFAPPUtuWBQEX084+le9Ija4g3vSmwe79ZblTIRFYvWrdAG
2yvExy/d7A+NCtF6BoE0cN334VqX/U8vaaaJntzTfmLfMSYDzul5DIsx6WpfXJTltuXp3gzdRefh
wMSjJwEcDJi/vne0iSYDzpV/LudU6bOtVje/XYQyak04aHn0oRC3YZ1D/DQ+sw9TLSUkE4v8HuqL
feIO66v3Nq7X+4Wct7sXjiVjgne362naKIm9vGZUT3XU9jJxz91xSEjYHH9gLr/y93Ri/yMdzU2e
GgwEcF/K6OetjRo0DSf9uHWl87bD3vQ/RHpP+K0qcLO0JpX0fJqqixTH0eJu+ciyyV30pqNLjULl
A5qBd0Vis5Q1RvAb6lMZPoWehtZw66jmfbc9A3HwhC3KceyAHisqSZQ/hZF5Uo6CwxI2PLvCnG40
aNGJKvUpyIGOv9bRfaA17Fr2qUdp5QU3iCBlfpHETnZkyhd6b260IeJt1xrCGUkVkwZDWuxtUvew
pRxrD7aV3J7bH1xh7lXZ9M29OCKDWBNdd95jNa2TZAAeY7Uu7/gKCevAXMbAW6Jz+w/Wo76cr57z
IndIKYqu8nfAe+HolbT1RLqrzGliMdzGU4CH1HkEXOG3LchjAvjda6zDS05SyWr5kMoMrFMouMxo
LTUeK08CcCD1DZvA/LE3EPmMxSfe7TcpfdapSK53nEhnxeawIoT8Jy/tuD7OHR1ThBF3zKth6Qmx
0pVPXrjy/0EL42cSi55UYaBQ7NJBJ+9qyhZntR3NWd2tGZS7XxkF/k78TIJ44V5DK9bh4LDY/MjR
1U2cVWi/yaIy90v82aMKOxkztBOT+cqj2k+AtIElUKbgd8cYTKyfRRt4rIJd2FzWThabikbtMYWX
GPnWfUvXkHnRK+5v69BUq70l/grPyeGp8yqNNFCanzoKHpPfZJjlccHmWIGxGTKpxayhzyNKp3E/
c47oWrDPKU1vBzoUAmXnNqh1FLD3xdrDtoGfOfN4ccVeLbrGJ7otfWYD4WeIvssOXW6u1KKANFuA
+yPOw3lpyU8/lGsCL8fx6IqaaZcGuKr7LUPwZpVUp5DcEZhEsHLx/kgPRzhXBclmufGDRZ/xNTfC
q2j1NkwOzoiD20NZafg40tmb61Jk4vqlPMEMhDEBs9P/DWpPX+iau6rUJzJaZezzttY3SjIoWxHj
Pa/+qpH6hvkWUYJoohEaBsQD+Iywk/GvqarglvtqziG8XxiJj0+qpNLuG8QYrsdUXI5iI73OUz0P
zMhrpJ84yPm4rzpHDQ+O+i3tGXpY2hdFvD5KNz4p/Y1SJBgrR4h0EbUgdjANGhCqGjbpaOPXiQ5D
Uawc+5TtBIdJJ87r0faTv+DZE1fit9/MPUtigggTh8nLTv72iRAmETfbEMDQqDrYr7StaIz2fAhK
EJK+CqU6snNAL2Bv33IQiU2IFP8RG1VJ5bRZCrZE9ZF36SzajL1NKYEbmpnvuRewKZ8dRfEAYuK5
oHLmiS9IvW4dQtAg8HO6r0Ja0CUQmqRIfYkrXJnHB5bi1FYfFThGGVySXNRWsbna1fWqSXJ159ki
+3sitDEXHA63jBry0gbG0aDff7oNRRVZ8iFhpJMFL12+LDxR2hiB0SP5PnG0VbfyCagj0R2PaEHG
2NNSxhtJgl/qT804cGIxNJbu9cYryTOuwZHejCnadpdffAnystCi50Qg+UEM8oiYrWzv8cAL9kDE
OlQBNb9WZJj4/L8YtF5PBKn3kfUoAvaQpSBYprwtIZxgJl1ptvAO6yg0gZ36dGdXBlfBAergwZq4
8ABCh8JTLnhH6kb8GMK+TfrJQpxK/Bfig8t3yK8R3s6N9XlNB7zeuqgVQH4lAJGqq7dhWeiOkZPn
OWSfeL64M25s9jx64EBxXoCuZ7jujSN44F3FsT53FjVHowi0KJkCVUd+S8BQbgOnZTvB/jtMeiJ0
oGE3/Sbr61vw7EdFc8zpOYpjq9eKZxqzaPW84gkSQG9Gsylo+9Sc7sOKwRnGewK0xy1Byr1zwm1p
L8Vf3Awol2brz/bO/SHg6cFKnN2PudkXhGlm0PC62h7hm4ZlLCge9k0bbrJIQdX5RhvQLgc68oWw
BIlhSrWDVaLJFhX/+DzHvT32W4d2diq5gp20LjEpELMClFqb1OUY+cAPFKEN44UqyOzbfHEu/imw
gWwgkmCiNYYGYY/jdH536zG6PIq0Hl7XIPBzrhbHlgue8GXGfDxUqP8iBir1G+ta5QSD6/pDZJqF
SbWa9U4w58oicds+389PLPuteMYosto/4WPSh9WutnsMRLhiF/S0nM2j9fObVqvW03gN2ZQ/uScl
W/nI/zZ1/n0lwp0zFeQZNpPTta2QBD8m0fhCo2uepkfcoM85f6U/6g4vlZDgomNi/tcVH3q/dMBw
238V5vNPeIOMtf79nm0NQi/PHpYSFIl/hrQRg6Egm89t+ncb9UMVEmTuB3jaDtyzDKbu+P1HT+X/
X595NYlsxYLcWCuP4p8RKtPKkStL3LQorVBfylqlyV+8mw6eO48C6LftehnM/yD9DxyI/VoRwCor
05Q9derBxQFq1TYil/GHCzaxQbqUo3nQBTIjsDkUlNLjHyssjG4vocnvdUWWYn2cxiazu1t2+BSg
gk5C4jYEUV0lWX/0AxLAulfhji1i+qj/iQwN2hW2f/cVxtl0l6KhCFZ2bOAYddZtfNH95vd4HQiA
2E7+S4KOTWPfcTvbvYlHcqwcrXoYKDoSwozbvW5O0uWcWVWeSoy+zVdO8qKOMwJOccyDcmpd13K5
oLA5QEiPYPaopxhj/z4OG3uRBeXT6n3JeY0RL11cfXWB59XkO6ZlTOfWmNk8tYgybLurGVoxlqyA
L4qsjmDCzl9mABQb2lgS6AUqVosC1TWTaTR3ZXIZn2HEQ0pKuVvtJMweLcAwmIKjJF4Nj6fyIoHx
q2sQv/ke92UKCH0HoQhd/stTNJu3KtaevFIi+Yh3Lt3KfSLDzApqDRAHgJVNszM5BDkLlYi09tj4
B8oR2vJ9VL/WntTdGIUCPi2OtJ1icjixHosymHui1DPvaxEtMkGSeJyzwxc5zIxOmKKpgUmkOF6n
vvXjYnvp1awo13Bvx/0+5TDPr2PTjWRXa5jQZ+Cnm/QnFCUszd9WU28k2G6ZFVXoZ/MVWuYYZ6iv
CEgxC1BkadtkDhY84ntUmqZDja0QYVw7TwCh7LENqrn+VPderkSdbZuOtOmxA2NzC0KBCFAVu6hR
jLuqFLB/6lEYqsq4U5jIX8Yaha7uUlrHwqtWG1b6msBHE5hqxuhTQiUDHqPClAKmXLZ9dXlYqxTq
i5QjfJXC6mWZjIG6TrUna18xe+ZcrNfVGuWlhHInRzsqmfSDXDJzBOXAlrz+mx8B1eWjR+f9nO6f
j85rp98TmRRDbVdiv04lQ338MutaR8OyzUgwxKnF0iTISb2fUntGNn/kE+aqgjqoAYuw7EiE9SuF
t8Wl3u1HC2Z0KZ07tGXAdnmFel3JkCDfGWZcTsu7mDZrzWeYEp7rN+XMAQVNW0G1iDIVRu2e0fcO
P40Uxi+Ok7fm4aj772HQeqJtY0z5BShuQ4waVFDGL9TgeHsgmFJfLzJNaRngmwBdvOEVDVL3nWiz
plqaqGPmGHdceZbW4nNcQ3G8G9I6CSi7LBDSyqNSwZaFgX5v+eGzlKs2DvuwnbxbuevInhxIbrdI
/ZZ3FITBLCcKffbkSnY7VIw0kZchIRPbQTIZ3vKxpptNRZzYmm1hIJ1hqR1j3kO7i/7UlLh2HfMK
pDtFKFVkw58IhvTSN+46mxipNHoVsgDUq64O1s/cxePevnFRX16fIfpRbZd6KO4S640Xu+5Tc7kw
5jfl+M8CQ+dUTGMpEt/BD1kqsiI5HNW+mEQcog9ughOsgQxICB0OruYsAuaxSANPHMtAzmY1igPV
0e3j+wYPOSTp9wst7VNt7hX4XTBpWS+PMa7VFbnc6fYXeDMdSEzMzfO7SbkX1fF9dn8szOFLbEPL
OA+Z0FmkIMmafsf4P9TyLof+MhvytysbeEwPV4ct7Cr9UU3InVdqtbEaTEtPOXXiWyBcbSwU2VCl
FXYzbH/by/rI2Gjh9skE89pV4FZSaDLjuJjR9+Z7XSCewk7NihjtK1h6dX3sdT7iREZfWqNVmKke
Ugwgvlx0oe456tRjwjRqbVqFKtOUEQNIRQ3BEAkGulNKKM74Gs81U5NcutIJEZjM61JPSEbyTMvI
ci4FRRtMnpWe4wWw3BA7npYkhJwVUSJOvIDJrIQGr290MB/5IEwbDi+fpNNZRqSuoEIZdo6RbaLS
UJI03nEzQOvpN8pkiWnh/T3+YVdPyxQTcNRCen7VHsbppXvl7PFGoVseVt4VNPJytTiekaHun+lU
srVRtqhWJq2hP4m3fZXovpMXlxaPBoCHcG0qB5/lkiy8u5oKbWscvaNFJ7ZKRBs5rse+y9nV2wR9
0FycfCCH6FHxVCxhQkWB0xkBv0D4WYRZFaALu6Bp8rY7SA3jQImovURlgafOCgg6GMDSWkYYIipX
LTv4OUnSNd2Nja/iX2up5bJYzMEv7kOsdMmAfPEKmj1LjGNyMGxGsoFIBS0ZrSR9DCzbu+KwshTo
718RJFqbI3/NAe0jseQ1vVKZ6UpiK+d9YAJBl/r5aA2koTYWGwPbwstE8wXs8tWUbOE8oeBsO/oR
LxfTS/yESu4lylPxXnnyTTdAPfYYC5Kerfwhv9slqcrY+ffVxDf/cHAo2SkKSNSa3FWfbNfSh/jq
3tvNUXQ4R1DUFI/oyolA7FEMBhhi27KgcqcHYbYfwD+NP19ouWA6a3P4nSdedDQ5LVSZASINGl6I
uJekTmTvglVXIWlBYb7EsHDRtlDkQv/L24f46NbAp+py7ZEIJ/cGZj4F87mQXkqiSFvU77NbToUR
tHqqw+e179ElISMcIR5u5lfyi76Y4MX20wfFdDQQFuwl1DNAFic7o0TGOrMJKCZspdqRm721wuAM
N17lagpO7Q1yWIkvfJrI0SJMet0HxKGGeLLMlnMjgPItlZwqA4mLxUx/XBU5okC3Spai9EbiAxKK
kgy5ZhrpmT7pEbHyCItQEqq8WR9kigPpXhaYftbQ2/rbmECAuj5wHTqSBaKGk6HgLvQravKCb3Nh
HWaU0vfvv3DQbH2dXB7e6yUXBzF4mT8y/pWPGsDqciG0dt4NbRTrAn21hkwL0bEAwAHU3RLrxp/+
zRHQ4J2/iNbzWhig5nQQQA0spee0rM7SfNBcdZKYv9jBfMPMwzU0Z3O/tXSCq4Ni8lrLUC7MbP8Z
m3ThqO7UWb0Z7Zi7g0tgGZoaNKRXlgAzaNzmHMUH5PiVDLpnkpinfk9vKgK5kAiISvDruuEs8fbo
NIvn96RGsndY9Wmq/lgd0bD/3PRr1/arEPXRvtT13aJQa/q+HUvW856w4XhlNV4UtSw1eB9ipFaE
BDafvWi0Hzlut4zN9wWA4PXGqnPArMvB0rjFoxxptEP23BLgeBuRQx8xcRrKVYau8d8jlFB3y8GB
Or+G+51HLWojjBlNKzNhenUskLuCzOutzcbc3iSq+WUbKjPsCa5fA2Xzi/t6u4ceCeSDDrsVfl0A
II+PBHu+0wbyRWfKXrmrWQYvHqa5/Y/lEBBMpWZb2JqkJXKJ/mAh5B4ctZyCcZP+TppCQbpIR6Hq
zB3+nLWFGQfNMYZUrI1sXY3eSNDd9A5McxaAVLs0wNeK6FLrwINkV4bYzedefv11NosOdD++4NuU
rFmcRSOkYKAiybbGXWpQlJrrDc0yHIySzaJZsSrs0ZygfW2Xq+QZmH69U7r+iGnZaXc1RroreDZJ
lLym1e5EcLWOQC9t+sgkYqlDtbTosehJQKH6+uuUj1DjowP6XVk5Ia8DxV+yODMq/Jly4tBgB1tX
ny5YsWXMUUc+9YPVzYTny3B7wwvol76+fOOPcrcS2/fNlDm6chVmN1KJxcE/DCDKA65DBjMPmXGE
/xQEISMwXbi7XQ8eGp6XbfZfwa6qfGCb6snd+fE+lKmGEfnwjUiwKARB4fZWAcvfUkD5SMeLaZ1d
4f3BsRAAhhP1PoJR3+QubYRw8H1kTfgvfQFWUTxRrl0v78NwvHfu2iEDZBpcykYerzNxD0UXvho4
6OtXWPw81W+03uOxTP4ANwir4LPDh9NRvTByOHXzp/5Zf470WOFmkC1+ADasqkSpobFs0/C5+Q9B
4yaC1ciEgz8CY50DNd9W1hXUUw8W2T+gvkx6/qqXVDOGLFp4DJIIM/ER4KTzXhUYsAIDwH1j8vx7
/hdMCMNPIDSNtGeBjsrnRIt3WC8m8csfpkPXZQEDRhMnNpahl8heC6l3TToDbxxNPtl+XP94o5VW
6TnnAtPopfVZhJYYOMrc9UbO0u6V5DmGSn/83iok+soGG7xHfBRMhsDJ9UkKyRXntEsv2ZH+1PHw
XGw8JOzO1nNbsaFTEIwNhHxJOa6ryu1o1cyrgwRh5GttIiQ+Qbd9ij+AVV0DvX9cUt8lAhFZ59Pq
RM2mCZb7u0TJUUW1kBy/xAFfaK2UxVrSvK8n/PowfHjdi8g30q1nlf8uTtRavcnGhO+o1RS/9zt5
EtwfHepe9Vw+35nlTyUxT4lplUwsF/jkr5CJS5rFn9nk32/vgyvQR/OFsmggipkq9nE3D0G8ip00
v6EiLIYd/XazVDN36YASEz4RKiEkBHDYyNzGTJg5edCTSkLl11ccj7VgoimQMFCqUHKm4xduY4UC
bQyj9VgNsEKVXaQEYbzeCjx3TgHc1BSbK5z4b8cfNRwdM23jYC1AV2TO2AC1ZUG6Mkb8l1WDyczY
5aaYFdcUToT9KJP5ifSvGB3nLtH/FFBzCparxP4j6kWfh5kSLEUaQPlna7b5hskIDF5co+z4ecBE
BdOffrNEDwFLl+eOg+Id+UDQT3SdOPrPb+Vs8aIwD/HadcIj2cDccFinp0P3KDFx9saPppWvi0SH
s5lEbEXRPjIWQAK8VY81rG7nf6wUaWEzzQohBdpJ6WVWEY/smQs1+pvRIYatoQahFiArYv3pcXMB
PdHp9Z/0NOrkqscJuB/HgXLQ0dMDZokMQPAfyRVeNcqs3WWu6mFIGW5iXcarWOoMMMJhH/kxe88L
VV01aQosfAhU56CDAPEXztbo7uCHCJ+2IixYFsztjudGUtXiXOjzQ6u5j/3MaHdasnPCNId3qTd6
pu7zB6iy+wnoMGGMioO3jzQo2qLxyQ6tTdWHlgLkc54xnipF9VkVwBVbTR36/4LA48ZRPvxIazhM
xU2H/LoRzIOFJhU02xe2vOldAHm4DAMEkUTwk5Ju3WwlySfk9xv+RmZUTbGpWn0+AX3A9rMNH0tv
wcnSop+EbsEIOcEJYT4rRyPSr3isXfW208dwHE8m18VZdBWCrc8xi/IYkls2EXDCeOO9r5C2ZKhc
5bW+vClGt7sOHYOQ/7Fa2U0FlGGQIFjpuaB6cnKc5ZYwndHRjSVrfqH7zVyrHU28DYhcEuwyNP4C
8u0b8ctvfZg+Q6h+ahjWp9xEs3BuB7TMaCiBpxV+tmLp8ecf627DM1kkfCxAVY0XF2O+nXqVBoig
U46HhVvZ1rI4T7wOnR9hjSdd5l9mfOYtszXe3eao2ed6jLvQPFLZTj2RAiEPqVrvpwyTh/N04iep
rYDdGMHo+3JZVJya+axNV2Evx830QH7m9R5jZdFjU+cJ9UuX7j78CrS5nGykrYB9rxHMF71TvB7O
t4mwn+hpJVe0d+h9oHN7X9Gym2J5V/ypv86j5rzLVUE+3z65qidXnhTmhNzTkX4/xSNCCCm/Ym+2
8Y38Y0HPpqSQq0eDCCvcevwVSQujGq+FKUXJpMCtVRdvHI4m/Hseq1h0c/NFWh7IbToR6cL7IQwz
BJmz/RfmzgpF7tzkIRIeTXcgWK2YlHdpbRch4sx9K6w2jnl+Wc0JYtvJn421GQQ6yvcBBvFyzEbo
1xx8O/Z/OowdnL96RtTkHKgz83Y7NvfHxXpFrgA0h152bDlNMgL1/DSRnV+mbDkTEMWC1AfHeNEU
QXu3KokcGMrxIA/zc2glEzYUmcpH+iYsOWaA+6EkkB7NqDLxwdiJ5mKtPQD5n8v16Mm7phxsds9s
/KTANvyEu/yRRqb2PfNxeT5GVjb9E+wkNHgJ7TXLPB5cCly3xpSsuK7VzbHUwR2sjgE4YoT3gbcF
E+5bN+TEezX7PWkJJYyoDsNwNJiYusDzn7oPk27cO1zONKnRAN5WFXDUoZa9wF1JZmKgU4PrddtU
I9OUNdm9cqs42SfRgXH98J4N0R+QNRvaJpyJx2braxtpo/wP2Xt6oMZCSvAztsaI43/AjUBHsZc8
ivR9OH0glhk0yewL35cBV+3g1ydqCho3uy9eYq/gOaRT8T/aPq+Ci9yKnW2hrO+FQV/LGZj/ilTc
YAtm8Q7QVEY5yKwelGVxjELyW5n9jaNH+hx/nILM+y2A+sGsZdkFwbZRBovlr4So4IIRY8V+Qo41
FCbquDz96GmFifKu5E0xyxz3+wYxglqgg5Ga4RscEXlgZJAVQdUXVF6DvHTWkjmxwWWqdbf+fJnH
ZvTh+73FpC2xU/CwFr+DznicP9wYUXEuuK668i4cLamiBImqu2N72Glt52KblTKtU1ocIWEgVKdo
1hwrMsQf+2U4ccnPFqARiwdxs1TQAsyBhEfkhDNAbVpkawZLHnOGWbFfMQm4Ql6eUhFqp1AXfOtr
IR7aOtI/UZdWHH5CVqkqVA9p2WYSA5/v57kGcor4m799nLysO7yS3CnY05sNZKKobg63qBr+1Awf
xGgN4ndAdA3UmietBKh1sKW+hPRaTySl3xCc5cCVpaaK+TrVOY04N7AdYoIlq3PSLp+nUck4H13c
XSC+9KM2VBMxsOxp+9faKLJu0qG7hc9hMOZmd9oPqTIi1FbPPiUffsBUGwKqOzbhftf/uZLl+/0t
UcPINLOdV5UF3vNJMuuuLmncWR0vQT1X5JKjzWKYAFOebf+ykvV2X6DD902yyfSHuIndROD0JyCO
BXCelOwqNusaUVSBAu8W9mu2Jlpv4wADfPaTUqlIgYBkSN+lu9FETSCoqMvB0WBJbdc/ebp9AOcN
d9SbDLrlB4aSqwc9X6o9vma16vCgN3EK7k59mZBiFfwEtPXpbmg5PnJCyZ3niZojS7W1SrFT7rcL
ihqJAPFWH6nIqLZ23yDS0YOn0cdUj4T+a4WpGeQQiGs05YmQR07rI7aI6GSOwzSn7ambE+hqXLkG
ZuEBW2ZO7vXOVsdR2r7dMsOZiMPn7DZ/T2ENIQoaEVUHn78/cXeDJMDglxoNGe0uubhtNRRI2c6/
oKKDlfHqF/Uwi27nw9ZWJwV4XgA/r83YHoy9kuDW9tXES7JclP1RiLTXM1uDo6CszCeaCRoC2Amt
e/eUWhJxFLF6I5416uYo5/lSZjxGkhI/8O4lGlBKVZUKPtSoGFPUnT/BQkE9/IUvlaZodCvzDjF+
Z9eBXRCmXG9s3iTIhYkI217rkqmqm2x1rZQ7FNIuFklD/vdtEQzqk1ug2KUUm3im7rW7duHaKuTM
K3PpI0vrpa0bSd+uBnLoe1i3vK8dM75mrsv8JmYeIlyXO3EYD0pEEOkcy0BU/4roR4OTv7wbTKf1
H52qIJGwz/0pyqkl/QIVQuUGeXo5bBTBnRi4akKWE85hCWTJ92a51kIM7J4hlKoIBhoUdH6jj+da
iJwbsT0HHkBnvF7gtJ0iEVBPXap3E/hv1jcWrn8RdlRkRucdPpeehkNGzJgLT+mLcghR9RJTa0Hn
ualn8fobLI9pKMxfZP7D3PDP8SM68cLQMQRNLuKXSFiq+KQ7LZamUSsOy37oYGo3jBYZFi8XZ+Iv
S9b2GAs5ZhPt8wYKzqhekEbP2cHhbg4FMnH9KeBlruJspqzguSNu1shWprguHN0NZ0U7eK5DAbvb
JC2ki3IuF+gOcWvehvMdOkdi+ZWddPX8Remp6KtiAw3TPSFZ+nXN+YI1on77HsbeMnd6R7Z/YULM
XX0tAP8EZeIQgtarwT594pN2Ay702K14A/qoAWdR3wu+U/+3kVcsrpWV/9kgm8I1RwJWMNEj+ZCj
ThQGSRq2nbqwGrN/GZjJ74CFv2c1jpEKOKWzy6ssB7B4FEBnsWe2tGO58cyc4P4fzpKsGzYPEmzq
7gSzRnGjZoivR0bFTflb9aoNINTrt4XytN/2ZTmrxcUDNX09F9owKVDLMJ4TxlzX0mcV+ROQadmq
mQTtlJ17AcXS7CCHZXaX7MsZrsED3jgoHinM2lUcl+JVUtjySd8yZoUDxeOB3jOgNvM4mNBOeAIG
XYFrwdH9IRq7IfXWkwo6fmcxC17w/IzmzY04ySi9ZwOcrKkyLGzzY6rIb2HS3ciMy/6mxdx9Fhzx
pErN3M5DHEFZmvnFec2xIBFRGFuliAr4MDG4jBAHXfuUYEwr8oktA6ezCCLjZ9FM9WKbYXTb2nWa
bI5kAfIxse4y4P2p2Q3zOaDDBegjoZf4WMy/YlqWWUa1xDnz0n+Js4b0z2rcxS3s/AstebZdB9wn
sg+lN1HKn9SC0q5wPkKHdF3Gyjx1mJ/XnWqB7PFct4IhM2h5wmpj4tuROZuAlkjaXPwuaGCB2Czc
FD/LQhUU5NU01WyTmDwzjbBTcDpvIVT6hdycmJX9teHgV32GQ6CU80rWL+pLicx2Nuk1kIhJWG1X
gV02/FtjpT7HhLAeir730+9BfNjlUvRAoCdoc0RArnrrruqNz/l4CZM/XK3G807K1+KK0h0JAMX7
kMOAUhxkjWKNjIeO+xbDGHUTETbjxIoSQyJpzrGTNb+/CrS7efcSn1eGr0qeR/wbG33FHJuQ+bFV
fkOk36eVTkPQ0Q4Kyvz5PEm1kpkcN+vVbkmI0UkqLpxEsDXDLWlwzTsoPRr0RmGS3c4vGhvd1Rz2
yZVqmPWkcV/2C64rfur/VHNATyQBVavkeJC6f0QCclI6wu9Pbf5oIQbe3YJafHCrhXh5altb9bPz
BjgHHmjUi12tnQSJDPtqVtTYDpjijkkLTJVudiU8zJRpvxv9BM8NgYkS98ADeS68qz4Mdpkh+mAN
LYwhFU1G+ewNzsfQDdLmMT7Hj4SUUK7hKSOxJkv8OFecdnRdDMguilOCPc7wzR5XR9Kok7uzWDA1
D3kUlpYW7cK+2hr6Y0Zx11Y2FGlNhSfkFjGVMZ5gIhdambaz7evT+2NHYYwHiXoqkfjcSrSaJ3Q1
zdFMyAiduFDDvcPQRo6znYYAj9SF8E3K4wcgdbnvqfl0gbfhS5CxFP263RXhTPptnTYF2QlZHfx+
DOXduRh9NNwl6nCc4IbKvnub+uGlkbkbTDY5iTTpQupvjQbLdDCX0UuCkSpaDhzeS1HJiLQoR/9R
2oAMjyk6OZysEcifxtqcbOPhG9pGzReOCkFfFRazpNZdgk6eOjKQP13Y0vG+CER2clPESBHCcHgx
7x+yx3nxV+fbi6HqQakyeB0iGj+02NPcMNghGOMsDpcBeLeFHLuSQOtIIEnCzyfjlUI6C5BmPXrm
UKvPKxCmaOrCsQFyzyrDLyIeQQ5XREx3R3+c3G9L3kyF9WYcQ+DacK9E02i1SeDQRPabFfskVjg/
r9/pMjO6AC5f3FG2sRdwGB1+3YMj0QIovRY1IfY63aeqWTKQNAfu/VtG9x/ooawBhMSBlIfICM2z
r263lSbNlT9uI8A4Fz4FyQ6Z95gmYnuaK8zHjDMWpmkwPMZE0uPfaSI+5JeouVvsBykhNs/My4OZ
5BT+msxkonbxhhSET2bTK/Nee6jK/+j2WlUu/mua6WVT7Yl9uuVmOyspMzyUhcjaEnLdOwA6rp+v
rP0d4MPSqmSj3bvxBW5IqMf5JAVFSkfo4utBdmEhUGx87ivuRHhKuFNzT3yuMfNrJEuLL5FbSDqo
maH7jtF8x//+x1iBhGT2u0G8A5jU/3ssR3ov2sDz9sQJK+AGWzQKzBM+Uk0UZVGPf/ABrYJUIlba
rSI8Oz37MEUydUFGoK0rHunRUaoP9JqHlofN+PHAP+sagiScnZ/qY1Y1yXzkqaBOGd3itohuXOU7
rAn9TsRS5c/7kYljrVU5Vt+W2vUe+xeBEYT07SIGD52ddNzHcuDzCrfldNf/ghxfjtmlYBSDUYV0
iZ212mlJsbbNYBwHZU1CooFIfKNwb1arDOOFPewVtTAeVR8QWVPZ3rrn+20GL3f9jPIrzA5waJkW
jKrUGJcUu4NEKi7JB2ZvQ/z8P116BUqzqP+ota93shJgMhiRauP3g4WIt2IQcnYBg+k0PiQaO8DE
cRrPchH5tLTBYDWorEHqeY7rRTSXK+B4Pqr2AHtU9YbW+xhN5XZSTIO1ph3bqekxLv1sjOP020EH
N9I43fA+7cnPWYyOPg0xdF1wcye7KQ3Cn1a3W4aygNnxEapBa8JavVZZN2PuDLcRdSh+iV38ar6l
qkQqXj0uebFbp1K1yzFRw3dCWM4krQx6V5/4W8MKEgY4F9DVLVL+6Ue+eP19fk9KZUS2K7R+/vjN
BurEiuKS43Fb8iqAdjF8cgcNWqWrG/EFM/p4ky027UW8om4j+7NEHkgXWAo9vFs2ZEhCs3ogYkxl
p+2f7Ro2ocYkDFkBHb/lhcaBBlIrBf7vFpqOykZvGE+92bHhusAafKvQcIHpi+PXRUnFRygulQFm
ySXqvR3YbpCRi3jxQmW/Dy82/nj/NT+JpkEdbm4BBjfyVFCU+sKfjYvNxHt0GaOBhZts/gr+JoEa
JYRx3o1f89Gw89GP+GbTg91ZvEKOi2xTUBaHKpHLJhGddozpbK+uCq6Ld/x+E3Z7gzSpHqMseNdd
kgEBoli4Df64vddgswPS0r0dBtz4mBT3cZeaAk9KZ/BOby8o4/RkKAro7MD0HjD7SH8LGTE+fyGI
LdrPf/Ghpe+ATT4t5tffuTOkrgcKBUhOaKzKLvCqL9cTsxsrMOgk+6JC9p2eFsqd6ePc5iSzMaYB
kx57tM926fjFKUXK+shBgcGTyp+KIOjUhYGEaQElXzGcnSUrSwC+OFbNlth0WFkg7enloVXXGFXl
f7FMD0KCy46CuZkc8vdw1JkBooNdRUswTGdCRS+DOT4WENiff6cE2QWpzjR0OAbpPRRkLTdnFwC1
OygavAZ7ForsUykn6zJEG0wx69e/g2tHVoPINDocTVaVLlLlYrnctVYH0DM1moj2+wHA0plPvlaW
+mceTNmg6Yn6Eq8IQnRraAW82jYERXsvCa0hTfOF1ISHMsUNaGH1+ADOEZqdJ050cYOc8BC0SARm
ZRwWyrYH4SyFI7nAEiDaBh1MgAK/HDCpwjjqolvjPbCXaEXwVBTPx8efp0uMFoYIfTGhmkjDksR9
IVXX4wnRaiGyx1ZBId+YtSPSGXjphcB2KuFnJSAhMCrgYABWl/fCJ06QgIqg5oEY/vUmGil309uR
/sWZOCGhxDBgqTFXPVQT5pWiDx+xtdHVkROhuqH4+jSDOPQlPEYC/UzCcLYROPJHwhzR9MAf7Wps
52/R6+PWMQ7C1o/CK0JpcIXkLRSQXcE5yY+7xD3Q1gSSuXAh5f/LgSk1dlwDC6K/SY9gU6sCumox
KtfCbz2FgzpE8/WM9UzsXHmblAWHgCDX94lFw0aUj+v5vZLdm3QjqzdIzK/OKfrIJmYltxuYo6YC
h+mnf6L8tLUk5q/9uMy8vIQtZCFTDfXuuaqEIKhhxnxSV0g/OQ+6GzuV4jKjpluoXTqwfmN1MY2H
Cuz21FkJMCYDX7WFZ4Xl1I/NGnXZTxZ2yhaJtv0MikrHOckRr+emkZVqAOkC2ttYUGM/tbFrTDFJ
ggrTImiZ6+luPtfmvbchkSNEBi1hKUMHdzP1Hnsp1g60i7S3gsyyfbDaWEmvQXdhOsikrcA7jpwS
rQph80WYz8BcqzDFgvIqLR8ASe/cSm8gGq4oD/O7sQKaWwv3BG4mt7agYMXg3dB9B4R6UnGNrldi
pmMY32/enBC26k8gpxJwJPFSODGvJ2Y3LwQiyNoGe0wfKLPqxc3LCERLbuq/RJnU9uaO33SD9mh8
EyOOGe1Kw5n3sz3IwMTYSJp0QL0mpQzD3R7ydO6zvsiXGoQO1CYiUtAkFRJKxUzDxnxgUcxwQmC9
KA3WfW3sPEyFPWVrs7AqmO2jSVrRtlTLfpABRWTv83H1WoEEH9+kIzXjAI+huaRiQ3hawns4fSC9
HXgVGl+hinBmp8178D4UMM1HPZUQZTtAtoVUFhzyChVAkhq1VwZ0AyeCAffJebG0mmOZ0B8O80pw
kdcsTnNv+Y1T8GsJcNKNSeE9Yy0ZHcXvkMEl1ZmP6ITUmn9iil+TtWjO4/uc/iqMFEV5TnLtG92i
Bx8d/Mx1sDDiJJrI4lxwCFig8FaSM7ymJKBaVdzQeUYw2bRYGEf1cSM+6ZVZ+5Ohc/dhC8VABwy6
3QxpsylNAYP8xZ5ASsjPP2eFoLKqjfTk4xL/f53+y/i/+AQS3BCwcuMogtKxyOIMyuoJbgPQxtZp
iZzyFNFicDcaB3cI+4OA6V1VnNpqtmkl9qdK8Dat3YrMdTmZVjUbq1NH07DMtn3d8CWFfxkMIWOy
6ioPOp31Z4e1XoNTOqGDYHSrYR9RK+38ZTHsGSBB+OlJo4BQJL+6cmxh+gBYdRmKiPApDLbcaUSB
5fcJFbWd0vLk0PE0+cutIaHKm73WHvt0vMdzb9oOvdEOwHPW4mRi6FnURQw1ZjwuBv/FZAcRDJUL
xZ/SojmDoPfGSpjQ6ysZHsslmlTIFVI5ovteW19mQSnRCYgzYLmhw4pLd420tiX5iDe5XGLGsdP2
jAy5tP6wT9pbT2Hye+r9DTP8sKU64NPJ3kvi1AOCocG7R21H1NDWXDIGIsI5o4LCC4QPcYjUsqFN
/8UOXzHOQCAmmYTi2oEn7r24ha8VEIKGH/k1JA7XwcmzxERC47GcbmKUoOBo1Go+1rspbCMn/1jC
vu9bOsjxSrCNaXLdA1YeOXxrjIjjH569apJlFSW4jVm2f+rrW/nq9qGMLD/1byKAliRrANcakSrs
u1g6MxVmlMuHTGdnMXu5jRFRjP+7BlAaLLMml+LJ8fZzNsJKqNRTysttDSwFzlHHTadTJUTaW81U
Tr2Y1peY34luv2XCuq7V7mDjycZkraZqcKc5v+rp+iqKeitqtEt0EmnRwfz1WVk85pU7tYuJtNP9
+gt9pZ5zQguniItfDnXk1wZ5/jBi1aiLbj9TpCXxAB4QInQzj3VpP1wdkiLvnaD1FH37X2zPhwSN
XnkJ/5q0xclEvPf4iTAxxASPPi0SenPCQ5Xu/+I530v9duaVgFgyigagVf2RH1jSKDi1u7ksO3ro
pfhBd7kAlvFxqReCpE8F7Eif4PdBuV3FIjMpsymwwlEBtrvGY/bXcVO7TjA7cewevzxrGCEKb0go
oFxaZIp21IUXS/JnQpxR30gSsyWZsIH5feJE92Vs13CBr63hBsbqM27lCpyPcQNjR6PmNqpyQ0Ic
yHH/q2Q+vI1xP+bTun9mO/3V3rVEcxEny6zpUq14oiS/xqGczgCCENMo+qg0cCWJh98VSSiVS7oH
6QHOgQId2LajEASNidoJe9MpXXPCdRNEVYrTNoX/u6PBm9idGiCgqbTFbW8HlqWM/geqtRLWPbHG
HaVBePjlLNLMzkGqDHXGyhJ33s+VRh+a+SbuqXwluctK4jSndU4IKeikxBTFQ6VKEOGDdhsnmXq0
yYWyph8T2k+H/sGIpDT5IQsvSRwecD0Ws0XSC4A1XaaFvN2bvWuVqs23xTIi/nKHcsOaxONO9qGS
IK1TZQPbxcoF0dMKLsBqfXI3yUHuyXdiVhmX5pAnFf2TQicdRKPs8acxSkmrvOcLn97EtBmPrN2i
gTm4PmezrO1xLgRNl87/J5GRokyP0PRVt9fQBfJoZoPQB5oVluD7/I2QqEBhga75JcA7cDbN+86n
5CN/mAP+U1/VX95B8T9XarWIxLbMgdtEA10oWE0ytUwYBB/qGCjxFN1LYvQPqB2vEi60wqPmFp26
nD6vk5S0S53AFS3Rku6Uvq9/MkqHRprdZxvykmTRN7S9bTjlH1zPcoSpINFdoNrOn5+u+ZsWIG70
2EARl++Mdje+5gxfaatL90mD6oxhcR0mO07QnOGSqzB6iNClPOyVor3OCLTcYzca2ZpkP1Yf6q2E
2LVMhNtaXdL4bKE/KAhye1ZFB7scUCtXwnlvMvj4bJokFqSJV3Fg48Ne0oVAXux5OTy2VhUaMkV1
AboCyqA/ftRWWVGCBZ2Ils9nSe9m0ubZi5ZEluxjAc9jl0SeeYwrap+wCr4KOgv9g+8w0dchBZkj
8FWqqxSEBG1a3hZJfH/JyiytLCXvgvld6dTmXovLBR7wbd6QGWvfEPJ3+pNMVgdPmJVj9abmCFC1
vWW+1iGYb37wqp43BVfQV6w0stSihlgv689U2lL8ERzvt7wbaUvarrWtvl6HIHKvhAtXyp/6m2d3
iJBDNyiClRROGr+n9cj1zVCsj2CHv0W93ULMnJTtlhZhSdciaUZJ3EkhnXpxek7bMHU+zluz4jSz
jcfOuabTm5Tjs07bZAH/DZnlxHayohwpsHm3BcQhvxfIUGmRKK8PSVedSjc7p6XjoAtgiVEsINRS
T2ueGF/rwijXg2iYj2ch/HnfBYhCz3jCTeEzl9/7QHeLTbzqO4edOJ4LrA22h9BNOzG0J3bXQ1kp
AHL3G5HnoXJ0Q3EyN4lWNozjh3QWOANbvMYdngqJG8hVnagk+qz5RItX6jLzLQhA8RSB+bn9k6Aj
WTkOy1JFMz1PNzV3I262IrNlNUWoShUwW8b3vWzD1EkKi87NiY/GAB5Aao0FHB9gWg1pKw3U3RVi
AkITCaADpB+pDFpGp7oV7uiqlf1961wqTfI3dgF6gpfdCNvobWuZunDdSYvPGEW6AM7nFtMmt2Fx
ZGsD3yizOa+/K3GLWeto0rOXquzqJOBIijmR4ihUJnhSyggBHGRlX0yS31XV/NK3LrZ4wPZownMY
DhLSyJlvC75Ts5xrH50YFOoCOC0wOfLWzT33uAs1dPZq68sufncqTl39BK0/yldKFdYUD8DPMt64
5Y6eL8G35Eo86mfpYXiZh0jwTFib7W3+qvR3trZQbauoDLnuFpgplyqRuH/dN8/zN8NjNzhKpwRm
HLf06IcN+F54oyVONN2NRVpxlenUl4Wwf6jslb5TiitC1LhSSmI6aWs0TJJjR7Nauvm56hTSPwHw
tStKppf6X3Od0UpBIbPGKspUEidwzHFTkAu/3gkBBmcO9RQHiqpZLMEn3kBlbxuk432MyUwmXm27
SHdcEQNgM+H3q6CdOS97ZGcKT67HPMWgrrcBckRioiLT76h3jXkg4nhfE6+GWq/FgHVqsRL4JukY
yDXDuBS4ya2cmj8P1UbRCuB+3bib+6AVp78FM5WjiC+huOW9aFFx7CR2vVuFC1AOrYBndAJfGgys
cLFe6N0/TfeGIZiMhXEnRgp/kU6oHXaZsC/jclu++YGHr1IEgRAxToNIhMu16cNljSaY2tHLb3qP
TxWAA7Ub2IR7gS6LuRCa3ilsn5jCyD1QIz1gylUSZci7vfkWtP7TBQ4+jZyizVcy3jwZ/uajYfug
ig4netlmTcB+JvWi2WyHsOxUKzOcmMLNTDiZ9HPr13LyJ3poU85HNMhfcFsI1GCJGfFwxbRzRJpY
mir+OQGwcOKqPll2euC/6LxFfAPOpjYlHXm90AMb9ngEhkg6rtzYrNGRgCdNf1aiVAkJQGTFIuip
n2rZmtdiGm3Lfc30aciNNm6b4X8gDl/cE4vNBkCF/xWhSs4zVG9xWF1KkWCQePoVwvxrKpDiM+os
CzFTjxfhRdWeOuNJ+jmEtZJnI1DikUWty7X+ccPiG9b4GnPegZXYK57tGX5xyZRuvGRQLFT+2tPx
90XDj4bmutzF5ztpXV4zVEPEd/4GuG2qu76zlMC8r59g2c9plX9nSPZSx5czZHSqkUO6OhjZ05rA
6kIfFIk13WDquluJMU3vdSJgRug0pHdr92nX3WuvnJhx89Ii63kB+McWv+4jxC5Zl0JGcScVct7s
o14kzlp3xoci84K+ygjq9inHC96DTVRcH/SawfBiCv68zWZvGqo7aTSafm7pl0IOuV+R7I5440Hb
ht34yOwpOHKyLeilQO29wHv2PR4gMrU4ZidAG5wohxZeaLdm8Q3tWB0tUeehfRDhten0YniQdMRr
pCmU47S/QD2rUpGeIFwlv31EbPxo6l7tWkZuh6ZBYPANLPHZ30iaU9TDgfJL5l1zMONH+500vLcP
joY9V7uLP1bN9vmEIETRSoTGZpdFWLrL2wjpEFrJ40Q0TVB+BDkD9bfP7PM2Dch+W8W29KddIanN
lBr4dcY+IKr2vxbjTZrCMKcuuwe3ZqmAlW8her8hg1ZENhhsYgSdP7Dxz8c0eqLZGwPbzx5RpfsW
uvtft/fMKr3iMVXl43hj1RaNm0Rvt9/ya0wiaBv3gAieur/v0y3AXtdrHC4rwTHWKHXS0DJHsqWH
9oFqsoeCcm8EZclbgDnEufg3JNrAvp6McoCaXjCmjGLjhZe4V/4O2BiMNuB2IXwRtNxTYRK7IRMY
8KHm9KTGtFCWERqmubChj16OtsCGl9REiWV3vvgVz1wQfOwdbFrl/RXt63Ny5nyyjrM1loUiqxsv
TY6CE0o3KeIP/5vXVBsY8uzcBiauIDde2Cg3EFAb4kz4YAb61xNpwzIbyUoRhtVkpxFcfTxqQbrn
jJcCb2D0Mdk1LPTlSANfHuyKYEnOywXiDKam1zLjgSPBlMzxERNuobiCbrt52ZcNs4nmNWUt5zyR
iFcr0G0cYRcYALkOc0xFAb6YrFrfL3Hh5EJSl+K3oDhyyxwIygRxi0QAMXPU6Poz74gU4Eo0t3na
/rq1jhJaUwYvuFEuv5juOJT0oq3qHyHfqQQdTpIGtI9VCDK1qIjvZaDS0+BbvljU40cmVJzNjDpL
6nQ2mkhuQC891MYgnlRQYG2ZLnXnkYB6yHK/s9C+G35zWkKHOmSz2CxoIekjGOpDhqN+DL7RPW2T
JgjsiN2eijtsR8R9Fu4fFdmhEr8/ieNU1sUwVY/wxl/p3W9nNxQ8EoVZfONPCta6gR1WwXgxxC04
yrVpTaVoE3x6y74IawU3BhVRsUkqLnllgO4wAwqfPbePOPIEFQ2ZB21gvA7wR4G/Hkm6Uf4BllxK
gonGNDFEzEtq3h5wf2NZ96lp0JrSIjKsGBywyNBKx64xCt9ZlDMGJ4WfjVizbWz+6RRHFKFijMl2
WHiV9xNzRQi/WpoNiWX4v+y7fW3Gc5GBGRXgRV0dLezHWzAj5cYoumcwI5n7f7ODU4MKPwVjdrnl
ibcXwlqD67PBH3xQaKpXMchQfwsMXkDdHTINsSuD3A0a+uyUCB2vZ9UANIje5JYS8DQPjsdHtYbz
y00GqXH5rL4r9W48bvCADRFtIIYZgDn+qXDZKnZQ+kI+8TiCtnbxkdoOy8/PCa7FY73Ma4DZmopr
vei+V/Ao7K3jZOLm1U+mXBL04MLB0u1ELaNfCIEHjrinYDcypWVxmEE1VkSJ4g08VdGJ52ce+lz0
ysRp9l8uIhLsrhEUNbyfMiuXW8r5x/gGXKpgqHSIBG2MEMZeR7Su6/7PmZnWqxvN7KRy7CTM1QZr
seA/4oeiSBlt8FR8GGiblGzA+/0LiQK8PJtcaS8z/JJIZZm79czyG/0trOfxXS9GxQ/1gL8TRU+G
4f16uYASlMBkqFDij/J9rpi+Yz4Z1yMKEnCsCmwiSXsKpvyCyPWgB/jSM5qk3phIAVhu3wejIRT0
Nj2INXaP6iWFANG8NSkAp86EAVk3+9LVehv6YyJD0aIjAgJeqeKcHBx4o/tFAYEG8j9ws6C/OFLY
PvDDUwDZ0qRLhAbWz+BGeT5kfGGKIKbbkUvB5K9hCMvxZ6kEGz4kXSjcU5TuJ+Bm/u1QT9UexOZ3
R972FXXEu3+l6YU53hih4aVsLmXMAYJYM93pynxsCFGMGGDZKSlEcn+tyAdHb8WBTjv57k1N1ZXe
QMPOhdhJ/4OTG+tNqf9LphaPRBNBMQSWBz3Wsu1rewJnsqB8cvAh+zwvzL4kJ/iyqlv2zjRQZjeL
cJ4MJUYOISJihzxsylDKoFULLrWtqk9yvfzW5dsMPJT9xRMS539Nu2xrQNTqND9zIZ8Kj/N/RPvt
w6QfITJWyXhp79Uq3+hasEl1ZmjNqnQ0oeHg/3oCdFXaRHEPmd7NRlYdWXJjYQZNY+rW+hf/BIcp
/9Xkd11ITakyr1YuvjoQgEUkF/vmBQZsqO4ZbCfyZJ8Fy2Se+qR4dyunqJtbTjVCnwqlMJrwbuJH
2BRsl9HrzgVKQnA3o0mk7xEkOTJvQn+bGkNd38Dmimc4vGXFVRsL8XLhMZJhxEjd3kXwfOTo6iT5
U+ChvvrhLgkI9ivetuWKVu4EOAK6n/ZNwplPUtxMYtTrRhOAP9YEDfZTG3prHW6Wxw7YXXCK6SvO
Rf1P4GtHgk2QnbHRMLa8E1zaM/0ElrEd/1Qux49H9ABJCzB9jjQ4s6eGGVx9AMNB5hmI5ra+btUo
+oPEuo7fcVJtZ4AcmGnR75w6GCC+52eCRbkXzgi1y1fGQQepwbZcZIQlkVIVHeozo+L4rgOPacMI
2Y0bT801t9LRKAhL+EfN92XlrpHtz6FINgTcVutbAkD50C6/kUyL+o+Yg2eH1CLtUd7925GXML2g
xAihzhyDXdDFJgd2Ncho47kqRtWwD0IE52umRrLWKzb+KE+8VRFFOxkOXfDSDvj6MucTbeHL+Um4
HBZ/8hOsFUJePl/zX5fhzvah/o76h09z9HcbuQTE+C4kO/OnxhX88FcXqrNYsaCDCHqcG+edosFu
u852EF2+UAPGeWTC5QCHBN64ZQidAtq5pkx0kTFyoh0jc8DpAsWvIdg3l9NsRWeFAIrp8GWyZFx1
XGPby/8Rn73xtsBBbO0AZ7v4gRD+gYoxkP46+iuovHqbpuHlApsTpvfDvVIjiQnvpgQ+1qX71cuJ
EaNW+p/IqwotipHNpRJ3MRZweCXm6VvOiAkTcleZ4UZUGD7ll5ZF8GGiVzfawgoNmPhqrRt3s+4H
ld8jXdX9yVdu4k6Ra7QzEYYwOBumjABK3xg1sYPEtahc2CSZR8z6FxGsSChlzS4kzuYgmsDnkGmN
1twqOmZnZbnL0m4Yh7FS8T4GbFhWnaOTgnVAS3hMbY9QwuccC3gLI99lgqv2hjao8PjCZ9kJ+rTw
7T0NoUG3NFYR4RrjSYl6qeUWGCVANkjprt522jf6rK9OkTO4EUTtotyulwA71hZaZ2aWkhWNTeDn
867/nmcSTKMD0J7Yon14751f1HcehnGYOyZc7tBv0iBrvloHbgMzD/ApD0USvFy/Bzh8OGgsgc+5
cZrOp4D0nHzf0DI/2IYt5f6dHAc2Is+5QwRP1x6YptXQx/ELnMgSwm1A4MWvCGZIeiZHwXEELk5X
YctHPpwqlMmz0KEHODoXLFjoSlBfzaIitBqugRvHFjCeIDhrdtMoM/ui+3nPFfy2g1c/tftM1ptR
jCVbUeiMaPCivpQPiLcFKuvam8FyXmTkTWOhPc+gkXi14FDnxh+BxsMSpPaHiZQp/VQROJQVgKEq
pGJsgsO+PTkx3CWetp9EOh1i8GEqvvsCdCiMcwRh8aIDekLiIty+ucvlMyzNcTIM5y4eSS2ETBja
RfgdXWA0AROaN+UqU9tudaC0hj8PiwAHJNkXNc0pc3u5dvN36+2KIt9QXUIyUX3ntelchrnyWFm5
BUSVejwFnJXSdxp+FGyg3qROPNjdN5u6xfuC3a0RtRdkKzkCSFP+VD4Df3Iyc0oitQy8999g0hN+
e0pe7KpASOtLAeu9V9vJN/vnJSoDyp66WSjOaaBCAgWjTwBI31TqyDgL+tUtH69GQzJAcgY2eq9R
yWLf22yGeV6/RSMu/k3amG5Wjom9gau99cTe3QisJrxDFd6VJ7X8nKVwIma/Ifb+SHpHmg/2yxYr
9+DmsJZc+RBPywqeUpBjklVO+x4dhbeimci13IuArWKtOqUulAx4yZwatqOG++w/4JpB36DRLYZh
TNHBYDH2OFHhR3qCODnFowsHaToQieJ4XzxxL74c91OyScwDQnhELymoc/n+oyezDLZVh1zknsxR
1jHUEXtVcWrU1UlDEMcUbOPC7cY/VtckQqcuO+skV1mh+kzRRiybAVEeW3EBr52TG4qOYdveh3yE
qQIbz18+e7AMIYMmh3Ilj+fSL2oH9kQWIzCir/6CgLI6q63tGfeZjJroJ5zxALkBc2Dy3pz1jVgr
eKH2/Sbjgdmn5CXZI9BdWE1Amwu0nlDERzGkupSFVpnSSOSPzRw5/Q4wmi+1zVUbI/3TgBO11vDV
5BuotIawgM9d9Zw8amyQqvQzo8vT/uDZZi8ovfLx+z8dlFDFdArxylf6dnT+6lot8eSizx9QdhJU
iCq7ZhStqAJ42X/IMJ5ap9Hdn0hz/5SmY52VHQCzbgriCBjQg8JWDC8ZAl+qVvupDlE/UgF6XKPf
gNVU2VR5WugSkB8LR+MgCva/xTm0r9TZVe2FM8hoCuKkODOq1eLGqU1fzyYrmMtwzaeZQsZmEFek
z07Pw/LBiTjt0lKM0KTM22JMCvg5GQJgT99ayWWBLagCBcRP3PfqHbfEICNuQ69dg+l7et7zhW+f
CJh2hHU+CWBZ2BiOeZSdIq0yOq77/7GXzkogTKqrqxq3u2bsQ0DhAxN5KRIk3jrRyOdTwhnCKfDB
0DReX5SmLl58KAOFZ25RgOFHpUjOWEj5//lxdbzoFEkiXF4r2yH+obNTpRxYqyorVXBlBpRfHKD9
pP9xxslKxEgYY1qKKuBm8X7qQrxrcYm+AGNZsK//IKjUe8FXvbEmyzWjsLS4fLEqAn7blk5Ec8hJ
EFOghnRaKGR6VdkA99/qdAR6qZzALZD0GDPlNXRglX/sWg2td11p/8AvbS51F+YouZeZx9GowBFv
CiazxKGouie5/1y6QNqZTQr6vzBdjLTb4mmc33/7iCH5zpcHNVHxzlg+fmU91XzlDWDAhAr9+M2l
n9yObLcRz0EAKjF+YW6NtCyBP2oD/+JSTVHSU2of47Wz2oIyujNJGgHwPKLSE4ZjgzvZl84CXZ9C
IpoQ4yLqm2ox+xTnN3ekoOhBgmn5zrBKUonBLjolUrSs1h+DVMay3tNKOQrlsr4sYDT12s5rGPFY
b1K1R9SOazJ0JSq9WZB17JxortrrUAqkgbwmMyK1LaSwF8onZFafvyO5wWSCVRAEE/LsfoD/HTdW
v6vJrqWMcpc7Mjjv+kEq3svbusLHNg0NTrMjqMKL4Mnazi6qdA8ypHrP4mT4xV6yKTbQ3PuM1gNQ
SAFMusdWQJUHcUXJiyeUHW7r47Am2UiiLgTRNWQXOhyS7LBcSQ4NeyZkFWX8ejHcdSSZwpwrAkbE
qfClaqr3zK3dKmTgfrI2qJykYI7SYuxY2ebXVe9+CVBSsFoRMB1KQDAj53Esx/qll8EFNZeJsaq9
7yiIeqgtaNdz7Vp1h85VE6LO12jcsn8eWXg8LDGZpy2x0kzE02d3hPJo9iEE/eI4YnrP45XyHViS
fN96dtCFBafsolsx/6l2ed3pFYSXZID/cPFSkY8Dazozov6P8hBGSv/nT7BFGLBK4x01ub2DsxNp
SXtn6dNxYF/5MKVV/1B7iF4OFXlH7BRTm6OcmZWZKZ0/rfFK4rN1rOfbmg3WmQIMU4gGiyXi6thm
KMMbtRvA3avFhmHKoboMvC6tLJ2xI4TjD81Fgw6C0rsWESittJZFBM9sGiKa6EOvPbkKHj4pY4gn
HmEgSBCFhFP8KRhTCzrZCrhMpc/NKg4XGv19X6hiBhvGjcxGzO47I2ftjP07GF4cl9/Xn6hjY2dX
n1Gdjxv+YgeU/gkTMNsgbBU97GJl2zdQTh4rL/L4ozgrBqaYFnFs2U53OyKiltzRbCck08tu3l6i
Wbi8Gdnz+XjVlg1Auv/fDSOnS8Pr5X+FJLXQ3GxrylxRv+MN6V7Ug1q3Zrm6Ioe3E4qLkN/jFs42
rBuDHJBdTYgeR1ShXPCRrtoLZr5FNJxue5Z+xx6AqWPBiMw1yvTjBzLFWDewM0mt51n5c2sikwOR
E4wKdMoQ3j9mwYYk8FBPLkXLEtmnZVU1KpNuxrg4V8iAK76tCog1svMGuCzoHMTfD5ZIp/VOXDvZ
T63qTFBWJVvLhvMHRRle/LMtQJE9dMEz9+bZFCEpywdKC6KtDUkm0YC1fE0UZJfY6oJ6cFUYsAO7
yA7P6X0zVGi6OtHfN2QXW/7mv0tzNjPNsob8Xn4qKQDrddEPLWVRssWH7+a0EiA5vA+zBcS3Boa4
rHsV700gXiUhz6vg29J6W3Y3R/a8Rd8PpbmarNtwLxnhxesEPuvun1ANmGLhOCRTxrFqC3AYf+q4
a371N4oXLNJoxqP6UO5LfXcQ1pA6ha4+NmxaUA+NN8fnHKX55VKeNooJgnazjRTHfbTxOK7Ug0iO
FNhZO6JeQcWoDbHKN0Ls1SYaviU7FTnZMU8sr2VWHt7e+JaqIhOHCy/Mr2JOBmRDhV6ZeNiQEcvi
cZfsEW9loAe81zjMMbLW43DlmkkPxCqIxbf9OHp4SZPiLeentsaUjz4C3Wtm1XDTlHpP5JcoxwwT
WiAFpMaCR3wfIvNo0Wqk/CF/Fj5M7UGlJJtSPu+ag23ef1BS6+LVEMkbrERLyrWNayIm5SE1a93Y
8Nc/bEINvgen6wO0qSg9aM1gsNf1QXyYe8ibERyNqpKUkOLUfz8sFEu5G4+mzij/m/wXFu+WPhjY
sirWHjuB3jMBH9PLYwPg1VpZ8qsKqm6wF6vWxfXp1i3tLM2XITIGLi8x8/4GCvhXTzn8Deuc5ewh
WTP7Vi66BkN//r6VfuKovLDclXVQUi50deT5Vjf3vVpbN6VZtboo84hJJrBYFM0wRN+PQg4v0FNK
Auh2VWWRPlTnXcl33jDVh1GUWXA8p9CbAgu+NPGX5UdS4UMpX4UlLbDJeXflY3UfX1Km6FLidzYJ
klvgnNPr8BC/+GH72IdMqDWUexYcva79dM41zS/70MuJe7c2IB0Y+sMuY74ZXIiYa9E1icysZrhN
DLEn4dsdP4E+jVl9JRGGEk7hQMq+ItlzJMzBa8PPwiP31SLsxX/SPNqIUKKsAVzanXGhalYVc+P1
ZoEVtuzJB0mYgniuUfYg1Y022f/qy7Q4cUnLArMTdTcJowUe5v0B5RwP72a/0Ip14Om5CF+jQn+w
6OTBrdL1Q3ffWw4zQ8gpYA3frRRvWnj2hBRUAbqhYuxGa3FA3mNiGLYuhXEi/AgGviBZEhjRlnTb
WpFbSkGw+jMUUBX9Uq7UNyELjnUhxlCKn9c+YVxEnEg/DuJ6bKH+ovueNBaXz3Aso6pd9rX52YSa
Lu2z3MaDs4KRDC8uks/KiW+Zuasytm5IqHAtKWilO/mgM5bI0XFa4WN2U8q+N8zFhT7PmKgNyhTE
NF+DIAC5x294n2MR5gRWv42WW1yvDN3u6H7nXeibhseinlIz6IH1v2ji2uOBAqOdgQI77TmK4KTh
w2/6XJnh28RnaJMfRFIAlN52nK9wLdilFDzeuDzyN2rZ36mudw005zjKCqKjs7hP46KKmz1/fgyW
vcppC3/q2osiBqgG3LV5KupMCOwCPeOD1gnu76wRFDW6jmpsSMzWt6K+n3f7JgrLltYKAeQu2pTT
QaVTAr5kG9dVkxJW5cyrCZ1r/FRYoWIJpC6Mpjzddu8EQlpScskIDoM5NP1yqPmvIMQVMLceUHke
mDDutmfeAADSaqV68DrtlyIvxO0fqj/OOjwFnUZxrbl/gU5E4KweH2WnebrHFGsQ4ikQwfszujWt
0i1nO+n7gujeeLU+MDV+rSsB14UbAFDVc3976KzBGLl03+PZBdgf525cgNKM2g98Jx0byxbZ3o0/
XK9mm6baaB1XmVpN9MceO1LSTj+3b8ge2aIlPyOUB1dkCYqL9ta3wYoIzEaHPCr9aJNzddCIbh4B
K7mbHga5e2D+q3chHRRbdvBH5k36xcc1LWcvmpc1feGDHiKpnm8DYjqGN9KqCtBIw+39x9ZuBAds
IgMzjdKTLcdaT8l6DiIfdYVK0QGsBW9WGqNdvhHR3ga9WcPOU4/f9F1TGBZ7FdIwqdvM7rLyVX2n
Eenw8Y4cbj6MJh/h2pPuRdzB/4KnnmZxdjDAW9cXKZJFcGUlfUhiPH/gABJ1vUG4feE20QjMGL3K
C5DJ3WxSfF7krX17f+yOYGeoZRwzZAONn6l8/CdxoxVuvnRzQlHBeVhatDOfiZ41R+fFPjyEXksG
ZIrcxzyH55oJRvmuEfn4YpG0oykILFteQEoyfwYgQEOdB5V/6Hwjjk16G4c+QDFgfD3khKTOIz8N
bqqfPG7mFJjDjMSu6NHQe636O/FUdPcYIFMtezuRuO0kvgpSh9HSixOQOgviOFJUuqDKitVZj4D9
WKxF6syhkrJAWlX71EMcmEMqDCHIBWVa2OJeT+Vn890jopWESk4PC4YBlflkGZJgJ/LNj1b9AsbZ
7PZTaO5RZM9SBHgMuIc2nRpHgyDN5meXze6hIEtcg+3yAx6H98y31rI2f21AP0gxDpBbsn8sfeAh
ARfKgQF9cKHWTQrY58T12bySLfpSIpRWaujKhHyq6fdyFVFk+8lvMeKr+rWbVhV/W7ICS9LEsV2Q
3It3oQA6PYJDo43zKuGOLn9vD/qKr3frfhqsqMQ5xSxX0CZKTRAQx2bAWhGSaRKPbSHHHRekDWY2
Lb5Z5qACVPKWQv9n2AqM7iOFXH7sJWCr0GKmgOthze7mZjonf0lrQIhKZM/SrrRxv2UfRvUlPseI
qcqFkx0bE3gBxoiVu8+Kamt2ig59sIcrIL4lb+KmHb2xsg4GZXTws2/BK49Z1lwo8JG6mINDJDH0
f+CMjgpr2GS9TlSCSUxd29RDJ2oHxmEO3FMNXZZOi00ihUuXRoNPx10dW+b5VQNhW4LIyOh7xEb0
ciT7WmqrdwqYM2pqnaaoepjoV/Gdh1+IAYNYWX99hwow35VJFtKfuSChaj0PS7xyv0p3BUbm3taY
lIsg7rJF7/brv6CxwA4OsX/h30T1EARvqdrLpZqi0sWF8tpN0KYzlhbU8n5wXs9yGdDiogJUjBxp
Kzquh/P2QeL5xhSb/sMVmeN4q3ZIkDVeEmcpR1hq+k43FrVvTqJ87njvdMhiZsrD5HLtn2DpEpNv
3YQadOvXKWn+cDY1+fKcUHe6JcQrTLVZljFitaAJ7H8uREzjY0SQ+XrCzrGNuEkhcA0u5O4UpPGP
OOr50N8GclkIK5RBssccmB4xKvAlWGLyj0JkgQPMDjq+/OMdYKeH5wtrDgg0JOu0lma9zy8GyshH
cyb+Y8sBGzrk4cOTFNQcjHDgFuZrySDsNtFIo/UWAN8rBQqezpu9YR3G6sroSelxJpBaJUCzZ5jd
XsKYSHaIFqpUK4zm7xXuObn4LOxKRQQMmmQRdSHOhqT1aRV0U8qAFJS56gbPfJDPVeDOdkyInElP
WKD+ak/AFwP/qA415Z8UmT4gXaEvhpgB0jdyYq3+arnrtwPKOYItu3pvwu3+trfKcmmqGf5QY9UH
wAkfnlttY+YVWAWNA7RsTLfDsutpPR6emQ7CagFgYzzcNIv1WiYu3CzVzz9g6SBVxAQ/jcXThaOy
ZjlQrKCvm/N27C0kwsBtbmymRhuEnobVkThR/ZDZon9SvZc3SoBGlfy7QfE3JE7FrhCXI9W1DvHy
+aH6rhdVag6lk4luViOmUaeZrroD+vINBTHhOE+YHwHG/v2qMB+SdXAmcV6PZd2BLf31pItkVANV
d81FirkRS/eUWNeGAGLRp8H+/2BwN2o39QSL0l/MedoL3LDb03lrH00RfonSP6BJq2oB/Hwj7eNy
s5vSh5R1LcHm8gtlB9IWQRXvk6u4zoz1EeNH/qpXply3sW0v9zROkDwRZ4icVp7lAeRzVNcxHUxj
gmsknVixYoQlf2ib+YB4AvhbzSNvEumS/r0XJIy34W3kgCE1sKGgAcyTOXljatAZzGXvow5+3ar2
ufNFOiFf2MfD7aoIMpENA9nRtiY2M+HkRgjuk7QYx4EocGJ3Lqq/jJbYfnjFH7eiPgajBLCeP88u
jcOdDHR9F+Vgxq4CfKXoeo5v2QB1qUxPQ/Hb8jFGxJWzBinyN/4Wpwqv6U2TzfqHTNyfj0If6ewg
6FNK2Hg167z+N1bJYUryY818EgIerUFMcne5PbFoVaD8FCr32ic4QXjfwGi9A0STsQHUyWa/PTJb
7apWMTLRdEs7p5hnWjJ+UrBnbKXCbpmitt8Qebwnea7jdNySJeV6kLE/KQMna9WOMebOsSGlGE0x
X8By5OKL7paTpz9SJji5JW99b0l54nuiNhtzgSeRqT4zicHbXz7qo12QDgLO2RwgrXsXq1r4HJS/
Ph8pulHFN8XGJg45tQxDZVHtX6UJkYvk8NlT6j+cqzoQT2SGV2r962vROY0828PMFKEIrhNfmM76
gvEVFBE0fm++baoepO0IZBm8WD7CCrmfvR/f3Cg01oRmxCAxrMY2ZPtqbd1JaZUVJkjEwz5ADYlp
2qvdSDQZXgWL2yEzxfTsfYVP2zDm0RpW3C0A3dUN8jPUhJJ2cHHKxxdCVZFjbTCPY4x9EHfugwR+
61lq3rl8pPiS7AltZJyOWon8XKQobWQ4D6ontWUpziBS1l/FMtuXMNSEXZPL1XsH3cVV+a3Dxk6W
yZF26MUjWCyg3BZmMkR9JzaQevtTjuaru2ewHUhysQMmc8ZJj7AyxWkF/PoJq5m/870QkzF3UMb+
PPmwnrcrSGEq1vi2x9sbwaYl06upGCQga/WBS7nlulgXzHFSTfYn5lF6Pt8keHM/W7QjiN8oPDLE
rsa6zdY6a8fieqElJaN/j47YdntcbdT0d8Agb6GhnptSmcJBLxrVBnUICy+BmJc+mTnIKYo+7G0L
3gCowSOrQrl6iYaVxHZSH+g0vlrx9fXa2Ni+fcPW8DgsC/HCUPYfpspzvzK+rm35YeQ3/v5igVV2
ysJtInn6mdNpGPygoeOnI/lU33HaVZuB8EALclns3/0T24tTcaZJ5rQBl9WfnzmZ65MyoHbGwcBf
3x1AcaG0Lg5x8ceonpHxBym6ZTv25bgYxI9Vi+Q5ZvZ9+aCgxRCGKwmbf3kHk8cDv3+Hp5tv7Ewp
x7CT1kcwxm3IVWJ5/u8QZXHnuJj1vgDXQccN8i3HpxLpjoJggGDVDVlc5UI6VMeBEgoHDhuu12hT
fktDPIARTfr37Y9I1epwPknbETO7ArbWtP9Nn3bIQmGtEzHpmUzPlURxH2ORXShNfwOqJgPHQ6Ne
r+q9uIG1uKnsIZTH00k39Lbd62Rp3H0ULU7shZWGYrB3IHC/xTqnFwivp/oWfeFTLxFisijsU/xD
i/zL2PMRZmgoluhyTvzdfDddGTSaax/FtuOkud2eY3hBG+FS4Za/7Pb9l+oqf4DUN4NNbarOYghM
vQHucxCVOpLdEtnCBRa6i+xF88+IIt8AP8soRJNur7+b9lpU/OeJdjRtDq/wRBSQXZdDi5AcfRVs
bZwt3GjgJkIZkATmbBMADoyyBEn7bgyVylBetGih6AjLkLxV04sZPIuTbPkPfyWTldLE67jnTdzt
AqozN5GkMcRyTF4kNd8ybyVPW7dKOL6qXCo7PNby6co+ndPSxkb32ODxHaWM2elmT6zs336J+Aml
LDLGW/OeIj+LzIfJPhnPsUE9ey819/ledxVDjqFtY3aB0BcszQtMKOFvo8xOdSKuRtPbuLg6YcGX
Lb7bMw+bpmfZrkve75Hx+uuTtwlpLdc7SuyDvgklk/WPIqNZ7na+xXptCF+NzXXNO+4AN7L3Tx2+
WKc3buFvFYlbnBAgBrC7vNLhxqrXFRNboN+YsHQGnKuVz7q5HmKxaYi92QXoE3Xrz6Ubu0Nma6e5
KWy2hdBAFuOLllzCtgpu7voXDdDcf1T9VZg/bGXweHK23Wc51LYk0s2QgvdJSYjJAVB0EO6g4lEi
/Jb5T/mso3gE548Hf4l6xZ/hoV9pzWa5+Zh4yJgMpk3Xf/E9rxB8Aoh5PB4Q+FiN7gHWfbIDxpwS
fPuq6nenhwKv0uRqNbyUIakbLXG7XdJ7Sp6Lea1gCVtCD7CL2Ip96z7TVWfDsjrmqLEuQaaP9CiI
zfXNekfanLXzCe60gc3/SMrAXgJy1yIOWp+1rlIviO3GwCElCqNYcfC4azAaK/CcpEh9Vd3wpUyc
vl9J1yl2Em5nfoXyBgfqpP01CQqaDrd/G6lOaXWYkG3kQRbxTqmJrWzE/Dd/ONWXQZz3QBCbXcjw
OFjyzVgikeleez0u3AmYrL/RzZMBG6RWnH8FThtslm/AUNdznTBYmsFKy44HvR4RUsogbmgl2Irl
tMXCWaWLbITJF9EBiFet08OfbycxJp9Gs3Cls00JaYbWQuBtkvdu41SyeuiKItvsGAzna2pY1UDJ
1+Kfu+OqPOelMtF4wBvCw5Q67JeCZto7I0+8tOWvcNF5Fo090O6CVS8hNGnNLkLb/CNX3wzlAS4P
FN5m5JokmAXmsXTZ9eh1w67WT2yJhnsNrXJ5YIJIjvyTLG57o1FMUCAtAwHZBO5bqjdi60cppC4t
1pvaFNWsnrkyOvwAtyXyiNlMoBZBYHvLSPWbU42z42Gt7end0S/6Aj+5PKhIW1e/59ZowObQuM27
55WIXpHuNlcY1jGCAEndW2yoz6SaTkYCsJPesghyL/ZkTfbpJpcdB+DcSFPR19kXt6jX/LxUveSb
sCsfe4GOYUjgVKjXcbGGaSu5oX+Mdeehi+kmt68fA+d7m8fAnbokAOBw+NmK6YPBRd5LAM0mFi6p
NbgEI5yrigT9otuJStXZ52SkXSWyo3vYRPL+zqgQwao29hXONC5oYbpWij0lNmgXsyyHqydI6kBn
9q6wMSBiLw77sT5xkjLaIkKS5s48Ip3FWwcyeXQBG4bF45WP+OoU2+Yp7OCpJsj7LYdx0kMw8h47
13DZs2WIyaYfaSC4GlvPa3K5h0y2IvdJyts6K+BMSbzs0Skwocwf5+EdyfbX8Ls2Aj0zoGDJVyQh
X1cfqYLahf1jJ5qaN1D3oTFKoilP+NLWSPdavbFCKyQC8+w9M6A6OJoPVbyXle9tZvazvRghJUdR
rF4dLrBBShTs5I8sgqNqjHrcnRmhwMm+4vL9ppAJ3HvmYy6H4n6ukPbfM+bbck3hDbAdxgHURU98
iMSDqU0MxBTjxcwU0e0J6it4kFXK9WtP6PIAlXiwFo1tH3hx+9DMb8en3m6bwJrYo7wJWFFRyCBh
NPUpT0NydyEs2SY3Xfi39aCy0IBj4WsvssmbJHrNL0PjCzvZDQvLV4HBaiZyWNZfIOyjg26oBD7k
2jdP3b5Ho6bt0vCagxm2zZ64+jNPre3ny7Fztldjkxp+ay2O5+GykPNiF+LMdJxFovSCEtT/eJMF
ShtYRsPvL9w5p1WUf2ZIxEoUG+uWhnJBiGIOXnBUZtxW0W+3JPk8YEBDrwG6Q5LFu8+jmYPoudiL
9J8pHaOlKiQVbT6HFr9EbKegpzMyTxErQoXOhnSgVxVaSVN3McU1Fvb9wFrhtzdrQjHSAPOOhStV
0uyR+xbc6zr2rvPjsyUTSkoUXIEZFU1h4xsQHfMLWmGOfpNkoP8YeVpD6vV2Tuuy3sdKfMW4+cJn
gdwl9NhglEffpPVVZPoWx5wl6qjfA882ErWijTwiWcYQf8+O0+UEtfhNI6XlI2tuMsvFgOUeQYhv
9QgsbM+UQPHHS6YoNEqteMSahbnnLwLgTeIKgw6A2nthw8zIYGJNDI4zTJgTfzvnUVSKAx/d01W3
b+hoqc/E3fYhczY294ix3xyyNxupyVBA32w6+suEELtNdTpwVWamUQ3GRYhKASIotr/ZB+XUR45z
SgK0tDzdBYx2uX04zwn2UtHCCSCl77ihOKFmHqPwFIw9CkZXjr/HhtoBDgeidvp5D48gPo3aMCaW
sUFWmV6llYiMkxh4HbS3Ex3RqHhV6/AodkZlrBLXfuu9m08HBq+HWkFNmVPHmosi6n8YAeN7IIFO
M4VDQtCU8MzklpkZg2Ia/pMUfwxdkcf81AlWGLiyGBqtsVXdtIlCAQKx0tRVr4gB2QmDM5ODx/SM
mEH/U+vncu0rQfkqKEHpNFpqUbBhACS3sxzGZ9LS5dSIzAI23myEjhaWB1gCt7Vw2XPLwW3jLJDo
fTJbpWUVrmUhJZlxmEN1R+6TKYnPIvEBNX/6oU29ESykLSG+6UiWRPqlhUWKId7L4oPYFfJMj6vn
TrJehObQ7MoS7oyIdJg3KNqBND3phZemAF7pVCAFHaXR1s1DdkSVqn/JJQF3ItHrbxXK8kpq3mNT
r3r9JPjHtn+xoRV1535dpSgRzWmOSnepIRPOK0AioYxKQLMN1nIlBRIrPFlXBF3RxQuf8LbRW9DU
5Yl5s6+ZTLwbwvDbOshq/NuqyTIObgsbl2daSpcTK7tvi2Ufj0b10CeRibbO6WAaVng+dD/mGyGj
Wotq8aEWD7uaoHu+cjlfUCLmIpYpwX030Pw6pW88XQk/4+wwQJGEshWzeYNc57RfO3XVCDHSylD5
7m+WlXRN0lxIC6pstfodmcW4FL0eEYnRICSrdwf2UcZs0pggGzaNcEmxcNZKEUhH2Bt6Ddw25Isd
Tr1VoGImP1hIio5OUddgAsZq034z8Ctfc6cOwvdl/lR+wPW6OHWkHvZOdDoxatF+rMorXhlloC3s
lcqlOi3Q8A2ck6dyMZAZ7fjA4MhxsiOZRmGdFtTjCpc6k5PBav4ac6cu4vlZZsSALPDwcXucTO8b
LUHMF3q8lRPWWxGsrSZcmGhffhSm/lcvJsTACAqWCEPM9ZrRAxDokqq2hdb/BnXaAeYUPk8avt1J
raW0BDtxCZbQSbs4PEBGWeFSzgNtZxCSQTHnN8q1ROU0QbxI1QkeBWnUZsiut1kIEfLPQ9SYHpBq
2q+Fgmjh2AsGztXezUZcXedTfQqEjhJClyAgZbotonJf5w+Nf95i2+84DIiWwi7lpc9Y6YSSuB5T
uWebCwaF5dtZffqS8bUk3JrhHC1nlGTkQOxQuzA3Btvyyz2zJuewl1Ziz+XqgmWgGhx2q4ImtYt7
hkQoz3ULW9F1+JjARxBK4rpGk5p29I1X/sONwabfP/KDZODRSJ5OjCboIxqWOBetN8U0X6WLnOKL
UxIId/SJFStaQAdbfYTi6vxS5xql4Pos8Z+A9u2k0GhEQ8We7+VZGHPhraD0kaZvgOM3tUcHm1gY
TUcHMndIiJr4XU7D350iE80UGscczl9s+GSdn4RXWSKDD/yZw5ujNggH9EpjB00llMvS9heLVYUJ
Yd6OHcmpZbkybSCw7oLTXFeX1HTE8KrzplzHxgRVM42RBngfgnCAdIZkivrxAhnIESj2SGhcPh2a
VMaGHjUCUxXkaLdZXFHhFsk+wiZtfG7jGZnL0JcuA6Fn27A/36uYPteFO+/X5tiFxeYbTvAg42pg
mP0r01X18gQ5OjiuL9vX8FzHP3iztPQRZY9RZpMe1zS3SdVidUIkkKpGyZs5SVZsqH2y2QcvuxxT
588oWUDJKZULYcilxRBTbnDDNQV68N2TmbDUyVPV0ehG9+/HxqFAAPqZFsnuhA05WDSkM+k68QF8
XoAILxtYUnm1Bj1djqqqqaZrvx0nfKKdH0VmtwTTrVWL4u94W0Af4Yp/YKUp8pMxyUk5p/2oIxPZ
JgvCQJACyXzs+orMGgsgpOTON6NaDiQnVE+8MWMMptDAXegRLsGHyxl3YhU2yAD4+D7SmoM7OQl2
KvL/4p+9ZhRtUIod4RP0EBIBlzAHr2JRRtUE6cZfR4vxn6owGRuFV7fnwdnPP/NPGpqdp5CzFYUS
Kh9KOTgsw9FPLajFxWCV0gr4Z8TB7t6gRyxrsjgY4RwMrNGd6dKYKw6DShM7DuQpL/0yLk7k6DMh
NxgQmYVBq2oTLUncd8TKQ6ETCjWQEbvEggZTuH/IXc48FZ80QfHDPXLLYdJ7mUGk1wmoKYFpyVaB
zVkL53MFTyS+huEWcfpA7UM+snGTL6NOw8y1dcsUAXZOsNEMpkYH2Tcf0blkCzTqexhc4/rvLcoK
fyGx5uAYtZQj+TcMaB2Ap0lwTsNb8zxBLnD/8/+nuDWDHk/FvPCS/BC23LgZy3TpgrB/P60Mi48z
UZXjofb5eA1SKADx5lnCWxiiFvr8P/qCkplSvJnXM27vV+/zu36j70NIYWtuHeG+c1QLGcZKlvKS
v6ogNNsLqZBuJXCbuEKq4g6kVOWsPwDsMiZIyZ99P6r+f5gC/6epAjfq1jQVzhqs06PL2pgKMWL5
VYYxZl7AYdDXX+zNFpgrecYquAsGlODaL36Gm57myV6SPm7pebeP5djIfluB+qWVI83r0d8jqp9Q
mB0HfvvvxOPPbYxTfh9LuaI1yxyCrgC6MKfcsI/yJkz9mVG3XFMSI1mBqEh/4bM9yjdoHrYBgKL/
j07q8wvbuRIYxU5uBnsH4kizle82BQdaYaira3/i9y8GRX6cVQyLDxxBxk7DLCtLf5k4HUgBIhZt
QOYQUQH4abaELSlWHAmD4nm1hGEOSWqWLp9zqBUk7WDeM5/zOM0bb5aD335sQtBYgVVHFm+NoUZt
9q0hLCXutJocfNPALnxf32mJ3zrY0edQSh78PIv7LwuWucMSY66wnJfar1uqc9gm9mTa9o3Ue70l
dHEgfgoxR665LC77wJmhGM+OV8Ho1RlIG3lDHuHozRABYf/XzZPKmsj0gpX8TUEjiJdctpkbGWy2
dx7lURpWNn6pwXMvZwEPJFwj1NTD6MFp1mJM3uSw2CxjNTPXTyB3i7ZGOw4iASvefh+zbdpSDhm+
pwwYa44xm1q9hqx+3ssEbJMSvy6jwPR5cXiK1eM24Afqt30wqON3yL+xI8BR0MuzuttwPyYe2MwA
r3ZggiGAec99J0MTLlzap0Hq2foRmOnorhkgDk5IjmgX18CLfQLHP35KpP91LJ621hfq9x/+k199
+7iv9Y+75FfgqxH4CsFheKGLXPzRC8VX00IOP/Cc2q+39B1Fm9q+yLgO+RVxAA5qNdRnBLbJuaIn
rO2xtg+1MMWYqDQy75CYSxJ6GaalyiHjEg/xOeOSE+dCU8NVK2NhktOzkeeDDYk92vU/SVGxg4YM
rMGMPYtMA4y+k+vgKN3S3FUaaKncVuOWXCJR9lQHJtnyTR+ubgO0AqFNvpVyDZBCOXa6RtcdnU+j
rdy+MRaNXxz5Ll9NpzNNqnvzWdm2mUPQeEmBR+wQ1d4yAMGKxNlSegM8vewHRjKmWun4R4SJ4eie
/l2SvG2Y8C34VJLOKqaVb8WqTvOH3X4I1Ra/bMAIPuMt3ofEcHRhRRBm6diwnZtXNx6ooM9dRxQ9
YoxOV5Shn4SH1RaQdzO3nNKs019LpkDIlxvJDh4MwJFlgfOSuSdvpoRz0pdtPMcTy5Hhwkbd/KZi
WzGpC3ewUZZZ1a2E7Cv7XUXeR6jmZ3WzLJAX5AWyOfwCzFjzMT1pWA1o1sAQO+T5wnimyxdM6+I4
VhbJ+dt3r/Pen/N8tf8YUVU0A5HtubfmXLt30DPNri/WUl1KNantBFthoMTJr/WjDMq8vN6kQ86l
wxeOU4KwyO0gYSs9zIEp49HLIBcVjpFWE2YZngBR+1nQOuNOiZQJJv7p4jUinCe3eiecjaCdBGGR
vETAjopv27W+z2grDmP/416i/OvLV3mj0+H06ny6pyb72hqDRz1WwoQxtkSrwpu7ec+q2J07AlFe
5icBazU4zwcjnGCx0vMrsJOAyd5WI4TdqzW29QJjqM3XpppEYHZ1H291/lhCG/+ROJnrgIl1O/97
F0FObPH/f25DaC4juvCZaqx2InOxw3AuRVbT+A3h6NqzfzZL/BhrkceseG5QyH8zuu2l1UC0pmaS
j9Ls28OXFqSW2fyuyR290Z/fehzRosrhJ0Ow5fn3iyfF24/GnAJwWSNd2N2aX6wdTg13I+YJYxy0
OyrZggE3e5TOcWBDLXJXcTUWHa+rBv3VSTviGP+95W3Y+3KgFyWa7C7NQRN1WCAsJZzWd6sHEAKK
gYhcgsEqHG4iLhFxxsscuhHG2ZJDuen4xWLPSKfo3rYI1MOp+wkAfZ2zOYBc6y1dJHWYrzgRs9Mv
juda67sWIBdrFDeyGASDEkxR6hZvv57RM1wL+eYKs9qBraPMrOov/+FuLRUGzu61XHY7dBikULwf
cG1eJHJWRawmzElZTULVJi+mE2kusRGVERil4uJ241zSG3OeRJ1TYvjaId5GQkG+9lnch8/Ke4CK
CAS5Ivo1EXmEaCjw0yFWhNdlzqHhEkjPueVfw/fBADybuU4ErX48w8i8PMY5yue238zbcTz+eAyN
KWe67QXxfn8Xw2dyKx5w/CP4511nadxn4/xfNwedZwl3JnEwXAVgxIOQnwEmaDVMCv7LI5f/fuA3
fmjJrzAhtzxji5KX2CWSgVq5c4VBGq8WzJWGKNwsM776RiaYRCAvvE7K/DQ0mIP/zFbnYZTB1Ojq
4HgMx7egHP8r7+9K1CGvt/Dqr8FZrr0vjJ0jHw4nxBfBSoNxDaCkFox1zoBc5QXN8D2N/8IX01nr
hH9o4aDTmb8lrXIoIPJoK/v/YO3SD5m9Go7zGOGv8TfB+CeZYDsY1vawaROkGYKMY6t18UnTWCyl
gX5A3KyrsqPvBYHuN397v/XUJzU+gcJYN1BHZfxbrM1r8Fg6TH5HLiMDrOH2Zo9w9JfbLaHDDf57
w8TdOSaNEJ6lpAyuZq4FAGd1cKLHAw6JoIMNg4aKDOc1mF2bShI/2/EN4VqqS02m/07worwR75Rj
LFO2jtd9xxmsN5OvHKZsi813TPkr8vHPk10WFQPI7vokL4PGr7+iJFz6PzSgGRtYjxvcLyRxMW9y
HKE/q/z7FFUyfTNBHx2ShVsiOEPTmTiFuJcyqfxMY9GHRtC5JqavndO9S9hrQ+dT747zsHFXLLKj
4PPQWqMQ7ArWG2TrOW++jftitSzcIWCczkBGIc8idw0qPuSeyBn1ZQM4GDG0DlCRsTBgZTbSdH43
SoKc+m4Ln3JODMuJPD23yOTZX58M2D/HHGP6xvZ0jdxh+md+Al1HLRcaWcYnzqskXdqHRjdkn03i
F7GdK+rvZu6I8MH5oYhDoOYbaeew8H1AK7im6Ecgy8qORQfA8dI1lyJV5BPGi5qHl9PF7/D0oOk3
7obdVZ7MRJn2VZVlwkfubw5EmQB7Dtq0Qpe8I3st6doAq/NomSJCy8OJEzEx2ZrAgwCotjKydNuT
6uRIQy76OheAfCdfdq2L/w7fVHjelIEi+qgeVcHLl3b2WaJuxV+jZrngUW48xtx7pGHprYV9GWcJ
Uzf1PXAfjZNK3g1ts/Rt60SQREM5uZEbScXY2nV/QmRHzA3ZKl6vD7ZvSJbGJ7WyY1ABmXpbsmcT
PBe08UN9p2e7sL/PsUsKFmxCqwRsBPXYfJHXklomihVQUxQPY6KL7jZb80cjybbBUf55xCYGkIN+
EOMs0pc14CKn/AWabY1VQRS+sSIOADEo2wanMKTMSk8P37Gg6xuOfxjatEflgtaCkcUvxXQmmOqH
+oNmyx8u85XUKm7XqrjHvjmv7B+CLB1Ek17oQowRxmvPOYRvOiycAp8Pefhv9gSVge+otkfYaBOM
q/IdM86zoLr70bgrNvBtm57Iq0npEq6XA5hx1gto2aOb75ZJsONjgmB8G+aEhbJ1wBUfXslY72BY
S8YMh3nFiFyWDwWQbtf7YH4G37PDv2re8wxxYmwLI2/oHJzMwDH7p2v9uslxNusiYQ3VSP+OO5Mz
UMpXx7EnM5lUyeq5R3T3rNVVR1hs+p40RL4CkCwBik0q8Wvt+MiPE6pp9idquE54ShcD5z67hp93
xT9oHblGg+Qh7un5x210ClPkuHCkIEk0QYD0u5fT3joBlWe5CGDUmF3FuZj02YdlG17LdqrTWXyP
OrixZJ2ag5avWMb7QPun8RPgqK0OnnMvbCQx82fZ+ATakt45+5H4yYq519vAtm1WELC0HZafRXW5
wAiyF2m2UPUED75E9I7B98v30BTBVocqQL7z1FH2PUjGdgTBkxY5tHqYqvbdU5Qx3ekwzfxxH9e/
SjVRFkufVcorgThU+zZzD8Mjsojc7mb0tms9D9l1EOQM3G44m7goyS+oOdaXPPDa7GQjfdQo4Nvf
WRz8hdWqCJUAGTsOCnQwW4Cb4tWdmDF5KDj5ez/5UORzzasLunXLarL5HetXiOjNMorWQOXYXJWZ
rHCqNUoAs7oMFHyUYVCbqjmQDz4UhKZzGn1P31omWm+QzRUUKFYQ/SDcVgZZlOCkfthqkQB8SEtM
h/OHJQeKvUCXpVLSfwomTiwLEwilwoQdoHGedQo66FEFllrTjQYtwIWnRcsXCgWLTfNoiVk8XxKw
9xrxpmvdzKXCLzUhO7vfjdTMgzr+Aynzc53nTfN0lOYLgZ4jLR1+jBtO9N49IYZyVyApRmPJHVZG
2bQcpxZbyitXeXmS1cgpa7s4ue+qQO/QfifLT4bNtB8yHD+5ZnIc6nviH4sFKbQJ80b0rCYDQ/l5
/3Y7jAktBhWGVnfDl+FcCYbuGdtBclTHFub5YzI2TfCA2HsPb2iAsV82FZEHKaD7OFH0cdiuaSDi
r75uH3+fjuvOnqnSuKyh/52udvBu9E7/5p0/w5lr+v4K144MwWw5hfv8CLM9v9ituuPtkG1tt04U
8tBXcRjDrJeosB5B29ux0pyQrdomzvlk9Th3qcKZkDcQR6xxfK1yxLrQMo85bCBjZQ3wkamqT/sW
7IhikNx7pf5d3BYqrdFIrRhYhQy6Pq8LqW+Dz32l491BHiRSyaTS7vQz+JBCDEIEis6QiMvsPHvb
WSJlCsvUa0ZoL0anRAAqZs/XbuCu1GrTDlrT2ynLWXCHfTgCmL4F9ZLnRSXkfHzOYhvyvL1HEvJm
vBuHQvVucdmSIQEbG5R7QA5vh44RMWNKx2XHWdjUZDUy0WyN31bPtub6c63lEKTHKzz6+0wKrooU
Oydh5LZ5KzPvLH4VIQhn+Oosr2aRFPhn9QNZC3h2CUeVh8xGUaowthGO7tDza+8c6/qxci9fWKn/
CWr9SnACKSefzDt7QMmq5Cm1dzm2no2pKC3BfaltPvsOeF9YKiuDQKx2uH1hRn7Lc4yod8owDaxK
NIKt/Fv6x1ArupxiV6lQE79qZVTpKHJtCQwMyQ6O7iv/5JSjrU6ze//o6tDFX5Q6WlYtqHYHNSDP
jGXYJIDHWM8CnmlfrO8szTjOPvvHPD9OzhK60S4Gz62E0KFiqQvwwWaxpCfF8cjZhwJseQubXmE6
bldOLeA6Y4pbrXh7lwe2cVyG6tJWUpkozpsDSHwF7GXGHxTypk2CO+BTVNEUWsO2vUNKAzRBffSK
gWtHU4TmFv/35nxv0sqICHmPqVetfjj1Tfnp5+vq471X0MPXjpehLkJ+f+kRQW4+8Ulcz1zFVjxz
5FUApXuPAkghZ1Rl1pbKO0xG7ISG97CKWGU/7N+QClf7Xkeu5I6JL+c2HHYb8et71ms/UYdXw8A0
Ex9s/ZMwTHlowPou3lnMamocmBmxMKPBKSftNla3XPw1s+W+K/Ve1VtVl+PPNvaxdAYa8QWO7CFK
VERJPWAefC1jxpNONs5SO+sxx2JZ+N9t8KWnXn4kFZCJ2JzxtWNv9wmb4OEzPPntXSZOabRMg9yr
n4ct6fRAnyzAdFR14OnRVQ9EZQyI7nFkEccYlRGWkBUcXI125z/G+TTUFCSYYxzcvLjjVwg2sOXc
SC2WWQzhz22UydWpWHBWjwCMZ00TWD3nqx71yJUyLt5HGtpnQv0Wae9CSuwfB3+5LVD57ls+HuTn
budUqiLOiaTQKvE8SMUFabBTzZvZW3y+jWDretJMfH//Oz11GpfxecWAP2W0h6XMPul7Njz1JYIL
MaiciKxa14GOWyv8OtAq6i1N+PohBS1ZmKCGK4AJPG4np2oHytgKYLU9S7gwJGY/oDv3K2da8/OQ
F6Q9qvv/PrwA3C8q41map6s7+VBtZpTQSk1F46ez+Guq49PBt35Xb8L0urr1G7e3CMOirtj6rMMr
fIWMZalu9TF+TKvV3hfo5P3pRsI23U32TK5jTzruCvEceCJS8ZMPUonQBv+PrIUXHHCp0t5bUB34
12gFFNLTD97eg/fJInjYBO8IcZKykFs14BcBnFyag8J0d4KzRMiXrSQ/q9V/rjZ+zKFRwvC3uK2Z
zidrtcXunEigkWZIhPp5ISHxkVTj14R+Y6zZ2hW86pSNwN8hK0r9zLl6b/lKIZ7by+RN25UHQJnl
LUn5A6bFNvwkdcD9CjXTOek93iwxCfh5AtVptAkDsJeRHgUJHB+L3Guk0fK+TQGDu4RsrVvEcdae
rhdTnHkOyvupg8K+alP/UqEWoqQb6W4L/0q5fbXyjCPrlzSWgdIMxLLJFTTci+DtV213DLDRfDtK
a0mntN1MLkahD9MnNDhZIJbe77VpY1U/XLPwn+7MUH8gAACQXM/qkCVWiVE8bcChu+YpLgxVFRwq
Bi/KdnBwDy0AjRGdgvocprRMj/XyDIvTIgwhr/xJMXSs2Yoh5T8MkwzCTnB76duBTXOFR6zp7vjo
BC9z8EACSINQSZUKE85hB5jeBdWzqoSDb19rCcZnu2IFftaQDT6tCnF9F1KY8FtdY2wPoo3B0rTJ
a4LO9eOuqlo3oJg3pRV6dUzR5NtG0mV6RpDN6Xz9P+3cC6JWIonzUfuY1SfHtWky+cVNX3QTgSQ6
0RBIyjvDtW34z0gpvCdSbmMP9vLzOV305s8OyuG1vkNsFgAEG/b0/2PFZ8YD1QJ7L+ZN0b/zfAWp
e81jPyP1FonCvb00lV4zARC+0VLI+Tb/JaSQcpnEw9OpMk0a5903MQt0nfpS+IFBK5BPKM7Ru770
bIdJGj2AsTS5aXU2HDOj+7k3I+iHPWfmPP1sRqJHGGoCyHc4bZSE9cIO7XMIB3lmJmwfLsYhCUTf
3g17zXHOq0DYKv2kfKp08wDv7ky962So80uIrBC9AjDOFc6DtoqX45xkBUL9ErSGERnb1bf2iqAY
D/jbKsbbi0hmwvShNbuFjOqOyVtau1L+tGMwU0uKhtdyioBcgEqRzweKDNfcwPvTTbhF+1OT3jfe
kQKd2+81rQsfF/PxZXllA0oGAC8+TD1Azw2CsG38+PbDa6gleuflGz2rkLOCJ14PFQ1dAGcXbp7s
yrRXc0xoqIIg1QJZdUve/1f9/9e2vJVSniO/ktUuzSuoys34nTEIc8uwwapAUQS5D3Ut0bhGov6K
BCi6lTGINKMSObsjd0ItWdvS5Sk+BFadk85wYK9VuWLIRyZimbYwpEeedHr0/aPV3n3H5gZoGVf7
Q95CmvNl+8xfS2d/WM/tiLBMNvID33FXRDM8EJmiTwmoqS8PSh9vXInsyHh9aI7KzA8zOh/1y8Na
oLEB9qXCXeT5im0mfXqt9I2841jHJ1pNZMZhoRzyXk7ucNWhrWFkkLXwCySdILJbpCHCnNEztceD
EjLWhXVLCU9KQ50+0vj87ZuZbFumy9R27gzsFDgWNbRjPtg6h6uE4/5GbygSQpyYgq8A9cii0ZbJ
0uK+U5DEH7tf7EVYw6YR/eKinNTugh0jwGmn8MeS8JVh3S712Ps8OMy97Bp3rmXsyBqEcsetlTld
g64uazDYQY3m+9jTQBl1NI9rugNR+dSvClwLIxJ9szQG6lOymyLeXIP/glhLFIC16VB4IGlkxy3C
JUXePqQw0E1OY8nYJl+i1cpxabOIT53sjQq5sEJiyCnRUbUtFnBg0hnv1iR1J3wTI1VEtNSopB6O
XgiybZ1LSfGGyZbt1t4hxOHsV5NgtWRsc7awUSnKN5k0XRqxJ82OP5dRfkd9gz3Mjz/dpqbyUXDj
Isff+Bi1ZD+zOR1QWumxp/wqa4/xkadJ9LUrTOqglsRFSKVBbcA0KmheavSGdHi+24WZxO7sySQL
PF2dYkJ2IN6dY0X0BHyoeXYnzMWKpiduJh5xgGjk7y3nUfrA+r3/g5PeXaRfY8eZfOdxFkf+aDUt
II5RZVGa8evdWkajK4HwC06e1+j79hA+iZkCCvVrCQjDTaBQIUOhXfFQuhlfBXYY3WsjSwchzKMd
C2Vjn5P1O2QOYQWlutgtrGIhOixLj7Gr7IUitPNXt+Upz/ova6b0lZIk/SC46i3Y+uosXO27lS8n
OXCnPHPycYouyBKXBy6qEd4oQedpk6oSwz+QGZH46QiyJPL9nP7MOZ8dVr61AYCnztCOe2g4SU+P
Z0kkg0CQnXljROr1hl9hJPXktoFI9I+j7ljjxsBqLvnn/wtiGbW2qAmYFUetm9kZCRxGFWwbSFMO
jj3TZ3HTGmb0sm7PVldV5r6sOWRczhJmRIanTVUCuKG/bQtPr2ySQ8rD9ve1p0gQq2yX+q5Yweux
Y7xZYUU3uf8EbmnWiV0XxkxcmCpRnx8q3UEH+hytzeF/ah45Dxed0uJJzFUmHbcs5usYuVfEWC5r
qtw9letTPg8qmis5abnLBHNUEZdHsyJp7hqxxnWgL+BzRTX0od0tJDIPdB9W5Rnmab5wVlf+z6vw
tBq7Th6K0Q9fM1lBbfMpdf3TwC8UpHtnC+Yyk07cMl5xMjb+T3EW71vAVMR4D6b7ZKFp2in3iFD0
J4NSbcoU+ofQIoDCt1fU5kZc3cuq5lITG9S8nQRbSBEXBxaylJNTOxYqidbTSc6icdwJhPg3aLeR
EXCKJG1DrsVcX9dFXKTu49leyDrKUnKjHdEPQ1ylsugjy1zVTTl3Ri6LMXFG5t636jcDLyjDbHhX
DQotV7MRH9YylpayVdvTLamQpXpRLzHoNqEtcYvuEYPcwp5pt7cY2h9cJY2fTlOcviahVlQ/U/Y3
ZimPVUCOC4LYl2Ypdvg7a5fo4Pvb2zvo206RuS8JTa5f4t1qZLqn5u01Lan5xx8gzLjkVHbs3lX1
8hZodcV2exj4Kc48oBHhvC71bqB9Zne+zwOZjLEn3+Mq/Mws+F9svPJRYuKUTN8uAXCmlm3bDepp
4dY4Nb4Q9FIQGL+noCnY1hG54V15NKt4+rP7t1YwCM/dz0lvRCLvcNs633ug7+b+B2wEdJweOVAN
clZIC0jYexg1tjShzs7DvmJwCDheTqC/4AVW6MpHEC+n1uqayecGYRvcIsI3kDAaoEERpO++VJqy
AJ6e/OLhx44SJIfKMG+2ctYvvppwUOhTO8R+QDh+8NFZumZYyq8KZAMoeZkJ0qAT7JcNdFvMKeTq
EsIZYllykyCjcf8xNnqpDxVW/N7W4M7m9T7zS1CKVo5Vz+tNaGh6odTVlX+5m+Jqs/J/lB99Jsgi
lmMMNnw0qOFOe0gVPwiW2mrNnxzpVefzYebbQwrsUdvd7QNvSgfVYvsGvycSu/9F91goqKENSBmC
rVklHHupfuTFjYC433J3ItmNaN4foq0JlczyMG02poUIb0am4cyBJKR178KFeelN4xDgwjAoycGp
1K/Qz9ZrsD+AN9ChK0g0C12MDXINGsJe+VX0IAOx6ysS90qTN6hdSRgzsZ+EFduNGB7r7A083LpA
KBzGWNJOkkdjlhB+51UX7mKuJ4A7guRPoP04WsFMV+VsAeh7Gg1H+Tb7biTOSQvpiMGhoV3enOwh
g/oL/NpHzhWo9vMk5JSnE9VlOPLfA3X3/FK4OQV6fNTdiaIdDBidT1W+HCNGTr9/563Wu2Iay7BZ
5v19NxK5SU6D3SKzJRmZVaUameiHhk+NmBvDU0tbgkHzjwJZfjIK9EZSH0vs33psgUkfCAaxV4rn
9QmPYHlbxerL1iN245eaOLw8RDnkjhmzvbNc73otpib3XzNd4wZ5ILPB/PLu/WR+mTeQQ4qN2KYf
ukaJSkqM1AxeQDRWomjdQyYtuqvSUx7VpCh8GksCjeh5927TqYfUL8U34mibTD4Q704boHBtRDvx
RBQVgWrWkKGjvK8gNYfzBg13LojXRUO4/wyPk9TN8cVfptWqDhZtTDCG8XvN6M/bsGqlLOvpyROR
YHQyXkibV80YFHTYBi2ExOeB6brawQAoB6nmUh9DnWZfvxbnfP258xOKXtQABa2LHw4Rrjc+eWy3
aXrn2+nbcBI57QcLl7TFYcfyPv+oCzy/K3M2aWpOFus6qMVIgWcIiwAyjLtXhTvG18e9TDG67jMK
7ZWjJQ4JGKcfMmXg9vqjfQqxkx24RQGq1wAUVC8nM1L3qDLPKitV5o0EuEHke3l9+qDYIfU+C10Q
gHr+/F82Swwq3slMRs0XP726nF3k3addPDCSK4jmp44YX7H6lYkcLGHXdoim2AYbNdDxb+eihkkK
Je0YUxUctVztHkscq8gySs7IPqqG13DqanuQnHHtXE5TD8jUj1U1YwoK5ps3vFSnfLlOV3M8sstp
cK+4cCG0RxvwffD5xPAMGCXZBJQT3zr4FdL/5XwbIPXg16TMoYKcBA5/vwfyiyk2AA8yvu7J04oi
FM029Kf8QHZyHBix9fPjgc6EW6iJTKxJsXVqexaGbwBUUqnncAFi0imLc0h8iOP5bSYsrFRY5Zdj
kGByyzxOkhj3CUBA+zzUdOXnZv3QUADbqHiK/enEKHqnCrWc6GthasKTX2BeNhAgCZ9xGzyxhqZz
qRJ1jXvQkxy6jemf/h0XipV1bVNYK2olNMVDA+pEoMQBA23CotuQBHo2QwYLQKgBi4y+NKaD4BaZ
EJzCAkd5jLW18h06Qr/0S30KtUcew5LDiPsZap6xg7DROCyamwmWaiDNhCea7jD7pDFZ5erGghQY
3SXbm9kE75OkKkyMxHNJPHV8jozXr68pOACZPwaY0F6Dwtu2r/VqZoKbKEnrBYeAA2Am46nh4HZF
S4fKEYDTUPGbbCHaFBA1MAlE5p9EglZPYNWhN983RfXAveyfOhY4iCmLRhDe5ol6l/HL2vjhJjVF
nMd5ybB9zaMSpDEPhrbWwjoQWYFKwkNZv5+TYRdDMSnk6GXTnsDExroQvMvtKD2vhKteo/1nK3Ub
I1D0XVj65f1BU/UYV3k9vUC2pchg6tzENNQGOAKIYTY4NURN3ljKyfoNIfGTfIYyE1y5T+bt325C
tZRFwoMW3GTSBEL/jFd79+yxwkLTVUss9mlSlmXFJbNR6Hx9hQMMqjp2yeYxHirZuIaq1SVtk1vX
PI5hTEAxAHeK8BOBWzOJad8j7YuHVstWtBTOv5dJC2PyYQKqk3QgTAmBP99pI4f2oIMT3/ihxz3z
8E1pJhSoiXlNQNz1UEcH0F/8jaVSmnDUs5GpC4iD+vDtYBoR63r0fp6JP6LIM404v0OUcPpE4FzV
BUBeN+zLtcDlofbdCnWxbEyegq45iF79o+7qcrS6XdH11pBrCbT3xtgwvYMI/PxAJKqsTOADo7vg
VdNZTxNcE/vCUyoUfaT7LO8OBMApm4YgObdVHSFikwxNwngp978X0U9m6BQEsbVhIyGis7vADNfn
JLOpYenbFzFf0iftRXTCOStg0xdm51Z/S8O/6NHO7crpBx4KT19MQ8d391CperDhx74aCDPheZYe
8+NBjy5tht+UJyZXCA+1jJtNaMK2LQgmi0YazgiMAbHDISvXkysXYbCLQTY8sk7ETklJpN/XAuLo
FBZuvTdYIONVQt/OSWvYbzgAvG2/0fbqJikuOULURDEJnF9Y+8dLnwM01ts5Ron6tJiCPnASd5Ze
D7Wc9AKaGzkgvugZRjatU60ztLlkkDTq2AGoxzVxpubmAP0yCGBOwBc/s0p0hZkgdTJFfkI0fkPc
0WxKpgKWJCYIlj2980mTRhys/2nyc6quzbF8eVq6AgnCmSKBIiS7EoZGOUVtcRD2CmqvL6OQNFF1
spGcXOHRpkvpW/tVkb0wOhCURIaAzZBP107g+r5svGh4OVcHbPRQCrOA3DqJTCBm/Vgcis01d+It
8nRHuScC7NyzBIaakbT/5xbJsD3fmIusJoYZULjZcvFbMsY1S6hE3VA/846ZEqTGI6AusQzRb+Xg
KVQ4MH9BCFeoov/DQCxvG9DmtSY0I6yPwiw63VUiGPArpX5frMEpgo9qIDMtu+wvGDmJbGD1BURK
NlWQfLEZcvGqBDlEAD020sgC6Oa4lXMd4W3kzrfACbxXLhifPMxpw3Mp3l+1hivcsRgJQWM4j+0Y
o3XR17B3sFr7umNnJZ3bHFAYlC6s1iyFMM2vmlyDG0JRgr9BU5wUZ/oNs9KXSkXNJMwQqqb4KVFJ
caULBEje3UCgWAyOKLj7RIxCz9xI5iUFbFWOD7Jvr9OFC1YvlVvG7IWd7t68zfXNX26DMBNkgYU0
FxH3bd0X9uormKC4b5DsQAaKFKKWpxrxWfnlxSdJVxGz/P7CmsiGil5wNmnQeO5CmTl3nxmJr4V2
aKwt3FK5eanp0qts4AnG/P1hZ01MzeVyIIoKBR8TVnzAzGle8V7aQO5XG8isr3dsJkFH9rLxnLNR
P5jNyJtEraUvOAgq1vnerGtVxx+EjPg6UJqss14XynD9EOISx4ZQEbWCMFACPhtueI+bYeVxaZcQ
ZTue6VshMkUQmeN5LwJMsaoF1CpPotzAaFttpz8FBoudDi5NKwirVq+9Sq4bWWctnqCql2mYJB7L
Y3s4k7p9mgFO+u+myzEQBU4VHt29OwLQfetFcbB7XD8ggu3IHFg4eXRVB1LdSj1/xbXya/LSIwvd
AiLEP706LSgU8qmvV8TB+FUpJL2WqpxZ9TC/epIP1Y5y1w5J5A8uvOqM5dfV5I2CJnRERCuC7/p5
MAXwwKgmDLBVEEEcnRHtE8FeDiDfW3yQEhpGtGFsuMCGunWM5qhUjVvVV41yYAE0+tJPy1V9bFXT
WqUsUjyMBqJTcWQSVcOaCwtIBzuXlC0895MWwRtBp9OciAGxAnWgCp0pzK0bOEJnYjBX8RIrG6os
yPrRFGR8AXU3oZLwqY2qkz6+W3sDU2wkSirLz1QUSKEGKNOwnMRMLtFaBtuuz3zUy/lshPoN9voP
EGL2j02sppLtkXTtJUQbv1tuS4hRiUOgfh+p/3e+j/TfWLQf1zdr5haIstHHgk912E/Not4qzsje
d8FLenT8Eb2+EozG81TZm4I2YviK6SU5hZyqDHKwcIjg+cN69SYIW3My7+PAZjyzp5w0pVhcPuO6
BDH3WxX0WLt0gxO7dRu7Wq186Yax50+wWyUlGB4sv4fxEBijZC4O+GWKc2JmBcgaPWUM8RugPRFF
jqy1DsmzVRh4Iv2Li/59QlrgFRETVgrm9X8ht/j/hbSy90avOA7e5Ih3F7LD7K1J4NS0Pp6NFZHY
fbN1RIfXa0U0aEPJ+YashXApLLNQ/M5zk2xKpaGPKPxvDeoqRsZxKW3O49QXpAyqwpeKp0KVI0TZ
H7gc2rjhG2aHio6S3s+GujRgg0UFOyO4XA0LC9GjusxyqAJytT3R65BzeoFdJwOpnCs0reH3hIj/
lplZe0pFXDRvaI+C+fqjiMYNVXIEAj9IYIsshcqR39vdhwelczUqEfdB62FlhU36lcp47hPRLFPw
qK6cJ6lvB0L9DbSP5cu6CMU+UXeCGPmYnrs37c6qsXou1zUpjYyizupcutESlW7BDyuKVjTotTLn
Viqq9OIj1gYpf9MCNOeOnugpOd2Dt5WvweB8F43BoYGkavd5EteF5yzSHEwV/v4n6idtKSB0Tbrw
RHLKPF5baQrC6yJ3n4Tt8cVTJNRwd/QL4Tt0KEW/IJ0jWDtx9kp4Pgy8iZJqNPhhQTECPndOcwiA
KKK2ssaZWbKLchJNuvZ2sTwMQJLT9qzpTb/wbBEDqbNc4sN3W+YRKsW7+Ju4Tm48C2MbGFgwg9FE
siYBfKlncWA5kAWy8IN66ayIwI9/i87voNhuQwJF6sZJIeR1qkL/mkmQdmUAL49ra0BLzB0oV4te
Vn2KdstmviqtxWyziENj0hpbF3oDbna0nfwopmZbXBN1/4ypt0CFKMO/8SVwUR3MhqU3c8xJzApa
ffEmBSVWYQv4lnse+OipHa0z8BkNkGdtcRqO4AN5yE+eMOs4It9HkpkNi3ZcGQ+xdGvD+U6DcGGR
WHlLJoICPK0OlsA76bS30pA5xxFaVgBwM1fnl0hZmY4OXOSRjiq9KDobXVay6SHRziXc3o/zpdKp
/MqDdt84hxmHan1Dl/j5QiNF2X/L1CpXJrvMe4//XIntAVuY4u5GCR2gyMbsw2OjJ4eAzEnavQuA
xdv1+lbXFL0SfebHR8LXd7JWujxWL1IDlcbpSbMo6qhgEuqgkIH45pYoAtY4glTkWGegzmZEYSvd
KinSheKB4/yzGT2g2dFKUVND7Q2PeWZ57xihP34WXwh5cJRk+/DJtjD3k+TCHxe+zJc2TMa17N7l
8teIUxjg15Qv9f09Q9zZw7CvxcKqQzJVhnnvakhRbCeeZibsmvt1661CcS4osz7x73GTPH9lqkaO
TzRNWnlbd0asKRrwBUmw5wg54zZis6vE6Ujdx8ZwpXwhJIX78MoTAyNFaJSq1HG9/pP/jtf4mnpr
bsc35Zra3NyV8dgmWyK5ndbL3IVPCPOOeMqO0jBQALjkWeExczmHV3J1oknxkUktRwjp35DXe42j
yK1heqbRruoyZX0xTT2VOJnpHHOkfEqZOR3JPupwXgWLhTHyW8M9VSS3A/YgBtjA7z0LZzS+Ekb9
SABqdBHV77mSvqUCEBh9y9Jq9PTs9Aek9EKDyN62G8w4wUbkaXyvcKZr8K1HFiFVkfLSJjzeEraA
7PHARrSmp+T/trRPHRiOqqAiMBxZmcUZwIfNjQRw2RoSu7ByTEfFUeYEN6iHuOMP1LMKH3lnLMHc
yjCiOnsBLEGrXnV4jFSY+xn8IzUxqDfHfix87WTuzQlY+aX0S3KUwjLyyoX763vKwblMOHIC9iGP
41ogPkJHYKgTHUgrSDyNekxZWS7/Vk91JqG92LimA+EQn+VchoNEMlShRCMRJpZuNXmyyaHFzaBU
Pd8ayBeKlv/W2jPcn9AZrzxHa7HTYi5aD4OuTqx9lBRhl7dvJcOF/7ZTtLVfQvinIPqPlqSUH5ro
m4YmFfDSoOQKcEE0mvkG9mb8q/gN7HR2wBZpkwr/pseUOxbmuILDLJRy4k+h8mVO589CFawh9p+u
F0JaOdF7xHnMG/zlxurko5eL7b8X6HkZUShRRNTjYyKt+SlONj8hGiV/D2SUA13T5lwAs/cX1JRM
f8vajGH8H1TAayEvbtiG3YDqAOrYvkcF1UZ28uRedYa0aBzHjrhd1AgFbz8bQJiKTyZwbck+NH5W
tWx82VWWqnYqORTaIQZLGvogre1sPczT02PTNLr8/K2qDGMjX13vu2vAsIwPdAxkeFCQ6AdSm2tD
PmRnWkXPgT8/g3Sx6eNun3Li+0qYDdGwUx+HqHOL39COR28dvUY+JZYfnnqJOPXN+d0hfzFBAylD
pPqF86hgSw4xY/CC0ZsaxrpP3yXav3WC5q31X3RQ8fLq0nqGkgt8dw875sFragXlNCJiGpz9ocnq
4AaWqgNE+yi8KDUZM1jGgT35SJ0YN0WcnwJJJ4SnvDnYurVMowBGUoPWgmmq5HM1HNHxTo6K2ub9
GCuUo8X+QUh3hqTVrD9FcaqX2Jd/CiTlkVwJIUfUgcrqZLisFOMYIctonyDauyv0hezNp+WsqLI9
yhTob6oyoRYo81Q3BK6ZHmYguMeEgC8mjcPa51LJfIKnItF+jEglj87nZcyFf1DomDpuK3nCszpT
skyvv1+QRwTl6u5SsGtWbtf6kD9WWtSfPs5KtqjGyzFlfoNS+Zylpj3dmVxFLbQEillCvB9Dji5z
RK8Q7J2lZ1Z74G2dlXv0BE6gF+Ld3JCeIx0L1u6Xqt9aaEBnZGKRAHxe7sKSvNoaqRfHaao1bV/T
JkFkkffGb/B75mVmPlIxU9ps62dhkeK12kylXhNIrm4zaQWTaHxdPZtNfiFRFtQPQyhZjIh+f3Gl
3vZv/cAzUz9yo//EIcX+YF0Sd98FOr3jtuql2S/56tMiKxQDI6w0Cl4qof3Bfrq/+4n9O0foEpNl
p0bOlPJu9xZd/9Vo3El6aotl0Ah2ttgUcOa/psAwxyjmYa/TIPrOluBh0pGQjLqv1FcrmPx3Mj53
bxuCK45eQnjDq+p6lfa7h87kQ7gaQ7Dz/EwN9hk87FxDwWaPU9Kd8q40lISuhQlQbnrBVwJvdDi8
Ji4K/K7/RrCU4sNzFpMwkzXii2yHUyC7kvBf5JakMy8/G9lqnxd0M5m6rD+HjHFB1CFJwpzxPp+7
hee8FRom/xpy4tGFumx3NGm1hWNdtOg83CC90iYeVyd8CNBKiGCnEcXQORh2kh+Q4jroBGK7jYrj
ThyN+Yq+XmNKMm+4ELcoUukuU7zkJIGj1NKDVVjT39lN1se+YV8Rj50yXTL3p0pTCoWbxOU1zcX1
5O/6Huertr23wpTieUJhstAVLA6xrh4AE31k+2/JHSC8DTzmjPOG5EwnZs4Py7l/uBz8bR+EHwK5
H84SHPVb0nRmqgb/+hOwnxc5ulgvUoc81tFbRymSSWt+P03D919nqlFSOTk2Bx5zkJhSS2487BZA
6Va8eiM/MDEhM1xpjJbOMHXDZMEGmRRXn05SzeibydIc24mJBVEft7Azg7m1Wa7HFJb0Oekz4Y2S
3VrlXtkQpoH1aMQ+yZoYlCCnSXF4rpnykKRyJgB3BNjnRsZaW+wm6OKHfJlcdSHKJfbbvF5XjB82
/+MYPTBgE3yIKOPLy8z45Pby3aXiJIUToLOviWnqofmPXyxC3vbDhSGkieAkZXhjrKQFbyBUWthd
uqXYNQ4wsdlzkh+52Aonl6we+fgF8nwPf0zbCbrhqvxqpWusiJVCRTKpt24QbXNi9RrpgM3OvZLj
Bb+9+9yfdFhcw0fkug0R8eVZYaiABWL8p0lMbZPMfPT98x7op5zfRfsLHXNxWeFab06xTgHtc+rL
n0D95xqXdV5VApJyBPsfM6wj40y35WaveVVyNhJX2a/4XN4f4VJErP0UT7vCLemBeOWURgQyO4sF
Y5J1+WhKxa/arg1Zu8MRTFLvMtn4R+J6HQ2nxC1vVgynhSq73hqlNY6VhIMvhrgfW6IHxD53J5Fb
MVNCBapLFT+T/ugNA83JEBXZ+w/y6N/3deDQX5rt1QCEIdEwgM8qoBBHhXAf6zblqY6C20ksCof6
TAabkfsoK4tX4N9cx8qG/MYeAkQJvcoGx3lqrhcixje5RV1Ji6Urbr+U4cXAkJ+pNAGQF+XNXpbp
FwTDqnb9eTs/9brLUwl0AO9RoFu+Cml/626kuiK5YEpxyBk+GGMnnNyNI/hVqkvd0XwLphmmk3cs
vAvAyabj03YFcbRzqJh0c1Nim/Q0RbhCGdfmhh1vhbmoNlLR/du4ZF9Y+mBcU8znpaPjT65n2/He
XtfpVqXHjsL/ch3I200e4UL9QQjunYy9MqHH8fWTeHxZ7d9OXRBbFT8ygf0vExQrcQHFnDGPQiIB
MY+HNoeFc7WKR6kBBLHBFN3zzDktQNfadkcG4wJ7Z0YiUc0J0iCgD+DyLT8nq+uYD/sugFnHiZT5
c+NdgdKPxndGQBCkJA1eiaTMGzShJvAtYHzcDDHz9LBUzwG7tDzLvrZVdPfh/yoI+5khJidRloLK
fT68BbMDCm9sQTlGp6kjkXF/qPYp2oE2iNenMzv5Yz7uYToUUbdSdwtzKSteBsLFKn8QYXMalGEJ
ay3B3LXAFLaFXKfWugtU6c0Mx3SYZUjBBheF2i32oAnW8+cm5Nvqpg88Zpvi7Tuzky32RGE996qQ
R8cEt9zZGG9CHqkb7rp/T3ugYan2VQz60+b4O77CRoOdzz58X/N6HxZ3bPlJ6OIVYF3PCosUSSlo
1X2rm6hUw9z46hC25dogyjUQol0v4jspQ5VpTfz33af2xRYifXYjdA5iyhXK3UPBsze7wqm7Zin9
2PUojeaGLEqzFgA2mqW/RcirFDbJK2X2a6PmaxU51talvzvQu9dVjbViH5T5tGjRJdF76MyZN/K9
sw/AulhGtbrjZZ4AZ/v0v3qm3HHAoymxmd71vEdopPWFYiKu1I5w5HWa4z82uJIATe33ltfOnpqq
JSpXaX/rNmWUPypW83i0tPUNe5vfL3/BTpoWN688h+EgHFi4YItU6bfEsRdkIKYaBjo144C+zQtD
dIeLoSJZPQ1M8to61gxrZeWyTfSeUBBw/q3MMZHRHMFr0P+dExrse5xEz8904cWMmprGI6CS9zzp
raKAdBjZQJGV31A4R+1NYP5Kn/3p/rxcxDEGMMal1J9RFd/rXyEo+cgm+cL3iuGxWEtfmS6vl0Gh
x7gNcd+Aj8CVvJimqBR+pw3/5EhtbrdFDslhLd3wuhjCgbYCmq6BqCxD/2I0gJnjTtJae8g05+kq
iHt++Ja7HbvL5szPAXn13U1c28pKZO9J2ld21dahbx+1QLPWtliOgRJaonDsaLbitShKaKKaLwzr
GL0CQbw4NG3bkEoAg8I4MaxQMAqoEJhvftvgnoj1UVyXZp3+aZ8HyPh8NintzV9ODt8U0zG3Wm37
Q9zsoJSA8r//8oMohp7N7XFCE0piKZe5RTZAaadwDBcH1j7VbHYg6Fmhzh4X/uytEJRA2nyiviwu
Qx8bZCYwXQNZHw7d/4U6nr9H37y/AojNen07viwAlnrfh1cChzezaXRrwHnubIfgQP3MpBaD+17U
V/HzXOvkKW87ukk2uHTIWKb49U20zyDXntxGytlaIKEwZ6hxoVzahJZRNIbMsHyAXdDN3KcvV8Dw
3O9Y3TzV6bezbV+4Rlirfun4pfgmpc0q4trMS2PGMu+uB0o9u9WkEdjWb/kPSNgUDOqUR9QBKU8O
Dqa8prDWFuNmkXIn03jbPG7bjc8gd5OJjadSL/CXiyrzHQnVPEZyfQsE644B8ZrKw9qSzbV9YrZE
ABvObJG4UeXo8OczX5u3ladMDTekkR7KBUsaXac+RoUR9M0Wwj+fZCnhp+4HAX/dvFmhMI9+t+H8
mM1kaDOla0tUeNYbxTlj59HMMxiXy7vygLxBlBfFpIQRFFABe35yA5zM5QXrxcokJCIjvBlpQ7wf
l34E0uEDTuJfs3ckJtHHD2BxLAt0iIO7HnG1lrRv12PQKJF9hnhjqJyFUvx5JsSUnYOWh6gaEH6m
zaVHek1hvO6S6myT03jwzFrhonixR0tSauH7wKwL/fzH5TJKyVFpjyQxtVob976FrS0SC5RnHbsK
6fLqLjjSA30aLdLloxDuUAy59Ho9CXWBHK0V1E3xnyzdDNH1MCYGvUbE8dljldea0E8JG3DhudUi
alBo7C40TmVs8cQT13PGtzLrkHhUE1sgnCMb2ABSZCR6ybm+4ONVDLdz7/rtCMfm1vN5eJDsLIkg
Eloorsf95b6fWuUmILlqIRrzJARNAJgwpm4z/DCMmzt0UG2HiJ/Wimh/341mnSKDR3zMO2gj1TPU
1YmbTekJgYFricKyHFVdHu1FRmb3Ux7S4omQJZYV17wRRMMHR42AsvMn0Y9MNuO8XBBZHjawMR9s
7ruR/+ztdWtuguxHxr2Dea73kCjP39OUCniSYmblQxIpAsFjksb6cUjg/c+Kz6xFT6itPNkjrMuR
VZrZYVQPNavk7+zStNYWN6yMrVBnXYuUVAxmG07Esu4KeZqJj5l4hiytKoKEaXzQE+GlbpyQQsNQ
cGZaBZAWtwL1QlWr0T+PEsWN4BQl60LGSM37ccS2ev89fOQ4FvzdQCY4KUW5A2R1kTnfa5142Ofl
Dbtu/zRgKBpvJ8y2QYCxh41K9eY1cysKVPkFItTj6ix9Lz4PQBs4NJjABX34w0BSj3iM0VRuVK2A
78o+8dazTp7FW78sN/sGcUv0vxVQoIMw9lwup7AkPwJKd3y8jXrMt+XGuDhaduxG512cnmChdlhY
QB2r+oFLozobtQ7KwSKb/7m/RztjExHwhtON98SytdroLbAUGv2aalG6FuZ5DxxMMRH/CvJyfV2t
SeZ3E1EeS6yQzoAPUwYX6CG51NQnal0s4gjxplPhYNyJRr3FNwMWq5u614nhp7GyXBsE7x6oZvCA
auZONqzpNGAW3ughs6Rr2Zlj/vH3tXN5tenmF7nhIudMMtMP9wt7i3horkp9uzoS1GyoxqHL/7gv
y6I3IU5FwxVS0/1tJEtZTVG4oyOsI52zq9JOrDHNGRRT6VTG17P36jG1E941puQkfkRbAH1rp+vf
Nlr/Ub8l77YCzolvOSvxUUdVuRaGSy4t4hDQlIONz5ocmXySpfEJCe3uw4uOO9sD/BFdT+yDzF/R
obe+LCiFK+oTOCHOX57YILS438r6jl9/Vmmub+9jYgKK8FJz8aSk1Q3ueLTtc/+sv9pdMuw9TZ95
5TGGV9tOI/tl0wBOlU+/chUFwG9kGPREvnrGNPHDW1UNsC82pcytxRy3q+fWEnXqDqWQ2VWc2KxM
1FfpO4DWA2KARX7jnl6fuKufMczl+C7WFqHE0/yE7SsFw4Y6F/+dz7qq7+HnXX2miBdjqnmIMlSI
CiEpV1ZH55Cw/5DDo14SXX2zLe5Ls67KFHPk3Ac8W5SDUzBSXrwyqHK+MO7BE0tLnHuH60xTevsN
AulqgfPydq216spmIRBU+/sfGDx2xBK8Ye0bsWoHj9pe6sbjGVb91cMC+wbOAyp40rPzp5She0KS
nOT+GBuZRFPJ/XDH9ysgWZEiZnkUK62DeMBCNgN2rVgFigYZvAQMKUnAcp2OofHvbIifVXcnEJ3n
VIMVoX8G59G9C2Wkd0fOi4Sm/wRx01cyuagUwIFO9cYroMKI5vIU0p9YvLRfbUzymgZnTZyOUbvx
AxasDBXxlel3LcQx+K+uAQw/B3H1eSA4gO6tQRR8vR54bA88fxZO6HjwZFGvXZ7F1mwgps3KWcKx
rzdu9uuMJGYPldIJLfZ3vOn15Ufbe3D8+Jfj6r27fbrLxc4Tnp2pFeqsvRLArRsO7akOXEnCWnGc
fQq/V4YdXt2VqXBzZXP/ETmYJWijF7wIXfV45qkZsZDhYPCFIKJrM0gbxI68VlCKksoBHZgzUXL3
1SkJs3u6sTcr+KpNkT+hrAW5QmiSA7ImTIrQOmsM5na6ui7ZPnoKqLbeIGDQBpO+LYVeCfgpHYRw
H/KY2NLyBkQEmasV/s/AZBMBUFS9S9jlYIq4D1/1+IyP7cTuPDhq/TKfOa9QrLXl2XNO6SIpc5/P
eI1CQt5729B+BaPvpVdjpqg4EkU1I+C3h5gWBrMHs0iudPJlGI/+wtBFwNlIyd8/NC2p4ob0Q3jQ
U1Iua9pAqCFnJ0s2mk5aB55/QUHyhzVg5zARskUSPGXwbhXKKGnmvj9SkSTD9xsIfahIF99q1odF
tjkAQp3SEU8zUrT/Cd4QNpzB/zpftf/JibZnwvZUFZW94bQjO4w2LHkIxEr8jvkivJ5u+cONnQMh
s3lIMsx6dyPTx3r0m7ZI2ACvwkVt4nNeMMtqMymKeYdJJ2o3ebkbPg8iqguwGmKW0ukVMvl1IBOc
uUqqvmgDASIlc4H4J6UAUO3jYu6nhvlPNpRLgQBYAanrMRhFJkc/4tMpMkQGkjcDEpkqFknYWiep
+3CCcqfDX0BsjHFuHDQn+j1Fo6qv60l5mKd7QHzQdtE/uztm56fZZu0EEQf6+2OD+TWo2LPwCiq4
TOEOYrq4lwqevIdpks/xowMU+ADKmQuoWgTw40Y0ToeUk9+W266noupdS6sZe7TQuuzNgvec/dic
GmPkt8S46ySbOXH5pV13eaO2xsjeIk05Ug/H0p5UtuFPuxpmtdmIvauWvoH9fGVZZKgJuEYJnWs9
qqVPtt4vFxZRbmTONroB4irSAYZLHT7oOqdYysdKjaokSGFTh3sU4SBOhnwPBnxOJO1Lu20IgXRU
JMlstQ4MSyzuJ2QhqY4q95KZdJXKRHltP/vwL5iRhxQTT2U1iyPsYgC/OmyZgb2ylHeooWZLYe1S
bKnV5if/fN27ChEmCBNLz4czW2BZqfdhgjaKo0BNwsYXHSClu2XOpDnZbf1RAQd1tgRV4298Ga1B
tRx7UcfbgBXOnOiHOJ79ehA7Ryv91X5T6cr461a7nfN97s1l9Q0VYCDhVpWyNkxWn9JL2yOd5QCU
7zLoq1/6neHhZ9QtYAHXD9YO7vd0hITrk1n9+u64LTiQIVOQqKgEN2YEgQ8u+iJDC38g88sKe35J
uahjP/ZDjNiMqxaxUSQ9g41rkXyyuXM5OJRsNYu0edvCirc9qTQE4Y4kglXl5Y6v6UTU5GWtWQ13
c91zBmCl4dTltTEWEi+cH+FfnrbDGIXScqKzDUjYcWR3kHGnBTwxMCZQNfY1XAKFi1exrBRktqw2
OQYAyOLcK9X7gRWD+Beg0wNcPznqK3Tvk32/zQr5RWOoBgn+QEHcgfS3R8S/KZ5896wjRKtymh3C
d/Ac75Rdi8GKXYv6Z7Ezh3cBoqnwFyq9p3YfdAuFZzpLqqUfLkIVym/6CfaQe+v60SoTH4WDQMaw
vgm7ne1yyEvUlg3rQp+gXynTzLJpdl5f6oVp1o63rNTSXj5dGQpWc3cdmaofZN84TixIWByHfolz
4gYB6yf4RqbfJ38PWx+opE2FXkDmjhr16wYDV0uGVM7LaR3skB6NJANpo30DqIiidAUL4Fx7bkO+
o4ZlpeuRDNmMt34HDSNTE3I03rx+va9Ms6VVyHMaJuI9B+BzMrRKoiGqz1C321DXeV505D523Owh
d4uO1JB2WjXSXMyJYVVHdnLFEJH14IN9hJVUJ9alGqrLO4maBmyoWS/jkg3O3fsdNOaT90VoKWE8
+RE8K9wY/mRgXM+kw9fLCmhBRZ97CEDAHyxe0oGaXeYFx3IRtU8EA+fMONAD1cvm5nU0h+szv4Oy
f43U0s/9suX5a1JVbPnW6nfVcQkj5uP+pN7/400/nxn6+FW4I+fTRkmfAvEsPupHANNrA7Rnttaq
BoPIndMQrJXKRHW/tHr4ZqqjGaxHJ96RIoEDDN4a3isBt8QByX121kEGBSqj51VEJK92/ULzdF1l
KsG69Sc6yIXkGyI6SWBG+1E55XaG/FFm3Zcocigjlp0om8HsL9wzY+UyGddphG2aJlufso2kvwZZ
XCGtowLMaz/txRBytxNOpqygLsFvC55OpT2d0CHMOOP0UYlpPkUrQoWpN05JubzRWYYEmWqYGFc8
BAxozhad9WX14vkSC0s3EQ0ZkIcmZ72tu/4kLqeuR5fgg6LQ7VFarfDu1WyF+lfaEukV1YJEPwj8
acml82z1KwBO0r6+Yaslstvn9KBTbuHyJ37ky09NP30ulLqVDz/ZyOgJahQFOSAkIU/p7/JwcK7U
NaMKbZj+mrI64c4Xi/4FHsBli6ZLUelWR1jmeP3NCtMw66e7sa7uydTvHX+1gizmk7iByIJoazq7
xy+ApmfldMc/Wrb2fr4f5OJknOzYBswrS6YEIYEjyf9TPXzCkvAg7tvbSEN0l8wJ8+Fq/5qIo4mB
Zc9bTIcVuC1AAWg1oyp++u/xZEUE+Tlp1X3vpgRgB7TyCNNM8HD+ejS7zz3Xors6WlyxHsUKffh+
LPhbw2Yn1mypx4Hcf7JS8R1eBdCPpE9qV+zW442S/y28HkF1KYOlgnSUQqQneQF2U346os7VDsC9
JaWDUrRp3MzA7QBVj0r/JxpTPUbuEBLz/GSNilzb0k5KL7l2+istJ3U4WOlZIo1QRO4U9cEjZum8
RpWR/HjxtfR2xLvF3GKBb+DIjgwOUK7LepDN/Iq2+u68UoJFXaBqkd2+0u4PqCtrxdpwgMqv1Bv0
zMB8sfOszaNZ+7jsl9vOSDYQlAgaljXk46AuTNhN5MtbhIK6sF4VGuV+iu9MOec7IaypoElYInwR
NUM7AewH4EDjSClk3pM0RplRtgn7T1eISAKuKEBQb7LtA6J9GJw+1KKOsrtRI3Aqy4M7qDse2BlV
CWUxQG9F5k8BCD1qqzM71MSnalAIWuHXM6R8KRmMNOPasMr3EqmeuVUy3tg9xKLT9TGvcOHGIrcg
CZ8vZHxQERgxBXUr/G9KXh3bzHZ1tpthf+SQnBlj2tqJE62wZSJLLu8KlLk3mPnBkOpAqvxk79iw
a7Jpwax1XWs3FR8si5qxo31mKTZboie7b8Y4eMvQvecqNKeUX/LTADBl+cL6StxOCiMPtDCY1c/l
ZIi2/SI6HRMT9W3tPuZskt10Gn9YCkOP6YCmVmbMmgYzFVJ0Yz8JPqLyxbEJ5s6iXFne9LknSXjA
0EyJ0jzi753Ae9y3hY2Bwl1jHddaklox5lXQoyoRoDfVpubEOjTBrkXsTeC6uASiCIGY+OY3ZG1V
fnpTC8N65DlxMkYTLZPrv4SG+KhXZzpSOJ7tZFsgdPefUd411cQegqzqnaFVbcfjgnEZJNyqc2AD
NmXZSJ7LUoLe+l/skImvrRYj5fo69OYAIidVlkO7l63udLC4do+buz/66qB7Nj/yMx9+YIYt1w9a
LX3UYkFrbVRzgZ0cRUAoR9aRamsVXN09saW7mmaUT+ATw5/NFuiz/Js9Dr2/fiAkk6eXabJzYsxb
bU3ZpQS166PR1e8R0m+8aCdNm4FxPKkDSexsajKix2QwT6pPtrQSsmC40rOHeZDyfRiH6FrEIyN4
m6v9QsaN/LELpKTvyNiK21Z0U2Pwr3NJ6Dhfgv2PXbiHE0irx9NhH1WsTMQd1x4z6CiJYHkFxFZB
JPGT8rMQjw9BPwMrOuKh9gsGps96+uMN+RzOTIH4SwCg1x9iLy1H6CaOOf4kuzYzUYjJJI58Ar3m
9AahXrEDHL6OWSp3WXdZnWKAT1BYJwLma+6piLmTi3f8+qnKKt5sMlJi1US+tUYIH89AZMVe1nrL
5COU5BtpHMaBgbV+wWS3UsKayiok63eHvJdF081VAKxuOAcVndzIAZPuu6xAWS7t9Qg6MrXfFTf0
oowOmmkz6z2idtKcgmNNSFm90rHwd2TzjU5Gnpc8L/vZkq/xpELKSYYuEwo/pUT8nHEYzG3dNM7Q
BhCQlKaXhafOPdU/5NrPcxmW9OCrgTWC/1Pqbhx6B/REvE17ORv6DXSqtosNebg+wxfomem/BcMW
LWM6zbOfDMJb7kwPlDWtuGSsQnSi6zobXctxfaNICt8PcaoZM3VjWYaivSCRk577Gfwe5c/dOc/m
Oq2OGl2OrWn95APAHVDKd5QS8GN06z19XdKnLs9DnFx4FZKQNEXjmRh0Lao/Otxy82tKQCGpJ5bX
JANGDuR00Jk4dGuSJm+HJ7K6iQsDcQ6EDGaTynYg3Q9bkDK0EwmfXBjuYK/ZZDRuLDa5s/aNqX2L
v/ha6dUWQA7bDB+iZlq9Z9/R+2s5MuTFphtblxp31O9dLwbExD2SV6aF34vznkhGNhv2bnoiHXel
qOps77JMO6DiYuybBp0Oi6KsFquBNjyUFVrHarSOWPOrTuGSxs0I2umryywXlePgOAXEZs+oI4FP
EZH6eXaYAVqvacdzturd4qdXT5nWFhWT3r3gc/oa2tXFEoY5U88tyN4RmY0MRiLP5hk3WV8H+yKI
W3GnG7FQdBlAma67hM7IX/Iu1hfLKAeSDVytnyV10tW8NecPK4qpDfw48l3n75XXROvEb+LiYXID
cHNhwdqt57wcfViCTkkd2vPSdSw4woZ6D/rQExzAE+n4SFZH6Lg/vqeAno9YsEG/hytR7v9lRiYa
L3O+HtoV0gzUjrimuEiHgI6uINRJS0PswoUhq5VXDMuBpF+A8942u5hmEUK17PNvVuhKzJ+ziYoD
3yO0rcn3yp6A+EGl06bFzS426nvbj/MahOLfoDlV0aJHHSlJxz5uU6egthcb/nmYJlf/I1q2WUsF
vetxYJSkWObe+1Tgl9l+J9Yndh0eKvMp6UB5SNAzRx2M3tOCdIOo+Q+GgorIx5g45pulRt2lKN4B
3T3DArfwwYR/1+Hv/lRAWZvkfmMrl69LuROmr4ua95nn5RYtyQUGCzt19Slh6saNCuzuzbY8UeSk
92sKvJheLLWiAr4dPCpav84U5SVzmhwyF8L40HeJp0kf0s/BpbqvtMr43JMfO8DjpKYUL0UyCedg
Bk5vPa/iodhNycMgtDL76aM3aFJ1CLr6pJ7akkKsBMivj19lO1DDuJSUhH4sCFza8Hu0ZhtHi58z
fxGrBIOaBhROVHJvWJvIAXZAN5jhpNyahERtOai5XDMaUmpe+srK1XDEfyzNY+F7uWi0od+cPteB
0ezXj5qcPeeNFndGQFAs7oqa3gfIIyV0b+TA9TZyS/kmDnPDbaNT7GlSnr8X8OgDtI/iwVKbMr0F
EMfRSmF36d80lGq43Iv/X5wD7Hx3w7aPis0QPlyJa6t3Z17c6j0aETgATaKvpEG5sPEIh9A+ZQpI
klffDJRo/7nY6B0GCZgLw5BloHWb0XUgt0kFsggc2SsA839cS6aVdU5kwiTheMWHrU73WVg18CdR
xfbmZdXhnsQaevlqjJQ6wB1fd2uPUNTR4AAw1gDkBecn9VPP+TJ0Xbp/c5Kb8azJN2jbcKlPiJmf
v7/NUm0LDi4z33ixe6OWkBag93fDdXIu0xoKfNphW1i5HImv9scZaGSXdMXzCQUHljZ9jAUDY/Ny
8VS4RlvbKRZfn2KQ7QVLN80UsjalP7SnmQeMqE60Ic9xOJSxXuNFwrg5N/izcPys9RU87SAXSDoT
UVzLPgkF6+8cYiJvD8vgBupUWz5Qrk/5owo1VdnH6NQoAuXUTg6ooFhi2mFSlL1zgPxHEroqHH8Y
2gnV/hIrVCnvU8A2hfnB4WSaMb52XIIVEudt12uPUGRhJxphrBJ5LA/hbhDY+FyG5YeZN1bQ0LM4
9Ii52gnZ858//8WHiyUBEIeXwGwaihJNwZutT8VtiO5p+LEHjsB9JNr3XuHdKNQso4JD2dr8RwN4
r5mtK7YctIp63oJ6A3u+ethk66zD0sb8y91CDYDez0yjAWTE7dWELVw5HdI5qa9vMOskM8vGJmhU
hkUHRKcPk88bkbphVXRMLBwM0KG5P6LPPHUk1VmziFaCdcUr0hXLNM72oCGOwxV1RfUy19c3lsnJ
cwbHH4D485m+XM0S7/2akRfd2NHf7/9LsSD2iUURaZ2s4h2zutXCrvrTMf0jf/MIT/f+q5SQgLzN
lUjDEEbsqPGvPXh3on4RcbijxmVTJnn/DcyBeVVHI/jMVOrJJ6BlXKnr77B3dviCclBLH1e7bzrX
PyM52ghsDFgrPfAEkQYKLyc86oq+nTs+jpTc1klDZxBVO/WedEBL7brK2gFRthQXldYHGhvx/EkG
88dY3YuqRcYZqi7XWR5jJLsAmmyxiS+saFYV4u9BvcBENQWO7S1ilCiESGsQAdiz3fmx7/ECXmsL
9IzhfCb1uPenU94ssWBCyNJdN0WfeY+pYYtY5zyvk2/ZSNT3/+UcNSDsLWR6gl0pWSklqi3Mpd4K
+EgGrSic7XlZfUFt36od2QOay8yddvArnioBJ3E9nY47benpB6I8ANEbTSMNjLDa3rRo5iAaJmi+
ISVLNS2TETTh5s0iBTNTf2/ds5VZ6GGlcr0gE2k4zsryjgtVe4laX3HxGrNmXgTFQtOSiFgdsVO6
63pxUHWEmcal9jMoaj3E2YKILxdNXtO2mKP785J9u3tIax3nM0o2RAg6Ld26SNcIv94EyQHAzhvj
yDDpvki2RkT8YJg3B1jyGtu7TNrvQAMExuVeyPi3uuzgyW4FbdznuoXbn0iW0hJu9gBOCHcqOvi8
+bNdtWRrciCFdgjS8PYqF4iM1qSW6woOh2h/ZPbd4B5un0y4VLxLn5AafIHmen17SggxC+XaoPaz
2Rad5Fnl24Z9vjUbIO/q527QTBtaBxDUBcXQn8bR6V8MkjUErdUbTP5aU9iE5KflryWc7mkjHrzJ
c0D7LcC6BcTiDid8BZMhGVMIjI5xMKfprB8K/NZHH2SxowQqnrckYmvp7E18/izL6ySQgZzULgYJ
Vfa8tehAXwmlImBuexufnu/nVJMLYrsY/WU2AREj6Bt2a/cBX+7/jblCJbXfoA/ZNjmfQnZO1dLX
h9MvAGKTLdvHe4Oq1IfPBI1D85rXalK1xqydzzo0W7LjsAUcrue7OiITea28mgkLnWoN76NeKjLB
Aokptfa0HHhlBz7rNCVCDnVyOnalXetdCoAORC+xf2d6jkZfn+8M8sBd7fj91dacMhDd9Jsa4nY9
pvwZNFngcQP3tdfgjop6NLQZLxxYBlu+pdw8u29Pgbx+yHawGdbs2NXjchAsQzQYQMyASUjV/5rD
EcvE3zPVARd324jMaO4DXt2QAKfukbJOTO42ZLVthQ2M5KR4yOw/3hAcXsM58DbL4Rr4JR9xnM2R
bA5jHBGTWegOqOMe/ApdPa0N6e6mgvrB5tMaToyD7o+ZCoHtE1pIWxuWb2zjWCieF7GXx2cAbwVK
RQEUB5pHEqctuI/nW1L+I8ulA4f1bMl/CxIpsHx3eX0Wp5ERlxit9NHAbxQc/9jhz7PqjJ2cFhz2
l/oPQV0LYZw5USnSmK8nD7M/VbllhKP2oaf0yksZ5qr7x91ED/0oxPVg/z1ARVkU9KJ1TEejFNQO
sIG7Rcz3cB9GJqmRm4ABVy/FaFuCoU8+VUd1ns4StmpqLQe+NgSL3MfnU8Kk9w6tp57rWVR2/E9i
Y63do93V/QOePsvk2oyujOle8A0T0HKYCuATdrsNEp2jIrnLndpOQc9bbMaNK1BHPyMpOMZh6pFQ
+fcMLvYosrGauvMVyVbTCALRDN/Tbp3lVfo4IfigSy6WACEOi+QEgHwlu244eKHU51VSSpojIdhC
flayxO8AQi0lVOug1JJZlFXC9GiWOeF2kJbRcoEXfHkyx/3tD92gFkkSVKXHpbDhjSLKdkZQgh8A
iOBDkafVXa1IjDbFldaFBG9CshVhMDxNitcA17biGG1hVZVWTfed2pap0XPI/lcgwbK8nqGucXvK
680YpQzr01n6X19Bpsp1KcdsehCrXC9ELkZeVgLDFC8UFaeKl/uyMax1hHGA2DWW69hGs9p+tW/C
ZKi/U3JhfV3AIRsVNW3Z/wkBLrD91UtKctWQkxkY7612RhlK41XFjX5aHXh1FSTo3BMRyR+2K1T6
aC1yjXf99s5DwclUr+c3DUSkITdOjJl1qUjCBrYn/9/Xjw4Q65NvDa/8licAAoe6Iqqem+nWgncg
+NpveurBxuOAqB/P1tlVz0xxLDUbAGWaMwVPYxVjVV3MoMvslrsJFRNz1ArAhcBoUqlRu5gFyCFi
HIKelua9Hi04n/qZEprIpBKDA2LuyAm5xBDD/1DQp3IADJ93AvU1EmeJQY8kdxK7rXFzIQYgyg9g
WP04Dn4YoSpszlAxY5lT/TrWP8Houz0LtxqpyDalgIQDpSt5PMiQ8orYMkvaqEi2/4fsKf6K44q4
PX7p+3PKvj1kIwKHzWJR3/Wlku6MbcXLCN63U58wampiMg+Ci7MAkVW8Oif257WtVF9JD6RoqE7i
7Y9jQRZWxYhTupyomRYhpgoYwzdDQgJ3VRqT7D+sc1nWbzQI2BG707D0QV3ilx39JPE77unOoxqj
8raTQIVPLO/t0wknzpQhLg4J6LpwQrmDNAAGJwKxtnls4SKwNesa04NfdaMOCIzQY60q27/ruWOb
A/u6t3cSXEBKWQXHMDQ+o8U1TFNH3oj+n/mQla60xYL2OxW3Qxnfx5daOGIBNKIfeNXy+DlG8El8
OxRDzLfyb53QIeLz4viUboZB1SD4Q8EH21kSIv1azuvU2pVqBwcPrEp6nzSTi9mIHh7ohvPoodlw
mwQHiys7YrTUac0FyzkvJklmtFXL0d00N5prHFFdgqR47ZpLawR9dQq4EYHoXk8L87yWgxyv/6R9
AjZc75V/+AQWp39iG14O3p7crsaEMtgP0WQLUeduW5yArI40ypBLxvwirmy3pSWnFwGcOktJuM0S
VY+BBXhvpnvoTnGBcx/IO1m0ougbNlT0vVStbI7UUXzpsI8nqgWvuZQMX7QCl5M6EoRXlIBaUbeH
JEPCzDidQ71biiQT6659YLgs12K8fTZ6dO0KyEs186Lk5qTsI5HKrfBj5PWx9vnR4d4rGFAXO8Ba
Oy93RQ740uOnyMdV2U/hX2Yu/o8M2vcoTv8vNKm7cHLBTabG27NtKvP+k+07v7Jlvy3bayRCVuHm
4MyrW0XKIgrX1DQE51EGxCoshrs88a1y2/44SO6UhqI8Q5UQJKzL0bC1+u4kTZ6FxqUKAd43i05Y
8+jzII7z7b6Qv0bEXV6NRWdsLltCCuJRXcQsvnty34jOnzhZuigupDjEubq5CAKuXM49KKNw4ARR
Xs4odI+YJAdIZHSuRumtM8cVJldBndQd6uy3IFXhiD/htZrfJzyORMM10h3ehcqVjeThERuS9W65
ne26eEWOJ5eMxzgmRVRj/hGVJGzpYLEb4eulqLwJuDbrYcTs6Ut+pCKp9GuRGHEls2EuRktmxeZz
LjEpYi7g0J+o/DlcT05wiGsTMyGZeVirYPkY6xnIhWKUDpw0pqSRn1bjY/DzkVunPetICZvKKcWC
rOVW5kWFKbH0dhN0t/BwyF6tT5JHd6mXHBGC9QTVRsWYF6klXMplGC3Ree1WQJXIlZs+53MUlrCF
hqi70B+r/6Gxpdhywhcw8DkkD+L0KlPBLH+kfhCpRQDEJPG/EIHX6wGeKT5JKeUGRdM470rSG49y
547gXeGs9Xyezj8YBNL9TdNEsOLByGGsk3kx2hFD00eezmfR4lkKm+2NMdDa95iX6USP2ZQlvXrs
/rIeRSU3Z6YBdXzjaVE+JC3mj3AlhMhc6DNoWya9oNdcak1w7TmX1wsNB2pBnYk5KAddrMRsFPM1
rBpdYuymOC/IWBy7f3hC4pJBQphS/LVQ7Er6dAaqC4gBYG0hXCFLhQmgC4RV4EXkPsHzYxD/vkx1
knDvKggTO17Gj32SjkVTTNPPytddRio6nWJa+4VczECaTowB4OUNMMsL/OCfGmBY8SgSVAvHeir4
ZioGEednkKB1Z54ZTqETPkGloRKQGSSbptOKuRb/+oegJriVpIewlxpII0hoHl36PJ2gEWEiW+hb
YTkENGpHwFdpEjN15z8xwO5MEhEsZY4IqMCWU4mx9iRy+/89QReoL/pyoswQ0m/ckVciNPn4l+/Z
dr6y/kMGKl02q/1n75iR8K90L0rx0NNYAWKfnBe2v9tY7TcCakHNufvrX1mPsnxNTnDTgcPikI0R
e2qGSvOAplWBK5HQ4RDiiKMNj4ykiDjb+AES1wGMCYVy6bgy37mvfrIunKlfVgh88yydDeZwUHvJ
YIG32vq6CVDaq4Jk1joFdJTXP7Q5GO/jny/qH3bOxnPmHc49SR/BgWzqPjtIncqI5apjYX5eQnsn
+AazIdsyZaFcde1pEALSa/meNI3+EviY67ozlmXKqkxCDpfC+9ClcoHoCozzjjj4kZRui2MbkwDS
dBxPMScN3jWYe99jaS8cuQYk1vYRHvoSVHs32G9bOKmkT/eUYMh9cMYNZluqgQxUOlthO7B7S/TE
sxccDJOG/T4Q42wupwXHXV0mRmoJjlQCLGsVltkjsedBTEDRyvEI8NX7lMVE5vimeqPka6OSCl2v
JPu9tmdniQMuVxpSXBIIvn94NQ1YOh2L0yY7lubvBMUpDA88UNWO2YwLMBHjeLibITBeznm1LybF
d29fc9GGc0joth8ZadIyUykwhAcjCt+N5pbG1dhNpODXeOF6CL3+0enG89U2CkpW6/PVcoQ0a1xW
Xg8JPUGX1o44kbIsluFNERI1Q8eZ9sVF4srYBXqBzx6paWaYPCJocZ8TugsiA6ebOijJHA9a6m3t
wLanQITtzbT5v910fN7no7/uAnv2ChVDKI44RSfR7LuZESfNhErWZjQCfIXi13kJbeiGsLzZ1YzU
xbZeE9abgEkOF4MhhUgYLRSMPtVBGzLLanuL8UpxqGK390390vGDWz+Gav9AO1xPLCjWmCpPfdLQ
XnNzM+SFlehra1xkIj4Ytz5caKP7mvt8NiaMQzFlRWsnPup9Vy/6OZdS47CdckP52rNRjmNTDGyz
0pkgvvVzeA6l9cTEpdZVkAskRmZ51RE4pY734ILyTi40nAtdcdTyzSyT3Lo5soSiupcNbuOO5d9h
OUH5HHTVMWhY3G5ENrWhIKfz0MSHJZlkyWVyp89XwvAcZrJzhqVq4aXOAKQhg7Uii0VxUyPVvLtG
C590V/hhpd8h3nckoDzpBfAYp1O9pYsvIywD5ZHVp9uF2gPAyLv+S3av272WK/ad+dE8+5qb+VBh
0Nb3sF8p/Rh8N5wLqS5W8klWL+1xvjkhKBezxfldzwtMHXmlcUtRNaXQFPuB0oV+vnh1ytvIIJe1
8gFR1YVWC/f4kt+VvQxELM0rBKABE2fP1GkjsxHUYfoZ4NVqn0LcodvcOzJRRP+H1FowSfoG/1Zu
M3WZbPr/Krx5VrtPW7E0ZmOWvwHtuDxPlU4OZgzhgwHJgBAPand9jqCUKGW/hRKtiDho8UuVBrj7
azfrX2URYcVJN8TY1RZrz6rOA/4VasPOAWlEJ96QsHoPxEBpkwDpzqMu9qcCUYFIqcK44SFioB1x
u+yPWDKw6GkSOGZp7BXYoZ9xkoCYkAmNUyXC1340o7L1+kS7BWRMONDAZvUlwRa39EWGzq/3V04Y
JrrWrHyYEhcUJesVLKNigC5bM7YWzJ2kq5TCfOPGEDo9AHtePpgeAI3bDvMlND4LxyJEuQXgVACT
EFdRjuqzGN2AuKi4bAoWGO9PB2txs0HZgkCksDV644neSZGWF/KmAMSbtyTH/huibGmvSS24mn/m
6E5s0aX04x/ccDoazJqlkM6/zSi2dojDpjRDDSn2LvFFAVwAiVHjm4PmjnmHPc+1rX6G0s4vVNbL
mHMGVA+LKH79XcV4MFHYPS9UHXTR/odA1rxd7yrtlmNnyYH7W6X8RlPY8DJAyysgoEsBKeZj2wBS
9tdoTbTppHXRGYx47z3yBPhxy+Gh5m6Wwj6nM2LLkbsT5NYUwF53g3dmG8hbectyvwgC858ZMxnl
KydDFKaNtOzCe2qBT5U/CKeWS1mcnv7dwIwf7DDhBbH1j5UTEmZhqX5SlJf4/bRoIUNl9IaDg6Q0
KBx1MkqI9tjvZtJNPGLqWckY87OD0m9ZUVIItkcyQgSt42TFjhc6RIT69LUzsQZDEpEQwDzLOhiT
JtL4g3GkEb1aDwiwsGmmZAqqQBJ7NPlsGbOIXypyF8g3FL9midFJT397xF/uqHazm5X4iuBLS6yi
pbTYoI0x5+3nToAHBpWbAG8RaeZBXBqJCNGLJe+j8XU1BZaZJv4DdB5DNE7F24SF/ReAVVSXMBh1
HT3QY+wZCFilVya9OoM4Nj8lKgLuZ/ZFKCVMfyRECOiLhkJR3QpBSK9hTVrT7g5WvwQWn3Q4DIBM
d/GQ10BxK+gqHGxD6fgH3S3hQs1ROULU0IxkPfKxOBnsVpIC3nSeDIDBOYTYypXh5apqJVR8mbGg
Gd+qMvaPsJX0Za50ff90HesgcrgCQkcmUblMncB+faeVTWj0svXiINvBq1T0ziyr0P4hzc305XY3
sa0a9MhxMjaHWmQeZ9vZdvrAc7O1Awu2xEB0mXevpNT/BH1oersMb7epAMPUsS9mBE6I9irJ2jma
2ggQbiaufuWgtTLX2qhMMz29p0d80dZCpuhQSmw8fLW7/bw2S/dTj3LrQKNVxZkzXK4pvV5E3PCp
OzDXqkJPIHoSNgD1axGGJHkFlEzGwFoqFhsuuLxexZQTQnpue1TQfpSZn12T9ONOxUPvNk/je/+n
/M2POCFPitJRsc16WVj5KSar9Y7w1XP0p1SGElY7EhNiEXyDwOj2lDTrH7zfE93F4Nx561sIeIlu
vCBwSF+GwXX1zZM20PKuXei24ctwsfk+mC2D2+9FzrlY7aqY9vZsDSe2fYtcVl738u/BudbgYqL2
9eg3rWZpT82iGcEVZrLLEd3zu+IgnZ13erTIwTdlMmI7p8NqCVrg8FNQkRdOBDhDLGiu9oLSVoZB
WY/RBa/eoNo8VR5iS8AMYXnK//U78TDrrYpb8MsAQ9qtBJWt+zAbyXJZ2lJMheUsWMi3e9gxX7hj
3xyRoS1KN2/3sqZXrhp/ZbUiDOxhjroGNoLygzTwcg45K18vZlX8hdcjRbGWvaHQg70cTg10A7dw
KlL8t/FlhPz8w9wZUroonE8pMWPjYfwNkhENVE1O+bpbhDUr4nBUnM4631VsEoay3H/T8C2ywd5V
5Bo8nsSlwlrlXkyqnB2F4KF1htckp7tg2aU3L1h1Zezlb843Cye5Dzdil75ojG6cpm9MP5JK2zbu
lW6eusiw6vQA0QwkqUamkPh3SRPwUdlpXBiwimU8tRxn9/kjukcviH5qA3AyYW7fuc2BnKNI8xvs
rQtW7n6+uAbH4Tiuwko4HtcRY05nkolAQb46aSVk73m/qsyhbZ189RPUNg3yH0DeGsrvv3ITYp9U
l6EuyEp94I0wx/BJwDM0TIevLwBIsLc+SwHD1RU6lxPkDWlNCs68Dnx9bMIBxglblEKxWGSq8lCc
Q9w4/JY4gGDErEK/iyALU3HlbwsxlH1qoBjL7AjMHwgoEQ5k42VWkVY+uldPPPtW5OyyvzdzHtE1
D/d9Mjp36LGYCJtVIkopanzaMvIsIGWpx2iZQsUCCzOlDY0/Ut60UiCubNTFKIaogNGLEZbtsq9b
BvwX/kuioRRxVSHkpuQeI8HK5hbtpvcADuFyoDWkw6wjE8tyw+ZYLQhdNZ8ilxi84su0JkFvhC3S
s+FBzWGNEoNqsVJc3H35UYp3T1CfuaiYwS+4THCgxTcTzfL/n+qlm10HyW7AZSrw+ppiMWmb1BSF
CJISqJtTedUaURIXK48/yt9VYeCLw4vgU3twdk7JcnApaPmFMOb10kQosXcY6Cc6HKOnkC3g0VqO
5IVWE1suG7lCICShSgHQNPT02IUzjG9scCyCotW/Ys7QogbKDx/8nmA2T4OVLmXJPmcZQpxrvTh2
BQFn43IK7s3kZij4+DGG7xZvIq6ekAJnkX53U4bZ0mnVq0KBcbY6ckXIfYuDXJsdOREsUecsgEpk
0KV1HArvNdzJ2clr04D9R9VSWJor1WHyIdS2vxIK6hy/sbOFlSYTN7FEBJvxGkd1SjkEyWbjj0QA
5HWsNEi7C2nyT5XqL8tDhbXsf+u7XpIJXlCpSHfY1ts92ulpXYvjvyUOzz3h3fXKakCLeePa4BCx
Y2CYJuxm3TZWn3IgJvmzGa9Y8veyclRpM2SdAMhbkf6i19wsxi8WOYiF7PnOFxQu7qKJ6BqADAhk
eUh45br/JebmLfzbz/7GlkNd9Ac0zzPcACh6aByxhRDCVkYQiUAYRgRKQDMiZu17jVvMOLD556Sx
r0cnZHZmd38N0OtMKJz/iRC5vKpY0IFjy9n9KPrU2XMYFOzF9qpADQXS8rUhJ4FD0hzRiWuPz4D+
Vftv2bW10T2MglrG/2igxeUr5lQ/UTnwpRfPtYx7W7CHfaOTjTL/ESm+oQ3W5ABCnvYYdXwnraVj
IS9RbF8ZKeCvEiyL6WNAU93tlzo0LrcTMjwKlMnsSHC6kJTHGYqPAjS5SvglLjKeUFRXC1K2T2xW
52LSYFsctzdSWN/huqSauBPeGX2XXOAjh/n51Bkj0pYFcxqgEUZy3NbfouJVX6GN7RTM5cxmqLup
wRI0F2fLDJsmMRJBAL+9wR3lbOnJMRra3Ekz/QRnWMc87wW9naTFAY9ZgM7+wib4m+kDibdbsvuq
rnzSoAGdiqDK/rkP41jt2/n+Jm2TakGC+IBc4JSOV9Dj4RQEM5eD8O+rh05U8aGNSFkayzF7EXn5
73BRjjjlsdLgpLjgNSdyGS/c8Z22BOORjtILxrSM3JuxT8pP+k72ZX7l9yS8yb82Age7mevGVEqv
/H6gNisOxBSZMLwfw4oSAMIv1VFC68NUG4IwwqIABvHczWhP8F4Xrghv/eLB1wh4wi1q5Yu8YFis
kYhQJhTF5q8KavT9YoYCwsFOpMQR+CX19BvfKp8/OR+rE7R8TuIW5ZdwldENeN1DAhifB8AczATZ
dB8L0RdrZzqHONzVwFAtsDcjdxTA9EfcxJIOkfudg6IF2Dokcb7ofb/SXpPd7UwgM5C6KRoD85/c
N1A4jww7F1lTBCtp+2lv4kvXi+Skb+1MkJGhuWkVhyj3lfHXuBGD9ysWgs9+U8JlL38QvcyMzSlh
wjjFcAIDG1T/DyVATioLCFSB92tQNmNYAxe7H48LICI/btKhSQ9ZazgFoZd4iKwQncNENAV3ClU1
v9WoWTcsU/QCFV9+lviFc8AHUK7ZiaLmpQ3dFiAm5WQTTji3XGu/WTKKplKlu/l4xbnMK32jJHgg
tLj/mOjfxdIzAmcjLuLttZdQqEVeNIKsog/CB+FWD8NYJQWQI9mWzI8K/F2PhfokHN7H28t+wBkg
jo0d28TLF3dJddFpJNNsBpfZyD5Qv9Hyp1WSzvbTdHxWdD4iOJjH4dry+Pbpy2cXuJzy6Ffnn7pi
0ZrOya3xi7t/xSQXs/VetFZdwY3kR7hp2jUuXjZuyN7D+IlO4aCh2b3eZi0X8b5DBMVSKFeSmdwT
/vFFk4JsUO6zDgmarwgUuBo5LqEZBlK5k5xXDhZr8Fyu5/VlZDoIGd1dpT2BCoWLWcfmkWSn31CT
F9jPr9dSkZ96LGFNb/zMADIfPoyzLZZ/K8GxEMjiBg5up1DEpoHEfvuY9YOXwqVcN+Lq3dZ4DIeA
sU6P+WM3vijLnVaV91PaUon7sKKIi0aKNenqGKHtwLOdDuJW3UPxefYDHwyg6ay5QiBMaeyi8R86
ijQqR/4Y0+BwE/yAKEV8qsBwh/VR6ZDQQXSwWrwpTVfo+Cb+bGp9o6KGUlTEm1hmi2BUE+3foOXG
m/R+LNdAxzsVP8uCw7wWkpHYXpjZig+kjHtmpdr3b9Dshm8MNFcGEBy+tto5eVHTkmYnRE44U3AK
maf/eF+KxKIWttyWI8x3XWKYLgkhhybpauDQMVxckoQ87ft8X8Z5OJH5P08pgnzfFrFrwwFlzwWW
0d0qOwTWbdCMYfygsu2pXrNKNfStxet+4DIEaSMla4X9Gx/VjKAKYsz9Jz+aR02F0tIQ2TFi80AK
1MEMe4d8XRGc3NJn7YTij6EypHa2ngyI65oPrpimIokjbf7Ady2OON4lqQhL2w4dXSNKuF0ufE5F
nOtq0l5fH1vpSrnc2UN+7fWzrPDQUg8F9rNY1CA7gLpd7+HCLyHL+azo1a5PCska3sXh8PU5D7JR
0dD7ekuU91vConel/1D0WK2sTgjOgZLPDMqbhJ0VKT5m9id0dQEoCCoLtN8G5WlfNmuDxvkoOCOm
sV4yx0luiYqbImdyjW4N8oNCyvSk3rHtTXiPZZtJo2wI2LvSBUR1YgcV9Dbe5CRhtBXJa2ZWJeEa
hVyJsUWtVoZpJGMUtLYNLgGaddvBB33pDtjZm3vmfUwZei68X7YpaAqEDK7FlszooqE1S+lXpLYo
klujNsJVkl1BmNsfN/shxwYqVbEelKdgjcWuzdUtf4xU/XUL2+/h2jH5qlwBGjVU1D4KKz7fNo7i
MwRulhjnzKk6+QbZ6ey0LIelIVV/kFjmlSH6zSGgmFPoN2FXpvLaIDPX+yCFVfHPGitMk3r3voo/
V5WdTBMK00EXyyi4lHMC28Pj36NWcY+7Qfr/rjJnX4pMZBCO+ic3VD7yly0lq9882kZHDC2falZv
KO3sPtb24dtDDzdF4S5eChxuSqfEkJNCmulbcNKmOwHoeW6iYMaIHpIaoM5SWPefh6b3zbjVUzCB
BEz0gH4g7XpuuFLpwiNscv3A7D0fTS9yL0Oj4Oqd0obXyuyDvERhaNcAC10q8JPqA1sJOJBXgBSW
hw0hURh/00JCqrepJyfeqI7Z+u4TiQk/a2uhsLkC4NxlUigMfrukwCLp7mWSBZ0Y8h5x79JoF1UZ
O/+j9BjsQc+G4rKHxDNWTniaRuNVKhCN87FwDrvFPgWoo8Ckeo7XVNSpN+P1/2u9HJwZaPuBu57m
FokwrV7BJeShR7vuY6KxDdq203+dRcQm9h60a+hhik/2NskpDVJZ/NcWJHQh0GOFX8R/BjSSPiv7
p30Hx4MizuwFaPjUJJxcbYcSuPAsvYDGfxJ4fcCDQUjO9dQoBls4h61Tfxu20C3Q3okn+t9qw6V9
0TTDEkgvLmqgieqzuHXLOxAh708+5L7pcVJ2YIiYGKxcIsY9vtFGEz9SvTHz0TYlmfsMLAsMCvNq
NHcsTb+SLvyVhQ4vyqvNoAk3IKH17UtTGuZIO9Wqtc3phIfirWPj+EqHHtBoRBpgdYtUllbrI2zL
wMDpVWIsOifHJ7y5YEnCxCUwWQCbmBo9QloCRiU2tlw12kkXrykm+5iKp+xhCeqvnq+CmEPSvv82
lxl9wzK2oFsyf5o17319OaMgHN0AZ0dDOMUlLpD4is+ljsSyf8qKHRxu0wJb8jNmSLVqd48MJlX4
0QoVGHD4k4r91GCCTvyJcn5NpppI45hiemKqi5doDsU+jimgTi+UDSZjYG7wKDUuyr/eSa/f4EY3
qpswzSIyhPYSPx9QLRVC+1xJE/MgMBScKdTHOrYZhMU343NaHEmukX7m3OA+AF+5ZbeOQwCBVMpB
kL0ibJOnkyAp36ram5UUnl3LKuxwhMgGTZtLtCycnPOyvB/Ud6YErLXQ8JXtm2oZCUZvl+0klEIO
ttSjCV6PfT3WL6+PIEz96c1epQbUJmNdGI0bbi59yO2uHNyW5GHAYEkS496zUeL6fE3Mdmo4hDUD
XLl4VWocwkrb5hCx2d0WXyjfntTTqUciZ4YbbL+1StAqVjOQp+XzAIGUeF79r0zJZvgIcLK0QXFL
e8/0xE7xxKlSrzgPcOMdee+bgyTP/E6JcPI/wM9RFMs4i9d2TSRp4r+L5LnW2fSPqmmMSzxdKRG/
Hx6zQXj9EUOyFeqKf5hJR0CT7uDmxOAiuSfbNOxYUFaCMTBssSbLEkhj8ICB7247xF+pVo5UtxDl
glWOA/1moV61D0dycb1zZsUo22ULUqMr7dbw67K4rL1dT0toJYGEOcchKWJOwSiFJQXmTxD7KeIe
crKXZJsOAc12VnYsJ2xjQY4gGiwUJgEogZ+w38+4BqTK49EOlmUsOAmtkUYTRCL8V1qbwLI6cgVg
NkLpEuIGGOkBF46e1OnfBFwX1hNSzZbFg/e8Fq3Gi1DPkB4c1bUWK+Sp5ESY0h4diGJHPyHitG0t
O6LEppC4AEkmRII/DKxx/QJxuPZKkLmFs01HznmIfYyXyca0O5B2yk3DrqTgk9QClBFS5YC4LEOf
J1cck9kKfL1sY4EfSpMhoD345Uu2RevKn9oSw8bxD3bkNlurpHJLO8pg2bqkX8ygeBYwfPYklEem
yFz8NjNQg2PEYWGjCLsy2Cl22RD23s4aHs5FpOiEimN4xaOmefpueh4Uckg1ejb2Houjg6kh1bVz
3gKYsyCvugrKVq5lR7hmuENH2bALCHcOeGOdeWVkhgmjWivJzsAz48WFYvgEIFyaX8hybshkUQPw
y+1qE3/OcVlOGj0+qfPC52/Y6PERbCDG/qat42oYeJCtmPhfcUS3AdkCTYp7AWEqtqVfrlcMHejA
6pQMlqATZKA147DIIqL/4kUvjp7oL/sSip3hDBJpwBG4PCXZnckSXIRih0q/MNYUGpe71adiZUrx
KGmUgXhUUZDYWb2jVrTD8JSQjAXO1hglMRSe8C8WqLF+RMX0hb2EeX0QxlhHZ4Jx1+D4TffH2inX
fSTO8BveWsGAqoSYwz/URATz6UTKMyCftfbRN0T308lfA0PoXy/rYTqlKgbEt8Y2DT/5NyWFO3Jx
FZEpycZlhTvD0mV+eWRGYNPAS8lzmvkAgUbZohl+c4UA5XnS7GuOw4TUERnxNTJhmq2ZY66e8NYK
2xfMElb5Qwh6mhEPCDw7uP3Zb2tm8esDfPYsH+xLVFiYYBgaVlryuvyOtmk6jxj/naAAxjAt3HQ9
QHShDfo0J8wkbcMXJnhdNswOnAw8U6YTWNhTHsoX+Q3G9r0b8oOdaR5bVmZufh/JkHNhrFSYF2vB
nTlGsLK0yHVOS3lBOKh3tjTadHGR0DGEBUDasIPoqkIAXKr0ygJCp7QqMr4L/Y1hzR2b7h/Tlg9g
CknAx7vXv3kaOJJseGSu2Z/86Zz/T1VeQqghQcKENnskUhoMpI0WJtbuz11gchIcWmBn2y5oq04X
zZ9/h0JYbhr0X0ddHfDO2cE/Zeu1lMXYCJHLHW9e5+li6hUwLJweou9CPS1oPtDqBhiEPYeNEaxL
8fvkpA+vUjYnPzMVtcogXpdHg5w9mezUmFh3+JI7m7UhnMEbNOHsisaxiUwtL5oi9sHN5ftGHb+d
yraySfWjF5nPY8xqrDi0dIVgxld6JdZANHnNGEJvhUlDaDOUL9eOSafjIR22+dR8eancBJVbTLmU
altsKbNQFhX3muqpXzmVf7wjmUIaKa3BymOvJAY+0k4ltwcmoWyUGWDykv7q3JW0cvpffP3mJW16
dE1eea7qY9EeWZb0zmg7mWbqie+2tGy4CchSiOgvupmvcTpvRwJRNh+DeZdkNm6qZMovFyILtABO
fTS2i55rvDhRij56ED/87UiYtUQe0XIYMR9fkRpuAG0opGtdgJIdNaNS6acHH664R3oupH6aGbP+
9xdLF/ky7VNqylz3zkBmr217nwIF0uukuD+cH3q9B612gvXZj/ciQtaI4HpwJSKL4rbprgQ9CMtb
5AEFXB63/qjG966W9E/4TtG8HEoCtP1cDKR9OQZeAqK4LuG93V4IWDAED8vVAKpTSNIeSrywz0gi
m3KH1kyWylKtCgMnt/qDBeUvyT/Xj/haO4aTCEuconqXCL5h4YG8J9Oki8loRpI2QXGr2ByG0YGm
VN2AI8ezBnufvVP7FHqZOAFLt+xud2NpMZ3l0mZmZcmj/VKb1Xhou4hklRSsFE8UO40QNlzBUr95
f8BaC7cIVH10sRh3dq9sq+UbY0u1sZ2PYRiUyt3z0XMI3YQ0GHMGsrPVysYILx7Aj190biNtM3es
I0/nONbpHNsp2SHoZQmRYgU4fgRzk6Dvynex4nciQRwhwzKnk9Xz/3g1Vd1P6+Qkv79psjlmbHMv
pWHF1xs/O2HY8itKFTnCDlCjMtOqFwhnFRR7pqN3bQ8A6kMaUyFCe9UTlsptk4qpUzA48iLyCBP3
EvS27bpRord9/xoty70iFm5rX6nYgxAoMSwk9W60ZMF9+tEcclq42vtwFzuxgLWY+yLlCETvpN/r
tjL9l9Xqp5sCNMsFdFkPQ+5I43LU8zBCIEiLVt6exwCFIOZ6vZTKYI/+hyns/JaTbWcWYplUiWlA
ONhQyHQRQ4UhfW5dBMxpjDOaOQ2TD1qgi4sNz7fjp/jwcIhK3RWQ3nwjxHcxI6CLRyyfoY+uFYQC
o3QCNa0PPbroYdRWLNoT2QvHYqeBOsuJg0fhc1kvEuXm4js5ldlMu5w1L6KDIoNDET4kHyhMcwAk
gqj6UFEFxRJs0023KooHcH9gHmJc15kdGCrqBMY9/Vldhp2XhX2wGCAiZxhMxqww39U+Vz8/VYUy
PaY199fbt8XMccIZOzVqB6CSygmr+BqB9yK2Zat6/QASGhIlSR3kcyL2xprrI+bFSh0hcHEa5992
Pq2YfsfyOwEaFT+8Y7y1zIyr1sDnb7CJhZ6w+uxHV1p7+C0XVD7wvNVfYBWFfYO4bDd6n50cG07E
AFzXxNFPZ4gmLmFC85nBHMo90SqSGP0/SeCzBgqnfe1C5TP5RnUsTMJ2NBjhh3ou1XDq0n99piok
uudTIzlGjO4HjtDs9kvvPieQpjG8GLgCjoAglvr2bIIVgEVQk9Bc168rDTyeJfbly5wflMj3lkUb
Ld+tbnvdvrsJ7af0ESmLwtvlKvRY496CkKdtAEH+/PiimskGO9aMeo1ZZjc3K/O15qCyZthMSL1E
jQ/X0aNNhODJHXSVVX6E3He5Wf1ZBr9/+05jGHFgTYKrEd+Tu4XcMj0tBV2b6aST8TNKDeTK0h3m
TbUHJqrpX1J6OKZCfzNzuU18VR2OpWRbArMbjIYQxzoV+CBNzORXoOn5vNSaoFgbJO4y/QhPKFax
HKx9Ka+7WqieXzM3RO47uqAqtXoi9ShMBVSqJy8YnWHAIB97Ux/n98EQZyiJ/LT7jpkI8IpzCWsv
QO202GEhl4XmqJ3Q6WC5g6M7Na7IUdevu7qXuXEZf2GaHzb29Jvqfzb9WPKYAX/u94FOjXKWx89l
3SIQbFeDV3EKgWdp9/E8ESt6DTbzOgPlwvy+QtF8H3TqU4DJ8SfBV/WYv8RPsW6k0mHB8BBppvCp
0BHZGrAmftSYxySOgTdFRp0irs4RhYK4rdajNIqN72fYlWgGHuxxmG3dlvmZEp2koI3QGrgrA/VS
+LOHjtHdIgbBDEo+na3rDexs9zoRQxu9T6QE5eoG9g8dQP8oqPhDjerIq4Oi58O/mmXUFHjpgLXI
CQuCWzmtEGAPHJwJknrtdPk/ugiYmMhJdx9tyr4mxdLwB8fQqvTRztnhTtjTc9Nlj4htpzAUdxU0
o0o4f25f7vpzU4rxrZ4qgwwlgNqUnp+86xloNS/ObZWbooru1fTskSCOczbG7ORiGi0NnZEdHmVf
sgBriMH0lMrSmLFRQUrkUuUW8mDjomgK5CAeJNauJg1Ool09Hm4IaBxSyY+4TmLGsI9PWRulT5/U
MzWy9Zk2nA5IXiQofO9iByE14+wVYjo1DzhpBYxtxsyoRy289pIP16qAHzRAZVlG2eYV4AmfBziS
wxKbCcDEFVzyIPH4f1sb3tExxlx/9wDgvrK0qyfHHSonDFlTPzIM1RU4WwKYjRlcBvOkcEaR6rmU
l2hGPyTfTNc1v6zTtcOlUy3DvPPUKaxOdsK3HTisspV92TpMBGCsvddgDz/mAy/kEOGq/TYA0xSz
elkV0yZ0nMqPdEoOtgvi493dHE3T9kI4G51E0rZLom3Wfu9QwWuGw2YQtC8FCP9Zp92cRxmLxEtv
4MwxywdjfKp6XvuuuNtjwZuS6zCaHzjcoZKHES0jYkCYC/PnejSdnczNSGJhKwYydz3E4sE4C3On
9GTQ8HVYCJoSUe0pH/B8xuRBTbfHUM+Jtp/nmm7D2KVWVA6tG29SBmWrIflDLp898t3rYUfDJzZI
4gqu+FiJwlFuk1nxumLY75aE4UH6v5dxfjShTVOPi7DOve7EhxGvn0FGg85Ah9RiQ/331Qd40f49
2QupE8OrZeWGz176Jukak6JGg26Fp5NXV8RzuNepVKg50U4ykkXVrrjB7RQoVzkgokGCaIbCrCEA
AlJk2lGSahSGfq+WoLL8V8uhFHo/xhhqqL1xaP5/McovkM+e3iM8KwlNHTFTD1snjS7i5qc66Mvj
HW4zTy58JdHfeYZCMRxvCX4fY7Goir++ZBMX9wys+wSZksvCHvMr1F1azU8TMLdvy/fnV8VaXODj
dmXHxkDMvR+c+44vuZb06HBX+ShIkUlWi/CttonF9aYo8++rCdEODOY+PkPL8ctRaQTRvYukwrNp
1oSjatjVSJBMdslU8C8J640Ac/T75H4xVZL5QOiqj2at0rMP7QFsxl7r3Z4nx7dW0RlHLH80vc04
DyaJ/BvW0A01ybtB/fp3acMlg3XIYMKtNC9O6BnyfhPS+wWm1s1kqD7/lEHEgN/mt3NizfFPief7
aDXh0pw/joDySmsl6QhlqISP6E+bqS870kQD4bqFkh3zsiCRJWQE6J9iqTOmaPJwoFHQy8yTNFmp
PoEy4f7JxZyxUSeUAahZLHbkd6zEDZSLvSZqQSPmzfmlblMB7nSYXZjC30mQMyb3ceRSYYcIi/wx
3MJY0XMejuobyZpVRv3eytfW9JTiXxpzjEIzERs4EbQlxzQzul2L3AJqy9GlhtXjUmJHDlzo/GUB
Xr/n4D8hN09XrmgsOWU4/i7N0RtSlkzecsTTD+BF9gL5x7NPnJ533pAC4Y2F+4uJtSHfrMzy94Q7
NlzgZPQm93Md44A8qfOprm8US7Cje64xx91FmcZ1MNFsYrai4dnTCUtaYje3epC56L/hXrpxFkdu
UUU9RNuVXZZvv66HY+jYnCQNPmd3leOaw18cjIBmk7ob+P3+PTSZGOpHlq2SPLb4D2bzqyz/QaaW
o2jVVXSEsby1XSu72RDgMImFy6dzs241FMrbR08yVNaTIRQCzeKQJWMFCEkrJnlMQJZIfonvgo8e
/5SkmiL19voNArVgI23LevZTLGi8nzE/NgSPWVyBdhBYPJuUw8ZCye4GO4qL/gkNCAypZ5hMfjAi
jxygb8hbWF28NjmVu+IOqKUbUusCzt//G61S3lW4x6qXfFDUQ3PKTTUiM6PoI14TcBu3rcSSoxc9
Y+lxLzhJV3BcnMM4SHYhO95ylHjpOMVvYijj/9y866i3UPwP0TYK3LMj6ndYH5GJl3uYp08yzvdD
Fi86Y2EY3KQ944mkyAbgvPj5M6v5Auskwx4y4RB2Ei99mEhQ6gdF3qmHfZfnQTP4IH1XH58ye7dT
p9GWEOsphlOsGlIy27/3woUQ4u0C4jn8CVHx0hvE7DQBsRVGTRDB+TzBwTyh7X6pI/XTU9wN9Ozl
6YkBkNdlsw3RSl55aX+KDuCZHzZB5G+tsww0l/iqE2NlnlD4EfmXc/RLqxbQTwiiPQ79w74gPgCn
A797eQctQvQheMQErlLmpY/cIXg/ydu0WZG1VRpuIUgYP/HhejAtMozlrnLonGVC3I26Oq7iNsiE
d9EJX1GvRfcg+dQdI5Oiqi2NRblr4nHC+mHMWL6IE1c/L6CcSekHDSn13FIguEMNco2lL5m/HjpB
NAwzSjxM0ULCsOU+eYUIdqxl4JdNKaunem6Z05XUMRZlJQBVebMEjfcMqqpzGkM/HTLAa6C0fHue
5uylHUqpEw8MfzaBUBSJ8UY9TNm85fKIVU/HDOo5PzeMXGVcbhw12wG2pj3aZE4/goIoZKWjg1CI
iUIWm2pDMiw2P3JOyw3LwmtJgZ60Ib6VmoOeV4mWc916Uu3YNe0NWH8P+66GsOWOLnFuPK7dzh6X
/WWkuVylmfgKsdqmofxv6xCPKVnFbWmL1cq1dLvSqvk6glGE2cPUbrOkuoOzJiQph5fkISK3mvqU
txfws9zlTnJfJzyxnnfeD2ZzktaJGx/TGKrYI6Qvktl7YZuiWpFwJ0SoXrc8Mw2tjikw3y3gjKOM
B4a8bk6+dEovlXYqVDgmePJYhWbDI2iuwueWB+1Jy+Y1dS5Q49LZ1F9Ry25/cIZ4LJeKtiMN96FR
7BXdToCfbj6/PjZ4SFni+enfk35OH8wveq5T7Ggohy8sA99b/4Lo2TkRIewZeTNGWeX4J8TjhQu2
W40fn4ScGYVyI1hxl3Yk3uzNN1L2TO6ye6KbvaJO4y/FCkEKAFIUif4wC6tcnrxLCvmWHaZgRjsM
Fon1rOvr8GQyu2AmgPfoBxoPhKmKf5VkTibE4r+IqH33t/7lBXIycTzxsNS/SBPiaY5ndS5htF7B
ov1g7Q1G6ZEfNTEHar9ZJDkYjw4cSulCAZjuW0nqghtte7WUxDqOuVGYeS9sGdf/0qreULTeh5wU
GW9IpEaLYuCrwIJ4Z5Tp1YL+5f1kQsfHf2lt7Ec5dTk1P6NGnr4qYUJuhA1FRJ6//diiTBG19t+s
Sx7UikKgy3tCtfevuvjHjmEIAgBC2oL2GzDAY6UfKpWW6a/BGPmXm/TQhdKh3DJZiEYvkdlKKthR
HDxTSZfx04OuU8lObsMDrREAneTTjIxTuVsDqnYHpaAtBf8GliUBUCYD/zCyaXlrpdT2irmsQUVY
5ol/tesaLa5FSurelgjrI4zM1ZrY/TDRYv0fCsknSqlMQjx8lN5F7QqOUWdxe4zkC4iQsyz3GGOU
VrG06x/lbWfaVPHk614JwvhkB1QieCM80xrpYMks7J+4RsFClcl7kqvWDihnme3gKlUmT4fAyo3+
3PBXCzgHrb/9F2F+luZ8jZQ8cCKAeXLDp8dr74m4PDg78yk09DWqou3kEXCR6tx1g38J8JuxZNzP
PCExayVMVVLX4oBGakuoAnv0p/4gaIkDvgbmKbe3wTSt+u3Ac7UjhzfX+ASgoQxtX2/b78HoH8v0
TjXpAShg2wCbLp9KnhCLHpeA2QhDmeuRf41PMtpP4el9Q7y+7H7yuwmWrCSpwhK8xNljw7Gh8OwF
tn1YWI3H0pGhC3Y28gS6PAgG/GvNj/y71BcCGm+FnqQ0NQwysnTHjK7ja/224kMkA4aq2jy6l7UM
l1h3IyWFIHgcz4ioyydWLsUIP2BaL/ZlCoKhahK+cj0jE9fHSOMOM9U/ZuFfmbtIxS76gWl7NCU4
ht7P7O7JEuFL48xs7CPeBjxQIA5XhzKWzZfRWCJ+iP/hZ/1gMF0BePSv2lDBfthuI5tzQYumr640
XtwMOFPGETXC+bbVwv/qTYoRibOVcQXg/MKkWKn79LLsyPWv2+VcK1EKlAElWCwiob1l8x9TQoK2
kdQqdv5lmv2MdkvD40wCT/O8w2MYmMs0g53HsBHuC7rIbVse+94QDnWbUVGDYCnNbMpiqM88usfr
VkrStVuJuK9B5fyih3haQ80EQbaBytG2pSEfgLJbpUA4cR8NGQY/WdL7MNbKQ0DZeJtisZ7lhbzi
ac+p36qnMWhUQUPM2K2B/3utXVim3nFEUNns4k17v1Zt7cYX+WNOWPQJWJQiMZHshCtX64cYDCkG
ac7Mp1+t8pPZxQ4sMgsSm+87D5/kOqAcPx3Wni6V012i5bzn5/eBXNZ/5oEJSrZ22bBvoJkHnlTg
cWkb1dFr9ZvSkeOLv+dxKN0e8YOKJbea9cSuI2g1ojFiWunNI8W3400+KHbTONXvakY5ndUjYn+c
VGR4/El+2Ysmvhcl6RaZg1m3I1IzsCBcTLOoih+sUuaZdtXfN1yQwe7ViqeTNwRtvNjv5s4nFNDC
64Zjl0JBye2j8UDiUTWEiCvp0MZg1Yi2sb/ta5tG9ah1qVuYaerpcLrfN+804HEVFVaiy96Dz0aY
dK/H85vQZsB8E5/4ouNxz+XW15RreR3m0BGEQhR61EHrjS6Bo4Q0BtAOCrcM57+GvvhS5kamgU2i
2bfRnEE4zB55bItCwVDOPsys54zH1Cq4+KrmgHfjvYgKZLzZrogHFNsyaTSo2HNQUlY80GI/QvwZ
fxPQ+DFcyOwIXKZ+1NcBO4N/MzLpbMu0ME0LW+VZGjM9t6JoafvLMs0WF0k9AlJEW78ksw2+3T+n
HisP1A+QVBjdvPmBjWs5Jfxgm6lun0N3+K14iffAscfxixXm92AszxVaCW30nrbWSiqBHBc1Lc8S
mhzvEHdOySjQ1TQnrQNNydbJZVxPa8Qreq1+bUOP30mheEnGK9fyNMX2scwb0rRxpd5lJUdce/Hb
j2/0Wcav9QV/MM4/WW5rFv6T1VR9A/AIhgMXhx2tzX3fEnm4OsQBdeOQZXYEmfP1NHf7PAXn6bPv
T3jGB1QXum/TsILiQCojWu6JKmyY6aKplddM6KYUL7zQHgXg+nYKhZqCTUKFgUmDOD66utKicATv
SmICLg2NYLXaR8iQlxxL0BD7HGg1/8BN1BPbT6It9tlsJqHdOUqAuofa3ojsgHUgLtDvgW1O6w2s
bXDC0E/iPl64TcjU8N+EN1aRF3J410TtBUJB0tFX6gaT6WOuNoNuDnj5UlxahS3n98K5TPYcek8A
MglZ0Poy7Dt0L0S7GXS9IuFlklnFKUx/5JWtviQAdH4vf5AtD8PTCPw9buMpbEhQc/k8Ld/3BV9Y
YZ3qF3K94OOqR1/QHBb6X15k14xIZK2SxjpTECcr/ftPxtCfsnTsmtDAyf1tK/oSH/6mDwQVRPds
GKXs9+OpZoAYW+Nnkk+/PxxBwXEV2Ne0qSSBehckTZb3z193Z4bpFELDYz7nvvU1fnsRk8KrzOrr
7KrCbju/iEApuoJvdfboOkvlI19MIvYAT6RBPCW/iYOFrdXVMT6AVdeP0xnTuLWaHs3nvYOjBKVD
NB2Xh2mlOGfkhIutrLcVvu4d5NevhSZ//RE1itmWiK2lcNaIm7BFzTrg150PFMeCyf1UuEywiuc3
FQu4mrTxioOxLSRGee6UwJRDg48PDkyS2JpainA5Qk35hFXEII5ABcJUPRwQmwT1anfyij9SS94S
trl66/HknjcUXt7bBDzxE/8UEcPDqLVlEeW+8JkaGC0kNG4zQ8RFsrAA3+yMlA2Lk7cBuL/EFNO2
IJUDOxhJj0vbofWGEKEwRFKrEurnPOMLJe2Mm2u4ghsC6yRz6GHPXZNZyTwEcv+la9IBvavkSbzp
RyLYMTILrBCInI09126OyID0SLCnQPHGXqm7MiMAJeBZqTFRswMBMyUgkAWtnRO9p5idGIM8/0uc
RNyLan4Qcwg+PoBivlMHXzKOxNwwVVGz37d8g0J/XmDtC1kPmYemnzZDgggTJM7jwT9D/gEYKlS0
EuOMRxtxGdkT2gPA3p9WQsgDgWRhrnv146IT2j/ofoXlQ3WLOPrJSCA6b4KzumfF8ghGfc7ZKA7Z
voUVvyG48RobR6VvfDLoxNtoawz3x0pz1J/snkXBDnSL6+JzvsguRKwbmNU9wSlSbWH7TExzntFF
CbMwOfD4p2vJ3oXW8gaAgrDuJDZjZ4m7MXdDz+0DZs2ApL/2xqdy/N1CFPfEEnHicTf1nCPb5lor
r8wl+37LZKDulo5fE0FyJmYa7iyM6XwGE45EGlG8Dt35gz1XlDMIFJ70sebsqUU99lGSdqeE8XJ2
hOBl08fZBLXThXjgkpEqHMXLthWsyqpa3nyc7NOTxkaSkV487GT9yXjzp0bgTTXg24vQNuYn8gAI
QtYjZI7zqscfWm5/t/AQk4LjvVYU0KaxN2XY+LXaYjVFb0/36/8eCu26tKlzd5LLh+vJfc2TKyiK
IvWRlK2FzA7fQQisEOBUlksvoK9zwdEoV5ErAfPk3w04mHFCwS2zq1kxwm3nKZ/zGTVuW7TAxLul
Ci9x+gQ2TrPuxTb1q9a/4KdEC+FQrEarq25yCZS2DZrfo2P58bvsBrxaX6/Qka4G2jY4Eo20dfsj
leJgjR9HHMOZ7w7MxKZFlEq01HWpMV+yvfY8JGqnyzhQ+nneiVkeI3bZdah5hjPLdJrHynprYWZ1
+5e4MEE0xN1XxQTpynEQGR6j0xKXTfD0fNoISh3UV73WxHVfuv2gMjopGNvH8QO5xG5OVHuTEMhl
7NAeYETd9yw/ek8M/JppBCk/tN/oGHwZYJLRA7G2wqe5kK8kHR/iS8kf6xKe8bbgDV8aGWGLhMcO
exeJxBPkk4tSrbob8RRSSaY6rqQT5/xQrpMu4ziYZ5MEBkq159gBC4V67GF0zLdUtWntnzvu9V+w
b1X+DwX5ltnqBpYXNENvZj3kIp+FAo9STnGOyGvhrlLT3NswGZHd29Vj5BDQ435ffyVHisH5K3s3
zGSuoec4tfSbZAigWFvJy0BLuH3UpbtIlEr6vWG7kXdCU4qpg9I74QRBmbeBXDv2HYHPE7wVDl7W
D+GA+UMFozg7uqG5q3DiY3525tMzNcnybvHC9KhDi4ksaTPbhn5/Lh0ufc7ZW+1Jx9M6K5ur98wa
aDu2H1njIwVNJW1BBK5SZlXCvWxOcmiE+8l5h+hg8HivAHN30HMfT3kuwW3Ey3Mas3aI9Brg/rWL
5/uR4Me77EJzob/ZjNU3UCP6u9Ug4gyVdcWdWoEkLnupl50aTNqI3L9YgHAXoedTevaVpGilpA0C
CF7xcxo/o9FOM2bed/x/p1XuxvezejoItXxEEweHELZ/Vvm+kuuHnzKk9qptMVasgeTbpGlbIExv
FeLLybYgIWMCwaRFgyzkU6mWBAOuTdSbr2rQULNUnLNzEhQGBtM2sqTYUTkzqth+CLDkzC+qS6Gz
zZNINSh84jV05gzy/LT3mHEy+hB4RGAJ0gT/3kuVmmaLINrOfdSCdOkS/wnzneO6hI0w++kPbplz
z+4blk3gpCI9HAOQi14uwiHufhxkNMiYh2OdnhJcZWRRj9yy4u/mJORM0RnEwGQ0jlB+HiZjL1wb
4QyBKoxREZ8yqb34w440YUNpd4ZhzqRd5gONvlwXdmwKdzg9yr4OgrICro9UnZ9qJr/Flas0zFHf
1DrBcxXgL5unWoFnUdZZUm8erR4HoIxjxb85EuWmaCrvK4EuhCv8Aa8Wx5VPqWsH/VHfRjFPsdzy
fH/bjbYx/9qlnD9YFvZD4xedzUg+pn/KcZS9a2GcOofYyKRntci1XV09hc7csaG/5YYUZ73oqXAS
R+TGptU6ymUcPs54QYGcDziQ8AtxK6Q4+JAUdEbJ897rEsUC2DJ3W8PZTwY/hiYx9qDBOMInFcRj
VrHcC5SDfSMBD/p6yMcgBey2WsWxZSgXj000ZynvCdW+kd1HOESs5hb4davxomsfmEpSwMa5bvMr
OH2sl5lc3wluBrEGFXlyxwJ0ttPhiUP6pb4ODKB3QWToXRa477cYhFezqRiNEA==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 14 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "rtcc_fifo_generator_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "fifo_generator_v13_2_6,Vivado 2021.2.1";
end zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 15;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 15;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 63;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 62;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 64;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 6;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 64;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 6;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
  full <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.zxnexys_zxrtc_0_0_fifo_generator_v13_2_6
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(6 downto 0) => NLW_U0_data_count_UNCONNECTED(6 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(14 downto 0) => din(14 downto 0),
      dout(14 downto 0) => dout(14 downto 0),
      empty => empty,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(5 downto 0) => B"000000",
      prog_empty_thresh_assert(5 downto 0) => B"000000",
      prog_empty_thresh_negate(5 downto 0) => B"000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(5 downto 0) => B"000000",
      prog_full_thresh_assert(5 downto 0) => B"000000",
      prog_full_thresh_negate(5 downto 0) => B"000000",
      rd_clk => '0',
      rd_data_count(6 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(6 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(6 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(6 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 13 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 13 downto 0 );
    full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    empty : out STD_LOGIC;
    underflow : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "rtcc_fifo_generator_1_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "rtcc_fifo_generator_1_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 : entity is "fifo_generator_v13_2_6,Vivado 2021.2.1";
end zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 14;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 14;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 1;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 1;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 63;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 62;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 64;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 6;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 7;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 64;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 6;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
  empty <= \<const0>\;
  full <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.\zxnexys_zxrtc_0_0_fifo_generator_v13_2_6__parameterized1\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(6 downto 0) => NLW_U0_data_count_UNCONNECTED(6 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(13 downto 0) => din(13 downto 0),
      dout(13 downto 0) => dout(13 downto 0),
      empty => NLW_U0_empty_UNCONNECTED,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(5 downto 0) => B"000000",
      prog_empty_thresh_assert(5 downto 0) => B"000000",
      prog_empty_thresh_negate(5 downto 0) => B"000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(5 downto 0) => B"000000",
      prog_full_thresh_assert(5 downto 0) => B"000000",
      prog_full_thresh_negate(5 downto 0) => B"000000",
      rd_clk => '0',
      rd_data_count(6 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(6 downto 0),
      rd_en => '1',
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => underflow,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => wr_ack,
      wr_clk => '0',
      wr_data_count(6 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(6 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc is
  port (
    iic_rtcc_sda_t : out STD_LOGIC;
    iic_rtcc_scl_t : out STD_LOGIC;
    reset : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    update_i : out STD_LOGIC;
    rtc_0_update_t : out STD_LOGIC;
    \wr_reg_o_reg[2]\ : out STD_LOGIC;
    \data_reg[4][7]\ : out STD_LOGIC;
    \data_reg[4][6]\ : out STD_LOGIC;
    \data_reg[4][5]\ : out STD_LOGIC;
    \data_reg[4][4]\ : out STD_LOGIC;
    \data_reg[1][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[2][7]\ : out STD_LOGIC;
    data3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_reg[2][5]\ : out STD_LOGIC;
    \data_reg[2][4]\ : out STD_LOGIC;
    \data_reg[0][7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \refresh_reg[1]\ : out STD_LOGIC;
    \data_reg[5][7]\ : out STD_LOGIC;
    \data_reg[5][6]\ : out STD_LOGIC;
    \data_reg[5][5]\ : out STD_LOGIC;
    \data_reg[5][4]\ : out STD_LOGIC;
    \data_reg[3][2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \wr_reg_o_reg[5]\ : out STD_LOGIC;
    sda_reg : out STD_LOGIC;
    scl_reg : out STD_LOGIC;
    i2c_rw_reg : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \bcnt_reg[0]\ : out STD_LOGIC;
    \data_o_reg[7]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \sda_sr_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \scl_sr_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ack_reg : out STD_LOGIC;
    update_t_reg : out STD_LOGIC;
    \data_reg[5][3]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]\ : out STD_LOGIC;
    \data_reg[1][5]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[4]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]\ : out STD_LOGIC;
    \data_reg[4][3]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[11]_0\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_0\ : out STD_LOGIC;
    \data_reg[0][0]\ : out STD_LOGIC;
    \wr_reg_o_reg[2]_1\ : out STD_LOGIC;
    \data_o_reg[4]\ : out STD_LOGIC;
    \data_reg[0][5]\ : out STD_LOGIC;
    \wr_reg_o_reg[4]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : out STD_LOGIC;
    \data_o_reg[1]\ : out STD_LOGIC;
    \data_o_reg[4]_0\ : out STD_LOGIC;
    \bcnt_reg[1]\ : out STD_LOGIC;
    \cnt_reg[1]\ : out STD_LOGIC;
    \bcnt_reg[1]_0\ : out STD_LOGIC;
    ack14_out : out STD_LOGIC;
    \bcnt_reg[0]_0\ : out STD_LOGIC;
    \cnt_reg[0]\ : out STD_LOGIC;
    old_scl_reg : out STD_LOGIC;
    \data_reg[2][2]\ : out STD_LOGIC;
    \data_reg[2][4]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[6]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_0\ : out STD_LOGIC;
    \data_reg[0][3]\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[6]_0\ : out STD_LOGIC;
    \goreg_bm.dout_i_reg[5]_1\ : out STD_LOGIC;
    \data_reg[3][2]_0\ : out STD_LOGIC;
    \data_reg[3][0]\ : out STD_LOGIC;
    \timeout_reg[13]\ : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    iic_rtcc_sda_i : in STD_LOGIC;
    iic_rtcc_scl_i : in STD_LOGIC;
    \data_reg[4][7]_0\ : in STD_LOGIC;
    \data_reg[4][6]_0\ : in STD_LOGIC;
    \data_reg[4][5]_0\ : in STD_LOGIC;
    \data_reg[4][4]_0\ : in STD_LOGIC;
    \data_reg[1][7]_0\ : in STD_LOGIC;
    \data_reg[1][6]\ : in STD_LOGIC;
    \data_reg[1][5]_0\ : in STD_LOGIC;
    \data_reg[1][4]\ : in STD_LOGIC;
    \data_reg[2][7]_0\ : in STD_LOGIC;
    \data_reg[2][6]\ : in STD_LOGIC;
    \data_reg[2][5]_0\ : in STD_LOGIC;
    \data_reg[2][4]_1\ : in STD_LOGIC;
    \data_reg[0][7]_0\ : in STD_LOGIC;
    \data_reg[0][6]\ : in STD_LOGIC;
    \data_reg[0][5]_0\ : in STD_LOGIC;
    \data_reg[0][4]\ : in STD_LOGIC;
    \data_reg[5][7]_0\ : in STD_LOGIC;
    \data_reg[5][6]_0\ : in STD_LOGIC;
    \data_reg[5][5]_0\ : in STD_LOGIC;
    \data_reg[5][4]_0\ : in STD_LOGIC;
    \data_reg[3][2]_1\ : in STD_LOGIC;
    \data_reg[3][1]\ : in STD_LOGIC;
    \data_reg[3][0]_0\ : in STD_LOGIC;
    sda_reg_0 : in STD_LOGIC;
    scl_reg_0 : in STD_LOGIC;
    i2c_rw_reg_0 : in STD_LOGIC;
    update_t_reg_0 : in STD_LOGIC;
    sda_o_reg : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc : entity is "rtcc";
end zxnexys_zxrtc_0_0_rtcc;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc is
  signal axi_controller_0_fifo_read_EMPTY : STD_LOGIC;
  signal axi_controller_0_fifo_read_RD_DATA : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal axi_controller_0_fifo_read_RD_EN : STD_LOGIC;
  signal axi_controller_0_fifo_write_WR_DATA : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal axi_controller_0_fifo_write_WR_EN : STD_LOGIC;
  signal axi_controller_0_interface_aximm_ARADDR : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal axi_controller_0_interface_aximm_ARREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_ARVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_AWADDR : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal axi_controller_0_interface_aximm_AWVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_BREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_BVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_RDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_controller_0_interface_aximm_RREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_RVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_WDATA : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal axi_controller_0_interface_aximm_WREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_WVALID : STD_LOGIC;
  signal \^data_o_reg[7]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^data_reg[0][7]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \data_reg[0]_1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \data_reg[10]0\ : STD_LOGIC;
  signal \data_reg[11]0\ : STD_LOGIC;
  signal \data_reg[12]0\ : STD_LOGIC;
  signal \data_reg[13]0\ : STD_LOGIC;
  signal \data_reg[14]0\ : STD_LOGIC;
  signal \data_reg[15]0\ : STD_LOGIC;
  signal \data_reg[16]0\ : STD_LOGIC;
  signal \data_reg[17]0\ : STD_LOGIC;
  signal \data_reg[18]0\ : STD_LOGIC;
  signal \data_reg[19]0\ : STD_LOGIC;
  signal \data_reg[1]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \data_reg[20]0\ : STD_LOGIC;
  signal \data_reg[21]0\ : STD_LOGIC;
  signal \data_reg[22]0\ : STD_LOGIC;
  signal \data_reg[24]0\ : STD_LOGIC;
  signal \data_reg[25]0\ : STD_LOGIC;
  signal \data_reg[26]0\ : STD_LOGIC;
  signal \data_reg[27]0\ : STD_LOGIC;
  signal \data_reg[29]0\ : STD_LOGIC;
  signal \data_reg[30]0\ : STD_LOGIC;
  signal \data_reg[31]0\ : STD_LOGIC;
  signal \data_reg[32]0\ : STD_LOGIC;
  signal \data_reg[33]0\ : STD_LOGIC;
  signal \data_reg[34]0\ : STD_LOGIC;
  signal \data_reg[35]0\ : STD_LOGIC;
  signal \data_reg[36]0\ : STD_LOGIC;
  signal \data_reg[37]0\ : STD_LOGIC;
  signal \data_reg[38]0\ : STD_LOGIC;
  signal \data_reg[39]0\ : STD_LOGIC;
  signal \^data_reg[3][2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \data_reg[40]0\ : STD_LOGIC;
  signal \data_reg[41]0\ : STD_LOGIC;
  signal \data_reg[42]0\ : STD_LOGIC;
  signal \data_reg[43]0\ : STD_LOGIC;
  signal \data_reg[44]0\ : STD_LOGIC;
  signal \data_reg[45]0\ : STD_LOGIC;
  signal \data_reg[46]0\ : STD_LOGIC;
  signal \data_reg[47]0\ : STD_LOGIC;
  signal \data_reg[48]0\ : STD_LOGIC;
  signal \data_reg[49]0\ : STD_LOGIC;
  signal \data_reg[50]0\ : STD_LOGIC;
  signal \data_reg[51]0\ : STD_LOGIC;
  signal \data_reg[52]0\ : STD_LOGIC;
  signal \data_reg[53]0\ : STD_LOGIC;
  signal \data_reg[54]0\ : STD_LOGIC;
  signal \data_reg[55]0\ : STD_LOGIC;
  signal \data_reg[56]0\ : STD_LOGIC;
  signal \data_reg[57]0\ : STD_LOGIC;
  signal \data_reg[58]0\ : STD_LOGIC;
  signal \data_reg[59]0\ : STD_LOGIC;
  signal \^data_reg[5][3]\ : STD_LOGIC;
  signal \data_reg[60]0\ : STD_LOGIC;
  signal \data_reg[61]0\ : STD_LOGIC;
  signal \data_reg[62]0\ : STD_LOGIC;
  signal \data_reg[63]0\ : STD_LOGIC;
  signal \data_reg[6]_2\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \data_reg[7]0\ : STD_LOGIC;
  signal \data_reg[8]0\ : STD_LOGIC;
  signal \data_reg[9]0\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal fifo_generator_1_wr_ack : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[11]\ : STD_LOGIC;
  signal \^goreg_bm.dout_i_reg[12]_0\ : STD_LOGIC;
  signal \inst/cnt\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \inst/p_1_in\ : STD_LOGIC;
  signal \inst/refresh_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 3 to 3 );
  signal registers_0_fifo_read_RD_DATA : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal registers_0_fifo_write_WR_DATA : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal registers_0_fifo_write_WR_EN : STD_LOGIC;
  signal registers_0_n_100 : STD_LOGIC;
  signal registers_0_n_101 : STD_LOGIC;
  signal registers_0_n_102 : STD_LOGIC;
  signal registers_0_n_103 : STD_LOGIC;
  signal registers_0_n_104 : STD_LOGIC;
  signal registers_0_n_105 : STD_LOGIC;
  signal registers_0_n_106 : STD_LOGIC;
  signal registers_0_n_107 : STD_LOGIC;
  signal registers_0_n_108 : STD_LOGIC;
  signal registers_0_n_109 : STD_LOGIC;
  signal registers_0_n_110 : STD_LOGIC;
  signal registers_0_n_111 : STD_LOGIC;
  signal registers_0_n_112 : STD_LOGIC;
  signal registers_0_n_113 : STD_LOGIC;
  signal registers_0_n_114 : STD_LOGIC;
  signal registers_0_n_115 : STD_LOGIC;
  signal registers_0_n_116 : STD_LOGIC;
  signal registers_0_n_117 : STD_LOGIC;
  signal registers_0_n_118 : STD_LOGIC;
  signal registers_0_n_119 : STD_LOGIC;
  signal registers_0_n_120 : STD_LOGIC;
  signal registers_0_n_121 : STD_LOGIC;
  signal registers_0_n_122 : STD_LOGIC;
  signal registers_0_n_123 : STD_LOGIC;
  signal registers_0_n_124 : STD_LOGIC;
  signal registers_0_n_125 : STD_LOGIC;
  signal registers_0_n_13 : STD_LOGIC;
  signal registers_0_n_2 : STD_LOGIC;
  signal registers_0_n_25 : STD_LOGIC;
  signal registers_0_n_26 : STD_LOGIC;
  signal registers_0_n_38 : STD_LOGIC;
  signal registers_0_n_39 : STD_LOGIC;
  signal registers_0_n_40 : STD_LOGIC;
  signal registers_0_n_41 : STD_LOGIC;
  signal registers_0_n_42 : STD_LOGIC;
  signal registers_0_n_43 : STD_LOGIC;
  signal registers_0_n_44 : STD_LOGIC;
  signal registers_0_n_45 : STD_LOGIC;
  signal registers_0_n_46 : STD_LOGIC;
  signal registers_0_n_47 : STD_LOGIC;
  signal registers_0_n_48 : STD_LOGIC;
  signal registers_0_n_49 : STD_LOGIC;
  signal registers_0_n_50 : STD_LOGIC;
  signal registers_0_n_62 : STD_LOGIC;
  signal registers_0_n_64 : STD_LOGIC;
  signal registers_0_n_65 : STD_LOGIC;
  signal registers_0_n_66 : STD_LOGIC;
  signal registers_0_n_67 : STD_LOGIC;
  signal registers_0_n_68 : STD_LOGIC;
  signal registers_0_n_69 : STD_LOGIC;
  signal registers_0_n_70 : STD_LOGIC;
  signal registers_0_n_71 : STD_LOGIC;
  signal registers_0_n_72 : STD_LOGIC;
  signal registers_0_n_75 : STD_LOGIC;
  signal registers_0_n_76 : STD_LOGIC;
  signal registers_0_n_77 : STD_LOGIC;
  signal registers_0_n_80 : STD_LOGIC;
  signal registers_0_n_81 : STD_LOGIC;
  signal registers_0_n_82 : STD_LOGIC;
  signal registers_0_n_88 : STD_LOGIC;
  signal registers_0_n_91 : STD_LOGIC;
  signal registers_0_n_92 : STD_LOGIC;
  signal registers_0_n_93 : STD_LOGIC;
  signal registers_0_n_94 : STD_LOGIC;
  signal registers_0_n_95 : STD_LOGIC;
  signal registers_0_n_96 : STD_LOGIC;
  signal registers_0_n_97 : STD_LOGIC;
  signal registers_0_n_98 : STD_LOGIC;
  signal registers_0_n_99 : STD_LOGIC;
  signal \^reset\ : STD_LOGIC;
  signal rtc_0_data_o : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal rtc_0_n_100 : STD_LOGIC;
  signal rtc_0_n_101 : STD_LOGIC;
  signal rtc_0_n_102 : STD_LOGIC;
  signal rtc_0_n_103 : STD_LOGIC;
  signal rtc_0_n_104 : STD_LOGIC;
  signal rtc_0_n_105 : STD_LOGIC;
  signal rtc_0_n_106 : STD_LOGIC;
  signal rtc_0_n_107 : STD_LOGIC;
  signal rtc_0_n_110 : STD_LOGIC;
  signal rtc_0_n_111 : STD_LOGIC;
  signal rtc_0_n_112 : STD_LOGIC;
  signal rtc_0_n_117 : STD_LOGIC;
  signal rtc_0_n_119 : STD_LOGIC;
  signal rtc_0_n_120 : STD_LOGIC;
  signal rtc_0_n_121 : STD_LOGIC;
  signal rtc_0_n_123 : STD_LOGIC;
  signal rtc_0_n_124 : STD_LOGIC;
  signal rtc_0_n_125 : STD_LOGIC;
  signal rtc_0_n_126 : STD_LOGIC;
  signal rtc_0_n_138 : STD_LOGIC;
  signal rtc_0_n_16 : STD_LOGIC;
  signal rtc_0_n_17 : STD_LOGIC;
  signal rtc_0_n_18 : STD_LOGIC;
  signal rtc_0_n_19 : STD_LOGIC;
  signal rtc_0_n_21 : STD_LOGIC;
  signal rtc_0_n_30 : STD_LOGIC;
  signal rtc_0_n_32 : STD_LOGIC;
  signal rtc_0_n_33 : STD_LOGIC;
  signal rtc_0_n_65 : STD_LOGIC;
  signal rtc_0_n_81 : STD_LOGIC;
  signal rtc_0_n_86 : STD_LOGIC;
  signal rtc_0_n_87 : STD_LOGIC;
  signal rtc_0_n_88 : STD_LOGIC;
  signal rtc_0_n_89 : STD_LOGIC;
  signal rtc_0_n_90 : STD_LOGIC;
  signal rtc_0_n_91 : STD_LOGIC;
  signal rtc_0_n_92 : STD_LOGIC;
  signal rtc_0_n_93 : STD_LOGIC;
  signal rtc_0_rd_reg_o : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^rtc_0_update_t\ : STD_LOGIC;
  signal rtc_0_wr_reg_o : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal rtc_reset_0_reset_n : STD_LOGIC;
  signal \^underflow\ : STD_LOGIC;
  signal \^update_i\ : STD_LOGIC;
  signal \^update_t_reg\ : STD_LOGIC;
  signal \^wr_reg_o_reg[2]_0\ : STD_LOGIC;
  signal \^wr_reg_o_reg[2]_1\ : STD_LOGIC;
  signal \^wr_reg_o_reg[4]\ : STD_LOGIC;
  signal \^wr_reg_o_reg[5]\ : STD_LOGIC;
  signal NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_scl_o_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_sda_o_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_gpo_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_axi_iic_0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_axi_iic_0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_axi_iic_0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_generator_0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_generator_1_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_generator_1_full_UNCONNECTED : STD_LOGIC;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of axi_controller_0 : label is "axi_controller,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of axi_iic_0 : label is "rtcc_axi_iic_0_0,axi_iic,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of axi_iic_0 : label is "yes";
  attribute X_CORE_INFO of axi_iic_0 : label is "axi_iic,Vivado 2021.2.1";
  attribute CHECK_LICENSE_TYPE of fifo_generator_0 : label is "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings of fifo_generator_0 : label is "yes";
  attribute X_CORE_INFO of fifo_generator_0 : label is "fifo_generator_v13_2_6,Vivado 2021.2.1";
  attribute CHECK_LICENSE_TYPE of fifo_generator_1 : label is "rtcc_fifo_generator_1_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings of fifo_generator_1 : label is "yes";
  attribute X_CORE_INFO of fifo_generator_1 : label is "fifo_generator_v13_2_6,Vivado 2021.2.1";
  attribute X_CORE_INFO of registers_0 : label is "registers,Vivado 2021.2";
  attribute X_CORE_INFO of rtc_0 : label is "rtc,Vivado 2021.2";
  attribute X_CORE_INFO of rtc_reset_0 : label is "rtc_reset,Vivado 2021.2.1";
begin
  \data_o_reg[7]\(5 downto 0) <= \^data_o_reg[7]\(5 downto 0);
  \data_reg[0][7]\(3 downto 0) <= \^data_reg[0][7]\(3 downto 0);
  \data_reg[3][2]\(2 downto 0) <= \^data_reg[3][2]\(2 downto 0);
  \data_reg[5][3]\ <= \^data_reg[5][3]\;
  dout(3 downto 0) <= \^dout\(3 downto 0);
  \goreg_bm.dout_i_reg[11]\ <= \^goreg_bm.dout_i_reg[11]\;
  \goreg_bm.dout_i_reg[12]_0\ <= \^goreg_bm.dout_i_reg[12]_0\;
  reset <= \^reset\;
  rtc_0_update_t <= \^rtc_0_update_t\;
  underflow <= \^underflow\;
  update_i <= \^update_i\;
  update_t_reg <= \^update_t_reg\;
  \wr_reg_o_reg[2]_0\ <= \^wr_reg_o_reg[2]_0\;
  \wr_reg_o_reg[2]_1\ <= \^wr_reg_o_reg[2]_1\;
  \wr_reg_o_reg[4]\ <= \^wr_reg_o_reg[4]\;
  \wr_reg_o_reg[5]\ <= \^wr_reg_o_reg[5]\;
axi_controller_0: entity work.zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0
     port map (
      \ARADDR_reg[8]\(4) => axi_controller_0_interface_aximm_ARADDR(8),
      \ARADDR_reg[8]\(3 downto 2) => axi_controller_0_interface_aximm_ARADDR(6 downto 5),
      \ARADDR_reg[8]\(1 downto 0) => axi_controller_0_interface_aximm_ARADDR(3 downto 2),
      \AWADDR_reg[8]\(4) => axi_controller_0_interface_aximm_AWADDR(8),
      \AWADDR_reg[8]\(3 downto 2) => axi_controller_0_interface_aximm_AWADDR(6 downto 5),
      \AWADDR_reg[8]\(1 downto 0) => axi_controller_0_interface_aximm_AWADDR(3 downto 2),
      D(7 downto 0) => axi_controller_0_interface_aximm_RDATA(7 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      \WDATA_reg[9]\(9 downto 0) => axi_controller_0_interface_aximm_WDATA(9 downto 0),
      axi_controller_0_interface_aximm_BREADY => axi_controller_0_interface_aximm_BREADY,
      axi_controller_0_interface_aximm_RREADY => axi_controller_0_interface_aximm_RREADY,
      clk_peripheral => clk_peripheral,
      dout(14 downto 0) => axi_controller_0_fifo_read_RD_DATA(14 downto 0),
      empty => axi_controller_0_fifo_read_EMPTY,
      rd_en => axi_controller_0_fifo_read_RD_EN,
      reset => \^reset\,
      s_axi_arready => axi_controller_0_interface_aximm_ARREADY,
      s_axi_arvalid => axi_controller_0_interface_aximm_ARVALID,
      s_axi_awvalid => axi_controller_0_interface_aximm_AWVALID,
      s_axi_bvalid => axi_controller_0_interface_aximm_BVALID,
      s_axi_rvalid => axi_controller_0_interface_aximm_RVALID,
      s_axi_wready => axi_controller_0_interface_aximm_WREADY,
      s_axi_wvalid => axi_controller_0_interface_aximm_WVALID,
      \timeout_reg[13]\ => \timeout_reg[13]\,
      wr_ack => fifo_generator_1_wr_ack,
      \wr_data_reg[13]\(13 downto 0) => axi_controller_0_fifo_write_WR_DATA(13 downto 0),
      wr_en => axi_controller_0_fifo_write_WR_EN
    );
axi_iic_0: entity work.zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0
     port map (
      gpo(0) => NLW_axi_iic_0_gpo_UNCONNECTED(0),
      iic2intc_irpt => NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED,
      s_axi_aclk => clk_peripheral,
      s_axi_araddr(8) => axi_controller_0_interface_aximm_ARADDR(8),
      s_axi_araddr(7) => '0',
      s_axi_araddr(6 downto 5) => axi_controller_0_interface_aximm_ARADDR(6 downto 5),
      s_axi_araddr(4) => '0',
      s_axi_araddr(3 downto 2) => axi_controller_0_interface_aximm_ARADDR(3 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_aresetn => rtc_reset_0_reset_n,
      s_axi_arready => axi_controller_0_interface_aximm_ARREADY,
      s_axi_arvalid => axi_controller_0_interface_aximm_ARVALID,
      s_axi_awaddr(8) => axi_controller_0_interface_aximm_AWADDR(8),
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6 downto 5) => axi_controller_0_interface_aximm_AWADDR(6 downto 5),
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3 downto 2) => axi_controller_0_interface_aximm_AWADDR(3 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awready => NLW_axi_iic_0_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => axi_controller_0_interface_aximm_AWVALID,
      s_axi_bready => axi_controller_0_interface_aximm_BREADY,
      s_axi_bresp(1 downto 0) => NLW_axi_iic_0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => axi_controller_0_interface_aximm_BVALID,
      s_axi_rdata(31 downto 8) => NLW_axi_iic_0_s_axi_rdata_UNCONNECTED(31 downto 8),
      s_axi_rdata(7 downto 0) => axi_controller_0_interface_aximm_RDATA(7 downto 0),
      s_axi_rready => axi_controller_0_interface_aximm_RREADY,
      s_axi_rresp(1 downto 0) => NLW_axi_iic_0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => axi_controller_0_interface_aximm_RVALID,
      s_axi_wdata(31 downto 10) => B"0000000000000000000000",
      s_axi_wdata(9 downto 0) => axi_controller_0_interface_aximm_WDATA(9 downto 0),
      s_axi_wready => axi_controller_0_interface_aximm_WREADY,
      s_axi_wstrb(3 downto 0) => B"1111",
      s_axi_wvalid => axi_controller_0_interface_aximm_WVALID,
      scl_i => iic_rtcc_scl_i,
      scl_o => NLW_axi_iic_0_scl_o_UNCONNECTED,
      scl_t => iic_rtcc_scl_t,
      sda_i => iic_rtcc_sda_i,
      sda_o => NLW_axi_iic_0_sda_o_UNCONNECTED,
      sda_t => iic_rtcc_sda_t
    );
fifo_generator_0: entity work.zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0
     port map (
      clk => clk_peripheral,
      din(14 downto 0) => registers_0_fifo_write_WR_DATA(14 downto 0),
      dout(14 downto 0) => axi_controller_0_fifo_read_RD_DATA(14 downto 0),
      empty => axi_controller_0_fifo_read_EMPTY,
      full => NLW_fifo_generator_0_full_UNCONNECTED,
      rd_en => axi_controller_0_fifo_read_RD_EN,
      srst => \^reset\,
      wr_en => registers_0_fifo_write_WR_EN
    );
fifo_generator_1: entity work.zxnexys_zxrtc_0_0_rtcc_fifo_generator_1_0
     port map (
      clk => clk_peripheral,
      din(13 downto 0) => axi_controller_0_fifo_write_WR_DATA(13 downto 0),
      dout(13 downto 8) => registers_0_fifo_read_RD_DATA(13 downto 8),
      dout(7 downto 4) => \^dout\(3 downto 0),
      dout(3 downto 0) => registers_0_fifo_read_RD_DATA(3 downto 0),
      empty => NLW_fifo_generator_1_empty_UNCONNECTED,
      full => NLW_fifo_generator_1_full_UNCONNECTED,
      rd_en => '1',
      srst => \^reset\,
      underflow => \^underflow\,
      wr_ack => fifo_generator_1_wr_ack,
      wr_en => axi_controller_0_fifo_write_WR_EN
    );
registers_0: entity work.zxnexys_zxrtc_0_0_rtcc_registers_0_0
     port map (
      D(7) => rtc_0_n_86,
      D(6) => rtc_0_n_87,
      D(5) => rtc_0_n_88,
      D(4) => rtc_0_n_89,
      D(3) => rtc_0_n_90,
      D(2) => rtc_0_n_91,
      D(1) => rtc_0_n_92,
      D(0) => rtc_0_n_93,
      E(0) => \data_reg[63]0\,
      Q(3) => \data_reg[6]_2\(6),
      Q(2) => \data_reg[6]_2\(4),
      Q(1) => \data_reg[6]_2\(2),
      Q(0) => \data_reg[6]_2\(0),
      clk_peripheral => clk_peripheral,
      \cnt_reg[2]\ => registers_0_n_125,
      \data_reg[0][0]\ => \data_reg[0][0]\,
      \data_reg[0][0]_0\ => registers_0_n_88,
      \data_reg[0][0]_1\ => rtc_0_n_119,
      \data_reg[0][2]\(1) => \data_reg[0]_1\(2),
      \data_reg[0][2]\(0) => \data_reg[0]_1\(0),
      \data_reg[0][2]_0\ => rtc_0_n_120,
      \data_reg[0][3]\ => \data_reg[0][3]\,
      \data_reg[0][3]_0\ => rtc_0_n_121,
      \data_reg[0][3]_1\ => \^wr_reg_o_reg[2]_1\,
      \data_reg[0][4]\ => \data_reg[0][4]\,
      \data_reg[0][5]\ => \data_reg[0][5]\,
      \data_reg[0][5]_0\ => \data_reg[0][5]_0\,
      \data_reg[0][6]\ => \data_reg[0][6]\,
      \data_reg[0][7]\(3 downto 0) => \^data_reg[0][7]\(3 downto 0),
      \data_reg[0][7]_0\ => \data_reg[0][7]_0\,
      \data_reg[10][0]\(0) => \data_reg[10]0\,
      \data_reg[11][0]\(0) => \data_reg[11]0\,
      \data_reg[12][0]\(0) => \data_reg[12]0\,
      \data_reg[13][0]\(0) => \data_reg[13]0\,
      \data_reg[14][0]\(0) => \data_reg[14]0\,
      \data_reg[15][0]\(0) => \data_reg[15]0\,
      \data_reg[16][0]\(0) => \data_reg[16]0\,
      \data_reg[17][0]\(0) => \data_reg[17]0\,
      \data_reg[18][0]\(0) => \data_reg[18]0\,
      \data_reg[19][0]\(0) => \data_reg[19]0\,
      \data_reg[1][0]\ => registers_0_n_101,
      \data_reg[1][0]_0\ => rtc_0_n_110,
      \data_reg[1][0]_1\ => \^goreg_bm.dout_i_reg[12]_0\,
      \data_reg[1][2]\(1) => \data_reg[1]_0\(2),
      \data_reg[1][2]\(0) => \data_reg[1]_0\(0),
      \data_reg[1][2]_0\ => rtc_0_n_111,
      \data_reg[1][3]\ => rtc_0_n_112,
      \data_reg[1][4]\ => \data_reg[1][4]\,
      \data_reg[1][5]\ => \data_reg[1][5]\,
      \data_reg[1][5]_0\ => \data_reg[1][5]_0\,
      \data_reg[1][6]\ => \data_reg[1][6]\,
      \data_reg[1][7]\(3 downto 0) => \data_reg[1][7]\(3 downto 0),
      \data_reg[1][7]_0\ => \data_reg[1][7]_0\,
      \data_reg[20][0]\(0) => \data_reg[20]0\,
      \data_reg[21][0]\(0) => \data_reg[21]0\,
      \data_reg[22][0]\(0) => \data_reg[22]0\,
      \data_reg[23][0]\ => rtc_0_n_65,
      \data_reg[24][0]\(0) => \data_reg[24]0\,
      \data_reg[25][0]\(0) => \data_reg[25]0\,
      \data_reg[26][0]\(0) => \data_reg[26]0\,
      \data_reg[27][0]\(0) => \data_reg[27]0\,
      \data_reg[28][0]\ => rtc_0_n_81,
      \data_reg[29][0]\(0) => \data_reg[29]0\,
      \data_reg[2][0]\ => registers_0_n_13,
      \data_reg[2][0]_0\ => registers_0_n_76,
      \data_reg[2][0]_1\ => rtc_0_n_123,
      \data_reg[2][0]_2\ => \^wr_reg_o_reg[4]\,
      \data_reg[2][1]\ => rtc_0_n_124,
      \data_reg[2][2]\ => registers_0_n_75,
      \data_reg[2][2]_0\ => \data_reg[2][2]\,
      \data_reg[2][2]_1\ => rtc_0_n_125,
      \data_reg[2][3]\ => rtc_0_n_126,
      \data_reg[2][4]\ => \data_reg[2][4]\,
      \data_reg[2][4]_0\ => \data_reg[2][4]_0\,
      \data_reg[2][4]_1\ => \data_reg[2][4]_1\,
      \data_reg[2][4]_2\ => rtc_0_n_117,
      \data_reg[2][5]\ => \data_reg[2][5]\,
      \data_reg[2][5]_0\ => \data_reg[2][5]_0\,
      \data_reg[2][6]\ => data3(0),
      \data_reg[2][6]_0\ => \data_reg[2][6]\,
      \data_reg[2][7]\ => \data_reg[2][7]\,
      \data_reg[2][7]_0\ => \data_reg[2][7]_0\,
      \data_reg[30][0]\(0) => \data_reg[30]0\,
      \data_reg[31][0]\(0) => \data_reg[31]0\,
      \data_reg[32][0]\(0) => \data_reg[32]0\,
      \data_reg[33][0]\(0) => \data_reg[33]0\,
      \data_reg[34][0]\(0) => \data_reg[34]0\,
      \data_reg[35][0]\(0) => \data_reg[35]0\,
      \data_reg[36][0]\(0) => \data_reg[36]0\,
      \data_reg[37][0]\(0) => \data_reg[37]0\,
      \data_reg[38][0]\(0) => \data_reg[38]0\,
      \data_reg[39][0]\(0) => \data_reg[39]0\,
      \data_reg[3][0]\ => \^data_reg[3][2]\(0),
      \data_reg[3][0]_0\ => \data_reg[3][0]\,
      \data_reg[3][0]_1\ => \data_reg[3][0]_0\,
      \data_reg[3][1]\ => \^data_reg[3][2]\(1),
      \data_reg[3][1]_0\ => \data_reg[3][1]\,
      \data_reg[3][2]\ => \^data_reg[3][2]\(2),
      \data_reg[3][2]_0\ => \data_reg[3][2]_0\,
      \data_reg[3][2]_1\ => \data_reg[3][2]_1\,
      \data_reg[3][5]\ => \^wr_reg_o_reg[5]\,
      \data_reg[40][0]\(0) => \data_reg[40]0\,
      \data_reg[41][0]\(0) => \data_reg[41]0\,
      \data_reg[42][0]\(0) => \data_reg[42]0\,
      \data_reg[43][0]\(0) => \data_reg[43]0\,
      \data_reg[44][0]\(0) => \data_reg[44]0\,
      \data_reg[45][0]\(0) => \data_reg[45]0\,
      \data_reg[46][0]\(0) => \data_reg[46]0\,
      \data_reg[47][0]\(0) => \data_reg[47]0\,
      \data_reg[48][0]\(0) => \data_reg[48]0\,
      \data_reg[49][0]\(0) => \data_reg[49]0\,
      \data_reg[4][0]\ => registers_0_n_2,
      \data_reg[4][0]_0\ => rtc_0_n_21,
      \data_reg[4][2]\ => registers_0_n_49,
      \data_reg[4][2]_0\ => rtc_0_n_30,
      \data_reg[4][3]\ => \data_reg[4][3]\,
      \data_reg[4][3]_0\ => \^wr_reg_o_reg[2]_0\,
      \data_reg[4][4]\ => \data_reg[4][4]\,
      \data_reg[4][4]_0\ => \data_reg[4][4]_0\,
      \data_reg[4][4]_1\ => rtc_0_n_33,
      \data_reg[4][5]\ => \data_reg[4][5]\,
      \data_reg[4][5]_0\ => \data_reg[4][5]_0\,
      \data_reg[4][6]\ => \data_reg[4][6]\,
      \data_reg[4][6]_0\ => \data_reg[4][6]_0\,
      \data_reg[4][7]\ => \data_reg[4][7]\,
      \data_reg[4][7]_0\ => \data_reg[4][7]_0\,
      \data_reg[50][0]\(0) => \data_reg[50]0\,
      \data_reg[51][0]\(0) => \data_reg[51]0\,
      \data_reg[52][0]\(0) => \data_reg[52]0\,
      \data_reg[53][0]\(0) => \data_reg[53]0\,
      \data_reg[54][0]\(0) => \data_reg[54]0\,
      \data_reg[55][0]\(0) => \data_reg[55]0\,
      \data_reg[56][0]\(0) => \data_reg[56]0\,
      \data_reg[57][0]\(0) => \data_reg[57]0\,
      \data_reg[58][0]\(0) => \data_reg[58]0\,
      \data_reg[59][0]\(0) => \data_reg[59]0\,
      \data_reg[5][0]\ => registers_0_n_26,
      \data_reg[5][0]_0\ => registers_0_n_38,
      \data_reg[5][0]_1\ => rtc_0_n_105,
      \data_reg[5][0]_2\ => \^goreg_bm.dout_i_reg[11]\,
      \data_reg[5][1]\ => registers_0_n_109,
      \data_reg[5][1]_0\ => rtc_0_n_32,
      \data_reg[5][2]\ => registers_0_n_25,
      \data_reg[5][2]_0\ => registers_0_n_97,
      \data_reg[5][2]_1\ => rtc_0_n_106,
      \data_reg[5][3]\ => \^data_reg[5][3]\,
      \data_reg[5][3]_0\ => registers_0_n_62,
      \data_reg[5][3]_1\ => registers_0_n_98,
      \data_reg[5][3]_2\ => rtc_0_n_107,
      \data_reg[5][4]\ => \data_reg[5][4]\,
      \data_reg[5][4]_0\ => \data_reg[5][4]_0\,
      \data_reg[5][5]\ => \data_reg[5][5]\,
      \data_reg[5][5]_0\ => \data_reg[5][5]_0\,
      \data_reg[5][6]\ => \data_reg[5][6]\,
      \data_reg[5][6]_0\ => \data_reg[5][6]_0\,
      \data_reg[5][7]\ => \data_reg[5][7]\,
      \data_reg[5][7]_0\ => \data_reg[5][7]_0\,
      \data_reg[60][0]\(0) => \data_reg[60]0\,
      \data_reg[61][0]\(0) => \data_reg[61]0\,
      \data_reg[62][0]\(0) => \data_reg[62]0\,
      \data_reg[6][0]\ => \^update_t_reg\,
      \data_reg[6][1]\ => registers_0_n_114,
      \data_reg[6][4]\ => registers_0_n_113,
      \data_reg[6][6]\ => rtc_0_n_138,
      \data_reg[6][6]_0\(4) => rtc_0_n_100,
      \data_reg[6][6]_0\(3) => rtc_0_n_101,
      \data_reg[6][6]_0\(2) => rtc_0_n_102,
      \data_reg[6][6]_0\(1) => rtc_0_n_103,
      \data_reg[6][6]_0\(0) => rtc_0_n_104,
      \data_reg[6][7]\(7 downto 4) => \^data_o_reg[7]\(5 downto 2),
      \data_reg[6][7]\(3) => rtc_0_data_o(3),
      \data_reg[6][7]\(2) => \^data_o_reg[7]\(1),
      \data_reg[6][7]\(1) => rtc_0_data_o(1),
      \data_reg[6][7]\(0) => \^data_o_reg[7]\(0),
      \data_reg[7][0]\(0) => \data_reg[7]0\,
      \data_reg[8][0]\(0) => \data_reg[8]0\,
      \data_reg[9][0]\(0) => \data_reg[9]0\,
      din(14 downto 0) => registers_0_fifo_write_WR_DATA(14 downto 0),
      dout(13 downto 8) => registers_0_fifo_read_RD_DATA(13 downto 8),
      dout(7 downto 4) => \^dout\(3 downto 0),
      dout(3 downto 0) => registers_0_fifo_read_RD_DATA(3 downto 0),
      \goreg_bm.dout_i_reg[10]\ => registers_0_n_43,
      \goreg_bm.dout_i_reg[10]_0\ => registers_0_n_64,
      \goreg_bm.dout_i_reg[10]_1\ => registers_0_n_65,
      \goreg_bm.dout_i_reg[10]_2\ => registers_0_n_100,
      \goreg_bm.dout_i_reg[10]_3\ => registers_0_n_103,
      \goreg_bm.dout_i_reg[10]_4\ => registers_0_n_105,
      \goreg_bm.dout_i_reg[10]_5\ => registers_0_n_106,
      \goreg_bm.dout_i_reg[10]_6\ => registers_0_n_111,
      \goreg_bm.dout_i_reg[10]_7\ => registers_0_n_121,
      \goreg_bm.dout_i_reg[10]_8\ => registers_0_n_123,
      \goreg_bm.dout_i_reg[11]\ => registers_0_n_67,
      \goreg_bm.dout_i_reg[11]_0\ => registers_0_n_104,
      \goreg_bm.dout_i_reg[11]_1\ => registers_0_n_107,
      \goreg_bm.dout_i_reg[11]_2\ => registers_0_n_120,
      \goreg_bm.dout_i_reg[11]_3\ => registers_0_n_122,
      \goreg_bm.dout_i_reg[12]\ => registers_0_n_48,
      \goreg_bm.dout_i_reg[12]_0\ => registers_0_n_70,
      \goreg_bm.dout_i_reg[12]_1\ => registers_0_n_72,
      \goreg_bm.dout_i_reg[12]_2\ => \goreg_bm.dout_i_reg[12]\,
      \goreg_bm.dout_i_reg[12]_3\ => registers_0_n_96,
      \goreg_bm.dout_i_reg[12]_4\ => registers_0_n_115,
      \goreg_bm.dout_i_reg[13]\ => registers_0_n_45,
      \goreg_bm.dout_i_reg[13]_0\ => registers_0_n_71,
      \goreg_bm.dout_i_reg[13]_1\ => registers_0_n_91,
      \goreg_bm.dout_i_reg[13]_2\ => registers_0_n_108,
      \goreg_bm.dout_i_reg[13]_3\ => registers_0_n_110,
      \goreg_bm.dout_i_reg[3]\ => registers_0_n_80,
      \goreg_bm.dout_i_reg[3]_0\ => registers_0_n_81,
      \goreg_bm.dout_i_reg[3]_1\ => registers_0_n_82,
      \goreg_bm.dout_i_reg[4]\ => \goreg_bm.dout_i_reg[4]\,
      \goreg_bm.dout_i_reg[4]_0\ => \goreg_bm.dout_i_reg[4]_0\,
      \goreg_bm.dout_i_reg[5]\ => \goreg_bm.dout_i_reg[5]\,
      \goreg_bm.dout_i_reg[5]_0\ => \goreg_bm.dout_i_reg[5]_0\,
      \goreg_bm.dout_i_reg[5]_1\ => \goreg_bm.dout_i_reg[5]_1\,
      \goreg_bm.dout_i_reg[6]\ => \goreg_bm.dout_i_reg[6]\,
      \goreg_bm.dout_i_reg[6]_0\ => \goreg_bm.dout_i_reg[6]_0\,
      \goreg_bm.dout_i_reg[8]\ => registers_0_n_46,
      \goreg_bm.dout_i_reg[8]_0\ => registers_0_n_47,
      \goreg_bm.dout_i_reg[8]_1\ => registers_0_n_69,
      \goreg_bm.dout_i_reg[8]_2\ => registers_0_n_92,
      \goreg_bm.dout_i_reg[8]_3\ => registers_0_n_99,
      \goreg_bm.dout_i_reg[8]_4\ => registers_0_n_102,
      \goreg_bm.dout_i_reg[8]_5\ => registers_0_n_117,
      \goreg_bm.dout_i_reg[8]_6\ => registers_0_n_118,
      \goreg_bm.dout_i_reg[9]\ => registers_0_n_44,
      \goreg_bm.dout_i_reg[9]_0\ => registers_0_n_93,
      \goreg_bm.dout_i_reg[9]_1\ => registers_0_n_94,
      \goreg_bm.dout_i_reg[9]_2\ => registers_0_n_95,
      \goreg_bm.dout_i_reg[9]_3\ => registers_0_n_112,
      \goreg_bm.dout_i_reg[9]_4\ => registers_0_n_116,
      \goreg_bm.dout_i_reg[9]_5\ => registers_0_n_119,
      \guf.guf1.underflow_i_reg\ => registers_0_n_41,
      \guf.guf1.underflow_i_reg_0\ => registers_0_n_42,
      \guf.guf1.underflow_i_reg_1\ => registers_0_n_50,
      \guf.guf1.underflow_i_reg_2\ => registers_0_n_66,
      \guf.guf1.underflow_i_reg_3\ => registers_0_n_77,
      \guf.guf1.underflow_i_reg_4\ => registers_0_n_124,
      \last_rd_reg_reg[5]\(5 downto 0) => rtc_0_rd_reg_o(5 downto 0),
      \refresh_reg[1]\ => \refresh_reg[1]\,
      \refresh_reg[3]\(0) => p_0_in(3),
      \refresh_reg[6]_inv\(2) => \inst/refresh_reg\(6),
      \refresh_reg[6]_inv\(1 downto 0) => \inst/refresh_reg\(1 downto 0),
      sda_o_i_2(2 downto 0) => \inst/cnt\(2 downto 0),
      underflow => \^underflow\,
      update_i_reg => \^update_i\,
      update_i_reg_0 => registers_0_n_39,
      update_i_reg_1 => registers_0_n_40,
      update_i_reg_2 => registers_0_n_68,
      update_i_reg_3 => \^rtc_0_update_t\,
      \wr_data_reg[11]\(3) => rtc_0_n_16,
      \wr_data_reg[11]\(2) => rtc_0_n_17,
      \wr_data_reg[11]\(1) => rtc_0_n_18,
      \wr_data_reg[11]\(0) => rtc_0_n_19,
      \wr_data_reg[13]\(2 downto 1) => rtc_0_wr_reg_o(5 downto 4),
      \wr_data_reg[13]\(0) => rtc_0_wr_reg_o(2),
      wr_en => registers_0_fifo_write_WR_EN,
      \wr_reg_o_reg[2]\ => \wr_reg_o_reg[2]\
    );
rtc_0: entity work.zxnexys_zxrtc_0_0_rtcc_rtc_0_0
     port map (
      D(1) => \tmp_reg[0]\(0),
      D(0) => sda_reg,
      E(0) => \inst/p_1_in\,
      Q(2 downto 1) => rtc_0_wr_reg_o(5 downto 4),
      Q(0) => rtc_0_wr_reg_o(2),
      ack14_out => ack14_out,
      ack_reg(0) => ack_reg,
      \bcnt_reg[0]\ => \bcnt_reg[0]\,
      \bcnt_reg[0]_0\ => \bcnt_reg[0]_0\,
      \bcnt_reg[1]\ => \bcnt_reg[1]\,
      \bcnt_reg[1]_0\ => \bcnt_reg[1]_0\,
      clk_peripheral => clk_peripheral,
      \cnt_reg[0]\ => \cnt_reg[0]\,
      \cnt_reg[1]\ => \cnt_reg[1]\,
      \cnt_reg[2]\(2 downto 0) => \inst/cnt\(2 downto 0),
      \data_o_reg[0]\ => rtc_0_n_21,
      \data_o_reg[0]_0\ => rtc_0_n_105,
      \data_o_reg[0]_1\ => rtc_0_n_110,
      \data_o_reg[0]_2\ => rtc_0_n_119,
      \data_o_reg[0]_3\ => rtc_0_n_123,
      \data_o_reg[1]\ => rtc_0_n_32,
      \data_o_reg[1]_0\ => \data_o_reg[1]\,
      \data_o_reg[1]_1\ => rtc_0_n_124,
      \data_o_reg[2]\ => rtc_0_n_30,
      \data_o_reg[2]_0\ => rtc_0_n_106,
      \data_o_reg[2]_1\ => rtc_0_n_111,
      \data_o_reg[2]_2\ => rtc_0_n_120,
      \data_o_reg[2]_3\ => rtc_0_n_125,
      \data_o_reg[3]\ => rtc_0_n_107,
      \data_o_reg[3]_0\ => rtc_0_n_112,
      \data_o_reg[3]_1\ => rtc_0_n_121,
      \data_o_reg[3]_2\ => rtc_0_n_126,
      \data_o_reg[4]\ => \data_o_reg[4]\,
      \data_o_reg[4]_0\ => \data_o_reg[4]_0\,
      \data_o_reg[6]\(4) => rtc_0_n_100,
      \data_o_reg[6]\(3) => rtc_0_n_101,
      \data_o_reg[6]\(2) => rtc_0_n_102,
      \data_o_reg[6]\(1) => rtc_0_n_103,
      \data_o_reg[6]\(0) => rtc_0_n_104,
      \data_o_reg[7]\(7 downto 4) => \^data_o_reg[7]\(5 downto 2),
      \data_o_reg[7]\(3) => rtc_0_data_o(3),
      \data_o_reg[7]\(2) => \^data_o_reg[7]\(1),
      \data_o_reg[7]\(1) => rtc_0_data_o(1),
      \data_o_reg[7]\(0) => \^data_o_reg[7]\(0),
      \data_o_reg[7]_0\(7) => rtc_0_n_86,
      \data_o_reg[7]_0\(6) => rtc_0_n_87,
      \data_o_reg[7]_0\(5) => rtc_0_n_88,
      \data_o_reg[7]_0\(4) => rtc_0_n_89,
      \data_o_reg[7]_0\(3) => rtc_0_n_90,
      \data_o_reg[7]_0\(2) => rtc_0_n_91,
      \data_o_reg[7]_0\(1) => rtc_0_n_92,
      \data_o_reg[7]_0\(0) => rtc_0_n_93,
      \data_reg[0][2]\(1) => \data_reg[0]_1\(2),
      \data_reg[0][2]\(0) => \data_reg[0]_1\(0),
      \data_reg[0][2]_0\ => registers_0_n_88,
      \data_reg[0][3]\ => registers_0_n_95,
      \data_reg[0][3]_0\ => registers_0_n_82,
      \data_reg[0][4]\(0) => \^data_reg[0][7]\(0),
      \data_reg[10][0]\ => registers_0_n_42,
      \data_reg[11][0]\ => registers_0_n_65,
      \data_reg[12][0]\ => registers_0_n_124,
      \data_reg[13][0]\ => registers_0_n_47,
      \data_reg[13][0]_0\ => registers_0_n_67,
      \data_reg[14][0]\ => registers_0_n_45,
      \data_reg[14][0]_0\ => registers_0_n_112,
      \data_reg[15][0]\ => registers_0_n_110,
      \data_reg[16][0]\ => registers_0_n_91,
      \data_reg[17][0]\ => registers_0_n_99,
      \data_reg[18][0]\ => registers_0_n_43,
      \data_reg[1][2]\(1) => \data_reg[1]_0\(2),
      \data_reg[1][2]\(0) => \data_reg[1]_0\(0),
      \data_reg[1][2]_0\ => registers_0_n_101,
      \data_reg[1][3]\ => registers_0_n_81,
      \data_reg[20][0]\ => registers_0_n_104,
      \data_reg[21][0]\ => registers_0_n_68,
      \data_reg[21][0]_0\ => registers_0_n_108,
      \data_reg[22][0]\ => registers_0_n_92,
      \data_reg[24][0]\ => registers_0_n_123,
      \data_reg[26][0]\ => registers_0_n_105,
      \data_reg[2][0]\ => registers_0_n_13,
      \data_reg[2][1]\ => registers_0_n_75,
      \data_reg[2][2]\ => registers_0_n_76,
      \data_reg[2][3]\ => registers_0_n_77,
      \data_reg[32][0]\ => registers_0_n_71,
      \data_reg[33][0]\ => registers_0_n_96,
      \data_reg[33][0]_0\ => registers_0_n_103,
      \data_reg[34][0]\ => registers_0_n_118,
      \data_reg[35][0]\ => registers_0_n_41,
      \data_reg[35][0]_0\ => registers_0_n_102,
      \data_reg[36][0]\ => registers_0_n_44,
      \data_reg[36][0]_0\ => registers_0_n_69,
      \data_reg[37][0]\ => registers_0_n_106,
      \data_reg[38][0]\ => registers_0_n_48,
      \data_reg[39][0]\ => registers_0_n_107,
      \data_reg[3][1]\(1 downto 0) => \^data_reg[3][2]\(1 downto 0),
      \data_reg[3][5]\ => registers_0_n_50,
      \data_reg[3][5]_0\ => registers_0_n_70,
      \data_reg[40][0]\ => registers_0_n_122,
      \data_reg[42][0]\ => registers_0_n_46,
      \data_reg[45][0]\ => registers_0_n_117,
      \data_reg[45][0]_0\ => registers_0_n_94,
      \data_reg[46][0]\ => registers_0_n_93,
      \data_reg[47][0]\ => registers_0_n_72,
      \data_reg[47][0]_0\ => registers_0_n_111,
      \data_reg[49][0]\ => registers_0_n_116,
      \data_reg[4][0]\ => registers_0_n_2,
      \data_reg[4][0]_0\ => \^data_reg[5][3]\,
      \data_reg[4][2]\ => registers_0_n_49,
      \data_reg[50][0]\ => registers_0_n_119,
      \data_reg[52][0]\ => registers_0_n_121,
      \data_reg[53][0]\ => registers_0_n_115,
      \data_reg[5][0]\ => registers_0_n_26,
      \data_reg[5][1]\ => registers_0_n_62,
      \data_reg[5][2]\ => registers_0_n_25,
      \data_reg[5][2]_0\ => registers_0_n_109,
      \data_reg[5][3]\ => registers_0_n_97,
      \data_reg[5][4]\ => registers_0_n_38,
      \data_reg[5][4]_0\ => registers_0_n_98,
      \data_reg[61][0]\ => registers_0_n_39,
      \data_reg[62][0]\ => registers_0_n_40,
      \data_reg[62][0]_0\ => registers_0_n_120,
      \data_reg[63][0]\ => registers_0_n_66,
      \data_reg[6][2]\ => registers_0_n_114,
      \data_reg[6][3]\ => registers_0_n_80,
      \data_reg[6][6]\(3) => \data_reg[6]_2\(6),
      \data_reg[6][6]\(2) => \data_reg[6]_2\(4),
      \data_reg[6][6]\(1) => \data_reg[6]_2\(2),
      \data_reg[6][6]\(0) => \data_reg[6]_2\(0),
      \data_reg[6][6]_0\ => registers_0_n_113,
      \data_reg[7][0]\ => registers_0_n_64,
      \data_reg[9][0]\ => registers_0_n_100,
      dout(13 downto 8) => registers_0_fifo_read_RD_DATA(13 downto 8),
      dout(7 downto 4) => \^dout\(3 downto 0),
      dout(3 downto 0) => registers_0_fifo_read_RD_DATA(3 downto 0),
      \goreg_bm.dout_i_reg[10]\(0) => \data_reg[43]0\,
      \goreg_bm.dout_i_reg[10]_0\(0) => \data_reg[22]0\,
      \goreg_bm.dout_i_reg[10]_1\(0) => \data_reg[50]0\,
      \goreg_bm.dout_i_reg[11]\ => \goreg_bm.dout_i_reg[11]_0\,
      \goreg_bm.dout_i_reg[11]_0\(0) => \data_reg[48]0\,
      \goreg_bm.dout_i_reg[11]_1\(0) => \data_reg[12]0\,
      \goreg_bm.dout_i_reg[11]_2\(0) => \data_reg[53]0\,
      \goreg_bm.dout_i_reg[11]_3\ => \^goreg_bm.dout_i_reg[11]\,
      \goreg_bm.dout_i_reg[12]\(0) => \data_reg[57]0\,
      \goreg_bm.dout_i_reg[12]_0\(0) => \data_reg[17]0\,
      \goreg_bm.dout_i_reg[12]_1\(0) => \data_reg[51]0\,
      \goreg_bm.dout_i_reg[12]_2\ => \^goreg_bm.dout_i_reg[12]_0\,
      \goreg_bm.dout_i_reg[13]\(0) => \data_reg[58]0\,
      \goreg_bm.dout_i_reg[13]_0\(0) => \data_reg[30]0\,
      \goreg_bm.dout_i_reg[13]_1\(0) => \data_reg[61]0\,
      \goreg_bm.dout_i_reg[13]_2\(0) => \data_reg[31]0\,
      \goreg_bm.dout_i_reg[13]_3\(0) => \data_reg[49]0\,
      \goreg_bm.dout_i_reg[8]\(0) => \data_reg[38]0\,
      \goreg_bm.dout_i_reg[9]\(0) => \data_reg[27]0\,
      \goreg_bm.dout_i_reg[9]_0\(0) => \data_reg[19]0\,
      \goreg_bm.dout_i_reg[9]_1\(0) => \data_reg[52]0\,
      \guf.guf1.underflow_i_reg\(0) => \data_reg[37]0\,
      \guf.guf1.underflow_i_reg_0\(0) => \data_reg[26]0\,
      i2c_rw_reg => i2c_rw_reg,
      i2c_rw_reg_0 => i2c_rw_reg_0,
      old_scl_reg => old_scl_reg,
      \ptr_reg[5]\(5 downto 0) => rtc_0_rd_reg_o(5 downto 0),
      reset => \^reset\,
      scl_i => scl_i,
      scl_reg => scl_reg,
      scl_reg_0 => scl_reg_0,
      \scl_sr_reg[1]\(1 downto 0) => \scl_sr_reg[1]\(1 downto 0),
      sda_i => sda_i,
      sda_o => sda_o,
      sda_o_reg => sda_o_reg,
      sda_o_reg_0 => registers_0_n_125,
      sda_reg => sda_reg_0,
      \sda_sr_reg[1]\(1 downto 0) => \sda_sr_reg[1]\(1 downto 0),
      underflow => \^underflow\,
      update_t_reg => \^rtc_0_update_t\,
      update_t_reg_0 => \^update_t_reg\,
      update_t_reg_1(0) => \data_reg[34]0\,
      update_t_reg_2(0) => \data_reg[46]0\,
      update_t_reg_3 => update_t_reg_0,
      \wr_data_reg[11]\ => \^update_i\,
      \wr_data_reg[11]_0\(0) => p_0_in(3),
      \wr_data_reg[8]\(2) => \inst/refresh_reg\(6),
      \wr_data_reg[8]\(1 downto 0) => \inst/refresh_reg\(1 downto 0),
      \wr_reg_o_reg[0]\(0) => \data_reg[33]0\,
      \wr_reg_o_reg[1]\(0) => \data_reg[14]0\,
      \wr_reg_o_reg[1]_0\(0) => \data_reg[8]0\,
      \wr_reg_o_reg[1]_1\(0) => \data_reg[7]0\,
      \wr_reg_o_reg[1]_2\ => rtc_0_n_81,
      \wr_reg_o_reg[2]\ => rtc_0_n_33,
      \wr_reg_o_reg[2]_0\ => \^wr_reg_o_reg[2]_0\,
      \wr_reg_o_reg[2]_1\ => \^wr_reg_o_reg[2]_1\,
      \wr_reg_o_reg[2]_2\ => rtc_0_n_138,
      \wr_reg_o_reg[3]\(3) => rtc_0_n_16,
      \wr_reg_o_reg[3]\(2) => rtc_0_n_17,
      \wr_reg_o_reg[3]\(1) => rtc_0_n_18,
      \wr_reg_o_reg[3]\(0) => rtc_0_n_19,
      \wr_reg_o_reg[3]_0\(0) => \data_reg[20]0\,
      \wr_reg_o_reg[3]_1\(0) => \data_reg[11]0\,
      \wr_reg_o_reg[3]_2\ => rtc_0_n_65,
      \wr_reg_o_reg[3]_3\(0) => \data_reg[10]0\,
      \wr_reg_o_reg[3]_4\(0) => \data_reg[9]0\,
      \wr_reg_o_reg[4]\(0) => \data_reg[59]0\,
      \wr_reg_o_reg[4]_0\(0) => \data_reg[54]0\,
      \wr_reg_o_reg[4]_1\(0) => \data_reg[62]0\,
      \wr_reg_o_reg[4]_10\(0) => \data_reg[47]0\,
      \wr_reg_o_reg[4]_11\ => \^wr_reg_o_reg[4]\,
      \wr_reg_o_reg[4]_12\ => rtc_0_n_117,
      \wr_reg_o_reg[4]_2\(0) => \data_reg[56]0\,
      \wr_reg_o_reg[4]_3\(0) => \data_reg[18]0\,
      \wr_reg_o_reg[4]_4\(0) => \data_reg[39]0\,
      \wr_reg_o_reg[4]_5\(0) => \data_reg[40]0\,
      \wr_reg_o_reg[4]_6\(0) => \data_reg[13]0\,
      \wr_reg_o_reg[4]_7\(0) => \data_reg[45]0\,
      \wr_reg_o_reg[4]_8\(0) => \data_reg[60]0\,
      \wr_reg_o_reg[4]_9\(0) => \data_reg[15]0\,
      \wr_reg_o_reg[5]\(0) => \data_reg[29]0\,
      \wr_reg_o_reg[5]_0\(0) => \data_reg[24]0\,
      \wr_reg_o_reg[5]_1\(0) => \data_reg[16]0\,
      \wr_reg_o_reg[5]_10\(0) => \data_reg[41]0\,
      \wr_reg_o_reg[5]_11\(0) => \data_reg[63]0\,
      \wr_reg_o_reg[5]_12\ => \^wr_reg_o_reg[5]\,
      \wr_reg_o_reg[5]_2\(0) => \data_reg[25]0\,
      \wr_reg_o_reg[5]_3\(0) => \data_reg[55]0\,
      \wr_reg_o_reg[5]_4\(0) => \data_reg[35]0\,
      \wr_reg_o_reg[5]_5\(0) => \data_reg[21]0\,
      \wr_reg_o_reg[5]_6\(0) => \data_reg[32]0\,
      \wr_reg_o_reg[5]_7\(0) => \data_reg[42]0\,
      \wr_reg_o_reg[5]_8\(0) => \data_reg[44]0\,
      \wr_reg_o_reg[5]_9\(0) => \data_reg[36]0\
    );
rtc_reset_0: entity work.zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0
     port map (
      E(0) => \inst/p_1_in\,
      clk_peripheral => clk_peripheral,
      reset => \^reset\,
      reset_n => rtc_reset_0_reset_n,
      resetn => resetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_wrapper is
  port (
    iic_rtcc_sda_t : out STD_LOGIC;
    iic_rtcc_scl_t : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    iic_rtcc_sda_i : in STD_LOGIC;
    iic_rtcc_scl_i : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC;
    resetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_wrapper : entity is "rtcc_wrapper";
end zxnexys_zxrtc_0_0_rtcc_wrapper;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_wrapper is
  signal \axi_controller_0/inst/cState\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \data[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \data[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \data[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \data[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \data[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][4]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[4][7]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][4]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][5]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][6]_i_1_n_0\ : STD_LOGIC;
  signal \data[5][7]_i_1_n_0\ : STD_LOGIC;
  signal fifo_generator_1_underflow : STD_LOGIC;
  signal i2c_rw_i_1_n_0 : STD_LOGIC;
  signal \registers_0/data3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \registers_0/data_reg[0]_1\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \registers_0/data_reg[1]_0\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \registers_0/data_reg[3]_3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \registers_0/inst/update_i\ : STD_LOGIC;
  signal registers_0_fifo_read_RD_DATA : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal reset_1 : STD_LOGIC;
  signal \rtc_0/inst/ack14_out\ : STD_LOGIC;
  signal \rtc_0/p_0_in0_in\ : STD_LOGIC;
  signal \rtc_0/tmp\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rtc_0_data_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rtc_0_update_t : STD_LOGIC;
  signal rtcc_i_n_10 : STD_LOGIC;
  signal rtcc_i_n_11 : STD_LOGIC;
  signal rtcc_i_n_12 : STD_LOGIC;
  signal rtcc_i_n_13 : STD_LOGIC;
  signal rtcc_i_n_14 : STD_LOGIC;
  signal rtcc_i_n_19 : STD_LOGIC;
  signal rtcc_i_n_21 : STD_LOGIC;
  signal rtcc_i_n_22 : STD_LOGIC;
  signal rtcc_i_n_27 : STD_LOGIC;
  signal rtcc_i_n_28 : STD_LOGIC;
  signal rtcc_i_n_29 : STD_LOGIC;
  signal rtcc_i_n_30 : STD_LOGIC;
  signal rtcc_i_n_31 : STD_LOGIC;
  signal rtcc_i_n_35 : STD_LOGIC;
  signal rtcc_i_n_36 : STD_LOGIC;
  signal rtcc_i_n_37 : STD_LOGIC;
  signal rtcc_i_n_38 : STD_LOGIC;
  signal rtcc_i_n_44 : STD_LOGIC;
  signal rtcc_i_n_46 : STD_LOGIC;
  signal rtcc_i_n_54 : STD_LOGIC;
  signal rtcc_i_n_55 : STD_LOGIC;
  signal rtcc_i_n_56 : STD_LOGIC;
  signal rtcc_i_n_58 : STD_LOGIC;
  signal rtcc_i_n_59 : STD_LOGIC;
  signal rtcc_i_n_60 : STD_LOGIC;
  signal rtcc_i_n_61 : STD_LOGIC;
  signal rtcc_i_n_62 : STD_LOGIC;
  signal rtcc_i_n_63 : STD_LOGIC;
  signal rtcc_i_n_64 : STD_LOGIC;
  signal rtcc_i_n_65 : STD_LOGIC;
  signal rtcc_i_n_66 : STD_LOGIC;
  signal rtcc_i_n_67 : STD_LOGIC;
  signal rtcc_i_n_68 : STD_LOGIC;
  signal rtcc_i_n_69 : STD_LOGIC;
  signal rtcc_i_n_70 : STD_LOGIC;
  signal rtcc_i_n_71 : STD_LOGIC;
  signal rtcc_i_n_72 : STD_LOGIC;
  signal rtcc_i_n_73 : STD_LOGIC;
  signal rtcc_i_n_74 : STD_LOGIC;
  signal rtcc_i_n_75 : STD_LOGIC;
  signal rtcc_i_n_76 : STD_LOGIC;
  signal rtcc_i_n_77 : STD_LOGIC;
  signal rtcc_i_n_78 : STD_LOGIC;
  signal rtcc_i_n_79 : STD_LOGIC;
  signal rtcc_i_n_80 : STD_LOGIC;
  signal rtcc_i_n_82 : STD_LOGIC;
  signal rtcc_i_n_83 : STD_LOGIC;
  signal rtcc_i_n_84 : STD_LOGIC;
  signal rtcc_i_n_85 : STD_LOGIC;
  signal rtcc_i_n_86 : STD_LOGIC;
  signal rtcc_i_n_87 : STD_LOGIC;
  signal rtcc_i_n_88 : STD_LOGIC;
  signal rtcc_i_n_89 : STD_LOGIC;
  signal rtcc_i_n_90 : STD_LOGIC;
  signal rtcc_i_n_91 : STD_LOGIC;
  signal rtcc_i_n_92 : STD_LOGIC;
  signal rtcc_i_n_93 : STD_LOGIC;
  signal scl_i_1_n_0 : STD_LOGIC;
  signal sda_i_1_n_0 : STD_LOGIC;
  signal \^sda_o\ : STD_LOGIC;
  signal sda_o_i_1_n_0 : STD_LOGIC;
  signal \timeout[13]_i_1_n_0\ : STD_LOGIC;
  signal update_t_i_1_n_0 : STD_LOGIC;
begin
  sda_o <= \^sda_o\;
\data[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => rtcc_i_n_77,
      I1 => rtcc_i_n_27,
      I2 => rtcc_i_n_70,
      I3 => rtcc_i_n_89,
      I4 => \registers_0/data_reg[0]_1\(4),
      O => \data[0][4]_i_1_n_0\
    );
\data[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => rtc_0_data_o(5),
      I1 => rtcc_i_n_59,
      I2 => rtcc_i_n_88,
      I3 => rtcc_i_n_27,
      I4 => rtcc_i_n_69,
      I5 => \registers_0/data_reg[0]_1\(5),
      O => \data[0][5]_i_1_n_0\
    );
\data[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => rtc_0_data_o(6),
      I1 => rtcc_i_n_59,
      I2 => rtcc_i_n_87,
      I3 => rtcc_i_n_27,
      I4 => rtcc_i_n_69,
      I5 => \registers_0/data_reg[0]_1\(6),
      O => \data[0][6]_i_1_n_0\
    );
\data[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(7),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(7),
      I4 => rtcc_i_n_70,
      I5 => \registers_0/data_reg[0]_1\(7),
      O => \data[0][7]_i_1_n_0\
    );
\data[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8FFFFBBB80000"
    )
        port map (
      I0 => rtc_0_data_o(4),
      I1 => rtcc_i_n_59,
      I2 => registers_0_fifo_read_RD_DATA(4),
      I3 => fifo_generator_1_underflow,
      I4 => rtcc_i_n_74,
      I5 => \registers_0/data_reg[1]_0\(4),
      O => \data[1][4]_i_1_n_0\
    );
\data[1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(5),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => rtcc_i_n_91,
      I4 => rtcc_i_n_74,
      I5 => \registers_0/data_reg[1]_0\(5),
      O => \data[1][5]_i_1_n_0\
    );
\data[1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(6),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => rtcc_i_n_90,
      I4 => rtcc_i_n_74,
      I5 => \registers_0/data_reg[1]_0\(6),
      O => \data[1][6]_i_1_n_0\
    );
\data[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(7),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(7),
      I4 => rtcc_i_n_75,
      I5 => \registers_0/data_reg[1]_0\(7),
      O => \data[1][7]_i_1_n_0\
    );
\data[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFFBBB80000"
    )
        port map (
      I0 => rtc_0_data_o(4),
      I1 => rtcc_i_n_59,
      I2 => rtcc_i_n_64,
      I3 => rtcc_i_n_85,
      I4 => rtcc_i_n_72,
      I5 => rtcc_i_n_22,
      O => \data[2][4]_i_1_n_0\
    );
\data[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(5),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => rtcc_i_n_86,
      I4 => rtcc_i_n_72,
      I5 => rtcc_i_n_21,
      O => \data[2][5]_i_1_n_0\
    );
\data[2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(6),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(6),
      I4 => rtcc_i_n_73,
      I5 => \registers_0/data3\(0),
      O => \data[2][6]_i_1_n_0\
    );
\data[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(7),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(7),
      I4 => rtcc_i_n_73,
      I5 => rtcc_i_n_19,
      O => \data[2][7]_i_1_n_0\
    );
\data[3][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => rtc_0_data_o(0),
      I1 => rtcc_i_n_59,
      I2 => rtcc_i_n_93,
      I3 => rtcc_i_n_62,
      I4 => rtcc_i_n_35,
      I5 => \registers_0/data_reg[3]_3\(0),
      O => \data[3][0]_i_1_n_0\
    );
\data[3][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => rtcc_i_n_76,
      I1 => rtcc_i_n_62,
      I2 => rtcc_i_n_35,
      I3 => \registers_0/data_reg[3]_3\(1),
      O => \data[3][1]_i_1_n_0\
    );
\data[3][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => rtc_0_data_o(2),
      I1 => rtcc_i_n_59,
      I2 => rtcc_i_n_92,
      I3 => rtcc_i_n_62,
      I4 => rtcc_i_n_35,
      I5 => \registers_0/data_reg[3]_3\(2),
      O => \data[3][2]_i_1_n_0\
    );
\data[4][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => rtc_0_data_o(4),
      I1 => rtcc_i_n_59,
      I2 => rtcc_i_n_63,
      I3 => rtcc_i_n_10,
      I4 => rtcc_i_n_66,
      I5 => rtcc_i_n_14,
      O => \data[4][4]_i_1_n_0\
    );
\data[4][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8FF0000B800"
    )
        port map (
      I0 => rtc_0_data_o(5),
      I1 => rtcc_i_n_59,
      I2 => rtcc_i_n_65,
      I3 => rtcc_i_n_10,
      I4 => rtcc_i_n_66,
      I5 => rtcc_i_n_13,
      O => \data[4][5]_i_1_n_0\
    );
\data[4][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(6),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(6),
      I4 => rtcc_i_n_68,
      I5 => rtcc_i_n_12,
      O => \data[4][6]_i_1_n_0\
    );
\data[4][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(7),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(7),
      I4 => rtcc_i_n_68,
      I5 => rtcc_i_n_11,
      O => \data[4][7]_i_1_n_0\
    );
\data[5][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFB0000AA08"
    )
        port map (
      I0 => rtcc_i_n_71,
      I1 => rtcc_i_n_62,
      I2 => rtcc_i_n_60,
      I3 => rtcc_i_n_61,
      I4 => rtcc_i_n_67,
      I5 => rtcc_i_n_31,
      O => \data[5][4]_i_1_n_0\
    );
\data[5][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(5),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(5),
      I4 => rtcc_i_n_61,
      I5 => rtcc_i_n_30,
      O => \data[5][5]_i_1_n_0\
    );
\data[5][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(6),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(6),
      I4 => rtcc_i_n_61,
      I5 => rtcc_i_n_29,
      O => \data[5][6]_i_1_n_0\
    );
\data[5][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28FFFFEB280000"
    )
        port map (
      I0 => rtc_0_data_o(7),
      I1 => rtc_0_update_t,
      I2 => \registers_0/inst/update_i\,
      I3 => registers_0_fifo_read_RD_DATA(7),
      I4 => rtcc_i_n_61,
      I5 => rtcc_i_n_28,
      O => \data[5][7]_i_1_n_0\
    );
i2c_rw_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA338A00"
    )
        port map (
      I0 => \rtc_0/tmp\(0),
      I1 => \rtc_0/inst/ack14_out\,
      I2 => reset_1,
      I3 => rtcc_i_n_78,
      I4 => rtcc_i_n_38,
      O => i2c_rw_i_1_n_0
    );
rtcc_i: entity work.zxnexys_zxrtc_0_0_rtcc
     port map (
      Q(5 downto 2) => \axi_controller_0/inst/cState\(5 downto 2),
      Q(1) => rtcc_i_n_44,
      Q(0) => \axi_controller_0/inst/cState\(0),
      ack14_out => \rtc_0/inst/ack14_out\,
      ack_reg => rtcc_i_n_58,
      \bcnt_reg[0]\ => rtcc_i_n_46,
      \bcnt_reg[0]_0\ => rtcc_i_n_82,
      \bcnt_reg[1]\ => rtcc_i_n_78,
      \bcnt_reg[1]_0\ => rtcc_i_n_80,
      clk_peripheral => clk_peripheral,
      \cnt_reg[0]\ => rtcc_i_n_83,
      \cnt_reg[1]\ => rtcc_i_n_79,
      data3(0) => \registers_0/data3\(0),
      \data_o_reg[1]\ => rtcc_i_n_76,
      \data_o_reg[4]\ => rtcc_i_n_71,
      \data_o_reg[4]_0\ => rtcc_i_n_77,
      \data_o_reg[7]\(5 downto 2) => rtc_0_data_o(7 downto 4),
      \data_o_reg[7]\(1) => rtc_0_data_o(2),
      \data_o_reg[7]\(0) => rtc_0_data_o(0),
      \data_reg[0][0]\ => rtcc_i_n_69,
      \data_reg[0][3]\ => rtcc_i_n_89,
      \data_reg[0][4]\ => \data[0][4]_i_1_n_0\,
      \data_reg[0][5]\ => rtcc_i_n_72,
      \data_reg[0][5]_0\ => \data[0][5]_i_1_n_0\,
      \data_reg[0][6]\ => \data[0][6]_i_1_n_0\,
      \data_reg[0][7]\(3 downto 0) => \registers_0/data_reg[0]_1\(7 downto 4),
      \data_reg[0][7]_0\ => \data[0][7]_i_1_n_0\,
      \data_reg[1][4]\ => \data[1][4]_i_1_n_0\,
      \data_reg[1][5]\ => rtcc_i_n_62,
      \data_reg[1][5]_0\ => \data[1][5]_i_1_n_0\,
      \data_reg[1][6]\ => \data[1][6]_i_1_n_0\,
      \data_reg[1][7]\(3 downto 0) => \registers_0/data_reg[1]_0\(7 downto 4),
      \data_reg[1][7]_0\ => \data[1][7]_i_1_n_0\,
      \data_reg[2][2]\ => rtcc_i_n_85,
      \data_reg[2][4]\ => rtcc_i_n_22,
      \data_reg[2][4]_0\ => rtcc_i_n_86,
      \data_reg[2][4]_1\ => \data[2][4]_i_1_n_0\,
      \data_reg[2][5]\ => rtcc_i_n_21,
      \data_reg[2][5]_0\ => \data[2][5]_i_1_n_0\,
      \data_reg[2][6]\ => \data[2][6]_i_1_n_0\,
      \data_reg[2][7]\ => rtcc_i_n_19,
      \data_reg[2][7]_0\ => \data[2][7]_i_1_n_0\,
      \data_reg[3][0]\ => rtcc_i_n_93,
      \data_reg[3][0]_0\ => \data[3][0]_i_1_n_0\,
      \data_reg[3][1]\ => \data[3][1]_i_1_n_0\,
      \data_reg[3][2]\(2 downto 0) => \registers_0/data_reg[3]_3\(2 downto 0),
      \data_reg[3][2]_0\ => rtcc_i_n_92,
      \data_reg[3][2]_1\ => \data[3][2]_i_1_n_0\,
      \data_reg[4][3]\ => rtcc_i_n_66,
      \data_reg[4][4]\ => rtcc_i_n_14,
      \data_reg[4][4]_0\ => \data[4][4]_i_1_n_0\,
      \data_reg[4][5]\ => rtcc_i_n_13,
      \data_reg[4][5]_0\ => \data[4][5]_i_1_n_0\,
      \data_reg[4][6]\ => rtcc_i_n_12,
      \data_reg[4][6]_0\ => \data[4][6]_i_1_n_0\,
      \data_reg[4][7]\ => rtcc_i_n_11,
      \data_reg[4][7]_0\ => \data[4][7]_i_1_n_0\,
      \data_reg[5][3]\ => rtcc_i_n_60,
      \data_reg[5][4]\ => rtcc_i_n_31,
      \data_reg[5][4]_0\ => \data[5][4]_i_1_n_0\,
      \data_reg[5][5]\ => rtcc_i_n_30,
      \data_reg[5][5]_0\ => \data[5][5]_i_1_n_0\,
      \data_reg[5][6]\ => rtcc_i_n_29,
      \data_reg[5][6]_0\ => \data[5][6]_i_1_n_0\,
      \data_reg[5][7]\ => rtcc_i_n_28,
      \data_reg[5][7]_0\ => \data[5][7]_i_1_n_0\,
      dout(3 downto 0) => registers_0_fifo_read_RD_DATA(7 downto 4),
      \goreg_bm.dout_i_reg[11]\ => rtcc_i_n_61,
      \goreg_bm.dout_i_reg[11]_0\ => rtcc_i_n_67,
      \goreg_bm.dout_i_reg[12]\ => rtcc_i_n_74,
      \goreg_bm.dout_i_reg[12]_0\ => rtcc_i_n_75,
      \goreg_bm.dout_i_reg[4]\ => rtcc_i_n_63,
      \goreg_bm.dout_i_reg[4]_0\ => rtcc_i_n_64,
      \goreg_bm.dout_i_reg[5]\ => rtcc_i_n_65,
      \goreg_bm.dout_i_reg[5]_0\ => rtcc_i_n_88,
      \goreg_bm.dout_i_reg[5]_1\ => rtcc_i_n_91,
      \goreg_bm.dout_i_reg[6]\ => rtcc_i_n_87,
      \goreg_bm.dout_i_reg[6]_0\ => rtcc_i_n_90,
      i2c_rw_reg => rtcc_i_n_38,
      i2c_rw_reg_0 => i2c_rw_i_1_n_0,
      iic_rtcc_scl_i => iic_rtcc_scl_i,
      iic_rtcc_scl_t => iic_rtcc_scl_t,
      iic_rtcc_sda_i => iic_rtcc_sda_i,
      iic_rtcc_sda_t => iic_rtcc_sda_t,
      old_scl_reg => rtcc_i_n_84,
      \refresh_reg[1]\ => rtcc_i_n_27,
      reset => reset_1,
      resetn => resetn,
      rtc_0_update_t => rtc_0_update_t,
      scl_i => scl_i,
      scl_reg => rtcc_i_n_37,
      scl_reg_0 => scl_i_1_n_0,
      \scl_sr_reg[1]\(1) => rtcc_i_n_55,
      \scl_sr_reg[1]\(0) => rtcc_i_n_56,
      sda_i => sda_i,
      sda_o => \^sda_o\,
      sda_o_reg => sda_o_i_1_n_0,
      sda_reg => rtcc_i_n_36,
      sda_reg_0 => sda_i_1_n_0,
      \sda_sr_reg[1]\(1) => \rtc_0/p_0_in0_in\,
      \sda_sr_reg[1]\(0) => rtcc_i_n_54,
      \timeout_reg[13]\ => \timeout[13]_i_1_n_0\,
      \tmp_reg[0]\(0) => \rtc_0/tmp\(0),
      underflow => fifo_generator_1_underflow,
      update_i => \registers_0/inst/update_i\,
      update_t_reg => rtcc_i_n_59,
      update_t_reg_0 => update_t_i_1_n_0,
      \wr_reg_o_reg[2]\ => rtcc_i_n_10,
      \wr_reg_o_reg[2]_0\ => rtcc_i_n_68,
      \wr_reg_o_reg[2]_1\ => rtcc_i_n_70,
      \wr_reg_o_reg[4]\ => rtcc_i_n_73,
      \wr_reg_o_reg[5]\ => rtcc_i_n_35
    );
scl_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE40"
    )
        port map (
      I0 => reset_1,
      I1 => rtcc_i_n_55,
      I2 => rtcc_i_n_56,
      I3 => rtcc_i_n_37,
      O => scl_i_1_n_0
    );
sda_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE40"
    )
        port map (
      I0 => reset_1,
      I1 => \rtc_0/p_0_in0_in\,
      I2 => rtcc_i_n_54,
      I3 => rtcc_i_n_36,
      O => sda_i_1_n_0
    );
sda_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABAFFFFBABAFF00"
    )
        port map (
      I0 => rtcc_i_n_79,
      I1 => rtcc_i_n_80,
      I2 => rtcc_i_n_46,
      I3 => rtcc_i_n_83,
      I4 => rtcc_i_n_84,
      I5 => \^sda_o\,
      O => sda_o_i_1_n_0
    );
\timeout[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000101084"
    )
        port map (
      I0 => rtcc_i_n_44,
      I1 => \axi_controller_0/inst/cState\(5),
      I2 => \axi_controller_0/inst/cState\(3),
      I3 => \axi_controller_0/inst/cState\(2),
      I4 => \axi_controller_0/inst/cState\(4),
      I5 => \axi_controller_0/inst/cState\(0),
      O => \timeout[13]_i_1_n_0\
    );
update_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0100"
    )
        port map (
      I0 => rtcc_i_n_82,
      I1 => reset_1,
      I2 => rtcc_i_n_38,
      I3 => rtcc_i_n_58,
      I4 => rtc_0_update_t,
      O => update_t_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0 is
  port (
    clk_peripheral : in STD_LOGIC;
    iic_rtcc_scl_i : in STD_LOGIC;
    iic_rtcc_scl_o : out STD_LOGIC;
    iic_rtcc_scl_t : out STD_LOGIC;
    iic_rtcc_sda_i : in STD_LOGIC;
    iic_rtcc_sda_o : out STD_LOGIC;
    iic_rtcc_sda_t : out STD_LOGIC;
    resetn : in STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of zxnexys_zxrtc_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0 : entity is "zxnexys_zxrtc_0_0,rtcc_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of zxnexys_zxrtc_0_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0 : entity is "rtcc_wrapper,Vivado 2021.2.1";
end zxnexys_zxrtc_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^scl_i\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk_peripheral : signal is "xilinx.com:signal:clock:1.0 clk_peripheral CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk_peripheral : signal is "XIL_INTERFACENAME clk_peripheral, ASSOCIATED_RESET resetn:reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN zxnexys_zxclock_0_0_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of iic_rtcc_scl_i : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SCL_I";
  attribute X_INTERFACE_INFO of iic_rtcc_scl_o : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SCL_O";
  attribute X_INTERFACE_INFO of iic_rtcc_scl_t : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SCL_T";
  attribute X_INTERFACE_INFO of iic_rtcc_sda_i : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SDA_I";
  attribute X_INTERFACE_INFO of iic_rtcc_sda_o : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SDA_O";
  attribute X_INTERFACE_INFO of iic_rtcc_sda_t : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SDA_T";
  attribute X_INTERFACE_INFO of resetn : signal is "xilinx.com:signal:reset:1.0 resetn RST";
  attribute X_INTERFACE_PARAMETER of resetn : signal is "XIL_INTERFACENAME resetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of scl_i : signal is "specnext.com:specnext:rtc:1.0 rtc scl_out";
  attribute X_INTERFACE_INFO of scl_o : signal is "specnext.com:specnext:rtc:1.0 rtc scl_in";
  attribute X_INTERFACE_INFO of sda_i : signal is "specnext.com:specnext:rtc:1.0 rtc sda_out";
  attribute X_INTERFACE_INFO of sda_o : signal is "specnext.com:specnext:rtc:1.0 rtc sda_in";
begin
  \^scl_i\ <= scl_i;
  iic_rtcc_scl_o <= \<const0>\;
  iic_rtcc_sda_o <= \<const0>\;
  scl_o <= \^scl_i\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.zxnexys_zxrtc_0_0_rtcc_wrapper
     port map (
      clk_peripheral => clk_peripheral,
      iic_rtcc_scl_i => iic_rtcc_scl_i,
      iic_rtcc_scl_t => iic_rtcc_scl_t,
      iic_rtcc_sda_i => iic_rtcc_sda_i,
      iic_rtcc_sda_t => iic_rtcc_sda_t,
      resetn => resetn,
      scl_i => \^scl_i\,
      sda_i => sda_i,
      sda_o => sda_o
    );
end STRUCTURE;
