%---------- Gm/Id temp ----------
@article{Shoucair1986,
abstract = {The design of CMOS analog integrated circuits to be operated at elevated junction temperatures is discussed. Considerations which have successfully been implemented in the design of basic analog cells for operation over the 25°-250°C range are emphasized. Simple models arc presented along with the temperature dependencies of key design parameters. These models and high-temperature trends represent sufficient information for first-order hand analysis prior to computeraided design.},
annote = {NULL},
author = {Shoucair, F.S.},
doi = {10.1109/TCHMT.1986.1136646},
file = {:home/lcr/.local/share/data/Mendeley Ltd./Mendeley Desktop/Downloaded/Shoucair - 1986 - Design Consideration in High Temperature Analog CMOS Integrated Circuits.pdf:pdf},
issn = {0148-6411},
journal = {IEEE Transactions on Components, Hybrids, and Manufacturing Technology},
mendeley-groups = {opamps/compensation temperature},
number = {3},
pages = {242--251},
title = {{Design Consideration in High Temperature Analog CMOS Integrated Circuits}},
url = {http://ieeexplore.ieee.org/ielx6/33/25362/01136646.pdf?tp={\&}arnumber=1136646{\&}isnumber=25362{\%}5Cnhttp://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=1136646{\&}newsearch=true{\&}queryText=Design considerations in high-temperature analog CMOS integrated circ},
volume = {9},
year = {1986}
}
@article{Park1995,
abstract = {This paper presents one of the first studies on the temperature{$\backslash$}ndependence of integrated circuits operating at very low voltages. It was{$\backslash$}nfound that the performance degradation with temperature becomes smaller{$\backslash$}nas the supply voltage decreases and actually reverses into enhancement{$\backslash$}nbelow a {\&}ldquo;crossover{\&}rdquo; point in supply voltage. This reversal{$\backslash$}nof temperature dependence is explained through analyses of some{$\backslash$}nfundamental characteristics of MOSFET devices such as threshold voltage{$\backslash$}n(V{\textless}sub{\textgreater}T{\textless}/sub{\textgreater}) and carrier mobility},
author = {Park, Changhae Park Changhae and John, J.P. and Klein, K. and Teplik, J. and Caravella, J. and Whitfield, J. and Papworth, K. and Cheng, Sunny Cheng Sunny},
doi = {10.1109/IEDM.1995.497185},
file = {:C{$\backslash$}:/Users/lcr/Downloads/00497185.pdf:pdf},
isbn = {0-7803-2700-4},
issn = {0163-1918},
journal = {Proceedings of International Electron Devices Meeting},
pages = {71--74},
title = {{Reversal of temperature dependence of integrated circuits operating{$\backslash$}nat very low voltages}},
year = {1995}
}
@ARTICLE{Silveira1996, 
author={F. Silveira and D. Flandre and P. G. A. Jespers}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA}, 
year={1996}, 
volume={31}, 
number={9}, 
pages={1314-1319}, 
keywords={CMOS analogue integrated circuits;differential amplifiers;integrated circuit design;operational amplifiers;silicon-on-insulator;CMOS analog circuits;MOS transistor;SOI micropower OTA;Si;design methodology;gm/ID based methodology;low power circuits;operational transconductance amplifier;transconductance;Analog circuits;Analytical models;CMOS analog integrated circuits;Circuit synthesis;Design methodology;Energy consumption;MOSFETs;Operational amplifiers;Silicon on insulator technology;Transconductance}, 
doi={10.1109/4.535416}, 
ISSN={0018-9200}, 
month={Sep},}
@ARTICLE{Binkley2003, 
author={D. M. Binkley and C. E. Hopper and S. D. Tucker and B. C. Moss and J. M. Rochelle and D. P. Foty}, 
journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, 
title={A CAD methodology for optimizing transistor current and sizing in analog CMOS design}, 
year={2003}, 
volume={22}, 
number={2}, 
pages={225-237}, 
keywords={CMOS analogue integrated circuits;circuit CAD;circuit optimisation;flicker noise;integrated circuit design;integrated circuit noise;white noise;0.5 micron;DC matching;MOS inversion coefficient;MOS transistor;MOSFET current optimisation;MOSFET size optimisation;analog CMOS design;channel length;circuit transconductance;computer-aided design methodology;drain current;drain-source saturation voltage;flicker noise;inversion level;optimal DC gain;output conductance;submicron CMOS process;transistor-level CAD methodology;white noise;Bandwidth;CMOS integrated circuits;Circuit optimization;Design automation;Design methodology;Design optimization;Integrated circuit layout;Integrated circuit noise;MOSFETs;Semiconductor device modeling}, 
doi={10.1109/TCAD.2002.806606}, 
ISSN={0278-0070}, 
month={Feb},}
@inproceedings{Girardi2006,
 author = {Girardi, Alessandro and Bampi, Sergio},
 title = {Power Constrained Design Optimization of Analog Circuits Based on Physical Gm/ID Characteristics},
 booktitle = {Proceedings of the 19th Annual Symposium on Integrated Circuits and Systems Design},
 series = {SBCCI '06},
 year = {2006},
 isbn = {1-59593-479-0},
 location = {Ouro Preto, MG, Brazil},
 pages = {89--93},
 numpages = {5},
 url = {http://doi.acm.org/10.1145/1150343.1150370},
 doi = {10.1145/1150343.1150370},
 acmid = {1150370},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {analog design, simulated annealing, synthesis},
}
@ARTICLE{Gomez2010,
author={D. Gomez and M. Sroka and J. L. Gonzalez Jimenez},
journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
title={Process and Temperature Compensation for RF Low-Noise Amplifiers and Mixers},
year={2010},
volume={57},
number={6},
pages={1204-1211},
keywords={compensation;integrated circuit design;low noise amplifiers;mixers (circuits);radiofrequency amplifiers;LNA;RF front-end circuitry;RF low-noise amplifiers;deep submicron technologies;integrated circuit design;mixers;temperature compensation;Low-noise amplifier (LNA);RF integrated circuits;mixer;process compensation;temperature compensation},
doi={10.1109/TCSI.2009.2031707},
ISSN={1549-8328},
month={June},}
@ARTICLE{Chen2011,
author={S. Chen and J. S. Yuan},
journal={IEEE Transactions on Device and Materials Reliability},
title={Adaptive Gate Bias for Power Amplifier Temperature Compensation},
year={2011},
volume={11},
number={3},
pages={442-449},
keywords={power amplifiers;thermal analysis;transient response;adaptive gate bias;circuit simulation;gate biasing;lattice temperature;mixed-mode device;power amplifier temperature compensation;power amplifier transient response;power-added efficiency;self-heating;temperature drift;Impact ionization;Lattices;Logic gates;MOSFETs;Power amplifiers;Temperature sensors;Bias circuit;hot electron;mixed-mode simulation;output power;power amplifier (PA);power-added efficiency;self-heating;temperature compensation},
doi={10.1109/TDMR.2011.2160264},
ISSN={1530-4388},
month={Sept},}
@ARTICLE{Sira2013,
author={D. Sira and T. Larsen},
journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
title={Process, Voltage and Temperature Compensation Technique for Cascode Modulated PAs},
year={2013},
volume={60},
number={9},
pages={2511-2520},
keywords={CMOS analogue integrated circuits;feedback amplifiers;operational amplifiers;power amplifiers;AM-AM nonlinearity;CMOS process;PVT variation;analog predistorter;baseband replica circuit;cascode gate;cascode modulated PA;empirical model;linearity indicators;negative feedback;operational transconductance amplifier;polar power amplifier;predistorted varying envelope signal;process voltage and temperature compensation technique;size 0.13 mum;transistor level model;Baseband;Integrated circuit modeling;Linearity;Power generation;Predistortion;Radio frequency;Transistors;Analog predistortion;CMOS power amplifier;PVT compensation;cascode;process variation;temperature compensation},
doi={10.1109/TCSI.2012.2215802},
ISSN={1549-8328},
month={Sept},}
@ARTICLE{Zhang2017, 
author={M. Zhang and K. Noh and X. Fan and E. Sánchez-Sinencio}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={A 0.8--1.2 V 10--50 MS/s 13-bit Subranging Pipelined-SAR ADC Using a Temperature-Insensitive Time-Based Amplifier}, 
year={2017}, 
volume={52}, 
number={11}, 
pages={2991-3005}, 
keywords={CMOS digital integrated circuits;amplifiers;analogue-digital conversion;calibration;CMOS process;SAR logic operations;SAR-assisted subranging floating capacitive DAC switching algorithm;Walden FoMs;analog-to-digital converter;asynchronous SAR control logic;dynamic operation;energy-efficient subranging pipelined-successive approximation register analog-to-digital converter;first-stage SAR ADC;noise filtering;open-loop residual amplification;power 1.32 mW;power supply scaling;pre-window technique;residue amplifier;scalable power supply range;signal-to-noise and distortion ratio;size 130 nm;spurious-free dynamic range;subranging pipelined-SAR ADC;temperature-insensitive time-based amplifier;voltage 0.8 V to 1.2 V;word length 13 bit;Capacitors;Energy consumption;Linearity;Parasitic capacitance;Power supplies;Redundancy;Switches;Analog-to-digital converter (ADC);SAR;dynamic amplifier;open-loop amplifier;pipelined-successive approximation register (SAR);residue amplifier;subranging;switched capacitor (SC);switching scheme;temperature insensitive}, 
doi={10.1109/JSSC.2017.2742523}, 
ISSN={0018-9200}, 
month={Nov},}
@article{Ou2014,
	annote = {NULL},
	author = {Ou, Jack and Ferreira, Pietro M},
	journal = {IEEE Trans. Circuits Syst. II, Exp. Briefs},
	month = {oct},
	number = {10},
	pages = {783--787},
	title = {{A gm/ID-Based Noise Optimization for CMOS Folded-Cascode}},
	volume = {61},
	year = {2014}
}
@article{Ou2017,
	author = {Ou, Jack and Ferreira, Pietro M.},
	journal = {Analog Integr. Circ. Sig. Process},
	keywords = {active inductor,g m,i d desgin},
	month = {mar},
	number = {3},
	pages = {347--356},
	title = {{Design considerations of CMOS active inductor for low power applications}},
	volume = {94},
	year = {2018}
}
@article{Ou2018,
	author = {Ou, Jack and Ferreira, Pietro Maris},
	journal = {IEEE Trans. Circuits and Syst. II: Express Briefs},
	month = {jun},
	number = {pp},
	pages = {1--5},
	title = {{Implications of Small Geometry Effects on gm/ID Based Design Methodology for Analog Circuits}},
	volume = {pp},
	year = {2018}
}
@inproceedings{Ou2018a,
	address = {Montr{\'{e}}al, Canada},
	author = {Ou, Jack and Ferreira, Pietro M},
	booktitle = {IEEE New Circuits Syst. Conf.},
	month = {jun},
	pages = {44--47},
	title = {{A CMOS Envelope Detector for Low Power Wireless Receiver Applications}},
	year = {2018}
}
@inproceedings{Ou2017a,
	address = {Strasbourg, France},
	author = {Ou, Jack and Ferreira, Pietro M},
	booktitle = {IEEE New Circuits Syst. Conf.},
	month = {jun},
	pages = {233--236},
	title = {{Design Considerations of a CMOS Envelope Detector for Low Power Wireless Receiver Applications}},
	year = {2017}
}
