From 30db7f7169c99736c7034191ef5573b9c031b474 Mon Sep 17 00:00:00 2001
From: Hyun Kwon <hyun.kwon@xilinx.com>
Date: Thu, 14 Nov 2013 12:16:28 -0800
Subject: [PATCH 053/456] drm: xilinx: cresample: Add input/output video
 format dts prop

This patch comes from:
  https://github.com/Xilinx/linux-xlnx.git

Add input/output video format dts prop. It requires to detect
formats of IP and provide proper information to users.
xilinx_cresample_get_input/output_format() functions are added.

Signed-off-by: Hyun Kwon <hyunk@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
(cherry picked from commit 6c6790e95560e90bb6f7b483269cbfa8e89321a5)

Conflicts:
	arch/arm/boot/dts/zynq-zc702-drm-v4l2.dts
Signed-off-by: Zumeng Chen <zumeng.chen@windriver.com>
---
 .../devicetree/bindings/drm/xilinx/cresample.txt   |    8 +
 arch/arm/boot/dts/zynq-zc702-drm-v4l2.dts          |  671 ++++++++++++++++++++
 drivers/gpu/drm/xilinx/xilinx_cresample.c          |   30 +
 drivers/gpu/drm/xilinx/xilinx_cresample.h          |    5 +
 4 files changed, 714 insertions(+), 0 deletions(-)
 create mode 100644 arch/arm/boot/dts/zynq-zc702-drm-v4l2.dts

diff --git a/Documentation/devicetree/bindings/drm/xilinx/cresample.txt b/Documentation/devicetree/bindings/drm/xilinx/cresample.txt
index 817ec94..177ab58 100644
--- a/Documentation/devicetree/bindings/drm/xilinx/cresample.txt
+++ b/Documentation/devicetree/bindings/drm/xilinx/cresample.txt
@@ -5,10 +5,18 @@ Xilinx CRESAMPLE provides the chroma resampling of YUV formats.
 Required properties:
  - compatible: value should be "xlnx,v-cresample-3.01.a"
  - reg: base address and size of the CRESAMPLE IP
+ - xlnx,input-format, xlnx,output-format: the input/output video formats of
+   CRESAMPLE. The value should be one of following format strings.
+
+	yuv422
+	yuv444
+	yuv420
 
 Example:
 
 	v_cresample_0: v-cresample@40020000 {
 		compatible = "xlnx,v-cresample-3.01.a";
 		reg = <0x40020000 0x10000>;
+		xlnx,input-format = "yuv444";
+		xlnx,output-format = "yuv422";
 	};
diff --git a/arch/arm/boot/dts/zynq-zc702-drm-v4l2.dts b/arch/arm/boot/dts/zynq-zc702-drm-v4l2.dts
new file mode 100644
index 0000000..9f4a174
--- /dev/null
+++ b/arch/arm/boot/dts/zynq-zc702-drm-v4l2.dts
@@ -0,0 +1,671 @@
+/*
+ * Device Tree Generator version: 1.1
+ *
+ * (C) Copyright 2007-2013 Xilinx, Inc.
+ * (C) Copyright 2007-2013 Michal Simek
+ * (C) Copyright 2007-2012 PetaLogix Qld Pty Ltd
+ *
+ * Michal SIMEK <monstr@monstr.eu>
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; either version 2 of
+ * the License, or (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
+ * MA 02111-1307 USA
+ *
+ * CAUTION: This file is automatically generated by libgen.
+ * Version: Xilinx EDK 14.5 EDK_P.58f
+ *
+ */
+
+/dts-v1/;
+/ {
+	#address-cells = <1>;
+	#size-cells = <1>;
+	compatible = "xlnx,zynq-7000";
+	model = "Xilinx Zynq";
+	aliases {
+		ethernet0 = &ps7_ethernet_0;
+		i2c0 = &ps7_i2c_0;
+		serial0 = &ps7_uart_1;
+		spi0 = &ps7_qspi_0;
+	} ;
+	chosen {
+		bootargs = "console=ttyPS0,115200 root=/dev/ram rw earlyprintk";
+		linux,stdout-path = "/amba@0/serial@e0001000";
+	} ;
+	cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		ps7_cortexa9_0: cpu@0 {
+			bus-handle = <&ps7_axi_interconnect_0>;
+			compatible = "arm,cortex-a9";
+			d-cache-line-size = <0x20>;
+			d-cache-size = <0x8000>;
+			device_type = "cpu";
+			i-cache-line-size = <0x20>;
+			i-cache-size = <0x8000>;
+			interrupt-handle = <&ps7_scugic_0>;
+			reg = <0x0>;
+		} ;
+		ps7_cortexa9_1: cpu@1 {
+			bus-handle = <&ps7_axi_interconnect_0>;
+			compatible = "arm,cortex-a9";
+			d-cache-line-size = <0x20>;
+			d-cache-size = <0x8000>;
+			device_type = "cpu";
+			i-cache-line-size = <0x20>;
+			i-cache-size = <0x8000>;
+			interrupt-handle = <&ps7_scugic_0>;
+			reg = <0x1>;
+		} ;
+	} ;
+	pmu {
+		compatible = "arm,cortex-a9-pmu";
+		interrupt-parent = <&ps7_scugic_0>;
+		interrupts = <0 5 4>, <0 6 4>;
+		reg = <0xf8891000 0x1000>, <0xf8893000 0x1000>;
+	} ;
+	ps7_ddr_0: memory@0 {
+		device_type = "memory";
+		reg = <0x0 0x40000000>;
+	} ;
+	ps7_axi_interconnect_0: amba@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "xlnx,ps7-axi-interconnect-1.00.a", "simple-bus";
+		ranges ;
+		ps7_afi_0: ps7-afi@f8008000 {
+			compatible = "xlnx,ps7-afi-1.00.a";
+			reg = <0xf8008000 0x1000>;
+		} ;
+		ps7_afi_1: ps7-afi@f8009000 {
+			compatible = "xlnx,ps7-afi-1.00.a";
+			reg = <0xf8009000 0x1000>;
+		} ;
+		ps7_afi_2: ps7-afi@f800a000 {
+			compatible = "xlnx,ps7-afi-1.00.a";
+			reg = <0xf800a000 0x1000>;
+		} ;
+		ps7_afi_3: ps7-afi@f800b000 {
+			compatible = "xlnx,ps7-afi-1.00.a";
+			reg = <0xf800b000 0x1000>;
+		} ;
+		ps7_can_0: ps7-can@e0008000 {
+			clock-names = "ref_clk", "aper_clk";
+			clocks = <&clkc 19>, <&clkc 36>;
+			compatible = "xlnx,ps7-can-1.00.a", "xlnx,ps7-can";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 28 4>;
+			reg = <0xe0008000 0x1000>;
+		} ;
+		ps7_ddrc_0: ps7-ddrc@f8006000 {
+			compatible = "xlnx,ps7-ddrc-1.00.a", "xlnx,ps7-ddrc";
+			reg = <0xf8006000 0x1000>;
+			xlnx,has-ecc = <0x0>;
+		} ;
+		ps7_dev_cfg_0: ps7-dev-cfg@f8007000 {
+			clock-names = "ref_clk", "fclk0", "fclk1", "fclk2", "fclk3";
+			clocks = <&clkc 12>, <&clkc 15>, <&clkc 16>, <&clkc 17>, <&clkc 18>;
+			compatible = "xlnx,ps7-dev-cfg-1.00.a";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 8 4>;
+			reg = <0xf8007000 0x100>;
+		} ;
+		ps7_dma_s: ps7-dma@f8003000 {
+			#dma-cells = <1>;
+			#dma-channels = <8>;
+			#dma-requests = <4>;
+			arm,primecell-periphid = <0x41330>;
+			clocks = <&clkc 27>;
+			compatible = "xlnx,ps7-dma-1.00.a", "arm,primecell", "arm,pl330";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 13 4>, <0 14 4>, <0 15 4>, <0 16 4>, <0 17 4>, <0 40 4>, <0 41 4>, <0 42 4>, <0 43 4>;
+			reg = <0xf8003000 0x1000>;
+		} ;
+		ps7_ethernet_0: ps7-ethernet@e000b000 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			clock-names = "ref_clk", "aper_clk";
+			clocks = <&clkc 13>, <&clkc 30>;
+			compatible = "xlnx,ps7-ethernet-1.00.a";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 22 4>;
+			local-mac-address = [00 0a 35 00 00 00];
+			phy-handle = <&phy0>;
+			phy-mode = "rgmii-id";
+			reg = <0xe000b000 0x1000>;
+			xlnx,enet-reset = "MIO 11";
+			xlnx,eth-mode = <0x1>;
+			xlnx,has-mdio = <0x1>;
+			xlnx,ptp-enet-clock = <111111115>;
+			mdio {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				phy0: phy@7 {
+					compatible = "marvell,88e1116r";
+					device_type = "ethernet-phy";
+					reg = <7>;
+				} ;
+			} ;
+		} ;
+		ps7_gpio_0: ps7-gpio@e000a000 {
+			#gpio-cells = <2>;
+			clocks = <&clkc 42>;
+			compatible = "xlnx,ps7-gpio-1.00.a";
+			emio-gpio-width = <64>;
+			gpio-controller ;
+			gpio-mask-high = <0x0>;
+			gpio-mask-low = <0x5600>;
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 20 4>;
+			reg = <0xe000a000 0x1000>;
+		} ;
+		ps7_i2c_0: ps7-i2c@e0004000 {
+			bus-id = <0>;
+			clocks = <&clkc 38>;
+			compatible = "xlnx,ps7-i2c-1.00.a";
+			i2c-clk = <400000>;
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 25 4>;
+			reg = <0xe0004000 0x1000>;
+			xlnx,has-interrupt = <0x0>;
+			xlnx,i2c-reset = "MIO 13";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			i2cswitch@74 {
+				compatible = "nxp,pca9548";
+				#address-cells = <1>;
+				#size-cells = <0>;
+				reg = <0x74>;
+
+				i2c@0 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <0>;
+					si570: si570@5d {
+						compatible = "si570";
+						reg = <0x5d>;
+						factory-fout = <156250000>;
+						initial-fout = <148500000>;
+					};
+				};
+
+				i2c_adv7511: i2c@1 {
+					#size-cells = <0>;
+					#address-cells = <1>;
+					reg = <1>;
+
+					adv7511: adv7511@39 {
+						compatible = "adi,adv7511";
+						reg = <0x39>;
+						adi,input-style = <0x02>;
+						adi,input-id = <0x01>;
+						adi,input-color-depth = <0x3>;
+						adi,sync-pulse = <0x03>;
+						adi,bit-justification = <0x01>;
+						adi,up-conversion = <0x00>;
+						adi,timing-generation-sequence = <0x00>;
+						adi,vsync-polarity = <0x02>;
+						adi,hsync-polarity = <0x02>;
+						adi,tdms-clock-inversion;
+						adi,clock-delay = <0x00>;
+					};
+				};
+
+				i2c@2 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <2>;
+					eeprom@54 {
+						compatible = "at,24c08";
+						reg = <0x54>;
+					};
+				};
+
+				i2c@3 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <3>;
+					gpio@21 {
+						compatible = "ti,tca6416";
+						reg = <0x21>;
+						gpio-controller;
+						#gpio-cells = <2>;
+					};
+				};
+
+				i2c@4 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <4>;
+					rtc@54 {
+						compatible = "nxp,pcf8563";
+						reg = <0x51>;
+					};
+				};
+
+				i2c@7 {
+					#address-cells = <1>;
+					#size-cells = <0>;
+					reg = <7>;
+					hwmon@52 {
+						compatible = "pmbus,ucd9248";
+						reg = <52>;
+					};
+					hwmon@53 {
+						compatible = "pmbus,ucd9248";
+						reg = <53>;
+					};
+					hwmon@54 {
+						compatible = "pmbus,ucd9248";
+						reg = <54>;
+					};
+				};
+			};
+
+		} ;
+		ps7_iop_bus_config_0: ps7-iop-bus-config@e0200000 {
+			compatible = "xlnx,ps7-iop-bus-config-1.00.a";
+			reg = <0xe0200000 0x1000>;
+		} ;
+		ps7_pl310_0: ps7-pl310@f8f02000 {
+			arm,data-latency = <3 2 2>;
+			arm,tag-latency = <2 2 2>;
+			cache-level = <2>;
+			cache-unified ;
+			compatible = "xlnx,ps7-pl310-1.00.a", "arm,pl310-cache";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 2 4>;
+			reg = <0xf8f02000 0x1000>;
+		} ;
+		ps7_qspi_0: ps7-qspi@e000d000 {
+			clock-names = "ref_clk", "aper_clk";
+			clocks = <&clkc 10>, <&clkc 43>;
+			compatible = "xlnx,ps7-qspi-1.00.a";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 19 4>;
+			is-dual = <0>;
+			num-chip-select = <1>;
+			reg = <0xe000d000 0x1000>;
+			xlnx,fb-clk = <0x1>;
+			xlnx,qspi-mode = <0x0>;
+			#address-cells = <1>;
+			#size-cells = <0>;
+			flash@0 {
+				compatible = "n25q128";
+				reg = <0x0>;
+				spi-max-frequency = <50000000>;
+				#address-cells = <1>;
+				#size-cells = <1>;
+				partition@qspi-fsbl-uboot {
+					label = "qspi-fsbl-uboot";
+					reg = <0x0 0x100000>;
+				};
+				partition@qspi-linux {
+					label = "qspi-linux";
+					reg = <0x100000 0x500000>;
+				};
+				partition@qspi-device-tree {
+					label = "qspi-device-tree";
+					reg = <0x600000 0x20000>;
+				};
+				partition@qspi-rootfs {
+					label = "qspi-rootfs";
+					reg = <0x620000 0x5E0000>;
+				};
+				partition@qspi-bitstream {
+					label = "qspi-bitstream";
+					reg = <0xC00000 0x400000>;
+				};
+			};
+
+		} ;
+		ps7_qspi_linear_0: ps7-qspi-linear@fc000000 {
+			clock-names = "ref_clk", "aper_clk";
+			clocks = <&clkc 10>, <&clkc 43>;
+			compatible = "xlnx,ps7-qspi-linear-1.00.a";
+			reg = <0xfc000000 0x1000000>;
+		} ;
+		ps7_ram_0: ps7-ram@0 {
+			compatible = "xlnx,ps7-ram-1.00.a", "xlnx,ps7-ocm";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 3 4>;
+			reg = <0xfffc0000 0x40000>;
+		} ;
+		ps7_scugic_0: ps7-scugic@f8f01000 {
+			#address-cells = <2>;
+			#interrupt-cells = <3>;
+			#size-cells = <1>;
+			compatible = "xlnx,ps7-scugic-1.00.a", "arm,cortex-a9-gic", "arm,gic";
+			interrupt-controller ;
+			num_cpus = <2>;
+			num_interrupts = <96>;
+			reg = <0xf8f01000 0x1000>, <0xf8f00100 0x100>;
+		} ;
+		ps7_scutimer_0: ps7-scutimer@f8f00600 {
+			clocks = <&clkc 4>;
+			compatible = "xlnx,ps7-scutimer-1.00.a", "arm,cortex-a9-twd-timer";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <1 13 0x301>;
+			reg = <0xf8f00600 0x20>;
+		} ;
+		ps7_scuwdt_0: ps7-scuwdt@f8f00620 {
+			clocks = <&clkc 4>;
+			compatible = "xlnx,ps7-scuwdt-1.00.a";
+			device_type = "watchdog";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <1 14 0x301>;
+			reg = <0xf8f00620 0xe0>;
+		} ;
+		ps7_sd_0: ps7-sdio@e0100000 {
+			clock-frequency = <50000000>;
+			clock-names = "ref_clk", "aper_clk";
+			clocks = <&clkc 21>, <&clkc 32>;
+			compatible = "xlnx,ps7-sdio-1.00.a", "generic-sdhci";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 24 4>;
+			reg = <0xe0100000 0x1000>;
+			xlnx,has-cd = <0x1>;
+			xlnx,has-power = <0x0>;
+			xlnx,has-wp = <0x1>;
+		} ;
+		ps7_slcr_0: ps7-slcr@f8000000 {
+			compatible = "xlnx,ps7-slcr-1.00.a", "xlnx,zynq-slcr";
+			reg = <0xf8000000 0x1000>;
+			clocks {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				clkc: clkc {
+					#clock-cells = <1>;
+					clock-output-names = "armpll", "ddrpll", "iopll", "cpu_6or4x", "cpu_3or2x",
+						"cpu_2x", "cpu_1x", "ddr2x", "ddr3x", "dci",
+						"lqspi", "smc", "pcap", "gem0", "gem1",
+						"fclk0", "fclk1", "fclk2", "fclk3", "can0",
+						"can1", "sdio0", "sdio1", "uart0", "uart1",
+						"spi0", "spi1", "dma", "usb0_aper", "usb1_aper",
+						"gem0_aper", "gem1_aper", "sdio0_aper", "sdio1_aper", "spi0_aper",
+						"spi1_aper", "can0_aper", "can1_aper", "i2c0_aper", "i2c1_aper",
+						"uart0_aper", "uart1_aper", "gpio_aper", "lqspi_aper", "smc_aper",
+						"swdt", "dbg_trc", "dbg_apb";
+					compatible = "xlnx,ps7-clkc";
+					fclk-enable = <0xf>;
+					ps-clk-frequency = <33333333>;
+				} ;
+			} ;
+		} ;
+		ps7_ttc_0: ps7-ttc@f8001000 {
+			clocks = <&clkc 6>;
+			compatible = "xlnx,ps7-ttc-1.00.a", "cdns,ttc";
+			interrupt-names = "ttc0", "ttc1", "ttc2";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 10 4>, <0 11 4>, <0 12 4>;
+			reg = <0xf8001000 0x1000>;
+		} ;
+		ps7_uart_1: serial@e0001000 {
+			clock-names = "ref_clk", "aper_clk";
+			clocks = <&clkc 24>, <&clkc 41>;
+			compatible = "xlnx,ps7-uart-1.00.a", "xlnx,xuartps";
+			current-speed = <115200>;
+			device_type = "serial";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 50 4>;
+			port-number = <0>;
+			reg = <0xe0001000 0x1000>;
+			xlnx,has-modem = <0x0>;
+		} ;
+		ps7_usb_0: ps7-usb@e0002000 {
+			clocks = <&clkc 28>;
+			compatible = "xlnx,ps7-usb-1.00.a";
+			dr_mode = "host";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 21 4>;
+			phy_type = "ulpi";
+			reg = <0xe0002000 0x1000>;
+			xlnx,usb-reset = "MIO 7";
+		} ;
+		ps7_wdt_0: ps7-wdt@f8005000 {
+			clocks = <&clkc 45>;
+			compatible = "xlnx,ps7-wdt-1.00.a";
+			device_type = "watchdog";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 9 1>;
+			reg = <0xf8005000 0x1000>;
+			reset = <0>;
+			timeout = <10>;
+		} ;
+		ps7_xadc: ps7-xadc@f8007100 {
+			clocks = <&clkc 12>;
+			compatible = "xlnx,ps7-xadc-1.00.a";
+			interrupt-parent = <&ps7_scugic_0>;
+			interrupts = <0 7 4>;
+			reg = <0xf8007100 0x20>;
+		} ;
+
+		axi_vdma_0: axivdma@40000000 {
+			compatible = "xlnx,axi-vdma";
+			reg = <0x40000000 0x10000>;
+
+			xlnx,flush-fsync = <1>;
+			xlnx,num-fstores = <1>;
+			xlnx,family = "zynq-770";
+
+			#dma-cells = <1>;
+			dma-mm2schannel@40000000 {
+				compatible = "xlnx,axi-vdma-mm2s-channel";
+				interrupt-parent = <&ps7_scugic_0>;
+				interrupts = <0 58 0x4>;
+				xlnx,datawidth = <0x40>;
+				xlnx,device-id = <0>;
+			};
+		};
+
+		axi_vdma_1: axivdma@40060000 {
+			compatible = "xlnx,axi-vdma";
+			reg = <0x40060000 0x10000>;
+
+			xlnx,flush-fsync = <1>;
+			xlnx,num-fstores = <1>;
+			xlnx,family = "zynq-770";
+
+			#dma-cells = <1>;
+			dma-mm2schannel@40060000 {
+				compatible = "xlnx,axi-vdma-mm2s-channel";
+				interrupt-parent = <&ps7_scugic_0>;
+				interrupts = <0 57 0x4>;
+				xlnx,datawidth = <0x40>;
+				xlnx,device-id = <0>;
+			};
+			dma-s2mmchannel@40060000 {
+				compatible = "xlnx,axi-vdma-s2mm-channel";
+				interrupt-parent = <&ps7_scugic_0>;
+				interrupts = <0 56 4>;
+				xlnx,datawidth = <0x40>;
+				xlnx,include-dre;
+				xlnx,device-id = <1>;
+			};
+		};
+
+		axi_vdma_2: axivdma@0x40070000 {
+			compatible = "xlnx,axi-vdma";
+			reg = <0x40070000 0x10000>;
+
+			xlnx,flush-fsync = <1>;
+			xlnx,num-fstores = <1>;
+			xlnx,family = "zynq-770";
+
+			#dma-cells = <1>;
+			dma-mm2schannel@0x40070000 {
+				compatible = "xlnx,axi-vdma-mm2s-channel";
+				interrupt-parent = <&ps7_scugic_0>;
+				interrupts = <0 52 4>;
+				xlnx,datawidth = <0x40>;
+				xlnx,device-id = <0>;
+			};
+			dma-s2mmchannel@0x40070000 {
+				compatible = "xlnx,axi-vdma-s2mm-channel";
+				interrupt-parent = <&ps7_scugic_0>;
+				interrupts = <0 36 4>;
+				xlnx,datawidth = <0x40>;
+				xlnx,device-id = <1>;
+			};
+		};
+
+		axi_vdma_3: axivdma@400a0000 {
+			compatible = "xlnx,axi-vdma";
+			reg = <0x400a0000 0x10000>;
+
+			xlnx,flush-fsync = <1>;
+			xlnx,num-fstores = <1>;
+			xlnx,family = "zynq-770";
+
+			#dma-cells = <1>;
+			dma-mm2schannel@400a0000 {
+				compatible = "xlnx,axi-vdma-mm2s-channel";
+				interrupt-parent = <&ps7_scugic_0>;
+				interrupts = <0 35 0x4>;
+				xlnx,datawidth = <0x40>;
+				xlnx,device-id = <0>;
+			};
+		};
+
+		vtc_0: v-tc@40010000 {
+			compatible = "xlnx,v-tc-6.0";
+			reg = <0x40010000 0x10000>;
+			interrupts = <0 54 4>;
+			interrupt-parent = <&ps7_scugic_0>;
+		};
+
+		cresample_0: v-cresample@40020000 {
+			compatible = "xlnx,v-cresample-4.0";
+			reg = <0x40020000 0x10000>;
+			xlnx,input-format = "yuv444";
+			xlnx,output-format = "yuv422";
+		};
+
+		rgb2ycrcb_0: v-rgb2ycrcb@40030000 {
+			compatible = "xlnx,v-rgb2ycrcb-7.0";
+			reg = <0x40030000 0x10000>;
+		};
+
+		osd_0: v-osd@40040000 {
+			compatible = "xlnx,v-osd-6.0";
+			reg = <0x40040000 0x10000>;
+			xlnx,num-layers = <3>;
+			xlnx,screen-width = <1920>;
+			xlnx,video-format = <0>;
+		};
+
+		xilinx_drm {
+			compatible = "xlnx,drm";
+			osd = <&osd_0>;
+			vtc = <&vtc_0>;
+			encoder-slave = <&adv7511>;
+			planes {
+				plane0 {
+					dmas = <&axi_vdma_0 0>;
+					dma-names = "vdma";
+					rgb2yuv = <&rgb2ycrcb_0>;
+					cresample = <&cresample_0>;
+				};
+				plane1 {
+					dmas = <&axi_vdma_1 0>;
+					dma-names = "vdma";
+				};
+				plane2 {
+					dmas = <&axi_vdma_3 0>;
+					dma-names = "vdma";
+				};
+			};
+		};
+
+		axi_tpg_0: axi_tpg@40050000 {
+			compatible = "xlnx,axi-tpg";
+			reg = <0x40050000 0x10000>;
+
+			xlnx,axi-video-format = "yuv422";
+			xlnx,axi-video-width = <8>;
+
+			port {
+				tpg0_out: endpoint {
+					remote-endpoint = <&vcap0_in>;
+				};
+			};
+		};
+
+		axi_video_cap {
+			compatible = "xlnx,axi-video";
+			dmas = <&axi_vdma_1 1>;
+			dma-names = "vdma-s2mm";
+
+			vdma-s2mm {
+				port {
+					vcap0_in: endpoint {
+						remote-endpoint = <&tpg0_out>;
+					};
+				};
+			};
+		};
+
+		axi_sobel_0: axi-sobel@0x40080000 {
+			compatible = "xlnx,axi-sobel";
+			reg = <0x40080000 0x10000>;
+			interrupts = <0 53 4>;
+			interrupt-parent = <&ps7_scugic_0>;
+
+			xlnx,axi-video-width = <8>;
+			xlnx,axi-video-format = "yuv422";
+
+			ports {
+				#address-cells = <1>;
+				#size-cells = <0>;
+
+				port@0 {
+					reg = <0>;
+					sobel0_in: endpoint {
+						remote-endpoint = <&m2m0_out>;
+					};
+				};
+				port@1 {
+					reg = <1>;
+					sobel0_out: endpoint {
+						remote-endpoint = <&m2m0_in>;
+					};
+				};
+			};
+		};
+
+		axi_video_m2m {
+			compatible = "xlnx,axi-video";
+			dmas = <&axi_vdma_2 0
+				&axi_vdma_2 1>;
+			dma-names = "vdma-mm2s", "vdma-s2mm";
+
+			vdma-s2mm {
+				port {
+					m2m0_in: endpoint {
+						remote-endpoint = <&sobel0_out>;
+					};
+				};
+			};
+
+			vdma-mm2s {
+				port {
+					m2m0_out: endpoint {
+						remote-endpoint = <&sobel0_in>;
+					};
+				};
+			};
+		};
+
+	} ;
+} ;
diff --git a/drivers/gpu/drm/xilinx/xilinx_cresample.c b/drivers/gpu/drm/xilinx/xilinx_cresample.c
index 2bb6d24..1afe3a5 100644
--- a/drivers/gpu/drm/xilinx/xilinx_cresample.c
+++ b/drivers/gpu/drm/xilinx/xilinx_cresample.c
@@ -38,6 +38,8 @@
 
 struct xilinx_cresample {
 	void __iomem *base;
+	const char *input_format_name;
+	const char *output_format_name;
 };
 
 /* enable cresample */
@@ -83,6 +85,20 @@ void xilinx_cresample_reset(struct xilinx_cresample *cresample)
 			  reg | CRESAMPLE_CTL_RU);
 }
 
+/* get an input format */
+const char *
+xilinx_cresample_get_input_format_name(struct xilinx_cresample *cresample)
+{
+	return cresample->input_format_name;
+}
+
+/* get an output format */
+const char *
+xilinx_cresample_get_output_format_name(struct xilinx_cresample *cresample)
+{
+	return cresample->output_format_name;
+}
+
 struct xilinx_cresample *xilinx_cresample_probe(struct device *dev,
 						struct device_node *node)
 {
@@ -104,6 +120,20 @@ struct xilinx_cresample *xilinx_cresample_probe(struct device *dev,
 	if (IS_ERR(cresample->base))
 		return ERR_CAST(cresample->base);
 
+	ret = of_property_read_string(node, "xlnx,input-format",
+				      &cresample->input_format_name);
+	if (ret) {
+		dev_warn(dev, "failed to get an input format prop\n");
+		return ERR_PTR(ret);
+	}
+
+	ret = of_property_read_string(node, "xlnx,output-format",
+				      &cresample->output_format_name);
+	if (ret) {
+		dev_warn(dev, "failed to get an output format prop\n");
+		return ERR_PTR(ret);
+	}
+
 	xilinx_cresample_reset(cresample);
 
 	return cresample;
diff --git a/drivers/gpu/drm/xilinx/xilinx_cresample.h b/drivers/gpu/drm/xilinx/xilinx_cresample.h
index 5ee0f70..34323c7 100644
--- a/drivers/gpu/drm/xilinx/xilinx_cresample.h
+++ b/drivers/gpu/drm/xilinx/xilinx_cresample.h
@@ -26,6 +26,11 @@ void xilinx_cresample_reset(struct xilinx_cresample *cresample);
 void xilinx_cresample_enable(struct xilinx_cresample *cresample);
 void xilinx_cresample_disable(struct xilinx_cresample *cresample);
 
+const char *
+xilinx_cresample_get_input_format_name(struct xilinx_cresample *cresample);
+const char *
+xilinx_cresample_get_output_format_name(struct xilinx_cresample *cresample);
+
 struct device;
 struct device_node;
 
-- 
1.7.5.4

