5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd expand3.vcd -o expand3.cdd -v expand3.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" expand3.v 1 21 1
2 1 6 100010 3 1 4 0 0 b
2 2 6 e000e 1 0 20008 0 0 32 96 1 0 0 0 0 0 0 0
2 3 6 c000c 1 0 20008 0 0 32 96 11 0 0 0 0 0 0 0
2 4 6 c000e 1 7 20208 2 3 32 34 140aaa faa faa faa faa faa faa faa
2 5 6 b0012 4 25 20104 1 4 4 34 faa
2 6 6 70007 0 1 400 0 0 a
2 7 6 70012 3 35 f006 5 6
1 a 3 3000b 1 0 3 0 4 33 aa
1 b 4 3000b 1 0 0 0 1 33 2
4 7 7 7
3 1 main.$u0 "main.$u0" expand3.v 0 19 1
