# FPGA-Course-Assignments

A collection of **FPGA RTL design assignments** implemented in **Verilog/SystemVerilog**, organized by homework and project. These designs cover both fundamental and advanced digital logic topics, including finite state machines, CORDIC DSP modules, LFSR pseudo-random generators, fixed-point arithmetic units, and custom FIFO architectures, along with verification testbenches.

---

## ğŸ“‚ Repository Structure

Each major homework or project is organized in its own folder:

* **HW2/** â€“ RTL design modules and supporting testbenches
* **HW3/** â€“ FSM-based architectures and control logic
* **HW4/** â€“ DSP-oriented designs and advanced hardware modules

Each folder contains:

* Verilog/SystemVerilog source files
* Corresponding testbenches
* Simulation-ready designs

---

## ğŸš€ Key Implementations

This repository includes implementations of:

* **Finite State Machines (FSM)** â€“ Synchronous controllers with deterministic state transitions
* **CORDIC Architectures** â€“ Hardware-efficient trigonometric and arithmetic computation using shift-and-add operations
* **LFSR (Linear Feedback Shift Register)** â€“ Pseudo-random number generators for digital systems
* **FIFO Using Custom Architectures** â€“ Data buffering and flow control designs
* **Fixed-Point Arithmetic Units** â€“ Q-format arithmetic for hardware-friendly numerical computation
* **Parameterized RTL Modules** â€“ Reusable and scalable hardware blocks

---

## ğŸ§  Concepts Covered

* Synchronous digital design principles
* Clock domain considerations
* Asynchronous input handling
* Debouncing and synchronization
* Sequential vs combinational logic
* Hardware resource optimization
* Verification using structured testbenches

---

## ğŸ› ï¸ Tools & Environment

Designed for simulation and synthesis using:

* Xilinx Vivado
* ModelSim / QuestaSim
* Standard Verilog/SystemVerilog simulation environments

All modules are written with synthesis compatibility in mind.

---

## ğŸ“Œ How to Use

1. Clone the repository:

```
git clone https://github.com/ParsaHaghighatgoo/FPGA-Course-Assignments.git
```

2. Navigate to the desired homework folder.
3. Open the project in your preferred FPGA tool.
4. Run simulation or synthesis.

---

## ğŸ¯ Purpose

This repository serves as a structured portfolio of FPGA coursework and RTL hardware design practice. It demonstrates understanding of digital system architecture, algorithm-to-hardware mapping, and verification methodologies.

---

## ğŸ‘¨â€ğŸ’» Author

Parsa Haghighatgoo
FPGA & Digital Design Enthusiast

---

## ğŸ“„ License

This repository is intended for academic and portfolio purposes.
