{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710067091277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710067091277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 10 14:08:11 2024 " "Processing started: Sun Mar 10 14:08:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710067091277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710067091277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off background -c background " "Command: quartus_map --read_settings_files=on --write_settings_files=off background -c background" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710067091277 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1710067091572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710067091602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710067091602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710067091607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710067091607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710067091607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710067091607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710067091607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710067091607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "background.v 1 1 " "Found 1 design units, including 1 entities, in source file background.v" { { "Info" "ISGN_ENTITY_NAME" "1 background " "Found entity 1: background" {  } { { "background.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/background.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710067091612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710067091612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_b background.v(44) " "Verilog HDL Implicit Net warning at background.v(44): created implicit net for \"right_b\"" {  } { { "background.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/background.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710067091612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_b background.v(45) " "Verilog HDL Implicit Net warning at background.v(45): created implicit net for \"left_b\"" {  } { { "background.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/background.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710067091612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "up_b background.v(46) " "Verilog HDL Implicit Net warning at background.v(46): created implicit net for \"up_b\"" {  } { { "background.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/background.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710067091612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "down_b background.v(47) " "Verilog HDL Implicit Net warning at background.v(47): created implicit net for \"down_b\"" {  } { { "background.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/background.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710067091612 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "background " "Elaborating entity \"background\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710067091662 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 background.v(50) " "Verilog HDL assignment warning at background.v(50): truncated value with size 32 to match size of target (26)" {  } { { "background.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/background.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710067091662 "|background"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 background.v(59) " "Verilog HDL assignment warning at background.v(59): truncated value with size 32 to match size of target (8)" {  } { { "background.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/background.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710067091662 "|background"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 background.v(63) " "Verilog HDL assignment warning at background.v(63): truncated value with size 32 to match size of target (8)" {  } { { "background.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/background.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710067091662 "|background"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 background.v(67) " "Verilog HDL assignment warning at background.v(67): truncated value with size 32 to match size of target (7)" {  } { { "background.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/background.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710067091662 "|background"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 background.v(71) " "Verilog HDL assignment warning at background.v(71): truncated value with size 32 to match size of target (7)" {  } { { "background.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/background.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1710067091662 "|background"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "background.v" "VGA" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/background.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710067091712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE display2a.mif " "Parameter \"INIT_FILE\" = \"display2a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091712 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710067091712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_08g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_08g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_08g1 " "Found entity 1: altsyncram_08g1" {  } { { "db/altsyncram_08g1.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/db/altsyncram_08g1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710067091754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710067091754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_08g1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08g1:auto_generated " "Elaborating entity \"altsyncram_08g1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_02r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_02r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_02r1 " "Found entity 1: altsyncram_02r1" {  } { { "db/altsyncram_02r1.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/db/altsyncram_02r1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710067091797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710067091797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_02r1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08g1:auto_generated\|altsyncram_02r1:altsyncram1 " "Elaborating entity \"altsyncram_02r1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08g1:auto_generated\|altsyncram_02r1:altsyncram1\"" {  } { { "db/altsyncram_08g1.tdf" "altsyncram1" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/db/altsyncram_08g1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091802 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Variable or input pin \"clocken1\" is defined but never used." {  } { { "db/altsyncram_02r1.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/db/altsyncram_02r1.tdf" 37 2 0 } } { "db/altsyncram_08g1.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/db/altsyncram_08g1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/vga_adapter/vga_adapter.v" 213 0 0 } } { "background.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/background.v" 119 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1710067091802 "|background|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_08g1:auto_generated|altsyncram_02r1:altsyncram1"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6oa " "Found entity 1: decode_6oa" {  } { { "db/decode_6oa.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/db/decode_6oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710067091842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710067091842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08g1:auto_generated\|altsyncram_02r1:altsyncram1\|decode_6oa:decode3 " "Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08g1:auto_generated\|altsyncram_02r1:altsyncram1\|decode_6oa:decode3\"" {  } { { "db/altsyncram_02r1.tdf" "decode3" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/db/altsyncram_02r1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08g1:auto_generated\|altsyncram_02r1:altsyncram1\|decode_6oa:decode_a " "Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08g1:auto_generated\|altsyncram_02r1:altsyncram1\|decode_6oa:decode_a\"" {  } { { "db/altsyncram_02r1.tdf" "decode_a" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/db/altsyncram_02r1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710067091882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710067091882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08g1:auto_generated\|altsyncram_02r1:altsyncram1\|mux_hib:mux5 " "Elaborating entity \"mux_hib\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08g1:auto_generated\|altsyncram_02r1:altsyncram1\|mux_hib:mux5\"" {  } { { "db/altsyncram_02r1.tdf" "mux5" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/db/altsyncram_02r1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710067091912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091912 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710067091912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710067091922 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "background.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/background.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1710067092222 "|background|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1710067092222 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1710067092388 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710067092388 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "background.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/background.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710067092422 "|background|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "background.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/background.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710067092422 "|background|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "background.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/background.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710067092422 "|background|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "background.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/background.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710067092422 "|background|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "background.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/background.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710067092422 "|background|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "background.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/background.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710067092422 "|background|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "background.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/background.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710067092422 "|background|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "background.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/background.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710067092422 "|background|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "background.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/background.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710067092422 "|background|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "background.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/background.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710067092422 "|background|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "background.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/background.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710067092422 "|background|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "background.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/background.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710067092422 "|background|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "background.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/background.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710067092422 "|background|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "background.v" "" { Text "C:/Users/sadra/Documents/University/Sixth Semester/FPGA/Lab/Lab 2/Lab2_f/Assgn_2/part1a/background.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710067092422 "|background|SW[14]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1710067092422 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "248 " "Implemented 248 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1710067092422 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1710067092422 ""} { "Info" "ICUT_CUT_TM_LCELLS" "174 " "Implemented 174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1710067092422 ""} { "Info" "ICUT_CUT_TM_RAMS" "15 " "Implemented 15 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1710067092422 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1710067092422 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1710067092422 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710067092442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 10 14:08:12 2024 " "Processing ended: Sun Mar 10 14:08:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710067092442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710067092442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710067092442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710067092442 ""}
