# RISC-V-SoC-Tapeout-Program_VSD

This repository documents the setup of the open-source EDA toolchain required for the **VSD RISC-V SoC Tapeout Program**.  
The tools installed here enable simulation, synthesis, and layout design in a fully open-source flow.

---

## üöÄ Tools Installed

- **Yosys** ‚Äì RTL synthesis  
- **Icarus Verilog (iverilog)** ‚Äì Verilog simulation  
- **GTKWave** ‚Äì Waveform viewer  
- **Ngspice** ‚Äì Analog/mixed-signal circuit simulation  
- **Magic VLSI** ‚Äì Layout editing & DRC/LVS  

---

## üñ•Ô∏è System Requirements

- **OS:** Ubuntu 20.04 / 22.04 (Recommended)  
- **Disk:** 10+ GB free  
- **RAM:** 4 GB minimum (8+ GB recommended)  

---

## ‚ö° Installation Steps

### 1Ô∏è‚É£ Install Yosys
```bash
sudo apt-get update
sudo apt-get install yosys -y
```

### 2Ô∏è‚É£ Install Icarus Verilog (iverilog)
```bash
sudo apt-get install iverilog -y
```

### 3Ô∏è‚É£ Install GTKWave
```bash
sudo apt-get install gtkwave -y
```

### 4Ô∏è‚É£ Install Ngspice
```bash
sudo apt-get install ngspice -y
```

### 5Ô∏è‚É£ Install Magic VLSI
```bash
sudo apt-get install magic -y
```

---

## üì∏ Tool Verification

After installation, verify using:

```bash
yosys -V
iverilog -V
gtkwave --version
ngspice -v
magic -v
```

‚úÖ If the versions display correctly, your environment is ready.  

---

## üî¨ Screenshots

Below are the verification screenshots for each tool:  

### Yosys
*(Upload screenshot here)*  

### Icarus Verilog (iverilog)
*(Upload screenshot here)*  

### GTKWave
*(Upload screenshot here)*  

### Ngspice
*(Upload screenshot here)*  

### Magic VLSI
*(Upload screenshot here)*  

---

## üìö Acknowledgments

- [VSD](https://www.vlsisystemdesign.com/) ‚Äì RISC-V SoC Tapeout Program  
- Open-source EDA community for making these tools available  
