/* SPDX-License-Identifier: GPL-2.0-only */

#ifndef __SOC_MEDIATEK_MT8195_MMSYS_H
#define __SOC_MEDIATEK_MT8195_MMSYS_H

#define MT8195_VDO0_OVL_MOUT_EN					0xf14
/*
 * MT8195_VDO0_OVL_MOUT[2:0]: DISP_OVL0
 *   BIT(0) : DISP_RDMA0
 *   BIT(1) : DISP_WDMA0
 *   BIT(2): DISP_OVL1
 */
#define MT8195_MOUT_DISP_OVL0_TO_DISP_RDMA0			BIT(0)
#define MT8195_MOUT_DISP_OVL0_TO_DISP_WDMA0			BIT(1)
#define MT8195_MOUT_DISP_OVL0_TO_DISP_OVL1			BIT(2)
/*
 * MT8195_VDO0_OVL_MOUT[6:4]: DISP_OVL1
 *   BIT(0) : DISP_RDMA1
 *   BIT(1) : DISP_WDMA1
 *   BIT(2): DISP_OVL0
 */
#define MT8195_MOUT_DISP_OVL1_TO_DISP_RDMA1			BIT(4)
#define MT8195_MOUT_DISP_OVL1_TO_DISP_WDMA1			BIT(5)
#define MT8195_MOUT_DISP_OVL1_TO_DISP_OVL0			BIT(6)

#define MT8195_VDO0_SEL_IN					0xf34
/*
 * MT8195_VDO0_SEL_IN[1:0]: VPP_MERGE
 *   0 : DSC_WRAP0_OUT
 *   1 : DISP_DITHER1
 *   2: VDO1_VIRTUAL0
 */
#define MT8195_SEL_IN_VPP_MERGE_FROM_DSC_WRAP0_OUT		0
#define MT8195_SEL_IN_VPP_MERGE_FROM_DISP_DITHER1		BIT(0)
#define MT8195_SEL_IN_VPP_MERGE_FROM_VDO1_VIRTUAL0		BIT(1)
/*
 * MT8195_VDO0_SEL_IN[4:4]: DSC_WRAP0_IN
 *   0: DISP_DITHER0
 *   1: VPP_MERGE
 */
#define MT8195_SEL_IN_DSC_WRAP0_IN_FROM_DISP_DITHER0		0
#define MT8195_SEL_IN_DSC_WRAP0_IN_FROM_VPP_MERGE		BIT(4)
/*
 * MT8195_VDO0_SEL_IN[5:5]: DSC_WRAP1_IN
 *   0: DISP_DITHER1
 *   1: VPP_MERGE
 */
#define MT8195_SEL_IN_DSC_WRAP1_IN_FROM_DISP_DITHER1		0
#define MT8195_SEL_IN_DSC_WRAP1_IN_FROM_VPP_MERGE		BIT(5)
/*
 * MT8195_VDO0_SEL_IN[8:8]: SINA_VIRTUAL0
 *   0: VPP_MERGE
 *   1: DSC_WRAP1_OUT
 */
#define MT8195_SEL_IN_SINA_VIRTUAL0_FROM_VPP_MERGE		0
#define MT8195_SEL_IN_SINA_VIRTUAL0_FROM_DSC_WRAP1_OUT		BIT(8)
/*
 * MT8195_VDO0_SEL_IN[9:9]: SINB_VIRTUAL0
 *   0: DSC_WRAP0_OUT
 */
#define MT8195_SEL_IN_SINB_VIRTUAL0_FROM_DSC_WRAP0_OUT		0
/*
 * MT8195_VDO0_SEL_IN[13:12]: DP_INTF0
 *   0 : DSC_WRAP1_OUT
 *   1 : VPP_MERGE
 *   2: VDO1_VIRTUAL0
 */
#define MT8195_SEL_IN_DP_INTF0_FROM_DSC_WRAP1_OUT		0
#define MT8195_SEL_IN_DP_INTF0_FROM_VPP_MERGE			BIT(12)
#define MT8195_SEL_IN_DP_INTF0_FROM_VDO1_VIRTUAL0		BIT(13)
/*
 * MT8195_VDO0_SEL_IN[16:16]: DSI0
 *   0 : DSC_WRAP0_OUT
 *   1 : DISP_DITHER0
 */
#define MT8195_SEL_IN_DSI0_FROM_DSC_WRAP0_OUT			0
#define MT8195_SEL_IN_DSI0_FROM_DISP_DITHER0			BIT(16)
/*
 * MT8195_VDO0_SEL_IN[17:17]: DSI1
 *   0 : DSC_WRAP1_OUT
 *   1 : VPP_MERGE
 */
#define MT8195_SEL_IN_DSI1_FROM_DSC_WRAP1_OUT			0
#define MT8195_SEL_IN_DSI1_FROM_VPP_MERGE			BIT(17)
/*
 * MT8195_VDO0_SEL_IN[20:20]: DISP_WDMA1
 *   0 : DISP_OVL1
 *   1 : VPP_MERGE
 */
#define MT8195_SEL_IN_DISP_WDMA1_FROM_DISP_OVL1			0
#define MT8195_SEL_IN_DISP_WDMA1_FROM_VPP_MERGE			BIT(20)
/*
 * MT8195_VDO0_SEL_IN[21:21]: DSC_WRAP1_OUT
 *   0 : DSC_WRAP1_IN
 *   1 : DITHER1
 */
#define MT8195_SEL_IN_DSC_WRAP1_OUT_FROM_DSC_WRAP1_IN		(0)
#define MT8195_SEL_IN_DSC_WRAP1_OUT_FROM_DISP_DITHER1		BIT(21)
/*
 * MT8195_VDO0_SEL_IN[22:22]: DISP_WDMA0
 *   0 : DISP_OVL0
 */
#define MT8195_SEL_IN_DISP_WDMA0_FROM_DISP_OVL0			0

#define MT8195_VDO0_SEL_OUT					0xf38
/*
 * MT8195_VDO0_SOUT[0:0]: DISP_DITHER0
 *   0 : DSC_WRAP0_IN
 *   1 : DSI0
 */
#define MT8195_SOUT_DISP_DITHER0_TO_DSC_WRAP0_IN		0
#define MT8195_SOUT_DISP_DITHER0_TO_DSI0			BIT(0)
/*
 * MT8195_VDO0_SOUT[1:1]: DISP_DITHER1
 *   0 : DSC_WRAP1_IN
 *   1 : VPP_MERGE
 *   2 : DSC_WRAP1_OUT
 */
#define MT8195_SOUT_DISP_DITHER1_TO_DSC_WRAP1_IN		0
#define MT8195_SOUT_DISP_DITHER1_TO_VPP_MERGE			BIT(1)
#define MT8195_SOUT_DISP_DITHER1_TO_DSC_WRAP1_OUT		BIT(2)
/*
 * MT8195_VDO0_SOUT[4:4]: VDO1_VIRTUAL0
 *   0 : VPP_MERGE
 *   1 : DP_INTF0
 */
#define MT8195_SOUT_VDO1_VIRTUAL0_TO_VPP_MERGE			0
#define MT8195_SOUT_VDO1_VIRTUAL0_TO_DP_INTF0			BIT(4)
/*
 * MT8195_VDO0_SOUT[10:8]: VPP_MERGE
 *   0 : DSI1
 *   1 : DP_INTF0
 *   2 : SINA_VIRTUAL0
 *   3 : DISP_WDMA1
 *   4 : DSC_WRAP0_IN
 */
#define MT8195_SOUT_VPP_MERGE_TO_DSI1				0
#define MT8195_SOUT_VPP_MERGE_TO_DP_INTF0			BIT(8)
#define MT8195_SOUT_VPP_MERGE_TO_SINA_VIRTUAL0			BIT(9)
#define MT8195_SOUT_VPP_MERGE_TO_DISP_WDMA1			(BIT(9) | BIT(8))
#define MT8195_SOUT_VPP_MERGE_TO_DSC_WRAP0_IN			BIT(10)
/*
 * MT8195_VDO0_SOUT[11:11]: VPP_MERGE
 *  0 : DSC_WRAP1_IN
 */
#define MT8195_SOUT_VPP_MERGE_TO_DSC_WRAP1_IN			0
/*
 * MT8195_VDO0_SOUT[13:12]: DSC_WRAP0_OUT
 *  0 : DSI0
 *  1 : SINB_VIRTUAL0
 *  2 : VPP_MERGE
 */
#define MT8195_SOUT_DSC_WRAP0_OUT_TO_DSI0			0
#define MT8195_SOUT_DSC_WRAP0_OUT_TO_SINB_VIRTUAL0		BIT(12)
#define MT8195_SOUT_DSC_WRAP0_OUT_TO_VPP_MERGE			BIT(13)
/*
 * MT8195_VDO0_SOUT[17:16]: DSC_WRAP1_OUT
 *  0 : DSI1
 *  1 : DP_INTF0
 *  2 : SINA_VIRTUAL0
 *  3 : VPP_MERGE
 */
#define MT8195_SOUT_DSC_WRAP1_OUT_TO_DSI1			0
#define MT8195_SOUT_DSC_WRAP1_OUT_TO_DP_INTF0			BIT(16)
#define MT8195_SOUT_DSC_WRAP1_OUT_TO_SINA_VIRTUAL0		BIT(17)
#define MT8195_SOUT_DSC_WRAP1_OUT_TO_VPP_MERGE			(BIT(17) | BIT(16))

static const struct mtk_mmsys_routes mmsys_mt8195_routing_table[] = {
	{
		DDP_COMPONENT_OVL0, DDP_COMPONENT_RDMA0,
		MT8195_VDO0_OVL_MOUT_EN, MT8195_MOUT_DISP_OVL0_TO_DISP_RDMA0,
		MT8195_MOUT_DISP_OVL0_TO_DISP_RDMA0
	}, {
		DDP_COMPONENT_OVL1, DDP_COMPONENT_RDMA1,
		MT8195_VDO0_OVL_MOUT_EN, MT8195_MOUT_DISP_OVL1_TO_DISP_RDMA1,
		MT8195_MOUT_DISP_OVL1_TO_DISP_RDMA1
	}, {
		DDP_COMPONENT_DSC0, DDP_COMPONENT_MERGE0,
		MT8195_VDO0_SEL_IN, MT8195_SEL_IN_VPP_MERGE_FROM_DSC_WRAP0_OUT,
		MT8195_SEL_IN_VPP_MERGE_FROM_DSC_WRAP0_OUT
	}, {
		DDP_COMPONENT_MERGE0, DDP_COMPONENT_DP_INTF0,
		MT8195_VDO0_SEL_IN, MT8195_SEL_IN_DP_INTF0_FROM_VPP_MERGE,
		MT8195_SEL_IN_DP_INTF0_FROM_VPP_MERGE
	}, {
		DDP_COMPONENT_DITHER, DDP_COMPONENT_DSC0,
		MT8195_VDO0_SEL_IN, MT8195_SEL_IN_DSC_WRAP0_IN_FROM_DISP_DITHER0,
		MT8195_SEL_IN_DSC_WRAP0_IN_FROM_DISP_DITHER0
	}, {
		DDP_COMPONENT_DSC0, DDP_COMPONENT_DSI0,
		MT8195_VDO0_SEL_IN, MT8195_SEL_IN_DSI0_FROM_DSC_WRAP0_OUT,
		MT8195_SEL_IN_DSI0_FROM_DSC_WRAP0_OUT
	}, {
		DDP_COMPONENT_DITHER, DDP_COMPONENT_DSI0,
		MT8195_VDO0_SEL_IN, MT8195_SEL_IN_DSI0_FROM_DISP_DITHER0,
		MT8195_SEL_IN_DSI0_FROM_DISP_DITHER0
	}, {
		DDP_COMPONENT_DITHER, DDP_COMPONENT_DSC0,
		MT8195_VDO0_SEL_OUT, MT8195_SOUT_DISP_DITHER0_TO_DSC_WRAP0_IN,
		MT8195_SOUT_DISP_DITHER0_TO_DSC_WRAP0_IN
	}, {
		DDP_COMPONENT_DITHER, DDP_COMPONENT_DSI0,
		MT8195_VDO0_SEL_OUT, MT8195_SOUT_DISP_DITHER0_TO_DSI0,
		MT8195_SOUT_DISP_DITHER0_TO_DSI0
	}, {
		DDP_COMPONENT_DSC0, DDP_COMPONENT_DSI0,
		MT8195_VDO0_SEL_OUT, MT8195_SOUT_DSC_WRAP0_OUT_TO_DSI0,
		MT8195_SOUT_DSC_WRAP0_OUT_TO_DSI0
	}, {
		DDP_COMPONENT_DSC0, DDP_COMPONENT_MERGE0,
		MT8195_VDO0_SEL_OUT, MT8195_SOUT_DSC_WRAP0_OUT_TO_VPP_MERGE,
		MT8195_SOUT_DSC_WRAP0_OUT_TO_VPP_MERGE
	}, {
		DDP_COMPONENT_MERGE0, DDP_COMPONENT_DP_INTF0,
		MT8195_VDO0_SEL_OUT, MT8195_SOUT_VPP_MERGE_TO_DP_INTF0,
		MT8195_SOUT_VPP_MERGE_TO_DP_INTF0
	}
};

#endif /* __SOC_MEDIATEK_MT8195_MMSYS_H */
