
bms-measure.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ebc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  08005fc8  08005fc8  00015fc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800600c  0800600c  00020088  2**0
                  CONTENTS
  4 .ARM          00000000  0800600c  0800600c  00020088  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800600c  0800600c  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800600c  0800600c  0001600c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006010  08006010  00016010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08006014  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001ec  20000088  0800609c  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000274  0800609c  00020274  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   000123bc  00000000  00000000  000200b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033b3  00000000  00000000  0003246d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001138  00000000  00000000  00035820  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fa0  00000000  00000000  00036958  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001aa04  00000000  00000000  000378f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000147d2  00000000  00000000  000522fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094cc9  00000000  00000000  00066ace  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fb797  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004828  00000000  00000000  000fb7e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000088 	.word	0x20000088
 8000128:	00000000 	.word	0x00000000
 800012c:	08005fb0 	.word	0x08005fb0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000008c 	.word	0x2000008c
 8000148:	08005fb0 	.word	0x08005fb0

0800014c <__aeabi_fmul>:
 800014c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000150:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000154:	bf1e      	ittt	ne
 8000156:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800015a:	ea92 0f0c 	teqne	r2, ip
 800015e:	ea93 0f0c 	teqne	r3, ip
 8000162:	d06f      	beq.n	8000244 <__aeabi_fmul+0xf8>
 8000164:	441a      	add	r2, r3
 8000166:	ea80 0c01 	eor.w	ip, r0, r1
 800016a:	0240      	lsls	r0, r0, #9
 800016c:	bf18      	it	ne
 800016e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000172:	d01e      	beq.n	80001b2 <__aeabi_fmul+0x66>
 8000174:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000178:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800017c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000180:	fba0 3101 	umull	r3, r1, r0, r1
 8000184:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000188:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800018c:	bf3e      	ittt	cc
 800018e:	0049      	lslcc	r1, r1, #1
 8000190:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000194:	005b      	lslcc	r3, r3, #1
 8000196:	ea40 0001 	orr.w	r0, r0, r1
 800019a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 800019e:	2afd      	cmp	r2, #253	; 0xfd
 80001a0:	d81d      	bhi.n	80001de <__aeabi_fmul+0x92>
 80001a2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80001a6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001aa:	bf08      	it	eq
 80001ac:	f020 0001 	biceq.w	r0, r0, #1
 80001b0:	4770      	bx	lr
 80001b2:	f090 0f00 	teq	r0, #0
 80001b6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80001ba:	bf08      	it	eq
 80001bc:	0249      	lsleq	r1, r1, #9
 80001be:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001c2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001c6:	3a7f      	subs	r2, #127	; 0x7f
 80001c8:	bfc2      	ittt	gt
 80001ca:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80001ce:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001d2:	4770      	bxgt	lr
 80001d4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001d8:	f04f 0300 	mov.w	r3, #0
 80001dc:	3a01      	subs	r2, #1
 80001de:	dc5d      	bgt.n	800029c <__aeabi_fmul+0x150>
 80001e0:	f112 0f19 	cmn.w	r2, #25
 80001e4:	bfdc      	itt	le
 80001e6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80001ea:	4770      	bxle	lr
 80001ec:	f1c2 0200 	rsb	r2, r2, #0
 80001f0:	0041      	lsls	r1, r0, #1
 80001f2:	fa21 f102 	lsr.w	r1, r1, r2
 80001f6:	f1c2 0220 	rsb	r2, r2, #32
 80001fa:	fa00 fc02 	lsl.w	ip, r0, r2
 80001fe:	ea5f 0031 	movs.w	r0, r1, rrx
 8000202:	f140 0000 	adc.w	r0, r0, #0
 8000206:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800020a:	bf08      	it	eq
 800020c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000210:	4770      	bx	lr
 8000212:	f092 0f00 	teq	r2, #0
 8000216:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800021a:	bf02      	ittt	eq
 800021c:	0040      	lsleq	r0, r0, #1
 800021e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000222:	3a01      	subeq	r2, #1
 8000224:	d0f9      	beq.n	800021a <__aeabi_fmul+0xce>
 8000226:	ea40 000c 	orr.w	r0, r0, ip
 800022a:	f093 0f00 	teq	r3, #0
 800022e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000232:	bf02      	ittt	eq
 8000234:	0049      	lsleq	r1, r1, #1
 8000236:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800023a:	3b01      	subeq	r3, #1
 800023c:	d0f9      	beq.n	8000232 <__aeabi_fmul+0xe6>
 800023e:	ea41 010c 	orr.w	r1, r1, ip
 8000242:	e78f      	b.n	8000164 <__aeabi_fmul+0x18>
 8000244:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000248:	ea92 0f0c 	teq	r2, ip
 800024c:	bf18      	it	ne
 800024e:	ea93 0f0c 	teqne	r3, ip
 8000252:	d00a      	beq.n	800026a <__aeabi_fmul+0x11e>
 8000254:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000258:	bf18      	it	ne
 800025a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800025e:	d1d8      	bne.n	8000212 <__aeabi_fmul+0xc6>
 8000260:	ea80 0001 	eor.w	r0, r0, r1
 8000264:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000268:	4770      	bx	lr
 800026a:	f090 0f00 	teq	r0, #0
 800026e:	bf17      	itett	ne
 8000270:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000274:	4608      	moveq	r0, r1
 8000276:	f091 0f00 	teqne	r1, #0
 800027a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800027e:	d014      	beq.n	80002aa <__aeabi_fmul+0x15e>
 8000280:	ea92 0f0c 	teq	r2, ip
 8000284:	d101      	bne.n	800028a <__aeabi_fmul+0x13e>
 8000286:	0242      	lsls	r2, r0, #9
 8000288:	d10f      	bne.n	80002aa <__aeabi_fmul+0x15e>
 800028a:	ea93 0f0c 	teq	r3, ip
 800028e:	d103      	bne.n	8000298 <__aeabi_fmul+0x14c>
 8000290:	024b      	lsls	r3, r1, #9
 8000292:	bf18      	it	ne
 8000294:	4608      	movne	r0, r1
 8000296:	d108      	bne.n	80002aa <__aeabi_fmul+0x15e>
 8000298:	ea80 0001 	eor.w	r0, r0, r1
 800029c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002a0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002a4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002a8:	4770      	bx	lr
 80002aa:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002ae:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80002b2:	4770      	bx	lr

080002b4 <__aeabi_frsub>:
 80002b4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80002b8:	e002      	b.n	80002c0 <__addsf3>
 80002ba:	bf00      	nop

080002bc <__aeabi_fsub>:
 80002bc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080002c0 <__addsf3>:
 80002c0:	0042      	lsls	r2, r0, #1
 80002c2:	bf1f      	itttt	ne
 80002c4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80002c8:	ea92 0f03 	teqne	r2, r3
 80002cc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80002d0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80002d4:	d06a      	beq.n	80003ac <__addsf3+0xec>
 80002d6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80002da:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80002de:	bfc1      	itttt	gt
 80002e0:	18d2      	addgt	r2, r2, r3
 80002e2:	4041      	eorgt	r1, r0
 80002e4:	4048      	eorgt	r0, r1
 80002e6:	4041      	eorgt	r1, r0
 80002e8:	bfb8      	it	lt
 80002ea:	425b      	neglt	r3, r3
 80002ec:	2b19      	cmp	r3, #25
 80002ee:	bf88      	it	hi
 80002f0:	4770      	bxhi	lr
 80002f2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80002f6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002fa:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80002fe:	bf18      	it	ne
 8000300:	4240      	negne	r0, r0
 8000302:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000306:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800030a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800030e:	bf18      	it	ne
 8000310:	4249      	negne	r1, r1
 8000312:	ea92 0f03 	teq	r2, r3
 8000316:	d03f      	beq.n	8000398 <__addsf3+0xd8>
 8000318:	f1a2 0201 	sub.w	r2, r2, #1
 800031c:	fa41 fc03 	asr.w	ip, r1, r3
 8000320:	eb10 000c 	adds.w	r0, r0, ip
 8000324:	f1c3 0320 	rsb	r3, r3, #32
 8000328:	fa01 f103 	lsl.w	r1, r1, r3
 800032c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000330:	d502      	bpl.n	8000338 <__addsf3+0x78>
 8000332:	4249      	negs	r1, r1
 8000334:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000338:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 800033c:	d313      	bcc.n	8000366 <__addsf3+0xa6>
 800033e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000342:	d306      	bcc.n	8000352 <__addsf3+0x92>
 8000344:	0840      	lsrs	r0, r0, #1
 8000346:	ea4f 0131 	mov.w	r1, r1, rrx
 800034a:	f102 0201 	add.w	r2, r2, #1
 800034e:	2afe      	cmp	r2, #254	; 0xfe
 8000350:	d251      	bcs.n	80003f6 <__addsf3+0x136>
 8000352:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000356:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 800035a:	bf08      	it	eq
 800035c:	f020 0001 	biceq.w	r0, r0, #1
 8000360:	ea40 0003 	orr.w	r0, r0, r3
 8000364:	4770      	bx	lr
 8000366:	0049      	lsls	r1, r1, #1
 8000368:	eb40 0000 	adc.w	r0, r0, r0
 800036c:	3a01      	subs	r2, #1
 800036e:	bf28      	it	cs
 8000370:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000374:	d2ed      	bcs.n	8000352 <__addsf3+0x92>
 8000376:	fab0 fc80 	clz	ip, r0
 800037a:	f1ac 0c08 	sub.w	ip, ip, #8
 800037e:	ebb2 020c 	subs.w	r2, r2, ip
 8000382:	fa00 f00c 	lsl.w	r0, r0, ip
 8000386:	bfaa      	itet	ge
 8000388:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 800038c:	4252      	neglt	r2, r2
 800038e:	4318      	orrge	r0, r3
 8000390:	bfbc      	itt	lt
 8000392:	40d0      	lsrlt	r0, r2
 8000394:	4318      	orrlt	r0, r3
 8000396:	4770      	bx	lr
 8000398:	f092 0f00 	teq	r2, #0
 800039c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80003a0:	bf06      	itte	eq
 80003a2:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80003a6:	3201      	addeq	r2, #1
 80003a8:	3b01      	subne	r3, #1
 80003aa:	e7b5      	b.n	8000318 <__addsf3+0x58>
 80003ac:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80003b0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80003b4:	bf18      	it	ne
 80003b6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80003ba:	d021      	beq.n	8000400 <__addsf3+0x140>
 80003bc:	ea92 0f03 	teq	r2, r3
 80003c0:	d004      	beq.n	80003cc <__addsf3+0x10c>
 80003c2:	f092 0f00 	teq	r2, #0
 80003c6:	bf08      	it	eq
 80003c8:	4608      	moveq	r0, r1
 80003ca:	4770      	bx	lr
 80003cc:	ea90 0f01 	teq	r0, r1
 80003d0:	bf1c      	itt	ne
 80003d2:	2000      	movne	r0, #0
 80003d4:	4770      	bxne	lr
 80003d6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 80003da:	d104      	bne.n	80003e6 <__addsf3+0x126>
 80003dc:	0040      	lsls	r0, r0, #1
 80003de:	bf28      	it	cs
 80003e0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80003e4:	4770      	bx	lr
 80003e6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80003ea:	bf3c      	itt	cc
 80003ec:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80003f0:	4770      	bxcc	lr
 80003f2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80003f6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80003fa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003fe:	4770      	bx	lr
 8000400:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000404:	bf16      	itet	ne
 8000406:	4608      	movne	r0, r1
 8000408:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800040c:	4601      	movne	r1, r0
 800040e:	0242      	lsls	r2, r0, #9
 8000410:	bf06      	itte	eq
 8000412:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000416:	ea90 0f01 	teqeq	r0, r1
 800041a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 800041e:	4770      	bx	lr

08000420 <__aeabi_ui2f>:
 8000420:	f04f 0300 	mov.w	r3, #0
 8000424:	e004      	b.n	8000430 <__aeabi_i2f+0x8>
 8000426:	bf00      	nop

08000428 <__aeabi_i2f>:
 8000428:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 800042c:	bf48      	it	mi
 800042e:	4240      	negmi	r0, r0
 8000430:	ea5f 0c00 	movs.w	ip, r0
 8000434:	bf08      	it	eq
 8000436:	4770      	bxeq	lr
 8000438:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 800043c:	4601      	mov	r1, r0
 800043e:	f04f 0000 	mov.w	r0, #0
 8000442:	e01c      	b.n	800047e <__aeabi_l2f+0x2a>

08000444 <__aeabi_ul2f>:
 8000444:	ea50 0201 	orrs.w	r2, r0, r1
 8000448:	bf08      	it	eq
 800044a:	4770      	bxeq	lr
 800044c:	f04f 0300 	mov.w	r3, #0
 8000450:	e00a      	b.n	8000468 <__aeabi_l2f+0x14>
 8000452:	bf00      	nop

08000454 <__aeabi_l2f>:
 8000454:	ea50 0201 	orrs.w	r2, r0, r1
 8000458:	bf08      	it	eq
 800045a:	4770      	bxeq	lr
 800045c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000460:	d502      	bpl.n	8000468 <__aeabi_l2f+0x14>
 8000462:	4240      	negs	r0, r0
 8000464:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000468:	ea5f 0c01 	movs.w	ip, r1
 800046c:	bf02      	ittt	eq
 800046e:	4684      	moveq	ip, r0
 8000470:	4601      	moveq	r1, r0
 8000472:	2000      	moveq	r0, #0
 8000474:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000478:	bf08      	it	eq
 800047a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800047e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000482:	fabc f28c 	clz	r2, ip
 8000486:	3a08      	subs	r2, #8
 8000488:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 800048c:	db10      	blt.n	80004b0 <__aeabi_l2f+0x5c>
 800048e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000492:	4463      	add	r3, ip
 8000494:	fa00 fc02 	lsl.w	ip, r0, r2
 8000498:	f1c2 0220 	rsb	r2, r2, #32
 800049c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004a0:	fa20 f202 	lsr.w	r2, r0, r2
 80004a4:	eb43 0002 	adc.w	r0, r3, r2
 80004a8:	bf08      	it	eq
 80004aa:	f020 0001 	biceq.w	r0, r0, #1
 80004ae:	4770      	bx	lr
 80004b0:	f102 0220 	add.w	r2, r2, #32
 80004b4:	fa01 fc02 	lsl.w	ip, r1, r2
 80004b8:	f1c2 0220 	rsb	r2, r2, #32
 80004bc:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80004c0:	fa21 f202 	lsr.w	r2, r1, r2
 80004c4:	eb43 0002 	adc.w	r0, r3, r2
 80004c8:	bf08      	it	eq
 80004ca:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80004ce:	4770      	bx	lr

080004d0 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 80004d4:	4b37      	ldr	r3, [pc, #220]	; (80005b4 <MX_CAN_Init+0xe4>)
 80004d6:	4a38      	ldr	r2, [pc, #224]	; (80005b8 <MX_CAN_Init+0xe8>)
 80004d8:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 18;
 80004da:	4b36      	ldr	r3, [pc, #216]	; (80005b4 <MX_CAN_Init+0xe4>)
 80004dc:	2212      	movs	r2, #18
 80004de:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80004e0:	4b34      	ldr	r3, [pc, #208]	; (80005b4 <MX_CAN_Init+0xe4>)
 80004e2:	2200      	movs	r2, #0
 80004e4:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80004e6:	4b33      	ldr	r3, [pc, #204]	; (80005b4 <MX_CAN_Init+0xe4>)
 80004e8:	2200      	movs	r2, #0
 80004ea:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_2TQ;
 80004ec:	4b31      	ldr	r3, [pc, #196]	; (80005b4 <MX_CAN_Init+0xe4>)
 80004ee:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80004f2:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 80004f4:	4b2f      	ldr	r3, [pc, #188]	; (80005b4 <MX_CAN_Init+0xe4>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 80004fa:	4b2e      	ldr	r3, [pc, #184]	; (80005b4 <MX_CAN_Init+0xe4>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000500:	4b2c      	ldr	r3, [pc, #176]	; (80005b4 <MX_CAN_Init+0xe4>)
 8000502:	2200      	movs	r2, #0
 8000504:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000506:	4b2b      	ldr	r3, [pc, #172]	; (80005b4 <MX_CAN_Init+0xe4>)
 8000508:	2200      	movs	r2, #0
 800050a:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800050c:	4b29      	ldr	r3, [pc, #164]	; (80005b4 <MX_CAN_Init+0xe4>)
 800050e:	2200      	movs	r2, #0
 8000510:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000512:	4b28      	ldr	r3, [pc, #160]	; (80005b4 <MX_CAN_Init+0xe4>)
 8000514:	2200      	movs	r2, #0
 8000516:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000518:	4b26      	ldr	r3, [pc, #152]	; (80005b4 <MX_CAN_Init+0xe4>)
 800051a:	2200      	movs	r2, #0
 800051c:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 800051e:	4825      	ldr	r0, [pc, #148]	; (80005b4 <MX_CAN_Init+0xe4>)
 8000520:	f001 ffa2 	bl	8002468 <HAL_CAN_Init>
 8000524:	4603      	mov	r3, r0
 8000526:	2b00      	cmp	r3, #0
 8000528:	d001      	beq.n	800052e <MX_CAN_Init+0x5e>
  {
    Error_Handler();
 800052a:	f000 fcc5 	bl	8000eb8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  can_task_scheduler = PROCESS_NO_TASK;
 800052e:	4b23      	ldr	r3, [pc, #140]	; (80005bc <MX_CAN_Init+0xec>)
 8000530:	2200      	movs	r2, #0
 8000532:	701a      	strb	r2, [r3, #0]

  TxHeader.DLC = 5;
 8000534:	4b22      	ldr	r3, [pc, #136]	; (80005c0 <MX_CAN_Init+0xf0>)
 8000536:	2205      	movs	r2, #5
 8000538:	611a      	str	r2, [r3, #16]
  TxHeader.IDE = CAN_ID_STD;
 800053a:	4b21      	ldr	r3, [pc, #132]	; (80005c0 <MX_CAN_Init+0xf0>)
 800053c:	2200      	movs	r2, #0
 800053e:	609a      	str	r2, [r3, #8]
  TxHeader.StdId = BMS_MEASURE_CAN_ID;
 8000540:	4b1f      	ldr	r3, [pc, #124]	; (80005c0 <MX_CAN_Init+0xf0>)
 8000542:	f44f 6289 	mov.w	r2, #1096	; 0x448
 8000546:	601a      	str	r2, [r3, #0]
  TxHeader.RTR = CAN_RTR_DATA;
 8000548:	4b1d      	ldr	r3, [pc, #116]	; (80005c0 <MX_CAN_Init+0xf0>)
 800054a:	2200      	movs	r2, #0
 800054c:	60da      	str	r2, [r3, #12]

  ReplayHeader.DLC = 2;
 800054e:	4b1d      	ldr	r3, [pc, #116]	; (80005c4 <MX_CAN_Init+0xf4>)
 8000550:	2202      	movs	r2, #2
 8000552:	611a      	str	r2, [r3, #16]
  ReplayHeader.IDE = CAN_ID_STD;
 8000554:	4b1b      	ldr	r3, [pc, #108]	; (80005c4 <MX_CAN_Init+0xf4>)
 8000556:	2200      	movs	r2, #0
 8000558:	609a      	str	r2, [r3, #8]
  ReplayHeader.StdId = BMS_MEASURE_CAN_ID;
 800055a:	4b1a      	ldr	r3, [pc, #104]	; (80005c4 <MX_CAN_Init+0xf4>)
 800055c:	f44f 6289 	mov.w	r2, #1096	; 0x448
 8000560:	601a      	str	r2, [r3, #0]
  ReplayHeader.RTR = CAN_RTR_DATA;
 8000562:	4b18      	ldr	r3, [pc, #96]	; (80005c4 <MX_CAN_Init+0xf4>)
 8000564:	2200      	movs	r2, #0
 8000566:	60da      	str	r2, [r3, #12]

  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8000568:	4b17      	ldr	r3, [pc, #92]	; (80005c8 <MX_CAN_Init+0xf8>)
 800056a:	2201      	movs	r2, #1
 800056c:	621a      	str	r2, [r3, #32]
  canfilterconfig.FilterBank = 13;  // which filter bank to use from the assigned ones
 800056e:	4b16      	ldr	r3, [pc, #88]	; (80005c8 <MX_CAN_Init+0xf8>)
 8000570:	220d      	movs	r2, #13
 8000572:	615a      	str	r2, [r3, #20]
  canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000574:	4b14      	ldr	r3, [pc, #80]	; (80005c8 <MX_CAN_Init+0xf8>)
 8000576:	2200      	movs	r2, #0
 8000578:	611a      	str	r2, [r3, #16]
  canfilterconfig.FilterIdHigh = 0x446<<5;
 800057a:	4b13      	ldr	r3, [pc, #76]	; (80005c8 <MX_CAN_Init+0xf8>)
 800057c:	f648 02c0 	movw	r2, #35008	; 0x88c0
 8000580:	601a      	str	r2, [r3, #0]
  canfilterconfig.FilterIdLow = 0;
 8000582:	4b11      	ldr	r3, [pc, #68]	; (80005c8 <MX_CAN_Init+0xf8>)
 8000584:	2200      	movs	r2, #0
 8000586:	605a      	str	r2, [r3, #4]
  canfilterconfig.FilterMaskIdHigh = 0x446<<5;
 8000588:	4b0f      	ldr	r3, [pc, #60]	; (80005c8 <MX_CAN_Init+0xf8>)
 800058a:	f648 02c0 	movw	r2, #35008	; 0x88c0
 800058e:	609a      	str	r2, [r3, #8]
  canfilterconfig.FilterMaskIdLow = 0x0000;
 8000590:	4b0d      	ldr	r3, [pc, #52]	; (80005c8 <MX_CAN_Init+0xf8>)
 8000592:	2200      	movs	r2, #0
 8000594:	60da      	str	r2, [r3, #12]
  canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000596:	4b0c      	ldr	r3, [pc, #48]	; (80005c8 <MX_CAN_Init+0xf8>)
 8000598:	2200      	movs	r2, #0
 800059a:	619a      	str	r2, [r3, #24]
  canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800059c:	4b0a      	ldr	r3, [pc, #40]	; (80005c8 <MX_CAN_Init+0xf8>)
 800059e:	2201      	movs	r2, #1
 80005a0:	61da      	str	r2, [r3, #28]
  canfilterconfig.SlaveStartFilterBank = 14;  // how many filters to assign to the CAN1 (master can)
 80005a2:	4b09      	ldr	r3, [pc, #36]	; (80005c8 <MX_CAN_Init+0xf8>)
 80005a4:	220e      	movs	r2, #14
 80005a6:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_CAN_ConfigFilter(&hcan, &canfilterconfig);
 80005a8:	4907      	ldr	r1, [pc, #28]	; (80005c8 <MX_CAN_Init+0xf8>)
 80005aa:	4802      	ldr	r0, [pc, #8]	; (80005b4 <MX_CAN_Init+0xe4>)
 80005ac:	f002 f8a2 	bl	80026f4 <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN_Init 2 */

}
 80005b0:	bf00      	nop
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	20000130 	.word	0x20000130
 80005b8:	40006400 	.word	0x40006400
 80005bc:	200000e0 	.word	0x200000e0
 80005c0:	200000a4 	.word	0x200000a4
 80005c4:	200000bc 	.word	0x200000bc
 80005c8:	20000108 	.word	0x20000108

080005cc <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b08a      	sub	sp, #40	; 0x28
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005d4:	f107 0314 	add.w	r3, r7, #20
 80005d8:	2200      	movs	r2, #0
 80005da:	601a      	str	r2, [r3, #0]
 80005dc:	605a      	str	r2, [r3, #4]
 80005de:	609a      	str	r2, [r3, #8]
 80005e0:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	4a2d      	ldr	r2, [pc, #180]	; (800069c <HAL_CAN_MspInit+0xd0>)
 80005e8:	4293      	cmp	r3, r2
 80005ea:	d153      	bne.n	8000694 <HAL_CAN_MspInit+0xc8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80005ec:	4b2c      	ldr	r3, [pc, #176]	; (80006a0 <HAL_CAN_MspInit+0xd4>)
 80005ee:	69db      	ldr	r3, [r3, #28]
 80005f0:	4a2b      	ldr	r2, [pc, #172]	; (80006a0 <HAL_CAN_MspInit+0xd4>)
 80005f2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80005f6:	61d3      	str	r3, [r2, #28]
 80005f8:	4b29      	ldr	r3, [pc, #164]	; (80006a0 <HAL_CAN_MspInit+0xd4>)
 80005fa:	69db      	ldr	r3, [r3, #28]
 80005fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000600:	613b      	str	r3, [r7, #16]
 8000602:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000604:	4b26      	ldr	r3, [pc, #152]	; (80006a0 <HAL_CAN_MspInit+0xd4>)
 8000606:	699b      	ldr	r3, [r3, #24]
 8000608:	4a25      	ldr	r2, [pc, #148]	; (80006a0 <HAL_CAN_MspInit+0xd4>)
 800060a:	f043 0308 	orr.w	r3, r3, #8
 800060e:	6193      	str	r3, [r2, #24]
 8000610:	4b23      	ldr	r3, [pc, #140]	; (80006a0 <HAL_CAN_MspInit+0xd4>)
 8000612:	699b      	ldr	r3, [r3, #24]
 8000614:	f003 0308 	and.w	r3, r3, #8
 8000618:	60fb      	str	r3, [r7, #12]
 800061a:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800061c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000620:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000622:	2300      	movs	r3, #0
 8000624:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000626:	2300      	movs	r3, #0
 8000628:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800062a:	f107 0314 	add.w	r3, r7, #20
 800062e:	4619      	mov	r1, r3
 8000630:	481c      	ldr	r0, [pc, #112]	; (80006a4 <HAL_CAN_MspInit+0xd8>)
 8000632:	f002 ff77 	bl	8003524 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000636:	f44f 7300 	mov.w	r3, #512	; 0x200
 800063a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800063c:	2302      	movs	r3, #2
 800063e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000640:	2303      	movs	r3, #3
 8000642:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000644:	f107 0314 	add.w	r3, r7, #20
 8000648:	4619      	mov	r1, r3
 800064a:	4816      	ldr	r0, [pc, #88]	; (80006a4 <HAL_CAN_MspInit+0xd8>)
 800064c:	f002 ff6a 	bl	8003524 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 8000650:	4b15      	ldr	r3, [pc, #84]	; (80006a8 <HAL_CAN_MspInit+0xdc>)
 8000652:	685b      	ldr	r3, [r3, #4]
 8000654:	627b      	str	r3, [r7, #36]	; 0x24
 8000656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000658:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 800065c:	627b      	str	r3, [r7, #36]	; 0x24
 800065e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000660:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000664:	627b      	str	r3, [r7, #36]	; 0x24
 8000666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000668:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800066c:	627b      	str	r3, [r7, #36]	; 0x24
 800066e:	4a0e      	ldr	r2, [pc, #56]	; (80006a8 <HAL_CAN_MspInit+0xdc>)
 8000670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000672:	6053      	str	r3, [r2, #4]

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8000674:	2200      	movs	r2, #0
 8000676:	2100      	movs	r1, #0
 8000678:	2014      	movs	r0, #20
 800067a:	f002 fe88 	bl	800338e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800067e:	2014      	movs	r0, #20
 8000680:	f002 fea1 	bl	80033c6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8000684:	2200      	movs	r2, #0
 8000686:	2100      	movs	r1, #0
 8000688:	2015      	movs	r0, #21
 800068a:	f002 fe80 	bl	800338e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800068e:	2015      	movs	r0, #21
 8000690:	f002 fe99 	bl	80033c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8000694:	bf00      	nop
 8000696:	3728      	adds	r7, #40	; 0x28
 8000698:	46bd      	mov	sp, r7
 800069a:	bd80      	pop	{r7, pc}
 800069c:	40006400 	.word	0x40006400
 80006a0:	40021000 	.word	0x40021000
 80006a4:	40010c00 	.word	0x40010c00
 80006a8:	40010000 	.word	0x40010000

080006ac <process_CAN>:

/* USER CODE BEGIN 1 */


uint8_t	process_CAN(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b084      	sub	sp, #16
 80006b0:	af00      	add	r7, sp, #0
	int32_t offset;
	uint32_t gain;
	uint8_t ch, sys_reg;
	uint16_t reg;

	if (can_task_scheduler & PROCESS_CAN_SEND_NEW_ADC_DATA)
 80006b2:	4ba7      	ldr	r3, [pc, #668]	; (8000950 <process_CAN+0x2a4>)
 80006b4:	781b      	ldrb	r3, [r3, #0]
 80006b6:	f003 0301 	and.w	r3, r3, #1
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d06f      	beq.n	800079e <process_CAN+0xf2>
	{
		if (adcConfM->Lock == DATA_UNLOCKED )
 80006be:	4ba5      	ldr	r3, [pc, #660]	; (8000954 <process_CAN+0x2a8>)
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	f893 30cc 	ldrb.w	r3, [r3, #204]	; 0xcc
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d104      	bne.n	80006d4 <process_CAN+0x28>
			adcConfM->Lock = DATA_LOCKED;
 80006ca:	4ba2      	ldr	r3, [pc, #648]	; (8000954 <process_CAN+0x2a8>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	2201      	movs	r2, #1
 80006d0:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc

		if(main_regs.adc_enable_mask & (0x01<<adcConfM->ch))
 80006d4:	4ba0      	ldr	r3, [pc, #640]	; (8000958 <process_CAN+0x2ac>)
 80006d6:	78db      	ldrb	r3, [r3, #3]
 80006d8:	461a      	mov	r2, r3
 80006da:	4b9e      	ldr	r3, [pc, #632]	; (8000954 <process_CAN+0x2a8>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	f893 30cb 	ldrb.w	r3, [r3, #203]	; 0xcb
 80006e2:	fa42 f303 	asr.w	r3, r2, r3
 80006e6:	f003 0301 	and.w	r3, r3, #1
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d041      	beq.n	8000772 <process_CAN+0xc6>
		{
			if (!HAL_CAN_IsTxMessagePending(&hcan, TxMailbox))
 80006ee:	4b9b      	ldr	r3, [pc, #620]	; (800095c <process_CAN+0x2b0>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	4619      	mov	r1, r3
 80006f4:	489a      	ldr	r0, [pc, #616]	; (8000960 <process_CAN+0x2b4>)
 80006f6:	f002 f9d9 	bl	8002aac <HAL_CAN_IsTxMessagePending>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d135      	bne.n	800076c <process_CAN+0xc0>
			{
				CanTxData[0] = (adcConfM->chData[adcConfM->ch].measure_type<<4) | adcConfM->ch;
 8000700:	4b94      	ldr	r3, [pc, #592]	; (8000954 <process_CAN+0x2a8>)
 8000702:	681a      	ldr	r2, [r3, #0]
 8000704:	4b93      	ldr	r3, [pc, #588]	; (8000954 <process_CAN+0x2a8>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	f893 30cb 	ldrb.w	r3, [r3, #203]	; 0xcb
 800070c:	4619      	mov	r1, r3
 800070e:	460b      	mov	r3, r1
 8000710:	00db      	lsls	r3, r3, #3
 8000712:	1a5b      	subs	r3, r3, r1
 8000714:	005b      	lsls	r3, r3, #1
 8000716:	4413      	add	r3, r2
 8000718:	3384      	adds	r3, #132	; 0x84
 800071a:	781b      	ldrb	r3, [r3, #0]
 800071c:	011b      	lsls	r3, r3, #4
 800071e:	b25a      	sxtb	r2, r3
 8000720:	4b8c      	ldr	r3, [pc, #560]	; (8000954 <process_CAN+0x2a8>)
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	f893 30cb 	ldrb.w	r3, [r3, #203]	; 0xcb
 8000728:	b25b      	sxtb	r3, r3
 800072a:	4313      	orrs	r3, r2
 800072c:	b25b      	sxtb	r3, r3
 800072e:	b2da      	uxtb	r2, r3
 8000730:	4b8c      	ldr	r3, [pc, #560]	; (8000964 <process_CAN+0x2b8>)
 8000732:	701a      	strb	r2, [r3, #0]
				*((float*)(CanTxData+1)) = adcConfM->chData[adcConfM->ch].v;
 8000734:	4b87      	ldr	r3, [pc, #540]	; (8000954 <process_CAN+0x2a8>)
 8000736:	681a      	ldr	r2, [r3, #0]
 8000738:	4b86      	ldr	r3, [pc, #536]	; (8000954 <process_CAN+0x2a8>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	f893 30cb 	ldrb.w	r3, [r3, #203]	; 0xcb
 8000740:	4618      	mov	r0, r3
 8000742:	4989      	ldr	r1, [pc, #548]	; (8000968 <process_CAN+0x2bc>)
 8000744:	4603      	mov	r3, r0
 8000746:	00db      	lsls	r3, r3, #3
 8000748:	1a1b      	subs	r3, r3, r0
 800074a:	005b      	lsls	r3, r3, #1
 800074c:	4413      	add	r3, r2
 800074e:	3378      	adds	r3, #120	; 0x78
 8000750:	689b      	ldr	r3, [r3, #8]
 8000752:	600b      	str	r3, [r1, #0]

				if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, CanTxData, &TxMailbox) != HAL_OK)
 8000754:	4b81      	ldr	r3, [pc, #516]	; (800095c <process_CAN+0x2b0>)
 8000756:	4a83      	ldr	r2, [pc, #524]	; (8000964 <process_CAN+0x2b8>)
 8000758:	4984      	ldr	r1, [pc, #528]	; (800096c <process_CAN+0x2c0>)
 800075a:	4881      	ldr	r0, [pc, #516]	; (8000960 <process_CAN+0x2b4>)
 800075c:	f002 f8d7 	bl	800290e <HAL_CAN_AddTxMessage>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d005      	beq.n	8000772 <process_CAN+0xc6>
				{
					Error_Handler ();
 8000766:	f000 fba7 	bl	8000eb8 <Error_Handler>
 800076a:	e002      	b.n	8000772 <process_CAN+0xc6>
				}
			}
			else
				return can_task_scheduler;
 800076c:	4b78      	ldr	r3, [pc, #480]	; (8000950 <process_CAN+0x2a4>)
 800076e:	781b      	ldrb	r3, [r3, #0]
 8000770:	e167      	b.n	8000a42 <process_CAN+0x396>
		}

		if(adcConfM->ch++ >= NUMB_ADC_CH )
 8000772:	4b78      	ldr	r3, [pc, #480]	; (8000954 <process_CAN+0x2a8>)
 8000774:	681a      	ldr	r2, [r3, #0]
 8000776:	f892 30cb 	ldrb.w	r3, [r2, #203]	; 0xcb
 800077a:	1c59      	adds	r1, r3, #1
 800077c:	b2c9      	uxtb	r1, r1
 800077e:	f882 10cb 	strb.w	r1, [r2, #203]	; 0xcb
 8000782:	2b05      	cmp	r3, #5
 8000784:	d90b      	bls.n	800079e <process_CAN+0xf2>
		{
			adcConfM->Lock = DATA_UNLOCKED;
 8000786:	4b73      	ldr	r3, [pc, #460]	; (8000954 <process_CAN+0x2a8>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	2200      	movs	r2, #0
 800078c:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
			can_task_scheduler &= ~PROCESS_CAN_SEND_NEW_ADC_DATA;
 8000790:	4b6f      	ldr	r3, [pc, #444]	; (8000950 <process_CAN+0x2a4>)
 8000792:	781b      	ldrb	r3, [r3, #0]
 8000794:	f023 0301 	bic.w	r3, r3, #1
 8000798:	b2da      	uxtb	r2, r3
 800079a:	4b6d      	ldr	r3, [pc, #436]	; (8000950 <process_CAN+0x2a4>)
 800079c:	701a      	strb	r2, [r3, #0]
		//can_task_scheduler &= ~PROCESS_CAN_SEND_NEW_ADC_DATA;
		//return can_task_scheduler;
	}


	if (can_task_scheduler & PROCESS_CAN_ON_MSG)
 800079e:	4b6c      	ldr	r3, [pc, #432]	; (8000950 <process_CAN+0x2a4>)
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	f003 0302 	and.w	r3, r3, #2
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	f000 8128 	beq.w	80009fc <process_CAN+0x350>
	{
		switch (CanRxData[0])
 80007ac:	4b70      	ldr	r3, [pc, #448]	; (8000970 <process_CAN+0x2c4>)
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	3b01      	subs	r3, #1
 80007b2:	2b09      	cmp	r3, #9
 80007b4:	f200 811a 	bhi.w	80009ec <process_CAN+0x340>
 80007b8:	a201      	add	r2, pc, #4	; (adr r2, 80007c0 <process_CAN+0x114>)
 80007ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007be:	bf00      	nop
 80007c0:	08000925 	.word	0x08000925
 80007c4:	080009ab 	.word	0x080009ab
 80007c8:	080009ed 	.word	0x080009ed
 80007cc:	080009ed 	.word	0x080009ed
 80007d0:	080007e9 	.word	0x080007e9
 80007d4:	0800086f 	.word	0x0800086f
 80007d8:	08000879 	.word	0x08000879
 80007dc:	08000893 	.word	0x08000893
 80007e0:	080008ad 	.word	0x080008ad
 80007e4:	080008e5 	.word	0x080008e5
		{
		case SET_RELAY_CMD:
			switch (CanRxData[1])
 80007e8:	4b61      	ldr	r3, [pc, #388]	; (8000970 <process_CAN+0x2c4>)
 80007ea:	785b      	ldrb	r3, [r3, #1]
 80007ec:	2b03      	cmp	r3, #3
 80007ee:	d02a      	beq.n	8000846 <process_CAN+0x19a>
 80007f0:	2b03      	cmp	r3, #3
 80007f2:	dc3a      	bgt.n	800086a <process_CAN+0x1be>
 80007f4:	2b01      	cmp	r3, #1
 80007f6:	d002      	beq.n	80007fe <process_CAN+0x152>
 80007f8:	2b02      	cmp	r3, #2
 80007fa:	d012      	beq.n	8000822 <process_CAN+0x176>
					else
						HAL_GPIO_WritePin(RELAY_3_GPIO_Port, RELAY_3_Pin, GPIO_PIN_RESET);
					break;

				default:
					break;
 80007fc:	e035      	b.n	800086a <process_CAN+0x1be>
					if (CanRxData[2])
 80007fe:	4b5c      	ldr	r3, [pc, #368]	; (8000970 <process_CAN+0x2c4>)
 8000800:	789b      	ldrb	r3, [r3, #2]
 8000802:	2b00      	cmp	r3, #0
 8000804:	d006      	beq.n	8000814 <process_CAN+0x168>
						HAL_GPIO_WritePin(RELAY_1_GPIO_Port, RELAY_1_Pin, GPIO_PIN_SET);
 8000806:	2201      	movs	r2, #1
 8000808:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800080c:	4859      	ldr	r0, [pc, #356]	; (8000974 <process_CAN+0x2c8>)
 800080e:	f003 f824 	bl	800385a <HAL_GPIO_WritePin>
					break;
 8000812:	e02b      	b.n	800086c <process_CAN+0x1c0>
						HAL_GPIO_WritePin(RELAY_1_GPIO_Port, RELAY_1_Pin, GPIO_PIN_RESET);
 8000814:	2200      	movs	r2, #0
 8000816:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800081a:	4856      	ldr	r0, [pc, #344]	; (8000974 <process_CAN+0x2c8>)
 800081c:	f003 f81d 	bl	800385a <HAL_GPIO_WritePin>
					break;
 8000820:	e024      	b.n	800086c <process_CAN+0x1c0>
					if (CanRxData[2])
 8000822:	4b53      	ldr	r3, [pc, #332]	; (8000970 <process_CAN+0x2c4>)
 8000824:	789b      	ldrb	r3, [r3, #2]
 8000826:	2b00      	cmp	r3, #0
 8000828:	d006      	beq.n	8000838 <process_CAN+0x18c>
						HAL_GPIO_WritePin(RELAY_2_GPIO_Port, RELAY_2_Pin, GPIO_PIN_SET);
 800082a:	2201      	movs	r2, #1
 800082c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000830:	4850      	ldr	r0, [pc, #320]	; (8000974 <process_CAN+0x2c8>)
 8000832:	f003 f812 	bl	800385a <HAL_GPIO_WritePin>
					break;
 8000836:	e019      	b.n	800086c <process_CAN+0x1c0>
						HAL_GPIO_WritePin(RELAY_2_GPIO_Port, RELAY_2_Pin, GPIO_PIN_RESET);
 8000838:	2200      	movs	r2, #0
 800083a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800083e:	484d      	ldr	r0, [pc, #308]	; (8000974 <process_CAN+0x2c8>)
 8000840:	f003 f80b 	bl	800385a <HAL_GPIO_WritePin>
					break;
 8000844:	e012      	b.n	800086c <process_CAN+0x1c0>
					if (CanRxData[2])
 8000846:	4b4a      	ldr	r3, [pc, #296]	; (8000970 <process_CAN+0x2c4>)
 8000848:	789b      	ldrb	r3, [r3, #2]
 800084a:	2b00      	cmp	r3, #0
 800084c:	d006      	beq.n	800085c <process_CAN+0x1b0>
						HAL_GPIO_WritePin(RELAY_3_GPIO_Port, RELAY_3_Pin, GPIO_PIN_SET);
 800084e:	2201      	movs	r2, #1
 8000850:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000854:	4847      	ldr	r0, [pc, #284]	; (8000974 <process_CAN+0x2c8>)
 8000856:	f003 f800 	bl	800385a <HAL_GPIO_WritePin>
					break;
 800085a:	e007      	b.n	800086c <process_CAN+0x1c0>
						HAL_GPIO_WritePin(RELAY_3_GPIO_Port, RELAY_3_Pin, GPIO_PIN_RESET);
 800085c:	2200      	movs	r2, #0
 800085e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000862:	4844      	ldr	r0, [pc, #272]	; (8000974 <process_CAN+0x2c8>)
 8000864:	f002 fff9 	bl	800385a <HAL_GPIO_WritePin>
					break;
 8000868:	e000      	b.n	800086c <process_CAN+0x1c0>
					break;
 800086a:	bf00      	nop
			}
			break;
 800086c:	e0bf      	b.n	80009ee <process_CAN+0x342>

		case ALIVE_CMD:
			alive_timer = main_regs.alive_timeout;
 800086e:	4b3a      	ldr	r3, [pc, #232]	; (8000958 <process_CAN+0x2ac>)
 8000870:	791a      	ldrb	r2, [r3, #4]
 8000872:	4b41      	ldr	r3, [pc, #260]	; (8000978 <process_CAN+0x2cc>)
 8000874:	701a      	strb	r2, [r3, #0]
			break;
 8000876:	e0ba      	b.n	80009ee <process_CAN+0x342>

		case ADC_OFFSET_CAL_CMD:
			//printf("ADC_OFFSET_CAL_CMD\n");
			ch = CanRxData[1];
 8000878:	4b3d      	ldr	r3, [pc, #244]	; (8000970 <process_CAN+0x2c4>)
 800087a:	785b      	ldrb	r3, [r3, #1]
 800087c:	737b      	strb	r3, [r7, #13]
			offset = *((int32_t *)(CanRxData+2));
 800087e:	4b3c      	ldr	r3, [pc, #240]	; (8000970 <process_CAN+0x2c4>)
 8000880:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8000884:	607b      	str	r3, [r7, #4]
			ADS131M08_offset_callibration(ch, offset);
 8000886:	7b7b      	ldrb	r3, [r7, #13]
 8000888:	6879      	ldr	r1, [r7, #4]
 800088a:	4618      	mov	r0, r3
 800088c:	f000 fdee 	bl	800146c <ADS131M08_offset_callibration>
			break;
 8000890:	e0ad      	b.n	80009ee <process_CAN+0x342>

		case ADC_GAIN_CAL_CMD:
			//printf("ADC_OFFSET_CAL_CMD\n");
			ch = CanRxData[1];
 8000892:	4b37      	ldr	r3, [pc, #220]	; (8000970 <process_CAN+0x2c4>)
 8000894:	785b      	ldrb	r3, [r3, #1]
 8000896:	737b      	strb	r3, [r7, #13]
			gain = *((uint32_t *)(CanRxData+2));
 8000898:	4b35      	ldr	r3, [pc, #212]	; (8000970 <process_CAN+0x2c4>)
 800089a:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800089e:	60bb      	str	r3, [r7, #8]
			ADS131M08_gain_callibration(ch, gain);
 80008a0:	7b7b      	ldrb	r3, [r7, #13]
 80008a2:	68b9      	ldr	r1, [r7, #8]
 80008a4:	4618      	mov	r0, r3
 80008a6:	f000 fe16 	bl	80014d6 <ADS131M08_gain_callibration>
			break;
 80008aa:	e0a0      	b.n	80009ee <process_CAN+0x342>

		case ADC_READ_REG_CMD:
			//printf("READ_REG_CMD\n");
			reg = readSingleRegister(CanRxData[1]);
 80008ac:	4b30      	ldr	r3, [pc, #192]	; (8000970 <process_CAN+0x2c4>)
 80008ae:	785b      	ldrb	r3, [r3, #1]
 80008b0:	4618      	mov	r0, r3
 80008b2:	f000 ffcd 	bl	8001850 <readSingleRegister>
 80008b6:	4603      	mov	r3, r0
 80008b8:	81fb      	strh	r3, [r7, #14]
			CanTxData[0] = REPLAY_DATA_CMD;
 80008ba:	4b2a      	ldr	r3, [pc, #168]	; (8000964 <process_CAN+0x2b8>)
 80008bc:	220c      	movs	r2, #12
 80008be:	701a      	strb	r2, [r3, #0]
			CanTxData[1] = CanRxData[1];
 80008c0:	4b2b      	ldr	r3, [pc, #172]	; (8000970 <process_CAN+0x2c4>)
 80008c2:	785a      	ldrb	r2, [r3, #1]
 80008c4:	4b27      	ldr	r3, [pc, #156]	; (8000964 <process_CAN+0x2b8>)
 80008c6:	705a      	strb	r2, [r3, #1]
			*((uint16_t *)(CanTxData+2)) = reg;
 80008c8:	4a2c      	ldr	r2, [pc, #176]	; (800097c <process_CAN+0x2d0>)
 80008ca:	89fb      	ldrh	r3, [r7, #14]
 80008cc:	8013      	strh	r3, [r2, #0]
			ReplayHeader.DLC = 4;
 80008ce:	4b2c      	ldr	r3, [pc, #176]	; (8000980 <process_CAN+0x2d4>)
 80008d0:	2204      	movs	r2, #4
 80008d2:	611a      	str	r2, [r3, #16]
			can_task_scheduler |= PROCESS_CAN_SEND_REPLAY;
 80008d4:	4b1e      	ldr	r3, [pc, #120]	; (8000950 <process_CAN+0x2a4>)
 80008d6:	781b      	ldrb	r3, [r3, #0]
 80008d8:	f043 0304 	orr.w	r3, r3, #4
 80008dc:	b2da      	uxtb	r2, r3
 80008de:	4b1c      	ldr	r3, [pc, #112]	; (8000950 <process_CAN+0x2a4>)
 80008e0:	701a      	strb	r2, [r3, #0]
			break;
 80008e2:	e084      	b.n	80009ee <process_CAN+0x342>

		case ADC_WRITE_REG_CMD:
			//printf("ADC_READ_REG_CMD\n");
			if (writeSingleRegister(CanRxData[1], *((uint16_t *)(CanRxData+2))))
 80008e4:	4b22      	ldr	r3, [pc, #136]	; (8000970 <process_CAN+0x2c4>)
 80008e6:	785b      	ldrb	r3, [r3, #1]
 80008e8:	4a26      	ldr	r2, [pc, #152]	; (8000984 <process_CAN+0x2d8>)
 80008ea:	8812      	ldrh	r2, [r2, #0]
 80008ec:	4611      	mov	r1, r2
 80008ee:	4618      	mov	r0, r3
 80008f0:	f001 f80e 	bl	8001910 <writeSingleRegister>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d003      	beq.n	8000902 <process_CAN+0x256>
			{
				CanTxData[1] = ACK;
 80008fa:	4b1a      	ldr	r3, [pc, #104]	; (8000964 <process_CAN+0x2b8>)
 80008fc:	2211      	movs	r2, #17
 80008fe:	705a      	strb	r2, [r3, #1]
 8000900:	e002      	b.n	8000908 <process_CAN+0x25c>
			}
			else
			{
				CanTxData[1] = NACK;
 8000902:	4b18      	ldr	r3, [pc, #96]	; (8000964 <process_CAN+0x2b8>)
 8000904:	2213      	movs	r2, #19
 8000906:	705a      	strb	r2, [r3, #1]
			}
			CanTxData[0] = REPLAY_AKC_NACK_CMD;
 8000908:	4b16      	ldr	r3, [pc, #88]	; (8000964 <process_CAN+0x2b8>)
 800090a:	220b      	movs	r2, #11
 800090c:	701a      	strb	r2, [r3, #0]
			ReplayHeader.DLC = 2;
 800090e:	4b1c      	ldr	r3, [pc, #112]	; (8000980 <process_CAN+0x2d4>)
 8000910:	2202      	movs	r2, #2
 8000912:	611a      	str	r2, [r3, #16]
			can_task_scheduler |= PROCESS_CAN_SEND_REPLAY;
 8000914:	4b0e      	ldr	r3, [pc, #56]	; (8000950 <process_CAN+0x2a4>)
 8000916:	781b      	ldrb	r3, [r3, #0]
 8000918:	f043 0304 	orr.w	r3, r3, #4
 800091c:	b2da      	uxtb	r2, r3
 800091e:	4b0c      	ldr	r3, [pc, #48]	; (8000950 <process_CAN+0x2a4>)
 8000920:	701a      	strb	r2, [r3, #0]
			break;
 8000922:	e064      	b.n	80009ee <process_CAN+0x342>
			//printf("SYS_BOOT\n");
			break;

		case SYS_READ_REG_CMD:
			//printf("ADC_READ_REG_CMD\n");
			sys_reg = CanRxData[1];
 8000924:	4b12      	ldr	r3, [pc, #72]	; (8000970 <process_CAN+0x2c4>)
 8000926:	785b      	ldrb	r3, [r3, #1]
 8000928:	70fb      	strb	r3, [r7, #3]

			if (sys_reg < sizeof(main_regs))
 800092a:	78fb      	ldrb	r3, [r7, #3]
 800092c:	2b17      	cmp	r3, #23
 800092e:	d82b      	bhi.n	8000988 <process_CAN+0x2dc>
			{
				CanTxData[0] = REPLAY_DATA_CMD;
 8000930:	4b0c      	ldr	r3, [pc, #48]	; (8000964 <process_CAN+0x2b8>)
 8000932:	220c      	movs	r2, #12
 8000934:	701a      	strb	r2, [r3, #0]
				CanTxData[1] = sys_reg;
 8000936:	4a0b      	ldr	r2, [pc, #44]	; (8000964 <process_CAN+0x2b8>)
 8000938:	78fb      	ldrb	r3, [r7, #3]
 800093a:	7053      	strb	r3, [r2, #1]
				CanTxData[2] = *(((uint8_t *)&main_regs)+sys_reg);
 800093c:	78fb      	ldrb	r3, [r7, #3]
 800093e:	4a06      	ldr	r2, [pc, #24]	; (8000958 <process_CAN+0x2ac>)
 8000940:	4413      	add	r3, r2
 8000942:	781a      	ldrb	r2, [r3, #0]
 8000944:	4b07      	ldr	r3, [pc, #28]	; (8000964 <process_CAN+0x2b8>)
 8000946:	709a      	strb	r2, [r3, #2]
				ReplayHeader.DLC = 3;
 8000948:	4b0d      	ldr	r3, [pc, #52]	; (8000980 <process_CAN+0x2d4>)
 800094a:	2203      	movs	r2, #3
 800094c:	611a      	str	r2, [r3, #16]
 800094e:	e024      	b.n	800099a <process_CAN+0x2ee>
 8000950:	200000e0 	.word	0x200000e0
 8000954:	20000258 	.word	0x20000258
 8000958:	20000000 	.word	0x20000000
 800095c:	200000dc 	.word	0x200000dc
 8000960:	20000130 	.word	0x20000130
 8000964:	200000d4 	.word	0x200000d4
 8000968:	200000d5 	.word	0x200000d5
 800096c:	200000a4 	.word	0x200000a4
 8000970:	20000100 	.word	0x20000100
 8000974:	40010c00 	.word	0x40010c00
 8000978:	2000019d 	.word	0x2000019d
 800097c:	200000d6 	.word	0x200000d6
 8000980:	200000bc 	.word	0x200000bc
 8000984:	20000102 	.word	0x20000102
			}
			else
			{
				CanTxData[0] = REPLAY_AKC_NACK_CMD;
 8000988:	4b30      	ldr	r3, [pc, #192]	; (8000a4c <process_CAN+0x3a0>)
 800098a:	220b      	movs	r2, #11
 800098c:	701a      	strb	r2, [r3, #0]
				CanTxData[1] = NACK;
 800098e:	4b2f      	ldr	r3, [pc, #188]	; (8000a4c <process_CAN+0x3a0>)
 8000990:	2213      	movs	r2, #19
 8000992:	705a      	strb	r2, [r3, #1]
				ReplayHeader.DLC = 2;
 8000994:	4b2e      	ldr	r3, [pc, #184]	; (8000a50 <process_CAN+0x3a4>)
 8000996:	2202      	movs	r2, #2
 8000998:	611a      	str	r2, [r3, #16]
			}
			can_task_scheduler |= PROCESS_CAN_SEND_REPLAY;
 800099a:	4b2e      	ldr	r3, [pc, #184]	; (8000a54 <process_CAN+0x3a8>)
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	f043 0304 	orr.w	r3, r3, #4
 80009a2:	b2da      	uxtb	r2, r3
 80009a4:	4b2b      	ldr	r3, [pc, #172]	; (8000a54 <process_CAN+0x3a8>)
 80009a6:	701a      	strb	r2, [r3, #0]
			break;
 80009a8:	e021      	b.n	80009ee <process_CAN+0x342>

		case SYS_WRITE_REG_CMD:
			//printf("WRITE_REG_CMD\n");
			sys_reg = CanRxData[1];
 80009aa:	4b2b      	ldr	r3, [pc, #172]	; (8000a58 <process_CAN+0x3ac>)
 80009ac:	785b      	ldrb	r3, [r3, #1]
 80009ae:	70fb      	strb	r3, [r7, #3]

			if (sys_reg < sizeof(main_regs))
 80009b0:	78fb      	ldrb	r3, [r7, #3]
 80009b2:	2b17      	cmp	r3, #23
 80009b4:	d809      	bhi.n	80009ca <process_CAN+0x31e>
			{
				*(((uint8_t *)&main_regs)+sys_reg) = CanRxData[2];
 80009b6:	78fb      	ldrb	r3, [r7, #3]
 80009b8:	4a28      	ldr	r2, [pc, #160]	; (8000a5c <process_CAN+0x3b0>)
 80009ba:	4413      	add	r3, r2
 80009bc:	4a26      	ldr	r2, [pc, #152]	; (8000a58 <process_CAN+0x3ac>)
 80009be:	7892      	ldrb	r2, [r2, #2]
 80009c0:	701a      	strb	r2, [r3, #0]
				CanTxData[1] = ACK;
 80009c2:	4b22      	ldr	r3, [pc, #136]	; (8000a4c <process_CAN+0x3a0>)
 80009c4:	2211      	movs	r2, #17
 80009c6:	705a      	strb	r2, [r3, #1]
 80009c8:	e002      	b.n	80009d0 <process_CAN+0x324>
			}
			else
			{
				CanTxData[1] = NACK;
 80009ca:	4b20      	ldr	r3, [pc, #128]	; (8000a4c <process_CAN+0x3a0>)
 80009cc:	2213      	movs	r2, #19
 80009ce:	705a      	strb	r2, [r3, #1]
			}
			ReplayHeader.DLC = 2;
 80009d0:	4b1f      	ldr	r3, [pc, #124]	; (8000a50 <process_CAN+0x3a4>)
 80009d2:	2202      	movs	r2, #2
 80009d4:	611a      	str	r2, [r3, #16]
			CanTxData[0] = REPLAY_AKC_NACK_CMD;
 80009d6:	4b1d      	ldr	r3, [pc, #116]	; (8000a4c <process_CAN+0x3a0>)
 80009d8:	220b      	movs	r2, #11
 80009da:	701a      	strb	r2, [r3, #0]
			can_task_scheduler |= PROCESS_CAN_SEND_REPLAY;
 80009dc:	4b1d      	ldr	r3, [pc, #116]	; (8000a54 <process_CAN+0x3a8>)
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	f043 0304 	orr.w	r3, r3, #4
 80009e4:	b2da      	uxtb	r2, r3
 80009e6:	4b1b      	ldr	r3, [pc, #108]	; (8000a54 <process_CAN+0x3a8>)
 80009e8:	701a      	strb	r2, [r3, #0]
			break;
 80009ea:	e000      	b.n	80009ee <process_CAN+0x342>

		default:
			break;
 80009ec:	bf00      	nop
		}
		can_task_scheduler &= ~PROCESS_CAN_ON_MSG;
 80009ee:	4b19      	ldr	r3, [pc, #100]	; (8000a54 <process_CAN+0x3a8>)
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	f023 0302 	bic.w	r3, r3, #2
 80009f6:	b2da      	uxtb	r2, r3
 80009f8:	4b16      	ldr	r3, [pc, #88]	; (8000a54 <process_CAN+0x3a8>)
 80009fa:	701a      	strb	r2, [r3, #0]
	}


	if (can_task_scheduler & PROCESS_CAN_SEND_REPLAY)
 80009fc:	4b15      	ldr	r3, [pc, #84]	; (8000a54 <process_CAN+0x3a8>)
 80009fe:	781b      	ldrb	r3, [r3, #0]
 8000a00:	f003 0304 	and.w	r3, r3, #4
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d01a      	beq.n	8000a3e <process_CAN+0x392>
	{
		if (!HAL_CAN_IsTxMessagePending(&hcan, TxMailbox))
 8000a08:	4b15      	ldr	r3, [pc, #84]	; (8000a60 <process_CAN+0x3b4>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	4815      	ldr	r0, [pc, #84]	; (8000a64 <process_CAN+0x3b8>)
 8000a10:	f002 f84c 	bl	8002aac <HAL_CAN_IsTxMessagePending>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d111      	bne.n	8000a3e <process_CAN+0x392>
		{
			if (HAL_CAN_AddTxMessage(&hcan, &ReplayHeader, CanTxData, &TxMailbox) != HAL_OK)
 8000a1a:	4b11      	ldr	r3, [pc, #68]	; (8000a60 <process_CAN+0x3b4>)
 8000a1c:	4a0b      	ldr	r2, [pc, #44]	; (8000a4c <process_CAN+0x3a0>)
 8000a1e:	490c      	ldr	r1, [pc, #48]	; (8000a50 <process_CAN+0x3a4>)
 8000a20:	4810      	ldr	r0, [pc, #64]	; (8000a64 <process_CAN+0x3b8>)
 8000a22:	f001 ff74 	bl	800290e <HAL_CAN_AddTxMessage>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d001      	beq.n	8000a30 <process_CAN+0x384>
			{
				Error_Handler ();
 8000a2c:	f000 fa44 	bl	8000eb8 <Error_Handler>
			}

			can_task_scheduler &= ~PROCESS_CAN_SEND_REPLAY;
 8000a30:	4b08      	ldr	r3, [pc, #32]	; (8000a54 <process_CAN+0x3a8>)
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	f023 0304 	bic.w	r3, r3, #4
 8000a38:	b2da      	uxtb	r2, r3
 8000a3a:	4b06      	ldr	r3, [pc, #24]	; (8000a54 <process_CAN+0x3a8>)
 8000a3c:	701a      	strb	r2, [r3, #0]
		}
	}

	return can_task_scheduler;
 8000a3e:	4b05      	ldr	r3, [pc, #20]	; (8000a54 <process_CAN+0x3a8>)
 8000a40:	781b      	ldrb	r3, [r3, #0]
}
 8000a42:	4618      	mov	r0, r3
 8000a44:	3710      	adds	r7, #16
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	200000d4 	.word	0x200000d4
 8000a50:	200000bc 	.word	0x200000bc
 8000a54:	200000e0 	.word	0x200000e0
 8000a58:	20000100 	.word	0x20000100
 8000a5c:	20000000 	.word	0x20000000
 8000a60:	200000dc 	.word	0x200000dc
 8000a64:	20000130 	.word	0x20000130

08000a68 <HAL_CAN_RxFifo0MsgPendingCallback>:



void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, CanRxData) != HAL_OK)
 8000a70:	4b11      	ldr	r3, [pc, #68]	; (8000ab8 <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 8000a72:	4a12      	ldr	r2, [pc, #72]	; (8000abc <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8000a74:	2100      	movs	r1, #0
 8000a76:	6878      	ldr	r0, [r7, #4]
 8000a78:	f002 f83b 	bl	8002af2 <HAL_CAN_GetRxMessage>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d001      	beq.n	8000a86 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
	{
		Error_Handler();
 8000a82:	f000 fa19 	bl	8000eb8 <Error_Handler>
	}

	if ((RxHeader.StdId == 0x446))
 8000a86:	4b0d      	ldr	r3, [pc, #52]	; (8000abc <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	f240 4246 	movw	r2, #1094	; 0x446
 8000a8e:	4293      	cmp	r3, r2
 8000a90:	d10d      	bne.n	8000aae <HAL_CAN_RxFifo0MsgPendingCallback+0x46>
	{
		can_task_scheduler |= PROCESS_CAN_ON_MSG;
 8000a92:	4b0b      	ldr	r3, [pc, #44]	; (8000ac0 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8000a94:	781b      	ldrb	r3, [r3, #0]
 8000a96:	f043 0302 	orr.w	r3, r3, #2
 8000a9a:	b2da      	uxtb	r2, r3
 8000a9c:	4b08      	ldr	r3, [pc, #32]	; (8000ac0 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 8000a9e:	701a      	strb	r2, [r3, #0]
    	main_task_scheduler |= PROCESS_CAN;
 8000aa0:	4b08      	ldr	r3, [pc, #32]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 8000aa2:	781b      	ldrb	r3, [r3, #0]
 8000aa4:	f043 0302 	orr.w	r3, r3, #2
 8000aa8:	b2da      	uxtb	r2, r3
 8000aaa:	4b06      	ldr	r3, [pc, #24]	; (8000ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 8000aac:	701a      	strb	r2, [r3, #0]
	}
}
 8000aae:	bf00      	nop
 8000ab0:	3708      	adds	r7, #8
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	20000100 	.word	0x20000100
 8000abc:	200000e4 	.word	0x200000e4
 8000ac0:	200000e0 	.word	0x200000e0
 8000ac4:	2000019c 	.word	0x2000019c

08000ac8 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000acc:	4b06      	ldr	r3, [pc, #24]	; (8000ae8 <MX_CRC_Init+0x20>)
 8000ace:	4a07      	ldr	r2, [pc, #28]	; (8000aec <MX_CRC_Init+0x24>)
 8000ad0:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000ad2:	4805      	ldr	r0, [pc, #20]	; (8000ae8 <MX_CRC_Init+0x20>)
 8000ad4:	f002 fc91 	bl	80033fa <HAL_CRC_Init>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000ade:	f000 f9eb 	bl	8000eb8 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000ae2:	bf00      	nop
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	20000194 	.word	0x20000194
 8000aec:	40023000 	.word	0x40023000

08000af0 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000af0:	b480      	push	{r7}
 8000af2:	b085      	sub	sp, #20
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a09      	ldr	r2, [pc, #36]	; (8000b24 <HAL_CRC_MspInit+0x34>)
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d10b      	bne.n	8000b1a <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000b02:	4b09      	ldr	r3, [pc, #36]	; (8000b28 <HAL_CRC_MspInit+0x38>)
 8000b04:	695b      	ldr	r3, [r3, #20]
 8000b06:	4a08      	ldr	r2, [pc, #32]	; (8000b28 <HAL_CRC_MspInit+0x38>)
 8000b08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b0c:	6153      	str	r3, [r2, #20]
 8000b0e:	4b06      	ldr	r3, [pc, #24]	; (8000b28 <HAL_CRC_MspInit+0x38>)
 8000b10:	695b      	ldr	r3, [r3, #20]
 8000b12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b16:	60fb      	str	r3, [r7, #12]
 8000b18:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000b1a:	bf00      	nop
 8000b1c:	3714      	adds	r7, #20
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bc80      	pop	{r7}
 8000b22:	4770      	bx	lr
 8000b24:	40023000 	.word	0x40023000
 8000b28:	40021000 	.word	0x40021000

08000b2c <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PA8   ------> RCC_MCO
*/
void MX_GPIO_Init(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b088      	sub	sp, #32
 8000b30:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b32:	f107 0310 	add.w	r3, r7, #16
 8000b36:	2200      	movs	r2, #0
 8000b38:	601a      	str	r2, [r3, #0]
 8000b3a:	605a      	str	r2, [r3, #4]
 8000b3c:	609a      	str	r2, [r3, #8]
 8000b3e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b40:	4b3a      	ldr	r3, [pc, #232]	; (8000c2c <MX_GPIO_Init+0x100>)
 8000b42:	699b      	ldr	r3, [r3, #24]
 8000b44:	4a39      	ldr	r2, [pc, #228]	; (8000c2c <MX_GPIO_Init+0x100>)
 8000b46:	f043 0310 	orr.w	r3, r3, #16
 8000b4a:	6193      	str	r3, [r2, #24]
 8000b4c:	4b37      	ldr	r3, [pc, #220]	; (8000c2c <MX_GPIO_Init+0x100>)
 8000b4e:	699b      	ldr	r3, [r3, #24]
 8000b50:	f003 0310 	and.w	r3, r3, #16
 8000b54:	60fb      	str	r3, [r7, #12]
 8000b56:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b58:	4b34      	ldr	r3, [pc, #208]	; (8000c2c <MX_GPIO_Init+0x100>)
 8000b5a:	699b      	ldr	r3, [r3, #24]
 8000b5c:	4a33      	ldr	r2, [pc, #204]	; (8000c2c <MX_GPIO_Init+0x100>)
 8000b5e:	f043 0320 	orr.w	r3, r3, #32
 8000b62:	6193      	str	r3, [r2, #24]
 8000b64:	4b31      	ldr	r3, [pc, #196]	; (8000c2c <MX_GPIO_Init+0x100>)
 8000b66:	699b      	ldr	r3, [r3, #24]
 8000b68:	f003 0320 	and.w	r3, r3, #32
 8000b6c:	60bb      	str	r3, [r7, #8]
 8000b6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b70:	4b2e      	ldr	r3, [pc, #184]	; (8000c2c <MX_GPIO_Init+0x100>)
 8000b72:	699b      	ldr	r3, [r3, #24]
 8000b74:	4a2d      	ldr	r2, [pc, #180]	; (8000c2c <MX_GPIO_Init+0x100>)
 8000b76:	f043 0304 	orr.w	r3, r3, #4
 8000b7a:	6193      	str	r3, [r2, #24]
 8000b7c:	4b2b      	ldr	r3, [pc, #172]	; (8000c2c <MX_GPIO_Init+0x100>)
 8000b7e:	699b      	ldr	r3, [r3, #24]
 8000b80:	f003 0304 	and.w	r3, r3, #4
 8000b84:	607b      	str	r3, [r7, #4]
 8000b86:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b88:	4b28      	ldr	r3, [pc, #160]	; (8000c2c <MX_GPIO_Init+0x100>)
 8000b8a:	699b      	ldr	r3, [r3, #24]
 8000b8c:	4a27      	ldr	r2, [pc, #156]	; (8000c2c <MX_GPIO_Init+0x100>)
 8000b8e:	f043 0308 	orr.w	r3, r3, #8
 8000b92:	6193      	str	r3, [r2, #24]
 8000b94:	4b25      	ldr	r3, [pc, #148]	; (8000c2c <MX_GPIO_Init+0x100>)
 8000b96:	699b      	ldr	r3, [r3, #24]
 8000b98:	f003 0308 	and.w	r3, r3, #8
 8000b9c:	603b      	str	r3, [r7, #0]
 8000b9e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MCU_SYNC_RESET_Pin|SPI1_CS_Pin, GPIO_PIN_RESET);
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	2118      	movs	r1, #24
 8000ba4:	4822      	ldr	r0, [pc, #136]	; (8000c30 <MX_GPIO_Init+0x104>)
 8000ba6:	f002 fe58 	bl	800385a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin|LED_RED_Pin|RELAY_2_Pin|RELAY_1_Pin, GPIO_PIN_RESET);
 8000baa:	2200      	movs	r2, #0
 8000bac:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8000bb0:	4820      	ldr	r0, [pc, #128]	; (8000c34 <MX_GPIO_Init+0x108>)
 8000bb2:	f002 fe52 	bl	800385a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MCU_DRDY_Pin;
 8000bb6:	2304      	movs	r3, #4
 8000bb8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000bba:	4b1f      	ldr	r3, [pc, #124]	; (8000c38 <MX_GPIO_Init+0x10c>)
 8000bbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MCU_DRDY_GPIO_Port, &GPIO_InitStruct);
 8000bc2:	f107 0310 	add.w	r3, r7, #16
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	4819      	ldr	r0, [pc, #100]	; (8000c30 <MX_GPIO_Init+0x104>)
 8000bca:	f002 fcab 	bl	8003524 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = MCU_SYNC_RESET_Pin|SPI1_CS_Pin;
 8000bce:	2318      	movs	r3, #24
 8000bd0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bd2:	2301      	movs	r3, #1
 8000bd4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bda:	2302      	movs	r3, #2
 8000bdc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bde:	f107 0310 	add.w	r3, r7, #16
 8000be2:	4619      	mov	r1, r3
 8000be4:	4812      	ldr	r0, [pc, #72]	; (8000c30 <MX_GPIO_Init+0x104>)
 8000be6:	f002 fc9d 	bl	8003524 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_RED_Pin|RELAY_2_Pin|RELAY_1_Pin;
 8000bea:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000bee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf8:	2302      	movs	r3, #2
 8000bfa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bfc:	f107 0310 	add.w	r3, r7, #16
 8000c00:	4619      	mov	r1, r3
 8000c02:	480c      	ldr	r0, [pc, #48]	; (8000c34 <MX_GPIO_Init+0x108>)
 8000c04:	f002 fc8e 	bl	8003524 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000c08:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c0c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c0e:	2302      	movs	r3, #2
 8000c10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c12:	2302      	movs	r3, #2
 8000c14:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c16:	f107 0310 	add.w	r3, r7, #16
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	4804      	ldr	r0, [pc, #16]	; (8000c30 <MX_GPIO_Init+0x104>)
 8000c1e:	f002 fc81 	bl	8003524 <HAL_GPIO_Init>

}
 8000c22:	bf00      	nop
 8000c24:	3720      	adds	r7, #32
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	40021000 	.word	0x40021000
 8000c30:	40010800 	.word	0x40010800
 8000c34:	40010c00 	.word	0x40010c00
 8000c38:	10210000 	.word	0x10210000

08000c3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	main_task_scheduler = 0;
 8000c40:	4b39      	ldr	r3, [pc, #228]	; (8000d28 <main+0xec>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	701a      	strb	r2, [r3, #0]
	//adc_enable_mask =
	//adc_enable_mask = (0x01<<ADC_CH5);
	alive_timer = 0;
 8000c46:	4b39      	ldr	r3, [pc, #228]	; (8000d2c <main+0xf0>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	701a      	strb	r2, [r3, #0]
	timer_10ms = 0;
 8000c4c:	4b38      	ldr	r3, [pc, #224]	; (8000d30 <main+0xf4>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	801a      	strh	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c52:	f001 fb83 	bl	800235c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c56:	f000 f875 	bl	8000d44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c5a:	f7ff ff67 	bl	8000b2c <MX_GPIO_Init>
  MX_CAN_Init();
 8000c5e:	f7ff fc37 	bl	80004d0 <MX_CAN_Init>
  MX_RTC_Init();
 8000c62:	f000 f92f 	bl	8000ec4 <MX_RTC_Init>
  MX_SPI1_Init();
 8000c66:	f000 f99b 	bl	8000fa0 <MX_SPI1_Init>
  MX_CRC_Init();
 8000c6a:	f7ff ff2d 	bl	8000ac8 <MX_CRC_Init>
  MX_TIM4_Init();
 8000c6e:	f000 fae5 	bl	800123c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  HAL_CAN_Start(&hcan);
 8000c72:	4830      	ldr	r0, [pc, #192]	; (8000d34 <main+0xf8>)
 8000c74:	f001 fe07 	bl	8002886 <HAL_CAN_Start>

  if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8000c78:	2102      	movs	r1, #2
 8000c7a:	482e      	ldr	r0, [pc, #184]	; (8000d34 <main+0xf8>)
 8000c7c:	f002 f85a 	bl	8002d34 <HAL_CAN_ActivateNotification>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d001      	beq.n	8000c8a <main+0x4e>
  {
	  Error_Handler();
 8000c86:	f000 f917 	bl	8000eb8 <Error_Handler>
  }

  ADS131M08_init(&hspi1);
 8000c8a:	482b      	ldr	r0, [pc, #172]	; (8000d38 <main+0xfc>)
 8000c8c:	f000 fc54 	bl	8001538 <ADS131M08_init>

  // Start timer
  HAL_TIM_Base_Start_IT(&htim4);
 8000c90:	482a      	ldr	r0, [pc, #168]	; (8000d3c <main+0x100>)
 8000c92:	f004 fcf3 	bl	800567c <HAL_TIM_Base_Start_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if (main_task_scheduler & PROCESS_ADS131M08)
 8000c96:	4b24      	ldr	r3, [pc, #144]	; (8000d28 <main+0xec>)
 8000c98:	781b      	ldrb	r3, [r3, #0]
 8000c9a:	f003 0301 	and.w	r3, r3, #1
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d00b      	beq.n	8000cba <main+0x7e>
	  {
		  if (!process_ADS131M08())
 8000ca2:	f000 fb99 	bl	80013d8 <process_ADS131M08>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d106      	bne.n	8000cba <main+0x7e>
			  main_task_scheduler &= ~PROCESS_ADS131M08;
 8000cac:	4b1e      	ldr	r3, [pc, #120]	; (8000d28 <main+0xec>)
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	f023 0301 	bic.w	r3, r3, #1
 8000cb4:	b2da      	uxtb	r2, r3
 8000cb6:	4b1c      	ldr	r3, [pc, #112]	; (8000d28 <main+0xec>)
 8000cb8:	701a      	strb	r2, [r3, #0]
	  }

	  if (main_task_scheduler & PROCESS_CAN)
 8000cba:	4b1b      	ldr	r3, [pc, #108]	; (8000d28 <main+0xec>)
 8000cbc:	781b      	ldrb	r3, [r3, #0]
 8000cbe:	f003 0302 	and.w	r3, r3, #2
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d00b      	beq.n	8000cde <main+0xa2>
	  {
		  if (!process_CAN())
 8000cc6:	f7ff fcf1 	bl	80006ac <process_CAN>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d106      	bne.n	8000cde <main+0xa2>
			  main_task_scheduler &= ~PROCESS_CAN;
 8000cd0:	4b15      	ldr	r3, [pc, #84]	; (8000d28 <main+0xec>)
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	f023 0302 	bic.w	r3, r3, #2
 8000cd8:	b2da      	uxtb	r2, r3
 8000cda:	4b13      	ldr	r3, [pc, #76]	; (8000d28 <main+0xec>)
 8000cdc:	701a      	strb	r2, [r3, #0]
	  }

	  if (main_task_scheduler & PROCESS_10_MS_TASK)
 8000cde:	4b12      	ldr	r3, [pc, #72]	; (8000d28 <main+0xec>)
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	f003 0304 	and.w	r3, r3, #4
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d00b      	beq.n	8000d02 <main+0xc6>
	  {
		  if (!process_10Ms_Timer())
 8000cea:	f000 f88f 	bl	8000e0c <process_10Ms_Timer>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d106      	bne.n	8000d02 <main+0xc6>
			  main_task_scheduler &= ~PROCESS_10_MS_TASK;
 8000cf4:	4b0c      	ldr	r3, [pc, #48]	; (8000d28 <main+0xec>)
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	f023 0304 	bic.w	r3, r3, #4
 8000cfc:	b2da      	uxtb	r2, r3
 8000cfe:	4b0a      	ldr	r3, [pc, #40]	; (8000d28 <main+0xec>)
 8000d00:	701a      	strb	r2, [r3, #0]
	  }

	  if (main_task_scheduler & PROCESS_100_MS_TASK)
 8000d02:	4b09      	ldr	r3, [pc, #36]	; (8000d28 <main+0xec>)
 8000d04:	781b      	ldrb	r3, [r3, #0]
 8000d06:	f003 0308 	and.w	r3, r3, #8
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d0c3      	beq.n	8000c96 <main+0x5a>
	  {
		  main_task_scheduler &= ~PROCESS_100_MS_TASK;
 8000d0e:	4b06      	ldr	r3, [pc, #24]	; (8000d28 <main+0xec>)
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	f023 0308 	bic.w	r3, r3, #8
 8000d16:	b2da      	uxtb	r2, r3
 8000d18:	4b03      	ldr	r3, [pc, #12]	; (8000d28 <main+0xec>)
 8000d1a:	701a      	strb	r2, [r3, #0]
		  HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 8000d1c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d20:	4807      	ldr	r0, [pc, #28]	; (8000d40 <main+0x104>)
 8000d22:	f002 fdb2 	bl	800388a <HAL_GPIO_TogglePin>
	  if (main_task_scheduler & PROCESS_ADS131M08)
 8000d26:	e7b6      	b.n	8000c96 <main+0x5a>
 8000d28:	2000019c 	.word	0x2000019c
 8000d2c:	2000019d 	.word	0x2000019d
 8000d30:	2000019e 	.word	0x2000019e
 8000d34:	20000130 	.word	0x20000130
 8000d38:	200001b4 	.word	0x200001b4
 8000d3c:	20000210 	.word	0x20000210
 8000d40:	40010c00 	.word	0x40010c00

08000d44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b094      	sub	sp, #80	; 0x50
 8000d48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d4a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000d4e:	2228      	movs	r2, #40	; 0x28
 8000d50:	2100      	movs	r1, #0
 8000d52:	4618      	mov	r0, r3
 8000d54:	f005 f872 	bl	8005e3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d58:	f107 0314 	add.w	r3, r7, #20
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	601a      	str	r2, [r3, #0]
 8000d60:	605a      	str	r2, [r3, #4]
 8000d62:	609a      	str	r2, [r3, #8]
 8000d64:	60da      	str	r2, [r3, #12]
 8000d66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d68:	1d3b      	adds	r3, r7, #4
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	601a      	str	r2, [r3, #0]
 8000d6e:	605a      	str	r2, [r3, #4]
 8000d70:	609a      	str	r2, [r3, #8]
 8000d72:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8000d74:	2309      	movs	r3, #9
 8000d76:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d78:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d82:	2301      	movs	r3, #1
 8000d84:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000d86:	2301      	movs	r3, #1
 8000d88:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d8a:	2302      	movs	r3, #2
 8000d8c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d8e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d92:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000d94:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000d98:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d9a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f002 fdb0 	bl	8003904 <HAL_RCC_OscConfig>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d001      	beq.n	8000dae <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000daa:	f000 f885 	bl	8000eb8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dae:	230f      	movs	r3, #15
 8000db0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000db2:	2302      	movs	r3, #2
 8000db4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000db6:	2300      	movs	r3, #0
 8000db8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000dba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000dbe:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000dc4:	f107 0314 	add.w	r3, r7, #20
 8000dc8:	2102      	movs	r1, #2
 8000dca:	4618      	mov	r0, r3
 8000dcc:	f003 f81c 	bl	8003e08 <HAL_RCC_ClockConfig>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d001      	beq.n	8000dda <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000dd6:	f000 f86f 	bl	8000eb8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000dda:	2301      	movs	r3, #1
 8000ddc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000dde:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000de2:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000de4:	1d3b      	adds	r3, r7, #4
 8000de6:	4618      	mov	r0, r3
 8000de8:	f003 f9c0 	bl	800416c <HAL_RCCEx_PeriphCLKConfig>
 8000dec:	4603      	mov	r3, r0
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d001      	beq.n	8000df6 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8000df2:	f000 f861 	bl	8000eb8 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO, RCC_MCO1SOURCE_HSE, RCC_MCODIV_1);
 8000df6:	2200      	movs	r2, #0
 8000df8:	f04f 61c0 	mov.w	r1, #100663296	; 0x6000000
 8000dfc:	2000      	movs	r0, #0
 8000dfe:	f003 f8ed 	bl	8003fdc <HAL_RCC_MCOConfig>
}
 8000e02:	bf00      	nop
 8000e04:	3750      	adds	r7, #80	; 0x50
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bd80      	pop	{r7, pc}
	...

08000e0c <process_10Ms_Timer>:
//!
//! \return None.
//
//*****************************************************************************
uint8_t process_10Ms_Timer(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
	if (alive_timer)
 8000e10:	4b18      	ldr	r3, [pc, #96]	; (8000e74 <process_10Ms_Timer+0x68>)
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d00d      	beq.n	8000e34 <process_10Ms_Timer+0x28>
	{
		if (--alive_timer == 0)
 8000e18:	4b16      	ldr	r3, [pc, #88]	; (8000e74 <process_10Ms_Timer+0x68>)
 8000e1a:	781b      	ldrb	r3, [r3, #0]
 8000e1c:	3b01      	subs	r3, #1
 8000e1e:	b2da      	uxtb	r2, r3
 8000e20:	4b14      	ldr	r3, [pc, #80]	; (8000e74 <process_10Ms_Timer+0x68>)
 8000e22:	701a      	strb	r2, [r3, #0]
 8000e24:	4b13      	ldr	r3, [pc, #76]	; (8000e74 <process_10Ms_Timer+0x68>)
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d103      	bne.n	8000e34 <process_10Ms_Timer+0x28>
		{
			//kritisch
			alive_timer = main_regs.alive_timeout;
 8000e2c:	4b12      	ldr	r3, [pc, #72]	; (8000e78 <process_10Ms_Timer+0x6c>)
 8000e2e:	791a      	ldrb	r2, [r3, #4]
 8000e30:	4b10      	ldr	r3, [pc, #64]	; (8000e74 <process_10Ms_Timer+0x68>)
 8000e32:	701a      	strb	r2, [r3, #0]
		}
	}

	if (!(++timer_10ms % 10))
 8000e34:	4b11      	ldr	r3, [pc, #68]	; (8000e7c <process_10Ms_Timer+0x70>)
 8000e36:	881b      	ldrh	r3, [r3, #0]
 8000e38:	3301      	adds	r3, #1
 8000e3a:	b29a      	uxth	r2, r3
 8000e3c:	4b0f      	ldr	r3, [pc, #60]	; (8000e7c <process_10Ms_Timer+0x70>)
 8000e3e:	801a      	strh	r2, [r3, #0]
 8000e40:	4b0e      	ldr	r3, [pc, #56]	; (8000e7c <process_10Ms_Timer+0x70>)
 8000e42:	881a      	ldrh	r2, [r3, #0]
 8000e44:	4b0e      	ldr	r3, [pc, #56]	; (8000e80 <process_10Ms_Timer+0x74>)
 8000e46:	fba3 1302 	umull	r1, r3, r3, r2
 8000e4a:	08d9      	lsrs	r1, r3, #3
 8000e4c:	460b      	mov	r3, r1
 8000e4e:	009b      	lsls	r3, r3, #2
 8000e50:	440b      	add	r3, r1
 8000e52:	005b      	lsls	r3, r3, #1
 8000e54:	1ad3      	subs	r3, r2, r3
 8000e56:	b29b      	uxth	r3, r3
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d106      	bne.n	8000e6a <process_10Ms_Timer+0x5e>
	{
		main_task_scheduler |= PROCESS_100_MS_TASK;
 8000e5c:	4b09      	ldr	r3, [pc, #36]	; (8000e84 <process_10Ms_Timer+0x78>)
 8000e5e:	781b      	ldrb	r3, [r3, #0]
 8000e60:	f043 0308 	orr.w	r3, r3, #8
 8000e64:	b2da      	uxtb	r2, r3
 8000e66:	4b07      	ldr	r3, [pc, #28]	; (8000e84 <process_10Ms_Timer+0x78>)
 8000e68:	701a      	strb	r2, [r3, #0]
	}

	return 0;
 8000e6a:	2300      	movs	r3, #0
}
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	46bd      	mov	sp, r7
 8000e70:	bc80      	pop	{r7}
 8000e72:	4770      	bx	lr
 8000e74:	2000019d 	.word	0x2000019d
 8000e78:	20000000 	.word	0x20000000
 8000e7c:	2000019e 	.word	0x2000019e
 8000e80:	cccccccd 	.word	0xcccccccd
 8000e84:	2000019c 	.word	0x2000019c

08000e88 <HAL_TIM_PeriodElapsedCallback>:
//!
//! \return None.
//
//*****************************************************************************
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	b083      	sub	sp, #12
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  // Check which version of the timer triggered this callback and toggle LED
  if (htim == &htim4 )
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	4a07      	ldr	r2, [pc, #28]	; (8000eb0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000e94:	4293      	cmp	r3, r2
 8000e96:	d106      	bne.n	8000ea6 <HAL_TIM_PeriodElapsedCallback+0x1e>
  {
    main_task_scheduler |= PROCESS_10_MS_TASK;
 8000e98:	4b06      	ldr	r3, [pc, #24]	; (8000eb4 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000e9a:	781b      	ldrb	r3, [r3, #0]
 8000e9c:	f043 0304 	orr.w	r3, r3, #4
 8000ea0:	b2da      	uxtb	r2, r3
 8000ea2:	4b04      	ldr	r3, [pc, #16]	; (8000eb4 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000ea4:	701a      	strb	r2, [r3, #0]
  }
}
 8000ea6:	bf00      	nop
 8000ea8:	370c      	adds	r7, #12
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bc80      	pop	{r7}
 8000eae:	4770      	bx	lr
 8000eb0:	20000210 	.word	0x20000210
 8000eb4:	2000019c 	.word	0x2000019c

08000eb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ebc:	b672      	cpsid	i
}
 8000ebe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ec0:	e7fe      	b.n	8000ec0 <Error_Handler+0x8>
	...

08000ec4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b082      	sub	sp, #8
 8000ec8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000eca:	1d3b      	adds	r3, r7, #4
 8000ecc:	2100      	movs	r1, #0
 8000ece:	460a      	mov	r2, r1
 8000ed0:	801a      	strh	r2, [r3, #0]
 8000ed2:	460a      	mov	r2, r1
 8000ed4:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000eda:	4b1d      	ldr	r3, [pc, #116]	; (8000f50 <MX_RTC_Init+0x8c>)
 8000edc:	4a1d      	ldr	r2, [pc, #116]	; (8000f54 <MX_RTC_Init+0x90>)
 8000ede:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8000ee0:	4b1b      	ldr	r3, [pc, #108]	; (8000f50 <MX_RTC_Init+0x8c>)
 8000ee2:	f04f 32ff 	mov.w	r2, #4294967295
 8000ee6:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8000ee8:	4b19      	ldr	r3, [pc, #100]	; (8000f50 <MX_RTC_Init+0x8c>)
 8000eea:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000eee:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000ef0:	4817      	ldr	r0, [pc, #92]	; (8000f50 <MX_RTC_Init+0x8c>)
 8000ef2:	f003 faa7 	bl	8004444 <HAL_RTC_Init>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d001      	beq.n	8000f00 <MX_RTC_Init+0x3c>
  {
    Error_Handler();
 8000efc:	f7ff ffdc 	bl	8000eb8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000f00:	2300      	movs	r3, #0
 8000f02:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8000f04:	2300      	movs	r3, #0
 8000f06:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000f0c:	1d3b      	adds	r3, r7, #4
 8000f0e:	2201      	movs	r2, #1
 8000f10:	4619      	mov	r1, r3
 8000f12:	480f      	ldr	r0, [pc, #60]	; (8000f50 <MX_RTC_Init+0x8c>)
 8000f14:	f003 fb22 	bl	800455c <HAL_RTC_SetTime>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <MX_RTC_Init+0x5e>
  {
    Error_Handler();
 8000f1e:	f7ff ffcb 	bl	8000eb8 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_TUESDAY;
 8000f22:	2302      	movs	r3, #2
 8000f24:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_DECEMBER;
 8000f26:	2312      	movs	r3, #18
 8000f28:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x5;
 8000f2a:	2305      	movs	r3, #5
 8000f2c:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x23;
 8000f2e:	2323      	movs	r3, #35	; 0x23
 8000f30:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 8000f32:	463b      	mov	r3, r7
 8000f34:	2201      	movs	r2, #1
 8000f36:	4619      	mov	r1, r3
 8000f38:	4805      	ldr	r0, [pc, #20]	; (8000f50 <MX_RTC_Init+0x8c>)
 8000f3a:	f003 fba7 	bl	800468c <HAL_RTC_SetDate>
 8000f3e:	4603      	mov	r3, r0
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d001      	beq.n	8000f48 <MX_RTC_Init+0x84>
  {
    Error_Handler();
 8000f44:	f7ff ffb8 	bl	8000eb8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000f48:	bf00      	nop
 8000f4a:	3708      	adds	r7, #8
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}
 8000f50:	200001a0 	.word	0x200001a0
 8000f54:	40002800 	.word	0x40002800

08000f58 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b084      	sub	sp, #16
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	4a0b      	ldr	r2, [pc, #44]	; (8000f94 <HAL_RTC_MspInit+0x3c>)
 8000f66:	4293      	cmp	r3, r2
 8000f68:	d110      	bne.n	8000f8c <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8000f6a:	f002 fcbf 	bl	80038ec <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8000f6e:	4b0a      	ldr	r3, [pc, #40]	; (8000f98 <HAL_RTC_MspInit+0x40>)
 8000f70:	69db      	ldr	r3, [r3, #28]
 8000f72:	4a09      	ldr	r2, [pc, #36]	; (8000f98 <HAL_RTC_MspInit+0x40>)
 8000f74:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000f78:	61d3      	str	r3, [r2, #28]
 8000f7a:	4b07      	ldr	r3, [pc, #28]	; (8000f98 <HAL_RTC_MspInit+0x40>)
 8000f7c:	69db      	ldr	r3, [r3, #28]
 8000f7e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000f82:	60fb      	str	r3, [r7, #12]
 8000f84:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000f86:	4b05      	ldr	r3, [pc, #20]	; (8000f9c <HAL_RTC_MspInit+0x44>)
 8000f88:	2201      	movs	r2, #1
 8000f8a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000f8c:	bf00      	nop
 8000f8e:	3710      	adds	r7, #16
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	40002800 	.word	0x40002800
 8000f98:	40021000 	.word	0x40021000
 8000f9c:	4242043c 	.word	0x4242043c

08000fa0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000fa4:	4b17      	ldr	r3, [pc, #92]	; (8001004 <MX_SPI1_Init+0x64>)
 8000fa6:	4a18      	ldr	r2, [pc, #96]	; (8001008 <MX_SPI1_Init+0x68>)
 8000fa8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000faa:	4b16      	ldr	r3, [pc, #88]	; (8001004 <MX_SPI1_Init+0x64>)
 8000fac:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000fb0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000fb2:	4b14      	ldr	r3, [pc, #80]	; (8001004 <MX_SPI1_Init+0x64>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000fb8:	4b12      	ldr	r3, [pc, #72]	; (8001004 <MX_SPI1_Init+0x64>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000fbe:	4b11      	ldr	r3, [pc, #68]	; (8001004 <MX_SPI1_Init+0x64>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000fc4:	4b0f      	ldr	r3, [pc, #60]	; (8001004 <MX_SPI1_Init+0x64>)
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000fca:	4b0e      	ldr	r3, [pc, #56]	; (8001004 <MX_SPI1_Init+0x64>)
 8000fcc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000fd0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000fd2:	4b0c      	ldr	r3, [pc, #48]	; (8001004 <MX_SPI1_Init+0x64>)
 8000fd4:	2210      	movs	r2, #16
 8000fd6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000fd8:	4b0a      	ldr	r3, [pc, #40]	; (8001004 <MX_SPI1_Init+0x64>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000fde:	4b09      	ldr	r3, [pc, #36]	; (8001004 <MX_SPI1_Init+0x64>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000fe4:	4b07      	ldr	r3, [pc, #28]	; (8001004 <MX_SPI1_Init+0x64>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000fea:	4b06      	ldr	r3, [pc, #24]	; (8001004 <MX_SPI1_Init+0x64>)
 8000fec:	220a      	movs	r2, #10
 8000fee:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ff0:	4804      	ldr	r0, [pc, #16]	; (8001004 <MX_SPI1_Init+0x64>)
 8000ff2:	f003 fdab 	bl	8004b4c <HAL_SPI_Init>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000ffc:	f7ff ff5c 	bl	8000eb8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001000:	bf00      	nop
 8001002:	bd80      	pop	{r7, pc}
 8001004:	200001b4 	.word	0x200001b4
 8001008:	40013000 	.word	0x40013000

0800100c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b088      	sub	sp, #32
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001014:	f107 0310 	add.w	r3, r7, #16
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
 800101c:	605a      	str	r2, [r3, #4]
 800101e:	609a      	str	r2, [r3, #8]
 8001020:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	4a1f      	ldr	r2, [pc, #124]	; (80010a4 <HAL_SPI_MspInit+0x98>)
 8001028:	4293      	cmp	r3, r2
 800102a:	d137      	bne.n	800109c <HAL_SPI_MspInit+0x90>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800102c:	4b1e      	ldr	r3, [pc, #120]	; (80010a8 <HAL_SPI_MspInit+0x9c>)
 800102e:	699b      	ldr	r3, [r3, #24]
 8001030:	4a1d      	ldr	r2, [pc, #116]	; (80010a8 <HAL_SPI_MspInit+0x9c>)
 8001032:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001036:	6193      	str	r3, [r2, #24]
 8001038:	4b1b      	ldr	r3, [pc, #108]	; (80010a8 <HAL_SPI_MspInit+0x9c>)
 800103a:	699b      	ldr	r3, [r3, #24]
 800103c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001040:	60fb      	str	r3, [r7, #12]
 8001042:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001044:	4b18      	ldr	r3, [pc, #96]	; (80010a8 <HAL_SPI_MspInit+0x9c>)
 8001046:	699b      	ldr	r3, [r3, #24]
 8001048:	4a17      	ldr	r2, [pc, #92]	; (80010a8 <HAL_SPI_MspInit+0x9c>)
 800104a:	f043 0304 	orr.w	r3, r3, #4
 800104e:	6193      	str	r3, [r2, #24]
 8001050:	4b15      	ldr	r3, [pc, #84]	; (80010a8 <HAL_SPI_MspInit+0x9c>)
 8001052:	699b      	ldr	r3, [r3, #24]
 8001054:	f003 0304 	and.w	r3, r3, #4
 8001058:	60bb      	str	r3, [r7, #8]
 800105a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800105c:	23a0      	movs	r3, #160	; 0xa0
 800105e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001060:	2302      	movs	r3, #2
 8001062:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001064:	2303      	movs	r3, #3
 8001066:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001068:	f107 0310 	add.w	r3, r7, #16
 800106c:	4619      	mov	r1, r3
 800106e:	480f      	ldr	r0, [pc, #60]	; (80010ac <HAL_SPI_MspInit+0xa0>)
 8001070:	f002 fa58 	bl	8003524 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001074:	2340      	movs	r3, #64	; 0x40
 8001076:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001078:	2300      	movs	r3, #0
 800107a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800107c:	2300      	movs	r3, #0
 800107e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001080:	f107 0310 	add.w	r3, r7, #16
 8001084:	4619      	mov	r1, r3
 8001086:	4809      	ldr	r0, [pc, #36]	; (80010ac <HAL_SPI_MspInit+0xa0>)
 8001088:	f002 fa4c 	bl	8003524 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800108c:	2200      	movs	r2, #0
 800108e:	2100      	movs	r1, #0
 8001090:	2023      	movs	r0, #35	; 0x23
 8001092:	f002 f97c 	bl	800338e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001096:	2023      	movs	r0, #35	; 0x23
 8001098:	f002 f995 	bl	80033c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800109c:	bf00      	nop
 800109e:	3720      	adds	r7, #32
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	40013000 	.word	0x40013000
 80010a8:	40021000 	.word	0x40021000
 80010ac:	40010800 	.word	0x40010800

080010b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b085      	sub	sp, #20
 80010b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80010b6:	4b15      	ldr	r3, [pc, #84]	; (800110c <HAL_MspInit+0x5c>)
 80010b8:	699b      	ldr	r3, [r3, #24]
 80010ba:	4a14      	ldr	r2, [pc, #80]	; (800110c <HAL_MspInit+0x5c>)
 80010bc:	f043 0301 	orr.w	r3, r3, #1
 80010c0:	6193      	str	r3, [r2, #24]
 80010c2:	4b12      	ldr	r3, [pc, #72]	; (800110c <HAL_MspInit+0x5c>)
 80010c4:	699b      	ldr	r3, [r3, #24]
 80010c6:	f003 0301 	and.w	r3, r3, #1
 80010ca:	60bb      	str	r3, [r7, #8]
 80010cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010ce:	4b0f      	ldr	r3, [pc, #60]	; (800110c <HAL_MspInit+0x5c>)
 80010d0:	69db      	ldr	r3, [r3, #28]
 80010d2:	4a0e      	ldr	r2, [pc, #56]	; (800110c <HAL_MspInit+0x5c>)
 80010d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010d8:	61d3      	str	r3, [r2, #28]
 80010da:	4b0c      	ldr	r3, [pc, #48]	; (800110c <HAL_MspInit+0x5c>)
 80010dc:	69db      	ldr	r3, [r3, #28]
 80010de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010e2:	607b      	str	r3, [r7, #4]
 80010e4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80010e6:	4b0a      	ldr	r3, [pc, #40]	; (8001110 <HAL_MspInit+0x60>)
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	60fb      	str	r3, [r7, #12]
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80010f2:	60fb      	str	r3, [r7, #12]
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80010fa:	60fb      	str	r3, [r7, #12]
 80010fc:	4a04      	ldr	r2, [pc, #16]	; (8001110 <HAL_MspInit+0x60>)
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001102:	bf00      	nop
 8001104:	3714      	adds	r7, #20
 8001106:	46bd      	mov	sp, r7
 8001108:	bc80      	pop	{r7}
 800110a:	4770      	bx	lr
 800110c:	40021000 	.word	0x40021000
 8001110:	40010000 	.word	0x40010000

08001114 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001118:	e7fe      	b.n	8001118 <NMI_Handler+0x4>

0800111a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800111a:	b480      	push	{r7}
 800111c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800111e:	e7fe      	b.n	800111e <HardFault_Handler+0x4>

08001120 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001120:	b480      	push	{r7}
 8001122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001124:	e7fe      	b.n	8001124 <MemManage_Handler+0x4>

08001126 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001126:	b480      	push	{r7}
 8001128:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800112a:	e7fe      	b.n	800112a <BusFault_Handler+0x4>

0800112c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001130:	e7fe      	b.n	8001130 <UsageFault_Handler+0x4>

08001132 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001132:	b480      	push	{r7}
 8001134:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001136:	bf00      	nop
 8001138:	46bd      	mov	sp, r7
 800113a:	bc80      	pop	{r7}
 800113c:	4770      	bx	lr

0800113e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800113e:	b480      	push	{r7}
 8001140:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001142:	bf00      	nop
 8001144:	46bd      	mov	sp, r7
 8001146:	bc80      	pop	{r7}
 8001148:	4770      	bx	lr

0800114a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800114a:	b480      	push	{r7}
 800114c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800114e:	bf00      	nop
 8001150:	46bd      	mov	sp, r7
 8001152:	bc80      	pop	{r7}
 8001154:	4770      	bx	lr

08001156 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001156:	b580      	push	{r7, lr}
 8001158:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800115a:	f001 f945 	bl	80023e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800115e:	bf00      	nop
 8001160:	bd80      	pop	{r7, pc}
	...

08001164 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001168:	4802      	ldr	r0, [pc, #8]	; (8001174 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800116a:	f001 fe08 	bl	8002d7e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800116e:	bf00      	nop
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	20000130 	.word	0x20000130

08001178 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 800117c:	4802      	ldr	r0, [pc, #8]	; (8001188 <CAN1_RX1_IRQHandler+0x10>)
 800117e:	f001 fdfe 	bl	8002d7e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8001182:	bf00      	nop
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	20000130 	.word	0x20000130

0800118c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001190:	4802      	ldr	r0, [pc, #8]	; (800119c <TIM4_IRQHandler+0x10>)
 8001192:	f004 fac5 	bl	8005720 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001196:	bf00      	nop
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	20000210 	.word	0x20000210

080011a0 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80011a4:	4802      	ldr	r0, [pc, #8]	; (80011b0 <SPI1_IRQHandler+0x10>)
 80011a6:	f004 f81d 	bl	80051e4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80011aa:	bf00      	nop
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	200001b4 	.word	0x200001b4

080011b4 <EXTI2_IRQHandler>:
/* USER CODE BEGIN 1 */
/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(MCU_DRDY_Pin);
 80011b8:	2004      	movs	r0, #4
 80011ba:	f002 fb7f 	bl	80038bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80011be:	bf00      	nop
 80011c0:	bd80      	pop	{r7, pc}
	...

080011c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b086      	sub	sp, #24
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011cc:	4a14      	ldr	r2, [pc, #80]	; (8001220 <_sbrk+0x5c>)
 80011ce:	4b15      	ldr	r3, [pc, #84]	; (8001224 <_sbrk+0x60>)
 80011d0:	1ad3      	subs	r3, r2, r3
 80011d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011d8:	4b13      	ldr	r3, [pc, #76]	; (8001228 <_sbrk+0x64>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d102      	bne.n	80011e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011e0:	4b11      	ldr	r3, [pc, #68]	; (8001228 <_sbrk+0x64>)
 80011e2:	4a12      	ldr	r2, [pc, #72]	; (800122c <_sbrk+0x68>)
 80011e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011e6:	4b10      	ldr	r3, [pc, #64]	; (8001228 <_sbrk+0x64>)
 80011e8:	681a      	ldr	r2, [r3, #0]
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	4413      	add	r3, r2
 80011ee:	693a      	ldr	r2, [r7, #16]
 80011f0:	429a      	cmp	r2, r3
 80011f2:	d207      	bcs.n	8001204 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011f4:	f004 fdf0 	bl	8005dd8 <__errno>
 80011f8:	4603      	mov	r3, r0
 80011fa:	220c      	movs	r2, #12
 80011fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001202:	e009      	b.n	8001218 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001204:	4b08      	ldr	r3, [pc, #32]	; (8001228 <_sbrk+0x64>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800120a:	4b07      	ldr	r3, [pc, #28]	; (8001228 <_sbrk+0x64>)
 800120c:	681a      	ldr	r2, [r3, #0]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4413      	add	r3, r2
 8001212:	4a05      	ldr	r2, [pc, #20]	; (8001228 <_sbrk+0x64>)
 8001214:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001216:	68fb      	ldr	r3, [r7, #12]
}
 8001218:	4618      	mov	r0, r3
 800121a:	3718      	adds	r7, #24
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	20005000 	.word	0x20005000
 8001224:	00000400 	.word	0x00000400
 8001228:	2000020c 	.word	0x2000020c
 800122c:	20000278 	.word	0x20000278

08001230 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001234:	bf00      	nop
 8001236:	46bd      	mov	sp, r7
 8001238:	bc80      	pop	{r7}
 800123a:	4770      	bx	lr

0800123c <MX_TIM4_Init>:

TIM_HandleTypeDef htim4;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b086      	sub	sp, #24
 8001240:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001242:	f107 0308 	add.w	r3, r7, #8
 8001246:	2200      	movs	r2, #0
 8001248:	601a      	str	r2, [r3, #0]
 800124a:	605a      	str	r2, [r3, #4]
 800124c:	609a      	str	r2, [r3, #8]
 800124e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001250:	463b      	mov	r3, r7
 8001252:	2200      	movs	r2, #0
 8001254:	601a      	str	r2, [r3, #0]
 8001256:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001258:	4b1d      	ldr	r3, [pc, #116]	; (80012d0 <MX_TIM4_Init+0x94>)
 800125a:	4a1e      	ldr	r2, [pc, #120]	; (80012d4 <MX_TIM4_Init+0x98>)
 800125c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72-1;
 800125e:	4b1c      	ldr	r3, [pc, #112]	; (80012d0 <MX_TIM4_Init+0x94>)
 8001260:	2247      	movs	r2, #71	; 0x47
 8001262:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001264:	4b1a      	ldr	r3, [pc, #104]	; (80012d0 <MX_TIM4_Init+0x94>)
 8001266:	2200      	movs	r2, #0
 8001268:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000-1;
 800126a:	4b19      	ldr	r3, [pc, #100]	; (80012d0 <MX_TIM4_Init+0x94>)
 800126c:	f242 720f 	movw	r2, #9999	; 0x270f
 8001270:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001272:	4b17      	ldr	r3, [pc, #92]	; (80012d0 <MX_TIM4_Init+0x94>)
 8001274:	2200      	movs	r2, #0
 8001276:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001278:	4b15      	ldr	r3, [pc, #84]	; (80012d0 <MX_TIM4_Init+0x94>)
 800127a:	2200      	movs	r2, #0
 800127c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800127e:	4814      	ldr	r0, [pc, #80]	; (80012d0 <MX_TIM4_Init+0x94>)
 8001280:	f004 f9ac 	bl	80055dc <HAL_TIM_Base_Init>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800128a:	f7ff fe15 	bl	8000eb8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800128e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001292:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001294:	f107 0308 	add.w	r3, r7, #8
 8001298:	4619      	mov	r1, r3
 800129a:	480d      	ldr	r0, [pc, #52]	; (80012d0 <MX_TIM4_Init+0x94>)
 800129c:	f004 fb48 	bl	8005930 <HAL_TIM_ConfigClockSource>
 80012a0:	4603      	mov	r3, r0
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d001      	beq.n	80012aa <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80012a6:	f7ff fe07 	bl	8000eb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012aa:	2300      	movs	r3, #0
 80012ac:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012ae:	2300      	movs	r3, #0
 80012b0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80012b2:	463b      	mov	r3, r7
 80012b4:	4619      	mov	r1, r3
 80012b6:	4806      	ldr	r0, [pc, #24]	; (80012d0 <MX_TIM4_Init+0x94>)
 80012b8:	f004 fd1e 	bl	8005cf8 <HAL_TIMEx_MasterConfigSynchronization>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80012c2:	f7ff fdf9 	bl	8000eb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80012c6:	bf00      	nop
 80012c8:	3718      	adds	r7, #24
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	20000210 	.word	0x20000210
 80012d4:	40000800 	.word	0x40000800

080012d8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a0d      	ldr	r2, [pc, #52]	; (800131c <HAL_TIM_Base_MspInit+0x44>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d113      	bne.n	8001312 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80012ea:	4b0d      	ldr	r3, [pc, #52]	; (8001320 <HAL_TIM_Base_MspInit+0x48>)
 80012ec:	69db      	ldr	r3, [r3, #28]
 80012ee:	4a0c      	ldr	r2, [pc, #48]	; (8001320 <HAL_TIM_Base_MspInit+0x48>)
 80012f0:	f043 0304 	orr.w	r3, r3, #4
 80012f4:	61d3      	str	r3, [r2, #28]
 80012f6:	4b0a      	ldr	r3, [pc, #40]	; (8001320 <HAL_TIM_Base_MspInit+0x48>)
 80012f8:	69db      	ldr	r3, [r3, #28]
 80012fa:	f003 0304 	and.w	r3, r3, #4
 80012fe:	60fb      	str	r3, [r7, #12]
 8001300:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001302:	2200      	movs	r2, #0
 8001304:	2100      	movs	r1, #0
 8001306:	201e      	movs	r0, #30
 8001308:	f002 f841 	bl	800338e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800130c:	201e      	movs	r0, #30
 800130e:	f002 f85a 	bl	80033c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001312:	bf00      	nop
 8001314:	3710      	adds	r7, #16
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	40000800 	.word	0x40000800
 8001320:	40021000 	.word	0x40021000

08001324 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001324:	480c      	ldr	r0, [pc, #48]	; (8001358 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001326:	490d      	ldr	r1, [pc, #52]	; (800135c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001328:	4a0d      	ldr	r2, [pc, #52]	; (8001360 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800132a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800132c:	e002      	b.n	8001334 <LoopCopyDataInit>

0800132e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800132e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001330:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001332:	3304      	adds	r3, #4

08001334 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001334:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001336:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001338:	d3f9      	bcc.n	800132e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800133a:	4a0a      	ldr	r2, [pc, #40]	; (8001364 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800133c:	4c0a      	ldr	r4, [pc, #40]	; (8001368 <LoopFillZerobss+0x22>)
  movs r3, #0
 800133e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001340:	e001      	b.n	8001346 <LoopFillZerobss>

08001342 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001342:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001344:	3204      	adds	r2, #4

08001346 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001346:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001348:	d3fb      	bcc.n	8001342 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800134a:	f7ff ff71 	bl	8001230 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800134e:	f004 fd49 	bl	8005de4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001352:	f7ff fc73 	bl	8000c3c <main>
  bx lr
 8001356:	4770      	bx	lr
  ldr r0, =_sdata
 8001358:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800135c:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8001360:	08006014 	.word	0x08006014
  ldr r2, =_sbss
 8001364:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8001368:	20000274 	.word	0x20000274

0800136c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800136c:	e7fe      	b.n	800136c <ADC1_2_IRQHandler>
	...

08001370 <getRegisterValue>:
//!
//! \return unsigned 16-bit register value.
//
//*****************************************************************************
uint16_t getRegisterValue(uint8_t address)
{
 8001370:	b480      	push	{r7}
 8001372:	b083      	sub	sp, #12
 8001374:	af00      	add	r7, sp, #0
 8001376:	4603      	mov	r3, r0
 8001378:	71fb      	strb	r3, [r7, #7]
    assert(address < NUM_REGISTERS);
    return adcConfM->sr.mp[address];
 800137a:	4b06      	ldr	r3, [pc, #24]	; (8001394 <getRegisterValue+0x24>)
 800137c:	681a      	ldr	r2, [r3, #0]
 800137e:	79fb      	ldrb	r3, [r7, #7]
 8001380:	005b      	lsls	r3, r3, #1
 8001382:	4413      	add	r3, r2
 8001384:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8001388:	b29b      	uxth	r3, r3
}
 800138a:	4618      	mov	r0, r3
 800138c:	370c      	adds	r7, #12
 800138e:	46bd      	mov	sp, r7
 8001390:	bc80      	pop	{r7}
 8001392:	4770      	bx	lr
 8001394:	20000258 	.word	0x20000258

08001398 <HAL_GPIO_EXTI_Callback>:
//!
//! \return none
//
//*****************************************************************************
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001398:	b480      	push	{r7}
 800139a:	b083      	sub	sp, #12
 800139c:	af00      	add	r7, sp, #0
 800139e:	4603      	mov	r3, r0
 80013a0:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == MCU_DRDY_Pin) // If The INT Source Is EXTI Line9 (A9 Pin)
 80013a2:	88fb      	ldrh	r3, [r7, #6]
 80013a4:	2b04      	cmp	r3, #4
 80013a6:	d10d      	bne.n	80013c4 <HAL_GPIO_EXTI_Callback+0x2c>
    {
    	//ADS131M08_receive_data();
    	ads131m08_task_scheduler |= ADS131M08_PARSE_NEW_DATA;
 80013a8:	4b09      	ldr	r3, [pc, #36]	; (80013d0 <HAL_GPIO_EXTI_Callback+0x38>)
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	f043 0301 	orr.w	r3, r3, #1
 80013b0:	b2da      	uxtb	r2, r3
 80013b2:	4b07      	ldr	r3, [pc, #28]	; (80013d0 <HAL_GPIO_EXTI_Callback+0x38>)
 80013b4:	701a      	strb	r2, [r3, #0]
    	main_task_scheduler |= PROCESS_ADS131M08;
 80013b6:	4b07      	ldr	r3, [pc, #28]	; (80013d4 <HAL_GPIO_EXTI_Callback+0x3c>)
 80013b8:	781b      	ldrb	r3, [r3, #0]
 80013ba:	f043 0301 	orr.w	r3, r3, #1
 80013be:	b2da      	uxtb	r2, r3
 80013c0:	4b04      	ldr	r3, [pc, #16]	; (80013d4 <HAL_GPIO_EXTI_Callback+0x3c>)
 80013c2:	701a      	strb	r2, [r3, #0]
    }
}
 80013c4:	bf00      	nop
 80013c6:	370c      	adds	r7, #12
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bc80      	pop	{r7}
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	2000025c 	.word	0x2000025c
 80013d4:	2000019c 	.word	0x2000019c

080013d8 <process_ADS131M08>:
//!			0 if all work are done
//!			>0 if some work is left over
//
//*****************************************************************************
uint8_t	process_ADS131M08(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0

	if (ads131m08_task_scheduler & ADS131M08_SEND_AGGR_DATA)
 80013dc:	4b1f      	ldr	r3, [pc, #124]	; (800145c <process_ADS131M08+0x84>)
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	f003 0302 	and.w	r3, r3, #2
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d014      	beq.n	8001412 <process_ADS131M08+0x3a>
	{
		ads131m08_task_scheduler &= ~ADS131M08_SEND_AGGR_DATA;
 80013e8:	4b1c      	ldr	r3, [pc, #112]	; (800145c <process_ADS131M08+0x84>)
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	f023 0302 	bic.w	r3, r3, #2
 80013f0:	b2da      	uxtb	r2, r3
 80013f2:	4b1a      	ldr	r3, [pc, #104]	; (800145c <process_ADS131M08+0x84>)
 80013f4:	701a      	strb	r2, [r3, #0]
		can_task_scheduler |= PROCESS_CAN_SEND_NEW_ADC_DATA;
 80013f6:	4b1a      	ldr	r3, [pc, #104]	; (8001460 <process_ADS131M08+0x88>)
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	f043 0301 	orr.w	r3, r3, #1
 80013fe:	b2da      	uxtb	r2, r3
 8001400:	4b17      	ldr	r3, [pc, #92]	; (8001460 <process_ADS131M08+0x88>)
 8001402:	701a      	strb	r2, [r3, #0]
    	main_task_scheduler |= PROCESS_CAN;
 8001404:	4b17      	ldr	r3, [pc, #92]	; (8001464 <process_ADS131M08+0x8c>)
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	f043 0302 	orr.w	r3, r3, #2
 800140c:	b2da      	uxtb	r2, r3
 800140e:	4b15      	ldr	r3, [pc, #84]	; (8001464 <process_ADS131M08+0x8c>)
 8001410:	701a      	strb	r2, [r3, #0]
	}

	if (ads131m08_task_scheduler & ADS131M08_PARSE_NEW_DATA)
 8001412:	4b12      	ldr	r3, [pc, #72]	; (800145c <process_ADS131M08+0x84>)
 8001414:	781b      	ldrb	r3, [r3, #0]
 8001416:	f003 0301 	and.w	r3, r3, #1
 800141a:	2b00      	cmp	r3, #0
 800141c:	d01a      	beq.n	8001454 <process_ADS131M08+0x7c>
	{

	    if (adcConfM->Lock == DATA_UNLOCKED)
 800141e:	4b12      	ldr	r3, [pc, #72]	; (8001468 <process_ADS131M08+0x90>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f893 30cc 	ldrb.w	r3, [r3, #204]	; 0xcc
 8001426:	2b00      	cmp	r3, #0
 8001428:	d114      	bne.n	8001454 <process_ADS131M08+0x7c>
	    {
			ADS131M08_receive_data();
 800142a:	f000 fcaf 	bl	8001d8c <ADS131M08_receive_data>
	    	adcConfM->Lock = DATA_LOCKED;
 800142e:	4b0e      	ldr	r3, [pc, #56]	; (8001468 <process_ADS131M08+0x90>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	2201      	movs	r2, #1
 8001434:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
			ADS131M08_parse_adc_data();
 8001438:	f000 fd12 	bl	8001e60 <ADS131M08_parse_adc_data>
	    	adcConfM->Lock = DATA_UNLOCKED;
 800143c:	4b0a      	ldr	r3, [pc, #40]	; (8001468 <process_ADS131M08+0x90>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	2200      	movs	r2, #0
 8001442:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
			ads131m08_task_scheduler &= ~ADS131M08_PARSE_NEW_DATA;
 8001446:	4b05      	ldr	r3, [pc, #20]	; (800145c <process_ADS131M08+0x84>)
 8001448:	781b      	ldrb	r3, [r3, #0]
 800144a:	f023 0301 	bic.w	r3, r3, #1
 800144e:	b2da      	uxtb	r2, r3
 8001450:	4b02      	ldr	r3, [pc, #8]	; (800145c <process_ADS131M08+0x84>)
 8001452:	701a      	strb	r2, [r3, #0]
	    }
	}

	return ads131m08_task_scheduler;
 8001454:	4b01      	ldr	r3, [pc, #4]	; (800145c <process_ADS131M08+0x84>)
 8001456:	781b      	ldrb	r3, [r3, #0]
}
 8001458:	4618      	mov	r0, r3
 800145a:	bd80      	pop	{r7, pc}
 800145c:	2000025c 	.word	0x2000025c
 8001460:	200000e0 	.word	0x200000e0
 8001464:	2000019c 	.word	0x2000019c
 8001468:	20000258 	.word	0x20000258

0800146c <ADS131M08_offset_callibration>:
//! \return ads131m08_task_scheduler
//!			0 on Error
//!			1 on Success
//*****************************************************************************
uint8_t	ADS131M08_offset_callibration(_ADS131M08_ch ch, int32_t offset)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b084      	sub	sp, #16
 8001470:	af00      	add	r7, sp, #0
 8001472:	4603      	mov	r3, r0
 8001474:	6039      	str	r1, [r7, #0]
 8001476:	71fb      	strb	r3, [r7, #7]
	uint8_t addr;
	uint16_t regs;
	uint32_t data;

	if (ch >= NUMB_ADC_CH)
 8001478:	79fb      	ldrb	r3, [r7, #7]
 800147a:	2b05      	cmp	r3, #5
 800147c:	d901      	bls.n	8001482 <ADS131M08_offset_callibration+0x16>
		return 0;
 800147e:	2300      	movs	r3, #0
 8001480:	e025      	b.n	80014ce <ADS131M08_offset_callibration+0x62>
//	if (offset & 0x80000000)
//		data = (0xFFFFFF - (offset & 0x007FFFFF)) | 0x800000;
//	else
//		data = offset & 0x007FFFFF;

	data = offset & 0x00FFFFFF;
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001488:	60fb      	str	r3, [r7, #12]

	addr = CH0_OCAL_MSB_ADDRESS + ch*5;
 800148a:	79fb      	ldrb	r3, [r7, #7]
 800148c:	461a      	mov	r2, r3
 800148e:	0092      	lsls	r2, r2, #2
 8001490:	4413      	add	r3, r2
 8001492:	b2db      	uxtb	r3, r3
 8001494:	330a      	adds	r3, #10
 8001496:	72fb      	strb	r3, [r7, #11]

	regs = (uint16_t)((data & 0xFFFF00) >> 8);
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	0a1b      	lsrs	r3, r3, #8
 800149c:	813b      	strh	r3, [r7, #8]
	writeSingleRegister(addr, regs);
 800149e:	893a      	ldrh	r2, [r7, #8]
 80014a0:	7afb      	ldrb	r3, [r7, #11]
 80014a2:	4611      	mov	r1, r2
 80014a4:	4618      	mov	r0, r3
 80014a6:	f000 fa33 	bl	8001910 <writeSingleRegister>

	addr = CH0_OCAL_LSB_ADDRESS + ch*5;
 80014aa:	79fb      	ldrb	r3, [r7, #7]
 80014ac:	461a      	mov	r2, r3
 80014ae:	0092      	lsls	r2, r2, #2
 80014b0:	4413      	add	r3, r2
 80014b2:	b2db      	uxtb	r3, r3
 80014b4:	330b      	adds	r3, #11
 80014b6:	72fb      	strb	r3, [r7, #11]
	regs = (uint16_t)((data & 0x0000FF) << 8);
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	b29b      	uxth	r3, r3
 80014bc:	021b      	lsls	r3, r3, #8
 80014be:	813b      	strh	r3, [r7, #8]
	writeSingleRegister(addr, regs);
 80014c0:	893a      	ldrh	r2, [r7, #8]
 80014c2:	7afb      	ldrb	r3, [r7, #11]
 80014c4:	4611      	mov	r1, r2
 80014c6:	4618      	mov	r0, r3
 80014c8:	f000 fa22 	bl	8001910 <writeSingleRegister>

	return 1;
 80014cc:	2301      	movs	r3, #1
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	3710      	adds	r7, #16
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}

080014d6 <ADS131M08_gain_callibration>:
//! \return ads131m08_task_scheduler
//!			0 on Error
//!			1 on Success
//*****************************************************************************
uint8_t	ADS131M08_gain_callibration(_ADS131M08_ch ch, uint32_t gain)
{
 80014d6:	b580      	push	{r7, lr}
 80014d8:	b084      	sub	sp, #16
 80014da:	af00      	add	r7, sp, #0
 80014dc:	4603      	mov	r3, r0
 80014de:	6039      	str	r1, [r7, #0]
 80014e0:	71fb      	strb	r3, [r7, #7]
	uint8_t addr, regs;

	if (ch >= NUMB_ADC_CH)
 80014e2:	79fb      	ldrb	r3, [r7, #7]
 80014e4:	2b05      	cmp	r3, #5
 80014e6:	d901      	bls.n	80014ec <ADS131M08_gain_callibration+0x16>
		return 0;
 80014e8:	2300      	movs	r3, #0
 80014ea:	e021      	b.n	8001530 <ADS131M08_gain_callibration+0x5a>

	addr = CH0_GCAL_MSB_ADDRESS + ch*5;
 80014ec:	79fb      	ldrb	r3, [r7, #7]
 80014ee:	461a      	mov	r2, r3
 80014f0:	0092      	lsls	r2, r2, #2
 80014f2:	4413      	add	r3, r2
 80014f4:	b2db      	uxtb	r3, r3
 80014f6:	330c      	adds	r3, #12
 80014f8:	73fb      	strb	r3, [r7, #15]
	regs = (uint16_t)((gain & 0x00FFFF00) >> 8);
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	0a1b      	lsrs	r3, r3, #8
 80014fe:	73bb      	strb	r3, [r7, #14]
	writeSingleRegister(addr, regs);
 8001500:	7bbb      	ldrb	r3, [r7, #14]
 8001502:	b29a      	uxth	r2, r3
 8001504:	7bfb      	ldrb	r3, [r7, #15]
 8001506:	4611      	mov	r1, r2
 8001508:	4618      	mov	r0, r3
 800150a:	f000 fa01 	bl	8001910 <writeSingleRegister>

	addr = CH0_GCAL_LSB_ADDRESS + ch*5;
 800150e:	79fb      	ldrb	r3, [r7, #7]
 8001510:	461a      	mov	r2, r3
 8001512:	0092      	lsls	r2, r2, #2
 8001514:	4413      	add	r3, r2
 8001516:	b2db      	uxtb	r3, r3
 8001518:	330d      	adds	r3, #13
 800151a:	73fb      	strb	r3, [r7, #15]
	regs = (uint16_t)((gain & 0x000000FF) << 8);
 800151c:	2300      	movs	r3, #0
 800151e:	73bb      	strb	r3, [r7, #14]
	writeSingleRegister(addr, regs);
 8001520:	7bbb      	ldrb	r3, [r7, #14]
 8001522:	b29a      	uxth	r2, r3
 8001524:	7bfb      	ldrb	r3, [r7, #15]
 8001526:	4611      	mov	r1, r2
 8001528:	4618      	mov	r0, r3
 800152a:	f000 f9f1 	bl	8001910 <writeSingleRegister>

	return 1;
 800152e:	2301      	movs	r3, #1
}
 8001530:	4618      	mov	r0, r3
 8001532:	3710      	adds	r7, #16
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}

08001538 <ADS131M08_init>:
//! \return HAL_StatusTypeDef
//!			HAL_EROR on Error
//!			HAL_OK on Success
//*****************************************************************************
HAL_StatusTypeDef ADS131M08_init(SPI_HandleTypeDef* hspi)
{
 8001538:	b590      	push	{r4, r7, lr}
 800153a:	b085      	sub	sp, #20
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
    HAL_StatusTypeDef result = HAL_OK;
 8001540:	2300      	movs	r3, #0
 8001542:	73bb      	strb	r3, [r7, #14]
    uint8_t i;

	adcConfM  = (_adcConfM*)malloc(sizeof(_adcConfM));
 8001544:	20cd      	movs	r0, #205	; 0xcd
 8001546:	f004 fc71 	bl	8005e2c <malloc>
 800154a:	4603      	mov	r3, r0
 800154c:	461a      	mov	r2, r3
 800154e:	4b84      	ldr	r3, [pc, #528]	; (8001760 <ADS131M08_init+0x228>)
 8001550:	601a      	str	r2, [r3, #0]
	memset(adcConfM, 0, sizeof(_adcConfM));
 8001552:	4b83      	ldr	r3, [pc, #524]	; (8001760 <ADS131M08_init+0x228>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	22cd      	movs	r2, #205	; 0xcd
 8001558:	2100      	movs	r1, #0
 800155a:	4618      	mov	r0, r3
 800155c:	f004 fc6e 	bl	8005e3c <memset>
	adcConfM->stat            = ADS131M08_INIT;
 8001560:	4b7f      	ldr	r3, [pc, #508]	; (8001760 <ADS131M08_init+0x228>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	2200      	movs	r2, #0
 8001566:	701a      	strb	r2, [r3, #0]
	adcConfM->hspi            = hspi;
 8001568:	4b7d      	ldr	r3, [pc, #500]	; (8001760 <ADS131M08_init+0x228>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	687a      	ldr	r2, [r7, #4]
 800156e:	659a      	str	r2, [r3, #88]	; 0x58
	adcConfM->nReset.port     = MCU_SYNC_RESET_GPIO_Port;
 8001570:	4b7b      	ldr	r3, [pc, #492]	; (8001760 <ADS131M08_init+0x228>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	2200      	movs	r2, #0
 8001576:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
 800157a:	2200      	movs	r2, #0
 800157c:	f042 0208 	orr.w	r2, r2, #8
 8001580:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
 8001584:	2200      	movs	r2, #0
 8001586:	f042 0201 	orr.w	r2, r2, #1
 800158a:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
 800158e:	2200      	movs	r2, #0
 8001590:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001594:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
	adcConfM->nReset.pin      = MCU_SYNC_RESET_Pin;
 8001598:	4b71      	ldr	r3, [pc, #452]	; (8001760 <ADS131M08_init+0x228>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	2200      	movs	r2, #0
 800159e:	f042 0208 	orr.w	r2, r2, #8
 80015a2:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
 80015a6:	2200      	movs	r2, #0
 80015a8:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
	adcConfM->cs.port         = GPIOA;
 80015ac:	4b6c      	ldr	r3, [pc, #432]	; (8001760 <ADS131M08_init+0x228>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	2200      	movs	r2, #0
 80015b2:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
 80015b6:	2200      	movs	r2, #0
 80015b8:	f042 0208 	orr.w	r2, r2, #8
 80015bc:	f883 2063 	strb.w	r2, [r3, #99]	; 0x63
 80015c0:	2200      	movs	r2, #0
 80015c2:	f042 0201 	orr.w	r2, r2, #1
 80015c6:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
 80015ca:	2200      	movs	r2, #0
 80015cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80015d0:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
	adcConfM->cs.pin          = SPI1_CS_Pin;
 80015d4:	4b62      	ldr	r3, [pc, #392]	; (8001760 <ADS131M08_init+0x228>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	2200      	movs	r2, #0
 80015da:	f042 0210 	orr.w	r2, r2, #16
 80015de:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
 80015e2:	2200      	movs	r2, #0
 80015e4:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
	adcConfM->nDrdy.port      = MCU_DRDY_GPIO_Port;
 80015e8:	4b5d      	ldr	r3, [pc, #372]	; (8001760 <ADS131M08_init+0x228>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	2200      	movs	r2, #0
 80015ee:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
 80015f2:	2200      	movs	r2, #0
 80015f4:	f042 0208 	orr.w	r2, r2, #8
 80015f8:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
 80015fc:	2200      	movs	r2, #0
 80015fe:	f042 0201 	orr.w	r2, r2, #1
 8001602:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
 8001606:	2200      	movs	r2, #0
 8001608:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800160c:	f883 206b 	strb.w	r2, [r3, #107]	; 0x6b
	adcConfM->nDrdy.pin       = MCU_DRDY_Pin;
 8001610:	4b53      	ldr	r3, [pc, #332]	; (8001760 <ADS131M08_init+0x228>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	2200      	movs	r2, #0
 8001616:	f042 0204 	orr.w	r2, r2, #4
 800161a:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
 800161e:	2200      	movs	r2, #0
 8001620:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
	adcConfM->bufLen          = M08_WORDS_IN_FRAME * M08_WORD_LENGTH;      // 9 Words x 24 Bits
 8001624:	4b4e      	ldr	r3, [pc, #312]	; (8001760 <ADS131M08_init+0x228>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	2215      	movs	r2, #21
 800162a:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
	adcConfM->rxBuf           = (uint8_t*)malloc(adcConfM->bufLen);
 800162e:	4b4c      	ldr	r3, [pc, #304]	; (8001760 <ADS131M08_init+0x228>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 8001636:	461a      	mov	r2, r3
 8001638:	4b49      	ldr	r3, [pc, #292]	; (8001760 <ADS131M08_init+0x228>)
 800163a:	681c      	ldr	r4, [r3, #0]
 800163c:	4610      	mov	r0, r2
 800163e:	f004 fbf5 	bl	8005e2c <malloc>
 8001642:	4603      	mov	r3, r0
 8001644:	f8c4 306e 	str.w	r3, [r4, #110]	; 0x6e
	memset(adcConfM->rxBuf, 0, adcConfM->bufLen);
 8001648:	4b45      	ldr	r3, [pc, #276]	; (8001760 <ADS131M08_init+0x228>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f8d3 006e 	ldr.w	r0, [r3, #110]	; 0x6e
 8001650:	4b43      	ldr	r3, [pc, #268]	; (8001760 <ADS131M08_init+0x228>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 8001658:	461a      	mov	r2, r3
 800165a:	2100      	movs	r1, #0
 800165c:	f004 fbee 	bl	8005e3c <memset>
	adcConfM->txBuf           = (uint8_t*)malloc(adcConfM->bufLen);
 8001660:	4b3f      	ldr	r3, [pc, #252]	; (8001760 <ADS131M08_init+0x228>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 8001668:	461a      	mov	r2, r3
 800166a:	4b3d      	ldr	r3, [pc, #244]	; (8001760 <ADS131M08_init+0x228>)
 800166c:	681c      	ldr	r4, [r3, #0]
 800166e:	4610      	mov	r0, r2
 8001670:	f004 fbdc 	bl	8005e2c <malloc>
 8001674:	4603      	mov	r3, r0
 8001676:	f8c4 3072 	str.w	r3, [r4, #114]	; 0x72
	memset(adcConfM->txBuf, 0, adcConfM->bufLen);
 800167a:	4b39      	ldr	r3, [pc, #228]	; (8001760 <ADS131M08_init+0x228>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f8d3 0072 	ldr.w	r0, [r3, #114]	; 0x72
 8001682:	4b37      	ldr	r3, [pc, #220]	; (8001760 <ADS131M08_init+0x228>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 800168a:	461a      	mov	r2, r3
 800168c:	2100      	movs	r1, #0
 800168e:	f004 fbd5 	bl	8005e3c <memset>
	//adcConfM->ch = 0;
	//adcConfM->Lock = DATA_UNLOCKED;

	for(i=0; i<CHANNEL_COUNT; i++ )
 8001692:	2300      	movs	r3, #0
 8001694:	73fb      	strb	r3, [r7, #15]
 8001696:	e044      	b.n	8001722 <ADS131M08_init+0x1ea>
	{
		adcConfM->chData[i].average = 0;
 8001698:	4b31      	ldr	r3, [pc, #196]	; (8001760 <ADS131M08_init+0x228>)
 800169a:	6819      	ldr	r1, [r3, #0]
 800169c:	7bfa      	ldrb	r2, [r7, #15]
 800169e:	4613      	mov	r3, r2
 80016a0:	00db      	lsls	r3, r3, #3
 80016a2:	1a9b      	subs	r3, r3, r2
 80016a4:	005b      	lsls	r3, r3, #1
 80016a6:	440b      	add	r3, r1
 80016a8:	3370      	adds	r3, #112	; 0x70
 80016aa:	2200      	movs	r2, #0
 80016ac:	71da      	strb	r2, [r3, #7]
 80016ae:	2200      	movs	r2, #0
 80016b0:	721a      	strb	r2, [r3, #8]
 80016b2:	2200      	movs	r2, #0
 80016b4:	725a      	strb	r2, [r3, #9]
 80016b6:	2200      	movs	r2, #0
 80016b8:	729a      	strb	r2, [r3, #10]
		adcConfM->chData[i].average_counter = 0;
 80016ba:	4b29      	ldr	r3, [pc, #164]	; (8001760 <ADS131M08_init+0x228>)
 80016bc:	6819      	ldr	r1, [r3, #0]
 80016be:	7bfa      	ldrb	r2, [r7, #15]
 80016c0:	4613      	mov	r3, r2
 80016c2:	00db      	lsls	r3, r3, #3
 80016c4:	1a9b      	subs	r3, r3, r2
 80016c6:	005b      	lsls	r3, r3, #1
 80016c8:	440b      	add	r3, r1
 80016ca:	337b      	adds	r3, #123	; 0x7b
 80016cc:	2200      	movs	r2, #0
 80016ce:	701a      	strb	r2, [r3, #0]
		switch (i)
 80016d0:	7bfb      	ldrb	r3, [r7, #15]
 80016d2:	2b05      	cmp	r3, #5
 80016d4:	d009      	beq.n	80016ea <ADS131M08_init+0x1b2>
 80016d6:	2b05      	cmp	r3, #5
 80016d8:	dc1f      	bgt.n	800171a <ADS131M08_init+0x1e2>
 80016da:	2b03      	cmp	r3, #3
 80016dc:	dc02      	bgt.n	80016e4 <ADS131M08_init+0x1ac>
 80016de:	2b00      	cmp	r3, #0
 80016e0:	da03      	bge.n	80016ea <ADS131M08_init+0x1b2>
				break;
			case ADC_CH5:
				adcConfM->chData[i].measure_type=VOLTAGE_MV_FLOAT;
				break;
			default:
				break;
 80016e2:	e01a      	b.n	800171a <ADS131M08_init+0x1e2>
		switch (i)
 80016e4:	2b04      	cmp	r3, #4
 80016e6:	d00c      	beq.n	8001702 <ADS131M08_init+0x1ca>
				break;
 80016e8:	e017      	b.n	800171a <ADS131M08_init+0x1e2>
				adcConfM->chData[i].measure_type=CURRENT_MA_FLOAT;
 80016ea:	4b1d      	ldr	r3, [pc, #116]	; (8001760 <ADS131M08_init+0x228>)
 80016ec:	6819      	ldr	r1, [r3, #0]
 80016ee:	7bfa      	ldrb	r2, [r7, #15]
 80016f0:	4613      	mov	r3, r2
 80016f2:	00db      	lsls	r3, r3, #3
 80016f4:	1a9b      	subs	r3, r3, r2
 80016f6:	005b      	lsls	r3, r3, #1
 80016f8:	440b      	add	r3, r1
 80016fa:	3384      	adds	r3, #132	; 0x84
 80016fc:	2200      	movs	r2, #0
 80016fe:	701a      	strb	r2, [r3, #0]
				break;
 8001700:	e00c      	b.n	800171c <ADS131M08_init+0x1e4>
				adcConfM->chData[i].measure_type=VOLTAGE_MV_FLOAT;
 8001702:	4b17      	ldr	r3, [pc, #92]	; (8001760 <ADS131M08_init+0x228>)
 8001704:	6819      	ldr	r1, [r3, #0]
 8001706:	7bfa      	ldrb	r2, [r7, #15]
 8001708:	4613      	mov	r3, r2
 800170a:	00db      	lsls	r3, r3, #3
 800170c:	1a9b      	subs	r3, r3, r2
 800170e:	005b      	lsls	r3, r3, #1
 8001710:	440b      	add	r3, r1
 8001712:	3384      	adds	r3, #132	; 0x84
 8001714:	2201      	movs	r2, #1
 8001716:	701a      	strb	r2, [r3, #0]
				break;
 8001718:	e000      	b.n	800171c <ADS131M08_init+0x1e4>
				break;
 800171a:	bf00      	nop
	for(i=0; i<CHANNEL_COUNT; i++ )
 800171c:	7bfb      	ldrb	r3, [r7, #15]
 800171e:	3301      	adds	r3, #1
 8001720:	73fb      	strb	r3, [r7, #15]
 8001722:	7bfb      	ldrb	r3, [r7, #15]
 8001724:	2b05      	cmp	r3, #5
 8001726:	d9b7      	bls.n	8001698 <ADS131M08_init+0x160>
		}
	}

	ads131m08_task_scheduler = ADS131M08_NO_TASK;
 8001728:	4b0e      	ldr	r3, [pc, #56]	; (8001764 <ADS131M08_init+0x22c>)
 800172a:	2200      	movs	r2, #0
 800172c:	701a      	strb	r2, [r3, #0]

    result = ADS131M08_startup();
 800172e:	f000 f81b 	bl	8001768 <ADS131M08_startup>
 8001732:	4603      	mov	r3, r0
 8001734:	73bb      	strb	r3, [r7, #14]

    if(result != HAL_OK)
 8001736:	7bbb      	ldrb	r3, [r7, #14]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d003      	beq.n	8001744 <ADS131M08_init+0x20c>
    {
    	adcConfM->stat = ADS131M08_INIT_FAIL;
 800173c:	4b08      	ldr	r3, [pc, #32]	; (8001760 <ADS131M08_init+0x228>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	2206      	movs	r2, #6
 8001742:	701a      	strb	r2, [r3, #0]
    }

    //enable DRDY-falling edge int to start continous DMA-read
    /* EXTI interrupt init*/
    HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001744:	2200      	movs	r2, #0
 8001746:	2100      	movs	r1, #0
 8001748:	2008      	movs	r0, #8
 800174a:	f001 fe20 	bl	800338e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800174e:	2008      	movs	r0, #8
 8001750:	f001 fe39 	bl	80033c6 <HAL_NVIC_EnableIRQ>

    return result;
 8001754:	7bbb      	ldrb	r3, [r7, #14]
}
 8001756:	4618      	mov	r0, r3
 8001758:	3714      	adds	r7, #20
 800175a:	46bd      	mov	sp, r7
 800175c:	bd90      	pop	{r4, r7, pc}
 800175e:	bf00      	nop
 8001760:	20000258 	.word	0x20000258
 8001764:	2000025c 	.word	0x2000025c

08001768 <ADS131M08_startup>:
//! \return None.
//
//*****************************************************************************
HAL_StatusTypeDef ADS131M08_startup()

{
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
	int i=0;
 800176e:	2300      	movs	r3, #0
 8001770:	607b      	str	r3, [r7, #4]

    // Reset Sequence
    HAL_GPIO_WritePin(adcConfM->cs.port, adcConfM->cs.pin, GPIO_PIN_SET);
 8001772:	4b24      	ldr	r3, [pc, #144]	; (8001804 <ADS131M08_startup+0x9c>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f8d3 0062 	ldr.w	r0, [r3, #98]	; 0x62
 800177a:	4b22      	ldr	r3, [pc, #136]	; (8001804 <ADS131M08_startup+0x9c>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8001782:	b29b      	uxth	r3, r3
 8001784:	2201      	movs	r2, #1
 8001786:	4619      	mov	r1, r3
 8001788:	f002 f867 	bl	800385a <HAL_GPIO_WritePin>

	/* (OPTIONAL) Provide additional delay time for power supply settling */
	HAL_Delay(50);
 800178c:	2032      	movs	r0, #50	; 0x32
 800178e:	f000 fe47 	bl	8002420 <HAL_Delay>

	/* (OPTIONAL) Toggle nRESET pin to ensure default register settings. */
	/* NOTE: This also ensures that the device registers are unlocked.	 */
	toggleRESET();
 8001792:	f000 f839 	bl	8001808 <toggleRESET>

    /* (REQUIRED) Initialize internal 'registerMap' array with device default settings */
	restoreRegisterDefaults();
 8001796:	f000 f9b7 	bl	8001b08 <restoreRegisterDefaults>

    /* (OPTIONAL) Validate first response word when beginning SPI communication: (0xFF20 | CHANCNT) */
	uint16_t response = sendCommand(OPCODE_NULL);
 800179a:	2000      	movs	r0, #0
 800179c:	f000 f926 	bl	80019ec <sendCommand>
 80017a0:	4603      	mov	r3, r0
 80017a2:	807b      	strh	r3, [r7, #2]

	/* (OPTIONAL) Define your initial register settings here */
    writeSingleRegister(CLOCK_ADDRESS, (CLOCK_DEFAULT & ~CLOCK_OSR_MASK) | CLOCK_OSR_16384);
 80017a4:	f643 711e 	movw	r1, #16158	; 0x3f1e
 80017a8:	2003      	movs	r0, #3
 80017aa:	f000 f8b1 	bl	8001910 <writeSingleRegister>

    /* (REQUIRED) Configure MODE register settings
     * NOTE: This function call is required here for this particular code implementation to work.
     * This function will enforce the MODE register settings as selected in the 'ads131m0x.h' header file.
     */
    writeSingleRegister(MODE_ADDRESS, MODE_DEFAULT);
 80017ae:	f44f 61a2 	mov.w	r1, #1296	; 0x510
 80017b2:	2002      	movs	r0, #2
 80017b4:	f000 f8ac 	bl	8001910 <writeSingleRegister>
    // Wakeup device


    // Ignore the first 5 conversion results to allow for the
    // output buffers to fill-up and the SINC3 filter to settle
    for(i = 0; i < 5; i++)
 80017b8:	2300      	movs	r3, #0
 80017ba:	607b      	str	r3, [r7, #4]
 80017bc:	e01a      	b.n	80017f4 <ADS131M08_startup+0x8c>
    {
//        ADS131M08_wait_drdy_int(100);
        delay_us(5);
 80017be:	2005      	movs	r0, #5
 80017c0:	f000 fdaa 	bl	8002318 <delay_us>
        ADS131M08_control_cs_signal(RESET_SIGNAL);
 80017c4:	2000      	movs	r0, #0
 80017c6:	f000 f95f 	bl	8001a88 <ADS131M08_control_cs_signal>
        HAL_SPI_Receive(adcConfM->hspi, adcConfM->rxBuf, adcConfM->bufLen, SPI_DEFAULT_TIMEOUT);
 80017ca:	4b0e      	ldr	r3, [pc, #56]	; (8001804 <ADS131M08_startup+0x9c>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	6d98      	ldr	r0, [r3, #88]	; 0x58
 80017d0:	4b0c      	ldr	r3, [pc, #48]	; (8001804 <ADS131M08_startup+0x9c>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f8d3 106e 	ldr.w	r1, [r3, #110]	; 0x6e
 80017d8:	4b0a      	ldr	r3, [pc, #40]	; (8001804 <ADS131M08_startup+0x9c>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 80017e0:	b29a      	uxth	r2, r3
 80017e2:	2364      	movs	r3, #100	; 0x64
 80017e4:	f003 fa36 	bl	8004c54 <HAL_SPI_Receive>
        ADS131M08_control_cs_signal(SET_SIGNAL);
 80017e8:	2001      	movs	r0, #1
 80017ea:	f000 f94d 	bl	8001a88 <ADS131M08_control_cs_signal>
    for(i = 0; i < 5; i++)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	3301      	adds	r3, #1
 80017f2:	607b      	str	r3, [r7, #4]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	2b04      	cmp	r3, #4
 80017f8:	dde1      	ble.n	80017be <ADS131M08_startup+0x56>
    }

    return HAL_OK;
 80017fa:	2300      	movs	r3, #0
	/* (OPTIONAL) Check STATUS register for faults */
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	3708      	adds	r7, #8
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}
 8001804:	20000258 	.word	0x20000258

08001808 <toggleRESET>:
//!
//! \return None.
//
//*****************************************************************************
void toggleRESET(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
    /* --- INSERT YOUR CODE HERE --- */
    HAL_GPIO_WritePin(adcConfM->nReset.port, adcConfM->nReset.pin, GPIO_PIN_RESET);
 800180c:	4b0f      	ldr	r3, [pc, #60]	; (800184c <toggleRESET+0x44>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
 8001812:	4b0e      	ldr	r3, [pc, #56]	; (800184c <toggleRESET+0x44>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800181a:	b29b      	uxth	r3, r3
 800181c:	2200      	movs	r2, #0
 800181e:	4619      	mov	r1, r3
 8001820:	f002 f81b 	bl	800385a <HAL_GPIO_WritePin>

    // Minimum /RESET pulse width (tSRLRST) equals 2,048 CLKIN periods (1 ms @ 2.048 MHz)
    HAL_Delay(2);
 8001824:	2002      	movs	r0, #2
 8001826:	f000 fdfb 	bl	8002420 <HAL_Delay>

    HAL_GPIO_WritePin(adcConfM->nReset.port, adcConfM->nReset.pin, GPIO_PIN_SET);
 800182a:	4b08      	ldr	r3, [pc, #32]	; (800184c <toggleRESET+0x44>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
 8001830:	4b06      	ldr	r3, [pc, #24]	; (800184c <toggleRESET+0x44>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8001838:	b29b      	uxth	r3, r3
 800183a:	2201      	movs	r2, #1
 800183c:	4619      	mov	r1, r3
 800183e:	f002 f80c 	bl	800385a <HAL_GPIO_WritePin>
    // tREGACQ delay before communicating with the device again
    delay_us(5);
 8001842:	2005      	movs	r0, #5
 8001844:	f000 fd68 	bl	8002318 <delay_us>
}
 8001848:	bf00      	nop
 800184a:	bd80      	pop	{r7, pc}
 800184c:	20000258 	.word	0x20000258

08001850 <readSingleRegister>:
//!
//! \return Returns the 8-bit register read result.
//
//*****************************************************************************
uint16_t readSingleRegister(uint8_t address)
{
 8001850:	b5b0      	push	{r4, r5, r7, lr}
 8001852:	b086      	sub	sp, #24
 8001854:	af02      	add	r7, sp, #8
 8001856:	4603      	mov	r3, r0
 8001858:	71fb      	strb	r3, [r7, #7]
	/* Check that the register address is in range */
	assert(address < NUM_REGISTERS);

    adcConfM->regAddr = address;
 800185a:	4b2b      	ldr	r3, [pc, #172]	; (8001908 <readSingleRegister+0xb8>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	79fa      	ldrb	r2, [r7, #7]
 8001860:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
// Build TX and RX byte array
#ifdef ENABLE_CRC_IN
	adcConfM->txBuf[8] = 0;      // 2 words, up to 4 bytes each = 8 bytes maximum
	adcConfM->rxBuf[8] = 0;
#else
	adcConfM->txBuf[4] = 0;      // 1 word, up to 4 bytes long = 4 bytes maximum
 8001864:	4b28      	ldr	r3, [pc, #160]	; (8001908 <readSingleRegister+0xb8>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f8d3 3072 	ldr.w	r3, [r3, #114]	; 0x72
 800186c:	3304      	adds	r3, #4
 800186e:	2200      	movs	r2, #0
 8001870:	701a      	strb	r2, [r3, #0]
	adcConfM->rxBuf[4] = 0;
 8001872:	4b25      	ldr	r3, [pc, #148]	; (8001908 <readSingleRegister+0xb8>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f8d3 306e 	ldr.w	r3, [r3, #110]	; 0x6e
 800187a:	3304      	adds	r3, #4
 800187c:	2200      	movs	r2, #0
 800187e:	701a      	strb	r2, [r3, #0]
#endif
    uint16_t opcode = OPCODE_RREG | (((uint16_t) address) << 7);
 8001880:	79fb      	ldrb	r3, [r7, #7]
 8001882:	01db      	lsls	r3, r3, #7
 8001884:	b21a      	sxth	r2, r3
 8001886:	4b21      	ldr	r3, [pc, #132]	; (800190c <readSingleRegister+0xbc>)
 8001888:	4313      	orrs	r3, r2
 800188a:	b21b      	sxth	r3, r3
 800188c:	b29b      	uxth	r3, r3
 800188e:	81bb      	strh	r3, [r7, #12]
    uint8_t numberOfBytes = buildSPIarray(&opcode, 1, adcConfM->txBuf);
 8001890:	4b1d      	ldr	r3, [pc, #116]	; (8001908 <readSingleRegister+0xb8>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f8d3 2072 	ldr.w	r2, [r3, #114]	; 0x72
 8001898:	f107 030c 	add.w	r3, r7, #12
 800189c:	2101      	movs	r1, #1
 800189e:	4618      	mov	r0, r3
 80018a0:	f000 fcba 	bl	8002218 <buildSPIarray>
 80018a4:	4603      	mov	r3, r0
 80018a6:	73fb      	strb	r3, [r7, #15]

    /* Set the nCS pin LOW */
    ADS131M08_control_cs_signal(RESET_SIGNAL);
 80018a8:	2000      	movs	r0, #0
 80018aa:	f000 f8ed 	bl	8001a88 <ADS131M08_control_cs_signal>

	// [FRAME 1] Send RREG command
    HAL_SPI_TransmitReceive(adcConfM->hspi, adcConfM->txBuf, adcConfM->rxBuf, numberOfBytes, SPI_DEFAULT_TIMEOUT);
 80018ae:	4b16      	ldr	r3, [pc, #88]	; (8001908 <readSingleRegister+0xb8>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	6d98      	ldr	r0, [r3, #88]	; 0x58
 80018b4:	4b14      	ldr	r3, [pc, #80]	; (8001908 <readSingleRegister+0xb8>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f8d3 1072 	ldr.w	r1, [r3, #114]	; 0x72
 80018bc:	4b12      	ldr	r3, [pc, #72]	; (8001908 <readSingleRegister+0xb8>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f8d3 206e 	ldr.w	r2, [r3, #110]	; 0x6e
 80018c4:	7bfb      	ldrb	r3, [r7, #15]
 80018c6:	b29b      	uxth	r3, r3
 80018c8:	2464      	movs	r4, #100	; 0x64
 80018ca:	9400      	str	r4, [sp, #0]
 80018cc:	f003 fada 	bl	8004e84 <HAL_SPI_TransmitReceive>

    /* Set the nCS pin HIGH */
    ADS131M08_control_cs_signal(SET_SIGNAL);
 80018d0:	2001      	movs	r0, #1
 80018d2:	f000 f8d9 	bl	8001a88 <ADS131M08_control_cs_signal>

	// [FRAME 2] Send NULL command to retrieve the register data
    adcConfM->sr.mp[address] = sendCommand(OPCODE_NULL);
 80018d6:	4b0c      	ldr	r3, [pc, #48]	; (8001908 <readSingleRegister+0xb8>)
 80018d8:	681c      	ldr	r4, [r3, #0]
 80018da:	79fd      	ldrb	r5, [r7, #7]
 80018dc:	2000      	movs	r0, #0
 80018de:	f000 f885 	bl	80019ec <sendCommand>
 80018e2:	4603      	mov	r3, r0
 80018e4:	461a      	mov	r2, r3
 80018e6:	006b      	lsls	r3, r5, #1
 80018e8:	4423      	add	r3, r4
 80018ea:	f8a3 2001 	strh.w	r2, [r3, #1]

	return adcConfM->sr.mp[address];
 80018ee:	4b06      	ldr	r3, [pc, #24]	; (8001908 <readSingleRegister+0xb8>)
 80018f0:	681a      	ldr	r2, [r3, #0]
 80018f2:	79fb      	ldrb	r3, [r7, #7]
 80018f4:	005b      	lsls	r3, r3, #1
 80018f6:	4413      	add	r3, r2
 80018f8:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80018fc:	b29b      	uxth	r3, r3
}
 80018fe:	4618      	mov	r0, r3
 8001900:	3710      	adds	r7, #16
 8001902:	46bd      	mov	sp, r7
 8001904:	bdb0      	pop	{r4, r5, r7, pc}
 8001906:	bf00      	nop
 8001908:	20000258 	.word	0x20000258
 800190c:	ffffa000 	.word	0xffffa000

08001910 <writeSingleRegister>:
//!
//! \return None.
//
//*****************************************************************************
uint8_t writeSingleRegister(uint8_t address, uint16_t data)
{
 8001910:	b590      	push	{r4, r7, lr}
 8001912:	b087      	sub	sp, #28
 8001914:	af02      	add	r7, sp, #8
 8001916:	4603      	mov	r3, r0
 8001918:	460a      	mov	r2, r1
 800191a:	71fb      	strb	r3, [r7, #7]
 800191c:	4613      	mov	r3, r2
 800191e:	80bb      	strh	r3, [r7, #4]
	uint16_t updated_reg = 0;
 8001920:	2300      	movs	r3, #0
 8001922:	81fb      	strh	r3, [r7, #14]

    /* Check that the register address is in range */
    assert(address < NUM_REGISTERS);

    adcConfM->regAddr = address;
 8001924:	4b30      	ldr	r3, [pc, #192]	; (80019e8 <writeSingleRegister+0xd8>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	79fa      	ldrb	r2, [r7, #7]
 800192a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53

    // (OPTIONAL) Enforce certain register field values when
    // writing to the MODE register to fix the operation mode
    if (MODE_ADDRESS == address)
 800192e:	79fb      	ldrb	r3, [r7, #7]
 8001930:	2b02      	cmp	r3, #2
 8001932:	d105      	bne.n	8001940 <writeSingleRegister+0x30>
    {
        data = enforce_selected_device_modes(data);
 8001934:	88bb      	ldrh	r3, [r7, #4]
 8001936:	4618      	mov	r0, r3
 8001938:	f000 fcbe 	bl	80022b8 <enforce_selected_device_modes>
 800193c:	4603      	mov	r3, r0
 800193e:	80bb      	strh	r3, [r7, #4]
    // Build TX and RX byte array
#ifdef ENABLE_CRC_IN
    adcConfM->txBuf[12] = 0;     // 3 words, up to 4 bytes each = 12 bytes maximum
    adcConfM->rxBuf[12] = 0;
#else
    adcConfM->txBuf[8] = 0;      // 2 words, up to 4 bytes long = 8 bytes maximum
 8001940:	4b29      	ldr	r3, [pc, #164]	; (80019e8 <writeSingleRegister+0xd8>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f8d3 3072 	ldr.w	r3, [r3, #114]	; 0x72
 8001948:	3308      	adds	r3, #8
 800194a:	2200      	movs	r2, #0
 800194c:	701a      	strb	r2, [r3, #0]
    adcConfM->rxBuf[8] = 0;
 800194e:	4b26      	ldr	r3, [pc, #152]	; (80019e8 <writeSingleRegister+0xd8>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f8d3 306e 	ldr.w	r3, [r3, #110]	; 0x6e
 8001956:	3308      	adds	r3, #8
 8001958:	2200      	movs	r2, #0
 800195a:	701a      	strb	r2, [r3, #0]
#endif
    uint16_t opcodes[2];
    opcodes[0] = OPCODE_WREG | (((uint16_t) address) << 7);
 800195c:	79fb      	ldrb	r3, [r7, #7]
 800195e:	01db      	lsls	r3, r3, #7
 8001960:	b21b      	sxth	r3, r3
 8001962:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 8001966:	b21b      	sxth	r3, r3
 8001968:	b29b      	uxth	r3, r3
 800196a:	813b      	strh	r3, [r7, #8]
    opcodes[1] = data;
 800196c:	88bb      	ldrh	r3, [r7, #4]
 800196e:	817b      	strh	r3, [r7, #10]
    uint8_t numberOfBytes = buildSPIarray(&opcodes[0], 2, adcConfM->txBuf);
 8001970:	4b1d      	ldr	r3, [pc, #116]	; (80019e8 <writeSingleRegister+0xd8>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f8d3 2072 	ldr.w	r2, [r3, #114]	; 0x72
 8001978:	f107 0308 	add.w	r3, r7, #8
 800197c:	2102      	movs	r1, #2
 800197e:	4618      	mov	r0, r3
 8001980:	f000 fc4a 	bl	8002218 <buildSPIarray>
 8001984:	4603      	mov	r3, r0
 8001986:	737b      	strb	r3, [r7, #13]

    /* Set the nCS pin LOW */
    ADS131M08_control_cs_signal(RESET_SIGNAL);
 8001988:	2000      	movs	r0, #0
 800198a:	f000 f87d 	bl	8001a88 <ADS131M08_control_cs_signal>

    // Send command
    HAL_SPI_TransmitReceive(adcConfM->hspi, adcConfM->txBuf, adcConfM->rxBuf, numberOfBytes, SPI_DEFAULT_TIMEOUT);
 800198e:	4b16      	ldr	r3, [pc, #88]	; (80019e8 <writeSingleRegister+0xd8>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8001994:	4b14      	ldr	r3, [pc, #80]	; (80019e8 <writeSingleRegister+0xd8>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f8d3 1072 	ldr.w	r1, [r3, #114]	; 0x72
 800199c:	4b12      	ldr	r3, [pc, #72]	; (80019e8 <writeSingleRegister+0xd8>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f8d3 206e 	ldr.w	r2, [r3, #110]	; 0x6e
 80019a4:	7b7b      	ldrb	r3, [r7, #13]
 80019a6:	b29b      	uxth	r3, r3
 80019a8:	2464      	movs	r4, #100	; 0x64
 80019aa:	9400      	str	r4, [sp, #0]
 80019ac:	f003 fa6a 	bl	8004e84 <HAL_SPI_TransmitReceive>

    /* Set the nCS pin HIGH */
    ADS131M08_control_cs_signal(SET_SIGNAL);
 80019b0:	2001      	movs	r0, #1
 80019b2:	f000 f869 	bl	8001a88 <ADS131M08_control_cs_signal>


    // (RECOMMENDED) Read back register to confirm register write was successful
    updated_reg = readSingleRegister(address);
 80019b6:	79fb      	ldrb	r3, [r7, #7]
 80019b8:	4618      	mov	r0, r3
 80019ba:	f7ff ff49 	bl	8001850 <readSingleRegister>
 80019be:	4603      	mov	r3, r0
 80019c0:	81fb      	strh	r3, [r7, #14]

    if (data == updated_reg)
 80019c2:	88ba      	ldrh	r2, [r7, #4]
 80019c4:	89fb      	ldrh	r3, [r7, #14]
 80019c6:	429a      	cmp	r2, r3
 80019c8:	d109      	bne.n	80019de <writeSingleRegister+0xce>
    {
        // Update internal array
        adcConfM->sr.mp[address] = data;
 80019ca:	4b07      	ldr	r3, [pc, #28]	; (80019e8 <writeSingleRegister+0xd8>)
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	79fb      	ldrb	r3, [r7, #7]
 80019d0:	005b      	lsls	r3, r3, #1
 80019d2:	4413      	add	r3, r2
 80019d4:	88ba      	ldrh	r2, [r7, #4]
 80019d6:	f8a3 2001 	strh.w	r2, [r3, #1]
        return 1;
 80019da:	2301      	movs	r3, #1
 80019dc:	e000      	b.n	80019e0 <writeSingleRegister+0xd0>
    }
    else
    	return 0;
 80019de:	2300      	movs	r3, #0

    // NOTE: Enabling the CRC words in the SPI command will NOT prevent an invalid W
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	3714      	adds	r7, #20
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd90      	pop	{r4, r7, pc}
 80019e8:	20000258 	.word	0x20000258

080019ec <sendCommand>:
//!
//! \return ADC response byte (typically the STATUS byte).
//
//*****************************************************************************
uint16_t sendCommand(uint16_t opcode)
{
 80019ec:	b590      	push	{r4, r7, lr}
 80019ee:	b087      	sub	sp, #28
 80019f0:	af02      	add	r7, sp, #8
 80019f2:	4603      	mov	r3, r0
 80019f4:	80fb      	strh	r3, [r7, #6]
    // Build TX and RX byte array
#ifdef ENABLE_CRC_IN
	adcConfM->txBuf[8] = 0;      // 2 words, up to 4 bytes each = 8 bytes maximum
	adcConfM->rxBuf[8] = 0;
#else
	adcConfM->txBuf[4] = 0;      // 1 word, up to 4 bytes long = 4 bytes maximum
 80019f6:	4b23      	ldr	r3, [pc, #140]	; (8001a84 <sendCommand+0x98>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f8d3 3072 	ldr.w	r3, [r3, #114]	; 0x72
 80019fe:	3304      	adds	r3, #4
 8001a00:	2200      	movs	r2, #0
 8001a02:	701a      	strb	r2, [r3, #0]
	adcConfM->rxBuf[4] = 0;
 8001a04:	4b1f      	ldr	r3, [pc, #124]	; (8001a84 <sendCommand+0x98>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f8d3 306e 	ldr.w	r3, [r3, #110]	; 0x6e
 8001a0c:	3304      	adds	r3, #4
 8001a0e:	2200      	movs	r2, #0
 8001a10:	701a      	strb	r2, [r3, #0]
#endif
    uint8_t numberOfBytes = buildSPIarray(&opcode, 1, adcConfM->txBuf);
 8001a12:	4b1c      	ldr	r3, [pc, #112]	; (8001a84 <sendCommand+0x98>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f8d3 2072 	ldr.w	r2, [r3, #114]	; 0x72
 8001a1a:	1dbb      	adds	r3, r7, #6
 8001a1c:	2101      	movs	r1, #1
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f000 fbfa 	bl	8002218 <buildSPIarray>
 8001a24:	4603      	mov	r3, r0
 8001a26:	73fb      	strb	r3, [r7, #15]

    /* Set the nCS pin LOW */
    ADS131M08_control_cs_signal(RESET_SIGNAL);
 8001a28:	2000      	movs	r0, #0
 8001a2a:	f000 f82d 	bl	8001a88 <ADS131M08_control_cs_signal>

    HAL_SPI_TransmitReceive(adcConfM->hspi, adcConfM->txBuf, adcConfM->rxBuf, numberOfBytes, SPI_DEFAULT_TIMEOUT);
 8001a2e:	4b15      	ldr	r3, [pc, #84]	; (8001a84 <sendCommand+0x98>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8001a34:	4b13      	ldr	r3, [pc, #76]	; (8001a84 <sendCommand+0x98>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f8d3 1072 	ldr.w	r1, [r3, #114]	; 0x72
 8001a3c:	4b11      	ldr	r3, [pc, #68]	; (8001a84 <sendCommand+0x98>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f8d3 206e 	ldr.w	r2, [r3, #110]	; 0x6e
 8001a44:	7bfb      	ldrb	r3, [r7, #15]
 8001a46:	b29b      	uxth	r3, r3
 8001a48:	2464      	movs	r4, #100	; 0x64
 8001a4a:	9400      	str	r4, [sp, #0]
 8001a4c:	f003 fa1a 	bl	8004e84 <HAL_SPI_TransmitReceive>

    /* Set the nCS pin HIGH */
    ADS131M08_control_cs_signal(SET_SIGNAL);
 8001a50:	2001      	movs	r0, #1
 8001a52:	f000 f819 	bl	8001a88 <ADS131M08_control_cs_signal>

    // Combine response bytes and return as a 16-bit word
    uint16_t adcResponse = combineBytes(adcConfM->rxBuf[0], adcConfM->rxBuf[1]);
 8001a56:	4b0b      	ldr	r3, [pc, #44]	; (8001a84 <sendCommand+0x98>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f8d3 306e 	ldr.w	r3, [r3, #110]	; 0x6e
 8001a5e:	781a      	ldrb	r2, [r3, #0]
 8001a60:	4b08      	ldr	r3, [pc, #32]	; (8001a84 <sendCommand+0x98>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f8d3 306e 	ldr.w	r3, [r3, #110]	; 0x6e
 8001a68:	3301      	adds	r3, #1
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	4610      	mov	r0, r2
 8001a70:	f000 fbbc 	bl	80021ec <combineBytes>
 8001a74:	4603      	mov	r3, r0
 8001a76:	81bb      	strh	r3, [r7, #12]
    return adcResponse;
 8001a78:	89bb      	ldrh	r3, [r7, #12]
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3714      	adds	r7, #20
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd90      	pop	{r4, r7, pc}
 8001a82:	bf00      	nop
 8001a84:	20000258 	.word	0x20000258

08001a88 <ADS131M08_control_cs_signal>:




void ADS131M08_control_cs_signal(_signalState onOff)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b082      	sub	sp, #8
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	4603      	mov	r3, r0
 8001a90:	71fb      	strb	r3, [r7, #7]
    if(onOff == SET_SIGNAL)
 8001a92:	79fb      	ldrb	r3, [r7, #7]
 8001a94:	2b01      	cmp	r3, #1
 8001a96:	d10d      	bne.n	8001ab4 <ADS131M08_control_cs_signal+0x2c>
    {
            HAL_GPIO_WritePin(adcConfM->cs.port, adcConfM->cs.pin, GPIO_PIN_SET);
 8001a98:	4b10      	ldr	r3, [pc, #64]	; (8001adc <ADS131M08_control_cs_signal+0x54>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f8d3 0062 	ldr.w	r0, [r3, #98]	; 0x62
 8001aa0:	4b0e      	ldr	r3, [pc, #56]	; (8001adc <ADS131M08_control_cs_signal+0x54>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8001aa8:	b29b      	uxth	r3, r3
 8001aaa:	2201      	movs	r2, #1
 8001aac:	4619      	mov	r1, r3
 8001aae:	f001 fed4 	bl	800385a <HAL_GPIO_WritePin>
    }
    else
    {
        // Do Nothing
    }
}
 8001ab2:	e00f      	b.n	8001ad4 <ADS131M08_control_cs_signal+0x4c>
    else if(onOff == RESET_SIGNAL)
 8001ab4:	79fb      	ldrb	r3, [r7, #7]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d10c      	bne.n	8001ad4 <ADS131M08_control_cs_signal+0x4c>
            HAL_GPIO_WritePin(adcConfM->cs.port, adcConfM->cs.pin, GPIO_PIN_RESET);
 8001aba:	4b08      	ldr	r3, [pc, #32]	; (8001adc <ADS131M08_control_cs_signal+0x54>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f8d3 0062 	ldr.w	r0, [r3, #98]	; 0x62
 8001ac2:	4b06      	ldr	r3, [pc, #24]	; (8001adc <ADS131M08_control_cs_signal+0x54>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8001aca:	b29b      	uxth	r3, r3
 8001acc:	2200      	movs	r2, #0
 8001ace:	4619      	mov	r1, r3
 8001ad0:	f001 fec3 	bl	800385a <HAL_GPIO_WritePin>
}
 8001ad4:	bf00      	nop
 8001ad6:	3708      	adds	r7, #8
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	20000258 	.word	0x20000258

08001ae0 <ADS131M08_read_cs_signal>:


GPIO_PinState ADS131M08_read_cs_signal()
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(adcConfM->cs.port, adcConfM->cs.pin);
 8001ae4:	4b07      	ldr	r3, [pc, #28]	; (8001b04 <ADS131M08_read_cs_signal+0x24>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f8d3 2062 	ldr.w	r2, [r3, #98]	; 0x62
 8001aec:	4b05      	ldr	r3, [pc, #20]	; (8001b04 <ADS131M08_read_cs_signal+0x24>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8001af4:	b29b      	uxth	r3, r3
 8001af6:	4619      	mov	r1, r3
 8001af8:	4610      	mov	r0, r2
 8001afa:	f001 fe97 	bl	800382c <HAL_GPIO_ReadPin>
 8001afe:	4603      	mov	r3, r0
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	20000258 	.word	0x20000258

08001b08 <restoreRegisterDefaults>:
//!
//! \return None.
//
//*****************************************************************************
void restoreRegisterDefaults(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
	 adcConfM->sr.mp[ID_ADDRESS]             =   0x00;               /* NOTE: This a read-only register */
 8001b0c:	4b9e      	ldr	r3, [pc, #632]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	2200      	movs	r2, #0
 8001b12:	705a      	strb	r2, [r3, #1]
 8001b14:	2200      	movs	r2, #0
 8001b16:	709a      	strb	r2, [r3, #2]
	 adcConfM->sr.mp[STATUS_ADDRESS]         =   STATUS_DEFAULT;
 8001b18:	4b9b      	ldr	r3, [pc, #620]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	70da      	strb	r2, [r3, #3]
 8001b20:	2200      	movs	r2, #0
 8001b22:	f042 0205 	orr.w	r2, r2, #5
 8001b26:	711a      	strb	r2, [r3, #4]
	 adcConfM->sr.mp[MODE_ADDRESS]           =   MODE_DEFAULT;
 8001b28:	4b97      	ldr	r3, [pc, #604]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	f042 0210 	orr.w	r2, r2, #16
 8001b32:	715a      	strb	r2, [r3, #5]
 8001b34:	2200      	movs	r2, #0
 8001b36:	f042 0205 	orr.w	r2, r2, #5
 8001b3a:	719a      	strb	r2, [r3, #6]
	 adcConfM->sr.mp[CLOCK_ADDRESS]          =   CLOCK_DEFAULT;
 8001b3c:	4b92      	ldr	r3, [pc, #584]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	2200      	movs	r2, #0
 8001b42:	f042 020e 	orr.w	r2, r2, #14
 8001b46:	71da      	strb	r2, [r3, #7]
 8001b48:	2200      	movs	r2, #0
 8001b4a:	f042 023f 	orr.w	r2, r2, #63	; 0x3f
 8001b4e:	721a      	strb	r2, [r3, #8]
	 adcConfM->sr.mp[GAIN1_ADDRESS]          =   GAIN1_DEFAULT;
 8001b50:	4b8d      	ldr	r3, [pc, #564]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2200      	movs	r2, #0
 8001b56:	725a      	strb	r2, [r3, #9]
 8001b58:	2200      	movs	r2, #0
 8001b5a:	729a      	strb	r2, [r3, #10]
	 adcConfM->sr.mp[GAIN2_ADDRESS]          =   GAIN2_DEFAULT;
 8001b5c:	4b8a      	ldr	r3, [pc, #552]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	2200      	movs	r2, #0
 8001b62:	72da      	strb	r2, [r3, #11]
 8001b64:	2200      	movs	r2, #0
 8001b66:	731a      	strb	r2, [r3, #12]
	 adcConfM->sr.mp[CFG_ADDRESS]            =   CFG_DEFAULT;
 8001b68:	4b87      	ldr	r3, [pc, #540]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	735a      	strb	r2, [r3, #13]
 8001b70:	2200      	movs	r2, #0
 8001b72:	f042 0206 	orr.w	r2, r2, #6
 8001b76:	739a      	strb	r2, [r3, #14]
	 adcConfM->sr.mp[THRSHLD_MSB_ADDRESS]    =   THRSHLD_MSB_DEFAULT;
 8001b78:	4b83      	ldr	r3, [pc, #524]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	73da      	strb	r2, [r3, #15]
 8001b80:	2200      	movs	r2, #0
 8001b82:	741a      	strb	r2, [r3, #16]
	 adcConfM->sr.mp[THRSHLD_LSB_ADDRESS]    =   THRSHLD_LSB_DEFAULT;
 8001b84:	4b80      	ldr	r3, [pc, #512]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	2200      	movs	r2, #0
 8001b8a:	745a      	strb	r2, [r3, #17]
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	749a      	strb	r2, [r3, #18]
	 adcConfM->sr.mp[CH0_CFG_ADDRESS]        =   CH0_CFG_DEFAULT;
 8001b90:	4b7d      	ldr	r3, [pc, #500]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	2200      	movs	r2, #0
 8001b96:	74da      	strb	r2, [r3, #19]
 8001b98:	2200      	movs	r2, #0
 8001b9a:	751a      	strb	r2, [r3, #20]
	 adcConfM->sr.mp[CH0_OCAL_MSB_ADDRESS]   =   CH0_OCAL_MSB_DEFAULT;
 8001b9c:	4b7a      	ldr	r3, [pc, #488]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	755a      	strb	r2, [r3, #21]
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	759a      	strb	r2, [r3, #22]
	 adcConfM->sr.mp[CH0_OCAL_LSB_ADDRESS]   =   CH0_OCAL_LSB_DEFAULT;
 8001ba8:	4b77      	ldr	r3, [pc, #476]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2200      	movs	r2, #0
 8001bae:	75da      	strb	r2, [r3, #23]
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	761a      	strb	r2, [r3, #24]
	 adcConfM->sr.mp[CH0_GCAL_MSB_ADDRESS]   =   CH0_GCAL_MSB_DEFAULT;
 8001bb4:	4b74      	ldr	r3, [pc, #464]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	2200      	movs	r2, #0
 8001bba:	765a      	strb	r2, [r3, #25]
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001bc2:	769a      	strb	r2, [r3, #26]
	 adcConfM->sr.mp[CH0_GCAL_LSB_ADDRESS]   =   CH0_GCAL_LSB_DEFAULT;
 8001bc4:	4b70      	ldr	r3, [pc, #448]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	2200      	movs	r2, #0
 8001bca:	76da      	strb	r2, [r3, #27]
 8001bcc:	2200      	movs	r2, #0
 8001bce:	771a      	strb	r2, [r3, #28]
#if (CHANNEL_COUNT > 1)
	 adcConfM->sr.mp[CH1_CFG_ADDRESS]        =   CH1_CFG_DEFAULT;
 8001bd0:	4b6d      	ldr	r3, [pc, #436]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	775a      	strb	r2, [r3, #29]
 8001bd8:	2200      	movs	r2, #0
 8001bda:	779a      	strb	r2, [r3, #30]
	 adcConfM->sr.mp[CH1_OCAL_MSB_ADDRESS]   =   CH1_OCAL_MSB_DEFAULT;
 8001bdc:	4b6a      	ldr	r3, [pc, #424]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	2200      	movs	r2, #0
 8001be2:	77da      	strb	r2, [r3, #31]
 8001be4:	2200      	movs	r2, #0
 8001be6:	f883 2020 	strb.w	r2, [r3, #32]
	 adcConfM->sr.mp[CH1_OCAL_LSB_ADDRESS]   =   CH1_OCAL_LSB_DEFAULT;
 8001bea:	4b67      	ldr	r3, [pc, #412]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	2200      	movs	r2, #0
 8001bf0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	 adcConfM->sr.mp[CH1_GCAL_MSB_ADDRESS]   =   CH1_GCAL_MSB_DEFAULT;
 8001bfa:	4b63      	ldr	r3, [pc, #396]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	2200      	movs	r2, #0
 8001c00:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 8001c04:	2200      	movs	r2, #0
 8001c06:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001c0a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	 adcConfM->sr.mp[CH1_GCAL_LSB_ADDRESS]   =   CH1_GCAL_LSB_DEFAULT;
 8001c0e:	4b5e      	ldr	r3, [pc, #376]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	2200      	movs	r2, #0
 8001c14:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
 8001c18:	2200      	movs	r2, #0
 8001c1a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
#endif
#if (CHANNEL_COUNT > 2)
	 adcConfM->sr.mp[CH2_CFG_ADDRESS]        =   CH2_CFG_DEFAULT;
 8001c1e:	4b5a      	ldr	r3, [pc, #360]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	2200      	movs	r2, #0
 8001c24:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
 8001c28:	2200      	movs	r2, #0
 8001c2a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	 adcConfM->sr.mp[CH2_OCAL_MSB_ADDRESS]   =   CH2_OCAL_MSB_DEFAULT;
 8001c2e:	4b56      	ldr	r3, [pc, #344]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	2200      	movs	r2, #0
 8001c34:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 8001c38:	2200      	movs	r2, #0
 8001c3a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	 adcConfM->sr.mp[CH2_OCAL_LSB_ADDRESS]   =   CH2_OCAL_LSB_DEFAULT;
 8001c3e:	4b52      	ldr	r3, [pc, #328]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	2200      	movs	r2, #0
 8001c44:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
 8001c48:	2200      	movs	r2, #0
 8001c4a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	 adcConfM->sr.mp[CH2_GCAL_MSB_ADDRESS]   =   CH2_GCAL_MSB_DEFAULT;
 8001c4e:	4b4e      	ldr	r3, [pc, #312]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	2200      	movs	r2, #0
 8001c54:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
 8001c58:	2200      	movs	r2, #0
 8001c5a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001c5e:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	 adcConfM->sr.mp[CH2_GCAL_LSB_ADDRESS]   =   CH2_GCAL_LSB_DEFAULT;
 8001c62:	4b49      	ldr	r3, [pc, #292]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	2200      	movs	r2, #0
 8001c68:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
#endif
#if (CHANNEL_COUNT > 3)
	 adcConfM->sr.mp[CH3_CFG_ADDRESS]        =   CH3_CFG_DEFAULT;
 8001c72:	4b45      	ldr	r3, [pc, #276]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	2200      	movs	r2, #0
 8001c78:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
	 adcConfM->sr.mp[CH3_OCAL_MSB_ADDRESS]   =   CH3_OCAL_MSB_DEFAULT;
 8001c82:	4b41      	ldr	r3, [pc, #260]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	2200      	movs	r2, #0
 8001c88:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	 adcConfM->sr.mp[CH3_OCAL_LSB_ADDRESS]   =   CH3_OCAL_LSB_DEFAULT;
 8001c92:	4b3d      	ldr	r3, [pc, #244]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	2200      	movs	r2, #0
 8001c98:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	 adcConfM->sr.mp[CH3_GCAL_MSB_ADDRESS]   =   CH3_GCAL_MSB_DEFAULT;
 8001ca2:	4b39      	ldr	r3, [pc, #228]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
 8001cac:	2200      	movs	r2, #0
 8001cae:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001cb2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	 adcConfM->sr.mp[CH3_GCAL_LSB_ADDRESS]   =   CH3_GCAL_LSB_DEFAULT;
 8001cb6:	4b34      	ldr	r3, [pc, #208]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	2200      	movs	r2, #0
 8001cbc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#endif
#if (CHANNEL_COUNT > 4)
	 adcConfM->sr.mp[CH4_CFG_ADDRESS]        =   CH4_CFG_DEFAULT;
 8001cc6:	4b30      	ldr	r3, [pc, #192]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	 adcConfM->sr.mp[CH4_OCAL_MSB_ADDRESS]   =   CH4_OCAL_MSB_DEFAULT;
 8001cd6:	4b2c      	ldr	r3, [pc, #176]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	2200      	movs	r2, #0
 8001cdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
	 adcConfM->sr.mp[CH4_OCAL_LSB_ADDRESS]   =   CH4_OCAL_LSB_DEFAULT;
 8001ce6:	4b28      	ldr	r3, [pc, #160]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	2200      	movs	r2, #0
 8001cec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	 adcConfM->sr.mp[CH4_GCAL_MSB_ADDRESS]   =   CH4_GCAL_MSB_DEFAULT;
 8001cf6:	4b24      	ldr	r3, [pc, #144]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8001d00:	2200      	movs	r2, #0
 8001d02:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001d06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	 adcConfM->sr.mp[CH4_GCAL_LSB_ADDRESS]   =   CH4_GCAL_LSB_DEFAULT;
 8001d0a:	4b1f      	ldr	r3, [pc, #124]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	2200      	movs	r2, #0
 8001d10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001d14:	2200      	movs	r2, #0
 8001d16:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
#endif
#if (CHANNEL_COUNT > 5)
	 adcConfM->sr.mp[CH5_CFG_ADDRESS]        =   CH5_CFG_DEFAULT;
 8001d1a:	4b1b      	ldr	r3, [pc, #108]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	2200      	movs	r2, #0
 8001d20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001d24:	2200      	movs	r2, #0
 8001d26:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
	 adcConfM->sr.mp[CH5_OCAL_MSB_ADDRESS]   =   CH5_OCAL_MSB_DEFAULT;
 8001d2a:	4b17      	ldr	r3, [pc, #92]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	2200      	movs	r2, #0
 8001d30:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 8001d34:	2200      	movs	r2, #0
 8001d36:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	 adcConfM->sr.mp[CH5_OCAL_LSB_ADDRESS]   =   CH5_OCAL_LSB_DEFAULT;
 8001d3a:	4b13      	ldr	r3, [pc, #76]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	2200      	movs	r2, #0
 8001d40:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
 8001d44:	2200      	movs	r2, #0
 8001d46:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
	 adcConfM->sr.mp[CH5_GCAL_MSB_ADDRESS]   =   CH5_GCAL_MSB_DEFAULT;
 8001d4a:	4b0f      	ldr	r3, [pc, #60]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	2200      	movs	r2, #0
 8001d50:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
 8001d54:	2200      	movs	r2, #0
 8001d56:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001d5a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	 adcConfM->sr.mp[CH5_GCAL_LSB_ADDRESS]   =   CH5_GCAL_LSB_DEFAULT;
 8001d5e:	4b0a      	ldr	r3, [pc, #40]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	2200      	movs	r2, #0
 8001d64:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 8001d68:	2200      	movs	r2, #0
 8001d6a:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
	 adcConfM->sr.mp[CH7_OCAL_MSB_ADDRESS]   =   CH7_OCAL_MSB_DEFAULT;
	 adcConfM->sr.mp[CH7_OCAL_LSB_ADDRESS]   =   CH7_OCAL_LSB_DEFAULT;
	 adcConfM->sr.mp[CH7_GCAL_MSB_ADDRESS]   =   CH7_GCAL_MSB_DEFAULT;
	 adcConfM->sr.mp[CH7_GCAL_LSB_ADDRESS]   =   CH7_GCAL_LSB_DEFAULT;
#endif
	 adcConfM->sr.mp[REGMAP_CRC_ADDRESS]     =   REGMAP_CRC_DEFAULT;
 8001d6e:	4b06      	ldr	r3, [pc, #24]	; (8001d88 <restoreRegisterDefaults+0x280>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	2200      	movs	r2, #0
 8001d74:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
 8001d78:	2200      	movs	r2, #0
 8001d7a:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
}
 8001d7e:	bf00      	nop
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bc80      	pop	{r7}
 8001d84:	4770      	bx	lr
 8001d86:	bf00      	nop
 8001d88:	20000258 	.word	0x20000258

08001d8c <ADS131M08_receive_data>:
// Helper functions
//
//****************************************************************************

HAL_StatusTypeDef ADS131M08_receive_data()
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b082      	sub	sp, #8
 8001d90:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef result=HAL_OK;
 8001d92:	2300      	movs	r3, #0
 8001d94:	71fb      	strb	r3, [r7, #7]

	// Wait until cs pin is reset to send data
	if(GPIO_PIN_RESET == ADS131M08_read_cs_signal())
 8001d96:	f7ff fea3 	bl	8001ae0 <ADS131M08_read_cs_signal>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d101      	bne.n	8001da4 <ADS131M08_receive_data+0x18>
	{
		return HAL_ERROR;
 8001da0:	2301      	movs	r3, #1
 8001da2:	e01f      	b.n	8001de4 <ADS131M08_receive_data+0x58>
	}

    ADS131M08_control_cs_signal(RESET_SIGNAL);
 8001da4:	2000      	movs	r0, #0
 8001da6:	f7ff fe6f 	bl	8001a88 <ADS131M08_control_cs_signal>
    //result = HAL_SPI_Receive_IT(adcConfM->hspi, adcConfM->rxBuf, adcConfM->bufLen);
    result = HAL_SPI_Receive(adcConfM->hspi, adcConfM->rxBuf, adcConfM->bufLen, 50);
 8001daa:	4b10      	ldr	r3, [pc, #64]	; (8001dec <ADS131M08_receive_data+0x60>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8001db0:	4b0e      	ldr	r3, [pc, #56]	; (8001dec <ADS131M08_receive_data+0x60>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f8d3 106e 	ldr.w	r1, [r3, #110]	; 0x6e
 8001db8:	4b0c      	ldr	r3, [pc, #48]	; (8001dec <ADS131M08_receive_data+0x60>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
 8001dc0:	b29a      	uxth	r2, r3
 8001dc2:	2332      	movs	r3, #50	; 0x32
 8001dc4:	f002 ff46 	bl	8004c54 <HAL_SPI_Receive>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	71fb      	strb	r3, [r7, #7]

    if (result != HAL_OK)
 8001dcc:	79fb      	ldrb	r3, [r7, #7]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d004      	beq.n	8001ddc <ADS131M08_receive_data+0x50>
    {
        ADS131M08_control_cs_signal(SET_SIGNAL);
 8001dd2:	2001      	movs	r0, #1
 8001dd4:	f7ff fe58 	bl	8001a88 <ADS131M08_control_cs_signal>
    	return result;
 8001dd8:	79fb      	ldrb	r3, [r7, #7]
 8001dda:	e003      	b.n	8001de4 <ADS131M08_receive_data+0x58>
    }

    ADS131M08_control_cs_signal(SET_SIGNAL);
 8001ddc:	2001      	movs	r0, #1
 8001dde:	f7ff fe53 	bl	8001a88 <ADS131M08_control_cs_signal>
    return HAL_OK;
 8001de2:	2300      	movs	r3, #0
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	3708      	adds	r7, #8
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	20000258 	.word	0x20000258

08001df0 <upperByte>:
//!
//! \return 8-bit most-significant byte.
//
//*****************************************************************************
uint8_t upperByte(uint16_t uint16_Word)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b085      	sub	sp, #20
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	4603      	mov	r3, r0
 8001df8:	80fb      	strh	r3, [r7, #6]
    uint8_t msByte;
    msByte = (uint8_t) ((uint16_Word >> 8) & 0x00FF);
 8001dfa:	88fb      	ldrh	r3, [r7, #6]
 8001dfc:	0a1b      	lsrs	r3, r3, #8
 8001dfe:	b29b      	uxth	r3, r3
 8001e00:	73fb      	strb	r3, [r7, #15]

    return msByte;
 8001e02:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	3714      	adds	r7, #20
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	bc80      	pop	{r7}
 8001e0c:	4770      	bx	lr

08001e0e <lowerByte>:
//!
//! \return 8-bit least-significant byte.
//
//*****************************************************************************
uint8_t lowerByte(uint16_t uint16_Word)
{
 8001e0e:	b480      	push	{r7}
 8001e10:	b085      	sub	sp, #20
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	4603      	mov	r3, r0
 8001e16:	80fb      	strh	r3, [r7, #6]
    uint8_t lsByte;
    lsByte = (uint8_t) (uint16_Word & 0x00FF);
 8001e18:	88fb      	ldrh	r3, [r7, #6]
 8001e1a:	73fb      	strb	r3, [r7, #15]

    return lsByte;
 8001e1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	3714      	adds	r7, #20
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bc80      	pop	{r7}
 8001e26:	4770      	bx	lr

08001e28 <ADS131M08_convert_adc_data>:

uint32_t ADS131M08_convert_adc_data(const uint8_t* dataBuf)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b087      	sub	sp, #28
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
    uint32_t upperByte;
    uint32_t middleByte;
    uint32_t lowerByte;

    // The output data extends to 32 bits with eight zeroes(0b00000000, 1Byte) added to the least significant bits when using the 32-bit device word length setting, datasheet 38p
    upperByte    = ((uint32_t) dataBuf[0] << 16);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	041b      	lsls	r3, r3, #16
 8001e36:	617b      	str	r3, [r7, #20]
    middleByte   = ((uint32_t) dataBuf[1] << 8);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	3301      	adds	r3, #1
 8001e3c:	781b      	ldrb	r3, [r3, #0]
 8001e3e:	021b      	lsls	r3, r3, #8
 8001e40:	613b      	str	r3, [r7, #16]
    lowerByte  = ((uint32_t) dataBuf[2] << 0);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	3302      	adds	r3, #2
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	60fb      	str	r3, [r7, #12]

    return (upperByte | middleByte | lowerByte);
 8001e4a:	697a      	ldr	r2, [r7, #20]
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	431a      	orrs	r2, r3
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	4313      	orrs	r3, r2
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	371c      	adds	r7, #28
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bc80      	pop	{r7}
 8001e5c:	4770      	bx	lr
	...

08001e60 <ADS131M08_parse_adc_data>:


void ADS131M08_parse_adc_data()
{
 8001e60:	b5b0      	push	{r4, r5, r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
    uint8_t index;

    adcConfM->response = combineBytes(adcConfM->rxBuf[0], adcConfM->rxBuf[1]);
 8001e66:	4bbb      	ldr	r3, [pc, #748]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f8d3 306e 	ldr.w	r3, [r3, #110]	; 0x6e
 8001e6e:	781a      	ldrb	r2, [r3, #0]
 8001e70:	4bb8      	ldr	r3, [pc, #736]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f8d3 306e 	ldr.w	r3, [r3, #110]	; 0x6e
 8001e78:	3301      	adds	r3, #1
 8001e7a:	781b      	ldrb	r3, [r3, #0]
 8001e7c:	49b5      	ldr	r1, [pc, #724]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8001e7e:	680c      	ldr	r4, [r1, #0]
 8001e80:	4619      	mov	r1, r3
 8001e82:	4610      	mov	r0, r2
 8001e84:	f000 f9b2 	bl	80021ec <combineBytes>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	f8a4 3056 	strh.w	r3, [r4, #86]	; 0x56

	for(adcConfM->ch = ADC_CH1, index = 1; adcConfM->ch < NUMB_ADC_CH; adcConfM->ch++, index++)
 8001e8e:	4bb1      	ldr	r3, [pc, #708]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	2200      	movs	r2, #0
 8001e94:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
 8001e98:	2301      	movs	r3, #1
 8001e9a:	71fb      	strb	r3, [r7, #7]
 8001e9c:	e16d      	b.n	800217a <ADS131M08_parse_adc_data+0x31a>
	{
		if ( adcConfM->chData[adcConfM->ch].average_counter < CHANNEL_OVERSAMPLING )
 8001e9e:	4bad      	ldr	r3, [pc, #692]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8001ea0:	681a      	ldr	r2, [r3, #0]
 8001ea2:	4bac      	ldr	r3, [pc, #688]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f893 30cb 	ldrb.w	r3, [r3, #203]	; 0xcb
 8001eaa:	4619      	mov	r1, r3
 8001eac:	460b      	mov	r3, r1
 8001eae:	00db      	lsls	r3, r3, #3
 8001eb0:	1a5b      	subs	r3, r3, r1
 8001eb2:	005b      	lsls	r3, r3, #1
 8001eb4:	4413      	add	r3, r2
 8001eb6:	337b      	adds	r3, #123	; 0x7b
 8001eb8:	781b      	ldrb	r3, [r3, #0]
 8001eba:	2b17      	cmp	r3, #23
 8001ebc:	f200 80a5 	bhi.w	800200a <ADS131M08_parse_adc_data+0x1aa>
		{
			adcConfM->chData[adcConfM->ch].r = ADS131M08_convert_adc_data(&adcConfM->rxBuf[index * M08_WORD_LENGTH]);
 8001ec0:	4ba4      	ldr	r3, [pc, #656]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f8d3 106e 	ldr.w	r1, [r3, #110]	; 0x6e
 8001ec8:	79fa      	ldrb	r2, [r7, #7]
 8001eca:	4613      	mov	r3, r2
 8001ecc:	005b      	lsls	r3, r3, #1
 8001ece:	4413      	add	r3, r2
 8001ed0:	18ca      	adds	r2, r1, r3
 8001ed2:	4ba0      	ldr	r3, [pc, #640]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8001ed4:	681c      	ldr	r4, [r3, #0]
 8001ed6:	4b9f      	ldr	r3, [pc, #636]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f893 30cb 	ldrb.w	r3, [r3, #203]	; 0xcb
 8001ede:	461d      	mov	r5, r3
 8001ee0:	4610      	mov	r0, r2
 8001ee2:	f7ff ffa1 	bl	8001e28 <ADS131M08_convert_adc_data>
 8001ee6:	4602      	mov	r2, r0
 8001ee8:	462b      	mov	r3, r5
 8001eea:	00db      	lsls	r3, r3, #3
 8001eec:	1b5b      	subs	r3, r3, r5
 8001eee:	005b      	lsls	r3, r3, #1
 8001ef0:	4423      	add	r3, r4
 8001ef2:	3370      	adds	r3, #112	; 0x70
 8001ef4:	60da      	str	r2, [r3, #12]

			if ( adcConfM->chData[adcConfM->ch].r & 0x800000)
 8001ef6:	4b97      	ldr	r3, [pc, #604]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	4b96      	ldr	r3, [pc, #600]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f893 30cb 	ldrb.w	r3, [r3, #203]	; 0xcb
 8001f02:	4619      	mov	r1, r3
 8001f04:	460b      	mov	r3, r1
 8001f06:	00db      	lsls	r3, r3, #3
 8001f08:	1a5b      	subs	r3, r3, r1
 8001f0a:	005b      	lsls	r3, r3, #1
 8001f0c:	4413      	add	r3, r2
 8001f0e:	3370      	adds	r3, #112	; 0x70
 8001f10:	68db      	ldr	r3, [r3, #12]
 8001f12:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d030      	beq.n	8001f7c <ADS131M08_parse_adc_data+0x11c>
			{
				adcConfM->chData[adcConfM->ch].average -= ((0xFFFFFF - adcConfM->chData[adcConfM->ch].r) +1);
 8001f1a:	4b8e      	ldr	r3, [pc, #568]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	4b8d      	ldr	r3, [pc, #564]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f893 30cb 	ldrb.w	r3, [r3, #203]	; 0xcb
 8001f26:	4619      	mov	r1, r3
 8001f28:	460b      	mov	r3, r1
 8001f2a:	00db      	lsls	r3, r3, #3
 8001f2c:	1a5b      	subs	r3, r3, r1
 8001f2e:	005b      	lsls	r3, r3, #1
 8001f30:	4413      	add	r3, r2
 8001f32:	3370      	adds	r3, #112	; 0x70
 8001f34:	f8d3 3007 	ldr.w	r3, [r3, #7]
 8001f38:	4618      	mov	r0, r3
 8001f3a:	4b86      	ldr	r3, [pc, #536]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	4b85      	ldr	r3, [pc, #532]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f893 30cb 	ldrb.w	r3, [r3, #203]	; 0xcb
 8001f46:	4619      	mov	r1, r3
 8001f48:	460b      	mov	r3, r1
 8001f4a:	00db      	lsls	r3, r3, #3
 8001f4c:	1a5b      	subs	r3, r3, r1
 8001f4e:	005b      	lsls	r3, r3, #1
 8001f50:	4413      	add	r3, r2
 8001f52:	3370      	adds	r3, #112	; 0x70
 8001f54:	68db      	ldr	r3, [r3, #12]
 8001f56:	4403      	add	r3, r0
 8001f58:	f103 407f 	add.w	r0, r3, #4278190080	; 0xff000000
 8001f5c:	4b7d      	ldr	r3, [pc, #500]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	4b7c      	ldr	r3, [pc, #496]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f893 30cb 	ldrb.w	r3, [r3, #203]	; 0xcb
 8001f68:	4619      	mov	r1, r3
 8001f6a:	460b      	mov	r3, r1
 8001f6c:	00db      	lsls	r3, r3, #3
 8001f6e:	1a5b      	subs	r3, r3, r1
 8001f70:	005b      	lsls	r3, r3, #1
 8001f72:	4413      	add	r3, r2
 8001f74:	3370      	adds	r3, #112	; 0x70
 8001f76:	f8c3 0007 	str.w	r0, [r3, #7]
 8001f7a:	e02d      	b.n	8001fd8 <ADS131M08_parse_adc_data+0x178>
			}
			else
			{
				adcConfM->chData[adcConfM->ch].average += adcConfM->chData[adcConfM->ch].r;
 8001f7c:	4b75      	ldr	r3, [pc, #468]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	4b74      	ldr	r3, [pc, #464]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f893 30cb 	ldrb.w	r3, [r3, #203]	; 0xcb
 8001f88:	4619      	mov	r1, r3
 8001f8a:	460b      	mov	r3, r1
 8001f8c:	00db      	lsls	r3, r3, #3
 8001f8e:	1a5b      	subs	r3, r3, r1
 8001f90:	005b      	lsls	r3, r3, #1
 8001f92:	4413      	add	r3, r2
 8001f94:	3370      	adds	r3, #112	; 0x70
 8001f96:	f8d3 3007 	ldr.w	r3, [r3, #7]
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	4b6d      	ldr	r3, [pc, #436]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	4b6c      	ldr	r3, [pc, #432]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f893 30cb 	ldrb.w	r3, [r3, #203]	; 0xcb
 8001fa8:	4619      	mov	r1, r3
 8001faa:	460b      	mov	r3, r1
 8001fac:	00db      	lsls	r3, r3, #3
 8001fae:	1a5b      	subs	r3, r3, r1
 8001fb0:	005b      	lsls	r3, r3, #1
 8001fb2:	4413      	add	r3, r2
 8001fb4:	3370      	adds	r3, #112	; 0x70
 8001fb6:	68db      	ldr	r3, [r3, #12]
 8001fb8:	4418      	add	r0, r3
 8001fba:	4b66      	ldr	r3, [pc, #408]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8001fbc:	681a      	ldr	r2, [r3, #0]
 8001fbe:	4b65      	ldr	r3, [pc, #404]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f893 30cb 	ldrb.w	r3, [r3, #203]	; 0xcb
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	460b      	mov	r3, r1
 8001fca:	00db      	lsls	r3, r3, #3
 8001fcc:	1a5b      	subs	r3, r3, r1
 8001fce:	005b      	lsls	r3, r3, #1
 8001fd0:	4413      	add	r3, r2
 8001fd2:	3370      	adds	r3, #112	; 0x70
 8001fd4:	f8c3 0007 	str.w	r0, [r3, #7]
			}

			adcConfM->chData[adcConfM->ch].average_counter ++;
 8001fd8:	4b5e      	ldr	r3, [pc, #376]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8001fda:	6819      	ldr	r1, [r3, #0]
 8001fdc:	4b5d      	ldr	r3, [pc, #372]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f893 30cb 	ldrb.w	r3, [r3, #203]	; 0xcb
 8001fe4:	461a      	mov	r2, r3
 8001fe6:	4613      	mov	r3, r2
 8001fe8:	00db      	lsls	r3, r3, #3
 8001fea:	1a9b      	subs	r3, r3, r2
 8001fec:	005b      	lsls	r3, r3, #1
 8001fee:	440b      	add	r3, r1
 8001ff0:	337b      	adds	r3, #123	; 0x7b
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	b2d8      	uxtb	r0, r3
 8001ff8:	4613      	mov	r3, r2
 8001ffa:	00db      	lsls	r3, r3, #3
 8001ffc:	1a9b      	subs	r3, r3, r2
 8001ffe:	005b      	lsls	r3, r3, #1
 8002000:	440b      	add	r3, r1
 8002002:	337b      	adds	r3, #123	; 0x7b
 8002004:	4602      	mov	r2, r0
 8002006:	701a      	strb	r2, [r3, #0]
 8002008:	e0ac      	b.n	8002164 <ADS131M08_parse_adc_data+0x304>
		}
		else
		{
			adcConfM->chData[adcConfM->ch].average /= CHANNEL_OVERSAMPLING;
 800200a:	4b52      	ldr	r3, [pc, #328]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	4b51      	ldr	r3, [pc, #324]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f893 30cb 	ldrb.w	r3, [r3, #203]	; 0xcb
 8002016:	4619      	mov	r1, r3
 8002018:	460b      	mov	r3, r1
 800201a:	00db      	lsls	r3, r3, #3
 800201c:	1a5b      	subs	r3, r3, r1
 800201e:	005b      	lsls	r3, r3, #1
 8002020:	4413      	add	r3, r2
 8002022:	3370      	adds	r3, #112	; 0x70
 8002024:	f8d3 3007 	ldr.w	r3, [r3, #7]
 8002028:	4a4a      	ldr	r2, [pc, #296]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 800202a:	6811      	ldr	r1, [r2, #0]
 800202c:	4a49      	ldr	r2, [pc, #292]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 800202e:	6812      	ldr	r2, [r2, #0]
 8002030:	f892 20cb 	ldrb.w	r2, [r2, #203]	; 0xcb
 8002034:	4610      	mov	r0, r2
 8002036:	4a48      	ldr	r2, [pc, #288]	; (8002158 <ADS131M08_parse_adc_data+0x2f8>)
 8002038:	fb82 4203 	smull	r4, r2, r2, r3
 800203c:	1092      	asrs	r2, r2, #2
 800203e:	17db      	asrs	r3, r3, #31
 8002040:	1ad2      	subs	r2, r2, r3
 8002042:	4603      	mov	r3, r0
 8002044:	00db      	lsls	r3, r3, #3
 8002046:	1a1b      	subs	r3, r3, r0
 8002048:	005b      	lsls	r3, r3, #1
 800204a:	440b      	add	r3, r1
 800204c:	3370      	adds	r3, #112	; 0x70
 800204e:	f8c3 2007 	str.w	r2, [r3, #7]
			adcConfM->chData[adcConfM->ch].average_counter = 0;
 8002052:	4b40      	ldr	r3, [pc, #256]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	4b3f      	ldr	r3, [pc, #252]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f893 30cb 	ldrb.w	r3, [r3, #203]	; 0xcb
 800205e:	4619      	mov	r1, r3
 8002060:	460b      	mov	r3, r1
 8002062:	00db      	lsls	r3, r3, #3
 8002064:	1a5b      	subs	r3, r3, r1
 8002066:	005b      	lsls	r3, r3, #1
 8002068:	4413      	add	r3, r2
 800206a:	337b      	adds	r3, #123	; 0x7b
 800206c:	2200      	movs	r2, #0
 800206e:	701a      	strb	r2, [r3, #0]

			switch (adcConfM->chData[adcConfM->ch].measure_type )
 8002070:	4b38      	ldr	r3, [pc, #224]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	4b37      	ldr	r3, [pc, #220]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f893 30cb 	ldrb.w	r3, [r3, #203]	; 0xcb
 800207c:	4619      	mov	r1, r3
 800207e:	460b      	mov	r3, r1
 8002080:	00db      	lsls	r3, r3, #3
 8002082:	1a5b      	subs	r3, r3, r1
 8002084:	005b      	lsls	r3, r3, #1
 8002086:	4413      	add	r3, r2
 8002088:	3384      	adds	r3, #132	; 0x84
 800208a:	781b      	ldrb	r3, [r3, #0]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d002      	beq.n	8002096 <ADS131M08_parse_adc_data+0x236>
 8002090:	2b01      	cmp	r3, #1
 8002092:	d022      	beq.n	80020da <ADS131M08_parse_adc_data+0x27a>
				case VOLTAGE_MV_FLOAT:
					 adcConfM->chData[adcConfM->ch].v = ADS131M08_convert_to_mVolt(adcConfM->chData[adcConfM->ch].average);
					break;

				default:
					break;
 8002094:	e043      	b.n	800211e <ADS131M08_parse_adc_data+0x2be>
					 adcConfM->chData[adcConfM->ch].v = ADS131M08_convert_to_mAmp(adcConfM->chData[adcConfM->ch].average);
 8002096:	4b2f      	ldr	r3, [pc, #188]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	4b2e      	ldr	r3, [pc, #184]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f893 30cb 	ldrb.w	r3, [r3, #203]	; 0xcb
 80020a2:	4619      	mov	r1, r3
 80020a4:	460b      	mov	r3, r1
 80020a6:	00db      	lsls	r3, r3, #3
 80020a8:	1a5b      	subs	r3, r3, r1
 80020aa:	005b      	lsls	r3, r3, #1
 80020ac:	4413      	add	r3, r2
 80020ae:	3370      	adds	r3, #112	; 0x70
 80020b0:	f8d3 2007 	ldr.w	r2, [r3, #7]
 80020b4:	4b27      	ldr	r3, [pc, #156]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 80020b6:	681c      	ldr	r4, [r3, #0]
 80020b8:	4b26      	ldr	r3, [pc, #152]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f893 30cb 	ldrb.w	r3, [r3, #203]	; 0xcb
 80020c0:	461d      	mov	r5, r3
 80020c2:	4610      	mov	r0, r2
 80020c4:	f000 f87c 	bl	80021c0 <ADS131M08_convert_to_mAmp>
 80020c8:	4602      	mov	r2, r0
 80020ca:	462b      	mov	r3, r5
 80020cc:	00db      	lsls	r3, r3, #3
 80020ce:	1b5b      	subs	r3, r3, r5
 80020d0:	005b      	lsls	r3, r3, #1
 80020d2:	4423      	add	r3, r4
 80020d4:	3378      	adds	r3, #120	; 0x78
 80020d6:	609a      	str	r2, [r3, #8]
					 break;
 80020d8:	e021      	b.n	800211e <ADS131M08_parse_adc_data+0x2be>
					 adcConfM->chData[adcConfM->ch].v = ADS131M08_convert_to_mVolt(adcConfM->chData[adcConfM->ch].average);
 80020da:	4b1e      	ldr	r3, [pc, #120]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 80020dc:	681a      	ldr	r2, [r3, #0]
 80020de:	4b1d      	ldr	r3, [pc, #116]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f893 30cb 	ldrb.w	r3, [r3, #203]	; 0xcb
 80020e6:	4619      	mov	r1, r3
 80020e8:	460b      	mov	r3, r1
 80020ea:	00db      	lsls	r3, r3, #3
 80020ec:	1a5b      	subs	r3, r3, r1
 80020ee:	005b      	lsls	r3, r3, #1
 80020f0:	4413      	add	r3, r2
 80020f2:	3370      	adds	r3, #112	; 0x70
 80020f4:	f8d3 2007 	ldr.w	r2, [r3, #7]
 80020f8:	4b16      	ldr	r3, [pc, #88]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 80020fa:	681c      	ldr	r4, [r3, #0]
 80020fc:	4b15      	ldr	r3, [pc, #84]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f893 30cb 	ldrb.w	r3, [r3, #203]	; 0xcb
 8002104:	461d      	mov	r5, r3
 8002106:	4610      	mov	r0, r2
 8002108:	f000 f844 	bl	8002194 <ADS131M08_convert_to_mVolt>
 800210c:	4602      	mov	r2, r0
 800210e:	462b      	mov	r3, r5
 8002110:	00db      	lsls	r3, r3, #3
 8002112:	1b5b      	subs	r3, r3, r5
 8002114:	005b      	lsls	r3, r3, #1
 8002116:	4423      	add	r3, r4
 8002118:	3378      	adds	r3, #120	; 0x78
 800211a:	609a      	str	r2, [r3, #8]
					break;
 800211c:	bf00      	nop
			}
			//Do the things that need to be done
			if (adcConfM->ch >= NUMB_ADC_CH-1)
 800211e:	4b0d      	ldr	r3, [pc, #52]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f893 30cb 	ldrb.w	r3, [r3, #203]	; 0xcb
 8002126:	2b04      	cmp	r3, #4
 8002128:	d91c      	bls.n	8002164 <ADS131M08_parse_adc_data+0x304>
			{
				adcConfM->ch = 0;
 800212a:	4b0a      	ldr	r3, [pc, #40]	; (8002154 <ADS131M08_parse_adc_data+0x2f4>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	2200      	movs	r2, #0
 8002130:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
				ads131m08_task_scheduler |= ADS131M08_SEND_AGGR_DATA;
 8002134:	4b09      	ldr	r3, [pc, #36]	; (800215c <ADS131M08_parse_adc_data+0x2fc>)
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	f043 0302 	orr.w	r3, r3, #2
 800213c:	b2da      	uxtb	r2, r3
 800213e:	4b07      	ldr	r3, [pc, #28]	; (800215c <ADS131M08_parse_adc_data+0x2fc>)
 8002140:	701a      	strb	r2, [r3, #0]
				main_task_scheduler |= PROCESS_ADS131M08;
 8002142:	4b07      	ldr	r3, [pc, #28]	; (8002160 <ADS131M08_parse_adc_data+0x300>)
 8002144:	781b      	ldrb	r3, [r3, #0]
 8002146:	f043 0301 	orr.w	r3, r3, #1
 800214a:	b2da      	uxtb	r2, r3
 800214c:	4b04      	ldr	r3, [pc, #16]	; (8002160 <ADS131M08_parse_adc_data+0x300>)
 800214e:	701a      	strb	r2, [r3, #0]
				return;
 8002150:	e01a      	b.n	8002188 <ADS131M08_parse_adc_data+0x328>
 8002152:	bf00      	nop
 8002154:	20000258 	.word	0x20000258
 8002158:	2aaaaaab 	.word	0x2aaaaaab
 800215c:	2000025c 	.word	0x2000025c
 8002160:	2000019c 	.word	0x2000019c
	for(adcConfM->ch = ADC_CH1, index = 1; adcConfM->ch < NUMB_ADC_CH; adcConfM->ch++, index++)
 8002164:	4b0a      	ldr	r3, [pc, #40]	; (8002190 <ADS131M08_parse_adc_data+0x330>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f893 20cb 	ldrb.w	r2, [r3, #203]	; 0xcb
 800216c:	3201      	adds	r2, #1
 800216e:	b2d2      	uxtb	r2, r2
 8002170:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
 8002174:	79fb      	ldrb	r3, [r7, #7]
 8002176:	3301      	adds	r3, #1
 8002178:	71fb      	strb	r3, [r7, #7]
 800217a:	4b05      	ldr	r3, [pc, #20]	; (8002190 <ADS131M08_parse_adc_data+0x330>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f893 30cb 	ldrb.w	r3, [r3, #203]	; 0xcb
 8002182:	2b05      	cmp	r3, #5
 8002184:	f67f ae8b 	bls.w	8001e9e <ADS131M08_parse_adc_data+0x3e>
			}
		}
	}
}
 8002188:	3708      	adds	r7, #8
 800218a:	46bd      	mov	sp, r7
 800218c:	bdb0      	pop	{r4, r5, r7, pc}
 800218e:	bf00      	nop
 8002190:	20000258 	.word	0x20000258

08002194 <ADS131M08_convert_to_mVolt>:


float ADS131M08_convert_to_mVolt(int32_t reg)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
    const float unitFS = 345.0f / 8388607.0f; // unit: mV (if unit is V, calculated value is out of 'float' range)
 800219c:	4b07      	ldr	r3, [pc, #28]	; (80021bc <ADS131M08_convert_to_mVolt+0x28>)
 800219e:	60fb      	str	r3, [r7, #12]

    // convert register to mVolt
    return (unitFS * (float)reg);
 80021a0:	6878      	ldr	r0, [r7, #4]
 80021a2:	f7fe f941 	bl	8000428 <__aeabi_i2f>
 80021a6:	4603      	mov	r3, r0
 80021a8:	68f9      	ldr	r1, [r7, #12]
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7fd ffce 	bl	800014c <__aeabi_fmul>
 80021b0:	4603      	mov	r3, r0
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3710      	adds	r7, #16
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	382c8001 	.word	0x382c8001

080021c0 <ADS131M08_convert_to_mAmp>:



float ADS131M08_convert_to_mAmp(int32_t reg)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b084      	sub	sp, #16
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
    const float unitFS = 47000.0f / 8388607.0f; // unit: mV (if unit is V, calculated value is out of 'float' range)
 80021c8:	4b07      	ldr	r3, [pc, #28]	; (80021e8 <ADS131M08_convert_to_mAmp+0x28>)
 80021ca:	60fb      	str	r3, [r7, #12]

    // convert register to mVolt
    return (float)((float)reg * unitFS);
 80021cc:	6878      	ldr	r0, [r7, #4]
 80021ce:	f7fe f92b 	bl	8000428 <__aeabi_i2f>
 80021d2:	4603      	mov	r3, r0
 80021d4:	68f9      	ldr	r1, [r7, #12]
 80021d6:	4618      	mov	r0, r3
 80021d8:	f7fd ffb8 	bl	800014c <__aeabi_fmul>
 80021dc:	4603      	mov	r3, r0
    //return (((float)reg * 4.8f)/8388607.0f );
}
 80021de:	4618      	mov	r0, r3
 80021e0:	3710      	adds	r7, #16
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	3bb79801 	.word	0x3bb79801

080021ec <combineBytes>:
//!
//! \return concatenated 16-bit word.
//
//*****************************************************************************
uint16_t combineBytes(uint8_t upperByte, uint8_t lowerByte)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b085      	sub	sp, #20
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	4603      	mov	r3, r0
 80021f4:	460a      	mov	r2, r1
 80021f6:	71fb      	strb	r3, [r7, #7]
 80021f8:	4613      	mov	r3, r2
 80021fa:	71bb      	strb	r3, [r7, #6]
    uint16_t combinedValue;
    combinedValue = ((uint16_t) upperByte << 8) | ((uint16_t) lowerByte);
 80021fc:	79fb      	ldrb	r3, [r7, #7]
 80021fe:	021b      	lsls	r3, r3, #8
 8002200:	b21a      	sxth	r2, r3
 8002202:	79bb      	ldrb	r3, [r7, #6]
 8002204:	b21b      	sxth	r3, r3
 8002206:	4313      	orrs	r3, r2
 8002208:	b21b      	sxth	r3, r3
 800220a:	81fb      	strh	r3, [r7, #14]

    return combinedValue;
 800220c:	89fb      	ldrh	r3, [r7, #14]
}
 800220e:	4618      	mov	r0, r3
 8002210:	3714      	adds	r7, #20
 8002212:	46bd      	mov	sp, r7
 8002214:	bc80      	pop	{r7}
 8002216:	4770      	bx	lr

08002218 <buildSPIarray>:
//!
//! \return number of bytes added to byteArray[].
//
//*****************************************************************************
uint8_t buildSPIarray(const uint16_t opcodeArray[], uint8_t numberOpcodes, uint8_t byteArray[])
{
 8002218:	b590      	push	{r4, r7, lr}
 800221a:	b087      	sub	sp, #28
 800221c:	af00      	add	r7, sp, #0
 800221e:	60f8      	str	r0, [r7, #12]
 8002220:	460b      	mov	r3, r1
 8002222:	607a      	str	r2, [r7, #4]
 8002224:	72fb      	strb	r3, [r7, #11]
    /*
     * Frame size = opcode word(s) + optional CRC word
     * Number of bytes per word = 2, 3, or 4
     * Total bytes = bytes per word * number of words
     */
    uint8_t numberWords     = numberOpcodes + (SPI_CRC_ENABLED ? 1 : 0);
 8002226:	2002      	movs	r0, #2
 8002228:	f7ff f8a2 	bl	8001370 <getRegisterValue>
 800222c:	4603      	mov	r3, r0
 800222e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002232:	2b00      	cmp	r3, #0
 8002234:	bf14      	ite	ne
 8002236:	2301      	movne	r3, #1
 8002238:	2300      	moveq	r3, #0
 800223a:	b2db      	uxtb	r3, r3
 800223c:	461a      	mov	r2, r3
 800223e:	7afb      	ldrb	r3, [r7, #11]
 8002240:	4413      	add	r3, r2
 8002242:	74fb      	strb	r3, [r7, #19]
    uint8_t bytesPerWord    = getWordByteLength();
 8002244:	f000 f858 	bl	80022f8 <getWordByteLength>
 8002248:	4603      	mov	r3, r0
 800224a:	74bb      	strb	r3, [r7, #18]
    uint8_t numberOfBytes   = numberWords * bytesPerWord;
 800224c:	7cfb      	ldrb	r3, [r7, #19]
 800224e:	7cba      	ldrb	r2, [r7, #18]
 8002250:	fb02 f303 	mul.w	r3, r2, r3
 8002254:	747b      	strb	r3, [r7, #17]

    int i;
    for (i = 0; i < numberOpcodes; i++)
 8002256:	2300      	movs	r3, #0
 8002258:	617b      	str	r3, [r7, #20]
 800225a:	e024      	b.n	80022a6 <buildSPIarray+0x8e>
    {
        // NOTE: Be careful not to accidentally overflow the array here.
        // The array and opcodes are defined in the calling function, so
        // we are trusting that no mistakes were made in the calling function!
        byteArray[(i*bytesPerWord) + 0] = upperByte(opcodeArray[i]);
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	005b      	lsls	r3, r3, #1
 8002260:	68fa      	ldr	r2, [r7, #12]
 8002262:	4413      	add	r3, r2
 8002264:	8819      	ldrh	r1, [r3, #0]
 8002266:	7cbb      	ldrb	r3, [r7, #18]
 8002268:	697a      	ldr	r2, [r7, #20]
 800226a:	fb02 f303 	mul.w	r3, r2, r3
 800226e:	461a      	mov	r2, r3
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	189c      	adds	r4, r3, r2
 8002274:	4608      	mov	r0, r1
 8002276:	f7ff fdbb 	bl	8001df0 <upperByte>
 800227a:	4603      	mov	r3, r0
 800227c:	7023      	strb	r3, [r4, #0]
        byteArray[(i*bytesPerWord) + 1] = lowerByte(opcodeArray[i]);
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	005b      	lsls	r3, r3, #1
 8002282:	68fa      	ldr	r2, [r7, #12]
 8002284:	4413      	add	r3, r2
 8002286:	8819      	ldrh	r1, [r3, #0]
 8002288:	7cbb      	ldrb	r3, [r7, #18]
 800228a:	697a      	ldr	r2, [r7, #20]
 800228c:	fb02 f303 	mul.w	r3, r2, r3
 8002290:	3301      	adds	r3, #1
 8002292:	687a      	ldr	r2, [r7, #4]
 8002294:	18d4      	adds	r4, r2, r3
 8002296:	4608      	mov	r0, r1
 8002298:	f7ff fdb9 	bl	8001e0e <lowerByte>
 800229c:	4603      	mov	r3, r0
 800229e:	7023      	strb	r3, [r4, #0]
    for (i = 0; i < numberOpcodes; i++)
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	3301      	adds	r3, #1
 80022a4:	617b      	str	r3, [r7, #20]
 80022a6:	7afb      	ldrb	r3, [r7, #11]
 80022a8:	697a      	ldr	r2, [r7, #20]
 80022aa:	429a      	cmp	r2, r3
 80022ac:	dbd6      	blt.n	800225c <buildSPIarray+0x44>
    uint16_t crcWord = calculateCRC(&byteArray[0], numberOfBytes, 0xFFFF);
    byteArray[(i*bytesPerWord) + 0] = upperByte(crcWord);
    byteArray[(i*bytesPerWord) + 1] = lowerByte(crcWord);
#endif

    return numberOfBytes;
 80022ae:	7c7b      	ldrb	r3, [r7, #17]
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	371c      	adds	r7, #28
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd90      	pop	{r4, r7, pc}

080022b8 <enforce_selected_device_modes>:
//!
//! \return uint16_t modified register data.
//
//*****************************************************************************
uint16_t enforce_selected_device_modes(uint16_t data)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	4603      	mov	r3, r0
 80022c0:	80fb      	strh	r3, [r7, #6]
#ifdef ENABLE_CRC_IN
    // When writing to the MODE register, ensure RX_CRC_EN bit is ALWAYS set
    data |= MODE_RX_CRC_EN_ENABLED;
#else
    // When writing to the MODE register, ensure RX_CRC_EN bit is NEVER set
    data &= ~MODE_RX_CRC_EN_ENABLED;
 80022c2:	88fb      	ldrh	r3, [r7, #6]
 80022c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80022c8:	80fb      	strh	r3, [r7, #6]
    ///////////////////////////////////////////////////////////////////////////
    // Enforce WLENGH setting

#ifdef WORD_LENGTH_24BIT
    // When writing to the MODE register, ensure WLENGTH bits are ALWAYS set to 01b
    data = (data & ~MODE_WLENGTH_MASK) | MODE_WLENGTH_24BIT;
 80022ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80022ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80022d2:	b21b      	sxth	r3, r3
 80022d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022d8:	b21b      	sxth	r3, r3
 80022da:	80fb      	strh	r3, [r7, #6]
    ///////////////////////////////////////////////////////////////////////////
    // Enforce DRDY_FMT setting

#ifdef DRDY_FMT_PULSE
    // When writing to the MODE register, ensure DRDY_FMT bit is ALWAYS set
    data = (data & ~MODE_DRDY_FMT_MASK) | MODE_DRDY_FMT_NEG_PULSE_FIXED_WIDTH;
 80022dc:	88fb      	ldrh	r3, [r7, #6]
 80022de:	f043 0301 	orr.w	r3, r3, #1
 80022e2:	80fb      	strh	r3, [r7, #6]
    ///////////////////////////////////////////////////////////////////////////
    // Enforce CRC_TYPE setting

#ifdef CRC_CCITT
    // When writing to the MODE register, ensure CRC_TYPE bit is NEVER set
    data = (data & ~STATUS_CRC_TYPE_MASK) | STATUS_CRC_TYPE_16BIT_CCITT;
 80022e4:	88fb      	ldrh	r3, [r7, #6]
 80022e6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80022ea:	80fb      	strh	r3, [r7, #6]
    // When writing to the MODE register, ensure CRC_TYPE bit is ALWAYS set
    data = (data & ~STATUS_CRC_TYPE_MASK) | STATUS_CRC_TYPE_16BIT_ANSI;
#endif

    // Return modified register data
    return data;
 80022ec:	88fb      	ldrh	r3, [r7, #6]
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	370c      	adds	r7, #12
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bc80      	pop	{r7}
 80022f6:	4770      	bx	lr

080022f8 <getWordByteLength>:
//!
//! \return SPI word byte length (2, 3, or 4)
//
//*****************************************************************************
uint8_t getWordByteLength(void)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	af00      	add	r7, sp, #0
    return wlength_byte_values[WLENGTH];
 80022fc:	2002      	movs	r0, #2
 80022fe:	f7ff f837 	bl	8001370 <getRegisterValue>
 8002302:	4603      	mov	r3, r0
 8002304:	121b      	asrs	r3, r3, #8
 8002306:	b2db      	uxtb	r3, r3
 8002308:	f003 0303 	and.w	r3, r3, #3
 800230c:	4a01      	ldr	r2, [pc, #4]	; (8002314 <getWordByteLength+0x1c>)
 800230e:	5cd3      	ldrb	r3, [r2, r3]
}
 8002310:	4618      	mov	r0, r3
 8002312:	bd80      	pop	{r7, pc}
 8002314:	08005fe0 	.word	0x08005fe0

08002318 <delay_us>:



void delay_us(uint32_t microseconds)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b084      	sub	sp, #16
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
    uint32_t tickstart = HAL_GetTick();
 8002320:	f000 f874 	bl	800240c <HAL_GetTick>
 8002324:	60f8      	str	r0, [r7, #12]
    uint32_t wait = microseconds * (HAL_RCC_GetHCLKFreq() / 1000000);
 8002326:	f001 fee5 	bl	80040f4 <HAL_RCC_GetHCLKFreq>
 800232a:	4603      	mov	r3, r0
 800232c:	4a0a      	ldr	r2, [pc, #40]	; (8002358 <delay_us+0x40>)
 800232e:	fba2 2303 	umull	r2, r3, r2, r3
 8002332:	0c9a      	lsrs	r2, r3, #18
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	fb02 f303 	mul.w	r3, r2, r3
 800233a:	60bb      	str	r3, [r7, #8]

    while ((HAL_GetTick() - tickstart) < wait);
 800233c:	bf00      	nop
 800233e:	f000 f865 	bl	800240c <HAL_GetTick>
 8002342:	4602      	mov	r2, r0
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	1ad3      	subs	r3, r2, r3
 8002348:	68ba      	ldr	r2, [r7, #8]
 800234a:	429a      	cmp	r2, r3
 800234c:	d8f7      	bhi.n	800233e <delay_us+0x26>
}
 800234e:	bf00      	nop
 8002350:	bf00      	nop
 8002352:	3710      	adds	r7, #16
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}
 8002358:	431bde83 	.word	0x431bde83

0800235c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002360:	4b08      	ldr	r3, [pc, #32]	; (8002384 <HAL_Init+0x28>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	4a07      	ldr	r2, [pc, #28]	; (8002384 <HAL_Init+0x28>)
 8002366:	f043 0310 	orr.w	r3, r3, #16
 800236a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800236c:	2003      	movs	r0, #3
 800236e:	f001 f803 	bl	8003378 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002372:	200f      	movs	r0, #15
 8002374:	f000 f808 	bl	8002388 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002378:	f7fe fe9a 	bl	80010b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800237c:	2300      	movs	r3, #0
}
 800237e:	4618      	mov	r0, r3
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	40022000 	.word	0x40022000

08002388 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b082      	sub	sp, #8
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002390:	4b12      	ldr	r3, [pc, #72]	; (80023dc <HAL_InitTick+0x54>)
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	4b12      	ldr	r3, [pc, #72]	; (80023e0 <HAL_InitTick+0x58>)
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	4619      	mov	r1, r3
 800239a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800239e:	fbb3 f3f1 	udiv	r3, r3, r1
 80023a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80023a6:	4618      	mov	r0, r3
 80023a8:	f001 f81b 	bl	80033e2 <HAL_SYSTICK_Config>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d001      	beq.n	80023b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e00e      	b.n	80023d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2b0f      	cmp	r3, #15
 80023ba:	d80a      	bhi.n	80023d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023bc:	2200      	movs	r2, #0
 80023be:	6879      	ldr	r1, [r7, #4]
 80023c0:	f04f 30ff 	mov.w	r0, #4294967295
 80023c4:	f000 ffe3 	bl	800338e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80023c8:	4a06      	ldr	r2, [pc, #24]	; (80023e4 <HAL_InitTick+0x5c>)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80023ce:	2300      	movs	r3, #0
 80023d0:	e000      	b.n	80023d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	3708      	adds	r7, #8
 80023d8:	46bd      	mov	sp, r7
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	20000018 	.word	0x20000018
 80023e0:	20000020 	.word	0x20000020
 80023e4:	2000001c 	.word	0x2000001c

080023e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023ec:	4b05      	ldr	r3, [pc, #20]	; (8002404 <HAL_IncTick+0x1c>)
 80023ee:	781b      	ldrb	r3, [r3, #0]
 80023f0:	461a      	mov	r2, r3
 80023f2:	4b05      	ldr	r3, [pc, #20]	; (8002408 <HAL_IncTick+0x20>)
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4413      	add	r3, r2
 80023f8:	4a03      	ldr	r2, [pc, #12]	; (8002408 <HAL_IncTick+0x20>)
 80023fa:	6013      	str	r3, [r2, #0]
}
 80023fc:	bf00      	nop
 80023fe:	46bd      	mov	sp, r7
 8002400:	bc80      	pop	{r7}
 8002402:	4770      	bx	lr
 8002404:	20000020 	.word	0x20000020
 8002408:	20000260 	.word	0x20000260

0800240c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0
  return uwTick;
 8002410:	4b02      	ldr	r3, [pc, #8]	; (800241c <HAL_GetTick+0x10>)
 8002412:	681b      	ldr	r3, [r3, #0]
}
 8002414:	4618      	mov	r0, r3
 8002416:	46bd      	mov	sp, r7
 8002418:	bc80      	pop	{r7}
 800241a:	4770      	bx	lr
 800241c:	20000260 	.word	0x20000260

08002420 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002428:	f7ff fff0 	bl	800240c <HAL_GetTick>
 800242c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002438:	d005      	beq.n	8002446 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800243a:	4b0a      	ldr	r3, [pc, #40]	; (8002464 <HAL_Delay+0x44>)
 800243c:	781b      	ldrb	r3, [r3, #0]
 800243e:	461a      	mov	r2, r3
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	4413      	add	r3, r2
 8002444:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002446:	bf00      	nop
 8002448:	f7ff ffe0 	bl	800240c <HAL_GetTick>
 800244c:	4602      	mov	r2, r0
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	1ad3      	subs	r3, r2, r3
 8002452:	68fa      	ldr	r2, [r7, #12]
 8002454:	429a      	cmp	r2, r3
 8002456:	d8f7      	bhi.n	8002448 <HAL_Delay+0x28>
  {
  }
}
 8002458:	bf00      	nop
 800245a:	bf00      	nop
 800245c:	3710      	adds	r7, #16
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	20000020 	.word	0x20000020

08002468 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b084      	sub	sp, #16
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d101      	bne.n	800247a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e11c      	b.n	80026b4 <HAL_CAN_Init+0x24c>
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
  if (hcan->State == HAL_CAN_STATE_RESET)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002480:	b2db      	uxtb	r3, r3
 8002482:	2b00      	cmp	r3, #0
 8002484:	d131      	bne.n	80024ea <HAL_CAN_Init+0x82>
  {
    /* Reset callbacks to legacy functions */
    hcan->RxFifo0MsgPendingCallback  =  HAL_CAN_RxFifo0MsgPendingCallback;  /* Legacy weak RxFifo0MsgPendingCallback  */
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	4a8c      	ldr	r2, [pc, #560]	; (80026bc <HAL_CAN_Init+0x254>)
 800248a:	641a      	str	r2, [r3, #64]	; 0x40
    hcan->RxFifo0FullCallback        =  HAL_CAN_RxFifo0FullCallback;        /* Legacy weak RxFifo0FullCallback        */
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	4a8c      	ldr	r2, [pc, #560]	; (80026c0 <HAL_CAN_Init+0x258>)
 8002490:	645a      	str	r2, [r3, #68]	; 0x44
    hcan->RxFifo1MsgPendingCallback  =  HAL_CAN_RxFifo1MsgPendingCallback;  /* Legacy weak RxFifo1MsgPendingCallback  */
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	4a8b      	ldr	r2, [pc, #556]	; (80026c4 <HAL_CAN_Init+0x25c>)
 8002496:	649a      	str	r2, [r3, #72]	; 0x48
    hcan->RxFifo1FullCallback        =  HAL_CAN_RxFifo1FullCallback;        /* Legacy weak RxFifo1FullCallback        */
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	4a8b      	ldr	r2, [pc, #556]	; (80026c8 <HAL_CAN_Init+0x260>)
 800249c:	64da      	str	r2, [r3, #76]	; 0x4c
    hcan->TxMailbox0CompleteCallback =  HAL_CAN_TxMailbox0CompleteCallback; /* Legacy weak TxMailbox0CompleteCallback */
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	4a8a      	ldr	r2, [pc, #552]	; (80026cc <HAL_CAN_Init+0x264>)
 80024a2:	629a      	str	r2, [r3, #40]	; 0x28
    hcan->TxMailbox1CompleteCallback =  HAL_CAN_TxMailbox1CompleteCallback; /* Legacy weak TxMailbox1CompleteCallback */
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	4a8a      	ldr	r2, [pc, #552]	; (80026d0 <HAL_CAN_Init+0x268>)
 80024a8:	62da      	str	r2, [r3, #44]	; 0x2c
    hcan->TxMailbox2CompleteCallback =  HAL_CAN_TxMailbox2CompleteCallback; /* Legacy weak TxMailbox2CompleteCallback */
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	4a89      	ldr	r2, [pc, #548]	; (80026d4 <HAL_CAN_Init+0x26c>)
 80024ae:	631a      	str	r2, [r3, #48]	; 0x30
    hcan->TxMailbox0AbortCallback    =  HAL_CAN_TxMailbox0AbortCallback;    /* Legacy weak TxMailbox0AbortCallback    */
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	4a89      	ldr	r2, [pc, #548]	; (80026d8 <HAL_CAN_Init+0x270>)
 80024b4:	635a      	str	r2, [r3, #52]	; 0x34
    hcan->TxMailbox1AbortCallback    =  HAL_CAN_TxMailbox1AbortCallback;    /* Legacy weak TxMailbox1AbortCallback    */
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	4a88      	ldr	r2, [pc, #544]	; (80026dc <HAL_CAN_Init+0x274>)
 80024ba:	639a      	str	r2, [r3, #56]	; 0x38
    hcan->TxMailbox2AbortCallback    =  HAL_CAN_TxMailbox2AbortCallback;    /* Legacy weak TxMailbox2AbortCallback    */
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	4a88      	ldr	r2, [pc, #544]	; (80026e0 <HAL_CAN_Init+0x278>)
 80024c0:	63da      	str	r2, [r3, #60]	; 0x3c
    hcan->SleepCallback              =  HAL_CAN_SleepCallback;              /* Legacy weak SleepCallback              */
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	4a87      	ldr	r2, [pc, #540]	; (80026e4 <HAL_CAN_Init+0x27c>)
 80024c6:	651a      	str	r2, [r3, #80]	; 0x50
    hcan->WakeUpFromRxMsgCallback    =  HAL_CAN_WakeUpFromRxMsgCallback;    /* Legacy weak WakeUpFromRxMsgCallback    */
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	4a87      	ldr	r2, [pc, #540]	; (80026e8 <HAL_CAN_Init+0x280>)
 80024cc:	655a      	str	r2, [r3, #84]	; 0x54
    hcan->ErrorCallback              =  HAL_CAN_ErrorCallback;              /* Legacy weak ErrorCallback              */
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4a86      	ldr	r2, [pc, #536]	; (80026ec <HAL_CAN_Init+0x284>)
 80024d2:	659a      	str	r2, [r3, #88]	; 0x58

    if (hcan->MspInitCallback == NULL)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d102      	bne.n	80024e2 <HAL_CAN_Init+0x7a>
    {
      hcan->MspInitCallback = HAL_CAN_MspInit; /* Legacy weak MspInit */
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	4a84      	ldr	r2, [pc, #528]	; (80026f0 <HAL_CAN_Init+0x288>)
 80024e0:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024e6:	6878      	ldr	r0, [r7, #4]
 80024e8:	4798      	blx	r3
    HAL_CAN_MspInit(hcan);
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	681a      	ldr	r2, [r3, #0]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f042 0201 	orr.w	r2, r2, #1
 80024f8:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80024fa:	f7ff ff87 	bl	800240c <HAL_GetTick>
 80024fe:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002500:	e012      	b.n	8002528 <HAL_CAN_Init+0xc0>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002502:	f7ff ff83 	bl	800240c <HAL_GetTick>
 8002506:	4602      	mov	r2, r0
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	2b0a      	cmp	r3, #10
 800250e:	d90b      	bls.n	8002528 <HAL_CAN_Init+0xc0>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002514:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2205      	movs	r2, #5
 8002520:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	e0c5      	b.n	80026b4 <HAL_CAN_Init+0x24c>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	f003 0301 	and.w	r3, r3, #1
 8002532:	2b00      	cmp	r3, #0
 8002534:	d0e5      	beq.n	8002502 <HAL_CAN_Init+0x9a>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f022 0202 	bic.w	r2, r2, #2
 8002544:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002546:	f7ff ff61 	bl	800240c <HAL_GetTick>
 800254a:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800254c:	e012      	b.n	8002574 <HAL_CAN_Init+0x10c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800254e:	f7ff ff5d 	bl	800240c <HAL_GetTick>
 8002552:	4602      	mov	r2, r0
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	1ad3      	subs	r3, r2, r3
 8002558:	2b0a      	cmp	r3, #10
 800255a:	d90b      	bls.n	8002574 <HAL_CAN_Init+0x10c>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002560:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2205      	movs	r2, #5
 800256c:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002570:	2301      	movs	r3, #1
 8002572:	e09f      	b.n	80026b4 <HAL_CAN_Init+0x24c>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	f003 0302 	and.w	r3, r3, #2
 800257e:	2b00      	cmp	r3, #0
 8002580:	d1e5      	bne.n	800254e <HAL_CAN_Init+0xe6>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	7e1b      	ldrb	r3, [r3, #24]
 8002586:	2b01      	cmp	r3, #1
 8002588:	d108      	bne.n	800259c <HAL_CAN_Init+0x134>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	681a      	ldr	r2, [r3, #0]
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002598:	601a      	str	r2, [r3, #0]
 800259a:	e007      	b.n	80025ac <HAL_CAN_Init+0x144>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80025aa:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	7e5b      	ldrb	r3, [r3, #25]
 80025b0:	2b01      	cmp	r3, #1
 80025b2:	d108      	bne.n	80025c6 <HAL_CAN_Init+0x15e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	681a      	ldr	r2, [r3, #0]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80025c2:	601a      	str	r2, [r3, #0]
 80025c4:	e007      	b.n	80025d6 <HAL_CAN_Init+0x16e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80025d4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	7e9b      	ldrb	r3, [r3, #26]
 80025da:	2b01      	cmp	r3, #1
 80025dc:	d108      	bne.n	80025f0 <HAL_CAN_Init+0x188>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f042 0220 	orr.w	r2, r2, #32
 80025ec:	601a      	str	r2, [r3, #0]
 80025ee:	e007      	b.n	8002600 <HAL_CAN_Init+0x198>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f022 0220 	bic.w	r2, r2, #32
 80025fe:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	7edb      	ldrb	r3, [r3, #27]
 8002604:	2b01      	cmp	r3, #1
 8002606:	d108      	bne.n	800261a <HAL_CAN_Init+0x1b2>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	681a      	ldr	r2, [r3, #0]
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f022 0210 	bic.w	r2, r2, #16
 8002616:	601a      	str	r2, [r3, #0]
 8002618:	e007      	b.n	800262a <HAL_CAN_Init+0x1c2>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	681a      	ldr	r2, [r3, #0]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f042 0210 	orr.w	r2, r2, #16
 8002628:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	7f1b      	ldrb	r3, [r3, #28]
 800262e:	2b01      	cmp	r3, #1
 8002630:	d108      	bne.n	8002644 <HAL_CAN_Init+0x1dc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f042 0208 	orr.w	r2, r2, #8
 8002640:	601a      	str	r2, [r3, #0]
 8002642:	e007      	b.n	8002654 <HAL_CAN_Init+0x1ec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f022 0208 	bic.w	r2, r2, #8
 8002652:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	7f5b      	ldrb	r3, [r3, #29]
 8002658:	2b01      	cmp	r3, #1
 800265a:	d108      	bne.n	800266e <HAL_CAN_Init+0x206>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f042 0204 	orr.w	r2, r2, #4
 800266a:	601a      	str	r2, [r3, #0]
 800266c:	e007      	b.n	800267e <HAL_CAN_Init+0x216>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f022 0204 	bic.w	r2, r2, #4
 800267c:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	689a      	ldr	r2, [r3, #8]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	68db      	ldr	r3, [r3, #12]
 8002686:	431a      	orrs	r2, r3
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	691b      	ldr	r3, [r3, #16]
 800268c:	431a      	orrs	r2, r3
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	695b      	ldr	r3, [r3, #20]
 8002692:	ea42 0103 	orr.w	r1, r2, r3
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	1e5a      	subs	r2, r3, #1
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	430a      	orrs	r2, r1
 80026a2:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2200      	movs	r2, #0
 80026a8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	2201      	movs	r2, #1
 80026ae:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80026b2:	2300      	movs	r3, #0
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3710      	adds	r7, #16
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	08000a69 	.word	0x08000a69
 80026c0:	08003175 	.word	0x08003175
 80026c4:	08003187 	.word	0x08003187
 80026c8:	08003199 	.word	0x08003199
 80026cc:	08003109 	.word	0x08003109
 80026d0:	0800311b 	.word	0x0800311b
 80026d4:	0800312d 	.word	0x0800312d
 80026d8:	0800313f 	.word	0x0800313f
 80026dc:	08003151 	.word	0x08003151
 80026e0:	08003163 	.word	0x08003163
 80026e4:	080031ab 	.word	0x080031ab
 80026e8:	080031bd 	.word	0x080031bd
 80026ec:	080031cf 	.word	0x080031cf
 80026f0:	080005cd 	.word	0x080005cd

080026f4 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b087      	sub	sp, #28
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
 80026fc:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f893 3020 	ldrb.w	r3, [r3, #32]
 800270a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800270c:	7cfb      	ldrb	r3, [r7, #19]
 800270e:	2b01      	cmp	r3, #1
 8002710:	d003      	beq.n	800271a <HAL_CAN_ConfigFilter+0x26>
 8002712:	7cfb      	ldrb	r3, [r7, #19]
 8002714:	2b02      	cmp	r3, #2
 8002716:	f040 80aa 	bne.w	800286e <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002720:	f043 0201 	orr.w	r2, r3, #1
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	695b      	ldr	r3, [r3, #20]
 800272e:	f003 031f 	and.w	r3, r3, #31
 8002732:	2201      	movs	r2, #1
 8002734:	fa02 f303 	lsl.w	r3, r2, r3
 8002738:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	43db      	mvns	r3, r3
 8002744:	401a      	ands	r2, r3
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	69db      	ldr	r3, [r3, #28]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d123      	bne.n	800279c <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	43db      	mvns	r3, r3
 800275e:	401a      	ands	r2, r3
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	68db      	ldr	r3, [r3, #12]
 800276a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002772:	683a      	ldr	r2, [r7, #0]
 8002774:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002776:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	3248      	adds	r2, #72	; 0x48
 800277c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	689b      	ldr	r3, [r3, #8]
 8002784:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002790:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002792:	6979      	ldr	r1, [r7, #20]
 8002794:	3348      	adds	r3, #72	; 0x48
 8002796:	00db      	lsls	r3, r3, #3
 8002798:	440b      	add	r3, r1
 800279a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	69db      	ldr	r3, [r3, #28]
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d122      	bne.n	80027ea <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	431a      	orrs	r2, r3
 80027ae:	697b      	ldr	r3, [r7, #20]
 80027b0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80027c0:	683a      	ldr	r2, [r7, #0]
 80027c2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80027c4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	3248      	adds	r2, #72	; 0x48
 80027ca:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80027de:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80027e0:	6979      	ldr	r1, [r7, #20]
 80027e2:	3348      	adds	r3, #72	; 0x48
 80027e4:	00db      	lsls	r3, r3, #3
 80027e6:	440b      	add	r3, r1
 80027e8:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	699b      	ldr	r3, [r3, #24]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d109      	bne.n	8002806 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	43db      	mvns	r3, r3
 80027fc:	401a      	ands	r2, r3
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002804:	e007      	b.n	8002816 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	431a      	orrs	r2, r3
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	691b      	ldr	r3, [r3, #16]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d109      	bne.n	8002832 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	43db      	mvns	r3, r3
 8002828:	401a      	ands	r2, r3
 800282a:	697b      	ldr	r3, [r7, #20]
 800282c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002830:	e007      	b.n	8002842 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	431a      	orrs	r2, r3
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	6a1b      	ldr	r3, [r3, #32]
 8002846:	2b01      	cmp	r3, #1
 8002848:	d107      	bne.n	800285a <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	431a      	orrs	r2, r3
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002860:	f023 0201 	bic.w	r2, r3, #1
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800286a:	2300      	movs	r3, #0
 800286c:	e006      	b.n	800287c <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002872:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800287a:	2301      	movs	r3, #1
  }
}
 800287c:	4618      	mov	r0, r3
 800287e:	371c      	adds	r7, #28
 8002880:	46bd      	mov	sp, r7
 8002882:	bc80      	pop	{r7}
 8002884:	4770      	bx	lr

08002886 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002886:	b580      	push	{r7, lr}
 8002888:	b084      	sub	sp, #16
 800288a:	af00      	add	r7, sp, #0
 800288c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002894:	b2db      	uxtb	r3, r3
 8002896:	2b01      	cmp	r3, #1
 8002898:	d12e      	bne.n	80028f8 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2202      	movs	r2, #2
 800289e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f022 0201 	bic.w	r2, r2, #1
 80028b0:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80028b2:	f7ff fdab 	bl	800240c <HAL_GetTick>
 80028b6:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80028b8:	e012      	b.n	80028e0 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80028ba:	f7ff fda7 	bl	800240c <HAL_GetTick>
 80028be:	4602      	mov	r2, r0
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	1ad3      	subs	r3, r2, r3
 80028c4:	2b0a      	cmp	r3, #10
 80028c6:	d90b      	bls.n	80028e0 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028cc:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2205      	movs	r2, #5
 80028d8:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80028dc:	2301      	movs	r3, #1
 80028de:	e012      	b.n	8002906 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	f003 0301 	and.w	r3, r3, #1
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d1e5      	bne.n	80028ba <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2200      	movs	r2, #0
 80028f2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80028f4:	2300      	movs	r3, #0
 80028f6:	e006      	b.n	8002906 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028fc:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002904:	2301      	movs	r3, #1
  }
}
 8002906:	4618      	mov	r0, r3
 8002908:	3710      	adds	r7, #16
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}

0800290e <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 800290e:	b480      	push	{r7}
 8002910:	b089      	sub	sp, #36	; 0x24
 8002912:	af00      	add	r7, sp, #0
 8002914:	60f8      	str	r0, [r7, #12]
 8002916:	60b9      	str	r1, [r7, #8]
 8002918:	607a      	str	r2, [r7, #4]
 800291a:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002922:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800292c:	7ffb      	ldrb	r3, [r7, #31]
 800292e:	2b01      	cmp	r3, #1
 8002930:	d003      	beq.n	800293a <HAL_CAN_AddTxMessage+0x2c>
 8002932:	7ffb      	ldrb	r3, [r7, #31]
 8002934:	2b02      	cmp	r3, #2
 8002936:	f040 80ad 	bne.w	8002a94 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800293a:	69bb      	ldr	r3, [r7, #24]
 800293c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002940:	2b00      	cmp	r3, #0
 8002942:	d10a      	bne.n	800295a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002944:	69bb      	ldr	r3, [r7, #24]
 8002946:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800294a:	2b00      	cmp	r3, #0
 800294c:	d105      	bne.n	800295a <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800294e:	69bb      	ldr	r3, [r7, #24]
 8002950:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002954:	2b00      	cmp	r3, #0
 8002956:	f000 8095 	beq.w	8002a84 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800295a:	69bb      	ldr	r3, [r7, #24]
 800295c:	0e1b      	lsrs	r3, r3, #24
 800295e:	f003 0303 	and.w	r3, r3, #3
 8002962:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002964:	2201      	movs	r2, #1
 8002966:	697b      	ldr	r3, [r7, #20]
 8002968:	409a      	lsls	r2, r3
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800296e:	68bb      	ldr	r3, [r7, #8]
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d10d      	bne.n	8002992 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800297c:	68bb      	ldr	r3, [r7, #8]
 800297e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002980:	68f9      	ldr	r1, [r7, #12]
 8002982:	6809      	ldr	r1, [r1, #0]
 8002984:	431a      	orrs	r2, r3
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	3318      	adds	r3, #24
 800298a:	011b      	lsls	r3, r3, #4
 800298c:	440b      	add	r3, r1
 800298e:	601a      	str	r2, [r3, #0]
 8002990:	e00f      	b.n	80029b2 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800299c:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800299e:	68bb      	ldr	r3, [r7, #8]
 80029a0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80029a2:	68f9      	ldr	r1, [r7, #12]
 80029a4:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80029a6:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	3318      	adds	r3, #24
 80029ac:	011b      	lsls	r3, r3, #4
 80029ae:	440b      	add	r3, r1
 80029b0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	6819      	ldr	r1, [r3, #0]
 80029b6:	68bb      	ldr	r3, [r7, #8]
 80029b8:	691a      	ldr	r2, [r3, #16]
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	3318      	adds	r3, #24
 80029be:	011b      	lsls	r3, r3, #4
 80029c0:	440b      	add	r3, r1
 80029c2:	3304      	adds	r3, #4
 80029c4:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	7d1b      	ldrb	r3, [r3, #20]
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d111      	bne.n	80029f2 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	697b      	ldr	r3, [r7, #20]
 80029d4:	3318      	adds	r3, #24
 80029d6:	011b      	lsls	r3, r3, #4
 80029d8:	4413      	add	r3, r2
 80029da:	3304      	adds	r3, #4
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	68fa      	ldr	r2, [r7, #12]
 80029e0:	6811      	ldr	r1, [r2, #0]
 80029e2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	3318      	adds	r3, #24
 80029ea:	011b      	lsls	r3, r3, #4
 80029ec:	440b      	add	r3, r1
 80029ee:	3304      	adds	r3, #4
 80029f0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	3307      	adds	r3, #7
 80029f6:	781b      	ldrb	r3, [r3, #0]
 80029f8:	061a      	lsls	r2, r3, #24
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	3306      	adds	r3, #6
 80029fe:	781b      	ldrb	r3, [r3, #0]
 8002a00:	041b      	lsls	r3, r3, #16
 8002a02:	431a      	orrs	r2, r3
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	3305      	adds	r3, #5
 8002a08:	781b      	ldrb	r3, [r3, #0]
 8002a0a:	021b      	lsls	r3, r3, #8
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	687a      	ldr	r2, [r7, #4]
 8002a10:	3204      	adds	r2, #4
 8002a12:	7812      	ldrb	r2, [r2, #0]
 8002a14:	4610      	mov	r0, r2
 8002a16:	68fa      	ldr	r2, [r7, #12]
 8002a18:	6811      	ldr	r1, [r2, #0]
 8002a1a:	ea43 0200 	orr.w	r2, r3, r0
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	011b      	lsls	r3, r3, #4
 8002a22:	440b      	add	r3, r1
 8002a24:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002a28:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	3303      	adds	r3, #3
 8002a2e:	781b      	ldrb	r3, [r3, #0]
 8002a30:	061a      	lsls	r2, r3, #24
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	3302      	adds	r3, #2
 8002a36:	781b      	ldrb	r3, [r3, #0]
 8002a38:	041b      	lsls	r3, r3, #16
 8002a3a:	431a      	orrs	r2, r3
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	3301      	adds	r3, #1
 8002a40:	781b      	ldrb	r3, [r3, #0]
 8002a42:	021b      	lsls	r3, r3, #8
 8002a44:	4313      	orrs	r3, r2
 8002a46:	687a      	ldr	r2, [r7, #4]
 8002a48:	7812      	ldrb	r2, [r2, #0]
 8002a4a:	4610      	mov	r0, r2
 8002a4c:	68fa      	ldr	r2, [r7, #12]
 8002a4e:	6811      	ldr	r1, [r2, #0]
 8002a50:	ea43 0200 	orr.w	r2, r3, r0
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	011b      	lsls	r3, r3, #4
 8002a58:	440b      	add	r3, r1
 8002a5a:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002a5e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	3318      	adds	r3, #24
 8002a68:	011b      	lsls	r3, r3, #4
 8002a6a:	4413      	add	r3, r2
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	68fa      	ldr	r2, [r7, #12]
 8002a70:	6811      	ldr	r1, [r2, #0]
 8002a72:	f043 0201 	orr.w	r2, r3, #1
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	3318      	adds	r3, #24
 8002a7a:	011b      	lsls	r3, r3, #4
 8002a7c:	440b      	add	r3, r1
 8002a7e:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002a80:	2300      	movs	r3, #0
 8002a82:	e00e      	b.n	8002aa2 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a88:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	e006      	b.n	8002aa2 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a98:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
  }
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3724      	adds	r7, #36	; 0x24
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bc80      	pop	{r7}
 8002aaa:	4770      	bx	lr

08002aac <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(const CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 8002aac:	b480      	push	{r7}
 8002aae:	b085      	sub	sp, #20
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
 8002ab4:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ac0:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 8002ac2:	7afb      	ldrb	r3, [r7, #11]
 8002ac4:	2b01      	cmp	r3, #1
 8002ac6:	d002      	beq.n	8002ace <HAL_CAN_IsTxMessagePending+0x22>
 8002ac8:	7afb      	ldrb	r3, [r7, #11]
 8002aca:	2b02      	cmp	r3, #2
 8002acc:	d10b      	bne.n	8002ae6 <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	689a      	ldr	r2, [r3, #8]
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	069b      	lsls	r3, r3, #26
 8002ad8:	401a      	ands	r2, r3
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	069b      	lsls	r3, r3, #26
 8002ade:	429a      	cmp	r2, r3
 8002ae0:	d001      	beq.n	8002ae6 <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	3714      	adds	r7, #20
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bc80      	pop	{r7}
 8002af0:	4770      	bx	lr

08002af2 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002af2:	b480      	push	{r7}
 8002af4:	b087      	sub	sp, #28
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	60f8      	str	r0, [r7, #12]
 8002afa:	60b9      	str	r1, [r7, #8]
 8002afc:	607a      	str	r2, [r7, #4]
 8002afe:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b06:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002b08:	7dfb      	ldrb	r3, [r7, #23]
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d003      	beq.n	8002b16 <HAL_CAN_GetRxMessage+0x24>
 8002b0e:	7dfb      	ldrb	r3, [r7, #23]
 8002b10:	2b02      	cmp	r3, #2
 8002b12:	f040 8103 	bne.w	8002d1c <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d10e      	bne.n	8002b3a <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	f003 0303 	and.w	r3, r3, #3
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d116      	bne.n	8002b58 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b2e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	e0f7      	b.n	8002d2a <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	691b      	ldr	r3, [r3, #16]
 8002b40:	f003 0303 	and.w	r3, r3, #3
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d107      	bne.n	8002b58 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b4c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	e0e8      	b.n	8002d2a <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	331b      	adds	r3, #27
 8002b60:	011b      	lsls	r3, r3, #4
 8002b62:	4413      	add	r3, r2
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f003 0204 	and.w	r2, r3, #4
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d10c      	bne.n	8002b90 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	331b      	adds	r3, #27
 8002b7e:	011b      	lsls	r3, r3, #4
 8002b80:	4413      	add	r3, r2
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	0d5b      	lsrs	r3, r3, #21
 8002b86:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	601a      	str	r2, [r3, #0]
 8002b8e:	e00b      	b.n	8002ba8 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681a      	ldr	r2, [r3, #0]
 8002b94:	68bb      	ldr	r3, [r7, #8]
 8002b96:	331b      	adds	r3, #27
 8002b98:	011b      	lsls	r3, r3, #4
 8002b9a:	4413      	add	r3, r2
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	08db      	lsrs	r3, r3, #3
 8002ba0:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	331b      	adds	r3, #27
 8002bb0:	011b      	lsls	r3, r3, #4
 8002bb2:	4413      	add	r3, r2
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 0202 	and.w	r2, r3, #2
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	331b      	adds	r3, #27
 8002bc6:	011b      	lsls	r3, r3, #4
 8002bc8:	4413      	add	r3, r2
 8002bca:	3304      	adds	r3, #4
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 0308 	and.w	r3, r3, #8
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d003      	beq.n	8002bde <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2208      	movs	r2, #8
 8002bda:	611a      	str	r2, [r3, #16]
 8002bdc:	e00b      	b.n	8002bf6 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681a      	ldr	r2, [r3, #0]
 8002be2:	68bb      	ldr	r3, [r7, #8]
 8002be4:	331b      	adds	r3, #27
 8002be6:	011b      	lsls	r3, r3, #4
 8002be8:	4413      	add	r3, r2
 8002bea:	3304      	adds	r3, #4
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 020f 	and.w	r2, r3, #15
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	331b      	adds	r3, #27
 8002bfe:	011b      	lsls	r3, r3, #4
 8002c00:	4413      	add	r3, r2
 8002c02:	3304      	adds	r3, #4
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	0a1b      	lsrs	r3, r3, #8
 8002c08:	b2da      	uxtb	r2, r3
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	331b      	adds	r3, #27
 8002c16:	011b      	lsls	r3, r3, #4
 8002c18:	4413      	add	r3, r2
 8002c1a:	3304      	adds	r3, #4
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	0c1b      	lsrs	r3, r3, #16
 8002c20:	b29a      	uxth	r2, r3
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	681a      	ldr	r2, [r3, #0]
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	011b      	lsls	r3, r3, #4
 8002c2e:	4413      	add	r3, r2
 8002c30:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	b2da      	uxtb	r2, r3
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	68bb      	ldr	r3, [r7, #8]
 8002c42:	011b      	lsls	r3, r3, #4
 8002c44:	4413      	add	r3, r2
 8002c46:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	0a1a      	lsrs	r2, r3, #8
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	3301      	adds	r3, #1
 8002c52:	b2d2      	uxtb	r2, r2
 8002c54:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681a      	ldr	r2, [r3, #0]
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	011b      	lsls	r3, r3, #4
 8002c5e:	4413      	add	r3, r2
 8002c60:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	0c1a      	lsrs	r2, r3, #16
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	3302      	adds	r3, #2
 8002c6c:	b2d2      	uxtb	r2, r2
 8002c6e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	68bb      	ldr	r3, [r7, #8]
 8002c76:	011b      	lsls	r3, r3, #4
 8002c78:	4413      	add	r3, r2
 8002c7a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	0e1a      	lsrs	r2, r3, #24
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	3303      	adds	r3, #3
 8002c86:	b2d2      	uxtb	r2, r2
 8002c88:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	011b      	lsls	r3, r3, #4
 8002c92:	4413      	add	r3, r2
 8002c94:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	3304      	adds	r3, #4
 8002c9e:	b2d2      	uxtb	r2, r2
 8002ca0:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	68bb      	ldr	r3, [r7, #8]
 8002ca8:	011b      	lsls	r3, r3, #4
 8002caa:	4413      	add	r3, r2
 8002cac:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	0a1a      	lsrs	r2, r3, #8
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	3305      	adds	r3, #5
 8002cb8:	b2d2      	uxtb	r2, r2
 8002cba:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	68bb      	ldr	r3, [r7, #8]
 8002cc2:	011b      	lsls	r3, r3, #4
 8002cc4:	4413      	add	r3, r2
 8002cc6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	0c1a      	lsrs	r2, r3, #16
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	3306      	adds	r3, #6
 8002cd2:	b2d2      	uxtb	r2, r2
 8002cd4:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	011b      	lsls	r3, r3, #4
 8002cde:	4413      	add	r3, r2
 8002ce0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	0e1a      	lsrs	r2, r3, #24
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	3307      	adds	r3, #7
 8002cec:	b2d2      	uxtb	r2, r2
 8002cee:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d108      	bne.n	8002d08 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	68da      	ldr	r2, [r3, #12]
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f042 0220 	orr.w	r2, r2, #32
 8002d04:	60da      	str	r2, [r3, #12]
 8002d06:	e007      	b.n	8002d18 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	691a      	ldr	r2, [r3, #16]
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f042 0220 	orr.w	r2, r2, #32
 8002d16:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	e006      	b.n	8002d2a <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d20:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
  }
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	371c      	adds	r7, #28
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bc80      	pop	{r7}
 8002d32:	4770      	bx	lr

08002d34 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b085      	sub	sp, #20
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d44:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002d46:	7bfb      	ldrb	r3, [r7, #15]
 8002d48:	2b01      	cmp	r3, #1
 8002d4a:	d002      	beq.n	8002d52 <HAL_CAN_ActivateNotification+0x1e>
 8002d4c:	7bfb      	ldrb	r3, [r7, #15]
 8002d4e:	2b02      	cmp	r3, #2
 8002d50:	d109      	bne.n	8002d66 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	6959      	ldr	r1, [r3, #20]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	683a      	ldr	r2, [r7, #0]
 8002d5e:	430a      	orrs	r2, r1
 8002d60:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002d62:	2300      	movs	r3, #0
 8002d64:	e006      	b.n	8002d74 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d6a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
  }
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3714      	adds	r7, #20
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bc80      	pop	{r7}
 8002d7c:	4770      	bx	lr

08002d7e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002d7e:	b580      	push	{r7, lr}
 8002d80:	b08a      	sub	sp, #40	; 0x28
 8002d82:	af00      	add	r7, sp, #0
 8002d84:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002d86:	2300      	movs	r3, #0
 8002d88:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	695b      	ldr	r3, [r3, #20]
 8002d90:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	68db      	ldr	r3, [r3, #12]
 8002da8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	691b      	ldr	r3, [r3, #16]
 8002db0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	699b      	ldr	r3, [r3, #24]
 8002db8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002dba:	6a3b      	ldr	r3, [r7, #32]
 8002dbc:	f003 0301 	and.w	r3, r3, #1
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	f000 8083 	beq.w	8002ecc <HAL_CAN_IRQHandler+0x14e>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002dc6:	69bb      	ldr	r3, [r7, #24]
 8002dc8:	f003 0301 	and.w	r3, r3, #1
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d025      	beq.n	8002e1c <HAL_CAN_IRQHandler+0x9e>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002dd8:	69bb      	ldr	r3, [r7, #24]
 8002dda:	f003 0302 	and.w	r3, r3, #2
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d004      	beq.n	8002dec <HAL_CAN_IRQHandler+0x6e>
      {
        /* Transmission Mailbox 0 complete callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	4798      	blx	r3
 8002dea:	e017      	b.n	8002e1c <HAL_CAN_IRQHandler+0x9e>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002dec:	69bb      	ldr	r3, [r7, #24]
 8002dee:	f003 0304 	and.w	r3, r3, #4
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d004      	beq.n	8002e00 <HAL_CAN_IRQHandler+0x82>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002df8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002dfc:	627b      	str	r3, [r7, #36]	; 0x24
 8002dfe:	e00d      	b.n	8002e1c <HAL_CAN_IRQHandler+0x9e>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002e00:	69bb      	ldr	r3, [r7, #24]
 8002e02:	f003 0308 	and.w	r3, r3, #8
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d004      	beq.n	8002e14 <HAL_CAN_IRQHandler+0x96>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002e0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e0c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002e10:	627b      	str	r3, [r7, #36]	; 0x24
 8002e12:	e003      	b.n	8002e1c <HAL_CAN_IRQHandler+0x9e>
        else
        {
          /* Transmission Mailbox 0 abort callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e18:	6878      	ldr	r0, [r7, #4]
 8002e1a:	4798      	blx	r3
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002e1c:	69bb      	ldr	r3, [r7, #24]
 8002e1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d026      	beq.n	8002e74 <HAL_CAN_IRQHandler+0xf6>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002e2e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002e30:	69bb      	ldr	r3, [r7, #24]
 8002e32:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d004      	beq.n	8002e44 <HAL_CAN_IRQHandler+0xc6>
      {
        /* Transmission Mailbox 1 complete callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e3e:	6878      	ldr	r0, [r7, #4]
 8002e40:	4798      	blx	r3
 8002e42:	e017      	b.n	8002e74 <HAL_CAN_IRQHandler+0xf6>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002e44:	69bb      	ldr	r3, [r7, #24]
 8002e46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d004      	beq.n	8002e58 <HAL_CAN_IRQHandler+0xda>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e50:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002e54:	627b      	str	r3, [r7, #36]	; 0x24
 8002e56:	e00d      	b.n	8002e74 <HAL_CAN_IRQHandler+0xf6>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002e58:	69bb      	ldr	r3, [r7, #24]
 8002e5a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d004      	beq.n	8002e6c <HAL_CAN_IRQHandler+0xee>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e68:	627b      	str	r3, [r7, #36]	; 0x24
 8002e6a:	e003      	b.n	8002e74 <HAL_CAN_IRQHandler+0xf6>
        else
        {
          /* Transmission Mailbox 1 abort callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e70:	6878      	ldr	r0, [r7, #4]
 8002e72:	4798      	blx	r3
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002e74:	69bb      	ldr	r3, [r7, #24]
 8002e76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d026      	beq.n	8002ecc <HAL_CAN_IRQHandler+0x14e>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002e86:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002e88:	69bb      	ldr	r3, [r7, #24]
 8002e8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d004      	beq.n	8002e9c <HAL_CAN_IRQHandler+0x11e>
      {
        /* Transmission Mailbox 2 complete callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e96:	6878      	ldr	r0, [r7, #4]
 8002e98:	4798      	blx	r3
 8002e9a:	e017      	b.n	8002ecc <HAL_CAN_IRQHandler+0x14e>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002e9c:	69bb      	ldr	r3, [r7, #24]
 8002e9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d004      	beq.n	8002eb0 <HAL_CAN_IRQHandler+0x132>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ea8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002eac:	627b      	str	r3, [r7, #36]	; 0x24
 8002eae:	e00d      	b.n	8002ecc <HAL_CAN_IRQHandler+0x14e>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002eb0:	69bb      	ldr	r3, [r7, #24]
 8002eb2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d004      	beq.n	8002ec4 <HAL_CAN_IRQHandler+0x146>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ebc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ec0:	627b      	str	r3, [r7, #36]	; 0x24
 8002ec2:	e003      	b.n	8002ecc <HAL_CAN_IRQHandler+0x14e>
        else
        {
          /* Transmission Mailbox 2 abort callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ec8:	6878      	ldr	r0, [r7, #4]
 8002eca:	4798      	blx	r3
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002ecc:	6a3b      	ldr	r3, [r7, #32]
 8002ece:	f003 0308 	and.w	r3, r3, #8
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d00c      	beq.n	8002ef0 <HAL_CAN_IRQHandler+0x172>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002ed6:	697b      	ldr	r3, [r7, #20]
 8002ed8:	f003 0310 	and.w	r3, r3, #16
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d007      	beq.n	8002ef0 <HAL_CAN_IRQHandler+0x172>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ee2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ee6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	2210      	movs	r2, #16
 8002eee:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002ef0:	6a3b      	ldr	r3, [r7, #32]
 8002ef2:	f003 0304 	and.w	r3, r3, #4
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d00c      	beq.n	8002f14 <HAL_CAN_IRQHandler+0x196>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	f003 0308 	and.w	r3, r3, #8
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d007      	beq.n	8002f14 <HAL_CAN_IRQHandler+0x196>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	2208      	movs	r2, #8
 8002f0a:	60da      	str	r2, [r3, #12]

      /* Receive FIFO 0 full Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f10:	6878      	ldr	r0, [r7, #4]
 8002f12:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002f14:	6a3b      	ldr	r3, [r7, #32]
 8002f16:	f003 0302 	and.w	r3, r3, #2
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d00a      	beq.n	8002f34 <HAL_CAN_IRQHandler+0x1b6>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	f003 0303 	and.w	r3, r3, #3
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d003      	beq.n	8002f34 <HAL_CAN_IRQHandler+0x1b6>
    {
      /* Receive FIFO 0 message pending Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f30:	6878      	ldr	r0, [r7, #4]
 8002f32:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002f34:	6a3b      	ldr	r3, [r7, #32]
 8002f36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d00c      	beq.n	8002f58 <HAL_CAN_IRQHandler+0x1da>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002f3e:	693b      	ldr	r3, [r7, #16]
 8002f40:	f003 0310 	and.w	r3, r3, #16
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d007      	beq.n	8002f58 <HAL_CAN_IRQHandler+0x1da>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f4a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002f4e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	2210      	movs	r2, #16
 8002f56:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002f58:	6a3b      	ldr	r3, [r7, #32]
 8002f5a:	f003 0320 	and.w	r3, r3, #32
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d00c      	beq.n	8002f7c <HAL_CAN_IRQHandler+0x1fe>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	f003 0308 	and.w	r3, r3, #8
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d007      	beq.n	8002f7c <HAL_CAN_IRQHandler+0x1fe>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	2208      	movs	r2, #8
 8002f72:	611a      	str	r2, [r3, #16]

      /* Receive FIFO 1 full Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f78:	6878      	ldr	r0, [r7, #4]
 8002f7a:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002f7c:	6a3b      	ldr	r3, [r7, #32]
 8002f7e:	f003 0310 	and.w	r3, r3, #16
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d00a      	beq.n	8002f9c <HAL_CAN_IRQHandler+0x21e>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	691b      	ldr	r3, [r3, #16]
 8002f8c:	f003 0303 	and.w	r3, r3, #3
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d003      	beq.n	8002f9c <HAL_CAN_IRQHandler+0x21e>
    {
      /* Receive FIFO 1 message pending Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f98:	6878      	ldr	r0, [r7, #4]
 8002f9a:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002f9c:	6a3b      	ldr	r3, [r7, #32]
 8002f9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d00c      	beq.n	8002fc0 <HAL_CAN_IRQHandler+0x242>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	f003 0310 	and.w	r3, r3, #16
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d007      	beq.n	8002fc0 <HAL_CAN_IRQHandler+0x242>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	2210      	movs	r2, #16
 8002fb6:	605a      	str	r2, [r3, #4]

      /* Sleep Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002fbc:	6878      	ldr	r0, [r7, #4]
 8002fbe:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002fc0:	6a3b      	ldr	r3, [r7, #32]
 8002fc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d00c      	beq.n	8002fe4 <HAL_CAN_IRQHandler+0x266>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002fca:	69fb      	ldr	r3, [r7, #28]
 8002fcc:	f003 0308 	and.w	r3, r3, #8
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d007      	beq.n	8002fe4 <HAL_CAN_IRQHandler+0x266>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	2208      	movs	r2, #8
 8002fda:	605a      	str	r2, [r3, #4]

      /* WakeUp Callback */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fe0:	6878      	ldr	r0, [r7, #4]
 8002fe2:	4798      	blx	r3
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002fe4:	6a3b      	ldr	r3, [r7, #32]
 8002fe6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d07b      	beq.n	80030e6 <HAL_CAN_IRQHandler+0x368>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002fee:	69fb      	ldr	r3, [r7, #28]
 8002ff0:	f003 0304 	and.w	r3, r3, #4
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d072      	beq.n	80030de <HAL_CAN_IRQHandler+0x360>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002ff8:	6a3b      	ldr	r3, [r7, #32]
 8002ffa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d008      	beq.n	8003014 <HAL_CAN_IRQHandler+0x296>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003008:	2b00      	cmp	r3, #0
 800300a:	d003      	beq.n	8003014 <HAL_CAN_IRQHandler+0x296>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800300c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800300e:	f043 0301 	orr.w	r3, r3, #1
 8003012:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003014:	6a3b      	ldr	r3, [r7, #32]
 8003016:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800301a:	2b00      	cmp	r3, #0
 800301c:	d008      	beq.n	8003030 <HAL_CAN_IRQHandler+0x2b2>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003024:	2b00      	cmp	r3, #0
 8003026:	d003      	beq.n	8003030 <HAL_CAN_IRQHandler+0x2b2>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800302a:	f043 0302 	orr.w	r3, r3, #2
 800302e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003030:	6a3b      	ldr	r3, [r7, #32]
 8003032:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003036:	2b00      	cmp	r3, #0
 8003038:	d008      	beq.n	800304c <HAL_CAN_IRQHandler+0x2ce>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003040:	2b00      	cmp	r3, #0
 8003042:	d003      	beq.n	800304c <HAL_CAN_IRQHandler+0x2ce>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003046:	f043 0304 	orr.w	r3, r3, #4
 800304a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800304c:	6a3b      	ldr	r3, [r7, #32]
 800304e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003052:	2b00      	cmp	r3, #0
 8003054:	d043      	beq.n	80030de <HAL_CAN_IRQHandler+0x360>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800305c:	2b00      	cmp	r3, #0
 800305e:	d03e      	beq.n	80030de <HAL_CAN_IRQHandler+0x360>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003066:	2b60      	cmp	r3, #96	; 0x60
 8003068:	d02b      	beq.n	80030c2 <HAL_CAN_IRQHandler+0x344>
 800306a:	2b60      	cmp	r3, #96	; 0x60
 800306c:	d82e      	bhi.n	80030cc <HAL_CAN_IRQHandler+0x34e>
 800306e:	2b50      	cmp	r3, #80	; 0x50
 8003070:	d022      	beq.n	80030b8 <HAL_CAN_IRQHandler+0x33a>
 8003072:	2b50      	cmp	r3, #80	; 0x50
 8003074:	d82a      	bhi.n	80030cc <HAL_CAN_IRQHandler+0x34e>
 8003076:	2b40      	cmp	r3, #64	; 0x40
 8003078:	d019      	beq.n	80030ae <HAL_CAN_IRQHandler+0x330>
 800307a:	2b40      	cmp	r3, #64	; 0x40
 800307c:	d826      	bhi.n	80030cc <HAL_CAN_IRQHandler+0x34e>
 800307e:	2b30      	cmp	r3, #48	; 0x30
 8003080:	d010      	beq.n	80030a4 <HAL_CAN_IRQHandler+0x326>
 8003082:	2b30      	cmp	r3, #48	; 0x30
 8003084:	d822      	bhi.n	80030cc <HAL_CAN_IRQHandler+0x34e>
 8003086:	2b10      	cmp	r3, #16
 8003088:	d002      	beq.n	8003090 <HAL_CAN_IRQHandler+0x312>
 800308a:	2b20      	cmp	r3, #32
 800308c:	d005      	beq.n	800309a <HAL_CAN_IRQHandler+0x31c>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800308e:	e01d      	b.n	80030cc <HAL_CAN_IRQHandler+0x34e>
            errorcode |= HAL_CAN_ERROR_STF;
 8003090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003092:	f043 0308 	orr.w	r3, r3, #8
 8003096:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003098:	e019      	b.n	80030ce <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_FOR;
 800309a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800309c:	f043 0310 	orr.w	r3, r3, #16
 80030a0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80030a2:	e014      	b.n	80030ce <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_ACK;
 80030a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a6:	f043 0320 	orr.w	r3, r3, #32
 80030aa:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80030ac:	e00f      	b.n	80030ce <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_BR;
 80030ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80030b4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80030b6:	e00a      	b.n	80030ce <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_BD;
 80030b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80030be:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80030c0:	e005      	b.n	80030ce <HAL_CAN_IRQHandler+0x350>
            errorcode |= HAL_CAN_ERROR_CRC;
 80030c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030c8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80030ca:	e000      	b.n	80030ce <HAL_CAN_IRQHandler+0x350>
            break;
 80030cc:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	699a      	ldr	r2, [r3, #24]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80030dc:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	2204      	movs	r2, #4
 80030e4:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80030e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d009      	beq.n	8003100 <HAL_CAN_IRQHandler+0x382>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80030f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f2:	431a      	orrs	r2, r3
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call Error callback function */
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030fc:	6878      	ldr	r0, [r7, #4]
 80030fe:	4798      	blx	r3
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003100:	bf00      	nop
 8003102:	3728      	adds	r7, #40	; 0x28
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}

08003108 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003108:	b480      	push	{r7}
 800310a:	b083      	sub	sp, #12
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003110:	bf00      	nop
 8003112:	370c      	adds	r7, #12
 8003114:	46bd      	mov	sp, r7
 8003116:	bc80      	pop	{r7}
 8003118:	4770      	bx	lr

0800311a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800311a:	b480      	push	{r7}
 800311c:	b083      	sub	sp, #12
 800311e:	af00      	add	r7, sp, #0
 8003120:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003122:	bf00      	nop
 8003124:	370c      	adds	r7, #12
 8003126:	46bd      	mov	sp, r7
 8003128:	bc80      	pop	{r7}
 800312a:	4770      	bx	lr

0800312c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003134:	bf00      	nop
 8003136:	370c      	adds	r7, #12
 8003138:	46bd      	mov	sp, r7
 800313a:	bc80      	pop	{r7}
 800313c:	4770      	bx	lr

0800313e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800313e:	b480      	push	{r7}
 8003140:	b083      	sub	sp, #12
 8003142:	af00      	add	r7, sp, #0
 8003144:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003146:	bf00      	nop
 8003148:	370c      	adds	r7, #12
 800314a:	46bd      	mov	sp, r7
 800314c:	bc80      	pop	{r7}
 800314e:	4770      	bx	lr

08003150 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003150:	b480      	push	{r7}
 8003152:	b083      	sub	sp, #12
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003158:	bf00      	nop
 800315a:	370c      	adds	r7, #12
 800315c:	46bd      	mov	sp, r7
 800315e:	bc80      	pop	{r7}
 8003160:	4770      	bx	lr

08003162 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003162:	b480      	push	{r7}
 8003164:	b083      	sub	sp, #12
 8003166:	af00      	add	r7, sp, #0
 8003168:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800316a:	bf00      	nop
 800316c:	370c      	adds	r7, #12
 800316e:	46bd      	mov	sp, r7
 8003170:	bc80      	pop	{r7}
 8003172:	4770      	bx	lr

08003174 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003174:	b480      	push	{r7}
 8003176:	b083      	sub	sp, #12
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800317c:	bf00      	nop
 800317e:	370c      	adds	r7, #12
 8003180:	46bd      	mov	sp, r7
 8003182:	bc80      	pop	{r7}
 8003184:	4770      	bx	lr

08003186 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003186:	b480      	push	{r7}
 8003188:	b083      	sub	sp, #12
 800318a:	af00      	add	r7, sp, #0
 800318c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800318e:	bf00      	nop
 8003190:	370c      	adds	r7, #12
 8003192:	46bd      	mov	sp, r7
 8003194:	bc80      	pop	{r7}
 8003196:	4770      	bx	lr

08003198 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80031a0:	bf00      	nop
 80031a2:	370c      	adds	r7, #12
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bc80      	pop	{r7}
 80031a8:	4770      	bx	lr

080031aa <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80031aa:	b480      	push	{r7}
 80031ac:	b083      	sub	sp, #12
 80031ae:	af00      	add	r7, sp, #0
 80031b0:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80031b2:	bf00      	nop
 80031b4:	370c      	adds	r7, #12
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bc80      	pop	{r7}
 80031ba:	4770      	bx	lr

080031bc <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80031bc:	b480      	push	{r7}
 80031be:	b083      	sub	sp, #12
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80031c4:	bf00      	nop
 80031c6:	370c      	adds	r7, #12
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bc80      	pop	{r7}
 80031cc:	4770      	bx	lr

080031ce <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80031ce:	b480      	push	{r7}
 80031d0:	b083      	sub	sp, #12
 80031d2:	af00      	add	r7, sp, #0
 80031d4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80031d6:	bf00      	nop
 80031d8:	370c      	adds	r7, #12
 80031da:	46bd      	mov	sp, r7
 80031dc:	bc80      	pop	{r7}
 80031de:	4770      	bx	lr

080031e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b085      	sub	sp, #20
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	f003 0307 	and.w	r3, r3, #7
 80031ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031f0:	4b0c      	ldr	r3, [pc, #48]	; (8003224 <__NVIC_SetPriorityGrouping+0x44>)
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031f6:	68ba      	ldr	r2, [r7, #8]
 80031f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80031fc:	4013      	ands	r3, r2
 80031fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003208:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800320c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003210:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003212:	4a04      	ldr	r2, [pc, #16]	; (8003224 <__NVIC_SetPriorityGrouping+0x44>)
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	60d3      	str	r3, [r2, #12]
}
 8003218:	bf00      	nop
 800321a:	3714      	adds	r7, #20
 800321c:	46bd      	mov	sp, r7
 800321e:	bc80      	pop	{r7}
 8003220:	4770      	bx	lr
 8003222:	bf00      	nop
 8003224:	e000ed00 	.word	0xe000ed00

08003228 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003228:	b480      	push	{r7}
 800322a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800322c:	4b04      	ldr	r3, [pc, #16]	; (8003240 <__NVIC_GetPriorityGrouping+0x18>)
 800322e:	68db      	ldr	r3, [r3, #12]
 8003230:	0a1b      	lsrs	r3, r3, #8
 8003232:	f003 0307 	and.w	r3, r3, #7
}
 8003236:	4618      	mov	r0, r3
 8003238:	46bd      	mov	sp, r7
 800323a:	bc80      	pop	{r7}
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop
 8003240:	e000ed00 	.word	0xe000ed00

08003244 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
 800324a:	4603      	mov	r3, r0
 800324c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800324e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003252:	2b00      	cmp	r3, #0
 8003254:	db0b      	blt.n	800326e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003256:	79fb      	ldrb	r3, [r7, #7]
 8003258:	f003 021f 	and.w	r2, r3, #31
 800325c:	4906      	ldr	r1, [pc, #24]	; (8003278 <__NVIC_EnableIRQ+0x34>)
 800325e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003262:	095b      	lsrs	r3, r3, #5
 8003264:	2001      	movs	r0, #1
 8003266:	fa00 f202 	lsl.w	r2, r0, r2
 800326a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800326e:	bf00      	nop
 8003270:	370c      	adds	r7, #12
 8003272:	46bd      	mov	sp, r7
 8003274:	bc80      	pop	{r7}
 8003276:	4770      	bx	lr
 8003278:	e000e100 	.word	0xe000e100

0800327c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800327c:	b480      	push	{r7}
 800327e:	b083      	sub	sp, #12
 8003280:	af00      	add	r7, sp, #0
 8003282:	4603      	mov	r3, r0
 8003284:	6039      	str	r1, [r7, #0]
 8003286:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003288:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800328c:	2b00      	cmp	r3, #0
 800328e:	db0a      	blt.n	80032a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	b2da      	uxtb	r2, r3
 8003294:	490c      	ldr	r1, [pc, #48]	; (80032c8 <__NVIC_SetPriority+0x4c>)
 8003296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800329a:	0112      	lsls	r2, r2, #4
 800329c:	b2d2      	uxtb	r2, r2
 800329e:	440b      	add	r3, r1
 80032a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032a4:	e00a      	b.n	80032bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	b2da      	uxtb	r2, r3
 80032aa:	4908      	ldr	r1, [pc, #32]	; (80032cc <__NVIC_SetPriority+0x50>)
 80032ac:	79fb      	ldrb	r3, [r7, #7]
 80032ae:	f003 030f 	and.w	r3, r3, #15
 80032b2:	3b04      	subs	r3, #4
 80032b4:	0112      	lsls	r2, r2, #4
 80032b6:	b2d2      	uxtb	r2, r2
 80032b8:	440b      	add	r3, r1
 80032ba:	761a      	strb	r2, [r3, #24]
}
 80032bc:	bf00      	nop
 80032be:	370c      	adds	r7, #12
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bc80      	pop	{r7}
 80032c4:	4770      	bx	lr
 80032c6:	bf00      	nop
 80032c8:	e000e100 	.word	0xe000e100
 80032cc:	e000ed00 	.word	0xe000ed00

080032d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b089      	sub	sp, #36	; 0x24
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	60f8      	str	r0, [r7, #12]
 80032d8:	60b9      	str	r1, [r7, #8]
 80032da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	f003 0307 	and.w	r3, r3, #7
 80032e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032e4:	69fb      	ldr	r3, [r7, #28]
 80032e6:	f1c3 0307 	rsb	r3, r3, #7
 80032ea:	2b04      	cmp	r3, #4
 80032ec:	bf28      	it	cs
 80032ee:	2304      	movcs	r3, #4
 80032f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032f2:	69fb      	ldr	r3, [r7, #28]
 80032f4:	3304      	adds	r3, #4
 80032f6:	2b06      	cmp	r3, #6
 80032f8:	d902      	bls.n	8003300 <NVIC_EncodePriority+0x30>
 80032fa:	69fb      	ldr	r3, [r7, #28]
 80032fc:	3b03      	subs	r3, #3
 80032fe:	e000      	b.n	8003302 <NVIC_EncodePriority+0x32>
 8003300:	2300      	movs	r3, #0
 8003302:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003304:	f04f 32ff 	mov.w	r2, #4294967295
 8003308:	69bb      	ldr	r3, [r7, #24]
 800330a:	fa02 f303 	lsl.w	r3, r2, r3
 800330e:	43da      	mvns	r2, r3
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	401a      	ands	r2, r3
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003318:	f04f 31ff 	mov.w	r1, #4294967295
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	fa01 f303 	lsl.w	r3, r1, r3
 8003322:	43d9      	mvns	r1, r3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003328:	4313      	orrs	r3, r2
         );
}
 800332a:	4618      	mov	r0, r3
 800332c:	3724      	adds	r7, #36	; 0x24
 800332e:	46bd      	mov	sp, r7
 8003330:	bc80      	pop	{r7}
 8003332:	4770      	bx	lr

08003334 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b082      	sub	sp, #8
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	3b01      	subs	r3, #1
 8003340:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003344:	d301      	bcc.n	800334a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003346:	2301      	movs	r3, #1
 8003348:	e00f      	b.n	800336a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800334a:	4a0a      	ldr	r2, [pc, #40]	; (8003374 <SysTick_Config+0x40>)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	3b01      	subs	r3, #1
 8003350:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003352:	210f      	movs	r1, #15
 8003354:	f04f 30ff 	mov.w	r0, #4294967295
 8003358:	f7ff ff90 	bl	800327c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800335c:	4b05      	ldr	r3, [pc, #20]	; (8003374 <SysTick_Config+0x40>)
 800335e:	2200      	movs	r2, #0
 8003360:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003362:	4b04      	ldr	r3, [pc, #16]	; (8003374 <SysTick_Config+0x40>)
 8003364:	2207      	movs	r2, #7
 8003366:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003368:	2300      	movs	r3, #0
}
 800336a:	4618      	mov	r0, r3
 800336c:	3708      	adds	r7, #8
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	e000e010 	.word	0xe000e010

08003378 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b082      	sub	sp, #8
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	f7ff ff2d 	bl	80031e0 <__NVIC_SetPriorityGrouping>
}
 8003386:	bf00      	nop
 8003388:	3708      	adds	r7, #8
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}

0800338e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800338e:	b580      	push	{r7, lr}
 8003390:	b086      	sub	sp, #24
 8003392:	af00      	add	r7, sp, #0
 8003394:	4603      	mov	r3, r0
 8003396:	60b9      	str	r1, [r7, #8]
 8003398:	607a      	str	r2, [r7, #4]
 800339a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800339c:	2300      	movs	r3, #0
 800339e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80033a0:	f7ff ff42 	bl	8003228 <__NVIC_GetPriorityGrouping>
 80033a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033a6:	687a      	ldr	r2, [r7, #4]
 80033a8:	68b9      	ldr	r1, [r7, #8]
 80033aa:	6978      	ldr	r0, [r7, #20]
 80033ac:	f7ff ff90 	bl	80032d0 <NVIC_EncodePriority>
 80033b0:	4602      	mov	r2, r0
 80033b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033b6:	4611      	mov	r1, r2
 80033b8:	4618      	mov	r0, r3
 80033ba:	f7ff ff5f 	bl	800327c <__NVIC_SetPriority>
}
 80033be:	bf00      	nop
 80033c0:	3718      	adds	r7, #24
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}

080033c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033c6:	b580      	push	{r7, lr}
 80033c8:	b082      	sub	sp, #8
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	4603      	mov	r3, r0
 80033ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033d4:	4618      	mov	r0, r3
 80033d6:	f7ff ff35 	bl	8003244 <__NVIC_EnableIRQ>
}
 80033da:	bf00      	nop
 80033dc:	3708      	adds	r7, #8
 80033de:	46bd      	mov	sp, r7
 80033e0:	bd80      	pop	{r7, pc}

080033e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033e2:	b580      	push	{r7, lr}
 80033e4:	b082      	sub	sp, #8
 80033e6:	af00      	add	r7, sp, #0
 80033e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033ea:	6878      	ldr	r0, [r7, #4]
 80033ec:	f7ff ffa2 	bl	8003334 <SysTick_Config>
 80033f0:	4603      	mov	r3, r0
}
 80033f2:	4618      	mov	r0, r3
 80033f4:	3708      	adds	r7, #8
 80033f6:	46bd      	mov	sp, r7
 80033f8:	bd80      	pop	{r7, pc}

080033fa <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80033fa:	b580      	push	{r7, lr}
 80033fc:	b082      	sub	sp, #8
 80033fe:	af00      	add	r7, sp, #0
 8003400:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d101      	bne.n	800340c <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e00e      	b.n	800342a <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	795b      	ldrb	r3, [r3, #5]
 8003410:	b2db      	uxtb	r3, r3
 8003412:	2b00      	cmp	r3, #0
 8003414:	d105      	bne.n	8003422 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2200      	movs	r2, #0
 800341a:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	f7fd fb67 	bl	8000af0 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2201      	movs	r2, #1
 8003426:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003428:	2300      	movs	r3, #0
}
 800342a:	4618      	mov	r0, r3
 800342c:	3708      	adds	r7, #8
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}
	...

08003434 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003434:	b580      	push	{r7, lr}
 8003436:	b084      	sub	sp, #16
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800343c:	2300      	movs	r3, #0
 800343e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003446:	b2db      	uxtb	r3, r3
 8003448:	2b02      	cmp	r3, #2
 800344a:	d005      	beq.n	8003458 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2204      	movs	r2, #4
 8003450:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	73fb      	strb	r3, [r7, #15]
 8003456:	e051      	b.n	80034fc <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f022 020e 	bic.w	r2, r2, #14
 8003466:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f022 0201 	bic.w	r2, r2, #1
 8003476:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a22      	ldr	r2, [pc, #136]	; (8003508 <HAL_DMA_Abort_IT+0xd4>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d029      	beq.n	80034d6 <HAL_DMA_Abort_IT+0xa2>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a21      	ldr	r2, [pc, #132]	; (800350c <HAL_DMA_Abort_IT+0xd8>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d022      	beq.n	80034d2 <HAL_DMA_Abort_IT+0x9e>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a1f      	ldr	r2, [pc, #124]	; (8003510 <HAL_DMA_Abort_IT+0xdc>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d01a      	beq.n	80034cc <HAL_DMA_Abort_IT+0x98>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a1e      	ldr	r2, [pc, #120]	; (8003514 <HAL_DMA_Abort_IT+0xe0>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d012      	beq.n	80034c6 <HAL_DMA_Abort_IT+0x92>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a1c      	ldr	r2, [pc, #112]	; (8003518 <HAL_DMA_Abort_IT+0xe4>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d00a      	beq.n	80034c0 <HAL_DMA_Abort_IT+0x8c>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a1b      	ldr	r2, [pc, #108]	; (800351c <HAL_DMA_Abort_IT+0xe8>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d102      	bne.n	80034ba <HAL_DMA_Abort_IT+0x86>
 80034b4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80034b8:	e00e      	b.n	80034d8 <HAL_DMA_Abort_IT+0xa4>
 80034ba:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80034be:	e00b      	b.n	80034d8 <HAL_DMA_Abort_IT+0xa4>
 80034c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80034c4:	e008      	b.n	80034d8 <HAL_DMA_Abort_IT+0xa4>
 80034c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80034ca:	e005      	b.n	80034d8 <HAL_DMA_Abort_IT+0xa4>
 80034cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80034d0:	e002      	b.n	80034d8 <HAL_DMA_Abort_IT+0xa4>
 80034d2:	2310      	movs	r3, #16
 80034d4:	e000      	b.n	80034d8 <HAL_DMA_Abort_IT+0xa4>
 80034d6:	2301      	movs	r3, #1
 80034d8:	4a11      	ldr	r2, [pc, #68]	; (8003520 <HAL_DMA_Abort_IT+0xec>)
 80034da:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2201      	movs	r2, #1
 80034e0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2200      	movs	r2, #0
 80034e8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d003      	beq.n	80034fc <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034f8:	6878      	ldr	r0, [r7, #4]
 80034fa:	4798      	blx	r3
    } 
  }
  return status;
 80034fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80034fe:	4618      	mov	r0, r3
 8003500:	3710      	adds	r7, #16
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	40020008 	.word	0x40020008
 800350c:	4002001c 	.word	0x4002001c
 8003510:	40020030 	.word	0x40020030
 8003514:	40020044 	.word	0x40020044
 8003518:	40020058 	.word	0x40020058
 800351c:	4002006c 	.word	0x4002006c
 8003520:	40020000 	.word	0x40020000

08003524 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003524:	b480      	push	{r7}
 8003526:	b08b      	sub	sp, #44	; 0x2c
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
 800352c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800352e:	2300      	movs	r3, #0
 8003530:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003532:	2300      	movs	r3, #0
 8003534:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003536:	e169      	b.n	800380c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003538:	2201      	movs	r2, #1
 800353a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800353c:	fa02 f303 	lsl.w	r3, r2, r3
 8003540:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	69fa      	ldr	r2, [r7, #28]
 8003548:	4013      	ands	r3, r2
 800354a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800354c:	69ba      	ldr	r2, [r7, #24]
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	429a      	cmp	r2, r3
 8003552:	f040 8158 	bne.w	8003806 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	4a9a      	ldr	r2, [pc, #616]	; (80037c4 <HAL_GPIO_Init+0x2a0>)
 800355c:	4293      	cmp	r3, r2
 800355e:	d05e      	beq.n	800361e <HAL_GPIO_Init+0xfa>
 8003560:	4a98      	ldr	r2, [pc, #608]	; (80037c4 <HAL_GPIO_Init+0x2a0>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d875      	bhi.n	8003652 <HAL_GPIO_Init+0x12e>
 8003566:	4a98      	ldr	r2, [pc, #608]	; (80037c8 <HAL_GPIO_Init+0x2a4>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d058      	beq.n	800361e <HAL_GPIO_Init+0xfa>
 800356c:	4a96      	ldr	r2, [pc, #600]	; (80037c8 <HAL_GPIO_Init+0x2a4>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d86f      	bhi.n	8003652 <HAL_GPIO_Init+0x12e>
 8003572:	4a96      	ldr	r2, [pc, #600]	; (80037cc <HAL_GPIO_Init+0x2a8>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d052      	beq.n	800361e <HAL_GPIO_Init+0xfa>
 8003578:	4a94      	ldr	r2, [pc, #592]	; (80037cc <HAL_GPIO_Init+0x2a8>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d869      	bhi.n	8003652 <HAL_GPIO_Init+0x12e>
 800357e:	4a94      	ldr	r2, [pc, #592]	; (80037d0 <HAL_GPIO_Init+0x2ac>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d04c      	beq.n	800361e <HAL_GPIO_Init+0xfa>
 8003584:	4a92      	ldr	r2, [pc, #584]	; (80037d0 <HAL_GPIO_Init+0x2ac>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d863      	bhi.n	8003652 <HAL_GPIO_Init+0x12e>
 800358a:	4a92      	ldr	r2, [pc, #584]	; (80037d4 <HAL_GPIO_Init+0x2b0>)
 800358c:	4293      	cmp	r3, r2
 800358e:	d046      	beq.n	800361e <HAL_GPIO_Init+0xfa>
 8003590:	4a90      	ldr	r2, [pc, #576]	; (80037d4 <HAL_GPIO_Init+0x2b0>)
 8003592:	4293      	cmp	r3, r2
 8003594:	d85d      	bhi.n	8003652 <HAL_GPIO_Init+0x12e>
 8003596:	2b12      	cmp	r3, #18
 8003598:	d82a      	bhi.n	80035f0 <HAL_GPIO_Init+0xcc>
 800359a:	2b12      	cmp	r3, #18
 800359c:	d859      	bhi.n	8003652 <HAL_GPIO_Init+0x12e>
 800359e:	a201      	add	r2, pc, #4	; (adr r2, 80035a4 <HAL_GPIO_Init+0x80>)
 80035a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035a4:	0800361f 	.word	0x0800361f
 80035a8:	080035f9 	.word	0x080035f9
 80035ac:	0800360b 	.word	0x0800360b
 80035b0:	0800364d 	.word	0x0800364d
 80035b4:	08003653 	.word	0x08003653
 80035b8:	08003653 	.word	0x08003653
 80035bc:	08003653 	.word	0x08003653
 80035c0:	08003653 	.word	0x08003653
 80035c4:	08003653 	.word	0x08003653
 80035c8:	08003653 	.word	0x08003653
 80035cc:	08003653 	.word	0x08003653
 80035d0:	08003653 	.word	0x08003653
 80035d4:	08003653 	.word	0x08003653
 80035d8:	08003653 	.word	0x08003653
 80035dc:	08003653 	.word	0x08003653
 80035e0:	08003653 	.word	0x08003653
 80035e4:	08003653 	.word	0x08003653
 80035e8:	08003601 	.word	0x08003601
 80035ec:	08003615 	.word	0x08003615
 80035f0:	4a79      	ldr	r2, [pc, #484]	; (80037d8 <HAL_GPIO_Init+0x2b4>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d013      	beq.n	800361e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80035f6:	e02c      	b.n	8003652 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	68db      	ldr	r3, [r3, #12]
 80035fc:	623b      	str	r3, [r7, #32]
          break;
 80035fe:	e029      	b.n	8003654 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	68db      	ldr	r3, [r3, #12]
 8003604:	3304      	adds	r3, #4
 8003606:	623b      	str	r3, [r7, #32]
          break;
 8003608:	e024      	b.n	8003654 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	68db      	ldr	r3, [r3, #12]
 800360e:	3308      	adds	r3, #8
 8003610:	623b      	str	r3, [r7, #32]
          break;
 8003612:	e01f      	b.n	8003654 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	68db      	ldr	r3, [r3, #12]
 8003618:	330c      	adds	r3, #12
 800361a:	623b      	str	r3, [r7, #32]
          break;
 800361c:	e01a      	b.n	8003654 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	689b      	ldr	r3, [r3, #8]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d102      	bne.n	800362c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003626:	2304      	movs	r3, #4
 8003628:	623b      	str	r3, [r7, #32]
          break;
 800362a:	e013      	b.n	8003654 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	689b      	ldr	r3, [r3, #8]
 8003630:	2b01      	cmp	r3, #1
 8003632:	d105      	bne.n	8003640 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003634:	2308      	movs	r3, #8
 8003636:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	69fa      	ldr	r2, [r7, #28]
 800363c:	611a      	str	r2, [r3, #16]
          break;
 800363e:	e009      	b.n	8003654 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003640:	2308      	movs	r3, #8
 8003642:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	69fa      	ldr	r2, [r7, #28]
 8003648:	615a      	str	r2, [r3, #20]
          break;
 800364a:	e003      	b.n	8003654 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800364c:	2300      	movs	r3, #0
 800364e:	623b      	str	r3, [r7, #32]
          break;
 8003650:	e000      	b.n	8003654 <HAL_GPIO_Init+0x130>
          break;
 8003652:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003654:	69bb      	ldr	r3, [r7, #24]
 8003656:	2bff      	cmp	r3, #255	; 0xff
 8003658:	d801      	bhi.n	800365e <HAL_GPIO_Init+0x13a>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	e001      	b.n	8003662 <HAL_GPIO_Init+0x13e>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	3304      	adds	r3, #4
 8003662:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003664:	69bb      	ldr	r3, [r7, #24]
 8003666:	2bff      	cmp	r3, #255	; 0xff
 8003668:	d802      	bhi.n	8003670 <HAL_GPIO_Init+0x14c>
 800366a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800366c:	009b      	lsls	r3, r3, #2
 800366e:	e002      	b.n	8003676 <HAL_GPIO_Init+0x152>
 8003670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003672:	3b08      	subs	r3, #8
 8003674:	009b      	lsls	r3, r3, #2
 8003676:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003678:	697b      	ldr	r3, [r7, #20]
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	210f      	movs	r1, #15
 800367e:	693b      	ldr	r3, [r7, #16]
 8003680:	fa01 f303 	lsl.w	r3, r1, r3
 8003684:	43db      	mvns	r3, r3
 8003686:	401a      	ands	r2, r3
 8003688:	6a39      	ldr	r1, [r7, #32]
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	fa01 f303 	lsl.w	r3, r1, r3
 8003690:	431a      	orrs	r2, r3
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800369e:	2b00      	cmp	r3, #0
 80036a0:	f000 80b1 	beq.w	8003806 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80036a4:	4b4d      	ldr	r3, [pc, #308]	; (80037dc <HAL_GPIO_Init+0x2b8>)
 80036a6:	699b      	ldr	r3, [r3, #24]
 80036a8:	4a4c      	ldr	r2, [pc, #304]	; (80037dc <HAL_GPIO_Init+0x2b8>)
 80036aa:	f043 0301 	orr.w	r3, r3, #1
 80036ae:	6193      	str	r3, [r2, #24]
 80036b0:	4b4a      	ldr	r3, [pc, #296]	; (80037dc <HAL_GPIO_Init+0x2b8>)
 80036b2:	699b      	ldr	r3, [r3, #24]
 80036b4:	f003 0301 	and.w	r3, r3, #1
 80036b8:	60bb      	str	r3, [r7, #8]
 80036ba:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80036bc:	4a48      	ldr	r2, [pc, #288]	; (80037e0 <HAL_GPIO_Init+0x2bc>)
 80036be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036c0:	089b      	lsrs	r3, r3, #2
 80036c2:	3302      	adds	r3, #2
 80036c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036c8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80036ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036cc:	f003 0303 	and.w	r3, r3, #3
 80036d0:	009b      	lsls	r3, r3, #2
 80036d2:	220f      	movs	r2, #15
 80036d4:	fa02 f303 	lsl.w	r3, r2, r3
 80036d8:	43db      	mvns	r3, r3
 80036da:	68fa      	ldr	r2, [r7, #12]
 80036dc:	4013      	ands	r3, r2
 80036de:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	4a40      	ldr	r2, [pc, #256]	; (80037e4 <HAL_GPIO_Init+0x2c0>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d013      	beq.n	8003710 <HAL_GPIO_Init+0x1ec>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	4a3f      	ldr	r2, [pc, #252]	; (80037e8 <HAL_GPIO_Init+0x2c4>)
 80036ec:	4293      	cmp	r3, r2
 80036ee:	d00d      	beq.n	800370c <HAL_GPIO_Init+0x1e8>
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	4a3e      	ldr	r2, [pc, #248]	; (80037ec <HAL_GPIO_Init+0x2c8>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d007      	beq.n	8003708 <HAL_GPIO_Init+0x1e4>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	4a3d      	ldr	r2, [pc, #244]	; (80037f0 <HAL_GPIO_Init+0x2cc>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d101      	bne.n	8003704 <HAL_GPIO_Init+0x1e0>
 8003700:	2303      	movs	r3, #3
 8003702:	e006      	b.n	8003712 <HAL_GPIO_Init+0x1ee>
 8003704:	2304      	movs	r3, #4
 8003706:	e004      	b.n	8003712 <HAL_GPIO_Init+0x1ee>
 8003708:	2302      	movs	r3, #2
 800370a:	e002      	b.n	8003712 <HAL_GPIO_Init+0x1ee>
 800370c:	2301      	movs	r3, #1
 800370e:	e000      	b.n	8003712 <HAL_GPIO_Init+0x1ee>
 8003710:	2300      	movs	r3, #0
 8003712:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003714:	f002 0203 	and.w	r2, r2, #3
 8003718:	0092      	lsls	r2, r2, #2
 800371a:	4093      	lsls	r3, r2
 800371c:	68fa      	ldr	r2, [r7, #12]
 800371e:	4313      	orrs	r3, r2
 8003720:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003722:	492f      	ldr	r1, [pc, #188]	; (80037e0 <HAL_GPIO_Init+0x2bc>)
 8003724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003726:	089b      	lsrs	r3, r3, #2
 8003728:	3302      	adds	r3, #2
 800372a:	68fa      	ldr	r2, [r7, #12]
 800372c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	685b      	ldr	r3, [r3, #4]
 8003734:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003738:	2b00      	cmp	r3, #0
 800373a:	d006      	beq.n	800374a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800373c:	4b2d      	ldr	r3, [pc, #180]	; (80037f4 <HAL_GPIO_Init+0x2d0>)
 800373e:	689a      	ldr	r2, [r3, #8]
 8003740:	492c      	ldr	r1, [pc, #176]	; (80037f4 <HAL_GPIO_Init+0x2d0>)
 8003742:	69bb      	ldr	r3, [r7, #24]
 8003744:	4313      	orrs	r3, r2
 8003746:	608b      	str	r3, [r1, #8]
 8003748:	e006      	b.n	8003758 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800374a:	4b2a      	ldr	r3, [pc, #168]	; (80037f4 <HAL_GPIO_Init+0x2d0>)
 800374c:	689a      	ldr	r2, [r3, #8]
 800374e:	69bb      	ldr	r3, [r7, #24]
 8003750:	43db      	mvns	r3, r3
 8003752:	4928      	ldr	r1, [pc, #160]	; (80037f4 <HAL_GPIO_Init+0x2d0>)
 8003754:	4013      	ands	r3, r2
 8003756:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003760:	2b00      	cmp	r3, #0
 8003762:	d006      	beq.n	8003772 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003764:	4b23      	ldr	r3, [pc, #140]	; (80037f4 <HAL_GPIO_Init+0x2d0>)
 8003766:	68da      	ldr	r2, [r3, #12]
 8003768:	4922      	ldr	r1, [pc, #136]	; (80037f4 <HAL_GPIO_Init+0x2d0>)
 800376a:	69bb      	ldr	r3, [r7, #24]
 800376c:	4313      	orrs	r3, r2
 800376e:	60cb      	str	r3, [r1, #12]
 8003770:	e006      	b.n	8003780 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003772:	4b20      	ldr	r3, [pc, #128]	; (80037f4 <HAL_GPIO_Init+0x2d0>)
 8003774:	68da      	ldr	r2, [r3, #12]
 8003776:	69bb      	ldr	r3, [r7, #24]
 8003778:	43db      	mvns	r3, r3
 800377a:	491e      	ldr	r1, [pc, #120]	; (80037f4 <HAL_GPIO_Init+0x2d0>)
 800377c:	4013      	ands	r3, r2
 800377e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003788:	2b00      	cmp	r3, #0
 800378a:	d006      	beq.n	800379a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800378c:	4b19      	ldr	r3, [pc, #100]	; (80037f4 <HAL_GPIO_Init+0x2d0>)
 800378e:	685a      	ldr	r2, [r3, #4]
 8003790:	4918      	ldr	r1, [pc, #96]	; (80037f4 <HAL_GPIO_Init+0x2d0>)
 8003792:	69bb      	ldr	r3, [r7, #24]
 8003794:	4313      	orrs	r3, r2
 8003796:	604b      	str	r3, [r1, #4]
 8003798:	e006      	b.n	80037a8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800379a:	4b16      	ldr	r3, [pc, #88]	; (80037f4 <HAL_GPIO_Init+0x2d0>)
 800379c:	685a      	ldr	r2, [r3, #4]
 800379e:	69bb      	ldr	r3, [r7, #24]
 80037a0:	43db      	mvns	r3, r3
 80037a2:	4914      	ldr	r1, [pc, #80]	; (80037f4 <HAL_GPIO_Init+0x2d0>)
 80037a4:	4013      	ands	r3, r2
 80037a6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d021      	beq.n	80037f8 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80037b4:	4b0f      	ldr	r3, [pc, #60]	; (80037f4 <HAL_GPIO_Init+0x2d0>)
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	490e      	ldr	r1, [pc, #56]	; (80037f4 <HAL_GPIO_Init+0x2d0>)
 80037ba:	69bb      	ldr	r3, [r7, #24]
 80037bc:	4313      	orrs	r3, r2
 80037be:	600b      	str	r3, [r1, #0]
 80037c0:	e021      	b.n	8003806 <HAL_GPIO_Init+0x2e2>
 80037c2:	bf00      	nop
 80037c4:	10320000 	.word	0x10320000
 80037c8:	10310000 	.word	0x10310000
 80037cc:	10220000 	.word	0x10220000
 80037d0:	10210000 	.word	0x10210000
 80037d4:	10120000 	.word	0x10120000
 80037d8:	10110000 	.word	0x10110000
 80037dc:	40021000 	.word	0x40021000
 80037e0:	40010000 	.word	0x40010000
 80037e4:	40010800 	.word	0x40010800
 80037e8:	40010c00 	.word	0x40010c00
 80037ec:	40011000 	.word	0x40011000
 80037f0:	40011400 	.word	0x40011400
 80037f4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80037f8:	4b0b      	ldr	r3, [pc, #44]	; (8003828 <HAL_GPIO_Init+0x304>)
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	69bb      	ldr	r3, [r7, #24]
 80037fe:	43db      	mvns	r3, r3
 8003800:	4909      	ldr	r1, [pc, #36]	; (8003828 <HAL_GPIO_Init+0x304>)
 8003802:	4013      	ands	r3, r2
 8003804:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003808:	3301      	adds	r3, #1
 800380a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003812:	fa22 f303 	lsr.w	r3, r2, r3
 8003816:	2b00      	cmp	r3, #0
 8003818:	f47f ae8e 	bne.w	8003538 <HAL_GPIO_Init+0x14>
  }
}
 800381c:	bf00      	nop
 800381e:	bf00      	nop
 8003820:	372c      	adds	r7, #44	; 0x2c
 8003822:	46bd      	mov	sp, r7
 8003824:	bc80      	pop	{r7}
 8003826:	4770      	bx	lr
 8003828:	40010400 	.word	0x40010400

0800382c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800382c:	b480      	push	{r7}
 800382e:	b085      	sub	sp, #20
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
 8003834:	460b      	mov	r3, r1
 8003836:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	689a      	ldr	r2, [r3, #8]
 800383c:	887b      	ldrh	r3, [r7, #2]
 800383e:	4013      	ands	r3, r2
 8003840:	2b00      	cmp	r3, #0
 8003842:	d002      	beq.n	800384a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003844:	2301      	movs	r3, #1
 8003846:	73fb      	strb	r3, [r7, #15]
 8003848:	e001      	b.n	800384e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800384a:	2300      	movs	r3, #0
 800384c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800384e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003850:	4618      	mov	r0, r3
 8003852:	3714      	adds	r7, #20
 8003854:	46bd      	mov	sp, r7
 8003856:	bc80      	pop	{r7}
 8003858:	4770      	bx	lr

0800385a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800385a:	b480      	push	{r7}
 800385c:	b083      	sub	sp, #12
 800385e:	af00      	add	r7, sp, #0
 8003860:	6078      	str	r0, [r7, #4]
 8003862:	460b      	mov	r3, r1
 8003864:	807b      	strh	r3, [r7, #2]
 8003866:	4613      	mov	r3, r2
 8003868:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800386a:	787b      	ldrb	r3, [r7, #1]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d003      	beq.n	8003878 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003870:	887a      	ldrh	r2, [r7, #2]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003876:	e003      	b.n	8003880 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003878:	887b      	ldrh	r3, [r7, #2]
 800387a:	041a      	lsls	r2, r3, #16
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	611a      	str	r2, [r3, #16]
}
 8003880:	bf00      	nop
 8003882:	370c      	adds	r7, #12
 8003884:	46bd      	mov	sp, r7
 8003886:	bc80      	pop	{r7}
 8003888:	4770      	bx	lr

0800388a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800388a:	b480      	push	{r7}
 800388c:	b085      	sub	sp, #20
 800388e:	af00      	add	r7, sp, #0
 8003890:	6078      	str	r0, [r7, #4]
 8003892:	460b      	mov	r3, r1
 8003894:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	68db      	ldr	r3, [r3, #12]
 800389a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800389c:	887a      	ldrh	r2, [r7, #2]
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	4013      	ands	r3, r2
 80038a2:	041a      	lsls	r2, r3, #16
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	43d9      	mvns	r1, r3
 80038a8:	887b      	ldrh	r3, [r7, #2]
 80038aa:	400b      	ands	r3, r1
 80038ac:	431a      	orrs	r2, r3
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	611a      	str	r2, [r3, #16]
}
 80038b2:	bf00      	nop
 80038b4:	3714      	adds	r7, #20
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bc80      	pop	{r7}
 80038ba:	4770      	bx	lr

080038bc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	4603      	mov	r3, r0
 80038c4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80038c6:	4b08      	ldr	r3, [pc, #32]	; (80038e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80038c8:	695a      	ldr	r2, [r3, #20]
 80038ca:	88fb      	ldrh	r3, [r7, #6]
 80038cc:	4013      	ands	r3, r2
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d006      	beq.n	80038e0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80038d2:	4a05      	ldr	r2, [pc, #20]	; (80038e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80038d4:	88fb      	ldrh	r3, [r7, #6]
 80038d6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80038d8:	88fb      	ldrh	r3, [r7, #6]
 80038da:	4618      	mov	r0, r3
 80038dc:	f7fd fd5c 	bl	8001398 <HAL_GPIO_EXTI_Callback>
  }
}
 80038e0:	bf00      	nop
 80038e2:	3708      	adds	r7, #8
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}
 80038e8:	40010400 	.word	0x40010400

080038ec <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80038ec:	b480      	push	{r7}
 80038ee:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80038f0:	4b03      	ldr	r3, [pc, #12]	; (8003900 <HAL_PWR_EnableBkUpAccess+0x14>)
 80038f2:	2201      	movs	r2, #1
 80038f4:	601a      	str	r2, [r3, #0]
}
 80038f6:	bf00      	nop
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bc80      	pop	{r7}
 80038fc:	4770      	bx	lr
 80038fe:	bf00      	nop
 8003900:	420e0020 	.word	0x420e0020

08003904 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b086      	sub	sp, #24
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d101      	bne.n	8003916 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e272      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 0301 	and.w	r3, r3, #1
 800391e:	2b00      	cmp	r3, #0
 8003920:	f000 8087 	beq.w	8003a32 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003924:	4b92      	ldr	r3, [pc, #584]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	f003 030c 	and.w	r3, r3, #12
 800392c:	2b04      	cmp	r3, #4
 800392e:	d00c      	beq.n	800394a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003930:	4b8f      	ldr	r3, [pc, #572]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	f003 030c 	and.w	r3, r3, #12
 8003938:	2b08      	cmp	r3, #8
 800393a:	d112      	bne.n	8003962 <HAL_RCC_OscConfig+0x5e>
 800393c:	4b8c      	ldr	r3, [pc, #560]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003944:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003948:	d10b      	bne.n	8003962 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800394a:	4b89      	ldr	r3, [pc, #548]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d06c      	beq.n	8003a30 <HAL_RCC_OscConfig+0x12c>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d168      	bne.n	8003a30 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e24c      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800396a:	d106      	bne.n	800397a <HAL_RCC_OscConfig+0x76>
 800396c:	4b80      	ldr	r3, [pc, #512]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a7f      	ldr	r2, [pc, #508]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003972:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003976:	6013      	str	r3, [r2, #0]
 8003978:	e02e      	b.n	80039d8 <HAL_RCC_OscConfig+0xd4>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d10c      	bne.n	800399c <HAL_RCC_OscConfig+0x98>
 8003982:	4b7b      	ldr	r3, [pc, #492]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a7a      	ldr	r2, [pc, #488]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003988:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800398c:	6013      	str	r3, [r2, #0]
 800398e:	4b78      	ldr	r3, [pc, #480]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a77      	ldr	r2, [pc, #476]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003994:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003998:	6013      	str	r3, [r2, #0]
 800399a:	e01d      	b.n	80039d8 <HAL_RCC_OscConfig+0xd4>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80039a4:	d10c      	bne.n	80039c0 <HAL_RCC_OscConfig+0xbc>
 80039a6:	4b72      	ldr	r3, [pc, #456]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a71      	ldr	r2, [pc, #452]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 80039ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80039b0:	6013      	str	r3, [r2, #0]
 80039b2:	4b6f      	ldr	r3, [pc, #444]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a6e      	ldr	r2, [pc, #440]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 80039b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039bc:	6013      	str	r3, [r2, #0]
 80039be:	e00b      	b.n	80039d8 <HAL_RCC_OscConfig+0xd4>
 80039c0:	4b6b      	ldr	r3, [pc, #428]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a6a      	ldr	r2, [pc, #424]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 80039c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039ca:	6013      	str	r3, [r2, #0]
 80039cc:	4b68      	ldr	r3, [pc, #416]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a67      	ldr	r2, [pc, #412]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 80039d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039d6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d013      	beq.n	8003a08 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039e0:	f7fe fd14 	bl	800240c <HAL_GetTick>
 80039e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039e6:	e008      	b.n	80039fa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039e8:	f7fe fd10 	bl	800240c <HAL_GetTick>
 80039ec:	4602      	mov	r2, r0
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	2b64      	cmp	r3, #100	; 0x64
 80039f4:	d901      	bls.n	80039fa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80039f6:	2303      	movs	r3, #3
 80039f8:	e200      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039fa:	4b5d      	ldr	r3, [pc, #372]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d0f0      	beq.n	80039e8 <HAL_RCC_OscConfig+0xe4>
 8003a06:	e014      	b.n	8003a32 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a08:	f7fe fd00 	bl	800240c <HAL_GetTick>
 8003a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a0e:	e008      	b.n	8003a22 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a10:	f7fe fcfc 	bl	800240c <HAL_GetTick>
 8003a14:	4602      	mov	r2, r0
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	1ad3      	subs	r3, r2, r3
 8003a1a:	2b64      	cmp	r3, #100	; 0x64
 8003a1c:	d901      	bls.n	8003a22 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003a1e:	2303      	movs	r3, #3
 8003a20:	e1ec      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a22:	4b53      	ldr	r3, [pc, #332]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d1f0      	bne.n	8003a10 <HAL_RCC_OscConfig+0x10c>
 8003a2e:	e000      	b.n	8003a32 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0302 	and.w	r3, r3, #2
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d063      	beq.n	8003b06 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003a3e:	4b4c      	ldr	r3, [pc, #304]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	f003 030c 	and.w	r3, r3, #12
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d00b      	beq.n	8003a62 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003a4a:	4b49      	ldr	r3, [pc, #292]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	f003 030c 	and.w	r3, r3, #12
 8003a52:	2b08      	cmp	r3, #8
 8003a54:	d11c      	bne.n	8003a90 <HAL_RCC_OscConfig+0x18c>
 8003a56:	4b46      	ldr	r3, [pc, #280]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d116      	bne.n	8003a90 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a62:	4b43      	ldr	r3, [pc, #268]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0302 	and.w	r3, r3, #2
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d005      	beq.n	8003a7a <HAL_RCC_OscConfig+0x176>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	691b      	ldr	r3, [r3, #16]
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d001      	beq.n	8003a7a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e1c0      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a7a:	4b3d      	ldr	r3, [pc, #244]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	695b      	ldr	r3, [r3, #20]
 8003a86:	00db      	lsls	r3, r3, #3
 8003a88:	4939      	ldr	r1, [pc, #228]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a8e:	e03a      	b.n	8003b06 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	691b      	ldr	r3, [r3, #16]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d020      	beq.n	8003ada <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a98:	4b36      	ldr	r3, [pc, #216]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a9e:	f7fe fcb5 	bl	800240c <HAL_GetTick>
 8003aa2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003aa4:	e008      	b.n	8003ab8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003aa6:	f7fe fcb1 	bl	800240c <HAL_GetTick>
 8003aaa:	4602      	mov	r2, r0
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	1ad3      	subs	r3, r2, r3
 8003ab0:	2b02      	cmp	r3, #2
 8003ab2:	d901      	bls.n	8003ab8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003ab4:	2303      	movs	r3, #3
 8003ab6:	e1a1      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ab8:	4b2d      	ldr	r3, [pc, #180]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	f003 0302 	and.w	r3, r3, #2
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d0f0      	beq.n	8003aa6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ac4:	4b2a      	ldr	r3, [pc, #168]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	695b      	ldr	r3, [r3, #20]
 8003ad0:	00db      	lsls	r3, r3, #3
 8003ad2:	4927      	ldr	r1, [pc, #156]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	600b      	str	r3, [r1, #0]
 8003ad8:	e015      	b.n	8003b06 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ada:	4b26      	ldr	r3, [pc, #152]	; (8003b74 <HAL_RCC_OscConfig+0x270>)
 8003adc:	2200      	movs	r2, #0
 8003ade:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ae0:	f7fe fc94 	bl	800240c <HAL_GetTick>
 8003ae4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ae6:	e008      	b.n	8003afa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ae8:	f7fe fc90 	bl	800240c <HAL_GetTick>
 8003aec:	4602      	mov	r2, r0
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	1ad3      	subs	r3, r2, r3
 8003af2:	2b02      	cmp	r3, #2
 8003af4:	d901      	bls.n	8003afa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003af6:	2303      	movs	r3, #3
 8003af8:	e180      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003afa:	4b1d      	ldr	r3, [pc, #116]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f003 0302 	and.w	r3, r3, #2
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d1f0      	bne.n	8003ae8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 0308 	and.w	r3, r3, #8
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d03a      	beq.n	8003b88 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	699b      	ldr	r3, [r3, #24]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d019      	beq.n	8003b4e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b1a:	4b17      	ldr	r3, [pc, #92]	; (8003b78 <HAL_RCC_OscConfig+0x274>)
 8003b1c:	2201      	movs	r2, #1
 8003b1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b20:	f7fe fc74 	bl	800240c <HAL_GetTick>
 8003b24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b26:	e008      	b.n	8003b3a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b28:	f7fe fc70 	bl	800240c <HAL_GetTick>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	1ad3      	subs	r3, r2, r3
 8003b32:	2b02      	cmp	r3, #2
 8003b34:	d901      	bls.n	8003b3a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003b36:	2303      	movs	r3, #3
 8003b38:	e160      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b3a:	4b0d      	ldr	r3, [pc, #52]	; (8003b70 <HAL_RCC_OscConfig+0x26c>)
 8003b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b3e:	f003 0302 	and.w	r3, r3, #2
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d0f0      	beq.n	8003b28 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003b46:	2001      	movs	r0, #1
 8003b48:	f000 faf2 	bl	8004130 <RCC_Delay>
 8003b4c:	e01c      	b.n	8003b88 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b4e:	4b0a      	ldr	r3, [pc, #40]	; (8003b78 <HAL_RCC_OscConfig+0x274>)
 8003b50:	2200      	movs	r2, #0
 8003b52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b54:	f7fe fc5a 	bl	800240c <HAL_GetTick>
 8003b58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b5a:	e00f      	b.n	8003b7c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b5c:	f7fe fc56 	bl	800240c <HAL_GetTick>
 8003b60:	4602      	mov	r2, r0
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	2b02      	cmp	r3, #2
 8003b68:	d908      	bls.n	8003b7c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003b6a:	2303      	movs	r3, #3
 8003b6c:	e146      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
 8003b6e:	bf00      	nop
 8003b70:	40021000 	.word	0x40021000
 8003b74:	42420000 	.word	0x42420000
 8003b78:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b7c:	4b92      	ldr	r3, [pc, #584]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003b7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b80:	f003 0302 	and.w	r3, r3, #2
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d1e9      	bne.n	8003b5c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 0304 	and.w	r3, r3, #4
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	f000 80a6 	beq.w	8003ce2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b96:	2300      	movs	r3, #0
 8003b98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b9a:	4b8b      	ldr	r3, [pc, #556]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003b9c:	69db      	ldr	r3, [r3, #28]
 8003b9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d10d      	bne.n	8003bc2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ba6:	4b88      	ldr	r3, [pc, #544]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003ba8:	69db      	ldr	r3, [r3, #28]
 8003baa:	4a87      	ldr	r2, [pc, #540]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003bac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bb0:	61d3      	str	r3, [r2, #28]
 8003bb2:	4b85      	ldr	r3, [pc, #532]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003bb4:	69db      	ldr	r3, [r3, #28]
 8003bb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bba:	60bb      	str	r3, [r7, #8]
 8003bbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bc2:	4b82      	ldr	r3, [pc, #520]	; (8003dcc <HAL_RCC_OscConfig+0x4c8>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d118      	bne.n	8003c00 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003bce:	4b7f      	ldr	r3, [pc, #508]	; (8003dcc <HAL_RCC_OscConfig+0x4c8>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a7e      	ldr	r2, [pc, #504]	; (8003dcc <HAL_RCC_OscConfig+0x4c8>)
 8003bd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bda:	f7fe fc17 	bl	800240c <HAL_GetTick>
 8003bde:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003be0:	e008      	b.n	8003bf4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003be2:	f7fe fc13 	bl	800240c <HAL_GetTick>
 8003be6:	4602      	mov	r2, r0
 8003be8:	693b      	ldr	r3, [r7, #16]
 8003bea:	1ad3      	subs	r3, r2, r3
 8003bec:	2b64      	cmp	r3, #100	; 0x64
 8003bee:	d901      	bls.n	8003bf4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003bf0:	2303      	movs	r3, #3
 8003bf2:	e103      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bf4:	4b75      	ldr	r3, [pc, #468]	; (8003dcc <HAL_RCC_OscConfig+0x4c8>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d0f0      	beq.n	8003be2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	68db      	ldr	r3, [r3, #12]
 8003c04:	2b01      	cmp	r3, #1
 8003c06:	d106      	bne.n	8003c16 <HAL_RCC_OscConfig+0x312>
 8003c08:	4b6f      	ldr	r3, [pc, #444]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c0a:	6a1b      	ldr	r3, [r3, #32]
 8003c0c:	4a6e      	ldr	r2, [pc, #440]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c0e:	f043 0301 	orr.w	r3, r3, #1
 8003c12:	6213      	str	r3, [r2, #32]
 8003c14:	e02d      	b.n	8003c72 <HAL_RCC_OscConfig+0x36e>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	68db      	ldr	r3, [r3, #12]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d10c      	bne.n	8003c38 <HAL_RCC_OscConfig+0x334>
 8003c1e:	4b6a      	ldr	r3, [pc, #424]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c20:	6a1b      	ldr	r3, [r3, #32]
 8003c22:	4a69      	ldr	r2, [pc, #420]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c24:	f023 0301 	bic.w	r3, r3, #1
 8003c28:	6213      	str	r3, [r2, #32]
 8003c2a:	4b67      	ldr	r3, [pc, #412]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c2c:	6a1b      	ldr	r3, [r3, #32]
 8003c2e:	4a66      	ldr	r2, [pc, #408]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c30:	f023 0304 	bic.w	r3, r3, #4
 8003c34:	6213      	str	r3, [r2, #32]
 8003c36:	e01c      	b.n	8003c72 <HAL_RCC_OscConfig+0x36e>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	2b05      	cmp	r3, #5
 8003c3e:	d10c      	bne.n	8003c5a <HAL_RCC_OscConfig+0x356>
 8003c40:	4b61      	ldr	r3, [pc, #388]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c42:	6a1b      	ldr	r3, [r3, #32]
 8003c44:	4a60      	ldr	r2, [pc, #384]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c46:	f043 0304 	orr.w	r3, r3, #4
 8003c4a:	6213      	str	r3, [r2, #32]
 8003c4c:	4b5e      	ldr	r3, [pc, #376]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c4e:	6a1b      	ldr	r3, [r3, #32]
 8003c50:	4a5d      	ldr	r2, [pc, #372]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c52:	f043 0301 	orr.w	r3, r3, #1
 8003c56:	6213      	str	r3, [r2, #32]
 8003c58:	e00b      	b.n	8003c72 <HAL_RCC_OscConfig+0x36e>
 8003c5a:	4b5b      	ldr	r3, [pc, #364]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c5c:	6a1b      	ldr	r3, [r3, #32]
 8003c5e:	4a5a      	ldr	r2, [pc, #360]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c60:	f023 0301 	bic.w	r3, r3, #1
 8003c64:	6213      	str	r3, [r2, #32]
 8003c66:	4b58      	ldr	r3, [pc, #352]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c68:	6a1b      	ldr	r3, [r3, #32]
 8003c6a:	4a57      	ldr	r2, [pc, #348]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c6c:	f023 0304 	bic.w	r3, r3, #4
 8003c70:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	68db      	ldr	r3, [r3, #12]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d015      	beq.n	8003ca6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c7a:	f7fe fbc7 	bl	800240c <HAL_GetTick>
 8003c7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c80:	e00a      	b.n	8003c98 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c82:	f7fe fbc3 	bl	800240c <HAL_GetTick>
 8003c86:	4602      	mov	r2, r0
 8003c88:	693b      	ldr	r3, [r7, #16]
 8003c8a:	1ad3      	subs	r3, r2, r3
 8003c8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d901      	bls.n	8003c98 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003c94:	2303      	movs	r3, #3
 8003c96:	e0b1      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c98:	4b4b      	ldr	r3, [pc, #300]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003c9a:	6a1b      	ldr	r3, [r3, #32]
 8003c9c:	f003 0302 	and.w	r3, r3, #2
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d0ee      	beq.n	8003c82 <HAL_RCC_OscConfig+0x37e>
 8003ca4:	e014      	b.n	8003cd0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ca6:	f7fe fbb1 	bl	800240c <HAL_GetTick>
 8003caa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cac:	e00a      	b.n	8003cc4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cae:	f7fe fbad 	bl	800240c <HAL_GetTick>
 8003cb2:	4602      	mov	r2, r0
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	1ad3      	subs	r3, r2, r3
 8003cb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d901      	bls.n	8003cc4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003cc0:	2303      	movs	r3, #3
 8003cc2:	e09b      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cc4:	4b40      	ldr	r3, [pc, #256]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003cc6:	6a1b      	ldr	r3, [r3, #32]
 8003cc8:	f003 0302 	and.w	r3, r3, #2
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d1ee      	bne.n	8003cae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003cd0:	7dfb      	ldrb	r3, [r7, #23]
 8003cd2:	2b01      	cmp	r3, #1
 8003cd4:	d105      	bne.n	8003ce2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cd6:	4b3c      	ldr	r3, [pc, #240]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003cd8:	69db      	ldr	r3, [r3, #28]
 8003cda:	4a3b      	ldr	r2, [pc, #236]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003cdc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003ce0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	69db      	ldr	r3, [r3, #28]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	f000 8087 	beq.w	8003dfa <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003cec:	4b36      	ldr	r3, [pc, #216]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	f003 030c 	and.w	r3, r3, #12
 8003cf4:	2b08      	cmp	r3, #8
 8003cf6:	d061      	beq.n	8003dbc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	69db      	ldr	r3, [r3, #28]
 8003cfc:	2b02      	cmp	r3, #2
 8003cfe:	d146      	bne.n	8003d8e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d00:	4b33      	ldr	r3, [pc, #204]	; (8003dd0 <HAL_RCC_OscConfig+0x4cc>)
 8003d02:	2200      	movs	r2, #0
 8003d04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d06:	f7fe fb81 	bl	800240c <HAL_GetTick>
 8003d0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d0c:	e008      	b.n	8003d20 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d0e:	f7fe fb7d 	bl	800240c <HAL_GetTick>
 8003d12:	4602      	mov	r2, r0
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	1ad3      	subs	r3, r2, r3
 8003d18:	2b02      	cmp	r3, #2
 8003d1a:	d901      	bls.n	8003d20 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003d1c:	2303      	movs	r3, #3
 8003d1e:	e06d      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d20:	4b29      	ldr	r3, [pc, #164]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d1f0      	bne.n	8003d0e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6a1b      	ldr	r3, [r3, #32]
 8003d30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d34:	d108      	bne.n	8003d48 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003d36:	4b24      	ldr	r3, [pc, #144]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	4921      	ldr	r1, [pc, #132]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003d44:	4313      	orrs	r3, r2
 8003d46:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d48:	4b1f      	ldr	r3, [pc, #124]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6a19      	ldr	r1, [r3, #32]
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d58:	430b      	orrs	r3, r1
 8003d5a:	491b      	ldr	r1, [pc, #108]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d60:	4b1b      	ldr	r3, [pc, #108]	; (8003dd0 <HAL_RCC_OscConfig+0x4cc>)
 8003d62:	2201      	movs	r2, #1
 8003d64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d66:	f7fe fb51 	bl	800240c <HAL_GetTick>
 8003d6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d6c:	e008      	b.n	8003d80 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d6e:	f7fe fb4d 	bl	800240c <HAL_GetTick>
 8003d72:	4602      	mov	r2, r0
 8003d74:	693b      	ldr	r3, [r7, #16]
 8003d76:	1ad3      	subs	r3, r2, r3
 8003d78:	2b02      	cmp	r3, #2
 8003d7a:	d901      	bls.n	8003d80 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003d7c:	2303      	movs	r3, #3
 8003d7e:	e03d      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d80:	4b11      	ldr	r3, [pc, #68]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d0f0      	beq.n	8003d6e <HAL_RCC_OscConfig+0x46a>
 8003d8c:	e035      	b.n	8003dfa <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d8e:	4b10      	ldr	r3, [pc, #64]	; (8003dd0 <HAL_RCC_OscConfig+0x4cc>)
 8003d90:	2200      	movs	r2, #0
 8003d92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d94:	f7fe fb3a 	bl	800240c <HAL_GetTick>
 8003d98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d9a:	e008      	b.n	8003dae <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d9c:	f7fe fb36 	bl	800240c <HAL_GetTick>
 8003da0:	4602      	mov	r2, r0
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	1ad3      	subs	r3, r2, r3
 8003da6:	2b02      	cmp	r3, #2
 8003da8:	d901      	bls.n	8003dae <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003daa:	2303      	movs	r3, #3
 8003dac:	e026      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003dae:	4b06      	ldr	r3, [pc, #24]	; (8003dc8 <HAL_RCC_OscConfig+0x4c4>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d1f0      	bne.n	8003d9c <HAL_RCC_OscConfig+0x498>
 8003dba:	e01e      	b.n	8003dfa <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	69db      	ldr	r3, [r3, #28]
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d107      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	e019      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
 8003dc8:	40021000 	.word	0x40021000
 8003dcc:	40007000 	.word	0x40007000
 8003dd0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003dd4:	4b0b      	ldr	r3, [pc, #44]	; (8003e04 <HAL_RCC_OscConfig+0x500>)
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6a1b      	ldr	r3, [r3, #32]
 8003de4:	429a      	cmp	r2, r3
 8003de6:	d106      	bne.n	8003df6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003df2:	429a      	cmp	r2, r3
 8003df4:	d001      	beq.n	8003dfa <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003df6:	2301      	movs	r3, #1
 8003df8:	e000      	b.n	8003dfc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003dfa:	2300      	movs	r3, #0
}
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	3718      	adds	r7, #24
 8003e00:	46bd      	mov	sp, r7
 8003e02:	bd80      	pop	{r7, pc}
 8003e04:	40021000 	.word	0x40021000

08003e08 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e08:	b580      	push	{r7, lr}
 8003e0a:	b084      	sub	sp, #16
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
 8003e10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d101      	bne.n	8003e1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e0d0      	b.n	8003fbe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e1c:	4b6a      	ldr	r3, [pc, #424]	; (8003fc8 <HAL_RCC_ClockConfig+0x1c0>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f003 0307 	and.w	r3, r3, #7
 8003e24:	683a      	ldr	r2, [r7, #0]
 8003e26:	429a      	cmp	r2, r3
 8003e28:	d910      	bls.n	8003e4c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e2a:	4b67      	ldr	r3, [pc, #412]	; (8003fc8 <HAL_RCC_ClockConfig+0x1c0>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f023 0207 	bic.w	r2, r3, #7
 8003e32:	4965      	ldr	r1, [pc, #404]	; (8003fc8 <HAL_RCC_ClockConfig+0x1c0>)
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	4313      	orrs	r3, r2
 8003e38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e3a:	4b63      	ldr	r3, [pc, #396]	; (8003fc8 <HAL_RCC_ClockConfig+0x1c0>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 0307 	and.w	r3, r3, #7
 8003e42:	683a      	ldr	r2, [r7, #0]
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d001      	beq.n	8003e4c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e0b8      	b.n	8003fbe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f003 0302 	and.w	r3, r3, #2
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d020      	beq.n	8003e9a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f003 0304 	and.w	r3, r3, #4
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d005      	beq.n	8003e70 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e64:	4b59      	ldr	r3, [pc, #356]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	4a58      	ldr	r2, [pc, #352]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003e6a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003e6e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f003 0308 	and.w	r3, r3, #8
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d005      	beq.n	8003e88 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e7c:	4b53      	ldr	r3, [pc, #332]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	4a52      	ldr	r2, [pc, #328]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003e82:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003e86:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e88:	4b50      	ldr	r3, [pc, #320]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	689b      	ldr	r3, [r3, #8]
 8003e94:	494d      	ldr	r1, [pc, #308]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003e96:	4313      	orrs	r3, r2
 8003e98:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f003 0301 	and.w	r3, r3, #1
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d040      	beq.n	8003f28 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d107      	bne.n	8003ebe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003eae:	4b47      	ldr	r3, [pc, #284]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d115      	bne.n	8003ee6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	e07f      	b.n	8003fbe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	2b02      	cmp	r3, #2
 8003ec4:	d107      	bne.n	8003ed6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ec6:	4b41      	ldr	r3, [pc, #260]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d109      	bne.n	8003ee6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e073      	b.n	8003fbe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ed6:	4b3d      	ldr	r3, [pc, #244]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f003 0302 	and.w	r3, r3, #2
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d101      	bne.n	8003ee6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e06b      	b.n	8003fbe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ee6:	4b39      	ldr	r3, [pc, #228]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	f023 0203 	bic.w	r2, r3, #3
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	4936      	ldr	r1, [pc, #216]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ef8:	f7fe fa88 	bl	800240c <HAL_GetTick>
 8003efc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003efe:	e00a      	b.n	8003f16 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f00:	f7fe fa84 	bl	800240c <HAL_GetTick>
 8003f04:	4602      	mov	r2, r0
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	1ad3      	subs	r3, r2, r3
 8003f0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d901      	bls.n	8003f16 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f12:	2303      	movs	r3, #3
 8003f14:	e053      	b.n	8003fbe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f16:	4b2d      	ldr	r3, [pc, #180]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	f003 020c 	and.w	r2, r3, #12
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	009b      	lsls	r3, r3, #2
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d1eb      	bne.n	8003f00 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f28:	4b27      	ldr	r3, [pc, #156]	; (8003fc8 <HAL_RCC_ClockConfig+0x1c0>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f003 0307 	and.w	r3, r3, #7
 8003f30:	683a      	ldr	r2, [r7, #0]
 8003f32:	429a      	cmp	r2, r3
 8003f34:	d210      	bcs.n	8003f58 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f36:	4b24      	ldr	r3, [pc, #144]	; (8003fc8 <HAL_RCC_ClockConfig+0x1c0>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f023 0207 	bic.w	r2, r3, #7
 8003f3e:	4922      	ldr	r1, [pc, #136]	; (8003fc8 <HAL_RCC_ClockConfig+0x1c0>)
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	4313      	orrs	r3, r2
 8003f44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f46:	4b20      	ldr	r3, [pc, #128]	; (8003fc8 <HAL_RCC_ClockConfig+0x1c0>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 0307 	and.w	r3, r3, #7
 8003f4e:	683a      	ldr	r2, [r7, #0]
 8003f50:	429a      	cmp	r2, r3
 8003f52:	d001      	beq.n	8003f58 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	e032      	b.n	8003fbe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f003 0304 	and.w	r3, r3, #4
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d008      	beq.n	8003f76 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f64:	4b19      	ldr	r3, [pc, #100]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	68db      	ldr	r3, [r3, #12]
 8003f70:	4916      	ldr	r1, [pc, #88]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003f72:	4313      	orrs	r3, r2
 8003f74:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f003 0308 	and.w	r3, r3, #8
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d009      	beq.n	8003f96 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003f82:	4b12      	ldr	r3, [pc, #72]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	691b      	ldr	r3, [r3, #16]
 8003f8e:	00db      	lsls	r3, r3, #3
 8003f90:	490e      	ldr	r1, [pc, #56]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003f92:	4313      	orrs	r3, r2
 8003f94:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f96:	f000 f859 	bl	800404c <HAL_RCC_GetSysClockFreq>
 8003f9a:	4602      	mov	r2, r0
 8003f9c:	4b0b      	ldr	r3, [pc, #44]	; (8003fcc <HAL_RCC_ClockConfig+0x1c4>)
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	091b      	lsrs	r3, r3, #4
 8003fa2:	f003 030f 	and.w	r3, r3, #15
 8003fa6:	490a      	ldr	r1, [pc, #40]	; (8003fd0 <HAL_RCC_ClockConfig+0x1c8>)
 8003fa8:	5ccb      	ldrb	r3, [r1, r3]
 8003faa:	fa22 f303 	lsr.w	r3, r2, r3
 8003fae:	4a09      	ldr	r2, [pc, #36]	; (8003fd4 <HAL_RCC_ClockConfig+0x1cc>)
 8003fb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003fb2:	4b09      	ldr	r3, [pc, #36]	; (8003fd8 <HAL_RCC_ClockConfig+0x1d0>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f7fe f9e6 	bl	8002388 <HAL_InitTick>

  return HAL_OK;
 8003fbc:	2300      	movs	r3, #0
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	3710      	adds	r7, #16
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bd80      	pop	{r7, pc}
 8003fc6:	bf00      	nop
 8003fc8:	40022000 	.word	0x40022000
 8003fcc:	40021000 	.word	0x40021000
 8003fd0:	08005fc8 	.word	0x08005fc8
 8003fd4:	20000018 	.word	0x20000018
 8003fd8:	2000001c 	.word	0x2000001c

08003fdc <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b08a      	sub	sp, #40	; 0x28
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	60f8      	str	r0, [r7, #12]
 8003fe4:	60b9      	str	r1, [r7, #8]
 8003fe6:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef gpio = {0U};
 8003fe8:	f107 0318 	add.w	r3, r7, #24
 8003fec:	2200      	movs	r2, #0
 8003fee:	601a      	str	r2, [r3, #0]
 8003ff0:	605a      	str	r2, [r3, #4]
 8003ff2:	609a      	str	r2, [r3, #8]
 8003ff4:	60da      	str	r2, [r3, #12]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(RCC_MCOx);
  UNUSED(RCC_MCODiv);

  /* Configure the MCO1 pin in alternate function mode */
  gpio.Mode      = GPIO_MODE_AF_PP;
 8003ff6:	2302      	movs	r3, #2
 8003ff8:	61fb      	str	r3, [r7, #28]
  gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 8003ffa:	2303      	movs	r3, #3
 8003ffc:	627b      	str	r3, [r7, #36]	; 0x24
  gpio.Pull      = GPIO_NOPULL;
 8003ffe:	2300      	movs	r3, #0
 8004000:	623b      	str	r3, [r7, #32]
  gpio.Pin       = MCO1_PIN;
 8004002:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004006:	61bb      	str	r3, [r7, #24]

  /* MCO1 Clock Enable */
  MCO1_CLK_ENABLE();
 8004008:	4b0e      	ldr	r3, [pc, #56]	; (8004044 <HAL_RCC_MCOConfig+0x68>)
 800400a:	699b      	ldr	r3, [r3, #24]
 800400c:	4a0d      	ldr	r2, [pc, #52]	; (8004044 <HAL_RCC_MCOConfig+0x68>)
 800400e:	f043 0304 	orr.w	r3, r3, #4
 8004012:	6193      	str	r3, [r2, #24]
 8004014:	4b0b      	ldr	r3, [pc, #44]	; (8004044 <HAL_RCC_MCOConfig+0x68>)
 8004016:	699b      	ldr	r3, [r3, #24]
 8004018:	f003 0304 	and.w	r3, r3, #4
 800401c:	617b      	str	r3, [r7, #20]
 800401e:	697b      	ldr	r3, [r7, #20]

  HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 8004020:	f107 0318 	add.w	r3, r7, #24
 8004024:	4619      	mov	r1, r3
 8004026:	4808      	ldr	r0, [pc, #32]	; (8004048 <HAL_RCC_MCOConfig+0x6c>)
 8004028:	f7ff fa7c 	bl	8003524 <HAL_GPIO_Init>

  /* Configure the MCO clock source */
  __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 800402c:	4b05      	ldr	r3, [pc, #20]	; (8004044 <HAL_RCC_MCOConfig+0x68>)
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8004034:	4903      	ldr	r1, [pc, #12]	; (8004044 <HAL_RCC_MCOConfig+0x68>)
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	4313      	orrs	r3, r2
 800403a:	604b      	str	r3, [r1, #4]
}
 800403c:	bf00      	nop
 800403e:	3728      	adds	r7, #40	; 0x28
 8004040:	46bd      	mov	sp, r7
 8004042:	bd80      	pop	{r7, pc}
 8004044:	40021000 	.word	0x40021000
 8004048:	40010800 	.word	0x40010800

0800404c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800404c:	b480      	push	{r7}
 800404e:	b087      	sub	sp, #28
 8004050:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004052:	2300      	movs	r3, #0
 8004054:	60fb      	str	r3, [r7, #12]
 8004056:	2300      	movs	r3, #0
 8004058:	60bb      	str	r3, [r7, #8]
 800405a:	2300      	movs	r3, #0
 800405c:	617b      	str	r3, [r7, #20]
 800405e:	2300      	movs	r3, #0
 8004060:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004062:	2300      	movs	r3, #0
 8004064:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004066:	4b1e      	ldr	r3, [pc, #120]	; (80040e0 <HAL_RCC_GetSysClockFreq+0x94>)
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	f003 030c 	and.w	r3, r3, #12
 8004072:	2b04      	cmp	r3, #4
 8004074:	d002      	beq.n	800407c <HAL_RCC_GetSysClockFreq+0x30>
 8004076:	2b08      	cmp	r3, #8
 8004078:	d003      	beq.n	8004082 <HAL_RCC_GetSysClockFreq+0x36>
 800407a:	e027      	b.n	80040cc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800407c:	4b19      	ldr	r3, [pc, #100]	; (80040e4 <HAL_RCC_GetSysClockFreq+0x98>)
 800407e:	613b      	str	r3, [r7, #16]
      break;
 8004080:	e027      	b.n	80040d2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	0c9b      	lsrs	r3, r3, #18
 8004086:	f003 030f 	and.w	r3, r3, #15
 800408a:	4a17      	ldr	r2, [pc, #92]	; (80040e8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800408c:	5cd3      	ldrb	r3, [r2, r3]
 800408e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004096:	2b00      	cmp	r3, #0
 8004098:	d010      	beq.n	80040bc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800409a:	4b11      	ldr	r3, [pc, #68]	; (80040e0 <HAL_RCC_GetSysClockFreq+0x94>)
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	0c5b      	lsrs	r3, r3, #17
 80040a0:	f003 0301 	and.w	r3, r3, #1
 80040a4:	4a11      	ldr	r2, [pc, #68]	; (80040ec <HAL_RCC_GetSysClockFreq+0xa0>)
 80040a6:	5cd3      	ldrb	r3, [r2, r3]
 80040a8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	4a0d      	ldr	r2, [pc, #52]	; (80040e4 <HAL_RCC_GetSysClockFreq+0x98>)
 80040ae:	fb03 f202 	mul.w	r2, r3, r2
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80040b8:	617b      	str	r3, [r7, #20]
 80040ba:	e004      	b.n	80040c6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	4a0c      	ldr	r2, [pc, #48]	; (80040f0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80040c0:	fb02 f303 	mul.w	r3, r2, r3
 80040c4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80040c6:	697b      	ldr	r3, [r7, #20]
 80040c8:	613b      	str	r3, [r7, #16]
      break;
 80040ca:	e002      	b.n	80040d2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80040cc:	4b05      	ldr	r3, [pc, #20]	; (80040e4 <HAL_RCC_GetSysClockFreq+0x98>)
 80040ce:	613b      	str	r3, [r7, #16]
      break;
 80040d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80040d2:	693b      	ldr	r3, [r7, #16]
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	371c      	adds	r7, #28
 80040d8:	46bd      	mov	sp, r7
 80040da:	bc80      	pop	{r7}
 80040dc:	4770      	bx	lr
 80040de:	bf00      	nop
 80040e0:	40021000 	.word	0x40021000
 80040e4:	007a1200 	.word	0x007a1200
 80040e8:	08005fe4 	.word	0x08005fe4
 80040ec:	08005ff4 	.word	0x08005ff4
 80040f0:	003d0900 	.word	0x003d0900

080040f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040f4:	b480      	push	{r7}
 80040f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80040f8:	4b02      	ldr	r3, [pc, #8]	; (8004104 <HAL_RCC_GetHCLKFreq+0x10>)
 80040fa:	681b      	ldr	r3, [r3, #0]
}
 80040fc:	4618      	mov	r0, r3
 80040fe:	46bd      	mov	sp, r7
 8004100:	bc80      	pop	{r7}
 8004102:	4770      	bx	lr
 8004104:	20000018 	.word	0x20000018

08004108 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800410c:	f7ff fff2 	bl	80040f4 <HAL_RCC_GetHCLKFreq>
 8004110:	4602      	mov	r2, r0
 8004112:	4b05      	ldr	r3, [pc, #20]	; (8004128 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	0adb      	lsrs	r3, r3, #11
 8004118:	f003 0307 	and.w	r3, r3, #7
 800411c:	4903      	ldr	r1, [pc, #12]	; (800412c <HAL_RCC_GetPCLK2Freq+0x24>)
 800411e:	5ccb      	ldrb	r3, [r1, r3]
 8004120:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004124:	4618      	mov	r0, r3
 8004126:	bd80      	pop	{r7, pc}
 8004128:	40021000 	.word	0x40021000
 800412c:	08005fd8 	.word	0x08005fd8

08004130 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004130:	b480      	push	{r7}
 8004132:	b085      	sub	sp, #20
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004138:	4b0a      	ldr	r3, [pc, #40]	; (8004164 <RCC_Delay+0x34>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	4a0a      	ldr	r2, [pc, #40]	; (8004168 <RCC_Delay+0x38>)
 800413e:	fba2 2303 	umull	r2, r3, r2, r3
 8004142:	0a5b      	lsrs	r3, r3, #9
 8004144:	687a      	ldr	r2, [r7, #4]
 8004146:	fb02 f303 	mul.w	r3, r2, r3
 800414a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800414c:	bf00      	nop
  }
  while (Delay --);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	1e5a      	subs	r2, r3, #1
 8004152:	60fa      	str	r2, [r7, #12]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d1f9      	bne.n	800414c <RCC_Delay+0x1c>
}
 8004158:	bf00      	nop
 800415a:	bf00      	nop
 800415c:	3714      	adds	r7, #20
 800415e:	46bd      	mov	sp, r7
 8004160:	bc80      	pop	{r7}
 8004162:	4770      	bx	lr
 8004164:	20000018 	.word	0x20000018
 8004168:	10624dd3 	.word	0x10624dd3

0800416c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b086      	sub	sp, #24
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004174:	2300      	movs	r3, #0
 8004176:	613b      	str	r3, [r7, #16]
 8004178:	2300      	movs	r3, #0
 800417a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f003 0301 	and.w	r3, r3, #1
 8004184:	2b00      	cmp	r3, #0
 8004186:	d07d      	beq.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004188:	2300      	movs	r3, #0
 800418a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800418c:	4b4f      	ldr	r3, [pc, #316]	; (80042cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800418e:	69db      	ldr	r3, [r3, #28]
 8004190:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004194:	2b00      	cmp	r3, #0
 8004196:	d10d      	bne.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004198:	4b4c      	ldr	r3, [pc, #304]	; (80042cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800419a:	69db      	ldr	r3, [r3, #28]
 800419c:	4a4b      	ldr	r2, [pc, #300]	; (80042cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800419e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041a2:	61d3      	str	r3, [r2, #28]
 80041a4:	4b49      	ldr	r3, [pc, #292]	; (80042cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041a6:	69db      	ldr	r3, [r3, #28]
 80041a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041ac:	60bb      	str	r3, [r7, #8]
 80041ae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041b0:	2301      	movs	r3, #1
 80041b2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041b4:	4b46      	ldr	r3, [pc, #280]	; (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d118      	bne.n	80041f2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041c0:	4b43      	ldr	r3, [pc, #268]	; (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a42      	ldr	r2, [pc, #264]	; (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80041c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041ca:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041cc:	f7fe f91e 	bl	800240c <HAL_GetTick>
 80041d0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041d2:	e008      	b.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041d4:	f7fe f91a 	bl	800240c <HAL_GetTick>
 80041d8:	4602      	mov	r2, r0
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	1ad3      	subs	r3, r2, r3
 80041de:	2b64      	cmp	r3, #100	; 0x64
 80041e0:	d901      	bls.n	80041e6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80041e2:	2303      	movs	r3, #3
 80041e4:	e06d      	b.n	80042c2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041e6:	4b3a      	ldr	r3, [pc, #232]	; (80042d0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d0f0      	beq.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80041f2:	4b36      	ldr	r3, [pc, #216]	; (80042cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80041f4:	6a1b      	ldr	r3, [r3, #32]
 80041f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041fa:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d02e      	beq.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800420a:	68fa      	ldr	r2, [r7, #12]
 800420c:	429a      	cmp	r2, r3
 800420e:	d027      	beq.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004210:	4b2e      	ldr	r3, [pc, #184]	; (80042cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004212:	6a1b      	ldr	r3, [r3, #32]
 8004214:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004218:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800421a:	4b2e      	ldr	r3, [pc, #184]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800421c:	2201      	movs	r2, #1
 800421e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004220:	4b2c      	ldr	r3, [pc, #176]	; (80042d4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004222:	2200      	movs	r2, #0
 8004224:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004226:	4a29      	ldr	r2, [pc, #164]	; (80042cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	f003 0301 	and.w	r3, r3, #1
 8004232:	2b00      	cmp	r3, #0
 8004234:	d014      	beq.n	8004260 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004236:	f7fe f8e9 	bl	800240c <HAL_GetTick>
 800423a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800423c:	e00a      	b.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800423e:	f7fe f8e5 	bl	800240c <HAL_GetTick>
 8004242:	4602      	mov	r2, r0
 8004244:	693b      	ldr	r3, [r7, #16]
 8004246:	1ad3      	subs	r3, r2, r3
 8004248:	f241 3288 	movw	r2, #5000	; 0x1388
 800424c:	4293      	cmp	r3, r2
 800424e:	d901      	bls.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004250:	2303      	movs	r3, #3
 8004252:	e036      	b.n	80042c2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004254:	4b1d      	ldr	r3, [pc, #116]	; (80042cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004256:	6a1b      	ldr	r3, [r3, #32]
 8004258:	f003 0302 	and.w	r3, r3, #2
 800425c:	2b00      	cmp	r3, #0
 800425e:	d0ee      	beq.n	800423e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004260:	4b1a      	ldr	r3, [pc, #104]	; (80042cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004262:	6a1b      	ldr	r3, [r3, #32]
 8004264:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	4917      	ldr	r1, [pc, #92]	; (80042cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800426e:	4313      	orrs	r3, r2
 8004270:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004272:	7dfb      	ldrb	r3, [r7, #23]
 8004274:	2b01      	cmp	r3, #1
 8004276:	d105      	bne.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004278:	4b14      	ldr	r3, [pc, #80]	; (80042cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800427a:	69db      	ldr	r3, [r3, #28]
 800427c:	4a13      	ldr	r2, [pc, #76]	; (80042cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800427e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004282:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f003 0302 	and.w	r3, r3, #2
 800428c:	2b00      	cmp	r3, #0
 800428e:	d008      	beq.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004290:	4b0e      	ldr	r3, [pc, #56]	; (80042cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	689b      	ldr	r3, [r3, #8]
 800429c:	490b      	ldr	r1, [pc, #44]	; (80042cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800429e:	4313      	orrs	r3, r2
 80042a0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 0310 	and.w	r3, r3, #16
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d008      	beq.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80042ae:	4b07      	ldr	r3, [pc, #28]	; (80042cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	68db      	ldr	r3, [r3, #12]
 80042ba:	4904      	ldr	r1, [pc, #16]	; (80042cc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042bc:	4313      	orrs	r3, r2
 80042be:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80042c0:	2300      	movs	r3, #0
}
 80042c2:	4618      	mov	r0, r3
 80042c4:	3718      	adds	r7, #24
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}
 80042ca:	bf00      	nop
 80042cc:	40021000 	.word	0x40021000
 80042d0:	40007000 	.word	0x40007000
 80042d4:	42420440 	.word	0x42420440

080042d8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b088      	sub	sp, #32
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80042e0:	2300      	movs	r3, #0
 80042e2:	617b      	str	r3, [r7, #20]
 80042e4:	2300      	movs	r3, #0
 80042e6:	61fb      	str	r3, [r7, #28]
 80042e8:	2300      	movs	r3, #0
 80042ea:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80042ec:	2300      	movs	r3, #0
 80042ee:	60fb      	str	r3, [r7, #12]
 80042f0:	2300      	movs	r3, #0
 80042f2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2b10      	cmp	r3, #16
 80042f8:	d00a      	beq.n	8004310 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2b10      	cmp	r3, #16
 80042fe:	f200 808a 	bhi.w	8004416 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2b01      	cmp	r3, #1
 8004306:	d045      	beq.n	8004394 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2b02      	cmp	r3, #2
 800430c:	d075      	beq.n	80043fa <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800430e:	e082      	b.n	8004416 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004310:	4b46      	ldr	r3, [pc, #280]	; (800442c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004312:	685b      	ldr	r3, [r3, #4]
 8004314:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004316:	4b45      	ldr	r3, [pc, #276]	; (800442c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800431e:	2b00      	cmp	r3, #0
 8004320:	d07b      	beq.n	800441a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	0c9b      	lsrs	r3, r3, #18
 8004326:	f003 030f 	and.w	r3, r3, #15
 800432a:	4a41      	ldr	r2, [pc, #260]	; (8004430 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 800432c:	5cd3      	ldrb	r3, [r2, r3]
 800432e:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004336:	2b00      	cmp	r3, #0
 8004338:	d015      	beq.n	8004366 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800433a:	4b3c      	ldr	r3, [pc, #240]	; (800442c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	0c5b      	lsrs	r3, r3, #17
 8004340:	f003 0301 	and.w	r3, r3, #1
 8004344:	4a3b      	ldr	r2, [pc, #236]	; (8004434 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8004346:	5cd3      	ldrb	r3, [r2, r3]
 8004348:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004350:	2b00      	cmp	r3, #0
 8004352:	d00d      	beq.n	8004370 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004354:	4a38      	ldr	r2, [pc, #224]	; (8004438 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	fbb2 f2f3 	udiv	r2, r2, r3
 800435c:	693b      	ldr	r3, [r7, #16]
 800435e:	fb02 f303 	mul.w	r3, r2, r3
 8004362:	61fb      	str	r3, [r7, #28]
 8004364:	e004      	b.n	8004370 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	4a34      	ldr	r2, [pc, #208]	; (800443c <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800436a:	fb02 f303 	mul.w	r3, r2, r3
 800436e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004370:	4b2e      	ldr	r3, [pc, #184]	; (800442c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004378:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800437c:	d102      	bne.n	8004384 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800437e:	69fb      	ldr	r3, [r7, #28]
 8004380:	61bb      	str	r3, [r7, #24]
      break;
 8004382:	e04a      	b.n	800441a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8004384:	69fb      	ldr	r3, [r7, #28]
 8004386:	005b      	lsls	r3, r3, #1
 8004388:	4a2d      	ldr	r2, [pc, #180]	; (8004440 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800438a:	fba2 2303 	umull	r2, r3, r2, r3
 800438e:	085b      	lsrs	r3, r3, #1
 8004390:	61bb      	str	r3, [r7, #24]
      break;
 8004392:	e042      	b.n	800441a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8004394:	4b25      	ldr	r3, [pc, #148]	; (800442c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004396:	6a1b      	ldr	r3, [r3, #32]
 8004398:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80043a4:	d108      	bne.n	80043b8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	f003 0302 	and.w	r3, r3, #2
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d003      	beq.n	80043b8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80043b0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80043b4:	61bb      	str	r3, [r7, #24]
 80043b6:	e01f      	b.n	80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043c2:	d109      	bne.n	80043d8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80043c4:	4b19      	ldr	r3, [pc, #100]	; (800442c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80043c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043c8:	f003 0302 	and.w	r3, r3, #2
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d003      	beq.n	80043d8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80043d0:	f649 4340 	movw	r3, #40000	; 0x9c40
 80043d4:	61bb      	str	r3, [r7, #24]
 80043d6:	e00f      	b.n	80043f8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043de:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80043e2:	d11c      	bne.n	800441e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80043e4:	4b11      	ldr	r3, [pc, #68]	; (800442c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d016      	beq.n	800441e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80043f0:	f24f 4324 	movw	r3, #62500	; 0xf424
 80043f4:	61bb      	str	r3, [r7, #24]
      break;
 80043f6:	e012      	b.n	800441e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80043f8:	e011      	b.n	800441e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80043fa:	f7ff fe85 	bl	8004108 <HAL_RCC_GetPCLK2Freq>
 80043fe:	4602      	mov	r2, r0
 8004400:	4b0a      	ldr	r3, [pc, #40]	; (800442c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004402:	685b      	ldr	r3, [r3, #4]
 8004404:	0b9b      	lsrs	r3, r3, #14
 8004406:	f003 0303 	and.w	r3, r3, #3
 800440a:	3301      	adds	r3, #1
 800440c:	005b      	lsls	r3, r3, #1
 800440e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004412:	61bb      	str	r3, [r7, #24]
      break;
 8004414:	e004      	b.n	8004420 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004416:	bf00      	nop
 8004418:	e002      	b.n	8004420 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800441a:	bf00      	nop
 800441c:	e000      	b.n	8004420 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800441e:	bf00      	nop
    }
  }
  return (frequency);
 8004420:	69bb      	ldr	r3, [r7, #24]
}
 8004422:	4618      	mov	r0, r3
 8004424:	3720      	adds	r7, #32
 8004426:	46bd      	mov	sp, r7
 8004428:	bd80      	pop	{r7, pc}
 800442a:	bf00      	nop
 800442c:	40021000 	.word	0x40021000
 8004430:	08005ff8 	.word	0x08005ff8
 8004434:	08006008 	.word	0x08006008
 8004438:	007a1200 	.word	0x007a1200
 800443c:	003d0900 	.word	0x003d0900
 8004440:	aaaaaaab 	.word	0xaaaaaaab

08004444 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b084      	sub	sp, #16
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 800444c:	2300      	movs	r3, #0
 800444e:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d101      	bne.n	800445a <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	e07a      	b.n	8004550 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	7c5b      	ldrb	r3, [r3, #17]
 800445e:	b2db      	uxtb	r3, r3
 8004460:	2b00      	cmp	r3, #0
 8004462:	d105      	bne.n	8004470 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2200      	movs	r2, #0
 8004468:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800446a:	6878      	ldr	r0, [r7, #4]
 800446c:	f7fc fd74 	bl	8000f58 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2202      	movs	r2, #2
 8004474:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f000 f9be 	bl	80047f8 <HAL_RTC_WaitForSynchro>
 800447c:	4603      	mov	r3, r0
 800447e:	2b00      	cmp	r3, #0
 8004480:	d004      	beq.n	800448c <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2204      	movs	r2, #4
 8004486:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e061      	b.n	8004550 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800448c:	6878      	ldr	r0, [r7, #4]
 800448e:	f000 fa77 	bl	8004980 <RTC_EnterInitMode>
 8004492:	4603      	mov	r3, r0
 8004494:	2b00      	cmp	r3, #0
 8004496:	d004      	beq.n	80044a2 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2204      	movs	r2, #4
 800449c:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	e056      	b.n	8004550 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	685a      	ldr	r2, [r3, #4]
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f022 0207 	bic.w	r2, r2, #7
 80044b0:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d005      	beq.n	80044c6 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 80044ba:	4b27      	ldr	r3, [pc, #156]	; (8004558 <HAL_RTC_Init+0x114>)
 80044bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044be:	4a26      	ldr	r2, [pc, #152]	; (8004558 <HAL_RTC_Init+0x114>)
 80044c0:	f023 0301 	bic.w	r3, r3, #1
 80044c4:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 80044c6:	4b24      	ldr	r3, [pc, #144]	; (8004558 <HAL_RTC_Init+0x114>)
 80044c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044ca:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	689b      	ldr	r3, [r3, #8]
 80044d2:	4921      	ldr	r1, [pc, #132]	; (8004558 <HAL_RTC_Init+0x114>)
 80044d4:	4313      	orrs	r3, r2
 80044d6:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044e0:	d003      	beq.n	80044ea <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	60fb      	str	r3, [r7, #12]
 80044e8:	e00e      	b.n	8004508 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 80044ea:	2001      	movs	r0, #1
 80044ec:	f7ff fef4 	bl	80042d8 <HAL_RCCEx_GetPeriphCLKFreq>
 80044f0:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d104      	bne.n	8004502 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2204      	movs	r2, #4
 80044fc:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 80044fe:	2301      	movs	r3, #1
 8004500:	e026      	b.n	8004550 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	3b01      	subs	r3, #1
 8004506:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	0c1a      	lsrs	r2, r3, #16
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f002 020f 	and.w	r2, r2, #15
 8004514:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	68fa      	ldr	r2, [r7, #12]
 800451c:	b292      	uxth	r2, r2
 800451e:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8004520:	6878      	ldr	r0, [r7, #4]
 8004522:	f000 fa55 	bl	80049d0 <RTC_ExitInitMode>
 8004526:	4603      	mov	r3, r0
 8004528:	2b00      	cmp	r3, #0
 800452a:	d004      	beq.n	8004536 <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2204      	movs	r2, #4
 8004530:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	e00c      	b.n	8004550 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2200      	movs	r2, #0
 800453a:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2201      	movs	r2, #1
 8004540:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2201      	movs	r2, #1
 8004546:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2201      	movs	r2, #1
 800454c:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 800454e:	2300      	movs	r3, #0
  }
}
 8004550:	4618      	mov	r0, r3
 8004552:	3710      	adds	r7, #16
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}
 8004558:	40006c00 	.word	0x40006c00

0800455c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800455c:	b590      	push	{r4, r7, lr}
 800455e:	b087      	sub	sp, #28
 8004560:	af00      	add	r7, sp, #0
 8004562:	60f8      	str	r0, [r7, #12]
 8004564:	60b9      	str	r1, [r7, #8]
 8004566:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8004568:	2300      	movs	r3, #0
 800456a:	617b      	str	r3, [r7, #20]
 800456c:	2300      	movs	r3, #0
 800456e:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d002      	beq.n	800457c <HAL_RTC_SetTime+0x20>
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d101      	bne.n	8004580 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 800457c:	2301      	movs	r3, #1
 800457e:	e080      	b.n	8004682 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	7c1b      	ldrb	r3, [r3, #16]
 8004584:	2b01      	cmp	r3, #1
 8004586:	d101      	bne.n	800458c <HAL_RTC_SetTime+0x30>
 8004588:	2302      	movs	r3, #2
 800458a:	e07a      	b.n	8004682 <HAL_RTC_SetTime+0x126>
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	2201      	movs	r2, #1
 8004590:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2202      	movs	r2, #2
 8004596:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d113      	bne.n	80045c6 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	781b      	ldrb	r3, [r3, #0]
 80045a2:	461a      	mov	r2, r3
 80045a4:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80045a8:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 80045ac:	68bb      	ldr	r3, [r7, #8]
 80045ae:	785b      	ldrb	r3, [r3, #1]
 80045b0:	4619      	mov	r1, r3
 80045b2:	460b      	mov	r3, r1
 80045b4:	011b      	lsls	r3, r3, #4
 80045b6:	1a5b      	subs	r3, r3, r1
 80045b8:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80045ba:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 80045bc:	68ba      	ldr	r2, [r7, #8]
 80045be:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80045c0:	4413      	add	r3, r2
 80045c2:	617b      	str	r3, [r7, #20]
 80045c4:	e01e      	b.n	8004604 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	781b      	ldrb	r3, [r3, #0]
 80045ca:	4618      	mov	r0, r3
 80045cc:	f000 fa28 	bl	8004a20 <RTC_Bcd2ToByte>
 80045d0:	4603      	mov	r3, r0
 80045d2:	461a      	mov	r2, r3
 80045d4:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80045d8:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	785b      	ldrb	r3, [r3, #1]
 80045e0:	4618      	mov	r0, r3
 80045e2:	f000 fa1d 	bl	8004a20 <RTC_Bcd2ToByte>
 80045e6:	4603      	mov	r3, r0
 80045e8:	461a      	mov	r2, r3
 80045ea:	4613      	mov	r3, r2
 80045ec:	011b      	lsls	r3, r3, #4
 80045ee:	1a9b      	subs	r3, r3, r2
 80045f0:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 80045f2:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	789b      	ldrb	r3, [r3, #2]
 80045f8:	4618      	mov	r0, r3
 80045fa:	f000 fa11 	bl	8004a20 <RTC_Bcd2ToByte>
 80045fe:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8004600:	4423      	add	r3, r4
 8004602:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8004604:	6979      	ldr	r1, [r7, #20]
 8004606:	68f8      	ldr	r0, [r7, #12]
 8004608:	f000 f953 	bl	80048b2 <RTC_WriteTimeCounter>
 800460c:	4603      	mov	r3, r0
 800460e:	2b00      	cmp	r3, #0
 8004610:	d007      	beq.n	8004622 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	2204      	movs	r2, #4
 8004616:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	2200      	movs	r2, #0
 800461c:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 800461e:	2301      	movs	r3, #1
 8004620:	e02f      	b.n	8004682 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	685a      	ldr	r2, [r3, #4]
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f022 0205 	bic.w	r2, r2, #5
 8004630:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8004632:	68f8      	ldr	r0, [r7, #12]
 8004634:	f000 f964 	bl	8004900 <RTC_ReadAlarmCounter>
 8004638:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800463a:	693b      	ldr	r3, [r7, #16]
 800463c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004640:	d018      	beq.n	8004674 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8004642:	693a      	ldr	r2, [r7, #16]
 8004644:	697b      	ldr	r3, [r7, #20]
 8004646:	429a      	cmp	r2, r3
 8004648:	d214      	bcs.n	8004674 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8004650:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004654:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8004656:	6939      	ldr	r1, [r7, #16]
 8004658:	68f8      	ldr	r0, [r7, #12]
 800465a:	f000 f96a 	bl	8004932 <RTC_WriteAlarmCounter>
 800465e:	4603      	mov	r3, r0
 8004660:	2b00      	cmp	r3, #0
 8004662:	d007      	beq.n	8004674 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	2204      	movs	r2, #4
 8004668:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	2200      	movs	r2, #0
 800466e:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8004670:	2301      	movs	r3, #1
 8004672:	e006      	b.n	8004682 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2201      	movs	r2, #1
 8004678:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2200      	movs	r2, #0
 800467e:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8004680:	2300      	movs	r3, #0
  }
}
 8004682:	4618      	mov	r0, r3
 8004684:	371c      	adds	r7, #28
 8004686:	46bd      	mov	sp, r7
 8004688:	bd90      	pop	{r4, r7, pc}
	...

0800468c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b088      	sub	sp, #32
 8004690:	af00      	add	r7, sp, #0
 8004692:	60f8      	str	r0, [r7, #12]
 8004694:	60b9      	str	r1, [r7, #8]
 8004696:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8004698:	2300      	movs	r3, #0
 800469a:	61fb      	str	r3, [r7, #28]
 800469c:	2300      	movs	r3, #0
 800469e:	61bb      	str	r3, [r7, #24]
 80046a0:	2300      	movs	r3, #0
 80046a2:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d002      	beq.n	80046b0 <HAL_RTC_SetDate+0x24>
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d101      	bne.n	80046b4 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 80046b0:	2301      	movs	r3, #1
 80046b2:	e097      	b.n	80047e4 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	7c1b      	ldrb	r3, [r3, #16]
 80046b8:	2b01      	cmp	r3, #1
 80046ba:	d101      	bne.n	80046c0 <HAL_RTC_SetDate+0x34>
 80046bc:	2302      	movs	r3, #2
 80046be:	e091      	b.n	80047e4 <HAL_RTC_SetDate+0x158>
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2201      	movs	r2, #1
 80046c4:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2202      	movs	r2, #2
 80046ca:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d10c      	bne.n	80046ec <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	78da      	ldrb	r2, [r3, #3]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	785a      	ldrb	r2, [r3, #1]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	789a      	ldrb	r2, [r3, #2]
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	739a      	strb	r2, [r3, #14]
 80046ea:	e01a      	b.n	8004722 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	78db      	ldrb	r3, [r3, #3]
 80046f0:	4618      	mov	r0, r3
 80046f2:	f000 f995 	bl	8004a20 <RTC_Bcd2ToByte>
 80046f6:	4603      	mov	r3, r0
 80046f8:	461a      	mov	r2, r3
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	785b      	ldrb	r3, [r3, #1]
 8004702:	4618      	mov	r0, r3
 8004704:	f000 f98c 	bl	8004a20 <RTC_Bcd2ToByte>
 8004708:	4603      	mov	r3, r0
 800470a:	461a      	mov	r2, r3
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	789b      	ldrb	r3, [r3, #2]
 8004714:	4618      	mov	r0, r3
 8004716:	f000 f983 	bl	8004a20 <RTC_Bcd2ToByte>
 800471a:	4603      	mov	r3, r0
 800471c:	461a      	mov	r2, r3
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	7bdb      	ldrb	r3, [r3, #15]
 8004726:	4618      	mov	r0, r3
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	7b59      	ldrb	r1, [r3, #13]
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	7b9b      	ldrb	r3, [r3, #14]
 8004730:	461a      	mov	r2, r3
 8004732:	f000 f993 	bl	8004a5c <RTC_WeekDayNum>
 8004736:	4603      	mov	r3, r0
 8004738:	461a      	mov	r2, r3
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	7b1a      	ldrb	r2, [r3, #12]
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8004746:	68f8      	ldr	r0, [r7, #12]
 8004748:	f000 f883 	bl	8004852 <RTC_ReadTimeCounter>
 800474c:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 800474e:	69fb      	ldr	r3, [r7, #28]
 8004750:	4a26      	ldr	r2, [pc, #152]	; (80047ec <HAL_RTC_SetDate+0x160>)
 8004752:	fba2 2303 	umull	r2, r3, r2, r3
 8004756:	0adb      	lsrs	r3, r3, #11
 8004758:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 800475a:	697b      	ldr	r3, [r7, #20]
 800475c:	2b18      	cmp	r3, #24
 800475e:	d93a      	bls.n	80047d6 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8004760:	697b      	ldr	r3, [r7, #20]
 8004762:	4a23      	ldr	r2, [pc, #140]	; (80047f0 <HAL_RTC_SetDate+0x164>)
 8004764:	fba2 2303 	umull	r2, r3, r2, r3
 8004768:	091b      	lsrs	r3, r3, #4
 800476a:	4a22      	ldr	r2, [pc, #136]	; (80047f4 <HAL_RTC_SetDate+0x168>)
 800476c:	fb02 f303 	mul.w	r3, r2, r3
 8004770:	69fa      	ldr	r2, [r7, #28]
 8004772:	1ad3      	subs	r3, r2, r3
 8004774:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8004776:	69f9      	ldr	r1, [r7, #28]
 8004778:	68f8      	ldr	r0, [r7, #12]
 800477a:	f000 f89a 	bl	80048b2 <RTC_WriteTimeCounter>
 800477e:	4603      	mov	r3, r0
 8004780:	2b00      	cmp	r3, #0
 8004782:	d007      	beq.n	8004794 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2204      	movs	r2, #4
 8004788:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2200      	movs	r2, #0
 800478e:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8004790:	2301      	movs	r3, #1
 8004792:	e027      	b.n	80047e4 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8004794:	68f8      	ldr	r0, [r7, #12]
 8004796:	f000 f8b3 	bl	8004900 <RTC_ReadAlarmCounter>
 800479a:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800479c:	69bb      	ldr	r3, [r7, #24]
 800479e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047a2:	d018      	beq.n	80047d6 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 80047a4:	69ba      	ldr	r2, [r7, #24]
 80047a6:	69fb      	ldr	r3, [r7, #28]
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d214      	bcs.n	80047d6 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80047ac:	69bb      	ldr	r3, [r7, #24]
 80047ae:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 80047b2:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80047b6:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80047b8:	69b9      	ldr	r1, [r7, #24]
 80047ba:	68f8      	ldr	r0, [r7, #12]
 80047bc:	f000 f8b9 	bl	8004932 <RTC_WriteAlarmCounter>
 80047c0:	4603      	mov	r3, r0
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d007      	beq.n	80047d6 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	2204      	movs	r2, #4
 80047ca:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	2200      	movs	r2, #0
 80047d0:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	e006      	b.n	80047e4 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	2201      	movs	r2, #1
 80047da:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2200      	movs	r2, #0
 80047e0:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80047e2:	2300      	movs	r3, #0
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	3720      	adds	r7, #32
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}
 80047ec:	91a2b3c5 	.word	0x91a2b3c5
 80047f0:	aaaaaaab 	.word	0xaaaaaaab
 80047f4:	00015180 	.word	0x00015180

080047f8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b084      	sub	sp, #16
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004800:	2300      	movs	r3, #0
 8004802:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d101      	bne.n	800480e <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	e01d      	b.n	800484a <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	685a      	ldr	r2, [r3, #4]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f022 0208 	bic.w	r2, r2, #8
 800481c:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800481e:	f7fd fdf5 	bl	800240c <HAL_GetTick>
 8004822:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8004824:	e009      	b.n	800483a <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8004826:	f7fd fdf1 	bl	800240c <HAL_GetTick>
 800482a:	4602      	mov	r2, r0
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	1ad3      	subs	r3, r2, r3
 8004830:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004834:	d901      	bls.n	800483a <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8004836:	2303      	movs	r3, #3
 8004838:	e007      	b.n	800484a <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	f003 0308 	and.w	r3, r3, #8
 8004844:	2b00      	cmp	r3, #0
 8004846:	d0ee      	beq.n	8004826 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8004848:	2300      	movs	r3, #0
}
 800484a:	4618      	mov	r0, r3
 800484c:	3710      	adds	r7, #16
 800484e:	46bd      	mov	sp, r7
 8004850:	bd80      	pop	{r7, pc}

08004852 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8004852:	b480      	push	{r7}
 8004854:	b087      	sub	sp, #28
 8004856:	af00      	add	r7, sp, #0
 8004858:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 800485a:	2300      	movs	r3, #0
 800485c:	827b      	strh	r3, [r7, #18]
 800485e:	2300      	movs	r3, #0
 8004860:	823b      	strh	r3, [r7, #16]
 8004862:	2300      	movs	r3, #0
 8004864:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8004866:	2300      	movs	r3, #0
 8004868:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	699b      	ldr	r3, [r3, #24]
 8004870:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	69db      	ldr	r3, [r3, #28]
 8004878:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	699b      	ldr	r3, [r3, #24]
 8004880:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8004882:	8a7a      	ldrh	r2, [r7, #18]
 8004884:	8a3b      	ldrh	r3, [r7, #16]
 8004886:	429a      	cmp	r2, r3
 8004888:	d008      	beq.n	800489c <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 800488a:	8a3b      	ldrh	r3, [r7, #16]
 800488c:	041a      	lsls	r2, r3, #16
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	69db      	ldr	r3, [r3, #28]
 8004894:	b29b      	uxth	r3, r3
 8004896:	4313      	orrs	r3, r2
 8004898:	617b      	str	r3, [r7, #20]
 800489a:	e004      	b.n	80048a6 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 800489c:	8a7b      	ldrh	r3, [r7, #18]
 800489e:	041a      	lsls	r2, r3, #16
 80048a0:	89fb      	ldrh	r3, [r7, #14]
 80048a2:	4313      	orrs	r3, r2
 80048a4:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 80048a6:	697b      	ldr	r3, [r7, #20]
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	371c      	adds	r7, #28
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bc80      	pop	{r7}
 80048b0:	4770      	bx	lr

080048b2 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 80048b2:	b580      	push	{r7, lr}
 80048b4:	b084      	sub	sp, #16
 80048b6:	af00      	add	r7, sp, #0
 80048b8:	6078      	str	r0, [r7, #4]
 80048ba:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048bc:	2300      	movs	r3, #0
 80048be:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80048c0:	6878      	ldr	r0, [r7, #4]
 80048c2:	f000 f85d 	bl	8004980 <RTC_EnterInitMode>
 80048c6:	4603      	mov	r3, r0
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d002      	beq.n	80048d2 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 80048cc:	2301      	movs	r3, #1
 80048ce:	73fb      	strb	r3, [r7, #15]
 80048d0:	e011      	b.n	80048f6 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	683a      	ldr	r2, [r7, #0]
 80048d8:	0c12      	lsrs	r2, r2, #16
 80048da:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	683a      	ldr	r2, [r7, #0]
 80048e2:	b292      	uxth	r2, r2
 80048e4:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f000 f872 	bl	80049d0 <RTC_ExitInitMode>
 80048ec:	4603      	mov	r3, r0
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d001      	beq.n	80048f6 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 80048f2:	2301      	movs	r3, #1
 80048f4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80048f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80048f8:	4618      	mov	r0, r3
 80048fa:	3710      	adds	r7, #16
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bd80      	pop	{r7, pc}

08004900 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8004900:	b480      	push	{r7}
 8004902:	b085      	sub	sp, #20
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8004908:	2300      	movs	r3, #0
 800490a:	81fb      	strh	r3, [r7, #14]
 800490c:	2300      	movs	r3, #0
 800490e:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	6a1b      	ldr	r3, [r3, #32]
 8004916:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800491e:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8004920:	89fb      	ldrh	r3, [r7, #14]
 8004922:	041a      	lsls	r2, r3, #16
 8004924:	89bb      	ldrh	r3, [r7, #12]
 8004926:	4313      	orrs	r3, r2
}
 8004928:	4618      	mov	r0, r3
 800492a:	3714      	adds	r7, #20
 800492c:	46bd      	mov	sp, r7
 800492e:	bc80      	pop	{r7}
 8004930:	4770      	bx	lr

08004932 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8004932:	b580      	push	{r7, lr}
 8004934:	b084      	sub	sp, #16
 8004936:	af00      	add	r7, sp, #0
 8004938:	6078      	str	r0, [r7, #4]
 800493a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800493c:	2300      	movs	r3, #0
 800493e:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004940:	6878      	ldr	r0, [r7, #4]
 8004942:	f000 f81d 	bl	8004980 <RTC_EnterInitMode>
 8004946:	4603      	mov	r3, r0
 8004948:	2b00      	cmp	r3, #0
 800494a:	d002      	beq.n	8004952 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 800494c:	2301      	movs	r3, #1
 800494e:	73fb      	strb	r3, [r7, #15]
 8004950:	e011      	b.n	8004976 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	683a      	ldr	r2, [r7, #0]
 8004958:	0c12      	lsrs	r2, r2, #16
 800495a:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	683a      	ldr	r2, [r7, #0]
 8004962:	b292      	uxth	r2, r2
 8004964:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8004966:	6878      	ldr	r0, [r7, #4]
 8004968:	f000 f832 	bl	80049d0 <RTC_ExitInitMode>
 800496c:	4603      	mov	r3, r0
 800496e:	2b00      	cmp	r3, #0
 8004970:	d001      	beq.n	8004976 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8004976:	7bfb      	ldrb	r3, [r7, #15]
}
 8004978:	4618      	mov	r0, r3
 800497a:	3710      	adds	r7, #16
 800497c:	46bd      	mov	sp, r7
 800497e:	bd80      	pop	{r7, pc}

08004980 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b084      	sub	sp, #16
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004988:	2300      	movs	r3, #0
 800498a:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 800498c:	f7fd fd3e 	bl	800240c <HAL_GetTick>
 8004990:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004992:	e009      	b.n	80049a8 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8004994:	f7fd fd3a 	bl	800240c <HAL_GetTick>
 8004998:	4602      	mov	r2, r0
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	1ad3      	subs	r3, r2, r3
 800499e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80049a2:	d901      	bls.n	80049a8 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 80049a4:	2303      	movs	r3, #3
 80049a6:	e00f      	b.n	80049c8 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	f003 0320 	and.w	r3, r3, #32
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d0ee      	beq.n	8004994 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	685a      	ldr	r2, [r3, #4]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f042 0210 	orr.w	r2, r2, #16
 80049c4:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 80049c6:	2300      	movs	r3, #0
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	3710      	adds	r7, #16
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}

080049d0 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b084      	sub	sp, #16
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80049d8:	2300      	movs	r3, #0
 80049da:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	685a      	ldr	r2, [r3, #4]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f022 0210 	bic.w	r2, r2, #16
 80049ea:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80049ec:	f7fd fd0e 	bl	800240c <HAL_GetTick>
 80049f0:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80049f2:	e009      	b.n	8004a08 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80049f4:	f7fd fd0a 	bl	800240c <HAL_GetTick>
 80049f8:	4602      	mov	r2, r0
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	1ad3      	subs	r3, r2, r3
 80049fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004a02:	d901      	bls.n	8004a08 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8004a04:	2303      	movs	r3, #3
 8004a06:	e007      	b.n	8004a18 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	f003 0320 	and.w	r3, r3, #32
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d0ee      	beq.n	80049f4 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 8004a16:	2300      	movs	r3, #0
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3710      	adds	r7, #16
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}

08004a20 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8004a20:	b480      	push	{r7}
 8004a22:	b085      	sub	sp, #20
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	4603      	mov	r3, r0
 8004a28:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8004a2e:	79fb      	ldrb	r3, [r7, #7]
 8004a30:	091b      	lsrs	r3, r3, #4
 8004a32:	b2db      	uxtb	r3, r3
 8004a34:	461a      	mov	r2, r3
 8004a36:	4613      	mov	r3, r2
 8004a38:	009b      	lsls	r3, r3, #2
 8004a3a:	4413      	add	r3, r2
 8004a3c:	005b      	lsls	r3, r3, #1
 8004a3e:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8004a40:	79fb      	ldrb	r3, [r7, #7]
 8004a42:	f003 030f 	and.w	r3, r3, #15
 8004a46:	b2da      	uxtb	r2, r3
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	4413      	add	r3, r2
 8004a4e:	b2db      	uxtb	r3, r3
}
 8004a50:	4618      	mov	r0, r3
 8004a52:	3714      	adds	r7, #20
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bc80      	pop	{r7}
 8004a58:	4770      	bx	lr
	...

08004a5c <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b085      	sub	sp, #20
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	460b      	mov	r3, r1
 8004a66:	70fb      	strb	r3, [r7, #3]
 8004a68:	4613      	mov	r3, r2
 8004a6a:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	60bb      	str	r3, [r7, #8]
 8004a70:	2300      	movs	r3, #0
 8004a72:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8004a7a:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 8004a7c:	78fb      	ldrb	r3, [r7, #3]
 8004a7e:	2b02      	cmp	r3, #2
 8004a80:	d82d      	bhi.n	8004ade <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8004a82:	78fa      	ldrb	r2, [r7, #3]
 8004a84:	4613      	mov	r3, r2
 8004a86:	005b      	lsls	r3, r3, #1
 8004a88:	4413      	add	r3, r2
 8004a8a:	00db      	lsls	r3, r3, #3
 8004a8c:	1a9b      	subs	r3, r3, r2
 8004a8e:	4a2c      	ldr	r2, [pc, #176]	; (8004b40 <RTC_WeekDayNum+0xe4>)
 8004a90:	fba2 2303 	umull	r2, r3, r2, r3
 8004a94:	085a      	lsrs	r2, r3, #1
 8004a96:	78bb      	ldrb	r3, [r7, #2]
 8004a98:	441a      	add	r2, r3
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	441a      	add	r2, r3
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	3b01      	subs	r3, #1
 8004aa2:	089b      	lsrs	r3, r3, #2
 8004aa4:	441a      	add	r2, r3
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	3b01      	subs	r3, #1
 8004aaa:	4926      	ldr	r1, [pc, #152]	; (8004b44 <RTC_WeekDayNum+0xe8>)
 8004aac:	fba1 1303 	umull	r1, r3, r1, r3
 8004ab0:	095b      	lsrs	r3, r3, #5
 8004ab2:	1ad2      	subs	r2, r2, r3
 8004ab4:	68bb      	ldr	r3, [r7, #8]
 8004ab6:	3b01      	subs	r3, #1
 8004ab8:	4922      	ldr	r1, [pc, #136]	; (8004b44 <RTC_WeekDayNum+0xe8>)
 8004aba:	fba1 1303 	umull	r1, r3, r1, r3
 8004abe:	09db      	lsrs	r3, r3, #7
 8004ac0:	4413      	add	r3, r2
 8004ac2:	1d1a      	adds	r2, r3, #4
 8004ac4:	4b20      	ldr	r3, [pc, #128]	; (8004b48 <RTC_WeekDayNum+0xec>)
 8004ac6:	fba3 1302 	umull	r1, r3, r3, r2
 8004aca:	1ad1      	subs	r1, r2, r3
 8004acc:	0849      	lsrs	r1, r1, #1
 8004ace:	440b      	add	r3, r1
 8004ad0:	0899      	lsrs	r1, r3, #2
 8004ad2:	460b      	mov	r3, r1
 8004ad4:	00db      	lsls	r3, r3, #3
 8004ad6:	1a5b      	subs	r3, r3, r1
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	60fb      	str	r3, [r7, #12]
 8004adc:	e029      	b.n	8004b32 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 8004ade:	78fa      	ldrb	r2, [r7, #3]
 8004ae0:	4613      	mov	r3, r2
 8004ae2:	005b      	lsls	r3, r3, #1
 8004ae4:	4413      	add	r3, r2
 8004ae6:	00db      	lsls	r3, r3, #3
 8004ae8:	1a9b      	subs	r3, r3, r2
 8004aea:	4a15      	ldr	r2, [pc, #84]	; (8004b40 <RTC_WeekDayNum+0xe4>)
 8004aec:	fba2 2303 	umull	r2, r3, r2, r3
 8004af0:	085a      	lsrs	r2, r3, #1
 8004af2:	78bb      	ldrb	r3, [r7, #2]
 8004af4:	441a      	add	r2, r3
 8004af6:	68bb      	ldr	r3, [r7, #8]
 8004af8:	441a      	add	r2, r3
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	089b      	lsrs	r3, r3, #2
 8004afe:	441a      	add	r2, r3
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	4910      	ldr	r1, [pc, #64]	; (8004b44 <RTC_WeekDayNum+0xe8>)
 8004b04:	fba1 1303 	umull	r1, r3, r1, r3
 8004b08:	095b      	lsrs	r3, r3, #5
 8004b0a:	1ad2      	subs	r2, r2, r3
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	490d      	ldr	r1, [pc, #52]	; (8004b44 <RTC_WeekDayNum+0xe8>)
 8004b10:	fba1 1303 	umull	r1, r3, r1, r3
 8004b14:	09db      	lsrs	r3, r3, #7
 8004b16:	4413      	add	r3, r2
 8004b18:	1c9a      	adds	r2, r3, #2
 8004b1a:	4b0b      	ldr	r3, [pc, #44]	; (8004b48 <RTC_WeekDayNum+0xec>)
 8004b1c:	fba3 1302 	umull	r1, r3, r3, r2
 8004b20:	1ad1      	subs	r1, r2, r3
 8004b22:	0849      	lsrs	r1, r1, #1
 8004b24:	440b      	add	r3, r1
 8004b26:	0899      	lsrs	r1, r3, #2
 8004b28:	460b      	mov	r3, r1
 8004b2a:	00db      	lsls	r3, r3, #3
 8004b2c:	1a5b      	subs	r3, r3, r1
 8004b2e:	1ad3      	subs	r3, r2, r3
 8004b30:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	b2db      	uxtb	r3, r3
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	3714      	adds	r7, #20
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bc80      	pop	{r7}
 8004b3e:	4770      	bx	lr
 8004b40:	38e38e39 	.word	0x38e38e39
 8004b44:	51eb851f 	.word	0x51eb851f
 8004b48:	24924925 	.word	0x24924925

08004b4c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004b4c:	b580      	push	{r7, lr}
 8004b4e:	b082      	sub	sp, #8
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d101      	bne.n	8004b5e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	e076      	b.n	8004c4c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d108      	bne.n	8004b78 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b6e:	d009      	beq.n	8004b84 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2200      	movs	r2, #0
 8004b74:	61da      	str	r2, [r3, #28]
 8004b76:	e005      	b.n	8004b84 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2200      	movs	r2, #0
 8004b88:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004b90:	b2db      	uxtb	r3, r3
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d106      	bne.n	8004ba4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004b9e:	6878      	ldr	r0, [r7, #4]
 8004ba0:	f7fc fa34 	bl	800100c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2202      	movs	r2, #2
 8004ba8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	681a      	ldr	r2, [r3, #0]
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004bba:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	689b      	ldr	r3, [r3, #8]
 8004bc8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004bcc:	431a      	orrs	r2, r3
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	68db      	ldr	r3, [r3, #12]
 8004bd2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004bd6:	431a      	orrs	r2, r3
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	691b      	ldr	r3, [r3, #16]
 8004bdc:	f003 0302 	and.w	r3, r3, #2
 8004be0:	431a      	orrs	r2, r3
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	695b      	ldr	r3, [r3, #20]
 8004be6:	f003 0301 	and.w	r3, r3, #1
 8004bea:	431a      	orrs	r2, r3
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	699b      	ldr	r3, [r3, #24]
 8004bf0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004bf4:	431a      	orrs	r2, r3
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	69db      	ldr	r3, [r3, #28]
 8004bfa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004bfe:	431a      	orrs	r2, r3
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6a1b      	ldr	r3, [r3, #32]
 8004c04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c08:	ea42 0103 	orr.w	r1, r2, r3
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c10:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	430a      	orrs	r2, r1
 8004c1a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	699b      	ldr	r3, [r3, #24]
 8004c20:	0c1a      	lsrs	r2, r3, #16
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f002 0204 	and.w	r2, r2, #4
 8004c2a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	69da      	ldr	r2, [r3, #28]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c3a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2201      	movs	r2, #1
 8004c46:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004c4a:	2300      	movs	r3, #0
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	3708      	adds	r7, #8
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bd80      	pop	{r7, pc}

08004c54 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b088      	sub	sp, #32
 8004c58:	af02      	add	r7, sp, #8
 8004c5a:	60f8      	str	r0, [r7, #12]
 8004c5c:	60b9      	str	r1, [r7, #8]
 8004c5e:	603b      	str	r3, [r7, #0]
 8004c60:	4613      	mov	r3, r2
 8004c62:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004c64:	2300      	movs	r3, #0
 8004c66:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c6e:	b2db      	uxtb	r3, r3
 8004c70:	2b01      	cmp	r3, #1
 8004c72:	d002      	beq.n	8004c7a <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8004c74:	2302      	movs	r3, #2
 8004c76:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004c78:	e0fb      	b.n	8004e72 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c82:	d112      	bne.n	8004caa <HAL_SPI_Receive+0x56>
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d10e      	bne.n	8004caa <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	2204      	movs	r2, #4
 8004c90:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004c94:	88fa      	ldrh	r2, [r7, #6]
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	9300      	str	r3, [sp, #0]
 8004c9a:	4613      	mov	r3, r2
 8004c9c:	68ba      	ldr	r2, [r7, #8]
 8004c9e:	68b9      	ldr	r1, [r7, #8]
 8004ca0:	68f8      	ldr	r0, [r7, #12]
 8004ca2:	f000 f8ef 	bl	8004e84 <HAL_SPI_TransmitReceive>
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	e0e8      	b.n	8004e7c <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d101      	bne.n	8004cb8 <HAL_SPI_Receive+0x64>
 8004cb4:	2302      	movs	r3, #2
 8004cb6:	e0e1      	b.n	8004e7c <HAL_SPI_Receive+0x228>
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	2201      	movs	r2, #1
 8004cbc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004cc0:	f7fd fba4 	bl	800240c <HAL_GetTick>
 8004cc4:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d002      	beq.n	8004cd2 <HAL_SPI_Receive+0x7e>
 8004ccc:	88fb      	ldrh	r3, [r7, #6]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d102      	bne.n	8004cd8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004cd6:	e0cc      	b.n	8004e72 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	2204      	movs	r2, #4
 8004cdc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	68ba      	ldr	r2, [r7, #8]
 8004cea:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	88fa      	ldrh	r2, [r7, #6]
 8004cf0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	88fa      	ldrh	r2, [r7, #6]
 8004cf6:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2200      	movs	r2, #0
 8004d02:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	2200      	movs	r2, #0
 8004d08:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2200      	movs	r2, #0
 8004d14:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	689b      	ldr	r3, [r3, #8]
 8004d1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d1e:	d10f      	bne.n	8004d40 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	681a      	ldr	r2, [r3, #0]
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d2e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004d3e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d4a:	2b40      	cmp	r3, #64	; 0x40
 8004d4c:	d007      	beq.n	8004d5e <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	681a      	ldr	r2, [r3, #0]
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d5c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	68db      	ldr	r3, [r3, #12]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d16a      	bne.n	8004e3c <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004d66:	e032      	b.n	8004dce <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	689b      	ldr	r3, [r3, #8]
 8004d6e:	f003 0301 	and.w	r3, r3, #1
 8004d72:	2b01      	cmp	r3, #1
 8004d74:	d115      	bne.n	8004da2 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f103 020c 	add.w	r2, r3, #12
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d82:	7812      	ldrb	r2, [r2, #0]
 8004d84:	b2d2      	uxtb	r2, r2
 8004d86:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d8c:	1c5a      	adds	r2, r3, #1
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d96:	b29b      	uxth	r3, r3
 8004d98:	3b01      	subs	r3, #1
 8004d9a:	b29a      	uxth	r2, r3
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004da0:	e015      	b.n	8004dce <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004da2:	f7fd fb33 	bl	800240c <HAL_GetTick>
 8004da6:	4602      	mov	r2, r0
 8004da8:	693b      	ldr	r3, [r7, #16]
 8004daa:	1ad3      	subs	r3, r2, r3
 8004dac:	683a      	ldr	r2, [r7, #0]
 8004dae:	429a      	cmp	r2, r3
 8004db0:	d803      	bhi.n	8004dba <HAL_SPI_Receive+0x166>
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004db8:	d102      	bne.n	8004dc0 <HAL_SPI_Receive+0x16c>
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d106      	bne.n	8004dce <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8004dc0:	2303      	movs	r3, #3
 8004dc2:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004dcc:	e051      	b.n	8004e72 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dd2:	b29b      	uxth	r3, r3
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d1c7      	bne.n	8004d68 <HAL_SPI_Receive+0x114>
 8004dd8:	e035      	b.n	8004e46 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	f003 0301 	and.w	r3, r3, #1
 8004de4:	2b01      	cmp	r3, #1
 8004de6:	d113      	bne.n	8004e10 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	68da      	ldr	r2, [r3, #12]
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004df2:	b292      	uxth	r2, r2
 8004df4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dfa:	1c9a      	adds	r2, r3, #2
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e04:	b29b      	uxth	r3, r3
 8004e06:	3b01      	subs	r3, #1
 8004e08:	b29a      	uxth	r2, r3
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004e0e:	e015      	b.n	8004e3c <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e10:	f7fd fafc 	bl	800240c <HAL_GetTick>
 8004e14:	4602      	mov	r2, r0
 8004e16:	693b      	ldr	r3, [r7, #16]
 8004e18:	1ad3      	subs	r3, r2, r3
 8004e1a:	683a      	ldr	r2, [r7, #0]
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d803      	bhi.n	8004e28 <HAL_SPI_Receive+0x1d4>
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e26:	d102      	bne.n	8004e2e <HAL_SPI_Receive+0x1da>
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d106      	bne.n	8004e3c <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8004e2e:	2303      	movs	r3, #3
 8004e30:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2201      	movs	r2, #1
 8004e36:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8004e3a:	e01a      	b.n	8004e72 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e40:	b29b      	uxth	r3, r3
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d1c9      	bne.n	8004dda <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004e46:	693a      	ldr	r2, [r7, #16]
 8004e48:	6839      	ldr	r1, [r7, #0]
 8004e4a:	68f8      	ldr	r0, [r7, #12]
 8004e4c:	f000 fb56 	bl	80054fc <SPI_EndRxTransaction>
 8004e50:	4603      	mov	r3, r0
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d002      	beq.n	8004e5c <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	2220      	movs	r2, #32
 8004e5a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d002      	beq.n	8004e6a <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8004e64:	2301      	movs	r3, #1
 8004e66:	75fb      	strb	r3, [r7, #23]
 8004e68:	e003      	b.n	8004e72 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	2201      	movs	r2, #1
 8004e6e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	2200      	movs	r2, #0
 8004e76:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004e7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	3718      	adds	r7, #24
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bd80      	pop	{r7, pc}

08004e84 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b08c      	sub	sp, #48	; 0x30
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	60f8      	str	r0, [r7, #12]
 8004e8c:	60b9      	str	r1, [r7, #8]
 8004e8e:	607a      	str	r2, [r7, #4]
 8004e90:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004e92:	2301      	movs	r3, #1
 8004e94:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004e96:	2300      	movs	r3, #0
 8004e98:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004ea2:	2b01      	cmp	r3, #1
 8004ea4:	d101      	bne.n	8004eaa <HAL_SPI_TransmitReceive+0x26>
 8004ea6:	2302      	movs	r3, #2
 8004ea8:	e198      	b.n	80051dc <HAL_SPI_TransmitReceive+0x358>
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	2201      	movs	r2, #1
 8004eae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004eb2:	f7fd faab 	bl	800240c <HAL_GetTick>
 8004eb6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ebe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004ec8:	887b      	ldrh	r3, [r7, #2]
 8004eca:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004ecc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004ed0:	2b01      	cmp	r3, #1
 8004ed2:	d00f      	beq.n	8004ef4 <HAL_SPI_TransmitReceive+0x70>
 8004ed4:	69fb      	ldr	r3, [r7, #28]
 8004ed6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004eda:	d107      	bne.n	8004eec <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d103      	bne.n	8004eec <HAL_SPI_TransmitReceive+0x68>
 8004ee4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004ee8:	2b04      	cmp	r3, #4
 8004eea:	d003      	beq.n	8004ef4 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004eec:	2302      	movs	r3, #2
 8004eee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004ef2:	e16d      	b.n	80051d0 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d005      	beq.n	8004f06 <HAL_SPI_TransmitReceive+0x82>
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d002      	beq.n	8004f06 <HAL_SPI_TransmitReceive+0x82>
 8004f00:	887b      	ldrh	r3, [r7, #2]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d103      	bne.n	8004f0e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004f06:	2301      	movs	r3, #1
 8004f08:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004f0c:	e160      	b.n	80051d0 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004f14:	b2db      	uxtb	r3, r3
 8004f16:	2b04      	cmp	r3, #4
 8004f18:	d003      	beq.n	8004f22 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2205      	movs	r2, #5
 8004f1e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2200      	movs	r2, #0
 8004f26:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	687a      	ldr	r2, [r7, #4]
 8004f2c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	887a      	ldrh	r2, [r7, #2]
 8004f32:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	887a      	ldrh	r2, [r7, #2]
 8004f38:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	68ba      	ldr	r2, [r7, #8]
 8004f3e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	887a      	ldrh	r2, [r7, #2]
 8004f44:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	887a      	ldrh	r2, [r7, #2]
 8004f4a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	2200      	movs	r2, #0
 8004f50:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	2200      	movs	r2, #0
 8004f56:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f62:	2b40      	cmp	r3, #64	; 0x40
 8004f64:	d007      	beq.n	8004f76 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	681a      	ldr	r2, [r3, #0]
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004f74:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	68db      	ldr	r3, [r3, #12]
 8004f7a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f7e:	d17c      	bne.n	800507a <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d002      	beq.n	8004f8e <HAL_SPI_TransmitReceive+0x10a>
 8004f88:	8b7b      	ldrh	r3, [r7, #26]
 8004f8a:	2b01      	cmp	r3, #1
 8004f8c:	d16a      	bne.n	8005064 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f92:	881a      	ldrh	r2, [r3, #0]
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f9e:	1c9a      	adds	r2, r3, #2
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004fa8:	b29b      	uxth	r3, r3
 8004faa:	3b01      	subs	r3, #1
 8004fac:	b29a      	uxth	r2, r3
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004fb2:	e057      	b.n	8005064 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	689b      	ldr	r3, [r3, #8]
 8004fba:	f003 0302 	and.w	r3, r3, #2
 8004fbe:	2b02      	cmp	r3, #2
 8004fc0:	d11b      	bne.n	8004ffa <HAL_SPI_TransmitReceive+0x176>
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004fc6:	b29b      	uxth	r3, r3
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d016      	beq.n	8004ffa <HAL_SPI_TransmitReceive+0x176>
 8004fcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fce:	2b01      	cmp	r3, #1
 8004fd0:	d113      	bne.n	8004ffa <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fd6:	881a      	ldrh	r2, [r3, #0]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fe2:	1c9a      	adds	r2, r3, #2
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004fec:	b29b      	uxth	r3, r3
 8004fee:	3b01      	subs	r3, #1
 8004ff0:	b29a      	uxth	r2, r3
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	689b      	ldr	r3, [r3, #8]
 8005000:	f003 0301 	and.w	r3, r3, #1
 8005004:	2b01      	cmp	r3, #1
 8005006:	d119      	bne.n	800503c <HAL_SPI_TransmitReceive+0x1b8>
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800500c:	b29b      	uxth	r3, r3
 800500e:	2b00      	cmp	r3, #0
 8005010:	d014      	beq.n	800503c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	68da      	ldr	r2, [r3, #12]
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800501c:	b292      	uxth	r2, r2
 800501e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005024:	1c9a      	adds	r2, r3, #2
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800502e:	b29b      	uxth	r3, r3
 8005030:	3b01      	subs	r3, #1
 8005032:	b29a      	uxth	r2, r3
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005038:	2301      	movs	r3, #1
 800503a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800503c:	f7fd f9e6 	bl	800240c <HAL_GetTick>
 8005040:	4602      	mov	r2, r0
 8005042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005044:	1ad3      	subs	r3, r2, r3
 8005046:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005048:	429a      	cmp	r2, r3
 800504a:	d80b      	bhi.n	8005064 <HAL_SPI_TransmitReceive+0x1e0>
 800504c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800504e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005052:	d007      	beq.n	8005064 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8005054:	2303      	movs	r3, #3
 8005056:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	2201      	movs	r2, #1
 800505e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8005062:	e0b5      	b.n	80051d0 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005068:	b29b      	uxth	r3, r3
 800506a:	2b00      	cmp	r3, #0
 800506c:	d1a2      	bne.n	8004fb4 <HAL_SPI_TransmitReceive+0x130>
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005072:	b29b      	uxth	r3, r3
 8005074:	2b00      	cmp	r3, #0
 8005076:	d19d      	bne.n	8004fb4 <HAL_SPI_TransmitReceive+0x130>
 8005078:	e080      	b.n	800517c <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d002      	beq.n	8005088 <HAL_SPI_TransmitReceive+0x204>
 8005082:	8b7b      	ldrh	r3, [r7, #26]
 8005084:	2b01      	cmp	r3, #1
 8005086:	d16f      	bne.n	8005168 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	330c      	adds	r3, #12
 8005092:	7812      	ldrb	r2, [r2, #0]
 8005094:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800509a:	1c5a      	adds	r2, r3, #1
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050a4:	b29b      	uxth	r3, r3
 80050a6:	3b01      	subs	r3, #1
 80050a8:	b29a      	uxth	r2, r3
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80050ae:	e05b      	b.n	8005168 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	689b      	ldr	r3, [r3, #8]
 80050b6:	f003 0302 	and.w	r3, r3, #2
 80050ba:	2b02      	cmp	r3, #2
 80050bc:	d11c      	bne.n	80050f8 <HAL_SPI_TransmitReceive+0x274>
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050c2:	b29b      	uxth	r3, r3
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d017      	beq.n	80050f8 <HAL_SPI_TransmitReceive+0x274>
 80050c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050ca:	2b01      	cmp	r3, #1
 80050cc:	d114      	bne.n	80050f8 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	330c      	adds	r3, #12
 80050d8:	7812      	ldrb	r2, [r2, #0]
 80050da:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050e0:	1c5a      	adds	r2, r3, #1
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80050ea:	b29b      	uxth	r3, r3
 80050ec:	3b01      	subs	r3, #1
 80050ee:	b29a      	uxth	r2, r3
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80050f4:	2300      	movs	r3, #0
 80050f6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	689b      	ldr	r3, [r3, #8]
 80050fe:	f003 0301 	and.w	r3, r3, #1
 8005102:	2b01      	cmp	r3, #1
 8005104:	d119      	bne.n	800513a <HAL_SPI_TransmitReceive+0x2b6>
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800510a:	b29b      	uxth	r3, r3
 800510c:	2b00      	cmp	r3, #0
 800510e:	d014      	beq.n	800513a <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	68da      	ldr	r2, [r3, #12]
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800511a:	b2d2      	uxtb	r2, r2
 800511c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005122:	1c5a      	adds	r2, r3, #1
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800512c:	b29b      	uxth	r3, r3
 800512e:	3b01      	subs	r3, #1
 8005130:	b29a      	uxth	r2, r3
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005136:	2301      	movs	r3, #1
 8005138:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800513a:	f7fd f967 	bl	800240c <HAL_GetTick>
 800513e:	4602      	mov	r2, r0
 8005140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005142:	1ad3      	subs	r3, r2, r3
 8005144:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005146:	429a      	cmp	r2, r3
 8005148:	d803      	bhi.n	8005152 <HAL_SPI_TransmitReceive+0x2ce>
 800514a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800514c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005150:	d102      	bne.n	8005158 <HAL_SPI_TransmitReceive+0x2d4>
 8005152:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005154:	2b00      	cmp	r3, #0
 8005156:	d107      	bne.n	8005168 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8005158:	2303      	movs	r3, #3
 800515a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	2201      	movs	r2, #1
 8005162:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8005166:	e033      	b.n	80051d0 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800516c:	b29b      	uxth	r3, r3
 800516e:	2b00      	cmp	r3, #0
 8005170:	d19e      	bne.n	80050b0 <HAL_SPI_TransmitReceive+0x22c>
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005176:	b29b      	uxth	r3, r3
 8005178:	2b00      	cmp	r3, #0
 800517a:	d199      	bne.n	80050b0 <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800517c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800517e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005180:	68f8      	ldr	r0, [r7, #12]
 8005182:	f000 fa0d 	bl	80055a0 <SPI_EndRxTxTransaction>
 8005186:	4603      	mov	r3, r0
 8005188:	2b00      	cmp	r3, #0
 800518a:	d006      	beq.n	800519a <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 800518c:	2301      	movs	r3, #1
 800518e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2220      	movs	r2, #32
 8005196:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8005198:	e01a      	b.n	80051d0 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	689b      	ldr	r3, [r3, #8]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d10a      	bne.n	80051b8 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80051a2:	2300      	movs	r3, #0
 80051a4:	617b      	str	r3, [r7, #20]
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	68db      	ldr	r3, [r3, #12]
 80051ac:	617b      	str	r3, [r7, #20]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	689b      	ldr	r3, [r3, #8]
 80051b4:	617b      	str	r3, [r7, #20]
 80051b6:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d003      	beq.n	80051c8 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 80051c0:	2301      	movs	r3, #1
 80051c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80051c6:	e003      	b.n	80051d0 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2200      	movs	r2, #0
 80051d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80051d8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80051dc:	4618      	mov	r0, r3
 80051de:	3730      	adds	r7, #48	; 0x30
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bd80      	pop	{r7, pc}

080051e4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b088      	sub	sp, #32
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	685b      	ldr	r3, [r3, #4]
 80051f2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	689b      	ldr	r3, [r3, #8]
 80051fa:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80051fc:	69bb      	ldr	r3, [r7, #24]
 80051fe:	099b      	lsrs	r3, r3, #6
 8005200:	f003 0301 	and.w	r3, r3, #1
 8005204:	2b00      	cmp	r3, #0
 8005206:	d10f      	bne.n	8005228 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005208:	69bb      	ldr	r3, [r7, #24]
 800520a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800520e:	2b00      	cmp	r3, #0
 8005210:	d00a      	beq.n	8005228 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005212:	69fb      	ldr	r3, [r7, #28]
 8005214:	099b      	lsrs	r3, r3, #6
 8005216:	f003 0301 	and.w	r3, r3, #1
 800521a:	2b00      	cmp	r3, #0
 800521c:	d004      	beq.n	8005228 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	4798      	blx	r3
    return;
 8005226:	e0be      	b.n	80053a6 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005228:	69bb      	ldr	r3, [r7, #24]
 800522a:	085b      	lsrs	r3, r3, #1
 800522c:	f003 0301 	and.w	r3, r3, #1
 8005230:	2b00      	cmp	r3, #0
 8005232:	d00a      	beq.n	800524a <HAL_SPI_IRQHandler+0x66>
 8005234:	69fb      	ldr	r3, [r7, #28]
 8005236:	09db      	lsrs	r3, r3, #7
 8005238:	f003 0301 	and.w	r3, r3, #1
 800523c:	2b00      	cmp	r3, #0
 800523e:	d004      	beq.n	800524a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005244:	6878      	ldr	r0, [r7, #4]
 8005246:	4798      	blx	r3
    return;
 8005248:	e0ad      	b.n	80053a6 <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 800524a:	69bb      	ldr	r3, [r7, #24]
 800524c:	095b      	lsrs	r3, r3, #5
 800524e:	f003 0301 	and.w	r3, r3, #1
 8005252:	2b00      	cmp	r3, #0
 8005254:	d106      	bne.n	8005264 <HAL_SPI_IRQHandler+0x80>
 8005256:	69bb      	ldr	r3, [r7, #24]
 8005258:	099b      	lsrs	r3, r3, #6
 800525a:	f003 0301 	and.w	r3, r3, #1
 800525e:	2b00      	cmp	r3, #0
 8005260:	f000 80a1 	beq.w	80053a6 <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005264:	69fb      	ldr	r3, [r7, #28]
 8005266:	095b      	lsrs	r3, r3, #5
 8005268:	f003 0301 	and.w	r3, r3, #1
 800526c:	2b00      	cmp	r3, #0
 800526e:	f000 809a 	beq.w	80053a6 <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005272:	69bb      	ldr	r3, [r7, #24]
 8005274:	099b      	lsrs	r3, r3, #6
 8005276:	f003 0301 	and.w	r3, r3, #1
 800527a:	2b00      	cmp	r3, #0
 800527c:	d023      	beq.n	80052c6 <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005284:	b2db      	uxtb	r3, r3
 8005286:	2b03      	cmp	r3, #3
 8005288:	d011      	beq.n	80052ae <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800528e:	f043 0204 	orr.w	r2, r3, #4
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005296:	2300      	movs	r3, #0
 8005298:	617b      	str	r3, [r7, #20]
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	68db      	ldr	r3, [r3, #12]
 80052a0:	617b      	str	r3, [r7, #20]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	689b      	ldr	r3, [r3, #8]
 80052a8:	617b      	str	r3, [r7, #20]
 80052aa:	697b      	ldr	r3, [r7, #20]
 80052ac:	e00b      	b.n	80052c6 <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80052ae:	2300      	movs	r3, #0
 80052b0:	613b      	str	r3, [r7, #16]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	68db      	ldr	r3, [r3, #12]
 80052b8:	613b      	str	r3, [r7, #16]
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	689b      	ldr	r3, [r3, #8]
 80052c0:	613b      	str	r3, [r7, #16]
 80052c2:	693b      	ldr	r3, [r7, #16]
        return;
 80052c4:	e06f      	b.n	80053a6 <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 80052c6:	69bb      	ldr	r3, [r7, #24]
 80052c8:	095b      	lsrs	r3, r3, #5
 80052ca:	f003 0301 	and.w	r3, r3, #1
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d014      	beq.n	80052fc <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052d6:	f043 0201 	orr.w	r2, r3, #1
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80052de:	2300      	movs	r3, #0
 80052e0:	60fb      	str	r3, [r7, #12]
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	60fb      	str	r3, [r7, #12]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	681a      	ldr	r2, [r3, #0]
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80052f8:	601a      	str	r2, [r3, #0]
 80052fa:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005300:	2b00      	cmp	r3, #0
 8005302:	d04f      	beq.n	80053a4 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	685a      	ldr	r2, [r3, #4]
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005312:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2201      	movs	r2, #1
 8005318:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800531c:	69fb      	ldr	r3, [r7, #28]
 800531e:	f003 0302 	and.w	r3, r3, #2
 8005322:	2b00      	cmp	r3, #0
 8005324:	d104      	bne.n	8005330 <HAL_SPI_IRQHandler+0x14c>
 8005326:	69fb      	ldr	r3, [r7, #28]
 8005328:	f003 0301 	and.w	r3, r3, #1
 800532c:	2b00      	cmp	r3, #0
 800532e:	d034      	beq.n	800539a <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	685a      	ldr	r2, [r3, #4]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f022 0203 	bic.w	r2, r2, #3
 800533e:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005344:	2b00      	cmp	r3, #0
 8005346:	d011      	beq.n	800536c <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800534c:	4a17      	ldr	r2, [pc, #92]	; (80053ac <HAL_SPI_IRQHandler+0x1c8>)
 800534e:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005354:	4618      	mov	r0, r3
 8005356:	f7fe f86d 	bl	8003434 <HAL_DMA_Abort_IT>
 800535a:	4603      	mov	r3, r0
 800535c:	2b00      	cmp	r3, #0
 800535e:	d005      	beq.n	800536c <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005364:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005370:	2b00      	cmp	r3, #0
 8005372:	d016      	beq.n	80053a2 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005378:	4a0c      	ldr	r2, [pc, #48]	; (80053ac <HAL_SPI_IRQHandler+0x1c8>)
 800537a:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005380:	4618      	mov	r0, r3
 8005382:	f7fe f857 	bl	8003434 <HAL_DMA_Abort_IT>
 8005386:	4603      	mov	r3, r0
 8005388:	2b00      	cmp	r3, #0
 800538a:	d00a      	beq.n	80053a2 <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005390:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8005398:	e003      	b.n	80053a2 <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f000 f808 	bl	80053b0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80053a0:	e000      	b.n	80053a4 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 80053a2:	bf00      	nop
    return;
 80053a4:	bf00      	nop
  }
}
 80053a6:	3720      	adds	r7, #32
 80053a8:	46bd      	mov	sp, r7
 80053aa:	bd80      	pop	{r7, pc}
 80053ac:	080053c3 	.word	0x080053c3

080053b0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b083      	sub	sp, #12
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80053b8:	bf00      	nop
 80053ba:	370c      	adds	r7, #12
 80053bc:	46bd      	mov	sp, r7
 80053be:	bc80      	pop	{r7}
 80053c0:	4770      	bx	lr

080053c2 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80053c2:	b580      	push	{r7, lr}
 80053c4:	b084      	sub	sp, #16
 80053c6:	af00      	add	r7, sp, #0
 80053c8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ce:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2200      	movs	r2, #0
 80053d4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	2200      	movs	r2, #0
 80053da:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80053dc:	68f8      	ldr	r0, [r7, #12]
 80053de:	f7ff ffe7 	bl	80053b0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80053e2:	bf00      	nop
 80053e4:	3710      	adds	r7, #16
 80053e6:	46bd      	mov	sp, r7
 80053e8:	bd80      	pop	{r7, pc}
	...

080053ec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b088      	sub	sp, #32
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	60f8      	str	r0, [r7, #12]
 80053f4:	60b9      	str	r1, [r7, #8]
 80053f6:	603b      	str	r3, [r7, #0]
 80053f8:	4613      	mov	r3, r2
 80053fa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80053fc:	f7fd f806 	bl	800240c <HAL_GetTick>
 8005400:	4602      	mov	r2, r0
 8005402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005404:	1a9b      	subs	r3, r3, r2
 8005406:	683a      	ldr	r2, [r7, #0]
 8005408:	4413      	add	r3, r2
 800540a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800540c:	f7fc fffe 	bl	800240c <HAL_GetTick>
 8005410:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005412:	4b39      	ldr	r3, [pc, #228]	; (80054f8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	015b      	lsls	r3, r3, #5
 8005418:	0d1b      	lsrs	r3, r3, #20
 800541a:	69fa      	ldr	r2, [r7, #28]
 800541c:	fb02 f303 	mul.w	r3, r2, r3
 8005420:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005422:	e054      	b.n	80054ce <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	f1b3 3fff 	cmp.w	r3, #4294967295
 800542a:	d050      	beq.n	80054ce <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800542c:	f7fc ffee 	bl	800240c <HAL_GetTick>
 8005430:	4602      	mov	r2, r0
 8005432:	69bb      	ldr	r3, [r7, #24]
 8005434:	1ad3      	subs	r3, r2, r3
 8005436:	69fa      	ldr	r2, [r7, #28]
 8005438:	429a      	cmp	r2, r3
 800543a:	d902      	bls.n	8005442 <SPI_WaitFlagStateUntilTimeout+0x56>
 800543c:	69fb      	ldr	r3, [r7, #28]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d13d      	bne.n	80054be <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	685a      	ldr	r2, [r3, #4]
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005450:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800545a:	d111      	bne.n	8005480 <SPI_WaitFlagStateUntilTimeout+0x94>
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	689b      	ldr	r3, [r3, #8]
 8005460:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005464:	d004      	beq.n	8005470 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	689b      	ldr	r3, [r3, #8]
 800546a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800546e:	d107      	bne.n	8005480 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	681a      	ldr	r2, [r3, #0]
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800547e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005484:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005488:	d10f      	bne.n	80054aa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005498:	601a      	str	r2, [r3, #0]
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80054a8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	2201      	movs	r2, #1
 80054ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	2200      	movs	r2, #0
 80054b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80054ba:	2303      	movs	r3, #3
 80054bc:	e017      	b.n	80054ee <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80054be:	697b      	ldr	r3, [r7, #20]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d101      	bne.n	80054c8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80054c4:	2300      	movs	r3, #0
 80054c6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80054c8:	697b      	ldr	r3, [r7, #20]
 80054ca:	3b01      	subs	r3, #1
 80054cc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	689a      	ldr	r2, [r3, #8]
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	4013      	ands	r3, r2
 80054d8:	68ba      	ldr	r2, [r7, #8]
 80054da:	429a      	cmp	r2, r3
 80054dc:	bf0c      	ite	eq
 80054de:	2301      	moveq	r3, #1
 80054e0:	2300      	movne	r3, #0
 80054e2:	b2db      	uxtb	r3, r3
 80054e4:	461a      	mov	r2, r3
 80054e6:	79fb      	ldrb	r3, [r7, #7]
 80054e8:	429a      	cmp	r2, r3
 80054ea:	d19b      	bne.n	8005424 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80054ec:	2300      	movs	r3, #0
}
 80054ee:	4618      	mov	r0, r3
 80054f0:	3720      	adds	r7, #32
 80054f2:	46bd      	mov	sp, r7
 80054f4:	bd80      	pop	{r7, pc}
 80054f6:	bf00      	nop
 80054f8:	20000018 	.word	0x20000018

080054fc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b086      	sub	sp, #24
 8005500:	af02      	add	r7, sp, #8
 8005502:	60f8      	str	r0, [r7, #12]
 8005504:	60b9      	str	r1, [r7, #8]
 8005506:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005510:	d111      	bne.n	8005536 <SPI_EndRxTransaction+0x3a>
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	689b      	ldr	r3, [r3, #8]
 8005516:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800551a:	d004      	beq.n	8005526 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	689b      	ldr	r3, [r3, #8]
 8005520:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005524:	d107      	bne.n	8005536 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005534:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800553e:	d117      	bne.n	8005570 <SPI_EndRxTransaction+0x74>
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	689b      	ldr	r3, [r3, #8]
 8005544:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005548:	d112      	bne.n	8005570 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	9300      	str	r3, [sp, #0]
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	2200      	movs	r2, #0
 8005552:	2101      	movs	r1, #1
 8005554:	68f8      	ldr	r0, [r7, #12]
 8005556:	f7ff ff49 	bl	80053ec <SPI_WaitFlagStateUntilTimeout>
 800555a:	4603      	mov	r3, r0
 800555c:	2b00      	cmp	r3, #0
 800555e:	d01a      	beq.n	8005596 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005564:	f043 0220 	orr.w	r2, r3, #32
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800556c:	2303      	movs	r3, #3
 800556e:	e013      	b.n	8005598 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	9300      	str	r3, [sp, #0]
 8005574:	68bb      	ldr	r3, [r7, #8]
 8005576:	2200      	movs	r2, #0
 8005578:	2180      	movs	r1, #128	; 0x80
 800557a:	68f8      	ldr	r0, [r7, #12]
 800557c:	f7ff ff36 	bl	80053ec <SPI_WaitFlagStateUntilTimeout>
 8005580:	4603      	mov	r3, r0
 8005582:	2b00      	cmp	r3, #0
 8005584:	d007      	beq.n	8005596 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800558a:	f043 0220 	orr.w	r2, r3, #32
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8005592:	2303      	movs	r3, #3
 8005594:	e000      	b.n	8005598 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8005596:	2300      	movs	r3, #0
}
 8005598:	4618      	mov	r0, r3
 800559a:	3710      	adds	r7, #16
 800559c:	46bd      	mov	sp, r7
 800559e:	bd80      	pop	{r7, pc}

080055a0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b086      	sub	sp, #24
 80055a4:	af02      	add	r7, sp, #8
 80055a6:	60f8      	str	r0, [r7, #12]
 80055a8:	60b9      	str	r1, [r7, #8]
 80055aa:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	9300      	str	r3, [sp, #0]
 80055b0:	68bb      	ldr	r3, [r7, #8]
 80055b2:	2200      	movs	r2, #0
 80055b4:	2180      	movs	r1, #128	; 0x80
 80055b6:	68f8      	ldr	r0, [r7, #12]
 80055b8:	f7ff ff18 	bl	80053ec <SPI_WaitFlagStateUntilTimeout>
 80055bc:	4603      	mov	r3, r0
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d007      	beq.n	80055d2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055c6:	f043 0220 	orr.w	r2, r3, #32
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80055ce:	2303      	movs	r3, #3
 80055d0:	e000      	b.n	80055d4 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80055d2:	2300      	movs	r3, #0
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	3710      	adds	r7, #16
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}

080055dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b082      	sub	sp, #8
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d101      	bne.n	80055ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80055ea:	2301      	movs	r3, #1
 80055ec:	e041      	b.n	8005672 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055f4:	b2db      	uxtb	r3, r3
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d106      	bne.n	8005608 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2200      	movs	r2, #0
 80055fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	f7fb fe68 	bl	80012d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2202      	movs	r2, #2
 800560c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681a      	ldr	r2, [r3, #0]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	3304      	adds	r3, #4
 8005618:	4619      	mov	r1, r3
 800561a:	4610      	mov	r0, r2
 800561c:	f000 fa74 	bl	8005b08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2201      	movs	r2, #1
 8005624:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2201      	movs	r2, #1
 800562c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2201      	movs	r2, #1
 8005634:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2201      	movs	r2, #1
 800563c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2201      	movs	r2, #1
 8005644:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2201      	movs	r2, #1
 800564c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2201      	movs	r2, #1
 8005654:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2201      	movs	r2, #1
 800565c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2201      	movs	r2, #1
 8005664:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2201      	movs	r2, #1
 800566c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005670:	2300      	movs	r3, #0
}
 8005672:	4618      	mov	r0, r3
 8005674:	3708      	adds	r7, #8
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}
	...

0800567c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800567c:	b480      	push	{r7}
 800567e:	b085      	sub	sp, #20
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800568a:	b2db      	uxtb	r3, r3
 800568c:	2b01      	cmp	r3, #1
 800568e:	d001      	beq.n	8005694 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005690:	2301      	movs	r3, #1
 8005692:	e03a      	b.n	800570a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2202      	movs	r2, #2
 8005698:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	68da      	ldr	r2, [r3, #12]
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f042 0201 	orr.w	r2, r2, #1
 80056aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a18      	ldr	r2, [pc, #96]	; (8005714 <HAL_TIM_Base_Start_IT+0x98>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d00e      	beq.n	80056d4 <HAL_TIM_Base_Start_IT+0x58>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056be:	d009      	beq.n	80056d4 <HAL_TIM_Base_Start_IT+0x58>
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	4a14      	ldr	r2, [pc, #80]	; (8005718 <HAL_TIM_Base_Start_IT+0x9c>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d004      	beq.n	80056d4 <HAL_TIM_Base_Start_IT+0x58>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a13      	ldr	r2, [pc, #76]	; (800571c <HAL_TIM_Base_Start_IT+0xa0>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d111      	bne.n	80056f8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	f003 0307 	and.w	r3, r3, #7
 80056de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	2b06      	cmp	r3, #6
 80056e4:	d010      	beq.n	8005708 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	681a      	ldr	r2, [r3, #0]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f042 0201 	orr.w	r2, r2, #1
 80056f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80056f6:	e007      	b.n	8005708 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	681a      	ldr	r2, [r3, #0]
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f042 0201 	orr.w	r2, r2, #1
 8005706:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005708:	2300      	movs	r3, #0
}
 800570a:	4618      	mov	r0, r3
 800570c:	3714      	adds	r7, #20
 800570e:	46bd      	mov	sp, r7
 8005710:	bc80      	pop	{r7}
 8005712:	4770      	bx	lr
 8005714:	40012c00 	.word	0x40012c00
 8005718:	40000400 	.word	0x40000400
 800571c:	40000800 	.word	0x40000800

08005720 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b082      	sub	sp, #8
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	691b      	ldr	r3, [r3, #16]
 800572e:	f003 0302 	and.w	r3, r3, #2
 8005732:	2b02      	cmp	r3, #2
 8005734:	d122      	bne.n	800577c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	68db      	ldr	r3, [r3, #12]
 800573c:	f003 0302 	and.w	r3, r3, #2
 8005740:	2b02      	cmp	r3, #2
 8005742:	d11b      	bne.n	800577c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f06f 0202 	mvn.w	r2, #2
 800574c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2201      	movs	r2, #1
 8005752:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	699b      	ldr	r3, [r3, #24]
 800575a:	f003 0303 	and.w	r3, r3, #3
 800575e:	2b00      	cmp	r3, #0
 8005760:	d003      	beq.n	800576a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005762:	6878      	ldr	r0, [r7, #4]
 8005764:	f000 f9b4 	bl	8005ad0 <HAL_TIM_IC_CaptureCallback>
 8005768:	e005      	b.n	8005776 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f000 f9a7 	bl	8005abe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005770:	6878      	ldr	r0, [r7, #4]
 8005772:	f000 f9b6 	bl	8005ae2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	2200      	movs	r2, #0
 800577a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	691b      	ldr	r3, [r3, #16]
 8005782:	f003 0304 	and.w	r3, r3, #4
 8005786:	2b04      	cmp	r3, #4
 8005788:	d122      	bne.n	80057d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	68db      	ldr	r3, [r3, #12]
 8005790:	f003 0304 	and.w	r3, r3, #4
 8005794:	2b04      	cmp	r3, #4
 8005796:	d11b      	bne.n	80057d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f06f 0204 	mvn.w	r2, #4
 80057a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2202      	movs	r2, #2
 80057a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	699b      	ldr	r3, [r3, #24]
 80057ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d003      	beq.n	80057be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057b6:	6878      	ldr	r0, [r7, #4]
 80057b8:	f000 f98a 	bl	8005ad0 <HAL_TIM_IC_CaptureCallback>
 80057bc:	e005      	b.n	80057ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057be:	6878      	ldr	r0, [r7, #4]
 80057c0:	f000 f97d 	bl	8005abe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057c4:	6878      	ldr	r0, [r7, #4]
 80057c6:	f000 f98c 	bl	8005ae2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2200      	movs	r2, #0
 80057ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	691b      	ldr	r3, [r3, #16]
 80057d6:	f003 0308 	and.w	r3, r3, #8
 80057da:	2b08      	cmp	r3, #8
 80057dc:	d122      	bne.n	8005824 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	68db      	ldr	r3, [r3, #12]
 80057e4:	f003 0308 	and.w	r3, r3, #8
 80057e8:	2b08      	cmp	r3, #8
 80057ea:	d11b      	bne.n	8005824 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f06f 0208 	mvn.w	r2, #8
 80057f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2204      	movs	r2, #4
 80057fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	69db      	ldr	r3, [r3, #28]
 8005802:	f003 0303 	and.w	r3, r3, #3
 8005806:	2b00      	cmp	r3, #0
 8005808:	d003      	beq.n	8005812 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800580a:	6878      	ldr	r0, [r7, #4]
 800580c:	f000 f960 	bl	8005ad0 <HAL_TIM_IC_CaptureCallback>
 8005810:	e005      	b.n	800581e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005812:	6878      	ldr	r0, [r7, #4]
 8005814:	f000 f953 	bl	8005abe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005818:	6878      	ldr	r0, [r7, #4]
 800581a:	f000 f962 	bl	8005ae2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2200      	movs	r2, #0
 8005822:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	691b      	ldr	r3, [r3, #16]
 800582a:	f003 0310 	and.w	r3, r3, #16
 800582e:	2b10      	cmp	r3, #16
 8005830:	d122      	bne.n	8005878 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	68db      	ldr	r3, [r3, #12]
 8005838:	f003 0310 	and.w	r3, r3, #16
 800583c:	2b10      	cmp	r3, #16
 800583e:	d11b      	bne.n	8005878 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f06f 0210 	mvn.w	r2, #16
 8005848:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2208      	movs	r2, #8
 800584e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	69db      	ldr	r3, [r3, #28]
 8005856:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800585a:	2b00      	cmp	r3, #0
 800585c:	d003      	beq.n	8005866 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	f000 f936 	bl	8005ad0 <HAL_TIM_IC_CaptureCallback>
 8005864:	e005      	b.n	8005872 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f000 f929 	bl	8005abe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	f000 f938 	bl	8005ae2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2200      	movs	r2, #0
 8005876:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	691b      	ldr	r3, [r3, #16]
 800587e:	f003 0301 	and.w	r3, r3, #1
 8005882:	2b01      	cmp	r3, #1
 8005884:	d10e      	bne.n	80058a4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	68db      	ldr	r3, [r3, #12]
 800588c:	f003 0301 	and.w	r3, r3, #1
 8005890:	2b01      	cmp	r3, #1
 8005892:	d107      	bne.n	80058a4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f06f 0201 	mvn.w	r2, #1
 800589c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f7fb faf2 	bl	8000e88 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	691b      	ldr	r3, [r3, #16]
 80058aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058ae:	2b80      	cmp	r3, #128	; 0x80
 80058b0:	d10e      	bne.n	80058d0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	68db      	ldr	r3, [r3, #12]
 80058b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80058bc:	2b80      	cmp	r3, #128	; 0x80
 80058be:	d107      	bne.n	80058d0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80058c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80058ca:	6878      	ldr	r0, [r7, #4]
 80058cc:	f000 fa7b 	bl	8005dc6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	691b      	ldr	r3, [r3, #16]
 80058d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058da:	2b40      	cmp	r3, #64	; 0x40
 80058dc:	d10e      	bne.n	80058fc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	68db      	ldr	r3, [r3, #12]
 80058e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058e8:	2b40      	cmp	r3, #64	; 0x40
 80058ea:	d107      	bne.n	80058fc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80058f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80058f6:	6878      	ldr	r0, [r7, #4]
 80058f8:	f000 f8fc 	bl	8005af4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	691b      	ldr	r3, [r3, #16]
 8005902:	f003 0320 	and.w	r3, r3, #32
 8005906:	2b20      	cmp	r3, #32
 8005908:	d10e      	bne.n	8005928 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	68db      	ldr	r3, [r3, #12]
 8005910:	f003 0320 	and.w	r3, r3, #32
 8005914:	2b20      	cmp	r3, #32
 8005916:	d107      	bne.n	8005928 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f06f 0220 	mvn.w	r2, #32
 8005920:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005922:	6878      	ldr	r0, [r7, #4]
 8005924:	f000 fa46 	bl	8005db4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005928:	bf00      	nop
 800592a:	3708      	adds	r7, #8
 800592c:	46bd      	mov	sp, r7
 800592e:	bd80      	pop	{r7, pc}

08005930 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b084      	sub	sp, #16
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
 8005938:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800593a:	2300      	movs	r3, #0
 800593c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005944:	2b01      	cmp	r3, #1
 8005946:	d101      	bne.n	800594c <HAL_TIM_ConfigClockSource+0x1c>
 8005948:	2302      	movs	r3, #2
 800594a:	e0b4      	b.n	8005ab6 <HAL_TIM_ConfigClockSource+0x186>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2201      	movs	r2, #1
 8005950:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2202      	movs	r2, #2
 8005958:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	689b      	ldr	r3, [r3, #8]
 8005962:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800596a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005972:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	68ba      	ldr	r2, [r7, #8]
 800597a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005984:	d03e      	beq.n	8005a04 <HAL_TIM_ConfigClockSource+0xd4>
 8005986:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800598a:	f200 8087 	bhi.w	8005a9c <HAL_TIM_ConfigClockSource+0x16c>
 800598e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005992:	f000 8086 	beq.w	8005aa2 <HAL_TIM_ConfigClockSource+0x172>
 8005996:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800599a:	d87f      	bhi.n	8005a9c <HAL_TIM_ConfigClockSource+0x16c>
 800599c:	2b70      	cmp	r3, #112	; 0x70
 800599e:	d01a      	beq.n	80059d6 <HAL_TIM_ConfigClockSource+0xa6>
 80059a0:	2b70      	cmp	r3, #112	; 0x70
 80059a2:	d87b      	bhi.n	8005a9c <HAL_TIM_ConfigClockSource+0x16c>
 80059a4:	2b60      	cmp	r3, #96	; 0x60
 80059a6:	d050      	beq.n	8005a4a <HAL_TIM_ConfigClockSource+0x11a>
 80059a8:	2b60      	cmp	r3, #96	; 0x60
 80059aa:	d877      	bhi.n	8005a9c <HAL_TIM_ConfigClockSource+0x16c>
 80059ac:	2b50      	cmp	r3, #80	; 0x50
 80059ae:	d03c      	beq.n	8005a2a <HAL_TIM_ConfigClockSource+0xfa>
 80059b0:	2b50      	cmp	r3, #80	; 0x50
 80059b2:	d873      	bhi.n	8005a9c <HAL_TIM_ConfigClockSource+0x16c>
 80059b4:	2b40      	cmp	r3, #64	; 0x40
 80059b6:	d058      	beq.n	8005a6a <HAL_TIM_ConfigClockSource+0x13a>
 80059b8:	2b40      	cmp	r3, #64	; 0x40
 80059ba:	d86f      	bhi.n	8005a9c <HAL_TIM_ConfigClockSource+0x16c>
 80059bc:	2b30      	cmp	r3, #48	; 0x30
 80059be:	d064      	beq.n	8005a8a <HAL_TIM_ConfigClockSource+0x15a>
 80059c0:	2b30      	cmp	r3, #48	; 0x30
 80059c2:	d86b      	bhi.n	8005a9c <HAL_TIM_ConfigClockSource+0x16c>
 80059c4:	2b20      	cmp	r3, #32
 80059c6:	d060      	beq.n	8005a8a <HAL_TIM_ConfigClockSource+0x15a>
 80059c8:	2b20      	cmp	r3, #32
 80059ca:	d867      	bhi.n	8005a9c <HAL_TIM_ConfigClockSource+0x16c>
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d05c      	beq.n	8005a8a <HAL_TIM_ConfigClockSource+0x15a>
 80059d0:	2b10      	cmp	r3, #16
 80059d2:	d05a      	beq.n	8005a8a <HAL_TIM_ConfigClockSource+0x15a>
 80059d4:	e062      	b.n	8005a9c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6818      	ldr	r0, [r3, #0]
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	6899      	ldr	r1, [r3, #8]
 80059de:	683b      	ldr	r3, [r7, #0]
 80059e0:	685a      	ldr	r2, [r3, #4]
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	68db      	ldr	r3, [r3, #12]
 80059e6:	f000 f968 	bl	8005cba <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	689b      	ldr	r3, [r3, #8]
 80059f0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80059f2:	68bb      	ldr	r3, [r7, #8]
 80059f4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80059f8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	68ba      	ldr	r2, [r7, #8]
 8005a00:	609a      	str	r2, [r3, #8]
      break;
 8005a02:	e04f      	b.n	8005aa4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6818      	ldr	r0, [r3, #0]
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	6899      	ldr	r1, [r3, #8]
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	685a      	ldr	r2, [r3, #4]
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	68db      	ldr	r3, [r3, #12]
 8005a14:	f000 f951 	bl	8005cba <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	689a      	ldr	r2, [r3, #8]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005a26:	609a      	str	r2, [r3, #8]
      break;
 8005a28:	e03c      	b.n	8005aa4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6818      	ldr	r0, [r3, #0]
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	6859      	ldr	r1, [r3, #4]
 8005a32:	683b      	ldr	r3, [r7, #0]
 8005a34:	68db      	ldr	r3, [r3, #12]
 8005a36:	461a      	mov	r2, r3
 8005a38:	f000 f8c8 	bl	8005bcc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	2150      	movs	r1, #80	; 0x50
 8005a42:	4618      	mov	r0, r3
 8005a44:	f000 f91f 	bl	8005c86 <TIM_ITRx_SetConfig>
      break;
 8005a48:	e02c      	b.n	8005aa4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6818      	ldr	r0, [r3, #0]
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	6859      	ldr	r1, [r3, #4]
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	68db      	ldr	r3, [r3, #12]
 8005a56:	461a      	mov	r2, r3
 8005a58:	f000 f8e6 	bl	8005c28 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	2160      	movs	r1, #96	; 0x60
 8005a62:	4618      	mov	r0, r3
 8005a64:	f000 f90f 	bl	8005c86 <TIM_ITRx_SetConfig>
      break;
 8005a68:	e01c      	b.n	8005aa4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6818      	ldr	r0, [r3, #0]
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	6859      	ldr	r1, [r3, #4]
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	68db      	ldr	r3, [r3, #12]
 8005a76:	461a      	mov	r2, r3
 8005a78:	f000 f8a8 	bl	8005bcc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	2140      	movs	r1, #64	; 0x40
 8005a82:	4618      	mov	r0, r3
 8005a84:	f000 f8ff 	bl	8005c86 <TIM_ITRx_SetConfig>
      break;
 8005a88:	e00c      	b.n	8005aa4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4619      	mov	r1, r3
 8005a94:	4610      	mov	r0, r2
 8005a96:	f000 f8f6 	bl	8005c86 <TIM_ITRx_SetConfig>
      break;
 8005a9a:	e003      	b.n	8005aa4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	73fb      	strb	r3, [r7, #15]
      break;
 8005aa0:	e000      	b.n	8005aa4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005aa2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2200      	movs	r2, #0
 8005ab0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005ab4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	3710      	adds	r7, #16
 8005aba:	46bd      	mov	sp, r7
 8005abc:	bd80      	pop	{r7, pc}

08005abe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005abe:	b480      	push	{r7}
 8005ac0:	b083      	sub	sp, #12
 8005ac2:	af00      	add	r7, sp, #0
 8005ac4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005ac6:	bf00      	nop
 8005ac8:	370c      	adds	r7, #12
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bc80      	pop	{r7}
 8005ace:	4770      	bx	lr

08005ad0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	b083      	sub	sp, #12
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005ad8:	bf00      	nop
 8005ada:	370c      	adds	r7, #12
 8005adc:	46bd      	mov	sp, r7
 8005ade:	bc80      	pop	{r7}
 8005ae0:	4770      	bx	lr

08005ae2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005ae2:	b480      	push	{r7}
 8005ae4:	b083      	sub	sp, #12
 8005ae6:	af00      	add	r7, sp, #0
 8005ae8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005aea:	bf00      	nop
 8005aec:	370c      	adds	r7, #12
 8005aee:	46bd      	mov	sp, r7
 8005af0:	bc80      	pop	{r7}
 8005af2:	4770      	bx	lr

08005af4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005af4:	b480      	push	{r7}
 8005af6:	b083      	sub	sp, #12
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005afc:	bf00      	nop
 8005afe:	370c      	adds	r7, #12
 8005b00:	46bd      	mov	sp, r7
 8005b02:	bc80      	pop	{r7}
 8005b04:	4770      	bx	lr
	...

08005b08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b085      	sub	sp, #20
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
 8005b10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	4a29      	ldr	r2, [pc, #164]	; (8005bc0 <TIM_Base_SetConfig+0xb8>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d00b      	beq.n	8005b38 <TIM_Base_SetConfig+0x30>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b26:	d007      	beq.n	8005b38 <TIM_Base_SetConfig+0x30>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	4a26      	ldr	r2, [pc, #152]	; (8005bc4 <TIM_Base_SetConfig+0xbc>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d003      	beq.n	8005b38 <TIM_Base_SetConfig+0x30>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	4a25      	ldr	r2, [pc, #148]	; (8005bc8 <TIM_Base_SetConfig+0xc0>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d108      	bne.n	8005b4a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b3e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	68fa      	ldr	r2, [r7, #12]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	4a1c      	ldr	r2, [pc, #112]	; (8005bc0 <TIM_Base_SetConfig+0xb8>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d00b      	beq.n	8005b6a <TIM_Base_SetConfig+0x62>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b58:	d007      	beq.n	8005b6a <TIM_Base_SetConfig+0x62>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	4a19      	ldr	r2, [pc, #100]	; (8005bc4 <TIM_Base_SetConfig+0xbc>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d003      	beq.n	8005b6a <TIM_Base_SetConfig+0x62>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	4a18      	ldr	r2, [pc, #96]	; (8005bc8 <TIM_Base_SetConfig+0xc0>)
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d108      	bne.n	8005b7c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	68db      	ldr	r3, [r3, #12]
 8005b76:	68fa      	ldr	r2, [r7, #12]
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	695b      	ldr	r3, [r3, #20]
 8005b86:	4313      	orrs	r3, r2
 8005b88:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	68fa      	ldr	r2, [r7, #12]
 8005b8e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	689a      	ldr	r2, [r3, #8]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	681a      	ldr	r2, [r3, #0]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	4a07      	ldr	r2, [pc, #28]	; (8005bc0 <TIM_Base_SetConfig+0xb8>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d103      	bne.n	8005bb0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	691a      	ldr	r2, [r3, #16]
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2201      	movs	r2, #1
 8005bb4:	615a      	str	r2, [r3, #20]
}
 8005bb6:	bf00      	nop
 8005bb8:	3714      	adds	r7, #20
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bc80      	pop	{r7}
 8005bbe:	4770      	bx	lr
 8005bc0:	40012c00 	.word	0x40012c00
 8005bc4:	40000400 	.word	0x40000400
 8005bc8:	40000800 	.word	0x40000800

08005bcc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b087      	sub	sp, #28
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	60f8      	str	r0, [r7, #12]
 8005bd4:	60b9      	str	r1, [r7, #8]
 8005bd6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	6a1b      	ldr	r3, [r3, #32]
 8005bdc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	6a1b      	ldr	r3, [r3, #32]
 8005be2:	f023 0201 	bic.w	r2, r3, #1
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	699b      	ldr	r3, [r3, #24]
 8005bee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005bf0:	693b      	ldr	r3, [r7, #16]
 8005bf2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005bf6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	011b      	lsls	r3, r3, #4
 8005bfc:	693a      	ldr	r2, [r7, #16]
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c02:	697b      	ldr	r3, [r7, #20]
 8005c04:	f023 030a 	bic.w	r3, r3, #10
 8005c08:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c0a:	697a      	ldr	r2, [r7, #20]
 8005c0c:	68bb      	ldr	r3, [r7, #8]
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	693a      	ldr	r2, [r7, #16]
 8005c16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	697a      	ldr	r2, [r7, #20]
 8005c1c:	621a      	str	r2, [r3, #32]
}
 8005c1e:	bf00      	nop
 8005c20:	371c      	adds	r7, #28
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bc80      	pop	{r7}
 8005c26:	4770      	bx	lr

08005c28 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b087      	sub	sp, #28
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	60f8      	str	r0, [r7, #12]
 8005c30:	60b9      	str	r1, [r7, #8]
 8005c32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	6a1b      	ldr	r3, [r3, #32]
 8005c38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	6a1b      	ldr	r3, [r3, #32]
 8005c3e:	f023 0210 	bic.w	r2, r3, #16
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	699b      	ldr	r3, [r3, #24]
 8005c4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c4c:	693b      	ldr	r3, [r7, #16]
 8005c4e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005c52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	031b      	lsls	r3, r3, #12
 8005c58:	693a      	ldr	r2, [r7, #16]
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005c64:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	011b      	lsls	r3, r3, #4
 8005c6a:	697a      	ldr	r2, [r7, #20]
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	693a      	ldr	r2, [r7, #16]
 8005c74:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	697a      	ldr	r2, [r7, #20]
 8005c7a:	621a      	str	r2, [r3, #32]
}
 8005c7c:	bf00      	nop
 8005c7e:	371c      	adds	r7, #28
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bc80      	pop	{r7}
 8005c84:	4770      	bx	lr

08005c86 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005c86:	b480      	push	{r7}
 8005c88:	b085      	sub	sp, #20
 8005c8a:	af00      	add	r7, sp, #0
 8005c8c:	6078      	str	r0, [r7, #4]
 8005c8e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c9c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005c9e:	683a      	ldr	r2, [r7, #0]
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	f043 0307 	orr.w	r3, r3, #7
 8005ca8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	68fa      	ldr	r2, [r7, #12]
 8005cae:	609a      	str	r2, [r3, #8]
}
 8005cb0:	bf00      	nop
 8005cb2:	3714      	adds	r7, #20
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	bc80      	pop	{r7}
 8005cb8:	4770      	bx	lr

08005cba <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005cba:	b480      	push	{r7}
 8005cbc:	b087      	sub	sp, #28
 8005cbe:	af00      	add	r7, sp, #0
 8005cc0:	60f8      	str	r0, [r7, #12]
 8005cc2:	60b9      	str	r1, [r7, #8]
 8005cc4:	607a      	str	r2, [r7, #4]
 8005cc6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	689b      	ldr	r3, [r3, #8]
 8005ccc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005cd4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	021a      	lsls	r2, r3, #8
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	431a      	orrs	r2, r3
 8005cde:	68bb      	ldr	r3, [r7, #8]
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	697a      	ldr	r2, [r7, #20]
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	697a      	ldr	r2, [r7, #20]
 8005cec:	609a      	str	r2, [r3, #8]
}
 8005cee:	bf00      	nop
 8005cf0:	371c      	adds	r7, #28
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bc80      	pop	{r7}
 8005cf6:	4770      	bx	lr

08005cf8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b085      	sub	sp, #20
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
 8005d00:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d08:	2b01      	cmp	r3, #1
 8005d0a:	d101      	bne.n	8005d10 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d0c:	2302      	movs	r3, #2
 8005d0e:	e046      	b.n	8005d9e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2201      	movs	r2, #1
 8005d14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2202      	movs	r2, #2
 8005d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	689b      	ldr	r3, [r3, #8]
 8005d2e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d36:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	68fa      	ldr	r2, [r7, #12]
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	68fa      	ldr	r2, [r7, #12]
 8005d48:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a16      	ldr	r2, [pc, #88]	; (8005da8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d00e      	beq.n	8005d72 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d5c:	d009      	beq.n	8005d72 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4a12      	ldr	r2, [pc, #72]	; (8005dac <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d004      	beq.n	8005d72 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a10      	ldr	r2, [pc, #64]	; (8005db0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d10c      	bne.n	8005d8c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d78:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	685b      	ldr	r3, [r3, #4]
 8005d7e:	68ba      	ldr	r2, [r7, #8]
 8005d80:	4313      	orrs	r3, r2
 8005d82:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	68ba      	ldr	r2, [r7, #8]
 8005d8a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2201      	movs	r2, #1
 8005d90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2200      	movs	r2, #0
 8005d98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d9c:	2300      	movs	r3, #0
}
 8005d9e:	4618      	mov	r0, r3
 8005da0:	3714      	adds	r7, #20
 8005da2:	46bd      	mov	sp, r7
 8005da4:	bc80      	pop	{r7}
 8005da6:	4770      	bx	lr
 8005da8:	40012c00 	.word	0x40012c00
 8005dac:	40000400 	.word	0x40000400
 8005db0:	40000800 	.word	0x40000800

08005db4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b083      	sub	sp, #12
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005dbc:	bf00      	nop
 8005dbe:	370c      	adds	r7, #12
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bc80      	pop	{r7}
 8005dc4:	4770      	bx	lr

08005dc6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005dc6:	b480      	push	{r7}
 8005dc8:	b083      	sub	sp, #12
 8005dca:	af00      	add	r7, sp, #0
 8005dcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005dce:	bf00      	nop
 8005dd0:	370c      	adds	r7, #12
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	bc80      	pop	{r7}
 8005dd6:	4770      	bx	lr

08005dd8 <__errno>:
 8005dd8:	4b01      	ldr	r3, [pc, #4]	; (8005de0 <__errno+0x8>)
 8005dda:	6818      	ldr	r0, [r3, #0]
 8005ddc:	4770      	bx	lr
 8005dde:	bf00      	nop
 8005de0:	20000024 	.word	0x20000024

08005de4 <__libc_init_array>:
 8005de4:	b570      	push	{r4, r5, r6, lr}
 8005de6:	2600      	movs	r6, #0
 8005de8:	4d0c      	ldr	r5, [pc, #48]	; (8005e1c <__libc_init_array+0x38>)
 8005dea:	4c0d      	ldr	r4, [pc, #52]	; (8005e20 <__libc_init_array+0x3c>)
 8005dec:	1b64      	subs	r4, r4, r5
 8005dee:	10a4      	asrs	r4, r4, #2
 8005df0:	42a6      	cmp	r6, r4
 8005df2:	d109      	bne.n	8005e08 <__libc_init_array+0x24>
 8005df4:	f000 f8dc 	bl	8005fb0 <_init>
 8005df8:	2600      	movs	r6, #0
 8005dfa:	4d0a      	ldr	r5, [pc, #40]	; (8005e24 <__libc_init_array+0x40>)
 8005dfc:	4c0a      	ldr	r4, [pc, #40]	; (8005e28 <__libc_init_array+0x44>)
 8005dfe:	1b64      	subs	r4, r4, r5
 8005e00:	10a4      	asrs	r4, r4, #2
 8005e02:	42a6      	cmp	r6, r4
 8005e04:	d105      	bne.n	8005e12 <__libc_init_array+0x2e>
 8005e06:	bd70      	pop	{r4, r5, r6, pc}
 8005e08:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e0c:	4798      	blx	r3
 8005e0e:	3601      	adds	r6, #1
 8005e10:	e7ee      	b.n	8005df0 <__libc_init_array+0xc>
 8005e12:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e16:	4798      	blx	r3
 8005e18:	3601      	adds	r6, #1
 8005e1a:	e7f2      	b.n	8005e02 <__libc_init_array+0x1e>
 8005e1c:	0800600c 	.word	0x0800600c
 8005e20:	0800600c 	.word	0x0800600c
 8005e24:	0800600c 	.word	0x0800600c
 8005e28:	08006010 	.word	0x08006010

08005e2c <malloc>:
 8005e2c:	4b02      	ldr	r3, [pc, #8]	; (8005e38 <malloc+0xc>)
 8005e2e:	4601      	mov	r1, r0
 8005e30:	6818      	ldr	r0, [r3, #0]
 8005e32:	f000 b82b 	b.w	8005e8c <_malloc_r>
 8005e36:	bf00      	nop
 8005e38:	20000024 	.word	0x20000024

08005e3c <memset>:
 8005e3c:	4603      	mov	r3, r0
 8005e3e:	4402      	add	r2, r0
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d100      	bne.n	8005e46 <memset+0xa>
 8005e44:	4770      	bx	lr
 8005e46:	f803 1b01 	strb.w	r1, [r3], #1
 8005e4a:	e7f9      	b.n	8005e40 <memset+0x4>

08005e4c <sbrk_aligned>:
 8005e4c:	b570      	push	{r4, r5, r6, lr}
 8005e4e:	4e0e      	ldr	r6, [pc, #56]	; (8005e88 <sbrk_aligned+0x3c>)
 8005e50:	460c      	mov	r4, r1
 8005e52:	6831      	ldr	r1, [r6, #0]
 8005e54:	4605      	mov	r5, r0
 8005e56:	b911      	cbnz	r1, 8005e5e <sbrk_aligned+0x12>
 8005e58:	f000 f88c 	bl	8005f74 <_sbrk_r>
 8005e5c:	6030      	str	r0, [r6, #0]
 8005e5e:	4621      	mov	r1, r4
 8005e60:	4628      	mov	r0, r5
 8005e62:	f000 f887 	bl	8005f74 <_sbrk_r>
 8005e66:	1c43      	adds	r3, r0, #1
 8005e68:	d00a      	beq.n	8005e80 <sbrk_aligned+0x34>
 8005e6a:	1cc4      	adds	r4, r0, #3
 8005e6c:	f024 0403 	bic.w	r4, r4, #3
 8005e70:	42a0      	cmp	r0, r4
 8005e72:	d007      	beq.n	8005e84 <sbrk_aligned+0x38>
 8005e74:	1a21      	subs	r1, r4, r0
 8005e76:	4628      	mov	r0, r5
 8005e78:	f000 f87c 	bl	8005f74 <_sbrk_r>
 8005e7c:	3001      	adds	r0, #1
 8005e7e:	d101      	bne.n	8005e84 <sbrk_aligned+0x38>
 8005e80:	f04f 34ff 	mov.w	r4, #4294967295
 8005e84:	4620      	mov	r0, r4
 8005e86:	bd70      	pop	{r4, r5, r6, pc}
 8005e88:	20000268 	.word	0x20000268

08005e8c <_malloc_r>:
 8005e8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e90:	1ccd      	adds	r5, r1, #3
 8005e92:	f025 0503 	bic.w	r5, r5, #3
 8005e96:	3508      	adds	r5, #8
 8005e98:	2d0c      	cmp	r5, #12
 8005e9a:	bf38      	it	cc
 8005e9c:	250c      	movcc	r5, #12
 8005e9e:	2d00      	cmp	r5, #0
 8005ea0:	4607      	mov	r7, r0
 8005ea2:	db01      	blt.n	8005ea8 <_malloc_r+0x1c>
 8005ea4:	42a9      	cmp	r1, r5
 8005ea6:	d905      	bls.n	8005eb4 <_malloc_r+0x28>
 8005ea8:	230c      	movs	r3, #12
 8005eaa:	2600      	movs	r6, #0
 8005eac:	603b      	str	r3, [r7, #0]
 8005eae:	4630      	mov	r0, r6
 8005eb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005eb4:	4e2e      	ldr	r6, [pc, #184]	; (8005f70 <_malloc_r+0xe4>)
 8005eb6:	f000 f86d 	bl	8005f94 <__malloc_lock>
 8005eba:	6833      	ldr	r3, [r6, #0]
 8005ebc:	461c      	mov	r4, r3
 8005ebe:	bb34      	cbnz	r4, 8005f0e <_malloc_r+0x82>
 8005ec0:	4629      	mov	r1, r5
 8005ec2:	4638      	mov	r0, r7
 8005ec4:	f7ff ffc2 	bl	8005e4c <sbrk_aligned>
 8005ec8:	1c43      	adds	r3, r0, #1
 8005eca:	4604      	mov	r4, r0
 8005ecc:	d14d      	bne.n	8005f6a <_malloc_r+0xde>
 8005ece:	6834      	ldr	r4, [r6, #0]
 8005ed0:	4626      	mov	r6, r4
 8005ed2:	2e00      	cmp	r6, #0
 8005ed4:	d140      	bne.n	8005f58 <_malloc_r+0xcc>
 8005ed6:	6823      	ldr	r3, [r4, #0]
 8005ed8:	4631      	mov	r1, r6
 8005eda:	4638      	mov	r0, r7
 8005edc:	eb04 0803 	add.w	r8, r4, r3
 8005ee0:	f000 f848 	bl	8005f74 <_sbrk_r>
 8005ee4:	4580      	cmp	r8, r0
 8005ee6:	d13a      	bne.n	8005f5e <_malloc_r+0xd2>
 8005ee8:	6821      	ldr	r1, [r4, #0]
 8005eea:	3503      	adds	r5, #3
 8005eec:	1a6d      	subs	r5, r5, r1
 8005eee:	f025 0503 	bic.w	r5, r5, #3
 8005ef2:	3508      	adds	r5, #8
 8005ef4:	2d0c      	cmp	r5, #12
 8005ef6:	bf38      	it	cc
 8005ef8:	250c      	movcc	r5, #12
 8005efa:	4638      	mov	r0, r7
 8005efc:	4629      	mov	r1, r5
 8005efe:	f7ff ffa5 	bl	8005e4c <sbrk_aligned>
 8005f02:	3001      	adds	r0, #1
 8005f04:	d02b      	beq.n	8005f5e <_malloc_r+0xd2>
 8005f06:	6823      	ldr	r3, [r4, #0]
 8005f08:	442b      	add	r3, r5
 8005f0a:	6023      	str	r3, [r4, #0]
 8005f0c:	e00e      	b.n	8005f2c <_malloc_r+0xa0>
 8005f0e:	6822      	ldr	r2, [r4, #0]
 8005f10:	1b52      	subs	r2, r2, r5
 8005f12:	d41e      	bmi.n	8005f52 <_malloc_r+0xc6>
 8005f14:	2a0b      	cmp	r2, #11
 8005f16:	d916      	bls.n	8005f46 <_malloc_r+0xba>
 8005f18:	1961      	adds	r1, r4, r5
 8005f1a:	42a3      	cmp	r3, r4
 8005f1c:	6025      	str	r5, [r4, #0]
 8005f1e:	bf18      	it	ne
 8005f20:	6059      	strne	r1, [r3, #4]
 8005f22:	6863      	ldr	r3, [r4, #4]
 8005f24:	bf08      	it	eq
 8005f26:	6031      	streq	r1, [r6, #0]
 8005f28:	5162      	str	r2, [r4, r5]
 8005f2a:	604b      	str	r3, [r1, #4]
 8005f2c:	4638      	mov	r0, r7
 8005f2e:	f104 060b 	add.w	r6, r4, #11
 8005f32:	f000 f835 	bl	8005fa0 <__malloc_unlock>
 8005f36:	f026 0607 	bic.w	r6, r6, #7
 8005f3a:	1d23      	adds	r3, r4, #4
 8005f3c:	1af2      	subs	r2, r6, r3
 8005f3e:	d0b6      	beq.n	8005eae <_malloc_r+0x22>
 8005f40:	1b9b      	subs	r3, r3, r6
 8005f42:	50a3      	str	r3, [r4, r2]
 8005f44:	e7b3      	b.n	8005eae <_malloc_r+0x22>
 8005f46:	6862      	ldr	r2, [r4, #4]
 8005f48:	42a3      	cmp	r3, r4
 8005f4a:	bf0c      	ite	eq
 8005f4c:	6032      	streq	r2, [r6, #0]
 8005f4e:	605a      	strne	r2, [r3, #4]
 8005f50:	e7ec      	b.n	8005f2c <_malloc_r+0xa0>
 8005f52:	4623      	mov	r3, r4
 8005f54:	6864      	ldr	r4, [r4, #4]
 8005f56:	e7b2      	b.n	8005ebe <_malloc_r+0x32>
 8005f58:	4634      	mov	r4, r6
 8005f5a:	6876      	ldr	r6, [r6, #4]
 8005f5c:	e7b9      	b.n	8005ed2 <_malloc_r+0x46>
 8005f5e:	230c      	movs	r3, #12
 8005f60:	4638      	mov	r0, r7
 8005f62:	603b      	str	r3, [r7, #0]
 8005f64:	f000 f81c 	bl	8005fa0 <__malloc_unlock>
 8005f68:	e7a1      	b.n	8005eae <_malloc_r+0x22>
 8005f6a:	6025      	str	r5, [r4, #0]
 8005f6c:	e7de      	b.n	8005f2c <_malloc_r+0xa0>
 8005f6e:	bf00      	nop
 8005f70:	20000264 	.word	0x20000264

08005f74 <_sbrk_r>:
 8005f74:	b538      	push	{r3, r4, r5, lr}
 8005f76:	2300      	movs	r3, #0
 8005f78:	4d05      	ldr	r5, [pc, #20]	; (8005f90 <_sbrk_r+0x1c>)
 8005f7a:	4604      	mov	r4, r0
 8005f7c:	4608      	mov	r0, r1
 8005f7e:	602b      	str	r3, [r5, #0]
 8005f80:	f7fb f920 	bl	80011c4 <_sbrk>
 8005f84:	1c43      	adds	r3, r0, #1
 8005f86:	d102      	bne.n	8005f8e <_sbrk_r+0x1a>
 8005f88:	682b      	ldr	r3, [r5, #0]
 8005f8a:	b103      	cbz	r3, 8005f8e <_sbrk_r+0x1a>
 8005f8c:	6023      	str	r3, [r4, #0]
 8005f8e:	bd38      	pop	{r3, r4, r5, pc}
 8005f90:	2000026c 	.word	0x2000026c

08005f94 <__malloc_lock>:
 8005f94:	4801      	ldr	r0, [pc, #4]	; (8005f9c <__malloc_lock+0x8>)
 8005f96:	f000 b809 	b.w	8005fac <__retarget_lock_acquire_recursive>
 8005f9a:	bf00      	nop
 8005f9c:	20000270 	.word	0x20000270

08005fa0 <__malloc_unlock>:
 8005fa0:	4801      	ldr	r0, [pc, #4]	; (8005fa8 <__malloc_unlock+0x8>)
 8005fa2:	f000 b804 	b.w	8005fae <__retarget_lock_release_recursive>
 8005fa6:	bf00      	nop
 8005fa8:	20000270 	.word	0x20000270

08005fac <__retarget_lock_acquire_recursive>:
 8005fac:	4770      	bx	lr

08005fae <__retarget_lock_release_recursive>:
 8005fae:	4770      	bx	lr

08005fb0 <_init>:
 8005fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fb2:	bf00      	nop
 8005fb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005fb6:	bc08      	pop	{r3}
 8005fb8:	469e      	mov	lr, r3
 8005fba:	4770      	bx	lr

08005fbc <_fini>:
 8005fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fbe:	bf00      	nop
 8005fc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005fc2:	bc08      	pop	{r3}
 8005fc4:	469e      	mov	lr, r3
 8005fc6:	4770      	bx	lr
