From da20c4bcd547d05fe178ed6c9b38e2e2d9e37662 Mon Sep 17 00:00:00 2001
From: Rohit Consul <rohitco@xilinx.com>
Date: Fri, 5 May 2017 10:59:42 -0700
Subject: [PATCH 1534/1566] documentation: bindings: Add xilinx hdmi-rx driver
 device tree binding

commit  8baf57c599605c79118163d57e7d9f3ee0f939c7 from
https://github.com/Xilinx/linux-xlnx.git

Added hdmi-rx device tree description

Signed-off-by: Rohit Consul <rohitco@xilinx.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 .../bindings/media/xilinx/xlnx,v-hdmi-rx-ss.txt    |   63 ++++++++++++++++++++
 1 files changed, 63 insertions(+), 0 deletions(-)
 create mode 100644 Documentation/devicetree/bindings/media/xilinx/xlnx,v-hdmi-rx-ss.txt

diff --git a/Documentation/devicetree/bindings/media/xilinx/xlnx,v-hdmi-rx-ss.txt b/Documentation/devicetree/bindings/media/xilinx/xlnx,v-hdmi-rx-ss.txt
new file mode 100644
index 0000000..05a214a
--- /dev/null
+++ b/Documentation/devicetree/bindings/media/xilinx/xlnx,v-hdmi-rx-ss.txt
@@ -0,0 +1,63 @@
+Xilinx HDMI RX Subsystem (Staging)
+
+The Xilinx HDMI RX Subsystem contains several subcores to implement
+a HDMI receiver. media/platform/xilinx/xilinx-hdmi-rx.c implements a
+V4L2 video-capture sub-device for the Xilinx Video IP Pipeline device
+(xilinx-vipp).
+
+Refer to xlnx,vphy.txt for the phy specifics.
+
+Required Properties:
+ - compatible: Should be "xlnx,v-hdmi-rx-ss-2.0".
+ - reg: Base address and size of the IP core.
+ - interrupts: Interrupt number.
+ - interrupts-parent: phandle for interrupt controller.
+ 
+ - clocks: phandle for axi-lite, video stream
+ - clock-names: The identification string, "axi-lite", is always required for
+                the axi-lite clock, "video" is always required for video stream
+				clock
+   
+ - phys: phandle for phy lanes registered for hdmi protocol. HDMI always 
+         require 3 lanes
+ - phy-names: The identification string, "hdmi-phy0" and so on
+ 
+ - xlnx,input-pixels-per-clock: IP configuration for samples/clk (1, 2, 4)
+         Note: Only 2 is supported at this time
+ - xlnx,max-bits-per-component: The data width per video component (8,10,12,16)
+         Note: Only 8 is supported at this time
+ - xlnx,edid-ram-size: Denotes amount of BRAM allocated for EDID in IP 
+ - xlnx,hdmi-rx-offset: Relative offset of rx core within the subsystem
+ - ports: Video ports, using the DT bindings defined in ../video-interfaces.txt.
+          The Rx only has an output port (0).
+ 
+	hdmi_input_v_hdmi_rx_ss_0: v_hdmi_rx_ss@a0000000 {
+		compatible = "xlnx,v-hdmi-rx-ss-2.0";
+		reg = <0x0 0xa0000000 0x0 0x10000>;
+		interrupts = <0 91 4>;
+		interrupt-parent = <&gic>;
+
+		clocks = <&vid_s_axi_clk>, <&vid_stream_clk>;
+		clock-names = "axi-lite", "video";
+
+		phy-names = "hdmi-phy0", "hdmi-phy1", "hdmi-phy2";
+		phys = <&vphy_lane0 0 1 1 0>, <&vphy_lane1 0 1 1 0>, <&vphy_lane2 0 1 1 0>;
+
+		xlnx,input-pixels-per-clock = <0x2>;
+		xlnx,max-bits-per-component = <0x8>;
+		xlnx,edid-ram-size = <0x100>;
+		xlnx,hdmi-rx-offset = <0x00000>;
+
+		ports {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			port@0 {
+				reg = <0>;
+	
+				/* HDMI RX SS -> FB-WR */
+				hdmi_rxss_out: endpoint {
+					remote-endpoint = <&vcap_hdmi_in>;
+				};
+			};
+		};			
+	};
-- 
1.7.5.4

