# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5 \
    name activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9 \
    op interface \
    ports { activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_address1 { O 5 vector } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_ce1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_we1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6 \
    name activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_9 \
    op interface \
    ports { activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_9_address1 { O 5 vector } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_9_ce1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_9_we1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_9_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7 \
    name activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8 \
    op interface \
    ports { activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8_address1 { O 5 vector } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8_ce1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8_we1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 8 \
    name activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_8 \
    op interface \
    ports { activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_8_address1 { O 5 vector } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_8_ce1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_8_we1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_8_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 9 \
    name activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7 \
    op interface \
    ports { activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7_address1 { O 5 vector } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7_ce1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7_we1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10 \
    name activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_7 \
    op interface \
    ports { activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_7_address1 { O 5 vector } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_7_ce1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_7_we1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_7_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 11 \
    name activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6 \
    op interface \
    ports { activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6_address1 { O 5 vector } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6_ce1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6_we1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 12 \
    name activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_6 \
    op interface \
    ports { activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_6_address1 { O 5 vector } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_6_ce1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_6_we1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_6_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13 \
    name activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5 \
    op interface \
    ports { activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5_address1 { O 5 vector } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5_ce1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5_we1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 14 \
    name activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_5 \
    op interface \
    ports { activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_5_address1 { O 5 vector } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_5_ce1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_5_we1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_5_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 15 \
    name activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4 \
    op interface \
    ports { activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4_address1 { O 5 vector } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4_ce1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4_we1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16 \
    name activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_4 \
    op interface \
    ports { activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_4_address1 { O 5 vector } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_4_ce1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_4_we1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_4_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 17 \
    name activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3 \
    op interface \
    ports { activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3_address1 { O 5 vector } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3_ce1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3_we1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 18 \
    name activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_3 \
    op interface \
    ports { activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_3_address1 { O 5 vector } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_3_ce1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_3_we1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_3_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 19 \
    name activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2 \
    op interface \
    ports { activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2_address1 { O 5 vector } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2_ce1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2_we1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 20 \
    name activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_2 \
    op interface \
    ports { activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_2_address1 { O 5 vector } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_2_ce1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_2_we1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_2_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 21 \
    name activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1 \
    op interface \
    ports { activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1_address1 { O 5 vector } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1_ce1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1_we1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 22 \
    name activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_1 \
    op interface \
    ports { activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_1_address1 { O 5 vector } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_1_ce1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_1_we1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_1_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 23 \
    name activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0 \
    op interface \
    ports { activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_address1 { O 5 vector } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_ce1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_we1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 24 \
    name activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1 \
    op interface \
    ports { activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_address1 { O 5 vector } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_ce1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_we1 { O 1 bit } activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'activation_accelerator_ap_uint_ap_uint_512_ap_uint_512_int_int_tile1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 25 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 26 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_10 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_10_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_10_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_10_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_10_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 27 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 28 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_11 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_11_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_11_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_11_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_11_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 29 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 30 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_12 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_12_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_12_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_12_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_12_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 31 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 32 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_13 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_13_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_13_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_13_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_13_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 33 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 34 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_14 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_14_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_14_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_14_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_14_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 35 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 36 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_15 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_15_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_15_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_15_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_15_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 37 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 38 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_16 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_16_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_16_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_16_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_16_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 39 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 40 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_17 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_17_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_17_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_17_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_17_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 41 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 42 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_18 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_18_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_18_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_18_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_18_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 43 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 44 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_19 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_19_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_19_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_19_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_19_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 45 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 46 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_20 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_20_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_20_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_20_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_20_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 47 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 48 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_21 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_21_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_21_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_21_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_21_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 49 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 50 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_22 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_22_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_22_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_22_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_22_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 51 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 52 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_23 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_23_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_23_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_23_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_23_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 53 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 54 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_24 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_24_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_24_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_24_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_24_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 55 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 56 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_25 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_25_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_25_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_25_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_25_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 57 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 58 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_26 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_26_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_26_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_26_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_26_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 59 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 60 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_27 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_27_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_27_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_27_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_27_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 61 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 62 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_28 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_28 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_28_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_28_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_28_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_28_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 63 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 64 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_29 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_29 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_29_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_29_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_29_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_29_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 65 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 66 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_30 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_30 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_30_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_30_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_30_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_30_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 67 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile0_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 68 \
    name p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_31 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_31 \
    op interface \
    ports { p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_31_address1 { O 5 vector } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_31_ce1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_31_we1 { O 1 bit } p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_31_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ22activation_acceleratorP7ap_uintILi512EES1_S1_iiE5tile1_31'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1 \
    name gmem1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gmem1 \
    op interface \
    ports { m_axi_gmem1_AWVALID { O 1 bit } m_axi_gmem1_AWREADY { I 1 bit } m_axi_gmem1_AWADDR { O 64 vector } m_axi_gmem1_AWID { O 1 vector } m_axi_gmem1_AWLEN { O 32 vector } m_axi_gmem1_AWSIZE { O 3 vector } m_axi_gmem1_AWBURST { O 2 vector } m_axi_gmem1_AWLOCK { O 2 vector } m_axi_gmem1_AWCACHE { O 4 vector } m_axi_gmem1_AWPROT { O 3 vector } m_axi_gmem1_AWQOS { O 4 vector } m_axi_gmem1_AWREGION { O 4 vector } m_axi_gmem1_AWUSER { O 1 vector } m_axi_gmem1_WVALID { O 1 bit } m_axi_gmem1_WREADY { I 1 bit } m_axi_gmem1_WDATA { O 512 vector } m_axi_gmem1_WSTRB { O 64 vector } m_axi_gmem1_WLAST { O 1 bit } m_axi_gmem1_WID { O 1 vector } m_axi_gmem1_WUSER { O 1 vector } m_axi_gmem1_ARVALID { O 1 bit } m_axi_gmem1_ARREADY { I 1 bit } m_axi_gmem1_ARADDR { O 64 vector } m_axi_gmem1_ARID { O 1 vector } m_axi_gmem1_ARLEN { O 32 vector } m_axi_gmem1_ARSIZE { O 3 vector } m_axi_gmem1_ARBURST { O 2 vector } m_axi_gmem1_ARLOCK { O 2 vector } m_axi_gmem1_ARCACHE { O 4 vector } m_axi_gmem1_ARPROT { O 3 vector } m_axi_gmem1_ARQOS { O 4 vector } m_axi_gmem1_ARREGION { O 4 vector } m_axi_gmem1_ARUSER { O 1 vector } m_axi_gmem1_RVALID { I 1 bit } m_axi_gmem1_RREADY { O 1 bit } m_axi_gmem1_RDATA { I 512 vector } m_axi_gmem1_RLAST { I 1 bit } m_axi_gmem1_RID { I 1 vector } m_axi_gmem1_RFIFONUM { I 10 vector } m_axi_gmem1_RUSER { I 1 vector } m_axi_gmem1_RRESP { I 2 vector } m_axi_gmem1_BVALID { I 1 bit } m_axi_gmem1_BREADY { O 1 bit } m_axi_gmem1_BRESP { I 2 vector } m_axi_gmem1_BID { I 1 vector } m_axi_gmem1_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2 \
    name gmem0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gmem0 \
    op interface \
    ports { m_axi_gmem0_AWVALID { O 1 bit } m_axi_gmem0_AWREADY { I 1 bit } m_axi_gmem0_AWADDR { O 64 vector } m_axi_gmem0_AWID { O 1 vector } m_axi_gmem0_AWLEN { O 32 vector } m_axi_gmem0_AWSIZE { O 3 vector } m_axi_gmem0_AWBURST { O 2 vector } m_axi_gmem0_AWLOCK { O 2 vector } m_axi_gmem0_AWCACHE { O 4 vector } m_axi_gmem0_AWPROT { O 3 vector } m_axi_gmem0_AWQOS { O 4 vector } m_axi_gmem0_AWREGION { O 4 vector } m_axi_gmem0_AWUSER { O 1 vector } m_axi_gmem0_WVALID { O 1 bit } m_axi_gmem0_WREADY { I 1 bit } m_axi_gmem0_WDATA { O 512 vector } m_axi_gmem0_WSTRB { O 64 vector } m_axi_gmem0_WLAST { O 1 bit } m_axi_gmem0_WID { O 1 vector } m_axi_gmem0_WUSER { O 1 vector } m_axi_gmem0_ARVALID { O 1 bit } m_axi_gmem0_ARREADY { I 1 bit } m_axi_gmem0_ARADDR { O 64 vector } m_axi_gmem0_ARID { O 1 vector } m_axi_gmem0_ARLEN { O 32 vector } m_axi_gmem0_ARSIZE { O 3 vector } m_axi_gmem0_ARBURST { O 2 vector } m_axi_gmem0_ARLOCK { O 2 vector } m_axi_gmem0_ARCACHE { O 4 vector } m_axi_gmem0_ARPROT { O 3 vector } m_axi_gmem0_ARQOS { O 4 vector } m_axi_gmem0_ARREGION { O 4 vector } m_axi_gmem0_ARUSER { O 1 vector } m_axi_gmem0_RVALID { I 1 bit } m_axi_gmem0_RREADY { O 1 bit } m_axi_gmem0_RDATA { I 512 vector } m_axi_gmem0_RLAST { I 1 bit } m_axi_gmem0_RID { I 1 vector } m_axi_gmem0_RFIFONUM { I 10 vector } m_axi_gmem0_RUSER { I 1 vector } m_axi_gmem0_RRESP { I 2 vector } m_axi_gmem0_BVALID { I 1 bit } m_axi_gmem0_BREADY { O 1 bit } m_axi_gmem0_BRESP { I 2 vector } m_axi_gmem0_BID { I 1 vector } m_axi_gmem0_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3 \
    name sext_ln332_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sext_ln332_1 \
    op interface \
    ports { sext_ln332_1 { I 58 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4 \
    name sext_ln332 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sext_ln332 \
    op interface \
    ports { sext_ln332 { I 58 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName activation_accelerator_flow_control_loop_pipe_sequential_init_U
set CompName activation_accelerator_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix activation_accelerator_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


