
---------- Begin Simulation Statistics ----------
final_tick                                 1081114000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 182953                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402740                       # Number of bytes of host memory used
host_op_rate                                   317788                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.18                       # Real time elapsed on the host
host_tick_rate                               96668527                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2046085                       # Number of instructions simulated
sim_ops                                       3554045                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001081                       # Number of seconds simulated
sim_ticks                                  1081114000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               434455                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24230                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            460729                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             236751                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          434455                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           197704                       # Number of indirect misses.
system.cpu.branchPred.lookups                  486338                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10992                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12156                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2349455                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1924946                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24312                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     341186                       # Number of branches committed
system.cpu.commit.bw_lim_events                589460                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          889346                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2046085                       # Number of instructions committed
system.cpu.commit.committedOps                3554045                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2311375                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.537632                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.723286                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1149079     49.71%     49.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       176785      7.65%     57.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       168733      7.30%     64.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       227318      9.83%     74.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       589460     25.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2311375                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      72844                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9172                       # Number of function calls committed.
system.cpu.commit.int_insts                   3499879                       # Number of committed integer instructions.
system.cpu.commit.loads                        487042                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20165      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2797595     78.72%     79.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1403      0.04%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37816      1.06%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2834      0.08%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6184      0.17%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11116      0.31%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12050      0.34%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6479      0.18%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1055      0.03%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          468004     13.17%     94.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         157037      4.42%     99.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19038      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3554045                       # Class of committed instruction
system.cpu.commit.refs                         656148                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2046085                       # Number of Instructions Simulated
system.cpu.committedOps                       3554045                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.320955                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.320955                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7706                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33420                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48304                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4344                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1020983                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4660613                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   289294                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1130871                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24380                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 88242                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      571044                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2029                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      189325                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           164                       # TLB misses on write requests
system.cpu.fetch.Branches                      486338                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    239366                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2202354                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4608                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2819994                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           10                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           598                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48760                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179940                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             326319                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             247743                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.043366                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2553770                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.933935                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930992                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1215835     47.61%     47.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    73193      2.87%     50.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    58985      2.31%     52.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    75367      2.95%     55.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1130390     44.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2553770                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    118554                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64787                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    215316800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    215316800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    215316800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    215316800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    215316800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    215316800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8657200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8656400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       550400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       550000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       550000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       550000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4345200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4301200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4513600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4549600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     77554800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     77492400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     77492800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     77524000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1639188400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          149016                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28712                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   371978                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.513109                       # Inst execution rate
system.cpu.iew.exec_refs                       762100                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     189314                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  682524                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                603343                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                914                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               614                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               199887                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4443320                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                572786                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34445                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4089609                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3280                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9431                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24380                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15528                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           610                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39683                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          235                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           83                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       116299                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30780                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             83                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20589                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8123                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5742871                       # num instructions consuming a value
system.cpu.iew.wb_count                       4067634                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566357                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3252514                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.504978                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4074547                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6339750                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3518531                       # number of integer regfile writes
system.cpu.ipc                               0.757028                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.757028                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26083      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3229753     78.31%     78.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1427      0.03%     78.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41857      1.01%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4261      0.10%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1240      0.03%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6790      0.16%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14780      0.36%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13671      0.33%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7036      0.17%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1997      0.05%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               558673     13.55%     94.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              178322      4.32%     99.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24484      0.59%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13683      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4124057                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   88908                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              179077                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85745                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             127466                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4009066                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10641089                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3981889                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5205199                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4442245                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4124057                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1075                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          889264                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18285                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            343                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1320159                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2553770                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.614890                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.669694                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1160731     45.45%     45.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              171905      6.73%     52.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              298067     11.67%     63.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              336250     13.17%     77.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              586817     22.98%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2553770                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.525854                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      239466                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           339                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             11451                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4134                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               603343                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              199887                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1541981                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2702786                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  830462                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4879302                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              256                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46076                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   339343                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  25199                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  6201                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11988898                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4585731                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6280041                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1160796                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  70951                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24380                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                179478                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1400716                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            150757                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7289462                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19311                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                869                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    205333                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            915                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6165306                       # The number of ROB reads
system.cpu.rob.rob_writes                     9130095                       # The number of ROB writes
system.cpu.timesIdled                            1466                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18095                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          413                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37470                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              413                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          769                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            769                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              163                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9205                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22530                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1081114000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11988                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1339                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7866                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1337                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1337                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11988                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        35855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        35855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       938496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       938496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  938496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13325                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13325    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13325                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11182789                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           28942011                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1081114000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17303                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4098                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23281                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1068                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2072                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2072                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17303                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7536                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49307                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   56843                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       166144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1250304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1416448                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10354                       # Total snoops (count)
system.l2bus.snoopTraffic                       85824                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29727                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014162                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.118161                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29306     98.58%     98.58% # Request fanout histogram
system.l2bus.snoop_fanout::1                      421      1.42%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29727                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20132799                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18580855                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3118398                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1081114000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1081114000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       236071                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           236071                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       236071                       # number of overall hits
system.cpu.icache.overall_hits::total          236071                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3294                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3294                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3294                       # number of overall misses
system.cpu.icache.overall_misses::total          3294                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    167880000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    167880000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    167880000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    167880000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       239365                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       239365                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       239365                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       239365                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013761                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013761                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013761                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013761                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50965.391621                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50965.391621                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50965.391621                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50965.391621                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          696                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          696                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          696                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          696                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2598                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2598                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2598                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2598                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    133148800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    133148800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    133148800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    133148800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010854                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010854                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010854                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010854                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51250.500385                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51250.500385                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51250.500385                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51250.500385                       # average overall mshr miss latency
system.cpu.icache.replacements                   2342                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       236071                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          236071                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3294                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3294                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    167880000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    167880000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       239365                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       239365                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013761                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013761                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50965.391621                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50965.391621                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          696                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          696                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2598                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2598                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    133148800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    133148800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010854                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010854                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51250.500385                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51250.500385                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1081114000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1081114000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.453712                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              206714                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2342                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             88.263877                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.453712                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990054                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990054                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          153                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            481328                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           481328                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1081114000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1081114000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1081114000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       664591                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           664591                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       664591                       # number of overall hits
system.cpu.dcache.overall_hits::total          664591                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34756                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34756                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34756                       # number of overall misses
system.cpu.dcache.overall_misses::total         34756                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1683830399                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1683830399                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1683830399                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1683830399                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       699347                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       699347                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       699347                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       699347                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049698                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049698                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049698                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049698                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48447.186069                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48447.186069                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48447.186069                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48447.186069                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27561                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               746                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.945040                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1741                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2759                       # number of writebacks
system.cpu.dcache.writebacks::total              2759                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22202                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22202                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22202                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22202                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12554                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12554                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12554                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4223                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16777                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    575105199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    575105199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    575105199                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    241437933                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    816543132                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017951                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017951                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017951                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023990                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45810.514497                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45810.514497                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45810.514497                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57172.136633                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48670.389939                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15753                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       497586                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          497586                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32649                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32649                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1579695600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1579695600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       530235                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       530235                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061575                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061575                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48384.195534                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48384.195534                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22167                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22167                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10482                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10482                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    473946800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    473946800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019769                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019769                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45215.302423                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45215.302423                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       167005                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         167005                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2107                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2107                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104134799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104134799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       169112                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       169112                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012459                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012459                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49423.255339                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49423.255339                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           35                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2072                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2072                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101158399                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101158399                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012252                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012252                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48821.621139                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48821.621139                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4223                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4223                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    241437933                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    241437933                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57172.136633                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57172.136633                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1081114000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1081114000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           975.315116                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              631979                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15753                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.118009                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   748.471767                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   226.843349                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.730929                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.221527                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.952456                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          202                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          822                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          115                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          534                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          219                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.197266                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.802734                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1415471                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1415471                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1081114000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             780                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4970                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          899                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6649                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            780                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4970                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          899                       # number of overall hits
system.l2cache.overall_hits::total               6649                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1816                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7584                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3324                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12724                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1816                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7584                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3324                       # number of overall misses
system.l2cache.overall_misses::total            12724                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    123452400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    517995200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    231543377                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    872990977                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    123452400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    517995200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    231543377                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    872990977                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2596                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12554                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4223                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19373                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2596                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12554                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4223                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19373                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.699538                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.604110                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.787118                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656790                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.699538                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.604110                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.787118                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656790                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67980.396476                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68301.054852                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69658.055656                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68609.790710                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67980.396476                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68301.054852                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69658.055656                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68609.790710                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    5                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1339                       # number of writebacks
system.l2cache.writebacks::total                 1339                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           24                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             32                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           24                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            32                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1816                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7576                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3300                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12692                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1816                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7576                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3300                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          633                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13325                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    108924400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    457145200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    204449801                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    770519401                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    108924400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    457145200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    204449801                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     37610595                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    808129996                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.699538                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.603473                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.781435                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.655139                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.699538                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.603473                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.781435                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.687813                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59980.396476                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60341.235480                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61954.485152                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60709.060905                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59980.396476                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60341.235480                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61954.485152                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59416.421801                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60647.654484                       # average overall mshr miss latency
system.l2cache.replacements                      9284                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2759                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2759                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2759                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2759                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          334                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          334                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          633                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          633                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     37610595                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     37610595                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59416.421801                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59416.421801                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          732                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              732                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1340                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1340                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92466000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92466000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2072                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2072                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.646718                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.646718                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69004.477612                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69004.477612                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1337                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1337                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     81712000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     81712000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.645270                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.645270                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61115.931189                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61115.931189                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          780                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4238                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          899                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5917                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1816                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6244                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3324                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11384                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    123452400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    425529200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    231543377                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    780524977                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2596                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10482                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4223                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17301                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.699538                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.595688                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.787118                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.657997                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67980.396476                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68150.096092                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69658.055656                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68563.332484                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           24                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           29                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1816                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6239                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3300                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11355                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    108924400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    375433200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    204449801                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    688807401                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.699538                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.595211                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.781435                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.656320                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59980.396476                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60175.220388                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61954.485152                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60661.153765                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1081114000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1081114000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3705.181071                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25167                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9284                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.710793                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.125991                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   281.220784                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2363.322869                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   891.977140                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   156.534287                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002960                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.068657                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.576983                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.217768                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.038216                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.904585                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1186                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2910                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          151                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1024                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          951                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1868                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.289551                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.710449                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               313068                       # Number of tag accesses
system.l2cache.tags.data_accesses              313068                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1081114000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          116224                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          484864                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       211200                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        40512                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              852800                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       116224                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         116224                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85696                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85696                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1816                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7576                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3300                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          633                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13325                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1339                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1339                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          107503927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          448485544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    195354051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     37472459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              788815981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     107503927                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         107503927                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        79266386                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              79266386                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        79266386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         107503927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         448485544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    195354051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     37472459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             868082367                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1087206400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               37069282                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403764                       # Number of bytes of host memory used
host_op_rate                                 64320209                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.06                       # Real time elapsed on the host
host_tick_rate                              109861983                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2052902                       # Number of instructions simulated
sim_ops                                       3565940                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000006                       # Number of seconds simulated
sim_ticks                                     6092400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 3209                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               470                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              3625                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                900                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3209                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2309                       # Number of indirect misses.
system.cpu.branchPred.lookups                    3854                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     108                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          265                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     11172                       # number of cc regfile reads
system.cpu.cc_regfile_writes                     5649                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               470                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       1704                       # Number of branches committed
system.cpu.commit.bw_lim_events                  1869                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            8206                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                 6817                       # Number of instructions committed
system.cpu.commit.committedOps                  11895                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        10520                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.130703                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.544143                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         5944     56.50%     56.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         1387     13.18%     69.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          928      8.82%     78.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          392      3.73%     82.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1869     17.77%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        10520                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        536                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   27                       # Number of function calls committed.
system.cpu.commit.int_insts                     11698                       # Number of committed integer instructions.
system.cpu.commit.loads                          1655                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           58      0.49%      0.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu             9314     78.30%     78.79% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     78.79% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.41%     79.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.15%     79.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.27%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.20%     79.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.34%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.40%     80.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.20%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.15%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1539     12.94%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            399      3.35%     97.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.98%     98.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          216      1.82%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             11895                       # Class of committed instruction
system.cpu.commit.refs                           2270                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                        6817                       # Number of Instructions Simulated
system.cpu.committedOps                         11895                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.234267                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.234267                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            9                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           14                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           28                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                  3571                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  24715                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     2308                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                      5977                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    470                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   481                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        1986                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         741                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                        3854                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      1875                       # Number of cache lines fetched
system.cpu.fetch.Cycles                          9538                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   120                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          16324                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     940                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.253037                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               2799                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               1008                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.071762                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              12807                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.188022                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.905245                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                     5135     40.10%     40.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      476      3.72%     43.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      426      3.33%     47.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      386      3.01%     50.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     6384     49.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                12807                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       853                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      439                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)       938000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)       938000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)       938000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)       938000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)       937600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)       937600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        10000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        26800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        27200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        26000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)       291600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)       290800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)       290400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)       290400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total        6946800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2424                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  621                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     2161                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.103539                       # Inst execution rate
system.cpu.iew.exec_refs                         2723                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        741                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2672                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  2641                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 4                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  999                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               20101                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  1982                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               718                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 16808                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      5                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    470                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    13                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               56                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          986                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          385                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          478                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            143                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     18906                       # num instructions consuming a value
system.cpu.iew.wb_count                         16717                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.596160                       # average fanout of values written-back
system.cpu.iew.wb_producers                     11271                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.097564                       # insts written-back per cycle
system.cpu.iew.wb_sent                          16750                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    21587                       # number of integer regfile reads
system.cpu.int_regfile_writes                   13313                       # number of integer regfile writes
system.cpu.ipc                               0.447574                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.447574                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               159      0.91%      0.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 14069     80.28%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    51      0.29%     81.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  45      0.26%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.18%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   36      0.21%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   81      0.46%     82.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   77      0.44%     83.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  36      0.21%     83.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 33      0.19%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1891     10.79%     94.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 592      3.38%     97.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             204      1.16%     98.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            220      1.26%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  17526                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     764                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1541                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          716                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1280                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  16603                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads              46539                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        16001                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             27027                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      20080                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     17526                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            8206                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               221                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         9966                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         12807                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.368470                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.622074                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                6663     52.03%     52.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1046      8.17%     60.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                1224      9.56%     69.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                1464     11.43%     81.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2410     18.82%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           12807                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.150680                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        1875                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                16                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                9                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 2641                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 999                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                    7293                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            15231                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    2935                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 13727                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     40                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                     2744                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    18                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                 58427                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  23166                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               26818                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                      5961                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    177                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    470                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   353                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    13090                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1283                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups            30913                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       528                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                        28752                       # The number of ROB reads
system.cpu.rob.rob_writes                       42503                       # The number of ROB writes
system.cpu.timesIdled                              23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           64                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            128                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           40                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            79                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED      6092400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 39                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict               36                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            39                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                39                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      39    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  39                       # Request fanout histogram
system.membus.reqLayer2.occupancy               38002                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy              83498                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              1.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED      6092400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  64                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            13                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                90                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             64                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           90                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     192                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1920                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2752                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                39                       # Total snoops (count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                103                       # Request fanout histogram
system.l2bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      103    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  103                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               40800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                60792                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               36000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.6                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON         6092400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED      6092400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         1837                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             1837                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         1837                       # number of overall hits
system.cpu.icache.overall_hits::total            1837                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           38                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             38                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           38                       # number of overall misses
system.cpu.icache.overall_misses::total            38                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1950800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1950800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1950800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1950800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         1875                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         1875                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         1875                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         1875                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.020267                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020267                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.020267                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020267                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 51336.842105                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51336.842105                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 51336.842105                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51336.842105                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           30                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           30                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1638000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1638000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1638000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1638000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        54600                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        54600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        54600                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        54600                       # average overall mshr miss latency
system.cpu.icache.replacements                     30                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         1837                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            1837                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           38                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            38                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1950800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1950800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         1875                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         1875                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.020267                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020267                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 51336.842105                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51336.842105                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           30                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1638000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1638000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        54600                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        54600                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED      6092400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED      6092400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               12145                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                30                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            404.833333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              3780                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             3780                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED      6092400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED      6092400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED      6092400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         2480                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2480                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         2480                       # number of overall hits
system.cpu.dcache.overall_hits::total            2480                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           61                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             61                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           61                       # number of overall misses
system.cpu.dcache.overall_misses::total            61                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2742400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2742400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2742400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2742400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         2541                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2541                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         2541                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2541                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024006                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024006                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024006                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024006                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44957.377049                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44957.377049                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44957.377049                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44957.377049                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks            9                       # number of writebacks
system.cpu.dcache.writebacks::total                 9                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           34                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           34                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           34                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           34                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           27                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           27                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            7                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data       930400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total       930400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data       930400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       241592                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1171992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010626                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010626                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010626                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013381                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34459.259259                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34459.259259                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34459.259259                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 34513.142857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34470.352941                       # average overall mshr miss latency
system.cpu.dcache.replacements                     34                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         1865                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1865                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           61                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            61                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2742400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2742400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         1926                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1926                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031672                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031672                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44957.377049                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44957.377049                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           34                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           34                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           27                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       930400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       930400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014019                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014019                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34459.259259                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34459.259259                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          615                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            615                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          615                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          615                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            7                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            7                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       241592                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       241592                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 34513.142857                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 34513.142857                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED      6092400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED      6092400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 490                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                34                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.411765                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   821.627405                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   202.372595                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.802371                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.197629                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          202                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          822                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          495                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          260                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.197266                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.802734                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              5116                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             5116                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED      6092400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               6                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              15                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            4                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  25                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              6                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             15                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            4                       # number of overall hits
system.l2cache.overall_hits::total                 25                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            24                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            12                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                39                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           24                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           12                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            3                       # number of overall misses
system.l2cache.overall_misses::total               39                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1551600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       770800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       201998                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2524398                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1551600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       770800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       201998                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2524398                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           30                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           27                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            7                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              64                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           30                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           27                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            7                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             64                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.800000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.444444                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.428571                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.609375                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.800000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.444444                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.428571                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.609375                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        64650                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64233.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67332.666667                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 64728.153846                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        64650                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64233.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67332.666667                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 64728.153846                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              4                       # number of writebacks
system.l2cache.writebacks::total                    4                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           24                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           12                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           24                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           12                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1359600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       674800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       177998                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2212398                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1359600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       674800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       177998                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2212398                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.444444                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.428571                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.609375                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.444444                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.428571                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.609375                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        56650                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56233.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59332.666667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 56728.153846                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        56650                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56233.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59332.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 56728.153846                       # average overall mshr miss latency
system.l2cache.replacements                        39                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks            9                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            9                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks            9                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            9                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           15                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           25                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           24                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           12                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           39                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1551600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       770800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       201998                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2524398                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           30                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           27                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           64                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.800000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.444444                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.428571                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.609375                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        64650                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64233.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67332.666667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 64728.153846                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           24                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           12                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           39                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1359600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       674800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       177998                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2212398                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.444444                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.428571                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.609375                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        56650                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56233.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59332.666667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 56728.153846                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED      6092400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED      6092400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    166                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   39                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.256410                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks           35                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   931.674415                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1952.021797                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1013.303788                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          164                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008545                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.227460                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.476568                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.247389                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.040039                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1176                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2920                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          133                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1034                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          903                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1919                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.287109                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.712891                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1063                       # Number of tag accesses
system.l2cache.tags.data_accesses                1063                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED      6092400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1536                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              256                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               24                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               12                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   39                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   4                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          252117392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          126058696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     31514674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              409690762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     252117392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         252117392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        42019565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              42019565                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        42019565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         252117392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         126058696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     31514674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             451710328                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1151813200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                3160505                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412980                       # Number of bytes of host memory used
host_op_rate                                  5522666                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.68                       # Real time elapsed on the host
host_tick_rate                               95307567                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2142190                       # Number of instructions simulated
sim_ops                                       3743607                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000065                       # Number of seconds simulated
sim_ticks                                    64606800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                22353                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1743                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             21075                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               8755                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           22353                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            13598                       # Number of indirect misses.
system.cpu.branchPred.lookups                   24481                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1533                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1405                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    106049                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    61408                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1825                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      17975                       # Number of branches committed
system.cpu.commit.bw_lim_events                 27134                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           33804                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                89288                       # Number of instructions committed
system.cpu.commit.committedOps                 177667                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       116206                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.528897                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.656357                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        52445     45.13%     45.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        15204     13.08%     58.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        10342      8.90%     67.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        11081      9.54%     76.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        27134     23.35%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       116206                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       8628                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1291                       # Number of function calls committed.
system.cpu.commit.int_insts                    172195                       # Number of committed integer instructions.
system.cpu.commit.loads                         24431                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          904      0.51%      0.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           131250     73.87%     74.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             491      0.28%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              335      0.19%     74.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            399      0.22%     75.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            336      0.19%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             170      0.10%     75.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1033      0.58%     75.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1152      0.65%     76.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2005      1.13%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           126      0.07%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           22657     12.75%     90.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          14021      7.89%     98.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1774      1.00%     99.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1014      0.57%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            177667                       # Class of committed instruction
system.cpu.commit.refs                          39466                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       89288                       # Number of Instructions Simulated
system.cpu.committedOps                        177667                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.808944                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.808944                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           99                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          256                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          448                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            16                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 26111                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 224763                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    36618                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     59157                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1842                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  2279                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       27692                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           116                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       16415                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             3                       # TLB misses on write requests
system.cpu.fetch.Branches                       24481                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     16573                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         85134                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   618                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         118649                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   86                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           504                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    3684                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.151569                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              38435                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              10288                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.734591                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             126007                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.868055                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.912582                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    60694     48.17%     48.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4987      3.96%     52.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     3381      2.68%     54.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     4141      3.29%     58.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    52804     41.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               126007                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     13224                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     7344                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      9863600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      9863600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      9863600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      9863200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      9863600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      9863600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       180400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       180800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        89200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        88800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        89200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        89200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       498800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       480400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       488800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       498000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      4494000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      4504400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      4486000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      4496800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       79846000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           35510                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2216                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    19495                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.228484                       # Inst execution rate
system.cpu.iew.exec_refs                        44068                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      16392                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   15152                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 29328                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                290                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                73                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                17542                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              211458                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 27676                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2642                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                198421                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     45                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   472                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1842                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   554                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1686                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4899                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2507                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             17                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1954                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            262                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    224694                       # num instructions consuming a value
system.cpu.iew.wb_count                        197217                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.614925                       # average fanout of values written-back
system.cpu.iew.wb_producers                    138170                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.221029                       # insts written-back per cycle
system.cpu.iew.wb_sent                         197782                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   295004                       # number of integer regfile reads
system.cpu.int_regfile_writes                  154644                       # number of integer regfile writes
system.cpu.ipc                               0.552809                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.552809                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1448      0.72%      0.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                147951     73.59%     74.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  493      0.25%     74.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   410      0.20%     74.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 511      0.25%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 380      0.19%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  207      0.10%     75.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1198      0.60%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1256      0.62%     76.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2041      1.02%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                213      0.11%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                26088     12.98%     90.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               15534      7.73%     98.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2132      1.06%     99.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1198      0.60%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 201060                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    9765                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               19586                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         9490                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              12116                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 189847                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             509201                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       187727                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            233160                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     211035                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    201060                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 423                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           33801                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               657                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            229                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        43965                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        126007                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.595626                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.619116                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               54047     42.89%     42.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               12724     10.10%     52.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               15451     12.26%     65.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               17706     14.05%     79.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               26079     20.70%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          126007                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.244823                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       16659                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           133                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               851                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              474                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                29328                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               17542                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   85211                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    189                       # number of misc regfile writes
system.cpu.numCycles                           161517                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      5                       # Number of system calls
system.cpu.rename.BlockCycles                   18047                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                202237                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    627                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    38215                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1323                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   132                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                563567                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 220346                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              249948                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     59676                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1693                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1842                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  4316                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    47735                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             15099                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           331294                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3911                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                220                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      4146                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            240                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       300543                       # The number of ROB reads
system.cpu.rob.rob_writes                      432815                       # The number of ROB writes
system.cpu.timesIdled                             570                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1516                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           71                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           3026                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               71                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          575                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1195                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     64606800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                601                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           33                       # Transaction distribution
system.membus.trans_dist::CleanEvict              542                       # Transaction distribution
system.membus.trans_dist::ReadExReq                19                       # Transaction distribution
system.membus.trans_dist::ReadExResp               19                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           601                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1815                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1815                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1815                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        41792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        41792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   41792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               620                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     620    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 620                       # Request fanout histogram
system.membus.reqLayer2.occupancy              530859                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1335541                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     64606800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1484                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           127                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2012                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  5                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 28                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                28                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1485                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         3396                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1142                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    4538                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        72384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        30336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   102720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               633                       # Total snoops (count)
system.l2bus.snoopTraffic                        2176                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2146                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.037279                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.189488                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2066     96.27%     96.27% # Request fanout histogram
system.l2bus.snoop_fanout::1                       80      3.73%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2146                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              456799                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1305535                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1358400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        64606800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     64606800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        15281                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            15281                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        15281                       # number of overall hits
system.cpu.icache.overall_hits::total           15281                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1292                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1292                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1292                       # number of overall misses
system.cpu.icache.overall_misses::total          1292                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     41336000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41336000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     41336000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41336000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        16573                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        16573                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        16573                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        16573                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.077958                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.077958                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.077958                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.077958                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 31993.808050                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31993.808050                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 31993.808050                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31993.808050                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           33                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           33                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          159                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          159                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          159                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          159                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1133                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1133                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1133                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1133                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33866800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33866800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33866800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33866800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.068364                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.068364                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.068364                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.068364                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 29891.262136                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 29891.262136                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 29891.262136                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 29891.262136                       # average overall mshr miss latency
system.cpu.icache.replacements                   1132                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        15281                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           15281                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1292                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1292                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     41336000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41336000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        16573                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        16573                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.077958                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.077958                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 31993.808050                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31993.808050                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          159                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          159                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1133                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1133                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33866800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33866800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.068364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.068364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 29891.262136                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29891.262136                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     64606800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     64606800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               38090                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1388                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             27.442363                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             34278                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            34278                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     64606800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     64606800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     64606800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        40383                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            40383                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        40383                       # number of overall hits
system.cpu.dcache.overall_hits::total           40383                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          637                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            637                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          637                       # number of overall misses
system.cpu.dcache.overall_misses::total           637                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     27607600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     27607600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     27607600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     27607600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        41020                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        41020                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        41020                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        41020                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015529                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015529                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015529                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015529                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43340.031397                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43340.031397                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43340.031397                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43340.031397                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          138                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                37                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           94                       # number of writebacks
system.cpu.dcache.writebacks::total                94                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          316                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          316                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          316                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          316                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          321                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          321                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           60                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          381                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13618000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13618000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13618000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3569534                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17187534                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007825                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007825                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007825                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009288                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42423.676012                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42423.676012                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42423.676012                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59492.233333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45111.637795                       # average overall mshr miss latency
system.cpu.dcache.replacements                    380                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        25354                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           25354                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          608                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           608                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26146400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26146400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        25962                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        25962                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023419                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023419                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43003.947368                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43003.947368                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          316                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          316                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          292                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          292                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12180000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12180000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011247                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011247                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41712.328767                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41712.328767                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        15029                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          15029                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           29                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1461200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1461200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        15058                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        15058                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001926                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001926                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50386.206897                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50386.206897                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           29                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           29                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1438000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1438000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001926                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001926                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49586.206897                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49586.206897                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           60                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           60                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3569534                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3569534                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59492.233333                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 59492.233333                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     64606800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     64606800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               92177                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1404                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             65.653134                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   836.789267                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   187.210733                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.817177                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.182823                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          170                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          854                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          362                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          395                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.166016                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.833984                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             82420                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            82420                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     64606800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             740                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             145                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            8                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 893                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            740                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            145                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            8                       # number of overall hits
system.l2cache.overall_hits::total                893                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           392                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           175                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           52                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               619                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          392                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          175                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           52                       # number of overall misses
system.l2cache.overall_misses::total              619                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     26282400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     11991600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3472740                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     41746740                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     26282400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     11991600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3472740                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     41746740                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1132                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          320                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           60                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1512                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1132                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          320                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           60                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1512                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.346290                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.546875                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.866667                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.409392                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.346290                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.546875                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.866667                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.409392                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67046.938776                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68523.428571                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66783.461538                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67442.229402                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67046.938776                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68523.428571                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66783.461538                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67442.229402                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             33                       # number of writebacks
system.l2cache.writebacks::total                   33                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          392                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          174                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           52                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          618                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          392                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          174                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           52                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          621                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     23154400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     10543200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      3056740                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     36754340                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     23154400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     10543200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3056740                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       171198                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     36925538                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.346290                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.543750                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.866667                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.408730                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.346290                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.543750                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.866667                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.410714                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59067.346939                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60593.103448                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58783.461538                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59473.042071                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59067.346939                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60593.103448                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58783.461538                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher        57066                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59461.413849                       # average overall mshr miss latency
system.l2cache.replacements                       627                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           94                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           94                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           94                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           94                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           18                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           18                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       171198                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       171198                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher        57066                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total        57066                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            9                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                9                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           19                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             19                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1319200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1319200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           28                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           28                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.678571                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.678571                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69431.578947                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69431.578947                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           19                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           19                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1167200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1167200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.678571                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.678571                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61431.578947                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61431.578947                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          740                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          136                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          884                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          392                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          156                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           52                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          600                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     26282400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10672400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3472740                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     40427540                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1132                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          292                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           60                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1484                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.346290                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.534247                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.866667                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.404313                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67046.938776                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68412.820513                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66783.461538                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67379.233333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          392                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          155                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           52                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          599                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     23154400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9376000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      3056740                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     35587140                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.346290                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.530822                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.866667                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.403639                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59067.346939                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60490.322581                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58783.461538                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59410.918197                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     64606800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     64606800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  15523                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4723                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.286682                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    35.694757                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1105.781350                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1861.189341                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   944.152206                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   149.182346                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008715                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.269966                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.454392                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.230506                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.036421                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1019                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3077                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           95                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          911                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          710                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2153                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.248779                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.751221                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                24779                       # Number of tag accesses
system.l2cache.tags.data_accesses               24779                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     64606800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           25024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           11136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               39680                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        25024                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          25024                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2112                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2112                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              391                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              174                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           52                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  620                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            33                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  33                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          387327650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          172365757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     51511606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      2971823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              614176836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     387327650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         387327650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        32690057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              32690057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        32690057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         387327650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         172365757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     51511606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      2971823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             646866893                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
