
State Machine - |HW|SoC:inst|NMEA_RX_avalon:nmea_rx_0|\FSM:present_State
Name \FSM:present_State.ok_State \FSM:present_State.U_State \FSM:present_State.D_State \FSM:present_State.C_State \FSM:present_State.S_State \FSM:present_State.start_State \FSM:present_State.IDLE_State 
\FSM:present_State.IDLE_State 0 0 0 0 0 0 0 
\FSM:present_State.start_State 0 0 0 0 0 1 1 
\FSM:present_State.S_State 0 0 0 0 1 0 1 
\FSM:present_State.C_State 0 0 0 1 0 0 1 
\FSM:present_State.D_State 0 0 1 0 0 0 1 
\FSM:present_State.U_State 0 1 0 0 0 0 1 
\FSM:present_State.ok_State 1 0 0 0 0 0 1 

State Machine - |HW|SoC:inst|NMEA_RX_avalon:nmea_rx_0|\FSM:next_State
Name \FSM:next_State.ok_State \FSM:next_State.U_State \FSM:next_State.D_State \FSM:next_State.C_State \FSM:next_State.S_State \FSM:next_State.start_State \FSM:next_State.IDLE_State 
\FSM:next_State.IDLE_State 0 0 0 0 0 0 0 
\FSM:next_State.start_State 0 0 0 0 0 1 1 
\FSM:next_State.S_State 0 0 0 0 1 0 1 
\FSM:next_State.C_State 0 0 0 1 0 0 1 
\FSM:next_State.D_State 0 0 1 0 0 0 1 
\FSM:next_State.U_State 0 1 0 0 0 0 1 
\FSM:next_State.ok_State 1 0 0 0 0 0 1 

State Machine - |HW|SoC:inst|NMEA_RX_avalon:nmea_rx_0|UART_RX:uart|present_State
Name present_State.stop_State present_State.bit_read_State present_State.bit_read_prep_State present_State.Rx_State present_State.start_State present_State.IDLE_State present_State.reset_State 
present_State.reset_State 0 0 0 0 0 0 0 
present_State.IDLE_State 0 0 0 0 0 1 1 
present_State.start_State 0 0 0 0 1 0 1 
present_State.Rx_State 0 0 0 1 0 0 1 
present_State.bit_read_prep_State 0 0 1 0 0 0 1 
present_State.bit_read_State 0 1 0 0 0 0 1 
present_State.stop_State 1 0 0 0 0 0 1 

State Machine - |HW|SoC:inst|SoC_NIOS_MCU:nios_mcu|SoC_NIOS_MCU_cpu:cpu|SoC_NIOS_MCU_cpu_nios2_oci:the_SoC_NIOS_MCU_cpu_nios2_oci|SoC_NIOS_MCU_cpu_debug_slave_wrapper:the_SoC_NIOS_MCU_cpu_debug_slave_wrapper|SoC_NIOS_MCU_cpu_debug_slave_tck:the_SoC_NIOS_MCU_cpu_debug_slave_tck|DRsize
Name DRsize.101 DRsize.100 DRsize.011 DRsize.010 DRsize.001 DRsize.000 
DRsize.000 0 0 0 0 0 0 
DRsize.001 0 0 0 0 1 1 
DRsize.010 0 0 0 1 0 1 
DRsize.011 0 0 1 0 0 1 
DRsize.100 0 1 0 0 0 1 
DRsize.101 1 0 0 0 0 1 

State Machine - |HW|SoC:inst|anemometre_avalon:anemometer|ANEMOMETRE:pwm|present_State
Name present_State.state5 present_State.state4 present_State.state3 present_State.state2 present_State.state1 present_State.state0 
present_State.state0 0 0 0 0 0 0 
present_State.state1 0 0 0 0 1 1 
present_State.state2 0 0 0 1 0 1 
present_State.state3 0 0 1 0 0 1 
present_State.state4 0 1 0 0 0 1 
present_State.state5 1 0 0 0 0 1 
