Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Mon Jan 18 15:43:15 2021
| Host         : DESKTOP-4I669P4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 290 register/latch pins with no clock driven by root clock pin: pdm_clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1839 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.725        0.000                      0                 2137        0.048        0.000                      0                 2105        4.020        0.000                       0                   577  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.725        0.000                      0                 2071        0.048        0.000                      0                 2071        4.020        0.000                       0                   577  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              clk_fpga_0        998.774        0.000                      0                   16                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.737        0.000                      0                   34        1.147        0.000                      0                   34  
**default**        clk_fpga_0                                  8.691        0.000                      0                   16                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.725ns  (required time - arrival time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.861ns  (logic 3.349ns (42.601%)  route 4.512ns (57.399%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.827     3.121    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y19         RAMB36E1                                     r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454     5.575 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.963     7.538    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[25]_INST_0_i_2_4[6]
    SLICE_X90Y110        LUT6 (Prop_lut6_I0_O)        0.124     7.662 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[24]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.662    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[24]_INST_0_i_6_n_0
    SLICE_X90Y110        MUXF7 (Prop_muxf7_I1_O)      0.214     7.876 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[24]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.876    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[24]_INST_0_i_2_n_0
    SLICE_X90Y110        MUXF8 (Prop_muxf8_I1_O)      0.088     7.964 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[24]_INST_0/O
                         net (fo=1, routed)           1.639     9.603    design_1_i/MYIP_TOP_0/inst/pdm/dout[24]
    SLICE_X38Y99         LUT5 (Prop_lut5_I0_O)        0.319     9.922 r  design_1_i/MYIP_TOP_0/inst/pdm/hrdata_es1[24]_INST_0/O
                         net (fo=1, routed)           0.910    10.833    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/m_ahb_hrdata[16]
    SLICE_X37Y94         LUT2 (Prop_lut2_I0_O)        0.150    10.983 r  design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA[24]_i_1/O
                         net (fo=1, routed)           0.000    10.983    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/p_2_in[24]
    SLICE_X37Y94         FDRE                                         r  design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.479    12.658    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/s_axi_aclk
    SLICE_X37Y94         FDRE                                         r  design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[24]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.075    12.708    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -10.983    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.739ns  (logic 3.545ns (45.805%)  route 4.194ns (54.195%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.110ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.816     3.110    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y16         RAMB36E1                                     r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     5.982 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.048    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X5Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.473 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.256     9.729    design_1_i/MYIP_TOP_0/inst/pdm/dout[28]
    SLICE_X38Y92         LUT5 (Prop_lut5_I0_O)        0.124     9.853 r  design_1_i/MYIP_TOP_0/inst/pdm/hrdata_es1[28]_INST_0/O
                         net (fo=1, routed)           0.873    10.726    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/m_ahb_hrdata[19]
    SLICE_X37Y97         LUT2 (Prop_lut2_I0_O)        0.124    10.850 r  design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA[28]_i_1/O
                         net (fo=1, routed)           0.000    10.850    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/p_2_in[28]
    SLICE_X37Y97         FDRE                                         r  design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.480    12.659    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/s_axi_aclk
    SLICE_X37Y97         FDRE                                         r  design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[28]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X37Y97         FDRE (Setup_fdre_C_D)        0.029    12.663    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.815ns  (required time - arrival time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.734ns  (logic 3.545ns (45.834%)  route 4.189ns (54.166%))
  Logic Levels:           3  (LUT2=1 LUT5=1 RAMB36E1=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.820     3.114    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y12         RAMB36E1                                     r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     5.986 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.052    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X4Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.477 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.343     9.820    design_1_i/MYIP_TOP_0/inst/pdm/dout[27]
    SLICE_X37Y92         LUT5 (Prop_lut5_I0_O)        0.124     9.944 r  design_1_i/MYIP_TOP_0/inst/pdm/hrdata_es1[27]_INST_0/O
                         net (fo=1, routed)           0.781    10.725    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/m_ahb_hrdata[18]
    SLICE_X37Y94         LUT2 (Prop_lut2_I0_O)        0.124    10.849 r  design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA[27]_i_1/O
                         net (fo=1, routed)           0.000    10.849    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/p_2_in[27]
    SLICE_X37Y94         FDRE                                         r  design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.479    12.658    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/s_axi_aclk
    SLICE_X37Y94         FDRE                                         r  design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[27]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X37Y94         FDRE (Setup_fdre_C_D)        0.031    12.664    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                         -10.849    
  -------------------------------------------------------------------
                         slack                                  1.815    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.503ns  (logic 3.324ns (44.303%)  route 4.179ns (55.697%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         2.020     3.314    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y20         RAMB36E1                                     r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     5.768 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.829     7.597    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[25]_INST_0_i_2_0[2]
    SLICE_X91Y110        LUT6 (Prop_lut6_I0_O)        0.124     7.721 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[20]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.721    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[20]_INST_0_i_5_n_0
    SLICE_X91Y110        MUXF7 (Prop_muxf7_I0_O)      0.212     7.933 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.933    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[20]_INST_0_i_2_n_0
    SLICE_X91Y110        MUXF8 (Prop_muxf8_I1_O)      0.094     8.027 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[20]_INST_0/O
                         net (fo=1, routed)           1.651     9.679    design_1_i/MYIP_TOP_0/inst/pdm/dout[20]
    SLICE_X38Y103        LUT5 (Prop_lut5_I0_O)        0.316     9.995 r  design_1_i/MYIP_TOP_0/inst/pdm/hrdata_es1[20]_INST_0/O
                         net (fo=1, routed)           0.699    10.693    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/m_ahb_hrdata[14]
    SLICE_X35Y102        LUT2 (Prop_lut2_I0_O)        0.124    10.817 r  design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    10.817    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/p_2_in[20]
    SLICE_X35Y102        FDRE                                         r  design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.655    12.834    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/s_axi_aclk
    SLICE_X35Y102        FDRE                                         r  design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[20]/C
                         clock pessimism              0.147    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X35Y102        FDRE (Setup_fdre_C_D)        0.029    12.856    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         12.856    
                         arrival time                         -10.817    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.144ns  (required time - arrival time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.444ns  (logic 3.318ns (44.570%)  route 4.126ns (55.430%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         2.020     3.314    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y20         RAMB36E1                                     r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      2.454     5.768 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           1.764     7.532    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[26]_INST_0_i_2_0[0]
    SLICE_X90Y108        LUT6 (Prop_lut6_I0_O)        0.124     7.656 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[26]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     7.656    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[26]_INST_0_i_5_n_0
    SLICE_X90Y108        MUXF7 (Prop_muxf7_I0_O)      0.209     7.865 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[26]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.865    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[26]_INST_0_i_2_n_0
    SLICE_X90Y108        MUXF8 (Prop_muxf8_I1_O)      0.088     7.953 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[26]_INST_0/O
                         net (fo=1, routed)           1.627     9.581    design_1_i/MYIP_TOP_0/inst/pdm/dout[26]
    SLICE_X39Y103        LUT5 (Prop_lut5_I0_O)        0.319     9.900 r  design_1_i/MYIP_TOP_0/inst/pdm/hrdata_es1[26]_INST_0/O
                         net (fo=1, routed)           0.735    10.635    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/m_ahb_hrdata[17]
    SLICE_X36Y101        LUT2 (Prop_lut2_I0_O)        0.124    10.759 r  design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA[26]_i_1/O
                         net (fo=1, routed)           0.000    10.759    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/p_2_in[26]
    SLICE_X36Y101        FDRE                                         r  design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.654    12.833    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/s_axi_aclk
    SLICE_X36Y101        FDRE                                         r  design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[26]/C
                         clock pessimism              0.147    12.980    
                         clock uncertainty           -0.154    12.826    
    SLICE_X36Y101        FDRE (Setup_fdre_C_D)        0.077    12.903    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[26]
  -------------------------------------------------------------------
                         required time                         12.903    
                         arrival time                         -10.759    
  -------------------------------------------------------------------
                         slack                                  2.144    

Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.438ns  (logic 3.545ns (47.659%)  route 3.893ns (52.341%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.107ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.813     3.107    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y14         RAMB36E1                                     r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     5.979 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.045    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X5Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.470 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           3.112     9.582    design_1_i/MYIP_TOP_0/inst/pdm/dout[30]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.124     9.706 r  design_1_i/MYIP_TOP_0/inst/pdm/hrdata_es1[30]_INST_0/O
                         net (fo=1, routed)           0.716    10.422    design_1_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/m_ahb_hrdata[10]
    SLICE_X34Y99         LUT6 (Prop_lut6_I4_O)        0.124    10.546 r  design_1_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/S_AXI_RDATA[30]_i_1/O
                         net (fo=1, routed)           0.000    10.546    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/D[10]
    SLICE_X34Y99         FDRE                                         r  design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.481    12.660    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/s_axi_aclk
    SLICE_X34Y99         FDRE                                         r  design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[30]/C
                         clock pessimism              0.129    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X34Y99         FDRE (Setup_fdre_C_D)        0.081    12.716    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[30]
  -------------------------------------------------------------------
                         required time                         12.716    
                         arrival time                         -10.546    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.335ns  (logic 3.545ns (48.331%)  route 3.790ns (51.669%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.103ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.809     3.103    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y14         RAMB36E1                                     r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     5.975 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     6.041    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X4Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     6.466 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.914     9.380    design_1_i/MYIP_TOP_0/inst/pdm/dout[29]
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.124     9.504 r  design_1_i/MYIP_TOP_0/inst/pdm/hrdata_es1[29]_INST_0/O
                         net (fo=1, routed)           0.810    10.314    design_1_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/m_ahb_hrdata[9]
    SLICE_X34Y99         LUT6 (Prop_lut6_I4_O)        0.124    10.438 r  design_1_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/S_AXI_RDATA[29]_i_1/O
                         net (fo=1, routed)           0.000    10.438    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/D[9]
    SLICE_X34Y99         FDRE                                         r  design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.481    12.660    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/s_axi_aclk
    SLICE_X34Y99         FDRE                                         r  design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[29]/C
                         clock pessimism              0.129    12.789    
                         clock uncertainty           -0.154    12.635    
    SLICE_X34Y99         FDRE (Setup_fdre_C_D)        0.077    12.712    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.419ns  (logic 3.329ns (44.872%)  route 4.090ns (55.128%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.827     3.121    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y19         RAMB36E1                                     r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     5.575 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.970     7.546    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[25]_INST_0_i_2_4[3]
    SLICE_X91Y112        LUT6 (Prop_lut6_I0_O)        0.124     7.670 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[21]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.670    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[21]_INST_0_i_6_n_0
    SLICE_X91Y112        MUXF7 (Prop_muxf7_I1_O)      0.217     7.887 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.887    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[21]_INST_0_i_2_n_0
    SLICE_X91Y112        MUXF8 (Prop_muxf8_I1_O)      0.094     7.981 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[21]_INST_0/O
                         net (fo=1, routed)           1.472     9.453    design_1_i/MYIP_TOP_0/inst/pdm/dout[21]
    SLICE_X38Y101        LUT5 (Prop_lut5_I0_O)        0.316     9.769 r  design_1_i/MYIP_TOP_0/inst/pdm/hrdata_es1[21]_INST_0/O
                         net (fo=1, routed)           0.648    10.416    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/m_ahb_hrdata[15]
    SLICE_X37Y101        LUT2 (Prop_lut2_I0_O)        0.124    10.540 r  design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA[21]_i_1/O
                         net (fo=1, routed)           0.000    10.540    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/p_2_in[21]
    SLICE_X37Y101        FDRE                                         r  design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.654    12.833    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/s_axi_aclk
    SLICE_X37Y101        FDRE                                         r  design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[21]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X37Y101        FDRE (Setup_fdre_C_D)        0.031    12.839    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -10.540    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.371ns  (required time - arrival time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.221ns  (logic 3.367ns (46.625%)  route 3.854ns (53.375%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         2.019     3.313    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X5Y21         RAMB36E1                                     r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     5.767 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.555     7.323    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[25]_INST_0_i_1_4[5]
    SLICE_X91Y111        LUT6 (Prop_lut6_I0_O)        0.124     7.447 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     7.447    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[23]_INST_0_i_4_n_0
    SLICE_X91Y111        MUXF7 (Prop_muxf7_I1_O)      0.245     7.692 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     7.692    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[23]_INST_0_i_1_n_0
    SLICE_X91Y111        MUXF8 (Prop_muxf8_I0_O)      0.104     7.796 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[23]_INST_0/O
                         net (fo=1, routed)           1.631     9.427    design_1_i/MYIP_TOP_0/inst/pdm/dout[23]
    SLICE_X38Y103        LUT5 (Prop_lut5_I0_O)        0.316     9.743 r  design_1_i/MYIP_TOP_0/inst/pdm/hrdata_es1[23]_INST_0/O
                         net (fo=1, routed)           0.668    10.411    design_1_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/m_ahb_hrdata[7]
    SLICE_X34Y101        LUT6 (Prop_lut6_I4_O)        0.124    10.535 r  design_1_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/S_AXI_RDATA[23]_i_1/O
                         net (fo=1, routed)           0.000    10.535    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/D[7]
    SLICE_X34Y101        FDRE                                         r  design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.655    12.834    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/s_axi_aclk
    SLICE_X34Y101        FDRE                                         r  design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[23]/C
                         clock pessimism              0.147    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X34Y101        FDRE (Setup_fdre_C_D)        0.079    12.906    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         12.906    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                  2.371    

Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.227ns  (logic 3.323ns (45.977%)  route 3.904ns (54.023%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.834ns = ( 12.834 - 10.000 ) 
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         2.004     3.298    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X4Y26         RAMB36E1                                     r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     5.752 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.726     7.479    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[25]_INST_0_i_2_5[4]
    SLICE_X90Y109        LUT6 (Prop_lut6_I1_O)        0.124     7.603 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[22]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.603    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[22]_INST_0_i_6_n_0
    SLICE_X90Y109        MUXF7 (Prop_muxf7_I1_O)      0.214     7.817 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[22]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     7.817    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[22]_INST_0_i_2_n_0
    SLICE_X90Y109        MUXF8 (Prop_muxf8_I1_O)      0.088     7.905 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[22]_INST_0/O
                         net (fo=1, routed)           1.575     9.479    design_1_i/MYIP_TOP_0/inst/pdm/dout[22]
    SLICE_X38Y103        LUT5 (Prop_lut5_I0_O)        0.319     9.798 r  design_1_i/MYIP_TOP_0/inst/pdm/hrdata_es1[22]_INST_0/O
                         net (fo=1, routed)           0.604    10.402    design_1_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/m_ahb_hrdata[6]
    SLICE_X34Y101        LUT6 (Prop_lut6_I4_O)        0.124    10.526 r  design_1_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/S_AXI_RDATA[22]_i_1/O
                         net (fo=1, routed)           0.000    10.526    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/D[6]
    SLICE_X34Y101        FDRE                                         r  design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.655    12.834    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/s_axi_aclk
    SLICE_X34Y101        FDRE                                         r  design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[22]/C
                         clock pessimism              0.147    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X34Y101        FDRE (Setup_fdre_C_D)        0.081    12.908    design_1_i/axi_ahblite_bridge_0/U0/AXI_SLV_IF_MODULE/S_AXI_RDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         12.908    
                         arrival time                         -10.526    
  -------------------------------------------------------------------
                         slack                                  2.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_rid_reg_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.895%)  route 0.131ns (48.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.656     0.992    design_1_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/s_axi_aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_rid_reg_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_rid_reg_out_reg[10]/Q
                         net (fo=1, routed)           0.131     1.264    design_1_i/processing_system7_0/inst/M_AXI_GP0_RID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0RID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0RID[10])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.349%)  route 0.200ns (58.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.659     0.995    design_1_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/s_axi_aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/axi_ahblite_bridge_0/U0/AHB_MSTR_IF_MODULE/GEN_32_DATA_WIDTH.HADDR_i_reg[25]/Q
                         net (fo=4, routed)           0.200     1.336    design_1_i/MYIP_TOP_0/inst/haddr[25]
    SLICE_X30Y99         FDCE                                         r  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.845     1.211    design_1_i/MYIP_TOP_0/inst/g_hclk_es1
    SLICE_X30Y99         FDCE                                         r  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[25]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         FDCE (Hold_fdce_C_D)         0.064     1.240    design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_data_skid_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_data_reg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.557     0.893    design_1_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/s_axi_aclk
    SLICE_X33Y90         FDRE                                         r  design_1_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_data_skid_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_data_skid_reg_reg[6]/Q
                         net (fo=1, routed)           0.054     1.088    design_1_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_data_skid_reg[6]
    SLICE_X32Y90         LUT3 (Prop_lut3_I2_O)        0.045     1.133 r  design_1_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_data_reg_out[6]_i_1/O
                         net (fo=1, routed)           0.000     1.133    design_1_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_data_skid_mux_out[6]
    SLICE_X32Y90         FDRE                                         r  design_1_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_data_reg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.824     1.190    design_1_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/s_axi_aclk
    SLICE_X32Y90         FDRE                                         r  design_1_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_data_reg_out_reg[6]/C
                         clock pessimism             -0.284     0.906    
    SLICE_X32Y90         FDRE (Hold_fdre_C_D)         0.121     1.027    design_1_i/axi_ahblite_bridge_0/U0/VALID_READY_SKID/sig_data_reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.599     0.935    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y81         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y81         FDRE (Prop_fdre_C_Q)         0.141     1.076 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     1.131    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X91Y81         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.867     1.233    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y81         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.298     0.935    
    SLICE_X91Y81         FDRE (Hold_fdre_C_D)         0.078     1.013    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.599     0.935    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y81         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y81         FDRE (Prop_fdre_C_Q)         0.141     1.076 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     1.131    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X91Y81         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.867     1.233    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y81         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.298     0.935    
    SLICE_X91Y81         FDRE (Hold_fdre_C_D)         0.076     1.011    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.604     0.940    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X93Y89         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y89         FDRE (Prop_fdre_C_Q)         0.141     1.081 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/Q
                         net (fo=1, routed)           0.056     1.136    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][12]
    SLICE_X93Y89         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.874     1.240    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X93Y89         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][12]/C
                         clock pessimism             -0.300     0.940    
    SLICE_X93Y89         FDRE (Hold_fdre_C_D)         0.075     1.015    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.938ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.602     0.938    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X95Y83         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y83         FDRE (Prop_fdre_C_Q)         0.141     1.079 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.056     1.134    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X95Y83         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.870     1.236    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X95Y83         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism             -0.298     0.938    
    SLICE_X95Y83         FDRE (Hold_fdre_C_D)         0.075     1.013    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.939ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.603     0.939    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X95Y85         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y85         FDRE (Prop_fdre_C_Q)         0.141     1.080 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     1.135    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X95Y85         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.872     1.238    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X95Y85         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.299     0.939    
    SLICE_X95Y85         FDRE (Hold_fdre_C_D)         0.075     1.014    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.014    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.601     0.937    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X93Y83         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y83         FDRE (Prop_fdre_C_Q)         0.141     1.078 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     1.133    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X93Y83         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.869     1.235    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X93Y83         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.298     0.937    
    SLICE_X93Y83         FDRE (Hold_fdre_C_D)         0.075     1.012    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.935ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.599     0.935    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y81         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y81         FDRE (Prop_fdre_C_Q)         0.141     1.076 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     1.131    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X91Y81         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.867     1.233    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X91Y81         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.298     0.935    
    SLICE_X91Y81         FDRE (Hold_fdre_C_D)         0.075     1.010    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y13  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y14  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y16  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y16  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y15  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y17  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y14  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y17  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y12  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y15  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y89  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y95  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y89  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y95  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y84  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[10]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y84  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[11]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y84  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y83  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y83  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y84  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]_rep__0/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y95  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y89  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y95  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X58Y89  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y98  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y97  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y98  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y98  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y98  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y98  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack      998.774ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             998.774ns  (required time - arrival time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.575%)  route 0.589ns (58.425%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y86         FDRE                         0.000     0.000 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X95Y86         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.589     1.008    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X94Y86         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X94Y86         FDRE (Setup_fdre_C_D)       -0.218   999.782    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                        999.782    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                998.774    

Slack (MET) :             998.787ns  (required time - arrival time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.949ns  (logic 0.478ns (50.379%)  route 0.471ns (49.621%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y81         FDRE                         0.000     0.000 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X92Y81         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.471     0.949    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X91Y81         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X91Y81         FDRE (Setup_fdre_C_D)       -0.264   999.736    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        999.736    
                         arrival time                          -0.949    
  -------------------------------------------------------------------
                         slack                                998.787    

Slack (MET) :             998.803ns  (required time - arrival time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.928ns  (logic 0.478ns (51.527%)  route 0.450ns (48.473%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y81         FDRE                         0.000     0.000 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X92Y81         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.450     0.928    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X91Y81         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X91Y81         FDRE (Setup_fdre_C_D)       -0.269   999.731    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        999.731    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                998.803    

Slack (MET) :             998.808ns  (required time - arrival time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        1.089ns  (logic 0.456ns (41.867%)  route 0.633ns (58.133%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y84         FDRE                         0.000     0.000 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X95Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.633     1.089    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X95Y85         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X95Y85         FDRE (Setup_fdre_C_D)       -0.103   999.897    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                        999.897    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                998.808    

Slack (MET) :             998.850ns  (required time - arrival time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.883ns  (logic 0.419ns (47.461%)  route 0.464ns (52.539%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y84         FDRE                         0.000     0.000 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X95Y84         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.464     0.883    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X93Y83         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X93Y83         FDRE (Setup_fdre_C_D)       -0.267   999.733    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                        999.733    
                         arrival time                          -0.883    
  -------------------------------------------------------------------
                         slack                                998.850    

Slack (MET) :             998.854ns  (required time - arrival time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.928ns  (logic 0.478ns (51.521%)  route 0.450ns (48.479%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y89         FDRE                         0.000     0.000 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X92Y89         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.450     0.928    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[13]
    SLICE_X92Y88         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X92Y88         FDRE (Setup_fdre_C_D)       -0.218   999.782    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                        999.782    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                998.854    

Slack (MET) :             998.869ns  (required time - arrival time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.915ns  (logic 0.419ns (45.799%)  route 0.496ns (54.201%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y84         FDRE                         0.000     0.000 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X95Y84         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.496     0.915    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X94Y84         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X94Y84         FDRE (Setup_fdre_C_D)       -0.216   999.784    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                        999.784    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                998.869    

Slack (MET) :             998.909ns  (required time - arrival time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.998ns  (logic 0.518ns (51.879%)  route 0.480ns (48.121%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y89         FDRE                         0.000     0.000 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[14]/C
    SLICE_X92Y89         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[14]/Q
                         net (fo=1, routed)           0.480     0.998    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[14]
    SLICE_X93Y89         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X93Y89         FDRE (Setup_fdre_C_D)       -0.093   999.907    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][14]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                998.909    

Slack (MET) :             998.942ns  (required time - arrival time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.965ns  (logic 0.518ns (53.660%)  route 0.447ns (46.340%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y81         FDRE                         0.000     0.000 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X92Y81         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.447     0.965    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X91Y81         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X91Y81         FDRE (Setup_fdre_C_D)       -0.093   999.907    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                        999.907    
                         arrival time                          -0.965    
  -------------------------------------------------------------------
                         slack                                998.942    

Slack (MET) :             998.942ns  (required time - arrival time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.963ns  (logic 0.518ns (53.810%)  route 0.445ns (46.190%))
  Logic Levels:           1  (FDRE=1)
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y81         FDRE                         0.000     0.000 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X92Y81         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.445     0.963    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X91Y81         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X91Y81         FDRE (Setup_fdre_C_D)       -0.095   999.905    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        999.905    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                998.942    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.642ns (16.670%)  route 3.209ns (83.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.653     2.947    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.577     5.042    design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/hreset_n
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.166 f  design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/counter[5]_i_3/O
                         net (fo=88, routed)          1.632     6.798    design_1_i/MYIP_TOP_0/inst/pdm_n_0
    SLICE_X30Y101        FDCE                                         f  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.700    12.879    design_1_i/MYIP_TOP_0/inst/g_hclk_es1
    SLICE_X30Y101        FDCE                                         r  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[27]/C
                         clock pessimism              0.129    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X30Y101        FDCE (Recov_fdce_C_CLR)     -0.319    12.535    design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                          -6.798    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.642ns (17.361%)  route 3.056ns (82.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.653     2.947    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.577     5.042    design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/hreset_n
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.166 f  design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/counter[5]_i_3/O
                         net (fo=88, routed)          1.478     6.645    design_1_i/MYIP_TOP_0/inst/pdm_n_0
    SLICE_X30Y99         FDCE                                         f  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.526    12.705    design_1_i/MYIP_TOP_0/inst/g_hclk_es1
    SLICE_X30Y99         FDCE                                         r  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[12]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X30Y99         FDCE (Recov_fdce_C_CLR)     -0.361    12.419    design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         12.419    
                         arrival time                          -6.645    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.642ns (17.361%)  route 3.056ns (82.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.653     2.947    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.577     5.042    design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/hreset_n
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.166 f  design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/counter[5]_i_3/O
                         net (fo=88, routed)          1.478     6.645    design_1_i/MYIP_TOP_0/inst/pdm_n_0
    SLICE_X30Y99         FDCE                                         f  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.526    12.705    design_1_i/MYIP_TOP_0/inst/g_hclk_es1
    SLICE_X30Y99         FDCE                                         r  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[24]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X30Y99         FDCE (Recov_fdce_C_CLR)     -0.361    12.419    design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         12.419    
                         arrival time                          -6.645    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.642ns (17.361%)  route 3.056ns (82.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.653     2.947    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.577     5.042    design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/hreset_n
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.166 f  design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/counter[5]_i_3/O
                         net (fo=88, routed)          1.478     6.645    design_1_i/MYIP_TOP_0/inst/pdm_n_0
    SLICE_X30Y99         FDCE                                         f  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.526    12.705    design_1_i/MYIP_TOP_0/inst/g_hclk_es1
    SLICE_X30Y99         FDCE                                         r  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[25]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X30Y99         FDCE (Recov_fdce_C_CLR)     -0.361    12.419    design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         12.419    
                         arrival time                          -6.645    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.642ns (17.361%)  route 3.056ns (82.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.653     2.947    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.577     5.042    design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/hreset_n
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.166 f  design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/counter[5]_i_3/O
                         net (fo=88, routed)          1.478     6.645    design_1_i/MYIP_TOP_0/inst/pdm_n_0
    SLICE_X30Y99         FDCE                                         f  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.526    12.705    design_1_i/MYIP_TOP_0/inst/g_hclk_es1
    SLICE_X30Y99         FDCE                                         r  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[26]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X30Y99         FDCE (Recov_fdce_C_CLR)     -0.361    12.419    design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         12.419    
                         arrival time                          -6.645    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             5.778ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.642ns (17.594%)  route 3.007ns (82.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.653     2.947    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.577     5.042    design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/hreset_n
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.166 f  design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/counter[5]_i_3/O
                         net (fo=88, routed)          1.429     6.596    design_1_i/MYIP_TOP_0/inst/pdm_n_0
    SLICE_X28Y95         FDCE                                         f  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.525    12.704    design_1_i/MYIP_TOP_0/inst/g_hclk_es1
    SLICE_X28Y95         FDCE                                         r  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[4]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X28Y95         FDCE (Recov_fdce_C_CLR)     -0.405    12.374    design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.374    
                         arrival time                          -6.596    
  -------------------------------------------------------------------
                         slack                                  5.778    

Slack (MET) :             5.778ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.642ns (17.594%)  route 3.007ns (82.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.653     2.947    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.577     5.042    design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/hreset_n
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.166 f  design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/counter[5]_i_3/O
                         net (fo=88, routed)          1.429     6.596    design_1_i/MYIP_TOP_0/inst/pdm_n_0
    SLICE_X28Y95         FDCE                                         f  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.525    12.704    design_1_i/MYIP_TOP_0/inst/g_hclk_es1
    SLICE_X28Y95         FDCE                                         r  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[5]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X28Y95         FDCE (Recov_fdce_C_CLR)     -0.405    12.374    design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.374    
                         arrival time                          -6.596    
  -------------------------------------------------------------------
                         slack                                  5.778    

Slack (MET) :             5.778ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.642ns (17.594%)  route 3.007ns (82.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.653     2.947    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.577     5.042    design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/hreset_n
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.166 f  design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/counter[5]_i_3/O
                         net (fo=88, routed)          1.429     6.596    design_1_i/MYIP_TOP_0/inst/pdm_n_0
    SLICE_X28Y95         FDCE                                         f  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.525    12.704    design_1_i/MYIP_TOP_0/inst/g_hclk_es1
    SLICE_X28Y95         FDCE                                         r  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[6]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X28Y95         FDCE (Recov_fdce_C_CLR)     -0.405    12.374    design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.374    
                         arrival time                          -6.596    
  -------------------------------------------------------------------
                         slack                                  5.778    

Slack (MET) :             5.778ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.649ns  (logic 0.642ns (17.594%)  route 3.007ns (82.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.653     2.947    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.577     5.042    design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/hreset_n
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.166 f  design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/counter[5]_i_3/O
                         net (fo=88, routed)          1.429     6.596    design_1_i/MYIP_TOP_0/inst/pdm_n_0
    SLICE_X28Y95         FDCE                                         f  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.525    12.704    design_1_i/MYIP_TOP_0/inst/g_hclk_es1
    SLICE_X28Y95         FDCE                                         r  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[7]/C
                         clock pessimism              0.229    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X28Y95         FDCE (Recov_fdce_C_CLR)     -0.405    12.374    design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.374    
                         arrival time                          -6.596    
  -------------------------------------------------------------------
                         slack                                  5.778    

Slack (MET) :             5.816ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/cen_wait_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.642ns (17.361%)  route 3.056ns (82.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.653     2.947    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.518     3.465 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.577     5.042    design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/hreset_n
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.124     5.166 f  design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/counter[5]_i_3/O
                         net (fo=88, routed)          1.478     6.645    design_1_i/MYIP_TOP_0/inst/pdm_n_0
    SLICE_X30Y99         FDCE                                         f  design_1_i/MYIP_TOP_0/inst/cen_wait_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         1.526    12.705    design_1_i/MYIP_TOP_0/inst/g_hclk_es1
    SLICE_X30Y99         FDCE                                         r  design_1_i/MYIP_TOP_0/inst/cen_wait_reg/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X30Y99         FDCE (Recov_fdce_C_CLR)     -0.319    12.461    design_1_i/MYIP_TOP_0/inst/cen_wait_reg
  -------------------------------------------------------------------
                         required time                         12.461    
                         arrival time                          -6.645    
  -------------------------------------------------------------------
                         slack                                  5.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.209ns (14.610%)  route 1.221ns (85.390%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.557     0.893    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.647     1.704    design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/hreset_n
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.749 f  design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/counter[5]_i_3/O
                         net (fo=88, routed)          0.574     2.323    design_1_i/MYIP_TOP_0/inst/pdm_n_0
    SLICE_X32Y101        FDCE                                         f  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.912     1.278    design_1_i/MYIP_TOP_0/inst/g_hclk_es1
    SLICE_X32Y101        FDCE                                         r  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[22]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.176    design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.209ns (14.610%)  route 1.221ns (85.390%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.557     0.893    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.647     1.704    design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/hreset_n
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.749 f  design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/counter[5]_i_3/O
                         net (fo=88, routed)          0.574     2.323    design_1_i/MYIP_TOP_0/inst/pdm_n_0
    SLICE_X32Y101        FDCE                                         f  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.912     1.278    design_1_i/MYIP_TOP_0/inst/g_hclk_es1
    SLICE_X32Y101        FDCE                                         r  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[23]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.176    design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.209ns (14.610%)  route 1.221ns (85.390%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.557     0.893    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.647     1.704    design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/hreset_n
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.749 f  design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/counter[5]_i_3/O
                         net (fo=88, routed)          0.574     2.323    design_1_i/MYIP_TOP_0/inst/pdm_n_0
    SLICE_X32Y101        FDCE                                         f  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.912     1.278    design_1_i/MYIP_TOP_0/inst/g_hclk_es1
    SLICE_X32Y101        FDCE                                         r  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[28]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.176    design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.209ns (14.610%)  route 1.221ns (85.390%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.557     0.893    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.647     1.704    design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/hreset_n
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.749 f  design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/counter[5]_i_3/O
                         net (fo=88, routed)          0.574     2.323    design_1_i/MYIP_TOP_0/inst/pdm_n_0
    SLICE_X32Y101        FDCE                                         f  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.912     1.278    design_1_i/MYIP_TOP_0/inst/g_hclk_es1
    SLICE_X32Y101        FDCE                                         r  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[29]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.176    design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.147ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.209ns (14.610%)  route 1.221ns (85.390%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.557     0.893    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.647     1.704    design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/hreset_n
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.749 f  design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/counter[5]_i_3/O
                         net (fo=88, routed)          0.574     2.323    design_1_i/MYIP_TOP_0/inst/pdm_n_0
    SLICE_X32Y101        FDCE                                         f  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.912     1.278    design_1_i/MYIP_TOP_0/inst/g_hclk_es1
    SLICE_X32Y101        FDCE                                         r  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[31]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.176    design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.250ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.209ns (17.175%)  route 1.008ns (82.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.557     0.893    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.647     1.704    design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/hreset_n
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.749 f  design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/counter[5]_i_3/O
                         net (fo=88, routed)          0.360     2.109    design_1_i/MYIP_TOP_0/inst/pdm_n_0
    SLICE_X34Y96         FDCE                                         f  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.825     1.191    design_1_i/MYIP_TOP_0/inst/g_hclk_es1
    SLICE_X34Y96         FDCE                                         r  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[2]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y96         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.250ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.209ns (17.175%)  route 1.008ns (82.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.557     0.893    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.647     1.704    design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/hreset_n
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.749 f  design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/counter[5]_i_3/O
                         net (fo=88, routed)          0.360     2.109    design_1_i/MYIP_TOP_0/inst/pdm_n_0
    SLICE_X34Y96         FDCE                                         f  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.825     1.191    design_1_i/MYIP_TOP_0/inst/g_hclk_es1
    SLICE_X34Y96         FDCE                                         r  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[3]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y96         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.258ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.209ns (17.062%)  route 1.016ns (82.938%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.557     0.893    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.647     1.704    design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/hreset_n
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.749 f  design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/counter[5]_i_3/O
                         net (fo=88, routed)          0.369     2.118    design_1_i/MYIP_TOP_0/inst/pdm_n_0
    SLICE_X32Y96         FDCE                                         f  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.825     1.191    design_1_i/MYIP_TOP_0/inst/g_hclk_es1
    SLICE_X32Y96         FDCE                                         r  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[1]/C
                         clock pessimism             -0.264     0.927    
    SLICE_X32Y96         FDCE (Remov_fdce_C_CLR)     -0.067     0.860    design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.272ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.209ns (13.275%)  route 1.365ns (86.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.557     0.893    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.647     1.704    design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/hreset_n
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.749 f  design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/counter[5]_i_3/O
                         net (fo=88, routed)          0.718     2.467    design_1_i/MYIP_TOP_0/inst/pdm_n_0
    SLICE_X30Y101        FDCE                                         f  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.931     1.297    design_1_i/MYIP_TOP_0/inst/g_hclk_es1
    SLICE_X30Y101        FDCE                                         r  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[27]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y101        FDCE (Remov_fdce_C_CLR)     -0.067     1.195    design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           2.467    
  -------------------------------------------------------------------
                         slack                                  1.272    

Slack (MET) :             1.322ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.209ns (16.204%)  route 1.081ns (83.796%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.557     0.893    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X38Y97         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.647     1.704    design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/hreset_n
    SLICE_X34Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.749 f  design_1_i/MYIP_TOP_0/inst/pdm/ctrl_w/counter[5]_i_3/O
                         net (fo=88, routed)          0.433     2.182    design_1_i/MYIP_TOP_0/inst/pdm_n_0
    SLICE_X32Y97         FDCE                                         f  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=577, routed)         0.826     1.192    design_1_i/MYIP_TOP_0/inst/g_hclk_es1
    SLICE_X32Y97         FDCE                                         r  design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[10]/C
                         clock pessimism             -0.264     0.928    
    SLICE_X32Y97         FDCE (Remov_fdce_C_CLR)     -0.067     0.861    design_1_i/MYIP_TOP_0/inst/haddr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.861    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  1.322    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_fpga_0
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.691ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.691ns  (required time - arrival time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.041ns  (logic 0.419ns (40.244%)  route 0.622ns (59.756%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y84                                      0.000     0.000 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X87Y84         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.622     1.041    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X88Y84         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y84         FDRE (Setup_fdre_C_D)       -0.268     9.732    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                  8.691    

Slack (MET) :             8.719ns  (required time - arrival time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.013ns  (logic 0.419ns (41.362%)  route 0.594ns (58.638%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81                                      0.000     0.000 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X89Y81         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.594     1.013    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X88Y81         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y81         FDRE (Setup_fdre_C_D)       -0.268     9.732    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                  8.719    

Slack (MET) :             8.765ns  (required time - arrival time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.130ns  (logic 0.456ns (40.342%)  route 0.674ns (59.658%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86                                      0.000     0.000 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.674     1.130    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X88Y86         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y86         FDRE (Setup_fdre_C_D)       -0.105     9.895    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.130    
  -------------------------------------------------------------------
                         slack                                  8.765    

Slack (MET) :             8.773ns  (required time - arrival time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.959ns  (logic 0.419ns (43.688%)  route 0.540ns (56.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86                                      0.000     0.000 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.540     0.959    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X88Y86         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y86         FDRE (Setup_fdre_C_D)       -0.268     9.732    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.959    
  -------------------------------------------------------------------
                         slack                                  8.773    

Slack (MET) :             8.872ns  (required time - arrival time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.033ns  (logic 0.456ns (44.146%)  route 0.577ns (55.854%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86                                      0.000     0.000 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.577     1.033    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X89Y88         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X89Y88         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                  8.872    

Slack (MET) :             8.878ns  (required time - arrival time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.857ns  (logic 0.419ns (48.887%)  route 0.438ns (51.113%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86                                      0.000     0.000 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/C
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[13]/Q
                         net (fo=1, routed)           0.438     0.857    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[13]
    SLICE_X89Y87         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X89Y87         FDRE (Setup_fdre_C_D)       -0.265     9.735    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][13]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -0.857    
  -------------------------------------------------------------------
                         slack                                  8.878    

Slack (MET) :             8.963ns  (required time - arrival time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.942ns  (logic 0.456ns (48.404%)  route 0.486ns (51.596%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y86                                      0.000     0.000 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X89Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.486     0.942    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[12]
    SLICE_X88Y87         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y87         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.942    
  -------------------------------------------------------------------
                         slack                                  8.963    

Slack (MET) :             8.963ns  (required time - arrival time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.942ns  (logic 0.456ns (48.404%)  route 0.486ns (51.596%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y81                                      0.000     0.000 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X89Y81         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.486     0.942    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X88Y82         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y82         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.942    
  -------------------------------------------------------------------
                         slack                                  8.963    

Slack (MET) :             9.002ns  (required time - arrival time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.903ns  (logic 0.456ns (50.498%)  route 0.447ns (49.502%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83                                      0.000     0.000 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.447     0.903    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X88Y84         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y84         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  9.002    

Slack (MET) :             9.010ns  (required time - arrival time)
  Source:                 design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.722ns  (logic 0.419ns (58.020%)  route 0.303ns (41.980%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83                                      0.000     0.000 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X88Y83         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.303     0.722    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X88Y84         FDRE                                         r  design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y84         FDRE (Setup_fdre_C_D)       -0.268     9.732    design_1_i/MYIP_TOP_0/inst/pdm/async_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  9.010    





