Analysis & Synthesis report for prj
Sat Dec 03 16:02:13 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Uart1To20Top|MainRxctrl:MainRxctrl_inst|channal_no
 11. State Machine - |Uart1To20Top|MainRxctrl:MainRxctrl_inst|state
 12. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_20inst|uart_rx_state
 13. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_20inst|uart_tx_state
 14. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_19inst|uart_rx_state
 15. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_19inst|uart_tx_state
 16. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_18inst|uart_rx_state
 17. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_18inst|uart_tx_state
 18. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_17inst|uart_rx_state
 19. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_17inst|uart_tx_state
 20. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_16inst|uart_rx_state
 21. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_16inst|uart_tx_state
 22. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_15inst|uart_rx_state
 23. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_15inst|uart_tx_state
 24. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_14inst|uart_rx_state
 25. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_14inst|uart_tx_state
 26. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_13inst|uart_rx_state
 27. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_13inst|uart_tx_state
 28. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_12inst|uart_rx_state
 29. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_12inst|uart_tx_state
 30. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_11inst|uart_rx_state
 31. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_11inst|uart_tx_state
 32. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_10inst|uart_rx_state
 33. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_10inst|uart_tx_state
 34. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_09inst|uart_rx_state
 35. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_09inst|uart_tx_state
 36. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_08inst|uart_rx_state
 37. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_08inst|uart_tx_state
 38. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_07inst|uart_rx_state
 39. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_07inst|uart_tx_state
 40. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_06inst|uart_rx_state
 41. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_06inst|uart_tx_state
 42. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_05inst|uart_rx_state
 43. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_05inst|uart_tx_state
 44. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_04inst|uart_rx_state
 45. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_04inst|uart_tx_state
 46. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_03inst|uart_rx_state
 47. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_03inst|uart_tx_state
 48. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_02inst|uart_rx_state
 49. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_02inst|uart_tx_state
 50. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_01inst|uart_rx_state
 51. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_01inst|uart_tx_state
 52. State Machine - |Uart1To20Top|MainTxctrl:MainTxctrl_inst|state
 53. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_Main|uart_rx_state
 54. State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_Main|uart_tx_state
 55. State Machine - |Uart1To20Top|spi_slave_reg:spi_slave_reg_inst|state
 56. Registers Removed During Synthesis
 57. General Register Statistics
 58. Inverted Register Statistics
 59. Multiplexer Restructuring Statistics (Restructuring Performed)
 60. Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 61. Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 62. Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 63. Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 64. Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 65. Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 66. Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 67. Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 68. Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 69. Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 70. Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 71. Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 72. Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 73. Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 74. Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 75. Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 76. Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 77. Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 78. Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 79. Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 80. Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 81. Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 82. Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 83. Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 84. Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 85. Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 86. Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 87. Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 88. Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 89. Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 90. Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 91. Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 92. Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 93. Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 94. Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 95. Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 96. Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 97. Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 98. Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
 99. Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram
100. Parameter Settings for User Entity Instance: pll_8MIn:pll_8MIn|altpll:altpll_component
101. Parameter Settings for User Entity Instance: spi_slave_reg:spi_slave_reg_inst
102. Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_Main
103. Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
104. Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
105. Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
106. Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
107. Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
108. Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
109. Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
110. Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
111. Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
112. Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
113. Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
114. Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
115. Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
116. Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
117. Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
118. Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
119. Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
120. Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
121. Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
122. Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component
123. Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_01inst
124. Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_02inst
125. Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_03inst
126. Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_04inst
127. Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_05inst
128. Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_06inst
129. Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_07inst
130. Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_08inst
131. Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_09inst
132. Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_10inst
133. Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_11inst
134. Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_12inst
135. Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_13inst
136. Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_14inst
137. Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_15inst
138. Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_16inst
139. Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_17inst
140. Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_18inst
141. Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_19inst
142. Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_20inst
143. Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
144. Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
145. Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
146. Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
147. Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
148. Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
149. Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
150. Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
151. Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
152. Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
153. Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
154. Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
155. Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
156. Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
157. Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
158. Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
159. Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
160. Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
161. Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
162. Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component
163. Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|crc_16:crc_16
164. altpll Parameter Settings by Entity Instance
165. scfifo Parameter Settings by Entity Instance
166. Port Connectivity Checks: "MainRxctrl:MainRxctrl_inst|crc_16:crc_16"
167. Port Connectivity Checks: "uart_transceiver:uart_transceiver_20inst"
168. Port Connectivity Checks: "uart_transceiver:uart_transceiver_19inst"
169. Port Connectivity Checks: "uart_transceiver:uart_transceiver_18inst"
170. Port Connectivity Checks: "uart_transceiver:uart_transceiver_17inst"
171. Port Connectivity Checks: "uart_transceiver:uart_transceiver_16inst"
172. Port Connectivity Checks: "uart_transceiver:uart_transceiver_15inst"
173. Port Connectivity Checks: "uart_transceiver:uart_transceiver_14inst"
174. Port Connectivity Checks: "uart_transceiver:uart_transceiver_13inst"
175. Port Connectivity Checks: "uart_transceiver:uart_transceiver_12inst"
176. Port Connectivity Checks: "uart_transceiver:uart_transceiver_11inst"
177. Port Connectivity Checks: "uart_transceiver:uart_transceiver_10inst"
178. Port Connectivity Checks: "uart_transceiver:uart_transceiver_09inst"
179. Port Connectivity Checks: "uart_transceiver:uart_transceiver_08inst"
180. Port Connectivity Checks: "uart_transceiver:uart_transceiver_07inst"
181. Port Connectivity Checks: "uart_transceiver:uart_transceiver_06inst"
182. Port Connectivity Checks: "uart_transceiver:uart_transceiver_05inst"
183. Port Connectivity Checks: "uart_transceiver:uart_transceiver_04inst"
184. Port Connectivity Checks: "uart_transceiver:uart_transceiver_03inst"
185. Port Connectivity Checks: "uart_transceiver:uart_transceiver_02inst"
186. Port Connectivity Checks: "uart_transceiver:uart_transceiver_01inst"
187. Port Connectivity Checks: "MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst"
188. Port Connectivity Checks: "uart_transceiver:uart_transceiver_Main"
189. Port Connectivity Checks: "spi_slave_reg:spi_slave_reg_inst"
190. Port Connectivity Checks: "pll_8MIn:pll_8MIn"
191. Post-Synthesis Netlist Statistics for Top Partition
192. Elapsed Time Per Partition
193. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec 03 16:02:13 2016           ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                      ; prj                                             ;
; Top-level Entity Name              ; Uart1To20Top                                    ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 7,112                                           ;
;     Total combinational functions  ; 6,719                                           ;
;     Dedicated logic registers      ; 4,282                                           ;
; Total registers                    ; 4282                                            ;
; Total pins                         ; 48                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 81,920                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M08SCU169I7G     ;                    ;
; Top-level entity name                                                      ; Uart1To20Top       ; prj                ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; src/uart_tx_ctrl.v               ; yes             ; User Verilog HDL File        ; E:/project/AutopilotPlatform/FPGA Workspace/prj/src/uart_tx_ctrl.v          ;         ;
; src/uart_rx_ctrl.v               ; yes             ; User Verilog HDL File        ; E:/project/AutopilotPlatform/FPGA Workspace/prj/src/uart_rx_ctrl.v          ;         ;
; src/MainTxctrl.v                 ; yes             ; User Verilog HDL File        ; E:/project/AutopilotPlatform/FPGA Workspace/prj/src/MainTxctrl.v            ;         ;
; src/MainRxctrl.v                 ; yes             ; User Verilog HDL File        ; E:/project/AutopilotPlatform/FPGA Workspace/prj/src/MainRxctrl.v            ;         ;
; src/Uart1To20Top.v               ; yes             ; User Verilog HDL File        ; E:/project/AutopilotPlatform/FPGA Workspace/prj/src/Uart1To20Top.v          ;         ;
; src/uart_transceiver.v           ; yes             ; User Verilog HDL File        ; E:/project/AutopilotPlatform/FPGA Workspace/prj/src/uart_transceiver.v      ;         ;
; src/spi_slave_transceiver.v      ; yes             ; User Verilog HDL File        ; E:/project/AutopilotPlatform/FPGA Workspace/prj/src/spi_slave_transceiver.v ;         ;
; src/spi_slave_reg.v              ; yes             ; User Verilog HDL File        ; E:/project/AutopilotPlatform/FPGA Workspace/prj/src/spi_slave_reg.v         ;         ;
; src/crc_16.v                     ; yes             ; User Verilog HDL File        ; E:/project/AutopilotPlatform/FPGA Workspace/prj/src/crc_16.v                ;         ;
; fifo256X8.v                      ; yes             ; User Wizard-Generated File   ; E:/project/AutopilotPlatform/FPGA Workspace/prj/fifo256X8.v                 ;         ;
; src/pll_8MIn.v                   ; yes             ; User Wizard-Generated File   ; E:/project/AutopilotPlatform/FPGA Workspace/prj/src/pll_8MIn.v              ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; d:/altera/15.1/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal151.inc                   ; yes             ; Megafunction                 ; d:/altera/15.1/quartus/libraries/megafunctions/aglobal151.inc               ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; d:/altera/15.1/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; d:/altera/15.1/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; d:/altera/15.1/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; db/pll_8min_altpll.v             ; yes             ; Auto-Generated Megafunction  ; E:/project/AutopilotPlatform/FPGA Workspace/prj/db/pll_8min_altpll.v        ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; d:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf                   ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; d:/altera/15.1/quartus/libraries/megafunctions/a_regfifo.inc                ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; d:/altera/15.1/quartus/libraries/megafunctions/a_dpfifo.inc                 ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; d:/altera/15.1/quartus/libraries/megafunctions/a_i2fifo.inc                 ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; d:/altera/15.1/quartus/libraries/megafunctions/a_fffifo.inc                 ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; d:/altera/15.1/quartus/libraries/megafunctions/a_f2fifo.inc                 ;         ;
; db/scfifo_de71.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/project/AutopilotPlatform/FPGA Workspace/prj/db/scfifo_de71.tdf          ;         ;
; db/a_dpfifo_no51.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/project/AutopilotPlatform/FPGA Workspace/prj/db/a_dpfifo_no51.tdf        ;         ;
; db/a_fefifo_08f.tdf              ; yes             ; Auto-Generated Megafunction  ; E:/project/AutopilotPlatform/FPGA Workspace/prj/db/a_fefifo_08f.tdf         ;         ;
; db/cntr_537.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/project/AutopilotPlatform/FPGA Workspace/prj/db/cntr_537.tdf             ;         ;
; db/altsyncram_frn1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/project/AutopilotPlatform/FPGA Workspace/prj/db/altsyncram_frn1.tdf      ;         ;
; db/cntr_p2b.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/project/AutopilotPlatform/FPGA Workspace/prj/db/cntr_p2b.tdf             ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                             ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 7,112                                                                                     ;
;                                             ;                                                                                           ;
; Total combinational functions               ; 6719                                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                                           ;
;     -- 4 input functions                    ; 2448                                                                                      ;
;     -- 3 input functions                    ; 1218                                                                                      ;
;     -- <=2 input functions                  ; 3053                                                                                      ;
;                                             ;                                                                                           ;
; Logic elements by mode                      ;                                                                                           ;
;     -- normal mode                          ; 4366                                                                                      ;
;     -- arithmetic mode                      ; 2353                                                                                      ;
;                                             ;                                                                                           ;
; Total registers                             ; 4282                                                                                      ;
;     -- Dedicated logic registers            ; 4282                                                                                      ;
;     -- I/O registers                        ; 0                                                                                         ;
;                                             ;                                                                                           ;
; I/O pins                                    ; 48                                                                                        ;
; Total memory bits                           ; 81920                                                                                     ;
;                                             ;                                                                                           ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                         ;
;                                             ;                                                                                           ;
; Total PLLs                                  ; 1                                                                                         ;
;     -- PLLs                                 ; 1                                                                                         ;
;                                             ;                                                                                           ;
; Maximum fan-out node                        ; pll_8MIn:pll_8MIn|altpll:altpll_component|pll_8MIn_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 4688                                                                                      ;
; Total fan-out                               ; 41507                                                                                     ;
; Average fan-out                             ; 3.64                                                                                      ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                       ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Uart1To20Top                                  ; 6719 (1)          ; 4282 (0)     ; 81920       ; 0          ; 0            ; 0       ; 0         ; 48   ; 0            ; 0          ; |Uart1To20Top                                                                                                                                                                                                             ; work         ;
;    |MainRxctrl:MainRxctrl_inst|                ; 1517 (373)        ; 789 (89)     ; 40960       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst                                                                                                                                                                                  ; work         ;
;       |crc_16:crc_16|                          ; 34 (34)           ; 20 (20)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|crc_16:crc_16                                                                                                                                                                    ; work         ;
;       |uart_rx_ctrl:uart01_rx_ctrl_inst|       ; 56 (22)           ; 34 (8)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 18 (10)           ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart02_rx_ctrl_inst|       ; 55 (21)           ; 34 (8)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 18 (10)           ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart03_rx_ctrl_inst|       ; 56 (22)           ; 34 (8)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)            ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart04_rx_ctrl_inst|       ; 55 (21)           ; 34 (8)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 18 (10)           ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart05_rx_ctrl_inst|       ; 55 (21)           ; 34 (8)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 18 (10)           ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart06_rx_ctrl_inst|       ; 56 (22)           ; 34 (8)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)            ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart07_rx_ctrl_inst|       ; 55 (21)           ; 34 (8)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 18 (10)           ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart08_rx_ctrl_inst|       ; 56 (22)           ; 34 (8)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)            ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart09_rx_ctrl_inst|       ; 56 (22)           ; 34 (8)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 18 (10)           ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart10_rx_ctrl_inst|       ; 56 (22)           ; 34 (8)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)            ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart11_rx_ctrl_inst|       ; 56 (22)           ; 34 (8)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 18 (10)           ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart12_rx_ctrl_inst|       ; 55 (21)           ; 34 (8)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 18 (10)           ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart13_rx_ctrl_inst|       ; 55 (21)           ; 34 (8)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)            ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart14_rx_ctrl_inst|       ; 56 (22)           ; 34 (8)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)            ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart15_rx_ctrl_inst|       ; 55 (21)           ; 34 (8)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)            ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart16_rx_ctrl_inst|       ; 55 (21)           ; 34 (8)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)            ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart17_rx_ctrl_inst|       ; 56 (22)           ; 34 (8)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)            ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart18_rx_ctrl_inst|       ; 55 (21)           ; 34 (8)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)            ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart19_rx_ctrl_inst|       ; 56 (22)           ; 34 (8)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 18 (10)           ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;       |uart_rx_ctrl:uart20_rx_ctrl_inst|       ; 55 (21)           ; 34 (8)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst                                                                                                                                                 ; work         ;
;          |fifo256X8:fifo256X8_01inst|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst                                                                                                                      ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component                                                                                              ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                   ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                              ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)            ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                      ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                      ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                        ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                              ; work         ;
;    |MainTxctrl:MainTxctrl_inst|                ; 828 (64)          ; 603 (43)     ; 40960       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst                                                                                                                                                                                  ; work         ;
;       |uart_tx_ctrl:uart01_tx_ctrl|            ; 40 (6)            ; 28 (2)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 18 (10)           ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart02_tx_ctrl|            ; 39 (5)            ; 28 (2)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 18 (10)           ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart03_tx_ctrl|            ; 39 (5)            ; 28 (2)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)            ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart04_tx_ctrl|            ; 40 (6)            ; 28 (2)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)            ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart05_tx_ctrl|            ; 38 (4)            ; 28 (2)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)            ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart06_tx_ctrl|            ; 37 (3)            ; 28 (2)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)            ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart07_tx_ctrl|            ; 37 (3)            ; 28 (2)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)            ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart08_tx_ctrl|            ; 38 (4)            ; 28 (2)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)            ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart09_tx_ctrl|            ; 38 (4)            ; 28 (2)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)            ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart10_tx_ctrl|            ; 38 (4)            ; 28 (2)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 18 (10)           ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart11_tx_ctrl|            ; 38 (4)            ; 28 (2)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)            ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart12_tx_ctrl|            ; 38 (4)            ; 28 (2)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 18 (10)           ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart13_tx_ctrl|            ; 38 (4)            ; 28 (2)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)            ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart14_tx_ctrl|            ; 38 (4)            ; 28 (2)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)            ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart15_tx_ctrl|            ; 38 (4)            ; 28 (2)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)            ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart16_tx_ctrl|            ; 38 (4)            ; 28 (2)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)            ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart17_tx_ctrl|            ; 38 (4)            ; 28 (2)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (1)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 17 (9)            ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart18_tx_ctrl|            ; 38 (4)            ; 28 (2)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 18 (10)           ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart19_tx_ctrl|            ; 38 (4)            ; 28 (2)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 18 (10)           ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;       |uart_tx_ctrl:uart20_tx_ctrl|            ; 38 (4)            ; 28 (2)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl                                                                                                                                                      ; work         ;
;          |fifo256X8:fifo256X8_inst|            ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst                                                                                                                             ; work         ;
;             |scfifo:scfifo_component|          ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component                                                                                                     ; work         ;
;                |scfifo_de71:auto_generated|    ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated                                                                          ; work         ;
;                   |a_dpfifo_no51:dpfifo|       ; 34 (0)            ; 26 (0)       ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo                                                     ; work         ;
;                      |a_fefifo_08f:fifo_state| ; 18 (10)           ; 10 (2)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state                             ; work         ;
;                         |cntr_537:count_usedw| ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw        ; work         ;
;                      |altsyncram_frn1:FIFOram| ; 0 (0)             ; 0 (0)        ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram                             ; work         ;
;                      |cntr_p2b:rd_ptr_count|   ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count                               ; work         ;
;                      |cntr_p2b:wr_ptr|         ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:wr_ptr                                     ; work         ;
;    |pll_8MIn:pll_8MIn|                         ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|pll_8MIn:pll_8MIn                                                                                                                                                                                           ; work         ;
;       |altpll:altpll_component|                ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|pll_8MIn:pll_8MIn|altpll:altpll_component                                                                                                                                                                   ; work         ;
;          |pll_8MIn_altpll:auto_generated|      ; 0 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|pll_8MIn:pll_8MIn|altpll:altpll_component|pll_8MIn_altpll:auto_generated                                                                                                                                    ; work         ;
;    |spi_slave_reg:spi_slave_reg_inst|          ; 528 (528)         ; 561 (561)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|spi_slave_reg:spi_slave_reg_inst                                                                                                                                                                            ; work         ;
;    |spi_slave_transceiver:spi_slave_inst|      ; 76 (76)           ; 74 (74)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|spi_slave_transceiver:spi_slave_inst                                                                                                                                                                        ; work         ;
;    |uart_transceiver:uart_transceiver_01inst|  ; 183 (183)         ; 111 (111)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_01inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_02inst|  ; 183 (183)         ; 111 (111)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_02inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_03inst|  ; 183 (183)         ; 111 (111)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_03inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_04inst|  ; 183 (183)         ; 111 (111)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_04inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_05inst|  ; 184 (184)         ; 111 (111)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_05inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_06inst|  ; 183 (183)         ; 111 (111)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_06inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_07inst|  ; 183 (183)         ; 111 (111)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_07inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_08inst|  ; 183 (183)         ; 111 (111)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_08inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_09inst|  ; 145 (145)         ; 73 (73)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_09inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_10inst|  ; 183 (183)         ; 111 (111)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_10inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_11inst|  ; 183 (183)         ; 111 (111)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_11inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_12inst|  ; 183 (183)         ; 111 (111)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_12inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_13inst|  ; 183 (183)         ; 111 (111)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_13inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_14inst|  ; 183 (183)         ; 111 (111)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_14inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_15inst|  ; 183 (183)         ; 111 (111)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_15inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_16inst|  ; 183 (183)         ; 111 (111)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_16inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_17inst|  ; 183 (183)         ; 111 (111)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_17inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_18inst|  ; 183 (183)         ; 111 (111)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_18inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_19inst|  ; 145 (145)         ; 73 (73)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_19inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_20inst|  ; 183 (183)         ; 111 (111)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_20inst                                                                                                                                                                    ; work         ;
;    |uart_transceiver:uart_transceiver_Main|    ; 184 (184)         ; 111 (111)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Uart1To20Top|uart_transceiver:uart_transceiver_Main                                                                                                                                                                      ; work         ;
+------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram|ALTSYNCRAM        ; M9K  ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst        ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst        ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst        ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst        ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst        ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst        ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst        ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst        ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst        ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst        ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst        ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst        ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst        ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst        ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst        ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst        ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst        ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst        ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst        ; fifo256X8.v     ;
; Altera ; FIFO         ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst        ; fifo256X8.v     ;
; Altera ; ALTPLL       ; 15.1    ; N/A          ; N/A          ; |Uart1To20Top|pll_8MIn:pll_8MIn                                                                      ; src/pll_8MIn.v  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|MainRxctrl:MainRxctrl_inst|channal_no                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; Name                ; channal_no.00010100 ; channal_no.00010011 ; channal_no.00010010 ; channal_no.00010001 ; channal_no.00010000 ; channal_no.00001111 ; channal_no.00001110 ; channal_no.00001101 ; channal_no.00001100 ; channal_no.00001011 ; channal_no.00001010 ; channal_no.00001001 ; channal_no.00001000 ; channal_no.00000111 ; channal_no.00000110 ; channal_no.00000101 ; channal_no.00000100 ; channal_no.00000011 ; channal_no.00000010 ; channal_no.00000001 ; channal_no.00000000 ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; channal_no.00000000 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ;
; channal_no.00000001 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 1                   ;
; channal_no.00000010 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 1                   ;
; channal_no.00000011 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 1                   ;
; channal_no.00000100 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; channal_no.00000101 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; channal_no.00000110 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; channal_no.00000111 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; channal_no.00001000 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; channal_no.00001001 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; channal_no.00001010 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; channal_no.00001011 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; channal_no.00001100 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; channal_no.00001101 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; channal_no.00001110 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; channal_no.00001111 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; channal_no.00010000 ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; channal_no.00010001 ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; channal_no.00010010 ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; channal_no.00010011 ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; channal_no.00010100 ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|MainRxctrl:MainRxctrl_inst|state                                                                                            ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.1010 ; state.1001 ; state.1000 ; state.0111 ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.0001 ; state.0000 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.0011 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.0100 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.0101 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0110 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0111 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1000 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1001 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1010 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_20inst|uart_rx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_rx_state.STOP ; uart_rx_state.DATA ; uart_rx_state.START ; uart_rx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_rx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_rx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_rx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_rx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_20inst|uart_tx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_tx_state.STOP ; uart_tx_state.DATA ; uart_tx_state.START ; uart_tx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_tx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_tx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_tx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_tx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_19inst|uart_rx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_rx_state.STOP ; uart_rx_state.DATA ; uart_rx_state.START ; uart_rx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_rx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_rx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_rx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_rx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_19inst|uart_tx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_tx_state.STOP ; uart_tx_state.DATA ; uart_tx_state.START ; uart_tx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_tx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_tx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_tx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_tx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_18inst|uart_rx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_rx_state.STOP ; uart_rx_state.DATA ; uart_rx_state.START ; uart_rx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_rx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_rx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_rx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_rx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_18inst|uart_tx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_tx_state.STOP ; uart_tx_state.DATA ; uart_tx_state.START ; uart_tx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_tx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_tx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_tx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_tx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_17inst|uart_rx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_rx_state.STOP ; uart_rx_state.DATA ; uart_rx_state.START ; uart_rx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_rx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_rx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_rx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_rx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_17inst|uart_tx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_tx_state.STOP ; uart_tx_state.DATA ; uart_tx_state.START ; uart_tx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_tx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_tx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_tx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_tx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_16inst|uart_rx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_rx_state.STOP ; uart_rx_state.DATA ; uart_rx_state.START ; uart_rx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_rx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_rx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_rx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_rx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_16inst|uart_tx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_tx_state.STOP ; uart_tx_state.DATA ; uart_tx_state.START ; uart_tx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_tx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_tx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_tx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_tx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_15inst|uart_rx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_rx_state.STOP ; uart_rx_state.DATA ; uart_rx_state.START ; uart_rx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_rx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_rx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_rx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_rx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_15inst|uart_tx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_tx_state.STOP ; uart_tx_state.DATA ; uart_tx_state.START ; uart_tx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_tx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_tx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_tx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_tx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_14inst|uart_rx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_rx_state.STOP ; uart_rx_state.DATA ; uart_rx_state.START ; uart_rx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_rx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_rx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_rx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_rx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_14inst|uart_tx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_tx_state.STOP ; uart_tx_state.DATA ; uart_tx_state.START ; uart_tx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_tx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_tx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_tx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_tx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_13inst|uart_rx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_rx_state.STOP ; uart_rx_state.DATA ; uart_rx_state.START ; uart_rx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_rx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_rx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_rx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_rx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_13inst|uart_tx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_tx_state.STOP ; uart_tx_state.DATA ; uart_tx_state.START ; uart_tx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_tx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_tx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_tx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_tx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_12inst|uart_rx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_rx_state.STOP ; uart_rx_state.DATA ; uart_rx_state.START ; uart_rx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_rx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_rx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_rx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_rx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_12inst|uart_tx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_tx_state.STOP ; uart_tx_state.DATA ; uart_tx_state.START ; uart_tx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_tx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_tx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_tx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_tx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_11inst|uart_rx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_rx_state.STOP ; uart_rx_state.DATA ; uart_rx_state.START ; uart_rx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_rx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_rx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_rx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_rx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_11inst|uart_tx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_tx_state.STOP ; uart_tx_state.DATA ; uart_tx_state.START ; uart_tx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_tx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_tx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_tx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_tx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_10inst|uart_rx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_rx_state.STOP ; uart_rx_state.DATA ; uart_rx_state.START ; uart_rx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_rx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_rx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_rx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_rx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_10inst|uart_tx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_tx_state.STOP ; uart_tx_state.DATA ; uart_tx_state.START ; uart_tx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_tx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_tx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_tx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_tx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_09inst|uart_rx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_rx_state.STOP ; uart_rx_state.DATA ; uart_rx_state.START ; uart_rx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_rx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_rx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_rx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_rx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_09inst|uart_tx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_tx_state.STOP ; uart_tx_state.DATA ; uart_tx_state.START ; uart_tx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_tx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_tx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_tx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_tx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_08inst|uart_rx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_rx_state.STOP ; uart_rx_state.DATA ; uart_rx_state.START ; uart_rx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_rx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_rx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_rx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_rx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_08inst|uart_tx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_tx_state.STOP ; uart_tx_state.DATA ; uart_tx_state.START ; uart_tx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_tx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_tx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_tx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_tx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_07inst|uart_rx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_rx_state.STOP ; uart_rx_state.DATA ; uart_rx_state.START ; uart_rx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_rx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_rx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_rx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_rx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_07inst|uart_tx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_tx_state.STOP ; uart_tx_state.DATA ; uart_tx_state.START ; uart_tx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_tx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_tx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_tx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_tx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_06inst|uart_rx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_rx_state.STOP ; uart_rx_state.DATA ; uart_rx_state.START ; uart_rx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_rx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_rx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_rx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_rx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_06inst|uart_tx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_tx_state.STOP ; uart_tx_state.DATA ; uart_tx_state.START ; uart_tx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_tx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_tx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_tx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_tx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_05inst|uart_rx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_rx_state.STOP ; uart_rx_state.DATA ; uart_rx_state.START ; uart_rx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_rx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_rx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_rx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_rx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_05inst|uart_tx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_tx_state.STOP ; uart_tx_state.DATA ; uart_tx_state.START ; uart_tx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_tx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_tx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_tx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_tx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_04inst|uart_rx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_rx_state.STOP ; uart_rx_state.DATA ; uart_rx_state.START ; uart_rx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_rx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_rx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_rx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_rx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_04inst|uart_tx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_tx_state.STOP ; uart_tx_state.DATA ; uart_tx_state.START ; uart_tx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_tx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_tx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_tx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_tx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_03inst|uart_rx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_rx_state.STOP ; uart_rx_state.DATA ; uart_rx_state.START ; uart_rx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_rx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_rx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_rx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_rx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_03inst|uart_tx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_tx_state.STOP ; uart_tx_state.DATA ; uart_tx_state.START ; uart_tx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_tx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_tx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_tx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_tx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_02inst|uart_rx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_rx_state.STOP ; uart_rx_state.DATA ; uart_rx_state.START ; uart_rx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_rx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_rx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_rx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_rx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_02inst|uart_tx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_tx_state.STOP ; uart_tx_state.DATA ; uart_tx_state.START ; uart_tx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_tx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_tx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_tx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_tx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_01inst|uart_rx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_rx_state.STOP ; uart_rx_state.DATA ; uart_rx_state.START ; uart_rx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_rx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_rx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_rx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_rx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_01inst|uart_tx_state                     ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_tx_state.STOP ; uart_tx_state.DATA ; uart_tx_state.START ; uart_tx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_tx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_tx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_tx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_tx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|MainTxctrl:MainTxctrl_inst|state                                                                               ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.1001 ; state.1000 ; state.0111 ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.0001 ; state.0000 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.0011 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.0100 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.0101 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0110 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0111 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1000 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1001 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_Main|uart_rx_state                       ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_rx_state.STOP ; uart_rx_state.DATA ; uart_rx_state.START ; uart_rx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_rx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_rx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_rx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_rx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |Uart1To20Top|uart_transceiver:uart_transceiver_Main|uart_tx_state                       ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; Name                ; uart_tx_state.STOP ; uart_tx_state.DATA ; uart_tx_state.START ; uart_tx_state.IDLE ;
+---------------------+--------------------+--------------------+---------------------+--------------------+
; uart_tx_state.IDLE  ; 0                  ; 0                  ; 0                   ; 0                  ;
; uart_tx_state.START ; 0                  ; 0                  ; 1                   ; 1                  ;
; uart_tx_state.DATA  ; 0                  ; 1                  ; 0                   ; 1                  ;
; uart_tx_state.STOP  ; 1                  ; 0                  ; 0                   ; 1                  ;
+---------------------+--------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |Uart1To20Top|spi_slave_reg:spi_slave_reg_inst|state ;
+-------------+------------+-------------+-----------------------------+
; Name        ; state.IDLE ; state.WRITE ; state.READ                  ;
+-------------+------------+-------------+-----------------------------+
; state.IDLE  ; 0          ; 0           ; 0                           ;
; state.READ  ; 1          ; 0           ; 1                           ;
; state.WRITE ; 1          ; 1           ; 0                           ;
+-------------+------------+-------------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                            ;
+-----------------------------------------------------------------+-----------------------------------------------------------------------------+
; Register name                                                   ; Reason for Removal                                                          ;
+-----------------------------------------------------------------+-----------------------------------------------------------------------------+
; uart_transceiver:uart_transceiver_20inst|TX_UART_BAUDRATE[0]    ; Stuck at VCC due to stuck port data_in                                      ;
; uart_transceiver:uart_transceiver_19inst|TX_UART_BAUDRATE[0]    ; Stuck at VCC due to stuck port data_in                                      ;
; uart_transceiver:uart_transceiver_18inst|TX_UART_BAUDRATE[0]    ; Stuck at VCC due to stuck port data_in                                      ;
; uart_transceiver:uart_transceiver_17inst|TX_UART_BAUDRATE[0]    ; Stuck at VCC due to stuck port data_in                                      ;
; uart_transceiver:uart_transceiver_16inst|TX_UART_BAUDRATE[0]    ; Stuck at VCC due to stuck port data_in                                      ;
; uart_transceiver:uart_transceiver_15inst|TX_UART_BAUDRATE[0]    ; Stuck at VCC due to stuck port data_in                                      ;
; uart_transceiver:uart_transceiver_14inst|TX_UART_BAUDRATE[0]    ; Stuck at VCC due to stuck port data_in                                      ;
; uart_transceiver:uart_transceiver_13inst|TX_UART_BAUDRATE[0]    ; Stuck at VCC due to stuck port data_in                                      ;
; uart_transceiver:uart_transceiver_12inst|TX_UART_BAUDRATE[0]    ; Stuck at VCC due to stuck port data_in                                      ;
; uart_transceiver:uart_transceiver_11inst|TX_UART_BAUDRATE[0]    ; Stuck at VCC due to stuck port data_in                                      ;
; uart_transceiver:uart_transceiver_10inst|TX_UART_BAUDRATE[0]    ; Stuck at VCC due to stuck port data_in                                      ;
; uart_transceiver:uart_transceiver_09inst|TX_UART_BAUDRATE[0]    ; Stuck at VCC due to stuck port data_in                                      ;
; uart_transceiver:uart_transceiver_08inst|TX_UART_BAUDRATE[0]    ; Stuck at VCC due to stuck port data_in                                      ;
; uart_transceiver:uart_transceiver_07inst|TX_UART_BAUDRATE[0]    ; Stuck at VCC due to stuck port data_in                                      ;
; uart_transceiver:uart_transceiver_06inst|TX_UART_BAUDRATE[0]    ; Stuck at VCC due to stuck port data_in                                      ;
; uart_transceiver:uart_transceiver_05inst|TX_UART_BAUDRATE[0]    ; Stuck at VCC due to stuck port data_in                                      ;
; uart_transceiver:uart_transceiver_04inst|TX_UART_BAUDRATE[0]    ; Stuck at VCC due to stuck port data_in                                      ;
; uart_transceiver:uart_transceiver_03inst|TX_UART_BAUDRATE[0]    ; Stuck at VCC due to stuck port data_in                                      ;
; uart_transceiver:uart_transceiver_02inst|TX_UART_BAUDRATE[0]    ; Stuck at VCC due to stuck port data_in                                      ;
; uart_transceiver:uart_transceiver_01inst|TX_UART_BAUDRATE[0]    ; Stuck at VCC due to stuck port data_in                                      ;
; uart_transceiver:uart_transceiver_Main|TX_UART_BAUDRATE[0]      ; Stuck at VCC due to stuck port data_in                                      ;
; uart_transceiver:uart_transceiver_19inst|UART_BAUDRATE_HALF[12] ; Merged with uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE_HALF[12] ;
; uart_transceiver:uart_transceiver_19inst|UART_BAUDRATE_HALF[11] ; Merged with uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE_HALF[11] ;
; uart_transceiver:uart_transceiver_19inst|UART_BAUDRATE_HALF[10] ; Merged with uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE_HALF[10] ;
; uart_transceiver:uart_transceiver_19inst|UART_BAUDRATE_HALF[9]  ; Merged with uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE_HALF[9]  ;
; uart_transceiver:uart_transceiver_19inst|UART_BAUDRATE_HALF[8]  ; Merged with uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE_HALF[8]  ;
; uart_transceiver:uart_transceiver_19inst|UART_BAUDRATE_HALF[7]  ; Merged with uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE_HALF[7]  ;
; uart_transceiver:uart_transceiver_19inst|UART_BAUDRATE_HALF[6]  ; Merged with uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE_HALF[6]  ;
; uart_transceiver:uart_transceiver_19inst|UART_BAUDRATE_HALF[5]  ; Merged with uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE_HALF[5]  ;
; uart_transceiver:uart_transceiver_19inst|UART_BAUDRATE_HALF[4]  ; Merged with uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE_HALF[4]  ;
; uart_transceiver:uart_transceiver_19inst|UART_BAUDRATE_HALF[3]  ; Merged with uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE_HALF[3]  ;
; uart_transceiver:uart_transceiver_19inst|UART_BAUDRATE_HALF[2]  ; Merged with uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE_HALF[2]  ;
; uart_transceiver:uart_transceiver_19inst|UART_BAUDRATE_HALF[1]  ; Merged with uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE_HALF[1]  ;
; uart_transceiver:uart_transceiver_19inst|UART_BAUDRATE_HALF[0]  ; Merged with uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE_HALF[0]  ;
; uart_transceiver:uart_transceiver_19inst|UART_BAUDRATE[12]      ; Merged with uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[12]      ;
; uart_transceiver:uart_transceiver_19inst|UART_BAUDRATE[11]      ; Merged with uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[11]      ;
; uart_transceiver:uart_transceiver_19inst|UART_BAUDRATE[10]      ; Merged with uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[10]      ;
; uart_transceiver:uart_transceiver_19inst|UART_BAUDRATE[9]       ; Merged with uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[9]       ;
; uart_transceiver:uart_transceiver_19inst|UART_BAUDRATE[8]       ; Merged with uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[8]       ;
; uart_transceiver:uart_transceiver_19inst|UART_BAUDRATE[7]       ; Merged with uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[7]       ;
; uart_transceiver:uart_transceiver_19inst|UART_BAUDRATE[6]       ; Merged with uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[6]       ;
; uart_transceiver:uart_transceiver_19inst|UART_BAUDRATE[5]       ; Merged with uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[5]       ;
; uart_transceiver:uart_transceiver_19inst|UART_BAUDRATE[4]       ; Merged with uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[4]       ;
; uart_transceiver:uart_transceiver_19inst|UART_BAUDRATE[3]       ; Merged with uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[3]       ;
; uart_transceiver:uart_transceiver_19inst|UART_BAUDRATE[2]       ; Merged with uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[2]       ;
; uart_transceiver:uart_transceiver_19inst|UART_BAUDRATE[1]       ; Merged with uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[1]       ;
; uart_transceiver:uart_transceiver_19inst|UART_BAUDRATE[0]       ; Merged with uart_transceiver:uart_transceiver_18inst|UART_BAUDRATE[0]       ;
; uart_transceiver:uart_transceiver_19inst|TX_UART_BAUDRATE[12]   ; Merged with uart_transceiver:uart_transceiver_18inst|TX_UART_BAUDRATE[12]   ;
; uart_transceiver:uart_transceiver_19inst|TX_UART_BAUDRATE[11]   ; Merged with uart_transceiver:uart_transceiver_18inst|TX_UART_BAUDRATE[11]   ;
; uart_transceiver:uart_transceiver_19inst|TX_UART_BAUDRATE[10]   ; Merged with uart_transceiver:uart_transceiver_18inst|TX_UART_BAUDRATE[10]   ;
; uart_transceiver:uart_transceiver_19inst|TX_UART_BAUDRATE[9]    ; Merged with uart_transceiver:uart_transceiver_18inst|TX_UART_BAUDRATE[9]    ;
; uart_transceiver:uart_transceiver_19inst|TX_UART_BAUDRATE[8]    ; Merged with uart_transceiver:uart_transceiver_18inst|TX_UART_BAUDRATE[8]    ;
; uart_transceiver:uart_transceiver_19inst|TX_UART_BAUDRATE[7]    ; Merged with uart_transceiver:uart_transceiver_18inst|TX_UART_BAUDRATE[7]    ;
; uart_transceiver:uart_transceiver_19inst|TX_UART_BAUDRATE[6]    ; Merged with uart_transceiver:uart_transceiver_18inst|TX_UART_BAUDRATE[6]    ;
; uart_transceiver:uart_transceiver_19inst|TX_UART_BAUDRATE[5]    ; Merged with uart_transceiver:uart_transceiver_18inst|TX_UART_BAUDRATE[5]    ;
; uart_transceiver:uart_transceiver_19inst|TX_UART_BAUDRATE[4]    ; Merged with uart_transceiver:uart_transceiver_18inst|TX_UART_BAUDRATE[4]    ;
; uart_transceiver:uart_transceiver_19inst|TX_UART_BAUDRATE[3]    ; Merged with uart_transceiver:uart_transceiver_18inst|TX_UART_BAUDRATE[3]    ;
; uart_transceiver:uart_transceiver_19inst|TX_UART_BAUDRATE[2]    ; Merged with uart_transceiver:uart_transceiver_18inst|TX_UART_BAUDRATE[2]    ;
; uart_transceiver:uart_transceiver_19inst|TX_UART_BAUDRATE[1]    ; Merged with uart_transceiver:uart_transceiver_18inst|TX_UART_BAUDRATE[1]    ;
; uart_transceiver:uart_transceiver_09inst|UART_BAUDRATE_HALF[12] ; Merged with uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE_HALF[12] ;
; uart_transceiver:uart_transceiver_09inst|UART_BAUDRATE_HALF[11] ; Merged with uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE_HALF[11] ;
; uart_transceiver:uart_transceiver_09inst|UART_BAUDRATE_HALF[10] ; Merged with uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE_HALF[10] ;
; uart_transceiver:uart_transceiver_09inst|UART_BAUDRATE_HALF[9]  ; Merged with uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE_HALF[9]  ;
; uart_transceiver:uart_transceiver_09inst|UART_BAUDRATE_HALF[8]  ; Merged with uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE_HALF[8]  ;
; uart_transceiver:uart_transceiver_09inst|UART_BAUDRATE_HALF[7]  ; Merged with uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE_HALF[7]  ;
; uart_transceiver:uart_transceiver_09inst|UART_BAUDRATE_HALF[6]  ; Merged with uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE_HALF[6]  ;
; uart_transceiver:uart_transceiver_09inst|UART_BAUDRATE_HALF[5]  ; Merged with uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE_HALF[5]  ;
; uart_transceiver:uart_transceiver_09inst|UART_BAUDRATE_HALF[4]  ; Merged with uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE_HALF[4]  ;
; uart_transceiver:uart_transceiver_09inst|UART_BAUDRATE_HALF[3]  ; Merged with uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE_HALF[3]  ;
; uart_transceiver:uart_transceiver_09inst|UART_BAUDRATE_HALF[2]  ; Merged with uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE_HALF[2]  ;
; uart_transceiver:uart_transceiver_09inst|UART_BAUDRATE_HALF[1]  ; Merged with uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE_HALF[1]  ;
; uart_transceiver:uart_transceiver_09inst|UART_BAUDRATE_HALF[0]  ; Merged with uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE_HALF[0]  ;
; uart_transceiver:uart_transceiver_09inst|UART_BAUDRATE[12]      ; Merged with uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[12]      ;
; uart_transceiver:uart_transceiver_09inst|UART_BAUDRATE[11]      ; Merged with uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[11]      ;
; uart_transceiver:uart_transceiver_09inst|UART_BAUDRATE[10]      ; Merged with uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[10]      ;
; uart_transceiver:uart_transceiver_09inst|UART_BAUDRATE[9]       ; Merged with uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[9]       ;
; uart_transceiver:uart_transceiver_09inst|UART_BAUDRATE[8]       ; Merged with uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[8]       ;
; uart_transceiver:uart_transceiver_09inst|UART_BAUDRATE[7]       ; Merged with uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[7]       ;
; uart_transceiver:uart_transceiver_09inst|UART_BAUDRATE[6]       ; Merged with uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[6]       ;
; uart_transceiver:uart_transceiver_09inst|UART_BAUDRATE[5]       ; Merged with uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[5]       ;
; uart_transceiver:uart_transceiver_09inst|UART_BAUDRATE[4]       ; Merged with uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[4]       ;
; uart_transceiver:uart_transceiver_09inst|UART_BAUDRATE[3]       ; Merged with uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[3]       ;
; uart_transceiver:uart_transceiver_09inst|UART_BAUDRATE[2]       ; Merged with uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[2]       ;
; uart_transceiver:uart_transceiver_09inst|UART_BAUDRATE[1]       ; Merged with uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[1]       ;
; uart_transceiver:uart_transceiver_09inst|UART_BAUDRATE[0]       ; Merged with uart_transceiver:uart_transceiver_08inst|UART_BAUDRATE[0]       ;
; uart_transceiver:uart_transceiver_09inst|TX_UART_BAUDRATE[12]   ; Merged with uart_transceiver:uart_transceiver_08inst|TX_UART_BAUDRATE[12]   ;
; uart_transceiver:uart_transceiver_09inst|TX_UART_BAUDRATE[11]   ; Merged with uart_transceiver:uart_transceiver_08inst|TX_UART_BAUDRATE[11]   ;
; uart_transceiver:uart_transceiver_09inst|TX_UART_BAUDRATE[10]   ; Merged with uart_transceiver:uart_transceiver_08inst|TX_UART_BAUDRATE[10]   ;
; uart_transceiver:uart_transceiver_09inst|TX_UART_BAUDRATE[9]    ; Merged with uart_transceiver:uart_transceiver_08inst|TX_UART_BAUDRATE[9]    ;
; uart_transceiver:uart_transceiver_09inst|TX_UART_BAUDRATE[8]    ; Merged with uart_transceiver:uart_transceiver_08inst|TX_UART_BAUDRATE[8]    ;
; uart_transceiver:uart_transceiver_09inst|TX_UART_BAUDRATE[7]    ; Merged with uart_transceiver:uart_transceiver_08inst|TX_UART_BAUDRATE[7]    ;
; uart_transceiver:uart_transceiver_09inst|TX_UART_BAUDRATE[6]    ; Merged with uart_transceiver:uart_transceiver_08inst|TX_UART_BAUDRATE[6]    ;
; uart_transceiver:uart_transceiver_09inst|TX_UART_BAUDRATE[5]    ; Merged with uart_transceiver:uart_transceiver_08inst|TX_UART_BAUDRATE[5]    ;
; uart_transceiver:uart_transceiver_09inst|TX_UART_BAUDRATE[4]    ; Merged with uart_transceiver:uart_transceiver_08inst|TX_UART_BAUDRATE[4]    ;
; uart_transceiver:uart_transceiver_09inst|TX_UART_BAUDRATE[3]    ; Merged with uart_transceiver:uart_transceiver_08inst|TX_UART_BAUDRATE[3]    ;
; uart_transceiver:uart_transceiver_09inst|TX_UART_BAUDRATE[2]    ; Merged with uart_transceiver:uart_transceiver_08inst|TX_UART_BAUDRATE[2]    ;
; uart_transceiver:uart_transceiver_09inst|TX_UART_BAUDRATE[1]    ; Merged with uart_transceiver:uart_transceiver_08inst|TX_UART_BAUDRATE[1]    ;
; MainRxctrl:MainRxctrl_inst|channal_no~25                        ; Lost fanout                                                                 ;
; MainRxctrl:MainRxctrl_inst|channal_no~26                        ; Lost fanout                                                                 ;
; MainRxctrl:MainRxctrl_inst|channal_no~27                        ; Lost fanout                                                                 ;
; MainRxctrl:MainRxctrl_inst|channal_no~28                        ; Lost fanout                                                                 ;
; MainRxctrl:MainRxctrl_inst|channal_no~29                        ; Lost fanout                                                                 ;
; MainRxctrl:MainRxctrl_inst|channal_no~30                        ; Lost fanout                                                                 ;
; MainRxctrl:MainRxctrl_inst|channal_no~31                        ; Lost fanout                                                                 ;
; MainRxctrl:MainRxctrl_inst|channal_no~32                        ; Lost fanout                                                                 ;
; MainRxctrl:MainRxctrl_inst|state~15                             ; Lost fanout                                                                 ;
; MainRxctrl:MainRxctrl_inst|state~16                             ; Lost fanout                                                                 ;
; MainRxctrl:MainRxctrl_inst|state~17                             ; Lost fanout                                                                 ;
; MainRxctrl:MainRxctrl_inst|state~18                             ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_20inst|uart_rx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_20inst|uart_rx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_20inst|uart_tx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_20inst|uart_tx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_19inst|uart_rx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_19inst|uart_rx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_19inst|uart_tx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_19inst|uart_tx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_18inst|uart_rx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_18inst|uart_rx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_18inst|uart_tx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_18inst|uart_tx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_17inst|uart_rx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_17inst|uart_rx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_17inst|uart_tx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_17inst|uart_tx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_16inst|uart_rx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_16inst|uart_rx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_16inst|uart_tx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_16inst|uart_tx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_15inst|uart_rx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_15inst|uart_rx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_15inst|uart_tx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_15inst|uart_tx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_14inst|uart_rx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_14inst|uart_rx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_14inst|uart_tx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_14inst|uart_tx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_13inst|uart_rx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_13inst|uart_rx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_13inst|uart_tx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_13inst|uart_tx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_12inst|uart_rx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_12inst|uart_rx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_12inst|uart_tx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_12inst|uart_tx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_11inst|uart_rx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_11inst|uart_rx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_11inst|uart_tx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_11inst|uart_tx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_10inst|uart_rx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_10inst|uart_rx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_10inst|uart_tx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_10inst|uart_tx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_09inst|uart_rx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_09inst|uart_rx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_09inst|uart_tx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_09inst|uart_tx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_08inst|uart_rx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_08inst|uart_rx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_08inst|uart_tx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_08inst|uart_tx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_07inst|uart_rx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_07inst|uart_rx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_07inst|uart_tx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_07inst|uart_tx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_06inst|uart_rx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_06inst|uart_rx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_06inst|uart_tx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_06inst|uart_tx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_05inst|uart_rx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_05inst|uart_rx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_05inst|uart_tx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_05inst|uart_tx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_04inst|uart_rx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_04inst|uart_rx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_04inst|uart_tx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_04inst|uart_tx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_03inst|uart_rx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_03inst|uart_rx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_03inst|uart_tx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_03inst|uart_tx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_02inst|uart_rx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_02inst|uart_rx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_02inst|uart_tx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_02inst|uart_tx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_01inst|uart_rx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_01inst|uart_rx_state~7        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_01inst|uart_tx_state~6        ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_01inst|uart_tx_state~7        ; Lost fanout                                                                 ;
; MainTxctrl:MainTxctrl_inst|state~4                              ; Lost fanout                                                                 ;
; MainTxctrl:MainTxctrl_inst|state~5                              ; Lost fanout                                                                 ;
; MainTxctrl:MainTxctrl_inst|state~6                              ; Lost fanout                                                                 ;
; MainTxctrl:MainTxctrl_inst|state~7                              ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_Main|uart_rx_state~6          ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_Main|uart_rx_state~7          ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_Main|uart_tx_state~6          ; Lost fanout                                                                 ;
; uart_transceiver:uart_transceiver_Main|uart_tx_state~7          ; Lost fanout                                                                 ;
; Total Number of Removed Registers = 197                         ;                                                                             ;
+-----------------------------------------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4282  ;
; Number of registers using Synchronous Clear  ; 1316  ;
; Number of registers using Synchronous Load   ; 759   ;
; Number of registers using Asynchronous Clear ; 1991  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2757  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------+
; Inverted Register Statistics                                    ;
+-------------------------------------------------------+---------+
; Inverted Register                                     ; Fan out ;
+-------------------------------------------------------+---------+
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_main[0] ; 3       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_main[3] ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_main[4] ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_main[7] ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_main[6] ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_01[0]   ; 3       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_01[3]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_01[4]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_01[7]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_01[6]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_02[0]   ; 3       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_02[3]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_02[4]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_02[7]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_02[6]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_03[0]   ; 3       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_03[3]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_03[4]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_03[7]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_03[6]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_04[0]   ; 3       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_04[3]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_04[4]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_04[7]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_04[6]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_05[0]   ; 3       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_05[3]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_05[4]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_05[7]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_05[6]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_06[0]   ; 3       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_06[3]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_06[4]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_06[7]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_06[6]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_07[0]   ; 3       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_07[3]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_07[4]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_07[7]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_07[6]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_09[0]   ; 3       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_09[3]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_09[4]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_09[7]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_09[6]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_10[0]   ; 3       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_10[3]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_10[4]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_10[7]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_10[6]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_11[0]   ; 3       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_11[3]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_11[4]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_11[7]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_11[6]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_12[0]   ; 3       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_12[3]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_12[4]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_12[7]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_12[6]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_13[0]   ; 3       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_13[3]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_13[4]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_13[7]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_13[6]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_14[0]   ; 3       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_14[3]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_14[4]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_14[7]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_14[6]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_15[0]   ; 3       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_15[3]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_15[4]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_15[7]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_15[6]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_16[0]   ; 3       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_16[3]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_16[4]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_16[7]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_16[6]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_17[0]   ; 3       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_17[3]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_17[4]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_17[7]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_17[6]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_19[0]   ; 3       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_19[3]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_19[4]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_19[7]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_19[6]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_20[0]   ; 3       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_20[3]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_20[4]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_20[7]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_baudrate_20[6]   ; 4       ;
; spi_slave_reg:spi_slave_reg_inst|reg_timer_trig17[4]  ; 1       ;
; spi_slave_reg:spi_slave_reg_inst|reg_timer_trig17[2]  ; 1       ;
; spi_slave_reg:spi_slave_reg_inst|reg_timer_trig18[4]  ; 1       ;
; spi_slave_reg:spi_slave_reg_inst|reg_timer_trig18[2]  ; 1       ;
; spi_slave_reg:spi_slave_reg_inst|reg_timer_trig14[4]  ; 1       ;
; Total number of inverted registers = 145*             ;         ;
+-------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+
; 3:1                ; 294 bits  ; 588 LEs       ; 294 LEs              ; 294 LEs                ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_05inst|uart_rx_data_reg[0]                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|rxfifo_timer[6] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|rxfifo_timer[5] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|rxfifo_timer[0] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|rxfifo_timer[1] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|rxfifo_timer[7] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|rxfifo_timer[6] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|rxfifo_timer[5] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|rxfifo_timer[5] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|rxfifo_timer[6] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|rxfifo_timer[4] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|rxfifo_timer[7] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|rxfifo_timer[4] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|rxfifo_timer[3] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|rxfifo_timer[1] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|rxfifo_timer[6] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|rxfifo_timer[7] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|rxfifo_timer[0] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|rxfifo_timer[7] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|rxfifo_timer[7] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|rxfifo_timer[2] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_Main|uart_rx_data[7]                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Uart1To20Top|spi_slave_transceiver:spi_slave_inst|rx_data[5]                             ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Uart1To20Top|spi_slave_transceiver:spi_slave_inst|bit_cnt[3]                             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Uart1To20Top|spi_slave_transceiver:spi_slave_inst|clk_error_cnt[3]                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|crc_16:crc_16|crc_reg[10]                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_01inst|uart_rx_data[1]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_02inst|uart_rx_data[7]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_03inst|uart_rx_data[4]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_04inst|uart_rx_data[4]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_05inst|uart_rx_data[2]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_06inst|uart_rx_data[4]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_07inst|uart_rx_data[1]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_08inst|uart_rx_data[2]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_09inst|uart_rx_data[6]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_10inst|uart_rx_data[5]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_11inst|uart_rx_data[6]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_12inst|uart_rx_data[5]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_13inst|uart_rx_data[0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_14inst|uart_rx_data[3]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_15inst|uart_rx_data[5]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_16inst|uart_rx_data[3]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_17inst|uart_rx_data[3]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_18inst|uart_rx_data[0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_19inst|uart_rx_data[4]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_20inst|uart_rx_data[2]                    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Uart1To20Top|spi_slave_transceiver:spi_slave_inst|tx_shift_reg[2]                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|crc_16:crc_16|crc_cnt[2]                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|crc_16:crc_16|crc_reg[1]                         ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_20inst|uart_tx_data_reg[3]                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_19inst|uart_tx_data_reg[1]                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_18inst|uart_tx_data_reg[4]                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_17inst|uart_tx_data_reg[0]                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_16inst|uart_tx_data_reg[3]                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_15inst|uart_tx_data_reg[4]                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_14inst|uart_tx_data_reg[4]                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_13inst|uart_tx_data_reg[3]                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_12inst|uart_tx_data_reg[3]                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_11inst|uart_tx_data_reg[5]                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_10inst|uart_tx_data_reg[6]                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_09inst|uart_tx_data_reg[2]                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_08inst|uart_tx_data_reg[0]                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_07inst|uart_tx_data_reg[4]                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_06inst|uart_tx_data_reg[3]                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_05inst|uart_tx_data_reg[1]                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_04inst|uart_tx_data_reg[1]                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_03inst|uart_tx_data_reg[1]                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_02inst|uart_tx_data_reg[1]                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_01inst|uart_tx_data_reg[1]                ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_Main|uart_tx_data_reg[3]                  ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_20inst|uart_rx_bit_counter[0]             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_19inst|uart_rx_bit_counter[0]             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_18inst|uart_rx_bit_counter[1]             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_17inst|uart_rx_bit_counter[1]             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_16inst|uart_rx_bit_counter[0]             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_15inst|uart_rx_bit_counter[0]             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_14inst|uart_rx_bit_counter[0]             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_13inst|uart_rx_bit_counter[1]             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_12inst|uart_rx_bit_counter[1]             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_11inst|uart_rx_bit_counter[2]             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_10inst|uart_rx_bit_counter[2]             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_09inst|uart_rx_bit_counter[0]             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_08inst|uart_rx_bit_counter[2]             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_07inst|uart_rx_bit_counter[0]             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_06inst|uart_rx_bit_counter[1]             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_05inst|uart_rx_bit_counter[1]             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_04inst|uart_rx_bit_counter[2]             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_03inst|uart_rx_bit_counter[2]             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_02inst|uart_rx_bit_counter[0]             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_01inst|uart_rx_bit_counter[2]             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_Main|uart_rx_bit_counter[0]               ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_20inst|uart_rx_sample_timer[8]            ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_19inst|uart_rx_sample_timer[4]            ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_18inst|uart_rx_sample_timer[10]           ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_17inst|uart_rx_sample_timer[5]            ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_16inst|uart_rx_sample_timer[12]           ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_15inst|uart_rx_sample_timer[1]            ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_14inst|uart_rx_sample_timer[7]            ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_13inst|uart_rx_sample_timer[10]           ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_12inst|uart_rx_sample_timer[12]           ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_11inst|uart_rx_sample_timer[4]            ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_10inst|uart_rx_sample_timer[7]            ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_09inst|uart_rx_sample_timer[0]            ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_08inst|uart_rx_sample_timer[10]           ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_07inst|uart_rx_sample_timer[1]            ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_06inst|uart_rx_sample_timer[8]            ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_05inst|uart_rx_sample_timer[11]           ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_04inst|uart_rx_sample_timer[9]            ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_03inst|uart_rx_sample_timer[6]            ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_02inst|uart_rx_sample_timer[4]            ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_01inst|uart_rx_sample_timer[12]           ;
; 8:1                ; 13 bits   ; 65 LEs        ; 26 LEs               ; 39 LEs                 ; Yes        ; |Uart1To20Top|uart_transceiver:uart_transceiver_Main|uart_rx_sample_timer[12]             ;
; 20:1               ; 8 bits    ; 104 LEs       ; 104 LEs              ; 0 LEs                  ; Yes        ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|rxfifo_q[3]                                      ;
; 21:1               ; 8 bits    ; 112 LEs       ; 104 LEs              ; 8 LEs                  ; Yes        ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|data_len[5]                                      ;
; 26:1               ; 16 bits   ; 272 LEs       ; 272 LEs              ; 0 LEs                  ; Yes        ; |Uart1To20Top|spi_slave_reg:spi_slave_reg_inst|tx_data[11]                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_20inst|uart_rx_state                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_20inst|uart_tx_state                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_19inst|uart_rx_state                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_19inst|uart_tx_state                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_18inst|uart_rx_state                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_18inst|uart_tx_state                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_17inst|uart_rx_state                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_17inst|uart_tx_state                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_16inst|uart_rx_state                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_16inst|uart_tx_state                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_15inst|uart_rx_state                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_15inst|uart_tx_state                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_14inst|uart_rx_state                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_14inst|uart_tx_state                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_13inst|uart_rx_state                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_13inst|uart_tx_state                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_12inst|uart_rx_state                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_12inst|uart_tx_state                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_11inst|uart_rx_state                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_11inst|uart_tx_state                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_10inst|uart_rx_state                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_10inst|uart_tx_state                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_09inst|uart_rx_state                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_09inst|uart_tx_state                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_08inst|uart_rx_state                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_08inst|uart_tx_state                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_07inst|uart_rx_state                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_07inst|uart_tx_state                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_06inst|uart_rx_state                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_06inst|uart_tx_state                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_05inst|uart_rx_state                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_05inst|uart_tx_state                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_04inst|uart_rx_state                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_04inst|uart_tx_state                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_03inst|uart_rx_state                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_03inst|uart_tx_state                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_02inst|uart_rx_state                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_02inst|uart_tx_state                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_01inst|uart_rx_state                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_01inst|uart_tx_state                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_Main|uart_rx_state                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_Main|uart_tx_state                        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_20inst|uart_tx_state                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_19inst|uart_tx_state                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_18inst|uart_tx_state                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_17inst|uart_tx_state                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_16inst|uart_tx_state                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_15inst|uart_tx_state                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_14inst|uart_tx_state                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_13inst|uart_tx_state                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_12inst|uart_tx_state                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_11inst|uart_tx_state                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_10inst|uart_tx_state                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_09inst|uart_tx_state                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_08inst|uart_tx_state                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_07inst|uart_tx_state                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_06inst|uart_tx_state                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_05inst|uart_tx_state                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_04inst|uart_tx_state                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_03inst|uart_tx_state                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_02inst|uart_tx_state                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_01inst|uart_tx_state                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_Main|uart_tx_state                        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_20inst|uart_rx_state                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_19inst|uart_rx_state                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_18inst|uart_rx_state                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_17inst|uart_rx_state                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_16inst|uart_rx_state                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_15inst|uart_rx_state                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_14inst|uart_rx_state                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_13inst|uart_rx_state                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_12inst|uart_rx_state                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_11inst|uart_rx_state                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_10inst|uart_rx_state                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_09inst|uart_rx_state                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_08inst|uart_rx_state                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_07inst|uart_rx_state                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_06inst|uart_rx_state                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_05inst|uart_rx_state                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_04inst|uart_rx_state                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_03inst|uart_rx_state                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_02inst|uart_rx_state                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_01inst|uart_rx_state                      ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Uart1To20Top|uart_transceiver:uart_transceiver_Main|uart_rx_state                        ;
; 21:1               ; 2 bits    ; 28 LEs        ; 2 LEs                ; 26 LEs                 ; No         ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|state                                            ;
; 22:1               ; 21 bits   ; 294 LEs       ; 294 LEs              ; 0 LEs                  ; No         ; |Uart1To20Top|MainRxctrl:MainRxctrl_inst|channal_no                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_8MIn:pll_8MIn|altpll:altpll_component ;
+-------------------------------+----------------------------+---------------------------+
; Parameter Name                ; Value                      ; Type                      ;
+-------------------------------+----------------------------+---------------------------+
; OPERATION_MODE                ; NO_COMPENSATION            ; Untyped                   ;
; PLL_TYPE                      ; AUTO                       ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_8MIn ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 125000                     ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                   ;
; LOCK_HIGH                     ; 1                          ; Untyped                   ;
; LOCK_LOW                      ; 1                          ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                   ;
; SKIP_VCO                      ; OFF                        ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                   ;
; BANDWIDTH                     ; 0                          ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                   ;
; DOWN_SPREAD                   ; 0                          ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 25                         ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 25                         ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 8                          ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 4                          ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                         ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                   ;
; DPA_DIVIDER                   ; 0                          ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                   ;
; VCO_MIN                       ; 0                          ; Untyped                   ;
; VCO_MAX                       ; 0                          ; Untyped                   ;
; VCO_CENTER                    ; 0                          ; Untyped                   ;
; PFD_MIN                       ; 0                          ; Untyped                   ;
; PFD_MAX                       ; 0                          ; Untyped                   ;
; M_INITIAL                     ; 0                          ; Untyped                   ;
; M                             ; 0                          ; Untyped                   ;
; N                             ; 1                          ; Untyped                   ;
; M2                            ; 1                          ; Untyped                   ;
; N2                            ; 1                          ; Untyped                   ;
; SS                            ; 1                          ; Untyped                   ;
; C0_HIGH                       ; 0                          ; Untyped                   ;
; C1_HIGH                       ; 0                          ; Untyped                   ;
; C2_HIGH                       ; 0                          ; Untyped                   ;
; C3_HIGH                       ; 0                          ; Untyped                   ;
; C4_HIGH                       ; 0                          ; Untyped                   ;
; C5_HIGH                       ; 0                          ; Untyped                   ;
; C6_HIGH                       ; 0                          ; Untyped                   ;
; C7_HIGH                       ; 0                          ; Untyped                   ;
; C8_HIGH                       ; 0                          ; Untyped                   ;
; C9_HIGH                       ; 0                          ; Untyped                   ;
; C0_LOW                        ; 0                          ; Untyped                   ;
; C1_LOW                        ; 0                          ; Untyped                   ;
; C2_LOW                        ; 0                          ; Untyped                   ;
; C3_LOW                        ; 0                          ; Untyped                   ;
; C4_LOW                        ; 0                          ; Untyped                   ;
; C5_LOW                        ; 0                          ; Untyped                   ;
; C6_LOW                        ; 0                          ; Untyped                   ;
; C7_LOW                        ; 0                          ; Untyped                   ;
; C8_LOW                        ; 0                          ; Untyped                   ;
; C9_LOW                        ; 0                          ; Untyped                   ;
; C0_INITIAL                    ; 0                          ; Untyped                   ;
; C1_INITIAL                    ; 0                          ; Untyped                   ;
; C2_INITIAL                    ; 0                          ; Untyped                   ;
; C3_INITIAL                    ; 0                          ; Untyped                   ;
; C4_INITIAL                    ; 0                          ; Untyped                   ;
; C5_INITIAL                    ; 0                          ; Untyped                   ;
; C6_INITIAL                    ; 0                          ; Untyped                   ;
; C7_INITIAL                    ; 0                          ; Untyped                   ;
; C8_INITIAL                    ; 0                          ; Untyped                   ;
; C9_INITIAL                    ; 0                          ; Untyped                   ;
; C0_MODE                       ; BYPASS                     ; Untyped                   ;
; C1_MODE                       ; BYPASS                     ; Untyped                   ;
; C2_MODE                       ; BYPASS                     ; Untyped                   ;
; C3_MODE                       ; BYPASS                     ; Untyped                   ;
; C4_MODE                       ; BYPASS                     ; Untyped                   ;
; C5_MODE                       ; BYPASS                     ; Untyped                   ;
; C6_MODE                       ; BYPASS                     ; Untyped                   ;
; C7_MODE                       ; BYPASS                     ; Untyped                   ;
; C8_MODE                       ; BYPASS                     ; Untyped                   ;
; C9_MODE                       ; BYPASS                     ; Untyped                   ;
; C0_PH                         ; 0                          ; Untyped                   ;
; C1_PH                         ; 0                          ; Untyped                   ;
; C2_PH                         ; 0                          ; Untyped                   ;
; C3_PH                         ; 0                          ; Untyped                   ;
; C4_PH                         ; 0                          ; Untyped                   ;
; C5_PH                         ; 0                          ; Untyped                   ;
; C6_PH                         ; 0                          ; Untyped                   ;
; C7_PH                         ; 0                          ; Untyped                   ;
; C8_PH                         ; 0                          ; Untyped                   ;
; C9_PH                         ; 0                          ; Untyped                   ;
; L0_HIGH                       ; 1                          ; Untyped                   ;
; L1_HIGH                       ; 1                          ; Untyped                   ;
; G0_HIGH                       ; 1                          ; Untyped                   ;
; G1_HIGH                       ; 1                          ; Untyped                   ;
; G2_HIGH                       ; 1                          ; Untyped                   ;
; G3_HIGH                       ; 1                          ; Untyped                   ;
; E0_HIGH                       ; 1                          ; Untyped                   ;
; E1_HIGH                       ; 1                          ; Untyped                   ;
; E2_HIGH                       ; 1                          ; Untyped                   ;
; E3_HIGH                       ; 1                          ; Untyped                   ;
; L0_LOW                        ; 1                          ; Untyped                   ;
; L1_LOW                        ; 1                          ; Untyped                   ;
; G0_LOW                        ; 1                          ; Untyped                   ;
; G1_LOW                        ; 1                          ; Untyped                   ;
; G2_LOW                        ; 1                          ; Untyped                   ;
; G3_LOW                        ; 1                          ; Untyped                   ;
; E0_LOW                        ; 1                          ; Untyped                   ;
; E1_LOW                        ; 1                          ; Untyped                   ;
; E2_LOW                        ; 1                          ; Untyped                   ;
; E3_LOW                        ; 1                          ; Untyped                   ;
; L0_INITIAL                    ; 1                          ; Untyped                   ;
; L1_INITIAL                    ; 1                          ; Untyped                   ;
; G0_INITIAL                    ; 1                          ; Untyped                   ;
; G1_INITIAL                    ; 1                          ; Untyped                   ;
; G2_INITIAL                    ; 1                          ; Untyped                   ;
; G3_INITIAL                    ; 1                          ; Untyped                   ;
; E0_INITIAL                    ; 1                          ; Untyped                   ;
; E1_INITIAL                    ; 1                          ; Untyped                   ;
; E2_INITIAL                    ; 1                          ; Untyped                   ;
; E3_INITIAL                    ; 1                          ; Untyped                   ;
; L0_MODE                       ; BYPASS                     ; Untyped                   ;
; L1_MODE                       ; BYPASS                     ; Untyped                   ;
; G0_MODE                       ; BYPASS                     ; Untyped                   ;
; G1_MODE                       ; BYPASS                     ; Untyped                   ;
; G2_MODE                       ; BYPASS                     ; Untyped                   ;
; G3_MODE                       ; BYPASS                     ; Untyped                   ;
; E0_MODE                       ; BYPASS                     ; Untyped                   ;
; E1_MODE                       ; BYPASS                     ; Untyped                   ;
; E2_MODE                       ; BYPASS                     ; Untyped                   ;
; E3_MODE                       ; BYPASS                     ; Untyped                   ;
; L0_PH                         ; 0                          ; Untyped                   ;
; L1_PH                         ; 0                          ; Untyped                   ;
; G0_PH                         ; 0                          ; Untyped                   ;
; G1_PH                         ; 0                          ; Untyped                   ;
; G2_PH                         ; 0                          ; Untyped                   ;
; G3_PH                         ; 0                          ; Untyped                   ;
; E0_PH                         ; 0                          ; Untyped                   ;
; E1_PH                         ; 0                          ; Untyped                   ;
; E2_PH                         ; 0                          ; Untyped                   ;
; E3_PH                         ; 0                          ; Untyped                   ;
; M_PH                          ; 0                          ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; CLK0_COUNTER                  ; G0                         ; Untyped                   ;
; CLK1_COUNTER                  ; G0                         ; Untyped                   ;
; CLK2_COUNTER                  ; G0                         ; Untyped                   ;
; CLK3_COUNTER                  ; G0                         ; Untyped                   ;
; CLK4_COUNTER                  ; G0                         ; Untyped                   ;
; CLK5_COUNTER                  ; G0                         ; Untyped                   ;
; CLK6_COUNTER                  ; E0                         ; Untyped                   ;
; CLK7_COUNTER                  ; E1                         ; Untyped                   ;
; CLK8_COUNTER                  ; E2                         ; Untyped                   ;
; CLK9_COUNTER                  ; E3                         ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                   ;
; M_TIME_DELAY                  ; 0                          ; Untyped                   ;
; N_TIME_DELAY                  ; 0                          ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                   ;
; VCO_POST_SCALE                ; 0                          ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                     ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED                  ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED                  ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                   ;
; CBXI_PARAMETER                ; pll_8MIn_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                   ;
; DEVICE_FAMILY                 ; MAX 10                     ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE            ;
+-------------------------------+----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_slave_reg:spi_slave_reg_inst ;
+-----------------------+----------------------------------+--------------------+
; Parameter Name        ; Value                            ; Type               ;
+-----------------------+----------------------------------+--------------------+
; IDLE                  ; 00                               ; Unsigned Binary    ;
; READ                  ; 01                               ; Unsigned Binary    ;
; WRITE                 ; 10                               ; Unsigned Binary    ;
; READ_FRAME            ; 11                               ; Unsigned Binary    ;
; WRITE_FRAME           ; 00                               ; Unsigned Binary    ;
; FRAME_LOST_TIME       ; 100101100000                     ; Unsigned Binary    ;
; VERSION_ADDR0         ; 00000000000000000000000000000001 ; Unsigned Binary    ;
; VERSION_ADDR1         ; 00000000000000000000000000000010 ; Unsigned Binary    ;
; BAUDRATE_MAIN_ADDR    ; 00000000000000000000000000000011 ; Unsigned Binary    ;
; BAUDRATE_01_ADDR      ; 00000000000000000000000000000100 ; Unsigned Binary    ;
; BAUDRATE_02_ADDR      ; 00000000000000000000000000000101 ; Unsigned Binary    ;
; BAUDRATE_03_ADDR      ; 00000000000000000000000000000110 ; Unsigned Binary    ;
; BAUDRATE_04_ADDR      ; 00000000000000000000000000000111 ; Unsigned Binary    ;
; BAUDRATE_05_ADDR      ; 00000000000000000000000000001000 ; Unsigned Binary    ;
; BAUDRATE_06_ADDR      ; 00000000000000000000000000001001 ; Unsigned Binary    ;
; BAUDRATE_07_ADDR      ; 00000000000000000000000000001010 ; Unsigned Binary    ;
; BAUDRATE_08_ADDR      ; 00000000000000000000000000001011 ; Unsigned Binary    ;
; BAUDRATE_09_ADDR      ; 00000000000000000000000000001100 ; Unsigned Binary    ;
; BAUDRATE_10_ADDR      ; 00000000000000000000000000001101 ; Unsigned Binary    ;
; BAUDRATE_11_ADDR      ; 00000000000000000000000000001110 ; Unsigned Binary    ;
; BAUDRATE_12_ADDR      ; 00000000000000000000000000001111 ; Unsigned Binary    ;
; BAUDRATE_13_ADDR      ; 00000000000000000000000000010000 ; Unsigned Binary    ;
; BAUDRATE_14_ADDR      ; 00000000000000000000000000010001 ; Unsigned Binary    ;
; BAUDRATE_15_ADDR      ; 00000000000000000000000000010010 ; Unsigned Binary    ;
; BAUDRATE_16_ADDR      ; 00000000000000000000000000010011 ; Unsigned Binary    ;
; BAUDRATE_17_ADDR      ; 00000000000000000000000000010100 ; Unsigned Binary    ;
; BAUDRATE_18_ADDR      ; 00000000000000000000000000010101 ; Unsigned Binary    ;
; BAUDRATE_19_ADDR      ; 00000000000000000000000000010110 ; Unsigned Binary    ;
; BAUDRATE_20_ADDR      ; 00000000000000000000000000010111 ; Unsigned Binary    ;
; FPGA_STATUS_ADDR      ; 00000000000000000000000000011000 ; Unsigned Binary    ;
; REG_TIMER_TRIG01_ADDR ; 00000000000000000000000000011001 ; Unsigned Binary    ;
; REG_TIMER_TRIG02_ADDR ; 00000000000000000000000000011010 ; Unsigned Binary    ;
; REG_TIMER_TRIG03_ADDR ; 00000000000000000000000000011011 ; Unsigned Binary    ;
; REG_TIMER_TRIG04_ADDR ; 00000000000000000000000000011100 ; Unsigned Binary    ;
; REG_TIMER_TRIG05_ADDR ; 00000000000000000000000000011101 ; Unsigned Binary    ;
; REG_TIMER_TRIG06_ADDR ; 00000000000000000000000000011110 ; Unsigned Binary    ;
; REG_TIMER_TRIG07_ADDR ; 00000000000000000000000000011111 ; Unsigned Binary    ;
; REG_TIMER_TRIG08_ADDR ; 00000000000000000000000000100000 ; Unsigned Binary    ;
; REG_TIMER_TRIG09_ADDR ; 00000000000000000000000000100001 ; Unsigned Binary    ;
; REG_TIMER_TRIG10_ADDR ; 00000000000000000000000000100010 ; Unsigned Binary    ;
; REG_TIMER_TRIG11_ADDR ; 00000000000000000000000000100011 ; Unsigned Binary    ;
; REG_TIMER_TRIG12_ADDR ; 00000000000000000000000000100100 ; Unsigned Binary    ;
; REG_TIMER_TRIG13_ADDR ; 00000000000000000000000000100101 ; Unsigned Binary    ;
; REG_TIMER_TRIG14_ADDR ; 00000000000000000000000000100110 ; Unsigned Binary    ;
; REG_TIMER_TRIG15_ADDR ; 00000000000000000000000000100111 ; Unsigned Binary    ;
; REG_TIMER_TRIG16_ADDR ; 00000000000000000000000000101000 ; Unsigned Binary    ;
; REG_TIMER_TRIG17_ADDR ; 00000000000000000000000000101001 ; Unsigned Binary    ;
; REG_TIMER_TRIG18_ADDR ; 00000000000000000000000000101010 ; Unsigned Binary    ;
; REG_TIMER_TRIG19_ADDR ; 00000000000000000000000000101011 ; Unsigned Binary    ;
; REG_TIMER_TRIG20_ADDR ; 00000000000000000000000000101100 ; Unsigned Binary    ;
+-----------------------+----------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_Main ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; IDLE           ; 0     ; Signed Integer                                             ;
; START          ; 1     ; Signed Integer                                             ;
; DATA           ; 2     ; Signed Integer                                             ;
; STOP           ; 3     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                               ;
; lpm_width               ; 8           ; Signed Integer                                                                                               ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                               ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_01inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; IDLE           ; 0     ; Signed Integer                                               ;
; START          ; 1     ; Signed Integer                                               ;
; DATA           ; 2     ; Signed Integer                                               ;
; STOP           ; 3     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_02inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; IDLE           ; 0     ; Signed Integer                                               ;
; START          ; 1     ; Signed Integer                                               ;
; DATA           ; 2     ; Signed Integer                                               ;
; STOP           ; 3     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_03inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; IDLE           ; 0     ; Signed Integer                                               ;
; START          ; 1     ; Signed Integer                                               ;
; DATA           ; 2     ; Signed Integer                                               ;
; STOP           ; 3     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_04inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; IDLE           ; 0     ; Signed Integer                                               ;
; START          ; 1     ; Signed Integer                                               ;
; DATA           ; 2     ; Signed Integer                                               ;
; STOP           ; 3     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_05inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; IDLE           ; 0     ; Signed Integer                                               ;
; START          ; 1     ; Signed Integer                                               ;
; DATA           ; 2     ; Signed Integer                                               ;
; STOP           ; 3     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_06inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; IDLE           ; 0     ; Signed Integer                                               ;
; START          ; 1     ; Signed Integer                                               ;
; DATA           ; 2     ; Signed Integer                                               ;
; STOP           ; 3     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_07inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; IDLE           ; 0     ; Signed Integer                                               ;
; START          ; 1     ; Signed Integer                                               ;
; DATA           ; 2     ; Signed Integer                                               ;
; STOP           ; 3     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_08inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; IDLE           ; 0     ; Signed Integer                                               ;
; START          ; 1     ; Signed Integer                                               ;
; DATA           ; 2     ; Signed Integer                                               ;
; STOP           ; 3     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_09inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; IDLE           ; 0     ; Signed Integer                                               ;
; START          ; 1     ; Signed Integer                                               ;
; DATA           ; 2     ; Signed Integer                                               ;
; STOP           ; 3     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_10inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; IDLE           ; 0     ; Signed Integer                                               ;
; START          ; 1     ; Signed Integer                                               ;
; DATA           ; 2     ; Signed Integer                                               ;
; STOP           ; 3     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_11inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; IDLE           ; 0     ; Signed Integer                                               ;
; START          ; 1     ; Signed Integer                                               ;
; DATA           ; 2     ; Signed Integer                                               ;
; STOP           ; 3     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_12inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; IDLE           ; 0     ; Signed Integer                                               ;
; START          ; 1     ; Signed Integer                                               ;
; DATA           ; 2     ; Signed Integer                                               ;
; STOP           ; 3     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_13inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; IDLE           ; 0     ; Signed Integer                                               ;
; START          ; 1     ; Signed Integer                                               ;
; DATA           ; 2     ; Signed Integer                                               ;
; STOP           ; 3     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_14inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; IDLE           ; 0     ; Signed Integer                                               ;
; START          ; 1     ; Signed Integer                                               ;
; DATA           ; 2     ; Signed Integer                                               ;
; STOP           ; 3     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_15inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; IDLE           ; 0     ; Signed Integer                                               ;
; START          ; 1     ; Signed Integer                                               ;
; DATA           ; 2     ; Signed Integer                                               ;
; STOP           ; 3     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_16inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; IDLE           ; 0     ; Signed Integer                                               ;
; START          ; 1     ; Signed Integer                                               ;
; DATA           ; 2     ; Signed Integer                                               ;
; STOP           ; 3     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_17inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; IDLE           ; 0     ; Signed Integer                                               ;
; START          ; 1     ; Signed Integer                                               ;
; DATA           ; 2     ; Signed Integer                                               ;
; STOP           ; 3     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_18inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; IDLE           ; 0     ; Signed Integer                                               ;
; START          ; 1     ; Signed Integer                                               ;
; DATA           ; 2     ; Signed Integer                                               ;
; STOP           ; 3     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_19inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; IDLE           ; 0     ; Signed Integer                                               ;
; START          ; 1     ; Signed Integer                                               ;
; DATA           ; 2     ; Signed Integer                                               ;
; STOP           ; 3     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_transceiver:uart_transceiver_20inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; IDLE           ; 0     ; Signed Integer                                               ;
; START          ; 1     ; Signed Integer                                               ;
; DATA           ; 2     ; Signed Integer                                               ;
; STOP           ; 3     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                                                                      ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                      ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                             ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                                                                      ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                      ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                             ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                                                                      ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                      ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                             ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                                                                      ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                      ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                             ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                                                                      ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                      ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                             ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                                                                      ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                      ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                             ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                                                                      ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                      ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                             ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                                                                      ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                      ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                             ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                                                                      ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                      ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                             ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                                                                      ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                      ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                             ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                                                                      ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                      ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                             ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                                                                      ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                      ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                             ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                                                                      ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                      ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                             ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                                                                      ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                      ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                             ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                                                                      ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                      ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                             ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                                                                      ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                      ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                             ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                                                                      ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                      ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                             ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                                                                      ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                      ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                             ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                                                                      ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                      ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                             ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                      ;
; lpm_width               ; 8           ; Signed Integer                                                                                                      ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                      ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                             ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_de71 ; Untyped                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MainRxctrl:MainRxctrl_inst|crc_16:crc_16 ;
+----------------+------------------+---------------------------------------------------+
; Parameter Name ; Value            ; Type                                              ;
+----------------+------------------+---------------------------------------------------+
; POLY           ; 1010000000000001 ; Unsigned Binary                                   ;
+----------------+------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; pll_8MIn:pll_8MIn|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NO_COMPENSATION                           ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 125000                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                ;
+----------------------------+----------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                          ;
+----------------------------+----------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 40                                                                                                             ;
; Entity Instance            ; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component        ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart02_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component        ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart03_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component        ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart04_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component        ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart05_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component        ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart06_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component        ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart07_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component        ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart08_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component        ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart09_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component        ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart10_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component        ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart11_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component        ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart12_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component        ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart13_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component        ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart14_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component        ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart15_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component        ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart16_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component        ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart17_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component        ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart18_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component        ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart19_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component        ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart20_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component        ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart02_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart03_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart04_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart05_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart06_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart07_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart08_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart09_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart10_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart11_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart12_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart13_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart14_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart15_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart16_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart17_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart18_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart19_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart20_rx_ctrl_inst|fifo256X8:fifo256X8_01inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                   ;
;     -- lpm_width           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                            ;
;     -- USE_EAB             ; ON                                                                                                             ;
+----------------------------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "MainRxctrl:MainRxctrl_inst|crc_16:crc_16" ;
+-----------+--------+----------+--------------------------------------+
; Port      ; Type   ; Severity ; Details                              ;
+-----------+--------+----------+--------------------------------------+
; crc_ready ; Output ; Info     ; Explicitly unconnected               ;
+-----------+--------+----------+--------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "uart_transceiver:uart_transceiver_20inst" ;
+----------------+--------+----------+---------------------------------+
; Port           ; Type   ; Severity ; Details                         ;
+----------------+--------+----------+---------------------------------+
; uart_chip_de   ; Output ; Info     ; Explicitly unconnected          ;
; uart_chip_re_n ; Output ; Info     ; Explicitly unconnected          ;
+----------------+--------+----------+---------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "uart_transceiver:uart_transceiver_19inst" ;
+----------------+--------+----------+---------------------------------+
; Port           ; Type   ; Severity ; Details                         ;
+----------------+--------+----------+---------------------------------+
; uart_chip_de   ; Output ; Info     ; Explicitly unconnected          ;
; uart_chip_re_n ; Output ; Info     ; Explicitly unconnected          ;
+----------------+--------+----------+---------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "uart_transceiver:uart_transceiver_18inst" ;
+----------------+--------+----------+---------------------------------+
; Port           ; Type   ; Severity ; Details                         ;
+----------------+--------+----------+---------------------------------+
; uart_chip_de   ; Output ; Info     ; Explicitly unconnected          ;
; uart_chip_re_n ; Output ; Info     ; Explicitly unconnected          ;
+----------------+--------+----------+---------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "uart_transceiver:uart_transceiver_17inst" ;
+----------------+--------+----------+---------------------------------+
; Port           ; Type   ; Severity ; Details                         ;
+----------------+--------+----------+---------------------------------+
; uart_chip_de   ; Output ; Info     ; Explicitly unconnected          ;
; uart_chip_re_n ; Output ; Info     ; Explicitly unconnected          ;
+----------------+--------+----------+---------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "uart_transceiver:uart_transceiver_16inst" ;
+----------------+--------+----------+---------------------------------+
; Port           ; Type   ; Severity ; Details                         ;
+----------------+--------+----------+---------------------------------+
; uart_chip_de   ; Output ; Info     ; Explicitly unconnected          ;
; uart_chip_re_n ; Output ; Info     ; Explicitly unconnected          ;
+----------------+--------+----------+---------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "uart_transceiver:uart_transceiver_15inst" ;
+----------------+--------+----------+---------------------------------+
; Port           ; Type   ; Severity ; Details                         ;
+----------------+--------+----------+---------------------------------+
; uart_chip_de   ; Output ; Info     ; Explicitly unconnected          ;
; uart_chip_re_n ; Output ; Info     ; Explicitly unconnected          ;
+----------------+--------+----------+---------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "uart_transceiver:uart_transceiver_14inst" ;
+----------------+--------+----------+---------------------------------+
; Port           ; Type   ; Severity ; Details                         ;
+----------------+--------+----------+---------------------------------+
; uart_chip_de   ; Output ; Info     ; Explicitly unconnected          ;
; uart_chip_re_n ; Output ; Info     ; Explicitly unconnected          ;
+----------------+--------+----------+---------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "uart_transceiver:uart_transceiver_13inst" ;
+----------------+--------+----------+---------------------------------+
; Port           ; Type   ; Severity ; Details                         ;
+----------------+--------+----------+---------------------------------+
; uart_chip_de   ; Output ; Info     ; Explicitly unconnected          ;
; uart_chip_re_n ; Output ; Info     ; Explicitly unconnected          ;
+----------------+--------+----------+---------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "uart_transceiver:uart_transceiver_12inst" ;
+----------------+--------+----------+---------------------------------+
; Port           ; Type   ; Severity ; Details                         ;
+----------------+--------+----------+---------------------------------+
; uart_chip_de   ; Output ; Info     ; Explicitly unconnected          ;
; uart_chip_re_n ; Output ; Info     ; Explicitly unconnected          ;
+----------------+--------+----------+---------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "uart_transceiver:uart_transceiver_11inst" ;
+----------------+--------+----------+---------------------------------+
; Port           ; Type   ; Severity ; Details                         ;
+----------------+--------+----------+---------------------------------+
; uart_chip_de   ; Output ; Info     ; Explicitly unconnected          ;
; uart_chip_re_n ; Output ; Info     ; Explicitly unconnected          ;
+----------------+--------+----------+---------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "uart_transceiver:uart_transceiver_10inst" ;
+----------------+--------+----------+---------------------------------+
; Port           ; Type   ; Severity ; Details                         ;
+----------------+--------+----------+---------------------------------+
; uart_chip_de   ; Output ; Info     ; Explicitly unconnected          ;
; uart_chip_re_n ; Output ; Info     ; Explicitly unconnected          ;
+----------------+--------+----------+---------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "uart_transceiver:uart_transceiver_09inst" ;
+----------------+--------+----------+---------------------------------+
; Port           ; Type   ; Severity ; Details                         ;
+----------------+--------+----------+---------------------------------+
; uart_chip_de   ; Output ; Info     ; Explicitly unconnected          ;
; uart_chip_re_n ; Output ; Info     ; Explicitly unconnected          ;
+----------------+--------+----------+---------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "uart_transceiver:uart_transceiver_08inst" ;
+----------------+--------+----------+---------------------------------+
; Port           ; Type   ; Severity ; Details                         ;
+----------------+--------+----------+---------------------------------+
; uart_chip_de   ; Output ; Info     ; Explicitly unconnected          ;
; uart_chip_re_n ; Output ; Info     ; Explicitly unconnected          ;
+----------------+--------+----------+---------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "uart_transceiver:uart_transceiver_07inst" ;
+----------------+--------+----------+---------------------------------+
; Port           ; Type   ; Severity ; Details                         ;
+----------------+--------+----------+---------------------------------+
; uart_chip_de   ; Output ; Info     ; Explicitly unconnected          ;
; uart_chip_re_n ; Output ; Info     ; Explicitly unconnected          ;
+----------------+--------+----------+---------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "uart_transceiver:uart_transceiver_06inst" ;
+----------------+--------+----------+---------------------------------+
; Port           ; Type   ; Severity ; Details                         ;
+----------------+--------+----------+---------------------------------+
; uart_chip_de   ; Output ; Info     ; Explicitly unconnected          ;
; uart_chip_re_n ; Output ; Info     ; Explicitly unconnected          ;
+----------------+--------+----------+---------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "uart_transceiver:uart_transceiver_05inst" ;
+----------------+--------+----------+---------------------------------+
; Port           ; Type   ; Severity ; Details                         ;
+----------------+--------+----------+---------------------------------+
; uart_chip_de   ; Output ; Info     ; Explicitly unconnected          ;
; uart_chip_re_n ; Output ; Info     ; Explicitly unconnected          ;
+----------------+--------+----------+---------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "uart_transceiver:uart_transceiver_04inst" ;
+----------------+--------+----------+---------------------------------+
; Port           ; Type   ; Severity ; Details                         ;
+----------------+--------+----------+---------------------------------+
; uart_chip_de   ; Output ; Info     ; Explicitly unconnected          ;
; uart_chip_re_n ; Output ; Info     ; Explicitly unconnected          ;
+----------------+--------+----------+---------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "uart_transceiver:uart_transceiver_03inst" ;
+----------------+--------+----------+---------------------------------+
; Port           ; Type   ; Severity ; Details                         ;
+----------------+--------+----------+---------------------------------+
; uart_chip_de   ; Output ; Info     ; Explicitly unconnected          ;
; uart_chip_re_n ; Output ; Info     ; Explicitly unconnected          ;
+----------------+--------+----------+---------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "uart_transceiver:uart_transceiver_02inst" ;
+----------------+--------+----------+---------------------------------+
; Port           ; Type   ; Severity ; Details                         ;
+----------------+--------+----------+---------------------------------+
; uart_chip_de   ; Output ; Info     ; Explicitly unconnected          ;
; uart_chip_re_n ; Output ; Info     ; Explicitly unconnected          ;
+----------------+--------+----------+---------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "uart_transceiver:uart_transceiver_01inst" ;
+----------------+--------+----------+---------------------------------+
; Port           ; Type   ; Severity ; Details                         ;
+----------------+--------+----------+---------------------------------+
; uart_chip_de   ; Output ; Info     ; Explicitly unconnected          ;
; uart_chip_re_n ; Output ; Info     ; Explicitly unconnected          ;
+----------------+--------+----------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst" ;
+-------+--------+----------+---------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                         ;
+-------+--------+----------+---------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Explicitly unconnected                                                          ;
+-------+--------+----------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_transceiver:uart_transceiver_Main"                                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; uart_rx_err    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart_chip_de   ; Output ; Info     ; Explicitly unconnected                                                              ;
; uart_chip_re_n ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_slave_reg:spi_slave_reg_inst"                                                               ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_baudrate_08  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg_baudrate_18  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; frame_lost_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "pll_8MIn:pll_8MIn"       ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; areset ; Input  ; Info     ; Stuck at GND           ;
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 48                          ;
; cycloneiii_ff         ; 4282                        ;
;     CLR               ; 187                         ;
;     CLR SCLR          ; 27                          ;
;     CLR SLD           ; 16                          ;
;     ENA               ; 287                         ;
;     ENA CLR           ; 1601                        ;
;     ENA CLR SCLR      ; 160                         ;
;     ENA SCLR          ; 709                         ;
;     SCLR              ; 420                         ;
;     SLD               ; 743                         ;
;     plain             ; 132                         ;
; cycloneiii_lcell_comb ; 6719                        ;
;     arith             ; 2353                        ;
;         2 data inputs ; 1909                        ;
;         3 data inputs ; 444                         ;
;     normal            ; 4366                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 392                         ;
;         2 data inputs ; 751                         ;
;         3 data inputs ; 774                         ;
;         4 data inputs ; 2448                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 320                         ;
;                       ;                             ;
; Max LUT depth         ; 11.70                       ;
; Average LUT depth     ; 3.19                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Sat Dec 03 16:01:33 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off prj -c prj
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/uart_tx_ctrl.v
    Info (12023): Found entity 1: uart_tx_ctrl File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/uart_tx_ctrl.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/uart_rx_ctrl.v
    Info (12023): Found entity 1: uart_rx_ctrl File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/uart_rx_ctrl.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/maintxctrl.v
    Info (12023): Found entity 1: MainTxctrl File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/MainTxctrl.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/mainrxctrl.v
    Info (12023): Found entity 1: MainRxctrl File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/MainRxctrl.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/uart1to20top.v
    Info (12023): Found entity 1: Uart1To20Top File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/Uart1To20Top.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file src/uart_transceiver.v
    Info (12023): Found entity 1: uart_transceiver File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/uart_transceiver.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file src/spi_slave_transceiver.v
    Info (12023): Found entity 1: spi_slave_transceiver File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/spi_slave_transceiver.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file src/spi_slave_reg.v
    Info (12023): Found entity 1: spi_slave_reg File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/spi_slave_reg.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file src/spi_master_if.v
    Info (12023): Found entity 1: spi_master_if File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/spi_master_if.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file src/crc_16.v
    Info (12023): Found entity 1: crc_16 File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/crc_16.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file fifo256x8.v
    Info (12023): Found entity 1: fifo256X8 File: E:/project/AutopilotPlatform/FPGA Workspace/prj/fifo256X8.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/pll_8min.v
    Info (12023): Found entity 1: pll_8MIn File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/pll_8MIn.v Line: 40
Warning (10037): Verilog HDL or VHDL warning at spi_master_if.v(401): conditional expression evaluates to a constant File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/spi_master_if.v Line: 401
Info (12127): Elaborating entity "Uart1To20Top" for the top level hierarchy
Info (12128): Elaborating entity "pll_8MIn" for hierarchy "pll_8MIn:pll_8MIn" File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/Uart1To20Top.v Line: 29
Info (12128): Elaborating entity "altpll" for hierarchy "pll_8MIn:pll_8MIn|altpll:altpll_component" File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/pll_8MIn.v Line: 108
Info (12130): Elaborated megafunction instantiation "pll_8MIn:pll_8MIn|altpll:altpll_component" File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/pll_8MIn.v Line: 108
Info (12133): Instantiated megafunction "pll_8MIn:pll_8MIn|altpll:altpll_component" with the following parameter: File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/pll_8MIn.v Line: 108
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "25"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "8"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "25"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "inclk0_input_frequency" = "125000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_8MIn"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NO_COMPENSATION"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_8min_altpll.v
    Info (12023): Found entity 1: pll_8MIn_altpll File: E:/project/AutopilotPlatform/FPGA Workspace/prj/db/pll_8min_altpll.v Line: 31
Info (12128): Elaborating entity "pll_8MIn_altpll" for hierarchy "pll_8MIn:pll_8MIn|altpll:altpll_component|pll_8MIn_altpll:auto_generated" File: d:/altera/15.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "spi_slave_transceiver" for hierarchy "spi_slave_transceiver:spi_slave_inst" File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/Uart1To20Top.v Line: 54
Info (12128): Elaborating entity "spi_slave_reg" for hierarchy "spi_slave_reg:spi_slave_reg_inst" File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/Uart1To20Top.v Line: 156
Info (12128): Elaborating entity "uart_transceiver" for hierarchy "uart_transceiver:uart_transceiver_Main" File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/Uart1To20Top.v Line: 187
Warning (10230): Verilog HDL assignment warning at uart_transceiver.v(80): truncated value with size 16 to match size of target (13) File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/uart_transceiver.v Line: 80
Warning (10230): Verilog HDL assignment warning at uart_transceiver.v(81): truncated value with size 15 to match size of target (13) File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/uart_transceiver.v Line: 81
Warning (10230): Verilog HDL assignment warning at uart_transceiver.v(82): truncated value with size 17 to match size of target (13) File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/uart_transceiver.v Line: 82
Info (12128): Elaborating entity "MainTxctrl" for hierarchy "MainTxctrl:MainTxctrl_inst" File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/Uart1To20Top.v Line: 394
Warning (10036): Verilog HDL or VHDL warning at MainTxctrl.v(119): object "crc_data" assigned a value but never read File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/MainTxctrl.v Line: 119
Warning (10036): Verilog HDL or VHDL warning at MainTxctrl.v(120): object "frame_end" assigned a value but never read File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/MainTxctrl.v Line: 120
Info (12128): Elaborating entity "uart_tx_ctrl" for hierarchy "MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl" File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/MainTxctrl.v Line: 257
Info (12128): Elaborating entity "fifo256X8" for hierarchy "MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst" File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/uart_tx_ctrl.v Line: 33
Info (12128): Elaborating entity "scfifo" for hierarchy "MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component" File: E:/project/AutopilotPlatform/FPGA Workspace/prj/fifo256X8.v Line: 83
Info (12130): Elaborated megafunction instantiation "MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component" File: E:/project/AutopilotPlatform/FPGA Workspace/prj/fifo256X8.v Line: 83
Info (12133): Instantiated megafunction "MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component" with the following parameter: File: E:/project/AutopilotPlatform/FPGA Workspace/prj/fifo256X8.v Line: 83
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_de71.tdf
    Info (12023): Found entity 1: scfifo_de71 File: E:/project/AutopilotPlatform/FPGA Workspace/prj/db/scfifo_de71.tdf Line: 25
Info (12128): Elaborating entity "scfifo_de71" for hierarchy "MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated" File: d:/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_no51.tdf
    Info (12023): Found entity 1: a_dpfifo_no51 File: E:/project/AutopilotPlatform/FPGA Workspace/prj/db/a_dpfifo_no51.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_no51" for hierarchy "MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo" File: E:/project/AutopilotPlatform/FPGA Workspace/prj/db/scfifo_de71.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_08f.tdf
    Info (12023): Found entity 1: a_fefifo_08f File: E:/project/AutopilotPlatform/FPGA Workspace/prj/db/a_fefifo_08f.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_08f" for hierarchy "MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state" File: E:/project/AutopilotPlatform/FPGA Workspace/prj/db/a_dpfifo_no51.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_537.tdf
    Info (12023): Found entity 1: cntr_537 File: E:/project/AutopilotPlatform/FPGA Workspace/prj/db/cntr_537.tdf Line: 26
Info (12128): Elaborating entity "cntr_537" for hierarchy "MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|a_fefifo_08f:fifo_state|cntr_537:count_usedw" File: E:/project/AutopilotPlatform/FPGA Workspace/prj/db/a_fefifo_08f.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_frn1.tdf
    Info (12023): Found entity 1: altsyncram_frn1 File: E:/project/AutopilotPlatform/FPGA Workspace/prj/db/altsyncram_frn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_frn1" for hierarchy "MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|altsyncram_frn1:FIFOram" File: E:/project/AutopilotPlatform/FPGA Workspace/prj/db/a_dpfifo_no51.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p2b.tdf
    Info (12023): Found entity 1: cntr_p2b File: E:/project/AutopilotPlatform/FPGA Workspace/prj/db/cntr_p2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_p2b" for hierarchy "MainTxctrl:MainTxctrl_inst|uart_tx_ctrl:uart01_tx_ctrl|fifo256X8:fifo256X8_inst|scfifo:scfifo_component|scfifo_de71:auto_generated|a_dpfifo_no51:dpfifo|cntr_p2b:rd_ptr_count" File: E:/project/AutopilotPlatform/FPGA Workspace/prj/db/a_dpfifo_no51.tdf Line: 45
Info (12128): Elaborating entity "MainRxctrl" for hierarchy "MainRxctrl:MainRxctrl_inst" File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/Uart1To20Top.v Line: 1007
Info (10264): Verilog HDL Case Statement information at MainRxctrl.v(861): all case item expressions in this case statement are onehot File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/MainRxctrl.v Line: 861
Info (12128): Elaborating entity "uart_rx_ctrl" for hierarchy "MainRxctrl:MainRxctrl_inst|uart_rx_ctrl:uart01_rx_ctrl_inst" File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/MainRxctrl.v Line: 151
Info (12128): Elaborating entity "crc_16" for hierarchy "MainRxctrl:MainRxctrl_inst|crc_16:crc_16" File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/MainRxctrl.v Line: 853
Info (13000): Registers with preset signals will power-up high File: E:/project/AutopilotPlatform/FPGA Workspace/prj/src/spi_slave_reg.v Line: 283
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 100 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7492 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 22 output pins
    Info (21061): Implemented 7123 logic cells
    Info (21064): Implemented 320 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 884 megabytes
    Info: Processing ended: Sat Dec 03 16:02:13 2016
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:00:58


