Installed iverilog and gtkwave, downloaded netlist for simulation and simulated the verilog code of RISC-V and observed the waveform for each instruction of the RISC-V.
