
*** Running vivado
    with args -log top_stopwatch_clock.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_stopwatch_clock.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Nov 12 16:21:35 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top_stopwatch_clock.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1997.828 ; gain = 83.008 ; free physical = 6024 ; free virtual = 9624
Command: synth_design -top top_stopwatch_clock -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 42332
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2782.895 ; gain = 412.734 ; free physical = 5055 ; free virtual = 8425
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'w_min_tick', assumed default net type 'wire' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/new/clock_datapath.v:78]
INFO: [Synth 8-11241] undeclared symbol 'w_min_tick', assumed default net type 'wire' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/new/stopwatch_datapath.v:77]
INFO: [Synth 8-11241] undeclared symbol 'w_clk', assumed default net type 'wire' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:67]
INFO: [Synth 8-6157] synthesizing module 'top_stopwatch_clock' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:22]
INFO: [Synth 8-6157] synthesizing module 'button_detector' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/imports/new/button_detector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'button_detector' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/imports/new/button_detector.v:23]
INFO: [Synth 8-6157] synthesizing module 'led_state' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:259]
INFO: [Synth 8-6155] done synthesizing module 'led_state' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:259]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:232]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:232]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:218]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:218]
INFO: [Synth 8-6157] synthesizing module 'top_clock' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:161]
INFO: [Synth 8-6157] synthesizing module 'clock_datapath' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/new/clock_datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div_clock' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/new/clock_datapath.v:97]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_clock' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/new/clock_datapath.v:97]
INFO: [Synth 8-6157] synthesizing module 'time_clock_counter_for_clock' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/new/clock_datapath.v:131]
	Parameter TIME_MAX bound to: 100 - type: integer 
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_clock_counter_for_clock' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/new/clock_datapath.v:131]
WARNING: [Synth 8-7071] port 'button' of module 'time_clock_counter_for_clock' is unconnected for instance 'U_time_counter_for_clock_10ms' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/new/clock_datapath.v:47]
WARNING: [Synth 8-7071] port 'sw_clock_stopwatch' of module 'time_clock_counter_for_clock' is unconnected for instance 'U_time_counter_for_clock_10ms' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/new/clock_datapath.v:47]
WARNING: [Synth 8-7023] instance 'U_time_counter_for_clock_10ms' of module 'time_clock_counter_for_clock' has 7 connections declared, but only 5 given [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/new/clock_datapath.v:47]
INFO: [Synth 8-6157] synthesizing module 'time_clock_counter_for_clock__parameterized0' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/new/clock_datapath.v:131]
	Parameter TIME_MAX bound to: 60 - type: integer 
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_clock_counter_for_clock__parameterized0' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/new/clock_datapath.v:131]
INFO: [Synth 8-6157] synthesizing module 'time_clock_counter_for_clock__parameterized1' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/new/clock_datapath.v:131]
	Parameter TIME_MAX bound to: 24 - type: integer 
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_clock_counter_for_clock__parameterized1' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/new/clock_datapath.v:131]
INFO: [Synth 8-6155] done synthesizing module 'clock_datapath' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/new/clock_datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'fnd_control_for_clock' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/new/fnd_control_for_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter_for_clock' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/new/fnd_control_for_clock.v:114]
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter_for_clock' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/new/fnd_control_for_clock.v:114]
INFO: [Synth 8-6157] synthesizing module 'comparator_for_clock' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/new/fnd_control_for_clock.v:197]
INFO: [Synth 8-6155] done synthesizing module 'comparator_for_clock' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/new/fnd_control_for_clock.v:197]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1_for_clock' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/new/fnd_control_for_clock.v:125]
INFO: [Synth 8-226] default block is never used [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/new/fnd_control_for_clock.v:138]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1_for_clock' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/new/fnd_control_for_clock.v:125]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1_for_clock' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/new/fnd_control_for_clock.v:153]
INFO: [Synth 8-226] default block is never used [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/new/fnd_control_for_clock.v:160]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1_for_clock' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/new/fnd_control_for_clock.v:153]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder_for_clock' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/new/fnd_control_for_clock.v:169]
INFO: [Synth 8-226] default block is never used [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/new/fnd_control_for_clock.v:175]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder_for_clock' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/new/fnd_control_for_clock.v:169]
INFO: [Synth 8-6155] done synthesizing module 'fnd_control_for_clock' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/new/fnd_control_for_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_clock' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:161]
INFO: [Synth 8-6157] synthesizing module 'top_stopwatch' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:112]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_control_unit' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/new/stopwatch_control_unit.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/new/stopwatch_control_unit.v:48]
INFO: [Synth 8-155] case statement is not full and has no default [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/new/stopwatch_control_unit.v:71]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_control_unit' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/new/stopwatch_control_unit.v:23]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_datapath' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/new/stopwatch_datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div_stopwatch' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/new/stopwatch_datapath.v:95]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_stopwatch' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/new/stopwatch_datapath.v:95]
INFO: [Synth 8-6157] synthesizing module 'time_clock_counter' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/new/stopwatch_datapath.v:137]
	Parameter TIME_MAX bound to: 100 - type: integer 
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_clock_counter' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/new/stopwatch_datapath.v:137]
INFO: [Synth 8-6157] synthesizing module 'time_clock_counter__parameterized0' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/new/stopwatch_datapath.v:137]
	Parameter TIME_MAX bound to: 60 - type: integer 
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_clock_counter__parameterized0' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/new/stopwatch_datapath.v:137]
INFO: [Synth 8-6157] synthesizing module 'time_clock_counter__parameterized1' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/new/stopwatch_datapath.v:137]
	Parameter TIME_MAX bound to: 24 - type: integer 
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_clock_counter__parameterized1' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/new/stopwatch_datapath.v:137]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_datapath' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/new/stopwatch_datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:22]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:130]
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:130]
INFO: [Synth 8-6157] synthesizing module 'comparator' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:234]
INFO: [Synth 8-6155] done synthesizing module 'comparator' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:234]
INFO: [Synth 8-6157] synthesizing module 'mux_8x1' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:141]
INFO: [Synth 8-226] default block is never used [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:154]
INFO: [Synth 8-6155] done synthesizing module 'mux_8x1' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:141]
INFO: [Synth 8-6157] synthesizing module 'mux_2x1' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:169]
INFO: [Synth 8-226] default block is never used [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:176]
INFO: [Synth 8-6155] done synthesizing module 'mux_2x1' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:169]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:206]
INFO: [Synth 8-226] default block is never used [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:212]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:206]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_stopwatch' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:112]
INFO: [Synth 8-6157] synthesizing module 'clock_stopwatch_select' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:202]
INFO: [Synth 8-226] default block is never used [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:210]
INFO: [Synth 8-6155] done synthesizing module 'clock_stopwatch_select' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:202]
INFO: [Synth 8-6157] synthesizing module 'decoder_3x8' [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:185]
INFO: [Synth 8-226] default block is never used [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:191]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3x8' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/imports/new/fnd_controller.v:185]
INFO: [Synth 8-6155] done synthesizing module 'top_stopwatch_clock' (0#1) [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/sources_1/imports/sources_1/new/top_stopwatch.v:22]
WARNING: [Synth 8-7129] Port clk in module fnd_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fnd_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module fnd_control_for_clock is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fnd_control_for_clock is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2864.809 ; gain = 494.648 ; free physical = 4779 ; free virtual = 8163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2879.820 ; gain = 509.660 ; free physical = 4759 ; free virtual = 8144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2879.820 ; gain = 509.660 ; free physical = 4759 ; free virtual = 8144
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2880.512 ; gain = 0.059 ; free physical = 4743 ; free virtual = 8135
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_stopwatch_clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_stopwatch_clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3041.945 ; gain = 0.000 ; free physical = 4609 ; free virtual = 8184
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3042.078 ; gain = 0.078 ; free physical = 4608 ; free virtual = 8183
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3043.305 ; gain = 673.145 ; free physical = 4536 ; free virtual = 8137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3051.430 ; gain = 681.270 ; free physical = 4536 ; free virtual = 8137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3051.465 ; gain = 681.305 ; free physical = 4536 ; free virtual = 8137
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stopwatch_control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    STOP |                              001 |                               00
                     RUN |                              010 |                               01
                   CLEAR |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'stopwatch_control_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3052.840 ; gain = 682.680 ; free physical = 4527 ; free virtual = 8128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 6     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 4     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input   20 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 4     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   8 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 17    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3054.492 ; gain = 684.332 ; free physical = 4509 ; free virtual = 8112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 3101.203 ; gain = 731.043 ; free physical = 4434 ; free virtual = 8037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 3101.203 ; gain = 731.043 ; free physical = 4434 ; free virtual = 8037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 3101.203 ; gain = 731.043 ; free physical = 4434 ; free virtual = 8037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3101.203 ; gain = 731.043 ; free physical = 4424 ; free virtual = 8028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3101.203 ; gain = 731.043 ; free physical = 4424 ; free virtual = 8028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3101.203 ; gain = 731.043 ; free physical = 4424 ; free virtual = 8027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3101.203 ; gain = 731.043 ; free physical = 4424 ; free virtual = 8027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3101.203 ; gain = 731.043 ; free physical = 4424 ; free virtual = 8027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3101.203 ; gain = 731.043 ; free physical = 4424 ; free virtual = 8027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    26|
|3     |LUT1   |    15|
|4     |LUT2   |   121|
|5     |LUT3   |    35|
|6     |LUT4   |    28|
|7     |LUT5   |    47|
|8     |LUT6   |    85|
|9     |MUXF7  |     3|
|10    |FDCE   |   197|
|11    |FDPE   |     1|
|12    |FDRE   |     3|
|13    |IBUF   |     7|
|14    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3101.203 ; gain = 731.043 ; free physical = 4424 ; free virtual = 8027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 3101.203 ; gain = 568.332 ; free physical = 4423 ; free virtual = 8026
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3101.203 ; gain = 731.043 ; free physical = 4423 ; free virtual = 8026
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.203 ; gain = 0.000 ; free physical = 4422 ; free virtual = 8028
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3101.203 ; gain = 0.000 ; free physical = 4798 ; free virtual = 8406
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 3ac02e24
INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:43 . Memory (MB): peak = 3101.203 ; gain = 1103.117 ; free physical = 4798 ; free virtual = 8407
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2552.872; main = 1892.325; forked = 662.186
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5500.250; main = 3099.445; forked = 2400.805
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3108.371 ; gain = 0.371 ; free physical = 4797 ; free virtual = 8406
INFO: [Common 17-1381] The checkpoint '/home/user/project/Verilog/1112_clock_stopwatch/1112_clock_stopwatch.runs/synth_1/top_stopwatch_clock.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_stopwatch_clock_utilization_synth.rpt -pb top_stopwatch_clock_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 12 16:22:36 2024...
