{
	"finish__design__instance__count__class:buffer": 1,
	"finish__design__instance__area__class:buffer": 73.3824,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 423.36,
	"finish__design__instance__count__class:timing_repair_buffer": 37,
	"finish__design__instance__area__class:timing_repair_buffer": 1690.62,
	"finish__design__instance__count__class:inverter": 10,
	"finish__design__instance__area__class:inverter": 203.213,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 11.2896,
	"finish__design__instance__count__class:sequential_cell": 17,
	"finish__design__instance__area__class:sequential_cell": 1713.2,
	"finish__design__instance__count__class:multi_input_combinational_cell": 49,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1953.1,
	"finish__design__instance__count": 118,
	"finish__design__instance__area": 6068.16,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.86676,
	"finish__clock__skew__setup": 0.00472353,
	"finish__clock__skew__hold": 0.00472353,
	"finish__timing__drv__max_slew_limit": 0.864358,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 1,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00537294,
	"finish__power__switching__total": 0.00163451,
	"finish__power__leakage__total": 4.23565e-07,
	"finish__power__total": 0.00700787,
	"finish__design__io": 37,
	"finish__design__die__area": 719766,
	"finish__design__core__area": 712196,
	"finish__design__instance__count": 1128,
	"finish__design__instance__area": 11769.4,
	"finish__design__instance__count__stdcell": 1128,
	"finish__design__instance__area__stdcell": 11769.4,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0165255,
	"finish__design__instance__utilization__stdcell": 0.0165255,
	"finish__design__rows": 167,
	"finish__design__rows:GF018hv5v_green_sc9": 167,
	"finish__design__sites": 252337,
	"finish__design__sites:GF018hv5v_green_sc9": 252337,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}