// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module kria_starter_kit_v_demosaic_0_0_DebayerG (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        imgBayer_dout,
        imgBayer_num_data_valid,
        imgBayer_fifo_cap,
        imgBayer_empty_n,
        imgBayer_read,
        imgG_din,
        imgG_num_data_valid,
        imgG_fifo_cap,
        imgG_full_n,
        imgG_write,
        height,
        width,
        bayerPhase_read,
        bayerPhase_c1_din,
        bayerPhase_c1_num_data_valid,
        bayerPhase_c1_fifo_cap,
        bayerPhase_c1_full_n,
        bayerPhase_c1_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [7:0] imgBayer_dout;
input  [2:0] imgBayer_num_data_valid;
input  [2:0] imgBayer_fifo_cap;
input   imgBayer_empty_n;
output   imgBayer_read;
output  [23:0] imgG_din;
input  [2:0] imgG_num_data_valid;
input  [2:0] imgG_fifo_cap;
input   imgG_full_n;
output   imgG_write;
input  [15:0] height;
input  [15:0] width;
input  [15:0] bayerPhase_read;
output  [15:0] bayerPhase_c1_din;
input  [2:0] bayerPhase_c1_num_data_valid;
input  [2:0] bayerPhase_c1_fifo_cap;
input   bayerPhase_c1_full_n;
output   bayerPhase_c1_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg imgBayer_read;
reg imgG_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    bayerPhase_c1_blk_n;
reg    ap_block_state1;
wire   [16:0] zext_ln274_fu_244_p1;
reg   [16:0] zext_ln274_reg_530;
wire   [16:0] loopHeight_fu_248_p2;
reg   [16:0] loopHeight_reg_535;
wire   [16:0] loopWidth_fu_258_p2;
reg   [16:0] loopWidth_reg_540;
wire   [0:0] x_phase_fu_264_p1;
reg   [0:0] x_phase_reg_545;
reg   [14:0] trunc_ln293_1_reg_550;
reg   [7:0] p_lcssa49705003_load_reg_559;
wire    ap_CS_fsm_state2;
reg   [7:0] p_lcssa49725005_load_reg_564;
reg   [7:0] p_lcssa49735007_load_reg_569;
reg   [7:0] p_lcssa49745009_load_reg_574;
reg   [7:0] p_lcssa49765011_load_reg_579;
reg   [7:0] p_lcssa49775013_load_reg_584;
reg   [7:0] p_lcssa49785015_load_reg_589;
reg   [7:0] p_lcssa49805017_load_reg_594;
reg   [7:0] p_lcssa49815019_load_reg_599;
reg   [7:0] p_lcssa49825021_load_reg_604;
reg   [7:0] p_lcssa49845023_load_reg_609;
reg   [7:0] p_lcssa49855025_load_reg_614;
reg   [7:0] p_lcssa49865027_load_reg_619;
reg   [7:0] p_lcssa49885029_load_reg_624;
reg   [7:0] p_lcssa49895031_load_reg_629;
reg   [7:0] p_lcssa51455151_load_reg_634;
reg   [7:0] p_lcssa51465153_load_reg_639;
reg   [7:0] p_lcssa51475155_load_reg_644;
reg   [7:0] p_lcssa51485157_load_reg_649;
reg   [7:0] p_lcssa51495159_load_reg_654;
wire   [16:0] out_y_fu_357_p2;
reg   [16:0] out_y_reg_659;
wire   [0:0] empty_fu_363_p1;
reg   [0:0] empty_reg_664;
wire   [0:0] cmp84_fu_367_p2;
reg   [0:0] cmp84_reg_669;
wire   [0:0] cmp170_fu_372_p2;
reg   [0:0] cmp170_reg_674;
wire   [14:0] xor_fu_386_p2;
reg   [14:0] xor_reg_679;
wire    ap_CS_fsm_state3;
wire   [0:0] cmp689_fu_392_p2;
reg   [0:0] cmp689_reg_684;
wire    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start;
wire    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_done;
wire    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_idle;
wire    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready;
wire    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgBayer_read;
wire   [23:0] grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgG_din;
wire    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgG_write;
wire   [7:0] grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out;
wire    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out_ap_vld;
wire   [7:0] grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1;
wire    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1_ap_vld;
wire   [7:0] grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2;
wire    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2_ap_vld;
wire   [7:0] grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3;
wire    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3_ap_vld;
wire   [7:0] grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4;
wire    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4_ap_vld;
wire   [7:0] grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5;
wire    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5_ap_vld;
wire   [7:0] grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6;
wire    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6_ap_vld;
wire   [7:0] grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7;
wire    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7_ap_vld;
wire   [7:0] grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8;
wire    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8_ap_vld;
wire   [7:0] grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9;
wire    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9_ap_vld;
wire   [7:0] grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10;
wire    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10_ap_vld;
wire   [7:0] grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11;
wire    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11_ap_vld;
wire   [7:0] grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12;
wire    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12_ap_vld;
wire   [7:0] grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13;
wire    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13_ap_vld;
wire   [7:0] grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14;
wire    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14_ap_vld;
wire   [7:0] grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15;
wire    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15_ap_vld;
wire   [7:0] grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16;
wire    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16_ap_vld;
wire   [7:0] grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17;
wire    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17_ap_vld;
wire   [7:0] grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18;
wire    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18_ap_vld;
wire   [7:0] grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19;
wire    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19_ap_vld;
reg    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg;
wire    ap_CS_fsm_state4;
reg   [7:0] p_lcssa51495159_fu_154;
reg   [7:0] p_lcssa51485157_fu_150;
reg   [7:0] p_lcssa51475155_fu_146;
reg   [7:0] p_lcssa51465153_fu_142;
reg   [7:0] p_lcssa51455151_fu_138;
reg   [7:0] p_lcssa49895031_fu_134;
reg   [7:0] p_lcssa49885029_fu_130;
reg   [7:0] p_lcssa49865027_fu_126;
reg   [7:0] p_lcssa49855025_fu_122;
reg   [7:0] p_lcssa49845023_fu_118;
reg   [7:0] p_lcssa49825021_fu_114;
reg   [7:0] p_lcssa49815019_fu_110;
reg   [7:0] p_lcssa49805017_fu_106;
reg   [7:0] p_lcssa49785015_fu_102;
reg   [7:0] p_lcssa49775013_fu_98;
reg   [7:0] p_lcssa49765011_fu_94;
reg   [7:0] p_lcssa49745009_fu_90;
reg   [7:0] p_lcssa49735007_fu_86;
reg   [7:0] p_lcssa49725005_fu_82;
reg   [7:0] p_lcssa49705003_fu_78;
reg   [16:0] y_fu_74;
wire   [16:0] y_8_fu_291_p2;
wire   [0:0] icmp_ln315_fu_286_p2;
reg    bayerPhase_c1_write_local;
wire   [16:0] zext_ln275_fu_254_p1;
wire   [14:0] and226_cast_fu_383_p1;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg = 1'b0;
#0 y_fu_74 = 17'd0;
end

kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4 grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start),
    .ap_done(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_done),
    .ap_idle(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_idle),
    .ap_ready(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready),
    .imgBayer_dout(imgBayer_dout),
    .imgBayer_num_data_valid(imgBayer_num_data_valid),
    .imgBayer_fifo_cap(imgBayer_fifo_cap),
    .imgBayer_empty_n(imgBayer_empty_n),
    .imgBayer_read(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgBayer_read),
    .imgG_din(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgG_din),
    .imgG_num_data_valid(3'd0),
    .imgG_fifo_cap(3'd0),
    .imgG_full_n(imgG_full_n),
    .imgG_write(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgG_write),
    .p_lcssa51495159(p_lcssa51495159_load_reg_654),
    .p_lcssa51485157(p_lcssa51485157_load_reg_649),
    .p_lcssa51475155(p_lcssa51475155_load_reg_644),
    .p_lcssa51465153(p_lcssa51465153_load_reg_639),
    .p_lcssa51455151(p_lcssa51455151_load_reg_634),
    .p_lcssa49895031(p_lcssa49895031_load_reg_629),
    .p_lcssa49885029(p_lcssa49885029_load_reg_624),
    .p_lcssa49865027(p_lcssa49865027_load_reg_619),
    .p_lcssa49855025(p_lcssa49855025_load_reg_614),
    .p_lcssa49845023(p_lcssa49845023_load_reg_609),
    .p_lcssa49825021(p_lcssa49825021_load_reg_604),
    .p_lcssa49815019(p_lcssa49815019_load_reg_599),
    .p_lcssa49805017(p_lcssa49805017_load_reg_594),
    .p_lcssa49785015(p_lcssa49785015_load_reg_589),
    .p_lcssa49775013(p_lcssa49775013_load_reg_584),
    .p_lcssa49765011(p_lcssa49765011_load_reg_579),
    .p_lcssa49745009(p_lcssa49745009_load_reg_574),
    .p_lcssa49735007(p_lcssa49735007_load_reg_569),
    .p_lcssa49725005(p_lcssa49725005_load_reg_564),
    .p_lcssa49705003(p_lcssa49705003_load_reg_559),
    .loopWidth(loopWidth_reg_540),
    .empty(x_phase_reg_545),
    .xor_r(xor_reg_679),
    .cmp689(cmp689_reg_684),
    .out_y(out_y_reg_659),
    .zext_ln275(width),
    .cmp170(cmp170_reg_674),
    .cmp84(cmp84_reg_669),
    .p_out(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out),
    .p_out_ap_vld(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out_ap_vld),
    .p_out1(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1),
    .p_out1_ap_vld(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1_ap_vld),
    .p_out2(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2),
    .p_out2_ap_vld(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2_ap_vld),
    .p_out3(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3),
    .p_out3_ap_vld(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3_ap_vld),
    .p_out4(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4),
    .p_out4_ap_vld(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4_ap_vld),
    .p_out5(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5),
    .p_out5_ap_vld(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5_ap_vld),
    .p_out6(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6),
    .p_out6_ap_vld(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6_ap_vld),
    .p_out7(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7),
    .p_out7_ap_vld(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7_ap_vld),
    .p_out8(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8),
    .p_out8_ap_vld(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8_ap_vld),
    .p_out9(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9),
    .p_out9_ap_vld(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9_ap_vld),
    .p_out10(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10),
    .p_out10_ap_vld(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10_ap_vld),
    .p_out11(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11),
    .p_out11_ap_vld(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11_ap_vld),
    .p_out12(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12),
    .p_out12_ap_vld(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12_ap_vld),
    .p_out13(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13),
    .p_out13_ap_vld(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13_ap_vld),
    .p_out14(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14),
    .p_out14_ap_vld(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14_ap_vld),
    .p_out15(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15),
    .p_out15_ap_vld(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15_ap_vld),
    .p_out16(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16),
    .p_out16_ap_vld(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16_ap_vld),
    .p_out17(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17),
    .p_out17_ap_vld(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17_ap_vld),
    .p_out18(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18),
    .p_out18_ap_vld(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18_ap_vld),
    .p_out19(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19),
    .p_out19_ap_vld(grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln315_fu_286_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg <= 1'b1;
        end else if ((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready == 1'b1)) begin
            grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        y_fu_74 <= 17'd0;
    end else if (((icmp_ln315_fu_286_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        y_fu_74 <= y_8_fu_291_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        cmp170_reg_674 <= cmp170_fu_372_p2;
        cmp84_reg_669 <= cmp84_fu_367_p2;
        empty_reg_664 <= empty_fu_363_p1;
        out_y_reg_659 <= out_y_fu_357_p2;
        p_lcssa49705003_load_reg_559 <= p_lcssa49705003_fu_78;
        p_lcssa49725005_load_reg_564 <= p_lcssa49725005_fu_82;
        p_lcssa49735007_load_reg_569 <= p_lcssa49735007_fu_86;
        p_lcssa49745009_load_reg_574 <= p_lcssa49745009_fu_90;
        p_lcssa49765011_load_reg_579 <= p_lcssa49765011_fu_94;
        p_lcssa49775013_load_reg_584 <= p_lcssa49775013_fu_98;
        p_lcssa49785015_load_reg_589 <= p_lcssa49785015_fu_102;
        p_lcssa49805017_load_reg_594 <= p_lcssa49805017_fu_106;
        p_lcssa49815019_load_reg_599 <= p_lcssa49815019_fu_110;
        p_lcssa49825021_load_reg_604 <= p_lcssa49825021_fu_114;
        p_lcssa49845023_load_reg_609 <= p_lcssa49845023_fu_118;
        p_lcssa49855025_load_reg_614 <= p_lcssa49855025_fu_122;
        p_lcssa49865027_load_reg_619 <= p_lcssa49865027_fu_126;
        p_lcssa49885029_load_reg_624 <= p_lcssa49885029_fu_130;
        p_lcssa49895031_load_reg_629 <= p_lcssa49895031_fu_134;
        p_lcssa51455151_load_reg_634 <= p_lcssa51455151_fu_138;
        p_lcssa51465153_load_reg_639 <= p_lcssa51465153_fu_142;
        p_lcssa51475155_load_reg_644 <= p_lcssa51475155_fu_146;
        p_lcssa51485157_load_reg_649 <= p_lcssa51485157_fu_150;
        p_lcssa51495159_load_reg_654 <= p_lcssa51495159_fu_154;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        cmp689_reg_684 <= cmp689_fu_392_p2;
        xor_reg_679 <= xor_fu_386_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        loopHeight_reg_535 <= loopHeight_fu_248_p2;
        loopWidth_reg_540 <= loopWidth_fu_258_p2;
        trunc_ln293_1_reg_550 <= {{bayerPhase_read[15:1]}};
        x_phase_reg_545 <= x_phase_fu_264_p1;
        zext_ln274_reg_530[15 : 0] <= zext_ln274_fu_244_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_lcssa49705003_fu_78 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_lcssa49725005_fu_82 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_lcssa49735007_fu_86 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_lcssa49745009_fu_90 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_lcssa49765011_fu_94 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_lcssa49775013_fu_98 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_lcssa49785015_fu_102 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_lcssa49805017_fu_106 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_lcssa49815019_fu_110 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_lcssa49825021_fu_114 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_lcssa49845023_fu_118 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_lcssa49855025_fu_122 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_lcssa49865027_fu_126 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_lcssa49885029_fu_130 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_lcssa49895031_fu_134 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_lcssa51455151_fu_138 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3_ap_vld == 1'b1))) begin
        p_lcssa51465153_fu_142 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2_ap_vld == 1'b1))) begin
        p_lcssa51475155_fu_146 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1_ap_vld == 1'b1))) begin
        p_lcssa51485157_fu_150 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out_ap_vld == 1'b1))) begin
        p_lcssa51495159_fu_154 <= grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln315_fu_286_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        bayerPhase_c1_blk_n = bayerPhase_c1_full_n;
    end else begin
        bayerPhase_c1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        bayerPhase_c1_write_local = 1'b1;
    end else begin
        bayerPhase_c1_write_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        imgBayer_read = grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgBayer_read;
    end else begin
        imgBayer_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        imgG_write = grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgG_write;
    end else begin
        imgG_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln315_fu_286_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln315_fu_286_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign and226_cast_fu_383_p1 = empty_reg_664;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state1 = ((bayerPhase_c1_full_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign bayerPhase_c1_din = bayerPhase_read;

assign bayerPhase_c1_write = bayerPhase_c1_write_local;

assign cmp170_fu_372_p2 = ((y_fu_74 != 17'd0) ? 1'b1 : 1'b0);

assign cmp689_fu_392_p2 = ((and226_cast_fu_383_p1 == trunc_ln293_1_reg_550) ? 1'b1 : 1'b0);

assign cmp84_fu_367_p2 = ((y_fu_74 < zext_ln274_reg_530) ? 1'b1 : 1'b0);

assign empty_fu_363_p1 = out_y_fu_357_p2[0:0];

assign grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start = grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg;

assign icmp_ln315_fu_286_p2 = ((y_fu_74 == loopHeight_reg_535) ? 1'b1 : 1'b0);

assign imgG_din = grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgG_din;

assign loopHeight_fu_248_p2 = (zext_ln274_fu_244_p1 + 17'd2);

assign loopWidth_fu_258_p2 = (zext_ln275_fu_254_p1 + 17'd2);

assign out_y_fu_357_p2 = ($signed(y_fu_74) + $signed(17'd131070));

assign start_out = real_start;

assign x_phase_fu_264_p1 = bayerPhase_read[0:0];

assign xor_fu_386_p2 = (trunc_ln293_1_reg_550 ^ and226_cast_fu_383_p1);

assign y_8_fu_291_p2 = (y_fu_74 + 17'd1);

assign zext_ln274_fu_244_p1 = height;

assign zext_ln275_fu_254_p1 = width;

always @ (posedge ap_clk) begin
    zext_ln274_reg_530[16] <= 1'b0;
end

endmodule //kria_starter_kit_v_demosaic_0_0_DebayerG
