
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/inzynier/rzeczy/ip_repo/parameter_register/parameter_register_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/inzynier/rzeczy/hdmi_vga_ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/inzynier/rzeczy/IP_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 214 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/inzynier/rzeczy/vivado_projekty/tor_wizyjny/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'design_1_i/dvi2rgb_0/U0'
Finished Parsing XDC File [/home/inzynier/rzeczy/vivado_projekty/tor_wizyjny/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'design_1_i/dvi2rgb_0/U0'
Parsing XDC File [/home/inzynier/rzeczy/vivado_projekty/tor_wizyjny/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/inzynier/rzeczy/vivado_projekty/tor_wizyjny/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/inzynier/rzeczy/vivado_projekty/tor_wizyjny/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/inzynier/rzeczy/vivado_projekty/tor_wizyjny/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/inzynier/rzeczy/vivado_projekty/tor_wizyjny/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 2120.461 ; gain = 527.594 ; free physical = 24200 ; free virtual = 41917
Finished Parsing XDC File [/home/inzynier/rzeczy/vivado_projekty/tor_wizyjny/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/inzynier/rzeczy/vivado_projekty/tor_wizyjny/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/inzynier/rzeczy/vivado_projekty/tor_wizyjny/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/inzynier/rzeczy/vivado_projekty/tor_wizyjny/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/inzynier/rzeczy/vivado_projekty/tor_wizyjny/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/inzynier/rzeczy/vivado_projekty/tor_wizyjny/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/inzynier/rzeczy/vivado_projekty/tor_wizyjny/tor_wizyjny.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/inzynier/rzeczy/vivado_projekty/tor_wizyjny/tor_wizyjny.srcs/constrs_1/imports/inne/Zybo_HDMI.xdc]
Finished Parsing XDC File [/home/inzynier/rzeczy/vivado_projekty/tor_wizyjny/tor_wizyjny.srcs/constrs_1/imports/inne/Zybo_HDMI.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:29 ; elapsed = 00:01:02 . Memory (MB): peak = 2312.555 ; gain = 1050.770 ; free physical = 24204 ; free virtual = 41921
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24192 ; free virtual = 41910

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 5792201f

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24181 ; free virtual = 41900

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1251d06d5

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24200 ; free virtual = 41918
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19ed2cf0b

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24199 ; free virtual = 41917
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 35 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13a50eea1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24199 ; free virtual = 41917
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 444 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 13a50eea1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24196 ; free virtual = 41914
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 128ab0427

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24201 ; free virtual = 41918
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e866f37b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24200 ; free virtual = 41918
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24200 ; free virtual = 41918
Ending Logic Optimization Task | Checksum: e866f37b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24194 ; free virtual = 41912

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e866f37b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24195 ; free virtual = 41912

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e866f37b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24201 ; free virtual = 41919
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24191 ; free virtual = 41910
INFO: [Common 17-1381] The checkpoint '/home/inzynier/rzeczy/vivado_projekty/tor_wizyjny/tor_wizyjny.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/inzynier/rzeczy/vivado_projekty/tor_wizyjny/tor_wizyjny.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24175 ; free virtual = 41895
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d35e678b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24177 ; free virtual = 41897
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24177 ; free virtual = 41896

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9734850f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24183 ; free virtual = 41902

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2157e4c5d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24168 ; free virtual = 41887

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2157e4c5d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24168 ; free virtual = 41887
Phase 1 Placer Initialization | Checksum: 2157e4c5d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24174 ; free virtual = 41893

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17b2d2e17

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24174 ; free virtual = 41893

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24155 ; free virtual = 41874

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 17603e326

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24161 ; free virtual = 41880
Phase 2 Global Placement | Checksum: 1ec3902ec

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24166 ; free virtual = 41885

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ec3902ec

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24164 ; free virtual = 41883

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1457e558c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24156 ; free virtual = 41876

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b22e92d6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24155 ; free virtual = 41875

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b22e92d6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24161 ; free virtual = 41881

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1b22e92d6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24162 ; free virtual = 41881

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1b22e92d6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:11 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24160 ; free virtual = 41879

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 23a80733d

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24156 ; free virtual = 41876

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1e4fc35b9

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24156 ; free virtual = 41876

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1e4fc35b9

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24150 ; free virtual = 41869

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 2632df41a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24163 ; free virtual = 41881
Phase 3 Detail Placement | Checksum: 2632df41a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:13 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24150 ; free virtual = 41869

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 23ec74ca0

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 23ec74ca0

Time (s): cpu = 00:00:34 ; elapsed = 00:00:13 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24160 ; free virtual = 41879
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.177. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 20e54f3d6

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24155 ; free virtual = 41874
Phase 4.1 Post Commit Optimization | Checksum: 20e54f3d6

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24154 ; free virtual = 41873

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20e54f3d6

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24149 ; free virtual = 41867

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 20e54f3d6

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24155 ; free virtual = 41874

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 20be7d0c4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24155 ; free virtual = 41874
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20be7d0c4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24155 ; free virtual = 41873
Ending Placer Task | Checksum: 17c314e03

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24159 ; free virtual = 41878
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24160 ; free virtual = 41879
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24145 ; free virtual = 41870
INFO: [Common 17-1381] The checkpoint '/home/inzynier/rzeczy/vivado_projekty/tor_wizyjny/tor_wizyjny.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24152 ; free virtual = 41872
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24154 ; free virtual = 41875
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24148 ; free virtual = 41869
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: a3858843 ConstDB: 0 ShapeSum: d8abc5c0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1432ac73f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24077 ; free virtual = 41798
Post Restoration Checksum: NetGraph: 7be471e2 NumContArr: c746555d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1432ac73f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24077 ; free virtual = 41799

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1432ac73f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24048 ; free virtual = 41769

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1432ac73f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24048 ; free virtual = 41769
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12f116230

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24033 ; free virtual = 41755
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.746 | TNS=-49.376| WHS=-1.397 | THS=-163.755|

Phase 2 Router Initialization | Checksum: 7aa53350

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2312.555 ; gain = 0.000 ; free physical = 24039 ; free virtual = 41760

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2833731bd

Time (s): cpu = 00:00:51 ; elapsed = 00:00:20 . Memory (MB): peak = 2412.555 ; gain = 100.000 ; free physical = 24007 ; free virtual = 41728

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 304
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.424 | TNS=-37.513| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11397caff

Time (s): cpu = 00:04:09 ; elapsed = 00:01:16 . Memory (MB): peak = 2486.555 ; gain = 174.000 ; free physical = 23989 ; free virtual = 41710

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.451 | TNS=-37.399| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18bfc82e9

Time (s): cpu = 00:04:28 ; elapsed = 00:01:22 . Memory (MB): peak = 2486.555 ; gain = 174.000 ; free physical = 23997 ; free virtual = 41718
Phase 4 Rip-up And Reroute | Checksum: 18bfc82e9

Time (s): cpu = 00:04:28 ; elapsed = 00:01:22 . Memory (MB): peak = 2486.555 ; gain = 174.000 ; free physical = 23991 ; free virtual = 41712

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: c60d4059

Time (s): cpu = 00:04:28 ; elapsed = 00:01:22 . Memory (MB): peak = 2486.555 ; gain = 174.000 ; free physical = 23992 ; free virtual = 41713
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.424 | TNS=-37.513| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: e5f48a64

Time (s): cpu = 00:04:28 ; elapsed = 00:01:22 . Memory (MB): peak = 2486.555 ; gain = 174.000 ; free physical = 23994 ; free virtual = 41715

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: e5f48a64

Time (s): cpu = 00:04:28 ; elapsed = 00:01:22 . Memory (MB): peak = 2486.555 ; gain = 174.000 ; free physical = 23996 ; free virtual = 41717
Phase 5 Delay and Skew Optimization | Checksum: e5f48a64

Time (s): cpu = 00:04:28 ; elapsed = 00:01:22 . Memory (MB): peak = 2486.555 ; gain = 174.000 ; free physical = 23990 ; free virtual = 41712

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: df4e0e1d

Time (s): cpu = 00:04:29 ; elapsed = 00:01:22 . Memory (MB): peak = 2486.555 ; gain = 174.000 ; free physical = 23999 ; free virtual = 41721
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.424 | TNS=-37.513| WHS=-0.155 | THS=-0.238 |

Phase 6.1 Hold Fix Iter | Checksum: 1b71d0c88

Time (s): cpu = 00:04:29 ; elapsed = 00:01:22 . Memory (MB): peak = 2486.555 ; gain = 174.000 ; free physical = 23991 ; free virtual = 41713
WARNING: [Route 35-468] The router encountered 6 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	design_1_i/centroid_0/inst/m01_reg[10]/CE
	design_1_i/centroid_0/inst/m10_reg[4]/CE
	design_1_i/bin_mask_0/inst/mask__0/I1
	design_1_i/bin_mask_0/inst/mask2__3_carry_i_3/I1
	design_1_i/bin_mask_0/inst/mask__0/I3
	design_1_i/bin_mask_0/inst/mask1_carry_i_3/I2

Phase 6 Post Hold Fix | Checksum: 232e106e2

Time (s): cpu = 00:04:29 ; elapsed = 00:01:22 . Memory (MB): peak = 2486.555 ; gain = 174.000 ; free physical = 23990 ; free virtual = 41712

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.35642 %
  Global Horizontal Routing Utilization  = 1.82835 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 31.5315%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 19fe09a34

Time (s): cpu = 00:04:29 ; elapsed = 00:01:22 . Memory (MB): peak = 2486.555 ; gain = 174.000 ; free physical = 23991 ; free virtual = 41712

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19fe09a34

Time (s): cpu = 00:04:29 ; elapsed = 00:01:22 . Memory (MB): peak = 2486.555 ; gain = 174.000 ; free physical = 23997 ; free virtual = 41718

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e2f95e0f

Time (s): cpu = 00:04:30 ; elapsed = 00:01:22 . Memory (MB): peak = 2486.555 ; gain = 174.000 ; free physical = 23997 ; free virtual = 41718

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1da4eeda6

Time (s): cpu = 00:04:30 ; elapsed = 00:01:23 . Memory (MB): peak = 2486.555 ; gain = 174.000 ; free physical = 23990 ; free virtual = 41712
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.424 | TNS=-37.513| WHS=0.054  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1da4eeda6

Time (s): cpu = 00:04:30 ; elapsed = 00:01:23 . Memory (MB): peak = 2486.555 ; gain = 174.000 ; free physical = 23996 ; free virtual = 41717
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:30 ; elapsed = 00:01:23 . Memory (MB): peak = 2486.555 ; gain = 174.000 ; free physical = 24051 ; free virtual = 41772

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:35 ; elapsed = 00:01:25 . Memory (MB): peak = 2486.555 ; gain = 174.000 ; free physical = 24051 ; free virtual = 41772
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2518.570 ; gain = 0.000 ; free physical = 24034 ; free virtual = 41763
INFO: [Common 17-1381] The checkpoint '/home/inzynier/rzeczy/vivado_projekty/tor_wizyjny/tor_wizyjny.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/inzynier/rzeczy/vivado_projekty/tor_wizyjny/tor_wizyjny.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/inzynier/rzeczy/vivado_projekty/tor_wizyjny/tor_wizyjny.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/inzynier/rzeczy/vivado_projekty/tor_wizyjny/tor_wizyjny.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Nov 16 16:22:15 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2628.844 ; gain = 22.215 ; free physical = 23989 ; free virtual = 41718
INFO: [Common 17-206] Exiting Vivado at Fri Nov 16 16:22:15 2018...
