
---------- Begin Simulation Statistics ----------
final_tick                               294297838500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 114157                       # Simulator instruction rate (inst/s)
host_mem_usage                               14784452                       # Number of bytes of host memory used
host_op_rate                                   137335                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4379.92                       # Real time elapsed on the host
host_tick_rate                               67192451                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   500000004                       # Number of instructions simulated
sim_ops                                     601515567                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.294298                       # Number of seconds simulated
sim_ticks                                294297838500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 184647380                       # number of cc regfile reads
system.cpu.cc_regfile_writes                180146390                       # number of cc regfile writes
system.cpu.committedInsts                   500000004                       # Number of Instructions Simulated
system.cpu.committedOps                     601515567                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.177194                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.177194                       # CPI: Total CPI of All Threads
system.cpu.dcache.MSHRs.leapFrogMisses          25367                       # number of false blocks from MSHR
system.cpu.icache.MSHRs.leapFrogMisses              0                       # number of false blocks from MSHR
system.cpu.idleCycles                        47604496                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              7456784                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                111509540                       # Number of branches executed
system.cpu.iew.exec_nop                       1826445                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.129496                       # Inst execution rate
system.cpu.iew.exec_refs                    245321373                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   96677494                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                12746504                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             150751032                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              32201                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts           2076312                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            101184875                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           696516326                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             148643879                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           7720313                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             664817939                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  97856                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3998311                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                6891559                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4151903                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents         196049                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      5233828                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        2222956                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 589113346                       # num instructions consuming a value
system.cpu.iew.wb_count                     653628841                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.565859                       # average fanout of values written-back
system.cpu.iew.wb_producers                 333354925                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.110487                       # insts written-back per cycle
system.cpu.iew.wb_sent                      655586721                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                742856831                       # number of integer regfile reads
system.cpu.int_regfile_writes               485325064                       # number of integer regfile writes
system.cpu.ipc                               0.849478                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.849478                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             16775      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             421462525     62.67%     62.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1767108      0.26%     62.93% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 84175      0.01%     62.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   5      0.00%     62.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  17      0.00%     62.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  85      0.00%     62.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 49      0.00%     62.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     62.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   1      0.00%     62.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               4079      0.00%     62.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     62.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1017      0.00%     62.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     62.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                48934      0.01%     62.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                94231      0.01%     62.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    3      0.00%     62.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              245826      0.04%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2283      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     63.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            151154981     22.48%     85.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            97656164     14.52%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              672538258                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    14410006                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021426                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2552933     17.72%     17.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  35746      0.25%     17.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                   17505      0.12%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   36      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    486      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                    162      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   216      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     18.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                6597478     45.78%     63.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5205444     36.12%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              682391580                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1892177074                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    649690730                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         782720546                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  694657679                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 672538258                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               32202                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        93174298                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            474942                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           4766                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     61189768                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     540992329                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.243157                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.930682                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           321228932     59.38%     59.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            59011502     10.91%     70.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            46736403      8.64%     78.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            34609131      6.40%     85.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            27194687      5.03%     90.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            23389065      4.32%     94.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            15942394      2.95%     97.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             8193600      1.51%     99.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             4686615      0.87%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       540992329                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.142613                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                4539909                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            8776713                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      3938111                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           5334491                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           4610678                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         10696759                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            150751032                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           101184875                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads              1694816526                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  27372                       # number of misc regfile writes
system.cpu.numCycles                        588596825                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                  259101                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                  88952                       # number of predicate regfile writes
system.cpu.timesIdled                         9506178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  3521647                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  494056                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   223                       # Number of system calls
system.l2.MSHRs.leapFrogMisses                      0                       # number of false blocks from MSHR
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1029777                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2172542                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         3596                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     19349310                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5419                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     38393126                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5419                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups               131778043                       # Number of BP lookups
system.cpu.branchPred.condPredicted          94094154                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           8636316                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             60242078                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                52377947                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             86.945784                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                12553655                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect             178673                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2719432                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1666023                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          1053409                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       597799                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        93333264                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           27436                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           6752961                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    525117297                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.148467                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.249205                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       348957654     66.45%     66.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        64937712     12.37%     78.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        30711957      5.85%     84.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        16503866      3.14%     87.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        10662987      2.03%     89.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         7831046      1.49%     91.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         7063933      1.35%     92.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         4569458      0.87%     93.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        33878684      6.45%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    525117297                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            501564115                       # Number of instructions committed
system.cpu.commit.opsCommitted              603079678                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                   221218071                       # Number of memory references committed
system.cpu.commit.loads                     129347100                       # Number of loads committed
system.cpu.commit.amos                          13600                       # Number of atomic instructions committed
system.cpu.commit.membars                       13607                       # Number of memory barriers committed
system.cpu.commit.branches                  101789090                       # Number of branches committed
system.cpu.commit.vector                      3658761                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                   545903655                       # Number of committed integer instructions.
system.cpu.commit.functionCalls              10109213                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        15096      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    379763270     62.97%     62.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      1645641      0.27%     63.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        69780      0.01%     63.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            5      0.00%     63.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp           16      0.00%     63.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           79      0.00%     63.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult           48      0.00%     63.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            1      0.00%     63.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc         3645      0.00%     63.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     63.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          996      0.00%     63.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        47656      0.01%     63.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp        87972      0.01%     63.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            3      0.00%     63.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       225370      0.04%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2029      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead    129347100     21.45%     84.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     91870971     15.23%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    603079678                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      33878684                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data    222342687                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        222342687                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    222342687                       # number of overall hits
system.cpu.dcache.overall_hits::total       222342687                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9000909                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9000909                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9000909                       # number of overall misses
system.cpu.dcache.overall_misses::total       9000909                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 299885490289                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 299885490289                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 299885490289                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 299885490289                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    231343596                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    231343596                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    231343596                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    231343596                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038907                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038907                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038907                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038907                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33317.244990                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33317.244990                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33317.244990                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33317.244990                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3051277                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        21713                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            220274                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             332                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.852189                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    65.400602                       # average number of cycles each access was blocked
system.cpu.dcache.ghost_timestamp_misses         1306                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.dcache.ghost_commits               1560212                       # number of cache lines moved from ghost to main
system.cpu.dcache.same_leapfrogs                19530                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.dcache.writebacks::.writebacks      3947247                       # number of writebacks
system.cpu.dcache.writebacks::total           3947247                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5636421                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5636421                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5636421                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5636421                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      3364488                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3364488                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      3364488                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3364488                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  73706329120                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  73706329120                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  73706329120                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  73706329120                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014543                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014543                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014543                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014543                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21907.145789                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21907.145789                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 21907.145789                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21907.145789                       # average overall mshr miss latency
system.cpu.dcache.replacements                2383624                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    135681862                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       135681862                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3790005                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3790005                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  72847459500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  72847459500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    139471867                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    139471867                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.027174                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027174                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19220.940210                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19220.940210                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1536539                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1536539                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2253466                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2253466                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  36459779000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  36459779000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016157                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016157                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16179.422720                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16179.422720                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     86659912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       86659912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5187994                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5187994                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 226446807178                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 226446807178                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     91847906                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     91847906                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.056485                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.056485                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 43648.239990                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43648.239990                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      4099882                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      4099882                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1088112                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1088112                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  36678236509                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  36678236509                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011847                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011847                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 33708.144482                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33708.144482                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data          913                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total          913                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data        22910                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        22910                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data    591223611                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total    591223611                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        23823                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        23823                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.961676                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.961676                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 25806.355784                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 25806.355784                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        22910                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        22910                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data    568313611                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total    568313611                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.961676                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.961676                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 24806.355784                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 24806.355784                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           59                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           59                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        87000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        87000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           60                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           60                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.016667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.016667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        87000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        87000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        86000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        86000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.016667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.016667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        86000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        86000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_misses::.cpu.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_miss_latency::.cpu.data        31000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        31000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_miss_rate::.cpu.data     0.200000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.200000                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_avg_miss_latency::.cpu.data        31000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        31000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_mshr_misses::.cpu.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_miss_latency::.cpu.data        30000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        30000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_rate::.cpu.data     0.200000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu.data        30000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        30000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.SwapReq_hits::.cpu.data        13318                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total           13318                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data          282                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total           282                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data      3723500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total      3723500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data        13600                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total        13600                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.020735                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.020735                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data 13203.900709                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total 13203.900709                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data          282                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total          282                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data      3441500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total      3441500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.020735                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.020735                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data 12203.900709                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total 12203.900709                       # average SwapReq mshr miss latency
system.cpu.dcache.ghosttags.tagsinuse    -1118094.458119                       # Cycle average of tags in use
system.cpu.dcache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dcache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dcache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dcache.ghosttags.warmup_cycle       180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.ghosttags.occ_blocks::.cpu.data 1020232.540157                       # Average occupied blocks per requestor
system.cpu.dcache.ghosttags.occ_percent::.cpu.data 31882.266880                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.occ_percent::total 31882.266880                       # Average percentage of cache occupancy
system.cpu.dcache.ghosttags.tag_accesses     19078524                       # Number of tag accesses
system.cpu.dcache.ghosttags.data_accesses     19078524                       # Number of data accesses
system.cpu.dcache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 294297838500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 294297838500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse         -1019101.068438                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           227755903                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4622495                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.271206                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            254500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data -1019101.068438                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data -1990.431774                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total -1990.431774                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          362                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1853241775                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1853241775                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 294297838500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                361331468                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              34432888                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                 135570034                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2766380                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                6891559                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             52587334                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred               1906325                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              727497078                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               4999545                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 294297838500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 294297838500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles          369601533                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      631672310                       # Number of instructions fetch has processed
system.cpu.fetch.branches                   131778043                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           66597625                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     162442682                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                17552506                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                41985                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         10171                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles       119705                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  96094187                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               6211603                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          540992329                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.389915                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.676517                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                397109113     73.40%     73.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 13752106      2.54%     75.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 19133717      3.54%     79.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 15969260      2.95%     82.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 12126643      2.24%     84.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 10009858      1.85%     86.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 11272450      2.08%     88.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  7137726      1.32%     89.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 54481456     10.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            540992329                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.223885                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.073183                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     79138335                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         79138335                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     79138335                       # number of overall hits
system.cpu.icache.overall_hits::total        79138335                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst     16954734                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       16954734                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     16954734                       # number of overall misses
system.cpu.icache.overall_misses::total      16954734                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 268617349942                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 268617349942                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 268617349942                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 268617349942                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     96093069                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     96093069                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     96093069                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     96093069                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.176441                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.176441                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.176441                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.176441                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15843.206384                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15843.206384                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15843.206384                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15843.206384                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs      1366834                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             87766                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    15.573616                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ghost_timestamp_misses            0                       # number of times timestamp policy causes a block to be inaccessible
system.cpu.icache.ghost_commits              11407881                       # number of cache lines moved from ghost to main
system.cpu.icache.same_leapfrogs                    0                       # number of times leapfrogging occurs with a shared MSHR request
system.cpu.icache.writebacks::.writebacks     22823993                       # number of writebacks
system.cpu.icache.writebacks::total          22823993                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       977368                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       977368                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       977368                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       977368                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst     15977366                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     15977366                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst     15977366                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     15977366                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 241485088429                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 241485088429                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 241485088429                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 241485088429                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.166270                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.166270                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.166270                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.166270                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 15114.198951                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 15114.198951                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 15114.198951                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 15114.198951                       # average overall mshr miss latency
system.cpu.icache.replacements               11407764                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     79138335                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        79138335                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst     16954734                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      16954734                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 268617349942                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 268617349942                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     96093069                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     96093069                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.176441                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.176441                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15843.206384                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15843.206384                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       977368                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       977368                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst     15977366                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     15977366                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 241485088429                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 241485088429                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.166270                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.166270                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 15114.198951                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15114.198951                       # average ReadReq mshr miss latency
system.cpu.icache.ghosttags.tagsinuse    -5735862.950244                       # Cycle average of tags in use
system.cpu.icache.ghosttags.total_refs              0                       # Total number of references to valid blocks.
system.cpu.icache.ghosttags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.icache.ghosttags.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.icache.ghosttags.warmup_cycle       175500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ghosttags.occ_blocks::.cpu.inst 7969132.963804                       # Average occupied blocks per requestor
system.cpu.icache.ghosttags.occ_percent::.cpu.inst 249035.405119                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.occ_percent::total 249035.405119                       # Average percentage of cache occupancy
system.cpu.icache.ghosttags.tag_accesses     52915921                       # Number of tag accesses
system.cpu.icache.ghosttags.data_accesses     52915921                       # Number of data accesses
system.cpu.icache.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 294297838500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 294297838500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse         -7968620.922488                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           106514841                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          27376506                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              3.890739                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst -7968620.922488                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst -15563.712739                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total -15563.712739                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          283                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          212                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         780152437                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        780152437                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 294297838500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 294297838500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 294297838500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     4119389                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                21403932                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                50623                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation              196049                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                9313898                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads              4187022                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                 194146                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 294297838500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                6891559                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                364769857                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                17841704                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1607128                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                 134706134                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              15175947                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              717308901                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 52747                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 940077                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2707583                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               11174137                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           732214016                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                  1024046271                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                799712605                       # Number of integer rename lookups
system.cpu.rename.vecLookups                  4241578                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups               178842                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps             607822324                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                124391673                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                   91017                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 255                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7936618                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1187560958                       # The number of ROB reads
system.cpu.rob.writes                      1408808566                       # The number of ROB writes
system.cpu.thread0.numInsts                 500000004                       # Number of Instructions committed
system.cpu.thread0.numOps                   601515567                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst             15362322                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              2609150                       # number of demand (read+write) hits
system.l2.demand_hits::total                 17971472                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst            15362322                       # number of overall hits
system.l2.overall_hits::.cpu.data             2609150                       # number of overall hits
system.l2.overall_hits::total                17971472                       # number of overall hits
system.l2.demand_misses::.cpu.inst             614330                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             384948                       # number of demand (read+write) misses
system.l2.demand_misses::total                 999278                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst            614330                       # number of overall misses
system.l2.overall_misses::.cpu.data            384948                       # number of overall misses
system.l2.overall_misses::total                999278                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst  54825948000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  34238355500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      89064303500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst  54825948000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  34238355500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     89064303500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst         15976652                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2994098                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             18970750                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst        15976652                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2994098                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            18970750                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.038452                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.128569                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.052675                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.038452                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.128569                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.052675                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 89245.109306                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88942.806561                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89128.654388                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 89245.109306                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88942.806561                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89128.654388                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     68489                       # number of HardPF blocks evicted w/o reference
system.l2.ghost_timestamp_misses                    0                       # number of times timestamp policy causes a block to be inaccessible
system.l2.ghost_commits                             0                       # number of cache lines moved from ghost to main
system.l2.same_leapfrogs                            5                       # number of times leapfrogging occurs with a shared MSHR request
system.l2.writebacks::.writebacks              318995                       # number of writebacks
system.l2.writebacks::total                    318995                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data            6251                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                6253                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data           6251                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               6253                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst        614328                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        378697                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            993025                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst       614328                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       378697                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       102905                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1095930                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst  48682544554                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  30198475043                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  78881019597                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst  48682544554                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  30198475043                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   7621010761                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  86502030358                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.038452                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.126481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.052345                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.038452                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.126481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.057769                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79245.198907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79743.106080                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79435.079275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79245.198907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79743.106080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74058.702308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78930.251346                       # average overall mshr miss latency
system.l2.replacements                         345481                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1119658                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1119658                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1119658                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1119658                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     12683483                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         12683483                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     12683483                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     12683483                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       666166                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        666166                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       102905                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         102905                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   7621010761                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   7621010761                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74058.702308                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74058.702308                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data           286388                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               286388                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data          16749                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              16749                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data      5135500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5135500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data       303137                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           303137                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.055252                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.055252                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data   306.615320                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   306.615320                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data        16749                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         16749                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data    321245500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    321245500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.055252                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.055252                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 19179.980894                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19179.980894                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu.data        18500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu.data        18500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            458893                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                458893                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          282331                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              282331                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  24963438000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   24963438000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        741224                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            741224                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.380898                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.380898                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88419.047147                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88419.047147                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data         5879                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             5879                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data       276452                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         276452                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  21976543525                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21976543525                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.372967                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.372967                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79494.970284                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79494.970284                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst       15362322                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.data        2150257                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           17512579                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst       614330                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu.data       102617                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           716947                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst  54825948000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.data   9274917500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  64100865500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst     15976652                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.data      2252874                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       18229526                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.038452                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.data     0.045549                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.039329                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 89245.109306                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.data 90383.830165                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89408.095020                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu.data          372                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           374                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst       614328                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.data       102245                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       716573                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst  48682544554                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.data   8221931518                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  56904476072                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.038452                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.data     0.045384                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.039308                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79245.198907                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.data 80414.020422                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79411.973479                       # average ReadCleanReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data         22405                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total             22405                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data        53663                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           53663                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu.data      4806000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4806000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu.data        76068                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         76068                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.705461                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.705461                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu.data    89.558914                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total    89.558914                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu.data           53                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           53                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu.data        53610                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        53610                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data   1025067000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total   1025067000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.704764                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.704764                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19120.817012                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19120.817012                       # average InvalidateReq mshr miss latency
system.l2.ghosttags.tagsinuse                       0                       # Cycle average of tags in use
system.l2.ghosttags.total_refs                      0                       # Total number of references to valid blocks.
system.l2.ghosttags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.l2.ghosttags.avg_refs                      nan                       # Average number of references to valid blocks.
system.l2.ghosttags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2.ghosttags.tag_accesses                    0                       # Number of tag accesses
system.l2.ghosttags.data_accesses                   0                       # Number of data accesses
system.l2.ghosttags.power_state.pwrStateResidencyTicks::UNDEFINED 294297838500                       # Cumulative time (in ticks) in various power states
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 294297838500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  467460                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              474977                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                 5625                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                103527                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 294297838500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 120169.412921                       # Cycle average of tags in use
system.l2.tags.total_refs                    36753312                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1245132                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     29.517603                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   4713000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   116885.650242                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  3283.762679                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.891767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.025053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.916820                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1251                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        129611                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         1064                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          305                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1459                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15374                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       112451                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.009544                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.988853                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 615500924                       # Number of tag accesses
system.l2.tags.data_accesses                615500924                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 294297838500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    318995.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    614328.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    378229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     97499.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.061161056822                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17327                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17327                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2512001                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             302084                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1090082                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     318995                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1090082                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   318995                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     26                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      45.61                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1090082                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               318995                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  835682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  143829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   45521                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   18816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   11018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   1052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  14078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  14748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  16701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  17315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  17572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  17732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  17765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  17770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  17849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  18353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  19023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  20027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  20676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  18125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  17611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  17520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  17491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  17416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        17327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      62.910602                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2061.690310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191        17326     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::270336-278527            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17327                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.407514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.299322                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.459924                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          3006     17.35%     17.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         11847     68.37%     85.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          1233      7.12%     92.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23           660      3.81%     96.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25           408      2.35%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27           111      0.64%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            20      0.12%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            18      0.10%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             2      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             5      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             5      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             2      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             1      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::102-103            1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::122-123            1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::138-139            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17327                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                69765248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20415680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    237.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     69.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  294296719000                       # Total gap between requests
system.mem_ctrls.avgGap                     208857.80                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst     39316992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     24206656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      6239936                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     20412608                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 133595925.136228948832                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 82252238.492060825229                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 21202792.490098427981                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 69360373.504747971892                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst       614328                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       378255                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        97499                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       318995                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst  23385075286                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  14576972744                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   4520637976                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 13168526722534                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     38066.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     38537.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     46365.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  41281295.08                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst     39316992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     24208320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      6239936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      69765248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst     39316992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total     39316992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     20415680                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     20415680                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst       614328                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       378255                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        97499                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1090082                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       318995                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        318995                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    133595925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     82257893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     21202792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        237056610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    133595925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    133595925                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     69370812                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        69370812                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     69370812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    133595925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     82257893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     21202792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       306427422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1090056                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              318947                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        27280                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        33984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        26203                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        46973                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        37086                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        17552                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18288                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18166                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15051                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17070                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        29677                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        26111                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        27779                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        21757                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        23110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        21224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        30346                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       101501                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        20572                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        27315                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        24550                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        50250                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        37494                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        56937                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        27046                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        38531                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        24739                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        32220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        38427                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        72142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        50497                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        50178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         9762                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        10075                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        10154                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        10023                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9862                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9657                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9967                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9729                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9739                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        10256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10098                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9883                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9832                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9459                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9896                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9874                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         9950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        10412                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         9810                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        10262                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        10384                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         9979                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        10371                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        10085                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         9662                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         9802                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         9826                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         9991                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        10185                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         9985                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        10222                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         9755                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             23415426454                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3632066592                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        42482686006                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21480.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           38972.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              477552                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             174707                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            43.81                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           54.78                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       756744                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   119.163405                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    94.390805                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   117.586255                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       479370     63.35%     63.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       202424     26.75%     90.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        43150      5.70%     95.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        14924      1.97%     97.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         7709      1.02%     98.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         3446      0.46%     99.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1858      0.25%     99.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          895      0.12%     99.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2968      0.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       756744                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              69763584                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           20412608                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              237.050956                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               69.360374                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.60                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               46.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 294297838500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    451426876.992008                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    796942063.612849                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1117214319.446351                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  373358356.895991                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 25546663919.319855                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 121364568180.627029                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 12274138060.126217                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  161924311777.031372                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   550.205576                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  36532769933                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  13229650000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 244535418567                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    728621554.752017                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    1286297283.196866                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   1872702899.087941                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  379055477.135989                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 25546663919.319855                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 132287630001.507431                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 4733344112.715530                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  166834315247.729767                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   566.889367                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  13425685296                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  13229650000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 267642503204                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 294297838500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             814077                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       318995                       # Transaction distribution
system.membus.trans_dist::CleanEvict           692652                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            17202                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            276005                       # Transaction distribution
system.membus.trans_dist::ReadExResp           276005                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         814077                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         53610                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      3262624                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                3262624                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     90180928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                90180928                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1160895                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1160895    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1160895                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 294297838500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          3915109716                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5802758280                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp          18230240                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1438653                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     12683488                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5265796                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           169184                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          303137                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         303138                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           741224                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          741224                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      18230240                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        76068                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        76068                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     47930847                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9812235                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              57743082                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port   1753136832                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    344392512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             2097529344                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          515379                       # Total snoops (count)
system.tol2bus.snoopTraffic                  20461376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         19865335                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000454                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.021301                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               19856317     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9018      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           19865335                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 294297838500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        40173338489                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       23976109339                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             8.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4685263954                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
