Item(by='robert_foss', descendants=None, kids=[25261158, 25261000], score=None, time=1606769302, title=None, item_type='comment', url=None, parent=25258591, text='Nice back of the envelope calculation. I think I&#x27;d add yield to it though.<p>TSMC had a 90% yield in 2019 for a 18mm2 chip[1]. Assuming a 120mm2 chip would have more defects, and assuming process improvements since 2019, maybe 80% would be an accurate-ish estimate.<p>Found an even better number, [2] list the defect rate as 0.11 &#x2F; 100m2 =&gt; 87%.<p>$38&#x2F;87% = $43.7<p>[1] <a href="https:&#x2F;&#x2F;www.anandtech.com&#x2F;show&#x2F;15219&#x2F;early-tsmc-5nm-test-chip-yields-80-hvm-coming-in-h1-2020" rel="nofollow">https:&#x2F;&#x2F;www.anandtech.com&#x2F;show&#x2F;15219&#x2F;early-tsmc-5nm-test-chi...</a>\n[2] <a href="https:&#x2F;&#x2F;www.anandtech.com&#x2F;show&#x2F;16028&#x2F;better-yield-on-5nm-than-7nm-tsmc-update-on-defect-rates-for-n5" rel="nofollow">https:&#x2F;&#x2F;www.anandtech.com&#x2F;show&#x2F;16028&#x2F;better-yield-on-5nm-tha...</a>')