 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Thu Nov 11 02:43:17 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: R_81 (rising edge-triggered flip-flop clocked by clk)
  Endpoint: R_90 (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  R_81/CK (DFF_X1)                       0.0000     0.0000 r
  R_81/QN (DFF_X1)                       0.5529     0.5529 r
  U743/ZN (XNOR2_X2)                     0.3566     0.9096 r
  U741/ZN (XNOR2_X2)                     0.3290     1.2386 r
  U902/ZN (XNOR2_X1)                     0.3360     1.5746 r
  U932/ZN (NAND3_X1)                     0.1578     1.7324 f
  U1038/ZN (OAI21_X1)                    0.2179     1.9503 r
  U1035/ZN (NAND3_X1)                    0.1112     2.0615 f
  R_90/D (DFF_X1)                        0.0000     2.0615 f
  data arrival time                                 2.0615

  clock clk (rise edge)                  2.4380     2.4380
  clock network delay (ideal)            0.0000     2.4380
  clock uncertainty                     -0.0500     2.3880
  R_90/CK (DFF_X1)                       0.0000     2.3880 r
  library setup time                    -0.3260     2.0620
  data required time                                2.0620
  -----------------------------------------------------------
  data required time                                2.0620
  data arrival time                                -2.0615
  -----------------------------------------------------------
  slack (MET)                                       0.0005


1
