CordicHDL:
    url: https://github.com/qarlosalberto/cordicHDL.git
    folder: cordicHDL/src
    vhdl_symbol: "!"
    verilog_symbol: "!"

SURF:
    url: https://github.com/slaclab/surf
    folder: surf/
    vhdl_symbol: ""
    verilog_symbol: ""

SERV:
    url: https://github.com/olofk/serv
    folder: serv/rtl/
    vhdl_symbol: ""
    verilog_symbol: ""

zx128-MiSTer:
    url: https://github.com/Kyp069/zx128-MiSTer.git
    folder: zx128-MiSTer/rtl/  
    vhdl_symbol: ""
    verilog_symbol: "" 

NEORV32:
    url: https://github.com/Xilinx/XilinxUnisimLibrary.git
    folder: neorv32/rtl  
    vhdl_symbol: ""
    verilog_symbol: ""

XilinxUnisimLibrary:
    url: https://github.com/stnolting/neorv32.git
    folder: XilinxUnisimLibrary/
    vhdl_symbol: ""
    verilog_symbol: ""
    
Verilog-ethernet:
    url: https://github.com/alexforencich/verilog-ethernet.git
    folder: verilog-ethernet/
    vhdl_symbol: ""
    verilog_symbol: ""

VUnit:
    url: https://github.com/VUnit/vunit.git
    folder: vunit/ 
    vhdl_symbol: ""
    verilog_symbol: ""

opentitan:
    url: https://github.com/lowRISC/opentitan.git
    folder: opentitan/hw/ip
    vhdl_symbol: ""
    verilog_symbol: ""

Microwatt:
    url: https://github.com/antonblanchard/microwatt.git
    folder: microwatt/fpga
    vhdl_symbol: ""
    verilog_symbol: ""

PULP:
    url: https://github.com/pulp-platform/pulp.git
    folder: pulp/rtl/pulp
    vhdl_symbol: ""
    verilog_symbol: ""

PoC-Library:
    url: https://github.com/VLSI-EDA/PoC.git
    folder: PoC/src
    vhdl_symbol: ""
    verilog_symbol: ""

UVVM:
    url: https://github.com/UVVM/UVVM.git
    folder: UVVM/
    vhdl_symbol: ""
    verilog_symbol: ""

OSVVM:
    url: https://github.com/OSVVM/OSVVM.git
    folder: OSVVM/
    vhdl_symbol: ""
    verilog_symbol: ""




