

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_3'
================================================================
* Date:           Fri Dec 27 12:09:39 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    12.988|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|    16|    no    |
        | + Loop 1.1          |    ?|    ?|         ?|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1      |    ?|    ?|         ?|          -|          -|    14|    no    |
        |   +++ Loop 1.1.1.1  |    ?|    ?|        11|          -|          -|     ?|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     14|       0|   1205|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        2|      -|      14|      4|    -|
|Multiplexer      |        -|      -|       -|   1144|    -|
|Register         |        -|      -|     422|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     14|     436|   2353|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      6|   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SeparableConv2D_3_b_s_U  |pointwise_conv2d_fix_3_SeparableConv2D_3_b_s  |        0|  14|   4|    0|    16|   14|     1|          224|
    |SeparableConv2D_3_w_s_U  |pointwise_conv2d_fix_3_SeparableConv2D_3_w_s  |        2|   0|   0|    0|   128|   15|     1|         1920|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                              |        2|  14|   4|    0|   144|   29|     2|         2144|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_3662_p2          |     *    |      1|  0|   6|          16|          15|
    |grp_fu_3666_p2          |     *    |      1|  0|   6|          16|           8|
    |grp_fu_3669_p2          |     *    |      1|  0|   6|          16|           8|
    |grp_fu_3671_p2          |     *    |      1|  0|   6|          16|          15|
    |grp_fu_3676_p2          |     *    |      1|  0|   6|          16|          15|
    |grp_fu_3679_p2          |     *    |      1|  0|   7|          17|          15|
    |grp_fu_3685_p2          |     *    |      1|  0|   6|          16|          15|
    |grp_fu_3688_p2          |     *    |      1|  0|   6|          16|           8|
    |grp_fu_3689_p2          |     *    |      1|  0|   6|          16|           8|
    |grp_fu_3691_p2          |     *    |      1|  0|   7|          17|          15|
    |grp_fu_3693_p2          |     *    |      1|  0|   7|          17|          15|
    |mul_ln23_18_fu_3665_p2  |     *    |      1|  0|   6|          16|          15|
    |mul_ln23_28_fu_3664_p2  |     *    |      1|  0|   6|          16|          15|
    |mul_ln23_30_fu_3670_p2  |     *    |      1|  0|   6|          16|          15|
    |add_ln16_fu_511_p2      |     +    |      0|  0|  12|          12|           8|
    |add_ln23_40_fu_506_p2   |     +    |      0|  0|  24|          17|          17|
    |add_ln23_43_fu_495_p2   |     +    |      0|  0|  32|          25|          25|
    |add_ln23_46_fu_481_p2   |     +    |      0|  0|  24|          17|          17|
    |add_ln23_48_fu_507_p2   |     +    |      0|  0|  24|          17|          17|
    |add_ln23_55_fu_500_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln23_fu_508_p2      |     +    |      0|  0|  15|           9|           9|
    |grp_fu_480_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_482_p2           |     +    |      0|  0|  32|          25|          25|
    |grp_fu_483_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_484_p2           |     +    |      0|  0|  32|          25|          25|
    |grp_fu_485_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_486_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_487_p2           |     +    |      0|  0|  23|          16|          16|
    |grp_fu_488_p2           |     +    |      0|  0|  32|          25|          25|
    |grp_fu_489_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_490_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_491_p2           |     +    |      0|  0|  23|          16|          16|
    |grp_fu_492_p2           |     +    |      0|  0|  23|          16|          16|
    |grp_fu_494_p2           |     +    |      0|  0|  32|          25|          25|
    |grp_fu_496_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_498_p2           |     +    |      0|  0|  32|          25|          25|
    |grp_fu_499_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_501_p2           |     +    |      0|  0|  32|          25|          25|
    |grp_fu_502_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_503_p2           |     +    |      0|  0|  32|          25|          25|
    |grp_fu_504_p2           |     +    |      0|  0|  23|          16|          16|
    |grp_fu_505_p2           |     +    |      0|  0|  32|          25|          25|
    |grp_fu_509_p2           |     +    |      0|  0|  17|          13|          13|
    |grp_fu_510_p2           |     +    |      0|  0|  32|          25|          25|
    |out_h_fu_493_p2         |     +    |      0|  0|  13|           4|           1|
    |out_w_fu_497_p2         |     +    |      0|  0|  13|           4|           1|
    |sub_ln23_fu_7062_p2     |     -    |      0|  0|  15|           9|           9|
    |icmp_ln16_fu_7002_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln17_fu_7032_p2    |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln18_fu_7068_p2    |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln20_1_fu_7450_p2  |   icmp   |      0|  0|  13|          16|           4|
    |icmp_ln20_fu_7083_p2    |   icmp   |      0|  0|  13|          16|           4|
    |or_ln20_10_fu_7565_p2   |    or    |      0|  0|  16|          16|           4|
    |or_ln20_11_fu_7615_p2   |    or    |      0|  0|  16|          16|           4|
    |or_ln20_12_fu_7645_p2   |    or    |      0|  0|  16|          16|           4|
    |or_ln20_13_fu_7695_p2   |    or    |      0|  0|  16|          16|           4|
    |or_ln20_14_fu_7725_p2   |    or    |      0|  0|  16|          16|           4|
    |or_ln20_1_fu_7153_p2    |    or    |      0|  0|  16|          16|           2|
    |or_ln20_2_fu_7183_p2    |    or    |      0|  0|  16|          16|           2|
    |or_ln20_3_fu_7233_p2    |    or    |      0|  0|  16|          16|           3|
    |or_ln20_4_fu_7263_p2    |    or    |      0|  0|  16|          16|           3|
    |or_ln20_5_fu_7323_p2    |    or    |      0|  0|  16|          16|           3|
    |or_ln20_6_fu_7353_p2    |    or    |      0|  0|  16|          16|           3|
    |or_ln20_7_fu_7444_p2    |    or    |      0|  0|  16|          16|           4|
    |or_ln20_8_fu_7480_p2    |    or    |      0|  0|  16|          16|           4|
    |or_ln20_9_fu_7535_p2    |    or    |      0|  0|  16|          16|           4|
    |or_ln20_fu_7103_p2      |    or    |      0|  0|  16|          16|           1|
    |select_ln27_fu_7809_p3  |  select  |      0|  0|  15|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |     14|  0|1205|        1098|         827|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |SeparableConv2D_3_w_s_address0  |  44|          9|    7|         63|
    |SeparableConv2D_3_w_s_address1  |  41|          8|    7|         56|
    |ap_NS_fsm                       |  89|         18|    1|         18|
    |buffer_0_0_reg_448              |   9|          2|   16|         32|
    |grp_fu_3662_p0                  |  21|          4|   16|         64|
    |grp_fu_3662_p1                  |  21|          4|   15|         60|
    |grp_fu_3666_p0                  |  21|          4|   16|         64|
    |grp_fu_3669_p0                  |  15|          3|   16|         48|
    |grp_fu_3671_p0                  |  15|          3|   16|         48|
    |grp_fu_3671_p1                  |  15|          3|   15|         45|
    |grp_fu_3676_p0                  |  15|          3|   16|         48|
    |grp_fu_3676_p1                  |  15|          3|   15|         45|
    |grp_fu_3679_p0                  |  21|          4|   17|         68|
    |grp_fu_3679_p1                  |  15|          3|   15|         45|
    |grp_fu_3685_p0                  |  21|          4|   16|         64|
    |grp_fu_3685_p1                  |  21|          4|   15|         60|
    |grp_fu_3688_p0                  |  21|          4|   16|         64|
    |grp_fu_3689_p0                  |  15|          3|   16|         48|
    |grp_fu_3691_p0                  |  21|          4|   17|         68|
    |grp_fu_3691_p1                  |  15|          3|   15|         45|
    |grp_fu_3693_p0                  |  21|          4|   17|         68|
    |grp_fu_3693_p1                  |  15|          3|   15|         45|
    |grp_fu_480_p0                   |  15|          3|   17|         51|
    |grp_fu_480_p1                   |  15|          3|   17|         51|
    |grp_fu_483_p0                   |  15|          3|   17|         51|
    |grp_fu_483_p1                   |  15|          3|   17|         51|
    |grp_fu_485_p0                   |  15|          3|   17|         51|
    |grp_fu_485_p1                   |  15|          3|   17|         51|
    |grp_fu_486_p0                   |  15|          3|   17|         51|
    |grp_fu_486_p1                   |  15|          3|   17|         51|
    |grp_fu_487_p0                   |  15|          3|   16|         48|
    |grp_fu_487_p1                   |  15|          3|   16|         48|
    |grp_fu_488_p0                   |  15|          3|   25|         75|
    |grp_fu_488_p1                   |  15|          3|   25|         75|
    |grp_fu_489_p0                   |  15|          3|   17|         51|
    |grp_fu_489_p1                   |  15|          3|   17|         51|
    |grp_fu_490_p0                   |  15|          3|   17|         51|
    |grp_fu_490_p1                   |  15|          3|   17|         51|
    |grp_fu_491_p0                   |  15|          3|   16|         48|
    |grp_fu_491_p1                   |  15|          3|   16|         48|
    |grp_fu_492_p0                   |  15|          3|   16|         48|
    |grp_fu_492_p1                   |  15|          3|   16|         48|
    |grp_fu_496_p1                   |  15|          3|   17|         51|
    |grp_fu_498_p0                   |  15|          3|   25|         75|
    |grp_fu_498_p1                   |  15|          3|   25|         75|
    |grp_fu_499_p0                   |  15|          3|   17|         51|
    |grp_fu_499_p1                   |  15|          3|   17|         51|
    |grp_fu_501_p0                   |  15|          3|   25|         75|
    |grp_fu_501_p1                   |  15|          3|   25|         75|
    |grp_fu_502_p1                   |  15|          3|   17|         51|
    |grp_fu_504_p0                   |  15|          3|   16|         48|
    |grp_fu_504_p1                   |  15|          3|   16|         48|
    |grp_fu_509_p0                   |  15|          3|   13|         39|
    |grp_fu_509_p1                   |  15|          3|   13|         39|
    |in_d_0_0_reg_458                |   9|          2|   16|         32|
    |input_r_address0                |  44|          9|   14|        126|
    |input_r_address1                |  44|          9|   14|        126|
    |out_d_0_reg_404                 |   9|          2|    5|         10|
    |out_h_0_reg_426                 |   9|          2|    4|          8|
    |out_w_0_reg_437                 |   9|          2|    4|          8|
    |phi_mul_reg_415                 |   9|          2|   12|         24|
    |reg_2840                        |   9|          2|   16|         32|
    |reg_470                         |  15|          3|   16|         48|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |1144|        229|  992|       3308|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln16_reg_842       |  12|   0|   12|          0|
    |add_ln23_50_reg_2105   |  16|   0|   16|          0|
    |add_ln23_51_reg_1835   |  16|   0|   16|          0|
    |add_ln23_54_reg_2432   |  16|   0|   16|          0|
    |add_ln23_56_reg_2435   |  16|   0|   16|          0|
    |add_ln23_75_reg_3125   |  16|   0|   16|          0|
    |add_ln23_76_reg_1526   |  16|   0|   16|          0|
    |add_ln23_78_reg_3384   |  16|   0|   16|          0|
    |add_ln30_reg_1832      |  13|   0|   13|          0|
    |ap_CS_fsm              |  17|   0|   17|          0|
    |buffer_0_0_reg_448     |  16|   0|   16|          0|
    |icmp_ln20_reg_7897     |   1|   0|    1|          0|
    |in_d_0_0_reg_458       |  16|   0|   16|          0|
    |input_load_reg_7916    |  16|   0|   16|          0|
    |out_d_0_reg_404        |   5|   0|    5|          0|
    |out_d_reg_847          |   5|   0|    5|          0|
    |out_h_0_reg_426        |   4|   0|    4|          0|
    |out_h_reg_1011         |   4|   0|    4|          0|
    |out_w_0_reg_437        |   4|   0|    4|          0|
    |out_w_reg_1265         |   4|   0|    4|          0|
    |phi_mul_reg_415        |  12|   0|   12|          0|
    |reg_2840               |  16|   0|   16|          0|
    |reg_470                |  16|   0|   16|          0|
    |reg_6985               |  16|   0|   16|          0|
    |reg_6992               |  16|   0|   16|          0|
    |sext_ln19_reg_7867     |  16|   0|   16|          0|
    |sext_ln23_reg_7883     |  25|   0|   25|          0|
    |sub_ln23_reg_7875      |   8|   0|    9|          1|
    |trunc_ln23_1_reg_7921  |  16|   0|   16|          0|
    |trunc_ln23_2_reg_7946  |  16|   0|   16|          0|
    |trunc_ln23_reg_7844    |   4|   0|    4|          0|
    |trunc_ln_reg_7996      |  16|   0|   16|          0|
    |zext_ln16_reg_7831     |  12|   0|   13|          1|
    |zext_ln23_reg_7849     |   4|   0|   17|         13|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 422|   0|  437|         15|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

