#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Nov 11 19:07:57 2024
# Process ID: 17752
# Current directory: D:/vivado/project_3/project_1.runs/synth_1
# Command line: vivado.exe -log ov5640_fun4_lcd.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ov5640_fun4_lcd.tcl
# Log file: D:/vivado/project_3/project_1.runs/synth_1/ov5640_fun4_lcd.vds
# Journal file: D:/vivado/project_3/project_1.runs/synth_1\vivado.jou
# Running On: DESKTOP-JENHOUC, OS: Windows, CPU Frequency: 1996 MHz, CPU Physical cores: 12, Host memory: 16442 MB
#-----------------------------------------------------------
source ov5640_fun4_lcd.tcl -notrace
Command: read_checkpoint -incremental D:/vivado/project_3/project_1.srcs/utils_1/imports/synth_1/ov5640_fun4_lcd.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/vivado/project_3/project_1.srcs/utils_1/imports/synth_1/ov5640_fun4_lcd.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top ov5640_fun4_lcd -part xc7a100tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
WARNING: [Vivado_Tcl 4-1809] The reference checkpoint is from an old version of Vivado; A full resynthesis flow will be run
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10768
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'post_frame_vsync' is not allowed [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/image_process.v:145]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'post_frame_de' is not allowed [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/image_process.v:147]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'post_rgb' is not allowed [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/image_process.v:148]
WARNING: [Synth 8-6901] identifier 'post_img_bit_r' is used before its declaration [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/sobel/Sobel_Edge_Detector.v:52]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'pic_data' is not allowed [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ddr3_top/ddr3_fifo_ctrl.v:30]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'app_addr' is not allowed [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ddr3_top/ddr3_rw.v:36]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'init_calib_complete' is not allowed [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ddr3_top/ddr3_top.v:69]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'h_disp' is not allowed [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/lcd_top/lcd_driver.v:97]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'v_disp' is not allowed [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/lcd_top/lcd_driver.v:98]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'lcd_de' is not allowed [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/lcd_top/lcd_driver.v:99]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'lcd_rgb' is not allowed [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/lcd_top/lcd_driver.v:100]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'out_vsync' is not allowed [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/lcd_top/lcd_driver.v:104]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'cmos_h_pixel' is not allowed [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/picture_size.v:13]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'cmos_v_pixel' is not allowed [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/picture_size.v:14]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'total_h_pixel' is not allowed [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/picture_size.v:15]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'total_v_pixel' is not allowed [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/picture_size.v:16]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'sdram_max_addr' is not allowed [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/picture_size.v:17]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'i_echo' is not allowed [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_fun4_lcd.v:72]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'o_trig' is not allowed [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_fun4_lcd.v:73]
INFO: [Synth 8-11241] undeclared symbol 'post_frame_href', assumed default net type 'wire' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_fun4_lcd.v:152]
INFO: [Synth 8-11241] undeclared symbol 'lcd_clk', assumed default net type 'wire' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_fun4_lcd.v:193]
INFO: [Synth 8-11241] undeclared symbol 'rd_vsync', assumed default net type 'wire' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_fun4_lcd.v:194]
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:253]
INFO: [Synth 8-11241] undeclared symbol 'dbg_sel_po_incdec', assumed default net type 'wire' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v:1096]
INFO: [Synth 8-11241] undeclared symbol 'dbg_po_f_inc', assumed default net type 'wire' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v:1100]
INFO: [Synth 8-11241] undeclared symbol 'dbg_po_f_stg23_sel', assumed default net type 'wire' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v:1101]
INFO: [Synth 8-11241] undeclared symbol 'dbg_po_f_dec', assumed default net type 'wire' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v:1102]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1863.945 ; gain = 407.434
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ov5640_fun4_lcd' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_fun4_lcd.v:1]
INFO: [Synth 8-6157] synthesizing module 'vlg_ultrawave' [D:/vivado/project_3/project_1.srcs/sources_1/new/vlg_ultrawave.v:3]
INFO: [Synth 8-6157] synthesizing module 'vlg_en' [D:/vivado/project_3/project_1.srcs/sources_1/new/vlg_en.v:7]
	Parameter SYS_CLK_STEP bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vlg_en' (0#1) [D:/vivado/project_3/project_1.srcs/sources_1/new/vlg_en.v:7]
INFO: [Synth 8-6157] synthesizing module 'vlg_trig' [D:/vivado/project_3/project_1.srcs/sources_1/new/vlg_trig.v:7]
INFO: [Synth 8-6155] done synthesizing module 'vlg_trig' (0#1) [D:/vivado/project_3/project_1.srcs/sources_1/new/vlg_trig.v:7]
INFO: [Synth 8-6157] synthesizing module 'vlg_echo' [D:/vivado/project_3/project_1.srcs/sources_1/new/vlg_echo.v:7]
INFO: [Synth 8-6155] done synthesizing module 'vlg_echo' (0#1) [D:/vivado/project_3/project_1.srcs/sources_1/new/vlg_echo.v:7]
WARNING: [Synth 8-7071] port 'o_echo_en' of module 'vlg_echo' is unconnected for instance 'uut_vlg_echo' [D:/vivado/project_3/project_1.srcs/sources_1/new/vlg_ultrawave.v:39]
WARNING: [Synth 8-7023] instance 'uut_vlg_echo' of module 'vlg_echo' has 6 connections declared, but only 5 given [D:/vivado/project_3/project_1.srcs/sources_1/new/vlg_ultrawave.v:39]
INFO: [Synth 8-6157] synthesizing module 'vlg_cal' [D:/vivado/project_3/project_1.srcs/sources_1/new/vlg_cal.v:7]
INFO: [Synth 8-6155] done synthesizing module 'vlg_cal' (0#1) [D:/vivado/project_3/project_1.srcs/sources_1/new/vlg_cal.v:7]
INFO: [Synth 8-6155] done synthesizing module 'vlg_ultrawave' (0#1) [D:/vivado/project_3/project_1.srcs/sources_1/new/vlg_ultrawave.v:3]
INFO: [Synth 8-6157] synthesizing module 'fpga_sevo' [D:/vivado/project_3/project_1.srcs/sources_1/new/fpga_sevo.v:2]
INFO: [Synth 8-6155] done synthesizing module 'fpga_sevo' (0#1) [D:/vivado/project_3/project_1.srcs/sources_1/new/fpga_sevo.v:2]
INFO: [Synth 8-6157] synthesizing module 'picture_size' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/picture_size.v:1]
INFO: [Synth 8-6155] done synthesizing module 'picture_size' (0#1) [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/picture_size.v:1]
WARNING: [Synth 8-689] width (28) of port connection 'sdram_max_addr' does not match port width (24) of module 'picture_size' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_fun4_lcd.v:110]
INFO: [Synth 8-6157] synthesizing module 'ov5640_dri' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_dri/ov5640_dri.v:1]
INFO: [Synth 8-6157] synthesizing module 'i2c_ov5640_rgb565_cfg' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_dri/i2c_ov5640_rgb565_cfg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'i2c_ov5640_rgb565_cfg' (0#1) [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_dri/i2c_ov5640_rgb565_cfg.v:1]
INFO: [Synth 8-6157] synthesizing module 'i2c_dri' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_dri/i2c_dri.v:1]
	Parameter SLAVE_ADDR bound to: 7'b0111100 
	Parameter CLK_FREQ bound to: 27'b010111110101111000010000000 
	Parameter I2C_FREQ bound to: 18'b111101000010010000 
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_dri/i2c_dri.v:175]
INFO: [Synth 8-6155] done synthesizing module 'i2c_dri' (0#1) [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_dri/i2c_dri.v:1]
WARNING: [Synth 8-7071] port 'i2c_ack' of module 'i2c_dri' is unconnected for instance 'u_i2c_dr' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_dri/ov5640_dri.v:76]
WARNING: [Synth 8-7023] instance 'u_i2c_dr' of module 'i2c_dri' has 13 connections declared, but only 12 given [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_dri/ov5640_dri.v:76]
INFO: [Synth 8-6157] synthesizing module 'cmos_capture_data' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_dri/cmos_capture_data.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cmos_capture_data' (0#1) [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_dri/cmos_capture_data.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ov5640_dri' (0#1) [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_dri/ov5640_dri.v:1]
WARNING: [Synth 8-7071] port 'cam_init_done' of module 'ov5640_dri' is unconnected for instance 'u_ov5640_dri' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_fun4_lcd.v:114]
WARNING: [Synth 8-7023] instance 'u_ov5640_dri' of module 'ov5640_dri' has 20 connections declared, but only 19 given [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ov5640_fun4_lcd.v:114]
INFO: [Synth 8-6157] synthesizing module 'image_process' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/image_process.v:1]
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/rgb2ycbcr.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr' (0#1) [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/rgb2ycbcr.v:1]
INFO: [Synth 8-6157] synthesizing module 'binarization' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/binarization/binarization.v:1]
INFO: [Synth 8-6155] done synthesizing module 'binarization' (0#1) [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/binarization/binarization.v:1]
INFO: [Synth 8-6157] synthesizing module 'VIP_Bit_Erosion_Detector' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/erosion/VIP_Bit_Erosion_Detector.v:2]
	Parameter IMG_HDISP bound to: 10'b1010000000 
	Parameter IMG_VDISP bound to: 10'b0111100000 
INFO: [Synth 8-6157] synthesizing module 'matrix_generate_3x3_1bit' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/matrix_generate_3x3_1bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'line_shift_ram_8bit' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/line_shift_ram_8bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/vivado/project_3/project_1.runs/synth_1/.Xil/Vivado-17752-DESKTOP-JENHOUC/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [D:/vivado/project_3/project_1.runs/synth_1/.Xil/Vivado-17752-DESKTOP-JENHOUC/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'line_shift_ram_8bit' (0#1) [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/line_shift_ram_8bit.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'taps0x' does not match port width (8) of module 'line_shift_ram_8bit' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/matrix_generate_3x3_1bit.v:60]
WARNING: [Synth 8-689] width (1) of port connection 'taps1x' does not match port width (8) of module 'line_shift_ram_8bit' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/matrix_generate_3x3_1bit.v:61]
INFO: [Synth 8-6155] done synthesizing module 'matrix_generate_3x3_1bit' (0#1) [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/matrix_generate_3x3_1bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'VIP_Bit_Erosion_Detector' (0#1) [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/erosion/VIP_Bit_Erosion_Detector.v:2]
INFO: [Synth 8-6157] synthesizing module 'Sobel_Edge_Detector' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/sobel/Sobel_Edge_Detector.v:1]
	Parameter SOBEL_THRESHOLD bound to: 8'b10000000 
INFO: [Synth 8-6157] synthesizing module 'matrix_generate_3x3_8bit' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/matrix_generate_3x3_8bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'matrix_generate_3x3_8bit' (0#1) [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/matrix_generate_3x3_8bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'cordic' [D:/vivado/project_3/project_1.runs/synth_1/.Xil/Vivado-17752-DESKTOP-JENHOUC/realtime/cordic_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cordic' (0#1) [D:/vivado/project_3/project_1.runs/synth_1/.Xil/Vivado-17752-DESKTOP-JENHOUC/realtime/cordic_stub.v:5]
WARNING: [Synth 8-689] width (11) of port connection 'm_axis_dout_tdata' does not match port width (16) of module 'cordic' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/sobel/Sobel_Edge_Detector.v:122]
INFO: [Synth 8-6155] done synthesizing module 'Sobel_Edge_Detector' (0#1) [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/sobel/Sobel_Edge_Detector.v:1]
INFO: [Synth 8-6157] synthesizing module 'VIP_Bit_Dilation_Detector' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/dilation/VIP_Bit_Dilation_Detector.v:2]
	Parameter IMG_HDISP bound to: 10'b1010000000 
	Parameter IMG_VDISP bound to: 10'b0111100000 
INFO: [Synth 8-6155] done synthesizing module 'VIP_Bit_Dilation_Detector' (0#1) [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/dilation/VIP_Bit_Dilation_Detector.v:2]
INFO: [Synth 8-6157] synthesizing module 'VIP_horizon_projection' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/projection/VIP_horizon_projection.v:2]
	Parameter IMG_HDISP bound to: 10'b1010000000 
	Parameter IMG_VDISP bound to: 10'b0111100000 
INFO: [Synth 8-6157] synthesizing module 'projection_ram' [D:/vivado/project_3/project_1.runs/synth_1/.Xil/Vivado-17752-DESKTOP-JENHOUC/realtime/projection_ram_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'projection_ram' (0#1) [D:/vivado/project_3/project_1.runs/synth_1/.Xil/Vivado-17752-DESKTOP-JENHOUC/realtime/projection_ram_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'VIP_horizon_projection' (0#1) [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/projection/VIP_horizon_projection.v:2]
INFO: [Synth 8-6157] synthesizing module 'VIP_vertical_projection' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/projection/VIP_vertical_projection.v:2]
	Parameter IMG_HDISP bound to: 10'b1010000000 
	Parameter IMG_VDISP bound to: 10'b0111100000 
INFO: [Synth 8-6155] done synthesizing module 'VIP_vertical_projection' (0#1) [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/projection/VIP_vertical_projection.v:2]
INFO: [Synth 8-6157] synthesizing module 'char_binarization' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/char_binarization.v:2]
	Parameter BIN_THRESHOLD bound to: 8'b10100000 
INFO: [Synth 8-6155] done synthesizing module 'char_binarization' (0#1) [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/char_binarization.v:2]
INFO: [Synth 8-6157] synthesizing module 'char_horizon_projection' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/char_horizon_projection.v:2]
	Parameter IMG_HDISP bound to: 10'b1010000000 
	Parameter IMG_VDISP bound to: 10'b0111100000 
INFO: [Synth 8-6155] done synthesizing module 'char_horizon_projection' (0#1) [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/char_horizon_projection.v:2]
INFO: [Synth 8-6157] synthesizing module 'char_vertical_projection' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/char_vertical_projection.v:2]
	Parameter IMG_HDISP bound to: 10'b1010000000 
	Parameter IMG_VDISP bound to: 10'b0111100000 
INFO: [Synth 8-6155] done synthesizing module 'char_vertical_projection' (0#1) [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/char_vertical_projection.v:2]
INFO: [Synth 8-6157] synthesizing module 'Get_EigenValue' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/Get_EigenValue.v:2]
	Parameter HOR_SPLIT bound to: 8 - type: integer 
	Parameter VER_SPLIT bound to: 5 - type: integer 
WARNING: [Synth 8-324] index 6 out of range [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/Get_EigenValue.v:71]
WARNING: [Synth 8-324] index 6 out of range [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/Get_EigenValue.v:72]
WARNING: [Synth 8-324] index 6 out of range [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/Get_EigenValue.v:73]
WARNING: [Synth 8-324] index 6 out of range [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/Get_EigenValue.v:74]
WARNING: [Synth 8-324] index 6 out of range [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/Get_EigenValue.v:75]
WARNING: [Synth 8-324] index 6 out of range [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/Get_EigenValue.v:76]
WARNING: [Synth 8-324] index 6 out of range [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/Get_EigenValue.v:77]
WARNING: [Synth 8-324] index 7 out of range [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/Get_EigenValue.v:71]
WARNING: [Synth 8-324] index 7 out of range [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/Get_EigenValue.v:72]
WARNING: [Synth 8-324] index 7 out of range [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/Get_EigenValue.v:73]
WARNING: [Synth 8-324] index 7 out of range [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/Get_EigenValue.v:74]
WARNING: [Synth 8-324] index 7 out of range [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/Get_EigenValue.v:75]
WARNING: [Synth 8-324] index 7 out of range [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/Get_EigenValue.v:76]
WARNING: [Synth 8-324] index 7 out of range [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/Get_EigenValue.v:77]
WARNING: [Synth 8-324] index 8 out of range [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/Get_EigenValue.v:71]
WARNING: [Synth 8-324] index 8 out of range [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/Get_EigenValue.v:72]
WARNING: [Synth 8-324] index 8 out of range [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/Get_EigenValue.v:73]
WARNING: [Synth 8-324] index 8 out of range [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/Get_EigenValue.v:74]
WARNING: [Synth 8-324] index 8 out of range [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/Get_EigenValue.v:75]
WARNING: [Synth 8-324] index 8 out of range [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/Get_EigenValue.v:76]
WARNING: [Synth 8-324] index 8 out of range [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/Get_EigenValue.v:77]
INFO: [Synth 8-6155] done synthesizing module 'Get_EigenValue' (0#1) [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/Get_EigenValue.v:2]
INFO: [Synth 8-6157] synthesizing module 'template_matching' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:2]
	Parameter HOR_SPLIT bound to: 8 - type: integer 
	Parameter VER_SPLIT bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'judge' [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:2]
INFO: [Synth 8-6157] synthesizing module 'set_storehouse' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'set_storehouse' (0#1) [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:2]
WARNING: [Synth 8-6104] Input port 'storehouse1' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:100]
WARNING: [Synth 8-6104] Input port 'storehouse1' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:100]
WARNING: [Synth 8-6104] Input port 'storehouse1' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:100]
WARNING: [Synth 8-6104] Input port 'storehouse1' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:100]
WARNING: [Synth 8-6104] Input port 'storehouse1' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:100]
WARNING: [Synth 8-6104] Input port 'storehouse1' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:100]
WARNING: [Synth 8-6104] Input port 'storehouse1' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:100]
WARNING: [Synth 8-6104] Input port 'storehouse2' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:101]
WARNING: [Synth 8-6104] Input port 'storehouse2' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:101]
WARNING: [Synth 8-6104] Input port 'storehouse2' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:101]
WARNING: [Synth 8-6104] Input port 'storehouse2' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:101]
WARNING: [Synth 8-6104] Input port 'storehouse2' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:101]
WARNING: [Synth 8-6104] Input port 'storehouse2' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:101]
WARNING: [Synth 8-6104] Input port 'storehouse2' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:101]
WARNING: [Synth 8-6104] Input port 'storehouse3' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:102]
WARNING: [Synth 8-6104] Input port 'storehouse3' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:102]
WARNING: [Synth 8-6104] Input port 'storehouse3' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:102]
WARNING: [Synth 8-6104] Input port 'storehouse3' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:102]
WARNING: [Synth 8-6104] Input port 'storehouse3' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:102]
WARNING: [Synth 8-6104] Input port 'storehouse3' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:102]
WARNING: [Synth 8-6104] Input port 'storehouse3' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:102]
WARNING: [Synth 8-6104] Input port 'storehouse4' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:103]
WARNING: [Synth 8-6104] Input port 'storehouse4' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:103]
WARNING: [Synth 8-6104] Input port 'storehouse4' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:103]
WARNING: [Synth 8-6104] Input port 'storehouse4' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:103]
WARNING: [Synth 8-6104] Input port 'storehouse4' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:103]
WARNING: [Synth 8-6104] Input port 'storehouse4' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:103]
WARNING: [Synth 8-6104] Input port 'storehouse4' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:103]
WARNING: [Synth 8-6104] Input port 'storehouse5' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:104]
WARNING: [Synth 8-6104] Input port 'storehouse5' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:104]
WARNING: [Synth 8-6104] Input port 'storehouse5' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:104]
WARNING: [Synth 8-6104] Input port 'storehouse5' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:104]
WARNING: [Synth 8-6104] Input port 'storehouse5' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:104]
WARNING: [Synth 8-6104] Input port 'storehouse5' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:104]
WARNING: [Synth 8-6104] Input port 'storehouse5' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:104]
WARNING: [Synth 8-6104] Input port 'storehouse6' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:105]
WARNING: [Synth 8-6104] Input port 'storehouse6' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:105]
WARNING: [Synth 8-6104] Input port 'storehouse6' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:105]
WARNING: [Synth 8-6104] Input port 'storehouse6' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:105]
WARNING: [Synth 8-6104] Input port 'storehouse6' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:105]
WARNING: [Synth 8-6104] Input port 'storehouse6' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:105]
WARNING: [Synth 8-6104] Input port 'storehouse6' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:105]
WARNING: [Synth 8-6104] Input port 'storehouse7' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:106]
WARNING: [Synth 8-6104] Input port 'storehouse7' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:106]
WARNING: [Synth 8-6104] Input port 'storehouse7' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:106]
WARNING: [Synth 8-6104] Input port 'storehouse7' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:106]
WARNING: [Synth 8-6104] Input port 'storehouse7' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:106]
WARNING: [Synth 8-6104] Input port 'storehouse7' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:106]
WARNING: [Synth 8-6104] Input port 'storehouse7' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:106]
WARNING: [Synth 8-6104] Input port 'storehouse8' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:107]
WARNING: [Synth 8-6104] Input port 'storehouse8' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:107]
WARNING: [Synth 8-6104] Input port 'storehouse8' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:107]
WARNING: [Synth 8-6104] Input port 'storehouse8' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:107]
WARNING: [Synth 8-6104] Input port 'storehouse8' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:107]
WARNING: [Synth 8-6104] Input port 'storehouse8' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:107]
WARNING: [Synth 8-6104] Input port 'storehouse8' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:107]
WARNING: [Synth 8-6104] Input port 'storehouse9' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:108]
WARNING: [Synth 8-6104] Input port 'storehouse9' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:108]
WARNING: [Synth 8-6104] Input port 'storehouse9' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:108]
WARNING: [Synth 8-6104] Input port 'storehouse9' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:108]
WARNING: [Synth 8-6104] Input port 'storehouse9' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:108]
WARNING: [Synth 8-6104] Input port 'storehouse9' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:108]
WARNING: [Synth 8-6104] Input port 'storehouse9' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:108]
WARNING: [Synth 8-6104] Input port 'storehouse10' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:109]
WARNING: [Synth 8-6104] Input port 'storehouse10' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:109]
WARNING: [Synth 8-6104] Input port 'storehouse10' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:109]
WARNING: [Synth 8-6104] Input port 'storehouse10' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:109]
WARNING: [Synth 8-6104] Input port 'storehouse10' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:109]
WARNING: [Synth 8-6104] Input port 'storehouse10' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:109]
WARNING: [Synth 8-6104] Input port 'storehouse10' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:109]
WARNING: [Synth 8-6104] Input port 'storehouse11' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:110]
WARNING: [Synth 8-6104] Input port 'storehouse11' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:110]
WARNING: [Synth 8-6104] Input port 'storehouse11' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:110]
WARNING: [Synth 8-6104] Input port 'storehouse11' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:110]
WARNING: [Synth 8-6104] Input port 'storehouse11' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:110]
WARNING: [Synth 8-6104] Input port 'storehouse11' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:110]
WARNING: [Synth 8-6104] Input port 'storehouse11' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:110]
WARNING: [Synth 8-6104] Input port 'storehouse12' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:111]
WARNING: [Synth 8-6104] Input port 'storehouse12' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:111]
WARNING: [Synth 8-6104] Input port 'storehouse12' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:111]
WARNING: [Synth 8-6104] Input port 'storehouse12' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:111]
WARNING: [Synth 8-6104] Input port 'storehouse12' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:111]
WARNING: [Synth 8-6104] Input port 'storehouse12' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:111]
WARNING: [Synth 8-6104] Input port 'storehouse12' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:111]
WARNING: [Synth 8-6104] Input port 'storehouse13' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:112]
WARNING: [Synth 8-6104] Input port 'storehouse13' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:112]
WARNING: [Synth 8-6104] Input port 'storehouse13' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:112]
WARNING: [Synth 8-6104] Input port 'storehouse13' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:112]
WARNING: [Synth 8-6104] Input port 'storehouse13' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:112]
WARNING: [Synth 8-6104] Input port 'storehouse13' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:112]
WARNING: [Synth 8-6104] Input port 'storehouse13' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:112]
WARNING: [Synth 8-6104] Input port 'storehouse14' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:113]
WARNING: [Synth 8-6104] Input port 'storehouse14' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:113]
WARNING: [Synth 8-6104] Input port 'storehouse14' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:113]
WARNING: [Synth 8-6104] Input port 'storehouse14' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:113]
WARNING: [Synth 8-6104] Input port 'storehouse14' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:113]
WARNING: [Synth 8-6104] Input port 'storehouse14' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:113]
WARNING: [Synth 8-6104] Input port 'storehouse14' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:113]
WARNING: [Synth 8-6104] Input port 'storehouse15' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:114]
WARNING: [Synth 8-6104] Input port 'storehouse15' has an internal driver [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:114]
INFO: [Common 17-14] Message 'Synth 8-6104' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'judge' (0#1) [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'template_matching' (0#1) [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:2]
INFO: [Synth 8-6157] synthesizing module 'add_grid' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/add_grid.v:3]
	Parameter PLATE_WIDTH bound to: 10'b0000000101 
	Parameter CHAR_WIDTH bound to: 10'b0000000010 
INFO: [Synth 8-6155] done synthesizing module 'add_grid' (0#1) [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/add_grid.v:3]
INFO: [Synth 8-6157] synthesizing module 'add_char' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/add_char.v:2]
INFO: [Synth 8-6155] done synthesizing module 'add_char' (0#1) [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/add_char.v:2]
INFO: [Synth 8-6155] done synthesizing module 'image_process' (0#1) [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/image_process.v:1]
INFO: [Synth 8-6157] synthesizing module 'ddr3_top' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ddr3_top/ddr3_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'ddr3_rw' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ddr3_top/ddr3_rw.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ddr3_rw' (0#1) [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ddr3_top/ddr3_rw.v:1]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_0' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_0_mig' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v:75]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_tempmon' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'XADC' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136349]
	Parameter INIT_40 bound to: 16'b0001000000000000 
	Parameter INIT_41 bound to: 16'b0010111111111111 
	Parameter INIT_42 bound to: 16'b0000100000000000 
	Parameter INIT_48 bound to: 16'b0000000100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'XADC' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136349]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_tempmon' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_iodelay_ctrl' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: MIG_7SERIES_0_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: MIG_7SERIES_0_IODELAY_MIG1 - type: string 
	Parameter REFCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73432]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73432]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_iodelay_ctrl' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_clk_ibuf' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68]
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_clk_ibuf' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_infrastructure' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter MMCM_VCO bound to: 800 - type: integer 
	Parameter MMCM_MULT_F bound to: 8 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108916]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: double 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: double 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108916]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1329]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1329]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_infrastructure' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_memc_ui_top_std' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 5 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: MIG_7SERIES_0_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: MIG_7SERIES_0_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tCKE bound to: 5625 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 36000 - type: integer 
	Parameter tRCD bound to: 13500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tRP bound to: 13500 - type: integer 
	Parameter tRRD bound to: 7500 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1110 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110000111111111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b001111111110111111111111000011000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100111000000100110100000100110101000100110010000100110111000100110110000100111001000100110011000100110001000100101000000100100100000100100101000100100110000100100010 
	Parameter BANK_MAP bound to: 36'b000100100011000100101011000100101010 
	Parameter CAS_MAP bound to: 12'b000100100000 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010111 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010110 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100100001 
	Parameter WE_MAP bound to: 12'b000100101001 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110101000000111001000000110010000000110110000000110001000000111000000000110011000000110111 
	Parameter DATA1_MAP bound to: 96'b000000100001000000101001000000100101000000101000000000100100000000100111000000100010000000100011 
	Parameter DATA2_MAP bound to: 96'b000000010001000000011000000000010011000000010110000000010010000000010111000000010101000000010000 
	Parameter DATA3_MAP bound to: 96'b000000000101000000000001000000000000000000000011000000000100000000000111000000001001000000000110 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000010000000010100000000100110000000110100 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_mem_intfc' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_mc' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_mach' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_cntrl' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:79]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131794]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131794]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_timer_one' should be on the sensitivity list [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:509]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_cntrl' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:79]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_common' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:72]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:172]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized0' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized0' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_common' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:72]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_mach' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_mach' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:72]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_compare' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_compare' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:74]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized0' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized0' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized0' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized0' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized0' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized0' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized1' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized1' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized1' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized1' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized1' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized1' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized2' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized2' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized2' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized2' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized2' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized2' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_common' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_common' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_mux' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v:69]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_row_col' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:83]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized1' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized1' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_row_col' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:83]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_select' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:75]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_select' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:75]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_mux' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_mach' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:72]
WARNING: [Synth 8-7071] port 'idle' of module 'mig_7series_v4_2_bank_mach' is unconnected for instance 'bank_mach0' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:670]
WARNING: [Synth 8-7023] instance 'bank_mach0' of module 'mig_7series_v4_2_bank_mach' has 74 connections declared, but only 73 given [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:670]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_col_mach' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:88]
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:123711]
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:123711]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_col_mach' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:88]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_mc' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_top' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_mc_phy_wrapper' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90662]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90662]
INFO: [Synth 8-6157] synthesizing module 'OBUFT' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91032]
INFO: [Synth 8-6155] done synthesizing module 'OBUFT' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91032]
INFO: [Synth 8-6157] synthesizing module 'IOBUF_INTERMDISABLE' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:76666]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF_INTERMDISABLE' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:76666]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:76090]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:76090]
WARNING: [Synth 8-7071] port 'IBUFDISABLE' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' is unconnected for instance 'u_iobuf_dqs' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1334]
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' has 9 connections declared, but only 8 given [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1334]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_poc_pd' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v:70]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73310]
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73310]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_poc_pd' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v:70]
WARNING: [Synth 8-7071] port 'IBUFDISABLE' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' is unconnected for instance 'u_iobuf_dqs' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1334]
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' has 9 connections declared, but only 8 given [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1334]
WARNING: [Synth 8-7071] port 'IBUFDISABLE' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' is unconnected for instance 'u_iobuf_dqs' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1334]
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' has 9 connections declared, but only 8 given [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1334]
WARNING: [Synth 8-7071] port 'IBUFDISABLE' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' is unconnected for instance 'u_iobuf_dqs' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1334]
WARNING: [Synth 8-7023] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' has 9 connections declared, but only 8 given [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1334]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-7071] port 'afull' of module 'mig_7series_v4_2_ddr_of_pre_fifo' is unconnected for instance 'phy_ctl_pre_fifo_0' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1428]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1428]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized0' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized0' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-7071] port 'afull' of module 'mig_7series_v4_2_ddr_of_pre_fifo' is unconnected for instance 'phy_ctl_pre_fifo_1' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-7071] port 'afull' of module 'mig_7series_v4_2_ddr_of_pre_fifo' is unconnected for instance 'phy_ctl_pre_fifo_2' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_mc_phy' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:70]
INFO: [Synth 8-251] WARNING: : The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.7656252f ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:735]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_if_post_fifo' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:110]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_if_post_fifo' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized1' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized1' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6157] synthesizing module 'PHASER_IN_PHY' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108602]
INFO: [Synth 8-6155] done synthesizing module 'PHASER_IN_PHY' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108602]
INFO: [Synth 8-6157] synthesizing module 'IN_FIFO' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75834]
INFO: [Synth 8-6155] done synthesizing module 'IN_FIFO' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75834]
INFO: [Synth 8-6157] synthesizing module 'PHASER_OUT_PHY' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108739]
INFO: [Synth 8-6155] done synthesizing module 'PHASER_OUT_PHY' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108739]
INFO: [Synth 8-6157] synthesizing module 'OUT_FIFO' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94990]
INFO: [Synth 8-6155] done synthesizing module 'OUT_FIFO' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94990]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73445]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73445]
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78437]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94268]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized0' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized0' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized1' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized1' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized2' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized2' (0#1) [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-226] default block is never used [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:1557]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (8) of module 'mig_7series_v4_2_ddr_mc_phy' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [Synth 8-689] width (12) of port connection 'pi_phase_locked_lanes' does not match port width (8) of module 'mig_7series_v4_2_ddr_mc_phy' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [Synth 8-7071] port 'of_data_a_full' of module 'mig_7series_v4_2_ddr_mc_phy' is unconnected for instance 'u_ddr_mc_phy' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-7023] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_2_ddr_mc_phy' has 89 connections declared, but only 88 given [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
INFO: [Synth 8-155] case statement is not full and has no default [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:797]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-155] case statement is not full and has no default [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2746]
INFO: [Synth 8-155] case statement is not full and has no default [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:1152]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'rd_addr' is not inferred as ram due to incorrect usage [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:203]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'mem_out' is not inferred as ram due to incorrect usage [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:205]
INFO: [Synth 8-226] default block is never used [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:5273]
WARNING: [Synth 8-7071] port 'complex_oclk_prech_req' of module 'mig_7series_v4_2_ddr_phy_init' is unconnected for instance 'u_ddr_phy_init' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1367]
WARNING: [Synth 8-7023] instance 'u_ddr_phy_init' of module 'mig_7series_v4_2_ddr_phy_init' has 131 connections declared, but only 130 given [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1367]
INFO: [Synth 8-155] case statement is not full and has no default [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1130]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (8) of module 'mig_7series_v4_2_ddr_calib_top' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
INFO: [Synth 8-155] case statement is not full and has no default [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:380]
INFO: [Synth 8-155] case statement is not full and has no default [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:406]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_cnt_r' should be on the sensitivity list [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.free_rd_buf' should be on the sensitivity list [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_minus_one' should be on the sensitivity list [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_plus_one' should be on the sensitivity list [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.rd_data_buf_addr_r_lcl' should be on the sensitivity list [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:432]
WARNING: [Synth 8-7071] port 'device_temp' of module 'mig_7series_0' is unconnected for instance 'u_mig_7series_0' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ddr3_top/ddr3_top.v:107]
WARNING: [Synth 8-7023] instance 'u_mig_7series_0' of module 'mig_7series_0' has 40 connections declared, but only 39 given [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ddr3_top/ddr3_top.v:107]
WARNING: [Synth 8-689] width (11) of port connection 'wr_data_count' does not match port width (9) of module 'rd_fifo' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ddr3_top/ddr3_fifo_ctrl.v:199]
WARNING: [Synth 8-689] width (11) of port connection 'rd_data_count' does not match port width (9) of module 'wr_fifo' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/ddr3_top/ddr3_fifo_ctrl.v:214]
WARNING: [Synth 8-7137] Register cnt_pwm_reg in module fpga_sevo has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/vivado/project_3/project_1.srcs/sources_1/new/fpga_sevo.v:47]
WARNING: [Synth 8-6014] Unused sequential element rd_data_d3_reg was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/projection/VIP_horizon_projection.v:195]
WARNING: [Synth 8-6014] Unused sequential element max_num1_reg was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/projection/VIP_horizon_projection.v:207]
WARNING: [Synth 8-6014] Unused sequential element max_num2_reg was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/projection/VIP_horizon_projection.v:209]
WARNING: [Synth 8-6014] Unused sequential element max_pixel_up_reg was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/projection/VIP_horizon_projection.v:239]
WARNING: [Synth 8-6014] Unused sequential element max_pixel_down_reg was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/projection/VIP_horizon_projection.v:240]
WARNING: [Synth 8-6014] Unused sequential element y_cnt_r_reg was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/projection/VIP_vertical_projection.v:123]
WARNING: [Synth 8-6014] Unused sequential element y_cnt_d1_reg was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/projection/VIP_vertical_projection.v:128]
WARNING: [Synth 8-6014] Unused sequential element rd_data_d3_reg was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/projection/VIP_vertical_projection.v:177]
WARNING: [Synth 8-6014] Unused sequential element rd_data_d4_reg was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/projection/VIP_vertical_projection.v:178]
WARNING: [Synth 8-6014] Unused sequential element rd_data_d5_reg was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/projection/VIP_vertical_projection.v:179]
WARNING: [Synth 8-6014] Unused sequential element max_num1_reg was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/projection/VIP_vertical_projection.v:197]
WARNING: [Synth 8-6014] Unused sequential element max_num2_reg was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/projection/VIP_vertical_projection.v:199]
WARNING: [Synth 8-6014] Unused sequential element max_pixel_left_reg was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/projection/VIP_vertical_projection.v:229]
WARNING: [Synth 8-6014] Unused sequential element max_pixel_right_reg was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/projection/VIP_vertical_projection.v:230]
WARNING: [Synth 8-7137] Register x_cnt_d1_reg in module VIP_vertical_projection has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/projection/VIP_vertical_projection.v:126]
WARNING: [Synth 8-6014] Unused sequential element per_frame_Red_r2_reg was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/char_binarization.v:57]
WARNING: [Synth 8-6014] Unused sequential element max_y_first_reg was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/char_horizon_projection.v:199]
WARNING: [Synth 8-6014] Unused sequential element max_y_last_reg was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/char_horizon_projection.v:202]
WARNING: [Synth 8-7137] Register rd_data_d3_reg in module char_horizon_projection has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/char_horizon_projection.v:181]
WARNING: [Synth 8-6014] Unused sequential element y_cnt_r_reg was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/char_vertical_projection.v:135]
WARNING: [Synth 8-6014] Unused sequential element y_cnt_d1_reg was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/char_vertical_projection.v:140]
WARNING: [Synth 8-6014] Unused sequential element rd_data_d4_reg was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/char_vertical_projection.v:193]
WARNING: [Synth 8-6014] Unused sequential element rd_data_d5_reg was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/char_vertical_projection.v:194]
WARNING: [Synth 8-7137] Register x_cnt_d1_reg in module char_vertical_projection has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/char_vertical_projection.v:138]
WARNING: [Synth 8-6014] Unused sequential element x_cnt_r1_reg was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/Get_EigenValue.v:265]
WARNING: [Synth 8-6014] Unused sequential element y_cnt_r1_reg was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/Get_EigenValue.v:266]
WARNING: [Synth 8-6014] Unused sequential element x_cnt_r2_reg was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/Get_EigenValue.v:267]
WARNING: [Synth 8-6014] Unused sequential element y_cnt_r2_reg was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/Get_EigenValue.v:268]
WARNING: [Synth 8-6014] Unused sequential element x_cnt_r1_reg was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:160]
WARNING: [Synth 8-6014] Unused sequential element y_cnt_r1_reg was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:161]
WARNING: [Synth 8-6014] Unused sequential element x_cnt_r2_reg was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:162]
WARNING: [Synth 8-6014] Unused sequential element y_cnt_r2_reg was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:163]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][38] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][37] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][36] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][35] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][34] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][33] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][32] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][31] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][30] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][29] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][28] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][27] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][26] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][25] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][24] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][23] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][22] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][21] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][20] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][19] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][18] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][17] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][16] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][15] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][14] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][13] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][12] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][11] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][10] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][9] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][8] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][7] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][6] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][5] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][4] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][3] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][2] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][1] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[1][0] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][38] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][37] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][36] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][35] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][34] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][33] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][32] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][31] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][30] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][29] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][28] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][27] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][26] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][25] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][24] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][23] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][22] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][21] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][20] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][19] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][18] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][17] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][16] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][15] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][14] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][13] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][12] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][11] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][10] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][9] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][8] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
WARNING: [Synth 8-6014] Unused sequential element match_char1_reg[0][7] was removed.  [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/template_matching.v:233]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v4_2_infrastructure does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:140]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v4_2_infrastructure does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:141]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v4_2_infrastructure does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:142]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v4_2_infrastructure does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:143]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v4_2_infrastructure does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:144]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
WARNING: [Synth 8-3848] Net channel[0].inh_group in module/entity mig_7series_v4_2_round_robin_arb__parameterized0 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:153]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '14' bits. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:251]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
WARNING: [Synth 8-3848] Net col_mux.col_row_r in module/entity mig_7series_v4_2_arb_select does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:390]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:396]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized3 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized3 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized3 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized3 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized3 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized4 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized4 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized4 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized4 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized4 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized5 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized5 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized5 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized5 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized5 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
WARNING: [Synth 8-3848] Net A_pi_dqs_out_of_range in module/entity mig_7series_v4_2_ddr_phy_4lanes__parameterized0 does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:420]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_2_ddr_mc_phy_wrapper does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:227]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_2_ddr_phy_dqs_found_cal_hr does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:131]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1232]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_2_ddr_phy_init does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:276]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_2_ddr_phy_wrcal does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:155]
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:673]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:662]
WARNING: [Synth 8-3848] Net dbg_poc in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:335]
WARNING: [Synth 8-3848] Net lim_done in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:620]
WARNING: [Synth 8-3848] Net lim2init_write_request in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:619]
WARNING: [Synth 8-3848] Net complex_ocal_num_samples_done_r in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:533]
WARNING: [Synth 8-3848] Net complex_ocal_rd_victim_sel in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:534]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_start in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:597]
WARNING: [Synth 8-3848] Net oclk_center_write_resume in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:615]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_done in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:616]
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v4_2_memc_ui_top_std does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v:417]
WARNING: [Synth 8-3848] Net device_temp_i in module/entity mig_7series_0_mig does not have driver. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v:648]
WARNING: [Synth 8-7129] Port lcd_rgb[22] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[21] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[20] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[19] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[18] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[17] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[16] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[14] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[13] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[12] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[11] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[10] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[9] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[8] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[6] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[5] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[4] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[3] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[2] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[1] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port lcd_rgb[0] in module rd_id is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[7] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[6] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[5] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[4] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[3] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[2] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[1] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_multiple[0] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[7] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[6] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[5] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[4] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[3] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[2] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[1] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port ecc_single[0] in module mig_7series_v4_2_ui_rd_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[7] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[6] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[5] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[4] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[3] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[2] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[1] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port app_raw_not_ecc[0] in module mig_7series_v4_2_ui_wr_data is either unconnected or has no load
WARNING: [Synth 8-7129] Port wr_data_addr[4] in module mig_7series_v4_2_ui_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port accept in module mig_7series_v4_2_ui_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[11] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[10] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[9] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[8] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[7] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[6] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[5] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[4] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[3] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[2] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[1] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_device_temp[0] in module mig_7series_v4_2_ddr_phy_tempmon is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[99] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[98] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[97] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[96] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[95] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[94] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[93] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[16] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[15] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[12] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[11] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[10] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_wrcal[9] in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port dqsfound_retry_done in module mig_7series_v4_2_ddr_phy_wrcal is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_aux_out[3] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_aux_out[2] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_aux_out[1] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port calib_aux_out[0] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[255] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[254] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[253] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[252] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[251] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[250] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[249] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[248] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[247] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[246] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[245] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[244] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[243] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[242] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[241] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[240] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[239] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[238] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[237] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[236] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[235] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[234] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
WARNING: [Synth 8-7129] Port dbg_phy_init[233] in module mig_7series_v4_2_ddr_phy_init is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2365.133 ; gain = 908.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2365.133 ; gain = 908.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2365.133 ; gain = 908.621
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.762 . Memory (MB): peak = 2365.133 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 213 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/projection_ram/projection_ram/projection_ram_in_context.xdc] for cell 'u_image_process/u1_VIP_horizon_projection/u_projection_ram'
Finished Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/projection_ram/projection_ram/projection_ram_in_context.xdc] for cell 'u_image_process/u1_VIP_horizon_projection/u_projection_ram'
Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/projection_ram/projection_ram/projection_ram_in_context.xdc] for cell 'u_image_process/u1_VIP_vertical_projection/u_projection_ram'
Finished Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/projection_ram/projection_ram/projection_ram_in_context.xdc] for cell 'u_image_process/u1_VIP_vertical_projection/u_projection_ram'
Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/projection_ram/projection_ram/projection_ram_in_context.xdc] for cell 'u_image_process/u2_char_horizon_projection/u_projection_ram'
Finished Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/projection_ram/projection_ram/projection_ram_in_context.xdc] for cell 'u_image_process/u2_char_horizon_projection/u_projection_ram'
Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/projection_ram/projection_ram/projection_ram_in_context.xdc] for cell 'u_image_process/u2_char_vertical_projection/u_projection_ram'
Finished Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/projection_ram/projection_ram/projection_ram_in_context.xdc] for cell 'u_image_process/u2_char_vertical_projection/u_projection_ram'
Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/rd_fifo/rd_fifo/rd_fifo_in_context.xdc] for cell 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo'
Finished Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/rd_fifo/rd_fifo/rd_fifo_in_context.xdc] for cell 'u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo'
Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_image_process/u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/u_ram_1024x8_0'
Finished Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_image_process/u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/u_ram_1024x8_0'
Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_image_process/u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/u_ram_1024x8_1'
Finished Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_image_process/u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/u_ram_1024x8_1'
Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_image_process/u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0'
Finished Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_image_process/u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0'
Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_image_process/u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_1'
Finished Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_image_process/u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_1'
Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_image_process/u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/u_ram_1024x8_0'
Finished Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_image_process/u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/u_ram_1024x8_0'
Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_image_process/u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/u_ram_1024x8_1'
Finished Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_image_process/u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/u_ram_1024x8_1'
Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_image_process/u2_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/u_ram_1024x8_0'
Finished Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_image_process/u2_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/u_ram_1024x8_0'
Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_image_process/u2_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/u_ram_1024x8_1'
Finished Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_image_process/u2_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/u_ram_1024x8_1'
Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_image_process/u2_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/u_ram_1024x8_0'
Finished Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_image_process/u2_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/u_ram_1024x8_0'
Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_image_process/u2_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/u_ram_1024x8_1'
Finished Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'u_image_process/u2_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/u_ram_1024x8_1'
Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/wr_fifo/wr_fifo/rd_fifo_in_context.xdc] for cell 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo'
Finished Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/wr_fifo/wr_fifo/rd_fifo_in_context.xdc] for cell 'u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo'
Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/cordic/cordic/cordic_in_context.xdc] for cell 'u_image_process/u1_Sobel_Edge_Detector/u_cordic'
Finished Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/cordic/cordic/cordic_in_context.xdc] for cell 'u_image_process/u1_Sobel_Edge_Detector/u_cordic'
Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Finished Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_ddr3_top/u_mig_7series_0'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:491]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:498]
Finished Parsing XDC File [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'u_ddr3_top/u_mig_7series_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ov5640_fun4_lcd_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ov5640_fun4_lcd_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/vivado/project_3/ov5640_fun4_lcd.srcs/constrs_1/new/pin.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [D:/vivado/project_3/ov5640_fun4_lcd.srcs/constrs_1/new/pin.xdc:1]
WARNING: [Vivado 12-507] No nets matched 'cam_pclk_IBUF'. [D:/vivado/project_3/ov5640_fun4_lcd.srcs/constrs_1/new/pin.xdc:58]
Finished Parsing XDC File [D:/vivado/project_3/ov5640_fun4_lcd.srcs/constrs_1/new/pin.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/vivado/project_3/ov5640_fun4_lcd.srcs/constrs_1/new/pin.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ov5640_fun4_lcd_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado/project_3/ov5640_fun4_lcd.srcs/constrs_1/new/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ov5640_fun4_lcd_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ov5640_fun4_lcd_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/vivado/project_3/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/vivado/project_3/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2484.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 132 instances were transformed.
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 4 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 96 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.244 . Memory (MB): peak = 2484.180 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'u_image_process/u1_Sobel_Edge_Detector/u_cordic' at clock pin 'aclk' is different from the actual clock period '40.000', this can lead to different synthesis results.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2484.180 ; gain = 1027.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2484.180 ; gain = 1027.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc, line 28).
Applied set_property KEEP_HIERARCHY = SOFT for u_ddr3_top/u_mig_7series_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_image_process/u1_VIP_horizon_projection/u_projection_ram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_image_process/u1_VIP_vertical_projection/u_projection_ram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_image_process/u2_char_horizon_projection/u_projection_ram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_image_process/u2_char_vertical_projection/u_projection_ram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_image_process/u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/u_ram_1024x8_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_image_process/u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_image_process/u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/u_ram_1024x8_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_image_process/u2_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/u_ram_1024x8_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_image_process/u2_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/u_ram_1024x8_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_image_process/u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/u_ram_1024x8_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_image_process/u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_image_process/u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/u_ram_1024x8_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_image_process/u2_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/u_ram_1024x8_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_image_process/u2_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/u_ram_1024x8_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_image_process/u1_Sobel_Edge_Detector/u_cordic. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_clk_wiz_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2484.180 ; gain = 1027.668
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'i2c_dri'
INFO: [Synth 8-802] inferred FSM for state register 'edge_cnt_reg' in module 'char_horizon_projection'
INFO: [Synth 8-802] inferred FSM for state register 'char_edge_cnt_reg' in module 'char_vertical_projection'
INFO: [Synth 8-802] inferred FSM for state register 'state_cnt_reg' in module 'ddr3_rw'
INFO: [Synth 8-802] inferred FSM for state register 'xadc_supplied_temperature.tempmon_state_reg' in module 'mig_7series_v4_2_tempmon'
INFO: [Synth 8-802] inferred FSM for state register 'wl_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_wrlvl'
INFO: [Synth 8-802] inferred FSM for state register 'fine_adj_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_dqs_found_cal_hr'
INFO: [Synth 8-802] inferred FSM for state register 'cal1_state_r_reg' in module 'mig_7series_v4_2_ddr_phy_rdlvl'
INFO: [Synth 8-802] inferred FSM for state register 'tempmon_state_reg' in module 'mig_7series_v4_2_ddr_phy_tempmon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 st_idle |                         00000001 |                         00000001
               st_sladdr |                         00000010 |                         00000010
               st_addr16 |                         00000100 |                         00000100
                st_addr8 |                         00001000 |                         00001000
              st_data_wr |                         00010000 |                         00010000
              st_addr_rd |                         00100000 |                         00100000
              st_data_rd |                         01000000 |                         01000000
                 st_stop |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'i2c_dri'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE0 |                              001 |                             0001
                 iSTATE1 |                              010 |                             0010
                 iSTATE2 |                              011 |                             0011
                 iSTATE3 |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'edge_cnt_reg' using encoding 'sequential' in module 'char_horizon_projection'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE8 |                             0000 |                           000000
                 iSTATE6 |                             0001 |                           000001
                 iSTATE5 |                             0010 |                           000010
                 iSTATE4 |                             0011 |                           000011
                  iSTATE |                             0100 |                           000100
                iSTATE14 |                             0101 |                           000101
                iSTATE11 |                             0110 |                           000110
                iSTATE10 |                             0111 |                           000111
                iSTATE13 |                             1000 |                           001000
                iSTATE12 |                             1001 |                           001001
                 iSTATE9 |                             1010 |                           001010
                 iSTATE7 |                             1011 |                           001011
                 iSTATE3 |                             1100 |                           001100
                 iSTATE2 |                             1101 |                           001101
                 iSTATE1 |                             1110 |                           001110
                 iSTATE0 |                             1111 |                           001111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'char_edge_cnt_reg' using encoding 'sequential' in module 'char_vertical_projection'
WARNING: [Synth 8-327] inferring latch for variable 'res_flag_reg' [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:44]
WARNING: [Synth 8-327] inferring latch for variable 'res_reg' [D:/vivado/project_3/project_1.srcs/sources_1/new/judge.sv:45]
WARNING: [Synth 8-327] inferring latch for variable 'char2_pixel_index_reg' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/add_char.v:227]
WARNING: [Synth 8-327] inferring latch for variable 'char3_pixel_index_reg' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/add_char.v:228]
WARNING: [Synth 8-327] inferring latch for variable 'char4_pixel_index_reg' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/add_char.v:229]
WARNING: [Synth 8-327] inferring latch for variable 'char5_pixel_index_reg' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/add_char.v:230]
WARNING: [Synth 8-327] inferring latch for variable 'char6_pixel_index_reg' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/add_char.v:231]
WARNING: [Synth 8-327] inferring latch for variable 'char7_pixel_index_reg' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/add_char.v:232]
WARNING: [Synth 8-327] inferring latch for variable 'char1_pixel_index_reg' [D:/vivado/project_3/ov5640_fun4_lcd.srcs/sources_1/new/image_process/add_char.v:226]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
               DDR3_DONE |                             0010 |                             0010
                   WRITE |                             0100 |                             0100
                    READ |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_cnt_reg' in module 'ddr3_rw'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               INIT_IDLE |                             0001 |                              000
       REQUEST_READ_TEMP |                             1000 |                              001
           WAIT_FOR_READ |                             0100 |                              010
                    READ |                             0010 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'xadc_supplied_temperature.tempmon_state_reg' using encoding 'one-hot' in module 'mig_7series_v4_2_tempmon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WL_IDLE |                            01110 |                            00000
                 WL_INIT |                            10010 |                            00001
        WL_INIT_FINE_INC |                            01100 |                            00010
  WL_INIT_FINE_INC_WAIT1 |                            01000 |                            00011
   WL_INIT_FINE_INC_WAIT |                            01001 |                            00100
        WL_INIT_FINE_DEC |                            11001 |                            00101
  WL_INIT_FINE_DEC_WAIT1 |                            10111 |                            11001
   WL_INIT_FINE_DEC_WAIT |                            11000 |                            00110
                 WL_WAIT |                            00110 |                            01000
           WL_EDGE_CHECK |                            11011 |                            01001
              WL_DQS_CNT |                            10100 |                            01011
             WL_FINE_DEC |                            00000 |                            01110
       WL_FINE_DEC_WAIT1 |                            00001 |                            11010
        WL_FINE_DEC_WAIT |                            10001 |                            01111
            WL_CORSE_DEC |                            10110 |                            10100
       WL_CORSE_DEC_WAIT |                            11010 |                            10101
      WL_CORSE_DEC_WAIT1 |                            10101 |                            10110
        WL_2RANK_DQS_CNT |                            00010 |                            01101
            WL_DQS_CHECK |                            00011 |                            01010
             WL_FINE_INC |                            01101 |                            00111
        WL_FINE_INC_WAIT |                            10011 |                            10111
      WL_2RANK_FINAL_TAP |                            01111 |                            11000
            WL_CORSE_INC |                            01011 |                            10000
   WL_CORSE_INC_WAIT_TMP |                            10000 |                            11011
       WL_CORSE_INC_WAIT |                            01010 |                            10001
      WL_CORSE_INC_WAIT1 |                            00111 |                            10010
      WL_CORSE_INC_WAIT2 |                            00101 |                            10011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wl_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_2_ddr_phy_wrlvl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FINE_ADJ_IDLE |                             0000 |                             0000
                RST_WAIT |                             0001 |                             0011
           FINE_ADJ_DONE |                             0010 |                             1111
            RST_POSTWAIT |                             0011 |                             0001
           RST_POSTWAIT1 |                             0100 |                             0010
           FINE_ADJ_INIT |                             0101 |                             0100
                FINE_INC |                             0110 |                             0101
           FINE_INC_WAIT |                             0111 |                             0110
        FINE_INC_PREWAIT |                             1000 |                             0111
          DETECT_PREWAIT |                             1001 |                             1000
         DETECT_DQSFOUND |                             1010 |                             1001
                FINE_DEC |                             1011 |                             1011
           FINE_DEC_WAIT |                             1100 |                             1100
        FINE_DEC_PREWAIT |                             1101 |                             1101
              FINAL_WAIT |                             1110 |                             1110
              PRECH_WAIT |                             1111 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fine_adj_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_2_ddr_phy_dqs_found_cal_hr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CAL1_IDLE | 00000000000000000000000000010000000 |                           000000
       CAL1_NEW_DQS_WAIT | 00000000000000000000010000000000000 |                           000001
   CAL1_STORE_FIRST_WAIT | 00000000000000000010000000000000000 |                           000010
         CAL1_PAT_DETECT | 00000000000000100000000000000000000 |                           000011
    CAL1_DQ_IDEL_TAP_INC | 00000000000000000000000000000000100 |                           000100
CAL1_DQ_IDEL_TAP_INC_WAIT | 00000000000000000000000000000001000 |                           000101
     CAL1_MPR_PAT_DETECT | 00000000000000000000000010000000000 |                           011111
         CAL1_VALID_WAIT | 10000000000000000000000000000000000 |                           011110
        CAL1_DETECT_EDGE | 00000000000001000000000000000000000 |                           001000
          CAL1_CALC_IDEL | 00000100000000000000000000000000000 |                           001011
        CAL1_CENTER_WAIT | 00000000000000000000000000000000001 |                           100010
       CAL1_IDEL_DEC_CPT | 00000000000000000000000000000000010 |                           001100
    CAL1_DQ_IDEL_TAP_DEC | 00000000000000000001000000000000000 |                           000110
CAL1_DQ_IDEL_TAP_DEC_WAIT | 00100000000000000000000000000000000 |                           000111
           CAL1_NEXT_DQS | 00000000000000000000000000000010000 |                           001110
          CAL1_REGL_LOAD | 00000000000000000000000000001000000 |                           011011
               CAL1_DONE | 00000000000000000000000000000100000 |                           001111
    CAL1_NEW_DQS_PREWAIT | 00000000000000000000000000100000000 |                           100000
   CAL1_MPR_NEW_DQS_WAIT | 00000000000000000000000001000000000 |                           011101
  CAL1_IDEL_DEC_CPT_WAIT | 00000000000000000000100000000000000 |                           001101
 CAL1_RD_STOP_FOR_PI_INC | 00000000000000000000000100000000000 |                           100001
       CAL1_IDEL_INC_CPT | 00000000000000000000001000000000000 |                           001001
  CAL1_IDEL_INC_CPT_WAIT | 00010000000000000000000000000000000 |                           001010
          CAL1_RDLVL_ERR | 00000000000010000000000000000000000 |                           011100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cal1_state_r_reg' using encoding 'one-hot' in module 'mig_7series_v4_2_ddr_phy_rdlvl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                      00000000001 |                      00000000001
                    INIT |                      00000000010 |                      00000000010
                 NEUTRAL |                      00001000000 |                      00001000000
                 ONE_DEC |                      00010000000 |                      00010000000
                 TWO_DEC |                      00100000000 |                      00100000000
               THREE_DEC |                      01000000000 |                      01000000000
                FOUR_DEC |                      10000000000 |                      10000000000
                 ONE_INC |                      00000100000 |                      00000100000
                 TWO_INC |                      00000010000 |                      00000010000
               THREE_INC |                      00000001000 |                      00000001000
                FOUR_INC |                      00000000100 |                      00000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tempmon_state_reg' in module 'mig_7series_v4_2_ddr_phy_tempmon'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 2484.180 ; gain = 1027.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 6     
	   2 Input   32 Bit       Adders := 7     
	   2 Input   28 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 44    
	   4 Input   16 Bit       Adders := 2     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 16    
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 16    
	   3 Input   11 Bit       Adders := 13    
	   2 Input   10 Bit       Adders := 106   
	   3 Input   10 Bit       Adders := 21    
	   4 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 9     
	   2 Input    7 Bit       Adders := 8     
	  40 Input    6 Bit       Adders := 64    
	   2 Input    6 Bit       Adders := 50    
	   3 Input    6 Bit       Adders := 22    
	   4 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 46    
	   2 Input    4 Bit       Adders := 30    
	   2 Input    3 Bit       Adders := 30    
	   3 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 52    
	   3 Input    2 Bit       Adders := 3     
	   4 Input    2 Bit       Adders := 5     
	   5 Input    2 Bit       Adders := 1     
	   8 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 5     
	   3 Input    1 Bit       Adders := 1     
	   4 Input    1 Bit       Adders := 1     
	   5 Input    1 Bit       Adders := 1     
	   6 Input    1 Bit       Adders := 1     
	   7 Input    1 Bit       Adders := 1     
	   8 Input    1 Bit       Adders := 1     
	   9 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input     40 Bit         XORs := 64    
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	             1024 Bit    Registers := 2     
	              512 Bit    Registers := 11    
	              288 Bit    Registers := 1     
	              256 Bit    Registers := 5     
	              160 Bit    Registers := 1     
	               88 Bit    Registers := 1     
	               80 Bit    Registers := 4     
	               56 Bit    Registers := 1     
	               40 Bit    Registers := 91    
	               32 Bit    Registers := 6     
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 8     
	               24 Bit    Registers := 10    
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 36    
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 6     
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 32    
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 113   
	                9 Bit    Registers := 16    
	                8 Bit    Registers := 70    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 207   
	                5 Bit    Registers := 59    
	                4 Bit    Registers := 196   
	                3 Bit    Registers := 81    
	                2 Bit    Registers := 94    
	                1 Bit    Registers := 2076  
+---Muxes : 
	   2 Input 1024 Bit        Muxes := 1     
	   2 Input  256 Bit        Muxes := 6     
	   4 Input  256 Bit        Muxes := 1     
	   2 Input  255 Bit        Muxes := 1     
	   2 Input   80 Bit        Muxes := 11    
	   2 Input   56 Bit        Muxes := 1     
	  24 Input   35 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 22    
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   30 Bit        Muxes := 21    
	   4 Input   30 Bit        Muxes := 7     
	   2 Input   28 Bit        Muxes := 4     
	   5 Input   28 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 12    
	   5 Input   24 Bit        Muxes := 2     
	   2 Input   21 Bit        Muxes := 8     
	   4 Input   20 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 288   
	   3 Input   16 Bit        Muxes := 1     
	   6 Input   15 Bit        Muxes := 1     
	   3 Input   14 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 8     
	   4 Input   14 Bit        Muxes := 1     
	   8 Input   14 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 3     
	   3 Input   12 Bit        Muxes := 1     
	  12 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 9     
	   4 Input   11 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 48    
	   4 Input   10 Bit        Muxes := 3     
	   5 Input   10 Bit        Muxes := 1     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 27    
	   4 Input    9 Bit        Muxes := 9     
	   2 Input    8 Bit        Muxes := 73    
	   5 Input    8 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 1     
	  22 Input    8 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 70    
	   3 Input    7 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 1     
	   5 Input    7 Bit        Muxes := 2     
	  31 Input    7 Bit        Muxes := 1     
	  29 Input    7 Bit        Muxes := 1     
	  33 Input    7 Bit        Muxes := 1     
	  22 Input    7 Bit        Muxes := 1     
	   6 Input    7 Bit        Muxes := 1     
	   9 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 212   
	   3 Input    6 Bit        Muxes := 4     
	   4 Input    6 Bit        Muxes := 18    
	  27 Input    6 Bit        Muxes := 6     
	   5 Input    6 Bit        Muxes := 2     
	  16 Input    6 Bit        Muxes := 1     
	  24 Input    6 Bit        Muxes := 5     
	  23 Input    6 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 48    
	   8 Input    5 Bit        Muxes := 4     
	  27 Input    5 Bit        Muxes := 1     
	  58 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 4     
	  24 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 7     
	  18 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 73    
	  32 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 3     
	   7 Input    4 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 87    
	   4 Input    3 Bit        Muxes := 11    
	  27 Input    3 Bit        Muxes := 11    
	   3 Input    3 Bit        Muxes := 3     
	  24 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 2     
	   9 Input    3 Bit        Muxes := 2     
	  10 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 85    
	   4 Input    2 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 6     
	   8 Input    2 Bit        Muxes := 8     
	  24 Input    2 Bit        Muxes := 1     
	  23 Input    2 Bit        Muxes := 6     
	   5 Input    2 Bit        Muxes := 5     
	   6 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 1132  
	   4 Input    1 Bit        Muxes := 134   
	   5 Input    1 Bit        Muxes := 11    
	  16 Input    1 Bit        Muxes := 37    
	   3 Input    1 Bit        Muxes := 34    
	   8 Input    1 Bit        Muxes := 8     
	  27 Input    1 Bit        Muxes := 35    
	  24 Input    1 Bit        Muxes := 30    
	  23 Input    1 Bit        Muxes := 34    
	  10 Input    1 Bit        Muxes := 17    
	  12 Input    1 Bit        Muxes := 4     
	  31 Input    1 Bit        Muxes := 7     
	  29 Input    1 Bit        Muxes := 7     
	  22 Input    1 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 6     
	  33 Input    1 Bit        Muxes := 5     
	   9 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg, operation Mode is: (A2*(B:0x2c5))'.
DSP Report: register u_vlg_ultrawave/uut_vlg_echo/o_t_us_reg is absorbed into DSP u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg.
DSP Report: register u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg is absorbed into DSP u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg.
DSP Report: operator u_vlg_ultrawave/uut_vlg_cal/w_mult_result0 is absorbed into DSP u_vlg_ultrawave/uut_vlg_cal/w_mult_result_reg.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is: A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is: A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is: A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is: A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is: A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is: A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
DSP Report: Generating DSP char7_total_pixels0, operation Mode is: A*B.
DSP Report: operator char7_total_pixels0 is absorbed into DSP char7_total_pixels0.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DISPLAY_CHAR2_reg[2][71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DISPLAY_CHAR2_reg[0][0] )
DSP Report: Generating DSP gxy_square1, operation Mode is: A*B.
DSP Report: operator gxy_square1 is absorbed into DSP gxy_square1.
DSP Report: Generating DSP gxy_square0, operation Mode is: PCIN+A*B.
DSP Report: operator gxy_square0 is absorbed into DSP gxy_square0.
DSP Report: operator gxy_square1 is absorbed into DSP gxy_square0.
INFO: [Synth 8-3886] merging instance 'u1_rgb2ycbcr/rgb_b_m2_reg[15]' (FDC) to 'u1_rgb2ycbcr/rgb_g_m1_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1_rgb2ycbcr/rgb_b_m2_reg[14]' (FDC) to 'u1_rgb2ycbcr/rgb_g_m1_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1_rgb2ycbcr/rgb_b_m2_reg[13]' (FDC) to 'u1_rgb2ycbcr/rgb_g_m1_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1_rgb2ycbcr/rgb_g_m1_reg[15]' (FDC) to 'u1_rgb2ycbcr/rgb_b_m1_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1_rgb2ycbcr/rgb_b_m0_reg[15]' (FDC) to 'u1_rgb2ycbcr/rgb_b_m1_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1_rgb2ycbcr/rgb_b_m0_reg[14]' (FDC) to 'u1_rgb2ycbcr/rgb_b_m1_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1_rgb2ycbcr/rgb_b_m0_reg[13]' (FDC) to 'u1_rgb2ycbcr/rgb_b_m1_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1_rgb2ycbcr/rgb_r_m0_reg[15]' (FDC) to 'u1_rgb2ycbcr/rgb_b_m1_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1_rgb2ycbcr/rgb_g_m2_reg[15]' (FDC) to 'u1_rgb2ycbcr/rgb_b_m1_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1_rgb2ycbcr/rgb_r_m2_reg[0]' (FDC) to 'u1_rgb2ycbcr/rgb_b_m1_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1_rgb2ycbcr/rgb_r_m2_reg[1]' (FDC) to 'u1_rgb2ycbcr/rgb_b_m1_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1_rgb2ycbcr/rgb_r_m2_reg[2]' (FDC) to 'u1_rgb2ycbcr/rgb_b_m1_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1_rgb2ycbcr/rgb_r_m2_reg[3]' (FDC) to 'u1_rgb2ycbcr/rgb_b_m1_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1_rgb2ycbcr/rgb_r_m2_reg[4]' (FDC) to 'u1_rgb2ycbcr/rgb_b_m1_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1_rgb2ycbcr/rgb_r_m2_reg[5]' (FDC) to 'u1_rgb2ycbcr/rgb_b_m1_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1_rgb2ycbcr/rgb_r_m2_reg[6]' (FDC) to 'u1_rgb2ycbcr/rgb_b_m1_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1_rgb2ycbcr/rgb_r_m2_reg[15]' (FDC) to 'u1_rgb2ycbcr/rgb_b_m1_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1_rgb2ycbcr/rgb_r_m1_reg[15]' (FDC) to 'u1_rgb2ycbcr/rgb_b_m1_reg[15]'
INFO: [Synth 8-3886] merging instance 'u1_rgb2ycbcr/rgb_b_m1_reg[15]' (FDC) to 'u1_rgb2ycbcr/rgb_b_m1_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_rgb2ycbcr/rgb_b_m1_reg[0]' (FDC) to 'u1_rgb2ycbcr/rgb_b_m1_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_rgb2ycbcr/rgb_b_m1_reg[1]' (FDC) to 'u1_rgb2ycbcr/rgb_b_m1_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_rgb2ycbcr/rgb_b_m1_reg[2]' (FDC) to 'u1_rgb2ycbcr/rgb_b_m1_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_rgb2ycbcr/rgb_b_m1_reg[3]' (FDC) to 'u1_rgb2ycbcr/rgb_b_m1_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_rgb2ycbcr/rgb_b_m1_reg[4]' (FDC) to 'u1_rgb2ycbcr/rgb_b_m1_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_rgb2ycbcr/rgb_b_m1_reg[5]' (FDC) to 'u1_rgb2ycbcr/rgb_b_m1_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_rgb2ycbcr/rgb_b_m1_reg[6]' (FDC) to 'u1_rgb2ycbcr/rgb_r_m1_reg[14]'
INFO: [Synth 8-3886] merging instance 'u1_rgb2ycbcr/rgb_b_m1_reg[7]' (FDC) to 'u1_rgb2ycbcr/rgb_b_m1_reg[12]'
INFO: [Synth 8-3886] merging instance 'u1_rgb2ycbcr/rgb_b_m1_reg[8]' (FDC) to 'u1_rgb2ycbcr/rgb_b_m1_reg[13]'
INFO: [Synth 8-3886] merging instance 'u1_rgb2ycbcr/rgb_b_m1_reg[9]' (FDC) to 'u1_rgb2ycbcr/rgb_b_m1_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u1_rgb2ycbcr/\rgb_r_m1_reg[14] )
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[0]' (FD) to 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[1]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[1]' (FD) to 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[2]' (FD) to 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[3]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[3]' (FD) to 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[4]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[4]' (FD) to 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[5]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[5]' (FD) to 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[6]' (FD) to 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[7]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d1_reg[0]' (FD) to 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d1_reg[1]' (FD) to 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d1_reg[2]' (FD) to 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d1_reg[3]' (FD) to 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d1_reg[4]' (FD) to 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d1_reg[5]' (FD) to 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d1_reg[6]' (FD) to 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d1_reg[7]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d2_reg[0]' (FD) to 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d2_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d2_reg[1]' (FD) to 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d2_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d2_reg[2]' (FD) to 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d2_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d2_reg[3]' (FD) to 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d2_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d2_reg[4]' (FD) to 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d2_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d2_reg[5]' (FD) to 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d2_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d2_reg[6]' (FD) to 'u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d2_reg[7]'
INFO: [Synth 8-3886] merging instance 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_reg[0]' (FD) to 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_reg[1]'
INFO: [Synth 8-3886] merging instance 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_reg[1]' (FD) to 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_reg[2]' (FD) to 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_reg[3]'
INFO: [Synth 8-3886] merging instance 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_reg[3]' (FD) to 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_reg[4]'
INFO: [Synth 8-3886] merging instance 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_reg[4]' (FD) to 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_reg[5]'
INFO: [Synth 8-3886] merging instance 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_reg[5]' (FD) to 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_reg[6]' (FD) to 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d0_reg[7]'
INFO: [Synth 8-3886] merging instance 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_reg[0]' (FD) to 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_reg[1]' (FD) to 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_reg[2]' (FD) to 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_reg[3]' (FD) to 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_reg[4]' (FD) to 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_reg[5]' (FD) to 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_reg[6]' (FD) to 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d1_reg[7]'
INFO: [Synth 8-3886] merging instance 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_reg[0]' (FD) to 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_reg[1]' (FD) to 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_reg[2]' (FD) to 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_reg[3]' (FD) to 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_reg[4]' (FD) to 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_reg[5]' (FD) to 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_reg[6]' (FD) to 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_reg[7]'
INFO: [Synth 8-3886] merging instance 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/row3_data_reg[0]' (FDCE) to 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/row3_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/row3_data_reg[1]' (FDCE) to 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/row3_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/row3_data_reg[2]' (FDCE) to 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/row3_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/row3_data_reg[3]' (FDCE) to 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/row3_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/row3_data_reg[4]' (FDCE) to 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/row3_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/row3_data_reg[5]' (FDCE) to 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/row3_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/row3_data_reg[6]' (FDCE) to 'u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/row3_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[0]' (FD) to 'u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[1]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[1]' (FD) to 'u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[2]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[2]' (FD) to 'u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[3]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[3]' (FD) to 'u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[4]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[4]' (FD) to 'u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[5]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[5]' (FD) to 'u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[6]' (FD) to 'u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[7]'
INFO: [Synth 8-3886] merging instance 'u2_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[0]' (FD) to 'u2_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[1]'
INFO: [Synth 8-3886] merging instance 'u2_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[1]' (FD) to 'u2_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[2]'
INFO: [Synth 8-3886] merging instance 'u2_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[2]' (FD) to 'u2_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[3]'
INFO: [Synth 8-3886] merging instance 'u2_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[3]' (FD) to 'u2_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[4]'
INFO: [Synth 8-3886] merging instance 'u2_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[4]' (FD) to 'u2_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[5]'
INFO: [Synth 8-3886] merging instance 'u2_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[5]' (FD) to 'u2_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[6]'
INFO: [Synth 8-3886] merging instance 'u2_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[6]' (FD) to 'u2_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d0_reg[7]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d1_reg[0]' (FD) to 'u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d1_reg[1]' (FD) to 'u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d1_reg[2]' (FD) to 'u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d1_reg[3]' (FD) to 'u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d1_reg[4]' (FD) to 'u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d1_reg[5]' (FD) to 'u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d1_reg[6]' (FD) to 'u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d1_reg[7]'
INFO: [Synth 8-3886] merging instance 'u2_char_binarization/per_frame_Red_r_reg[1]' (FDC) to 'u2_char_binarization/per_frame_Red_r_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3_template_matching/\EIGEN_CHAR1_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u3_template_matching/\EIGEN_CHAR1_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3_template_matching/\match_index_char7_t_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3_template_matching/\match_index_char6_t_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3_template_matching/\match_index_char5_t_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3_template_matching/\match_index_char4_t_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3_template_matching/\match_index_char3_t_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3_template_matching/\match_index_char2_t_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3_template_matching/\match_index_char1_t_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u3_template_matching/\match_index_char3_r_reg[5] )
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse1_reg[6][3]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse1_reg[6][2]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse1_reg[6][1]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse1_reg[6][0]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'VCC' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse1_reg[5][3]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse1_reg[5][2]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'VCC' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse1_reg[5][1]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'VCC' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse1_reg[5][0]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'VCC' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse1_reg[4][3]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse1_reg[4][2]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'VCC' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse1_reg[4][1]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'VCC' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse1_reg[4][0]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'VCC' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse1_reg[3][3]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse1_reg[3][2]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse1_reg[3][1]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'VCC' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse1_reg[3][0]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse1_reg[2][3]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse1_reg[2][2]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse1_reg[2][1]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse1_reg[2][0]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse1_reg[1][3]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse1_reg[1][2]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'VCC' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse1_reg[1][1]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse1_reg[1][0]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse1_reg[0][3]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse1_reg[0][2]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse1_reg[0][1]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse1_reg[0][0]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse2_reg[6][3]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'VCC' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse2_reg[6][2]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse2_reg[6][1]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'VCC' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse2_reg[6][0]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse2_reg[5][3]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse2_reg[5][2]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse2_reg[5][1]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse2_reg[5][0]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse2_reg[4][3]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse2_reg[4][2]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'VCC' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse2_reg[4][1]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'VCC' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse2_reg[4][0]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'VCC' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse2_reg[3][3]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse2_reg[3][2]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse2_reg[3][1]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'VCC' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse2_reg[3][0]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse2_reg[2][3]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse2_reg[2][2]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'VCC' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse2_reg[2][1]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'VCC' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse2_reg[2][0]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'VCC' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse2_reg[1][3]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'u3_template_matching/transport1/transport/storehouse2_reg[1][2]/Q' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'VCC' [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
INFO: [Common 17-14] Message 'Synth 8-6859' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6859' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:33]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:40]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:40]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:40]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:40]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:40]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:40]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:40]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:40]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:40]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:40]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:40]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:40]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:40]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:40]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:40]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:40]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:40]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:40]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:40]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:40]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:40]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:40]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:40]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:40]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:40]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:40]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:40]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:40]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:47]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:47]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:47]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:47]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:47]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:47]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:47]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:47]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:47]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:47]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:47]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:47]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:47]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:47]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:47]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [D:/vivado/project_3/project_1.srcs/sources_1/new/setstorehouse.sv:47]
INFO: [Common 17-14] Message 'Synth 8-6858' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6858' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '88' to '4' bits. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:731]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod1[-1111111108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fine_delay_mod_reg[28] )
INFO: [Synth 8-4471] merging register 'bit_cnt_reg[7:0]' into 'bit_cnt_reg[7:0]' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:1012]
INFO: [Synth 8-4471] merging register 'bit_cnt_reg[7:0]' into 'bit_cnt_reg[7:0]' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:1012]
INFO: [Synth 8-4471] merging register 'ref_bit_reg[7:0]' into 'ref_bit_reg[7:0]' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v:397]
INFO: [Synth 8-4471] merging register 'single_rank.chip_cnt_r_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2796]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1232]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1230]
INFO: [Synth 8-4471] merging register 'gen_byte_sel_div2.byte_sel_cnt_reg[2:0]' into 'gen_byte_sel_div2.byte_sel_cnt_reg[2:0]' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:962]
INFO: [Synth 8-4471] merging register 'gen_byte_sel_div2.byte_sel_cnt_reg[2:0]' into 'gen_byte_sel_div2.byte_sel_cnt_reg[2:0]' [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:962]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\mb_wrlvl_inst.u_ddr_phy_wrlvl /\add_smallest_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\FSM_onehot_cal1_state_r_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr /\pi_dqs_found_any_bank_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/extend_cal_pat_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.phy_tmp_odt_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl /\prbs_state_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/oclk_calib_resume_level_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/oclkdelay_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_act_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/complex_rdlvl_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_rnk[1].mr2_r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\mb_wrlvl_inst.u_ddr_phy_wrlvl /dual_rnk_dec_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/calib_tap_end_if_reset_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_ddr3_noparity.parity_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\odd_cwl.phy_cas_n_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\calib_cas_slot_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl /fine_dly_error_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\complex_address_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_no_mirror.div_clk_loop[0].phy_address_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay /po_stg2_f_incdec_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/\calib_zero_ctrl_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\calib_sel_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/ext_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr /\pi_dqs_found_any_bank_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_last_byte_done_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/temp_lmr_done_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_rnk[0].mr2_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_valid_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\mb_wrlvl_inst.u_ddr_phy_wrlvl /wrlvl_final_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay /po_cnt_inc_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\calib_odt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl /\prbs_state_r1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_valid_r1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/mpr_end_if_reset_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay /po_stg2_c_incdec_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_valid_r1_reg)
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_cal1_state_r_reg[33]) is unused and will be removed from module mig_7series_v4_2_ddr_phy_rdlvl.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\rd_mux_sel_r_reg[2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:48 ; elapsed = 00:03:01 . Memory (MB): peak = 3103.930 ; gain = 1647.418
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 283, Available = 240. Use report_utilization command for details.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char6_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char6_total_pixels0 is absorbed into DSP char6_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char3_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char3_total_pixels0 is absorbed into DSP char3_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char2_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char2_total_pixels0 is absorbed into DSP char2_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char1_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char1_total_pixels0 is absorbed into DSP char1_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char4_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char4_total_pixels0 is absorbed into DSP char4_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
DSP Report: Generating DSP char5_total_pixels0, operation Mode is (post resource management): A*B.
DSP Report: operator char5_total_pixels0 is absorbed into DSP char5_total_pixels0.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------------------------+-------------------------------+---------------+----------------+
|Module Name                   | RTL Object                    | Depth x Width | Implemented As | 
+------------------------------+-------------------------------+---------------+----------------+
|i2c_dri                       | scl                           | 64x1          | LUT            | 
|i2c_dri                       | scl                           | 64x1          | LUT            | 
|i2c_dri                       | sda_out                       | 64x1          | LUT            | 
|mig_7series_v4_2_ddr_prbs_gen | mem_out                       | 256x18        | LUT            | 
|ov5640_fun4_lcd               | u_ov5640_dri/u_i2c_dr/scl     | 64x1          | LUT            | 
|ov5640_fun4_lcd               | u_ov5640_dri/u_i2c_dr/scl     | 64x1          | LUT            | 
|ov5640_fun4_lcd               | u_ov5640_dri/u_i2c_dr/sda_out | 64x1          | LUT            | 
+------------------------------+-------------------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name                                                                                                        | RTL Object                                                                | Inference | Size (Depth x Width) | Primitives   | 
+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------+----------------------+--------------+
|\u_ddr3_top/u_mig_7series_0                                                                                        | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14  | 
|\u_ddr3_top/u_mig_7series_0                                                                                        | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg | Implied   | 16 x 80              | RAM32M x 14  | 
|\u_ddr3_top/u_mig_7series_0                                                                                        | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg | Implied   | 16 x 80              | RAM32M x 14  | 
|\u_ddr3_top/u_mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14  | 
|\u_ddr3_top/u_mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14  | 
|\u_ddr3_top/u_mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14  | 
|\u_ddr3_top/u_mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14  | 
|\u_ddr3_top/u_mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14  | 
|\u_ddr3_top/u_mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14  | 
|\u_ddr3_top/u_mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14  | 
|\u_ddr3_top/u_mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14  | 
+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ov5640_fun4_lcd     | (A2*(B:0x2c5))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue      | A*B             | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Sobel_Edge_Detector | A*B             | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Sobel_Edge_Detector | PCIN+A*B        | 10     | 10     | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 504 of d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc. [d:/vivado/project_3/ov5640_fun4_lcd.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc:504]
WARNING: [Synth 8-565] redefining clock 'sys_clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:00 ; elapsed = 00:03:13 . Memory (MB): peak = 3103.930 ; gain = 1647.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:10 ; elapsed = 00:09:28 . Memory (MB): peak = 3752.133 ; gain = 2295.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------+----------------------+--------------+
|Module Name                                                                                                        | RTL Object                                                                | Inference | Size (Depth x Width) | Primitives   | 
+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------+----------------------+--------------+
|\u_ddr3_top/u_mig_7series_0                                                                                        | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14  | 
|\u_ddr3_top/u_mig_7series_0                                                                                        | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg | Implied   | 16 x 80              | RAM32M x 14  | 
|\u_ddr3_top/u_mig_7series_0                                                                                        | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg | Implied   | 16 x 80              | RAM32M x 14  | 
|\u_ddr3_top/u_mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14  | 
|\u_ddr3_top/u_mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_A.ddr_byte_lane_A  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14  | 
|\u_ddr3_top/u_mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14  | 
|\u_ddr3_top/u_mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_B.ddr_byte_lane_B  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14  | 
|\u_ddr3_top/u_mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14  | 
|\u_ddr3_top/u_mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_C.ddr_byte_lane_C  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14  | 
|\u_ddr3_top/u_mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D  | dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied   | 4 x 80               | RAM32M x 14  | 
|\u_ddr3_top/u_mig_7series_0 /u_ddr_mc_phyi_2/\ddr_phy_4lanes_0.u_ddr_phy_4lanes /\ddr_byte_lane_D.ddr_byte_lane_D  | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied   | 16 x 80              | RAM32M x 14  | 
+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:34 ; elapsed = 00:10:16 . Memory (MB): peak = 3752.133 ; gain = 2295.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:43 ; elapsed = 00:10:26 . Memory (MB): peak = 3752.133 ; gain = 2295.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:43 ; elapsed = 00:10:26 . Memory (MB): peak = 3752.133 ; gain = 2295.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:56 ; elapsed = 00:10:39 . Memory (MB): peak = 3752.133 ; gain = 2295.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:56 ; elapsed = 00:10:40 . Memory (MB): peak = 3752.133 ; gain = 2295.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:58 ; elapsed = 00:10:41 . Memory (MB): peak = 3752.133 ; gain = 2295.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:58 ; elapsed = 00:10:41 . Memory (MB): peak = 3752.133 ; gain = 2295.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                                                                                                                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mig_7series_0   | u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mig_7series_0   | u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mig_7series_0   | u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mig_7series_0   | u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phy_ctl_ready_r5_reg                                                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mig_7series_0   | u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r4_reg                                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mig_7series_0   | u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r5_reg                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mig_7series_0   | u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r7_reg                                                                            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mig_7series_0   | u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_reg                                                                                    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mig_7series_0   | u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[5]                                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mig_7series_0   | u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[14]                                                                        | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mig_7series_0   | u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_data_match_valid_r_reg                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mig_7series_0   | u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0]                                     | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mig_7series_0   | u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_reg                                                                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mig_7series_0   | u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r9_reg                                                                                                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ov5640_fun4_lcd | u_image_process/u1_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d2_reg[7]                                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ov5640_fun4_lcd | u_image_process/u1_Sobel_Edge_Detector/u_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/shiftin_d2_reg[7]                                                                                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ov5640_fun4_lcd | u_image_process/u1_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d2_reg[7]                                                                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ov5640_fun4_lcd | u_image_process/u2_VIP_Bit_Erosion_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d2_reg[7]                                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ov5640_fun4_lcd | u_image_process/u2_VIP_Bit_Dilation_Detector/u_matrix_generate_3x3_1bit/u_line_shift_ram_8bit/shiftin_d2_reg[7]                                                                                | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ov5640_fun4_lcd | u_image_process/u3_Get_EigenValue/per_frame_vsync_r_reg                                                                                                                                        | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ov5640_fun4_lcd | u_image_process/u1_Sobel_Edge_Detector/per_frame_href_r_reg[10]                                                                                                                                | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ov5640_fun4_lcd | u_image_process/u1_Sobel_Edge_Detector/per_frame_clken_r_reg[10]                                                                                                                               | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|ov5640_fun4_lcd | u_image_process/u1_VIP_horizon_projection/per_frame_vsync_r_reg                                                                                                                                | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 30     | 18     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Get_EigenValue | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |rd_fifo        |         1|
|2     |wr_fifo        |         1|
|3     |clk_wiz_0      |         1|
|4     |cordic         |         1|
|5     |blk_mem_gen_0  |        10|
|6     |projection_ram |         4|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |blk_mem_gen                    |     1|
|2     |blk_mem_gen_0                  |     9|
|11    |clk_wiz                        |     1|
|12    |cordic                         |     1|
|13    |projection_ram                 |     4|
|17    |rd_fifo                        |     1|
|18    |wr_fifo                        |     1|
|19    |BUFG                           |     7|
|20    |BUFH                           |     1|
|21    |BUFIO                          |     2|
|22    |CARRY4                         |  3778|
|23    |DSP48E1                        |   240|
|24    |IDDR                           |     4|
|25    |IDELAYCTRL                     |     1|
|26    |IDELAYE2                       |    32|
|27    |IN_FIFO                        |     4|
|28    |ISERDESE2                      |    32|
|29    |LUT1                           |   769|
|30    |LUT2                           | 11344|
|31    |LUT3                           |  4478|
|32    |LUT4                           |  7349|
|33    |LUT5                           |  5787|
|34    |LUT6                           | 14367|
|35    |MMCME2_ADV                     |     1|
|36    |MUXF7                          |   249|
|37    |MUXF8                          |    89|
|38    |ODDR                           |     9|
|39    |OSERDESE2                      |    63|
|42    |OUT_FIFO                       |     7|
|44    |PHASER_IN_PHY                  |     4|
|45    |PHASER_OUT_PHY                 |     7|
|47    |PHASER_REF                     |     2|
|48    |PHY_CONTROL                    |     2|
|49    |PLLE2_ADV                      |     1|
|50    |RAM32M                         |   212|
|51    |RAM32X1D                       |    10|
|52    |SRL16E                         |    26|
|53    |SRLC32E                        |     1|
|54    |XADC                           |     1|
|55    |FDCE                           |  8102|
|56    |FDPE                           |    84|
|57    |FDRE                           |  5160|
|58    |FDSE                           |   197|
|59    |LDC                            |    65|
|60    |LDCP                           |     1|
|61    |IBUF                           |    14|
|62    |IOBUF                          |     3|
|63    |IOBUFDS_DIFF_OUT_INTERMDISABLE |     4|
|64    |IOBUF_INTERMDISABLE            |    32|
|65    |OBUF                           |    36|
|66    |OBUFDS                         |     1|
|67    |OBUFT                          |    26|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:58 ; elapsed = 00:10:41 . Memory (MB): peak = 3752.133 ; gain = 2295.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 200 critical warnings and 147 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:29 ; elapsed = 00:10:31 . Memory (MB): peak = 3752.133 ; gain = 2176.574
Synthesis Optimization Complete : Time (s): cpu = 00:09:58 ; elapsed = 00:10:43 . Memory (MB): peak = 3752.133 ; gain = 2295.621
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3752.133 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4764 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 4 inverter(s) to 32 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 3752.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 328 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 4 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 32 instances
  LDC => LDCE: 65 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 1 instance 
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 212 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 10 instances

Synth Design complete, checksum: 1dc5b416
INFO: [Common 17-83] Releasing license: Synthesis
448 Infos, 491 Warnings, 200 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:13 ; elapsed = 00:11:00 . Memory (MB): peak = 3752.133 ; gain = 2688.562
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/vivado/project_3/project_1.runs/synth_1/ov5640_fun4_lcd.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3752.133 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ov5640_fun4_lcd_utilization_synth.rpt -pb ov5640_fun4_lcd_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 11 19:19:20 2024...
