Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sat Dec  5 18:31:02 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_30_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 Delay1No28_instance/Y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 1.011ns (29.372%)  route 2.431ns (70.628%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 6.401 - 4.000 ) 
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.999ns (routing 0.711ns, distribution 1.288ns)
  Clock Net Delay (Destination): 1.741ns (routing 0.646ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=61656, routed)       1.999     2.950    Delay1No28_instance/clk_IBUF_BUFG
    SLICE_X135Y297       FDCE                                         r  Delay1No28_instance/Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y297       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.029 r  Delay1No28_instance/Y_reg[1]/Q
                         net (fo=5, routed)           0.859     3.888    Delay1No28_instance/Q[1]
    SLICE_X145Y345       LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.053     3.941 r  Delay1No28_instance/geqOp_carry_i_16__4/O
                         net (fo=1, routed)           0.013     3.954    Sum11_1_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X145Y345       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     4.146 r  Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.172    Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X145Y346       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.187 r  Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.213    Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X145Y347       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.265 r  Sum11_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.326     4.591    Delay1No29_instance/CO[0]
    SLICE_X147Y346       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     4.724 r  Delay1No29_instance/shiftedFracY_d1[12]_i_4__4/O
                         net (fo=3, routed)           0.144     4.868    Delay1No28_instance/Y_reg[23]_0[0]
    SLICE_X146Y346       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     5.020 r  Delay1No28_instance/shiftedFracY_d1[32]_i_9__4/O
                         net (fo=3, routed)           0.154     5.174    Delay1No28_instance/shiftedFracY_d1[32]_i_9__4_n_0
    SLICE_X145Y347       LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     5.326 r  Delay1No28_instance/shiftedFracY_d1[12]_i_3__4/O
                         net (fo=34, routed)          0.349     5.675    Delay1No29_instance/shiftVal__5[0]
    SLICE_X144Y340       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     5.711 r  Delay1No29_instance/shiftedFracY_d1[8]_i_2__4/O
                         net (fo=4, routed)           0.296     6.007    Delay1No29_instance/level2__3[9]
    SLICE_X143Y344       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     6.104 r  Delay1No29_instance/shiftedFracY_d1[8]_i_1__4/O
                         net (fo=2, routed)           0.189     6.293    Delay1No28_instance/Y_reg[26]_0[2]
    SLICE_X144Y346       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     6.343 r  Delay1No28_instance/shiftedFracY_d1[24]_i_1__4/O
                         net (fo=1, routed)           0.049     6.392    Sum11_1_impl_instance/FPAddSubOp_instance/D[13]
    SLICE_X144Y346       FDRE                                         r  Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=61656, routed)       1.741     6.401    Sum11_1_impl_instance/FPAddSubOp_instance/clk
    SLICE_X144Y346       FDRE                                         r  Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/C
                         clock pessimism              0.377     6.778    
                         clock uncertainty           -0.035     6.742    
    SLICE_X144Y346       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.767    Sum11_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]
  -------------------------------------------------------------------
                         required time                          6.767    
                         arrival time                          -6.392    
  -------------------------------------------------------------------
                         slack                                  0.376    




