// Seed: 1239390794
module module_0 #(
    parameter id_4 = 32'd59,
    parameter id_5 = 32'd28
) (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout uwire id_2;
  input wire id_1;
  logic [1 : 1] _id_4;
  ;
  assign id_3 = -1;
  wire _id_5;
  logic [7:0] id_6;
  assign id_2 = 1'b0;
  parameter id_7 = 1'd0;
  wire id_8;
  assign id_6[id_4] = id_6[id_5];
  logic id_9;
  ;
endmodule
module module_1 #(
    parameter id_12 = 32'd70,
    parameter id_23 = 32'd37
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  output wire id_20;
  input wire id_19;
  output wire id_18;
  output tri0 id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  input wire _id_12;
  input logic [7:0] id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  module_0 modCall_1 (
      id_16,
      id_10,
      id_21
  );
  inout logic [7:0] id_2;
  output wire id_1;
  parameter id_22 = 1 != -1;
  assign id_17 = (id_22) ? id_11[id_12] : -1;
  wire _id_23, id_24;
  assign id_10 = $unsigned(4);
  ;
  wire id_25;
  wire id_26;
  ;
  wire [-1 : 1] id_27;
  assign id_2[-1*id_23] = id_8;
  logic [-1 'b0 : !  (  1  )] id_28;
  ;
endmodule
