00000000 A zeroptr
00000001 A _bogus
00000001 A _bogus3
02000000 T _program
02000000 T _romstage
02000000 T _start
02000000 T _text
02000028 T gdtptr
02000030 t gdt
02000050 T __udivdi3
02000050 t gdt_end
02000150 T __udivmoddi4
02000329 T arch_prog_run
02000337 T do_system_reset
02000343 T do_full_reset
0200034f T system_reset
0200036d T full_reset
0200038b T cpu_have_cpuid
020003a3 T cpu_cpuid_extended_level
020003b1 T cpu_phys_address_size
020003fc T cpu_get_cpuid
0200040a T gdt_init
02000413 T memcpy
02000440 T memmove
020005c5 T memset
02000608 T boot_device_ro
0200060e T postcar_frame_init
0200068e T postcar_frame_add_mtrr
02000753 T postcar_frame_add_romcache
02000771 T postcar_frame_common_mtrrs
0200078f T run_postcar_phase
020008c2 T prepare_and_run_postcar
02000904 T timestamp_get
0200090a t read_be32
0200090f T cbfs_for_each_file
020009ce T cbfsf_file_type
02000a01 T cbfs_locate
02000ae5 t LZ4_wildCopy
02000aff t ulz4fn.part.0
02000e6d T ulz4fn
02000e91 t mdev_mmap
02000e9d t mdev_munmap
02000ea0 t mdev_readat
02000ec5 T region_is_subregion
02000efe t normalize_and_ok
02000f0c T rdev_relative_offset
02000f4c T rdev_mmap
02000f9e T rdev_munmap
02000fbd T rdev_readat
0200100c T rdev_chain
02001064 T mem_region_device_ro_init
0200108f T console_hw_init
020010a5 T console_tx_byte
020010e0 T console_tx_flush
020010ee W die_notify
020010ef T die
0200110d T console_log_level
02001125 T console_init
0200115a W mainboard_post
0200115b T post_code
0200116d t wrap_putchar
0200117b t console_time_run
0200119b t wrap_putchar_cbmemc
020011a9 t console_time_stop.part.1
020011cb T do_vprintk
0200123e T do_printk
02001258 T console_time_report
0200128a t number
02001572 T vtxprintf
020019df T car_stage_entry
02001a7a t resolve_timebase
02001c2a T tsc_freq_mhz
02001c45 T get_platform_id
02001c55 T boot_cpu
02001c63 T smm_subregion
02001d3c T stage_cache_external_region
02001d7a T smm_list_regions
02001df8 T udelay
02001e26 T timer_monotonic_get
02001ebf T dev_find_path
02001ee2 T find_dev_path
02001f47 T pcidev_path_behind
02001f7d T pci_root_bus
02001f9e T pcidev_path_on_root
02001fb6 T pcidev_on_root
02001fd4 t print_ns
02001ff9 T spd_ddr3_calc_crc
0200201b T spd_ddr3_calc_unique_crc
0200203d T spd_decode_ddr3
020023ef T spd_xmp_decode_ddr3
020025b5 T spd_add_smbios17
02002725 T dram_print_spd_ddr3
02002893 T ddr_crc16
020028ca t lookup_region_type
020028e9 T mrc_cache_stash_data
02002994 T mrc_cache_get_current
02002b69 T get_option
02002b6f T uart_init
02002bdd T uart_tx_byte
02002c10 T uart_tx_flush
02002c33 T uart_baudrate_divisor
02002c4a T uart_input_clock_divider
02002c50 T uart_platform_refclk
02002c56 W boot_device_init
02002c57 T boot_device_ro_subregion
02002c89 T cbfs_default_region_device
02002cc4 T cbfs_load_and_decompress
02002d48 T cbfs_boot_region_device
02002d99 T cbfs_boot_locate
02002dcd T cbmem_run_init_hooks
02002dfd t init_console_ptr.part.0
02002e2c T cbmemc_init
02002e5a T cbmemc_tx_byte
02002e9d t cbmemc_reinit
02002f58 T compute_ip_checksum
02002fa4 t stage_cache_setup
02003069 T stage_cache_add
02003141 T stage_cache_load_stage
02003207 t report
0200327a t find_fmap_directory
020033d5 t fmap_setup_cbmem_cache
0200348b T fmap_locate_area
02003524 T fmap_locate_area_as_rdev
02003556 T __wrap___udivdi3
0200355b T halt
0200355e t imdr_recover
02003612 t imdr_entry_find
02003642 t imdr_create_empty
0200372c t imd_entry_to_imdr
0200376a t imdr_entry_add
020037de T imd_handle_init
02003804 T imd_create_tiered_empty
020038b4 T imd_recover
02003912 T imd_limit_size
0200393a T imd_lockdown
0200395a T imd_entry_add
020039b4 T imd_entry_find
020039d8 T imd_entry_find_or_add
020039f1 T imd_entry_size
020039f9 T imd_entry_at
02003a17 T imd_entry_remove
02003a58 T cbmem_top
02003a73 T cbmem_add
02003aa9 T cbmem_initialize_empty_id_size
02003b4a T cbmem_initialize_empty
02003b5c T cbmem_initialize_id_size
02003bdc T cbmem_initialize
02003bee T cbmem_recovery
02003c0b T cbmem_entry_find
02003c20 T cbmem_find
02003c4c T cbmem_entry_remove
02003c61 T cbmem_entry_size
02003c78 T cbmem_entry_start
02003c8d T memcmp
02003cb3 W prog_locate_hook
02003cb6 T prog_locate
02003d17 W platform_segment_loaded
02003d18 W arch_segment_loaded
02003d19 T prog_segment_loaded
02003d48 W platform_prog_run
02003d49 T prog_run
02003d64 T quick_ram_check_or_die
02003ded T region_file_init
02003ff7 T region_file_data
0200402a T rmodule_parse
0200406b T rmodule_parameters
02004089 T rmodule_entry
0200409d T rmodule_load
0200417b T rmodule_calc_region
020041d5 T rmodule_stage_load
020042fe T romstage_handoff_init
02004360 T romstage_handoff_is_resume
0200437f T strnlen
02004395 T strcmp
020043b5 T skip_atoi
020043dc t timestamp_should_run
020043f0 t timestamp_table_get
02004437 t timestamp_reinit
0200457d T timestamp_add
020045f8 T timestamp_add_now
02004610 T mainboard_pch_lpc_setup
02004628 T mainboard_get_spd
0200467b T get_platform_type
020046ac T early_init_dmi
02004bf7 T systemagent_early_init
02004eb3 T northbridge_romstage_finalize
02004ec9 T cbmem_top_chipset
02004ed5 T smm_region
02004ef6 T fill_postcar_frame
02004f2c t try_init_dram_ddr3
02004f56 t dram_find_spds_ddr3.part.1
020051d9 t init_dram_ddr3
020058b7 T read_spd
0200590f T perform_raminit
0200593a t wait_428c
0200594a t write_reset
020059ad t write_mrreg
02005a92 t test_timA
02005b7e t does_lane_work
02005bc2 t pre_timA_change
02005c06 t post_timA_change
02005c63 t get_precedening_channels
02005c8a t fill_pattern0
02005cba t write_op
02005d16 t fill_pattern5
02005de6 t dram_odt_stretch
02005e89 t toggle_io_reset
02005ebe t get_longest_zero_run
02005f5b t make_mr0.constprop.3
02005fc8 t make_mr1
02005ff0 T get_CWL
0200607c T dram_find_common_params
020061d9 T dram_xover
0200623e T dram_timing_regs
02006373 T dram_dimm_mapping
02006434 T dram_dimm_set_mapping
0200644a T dram_zones
020064d3 T get_mem_min_tck
020065c9 T dram_memorymap
0200690f T dram_jedecreset
020069dd T dram_mrscommands
02006c4e t reprogram_320c
02006df9 T program_timings
0200721e t discover_timA_coarse
02007340 t discover_timA_fine
02007483 t discover_timB
02007728 t discover_timC
02007b73 t try_cmd_stretch
02007ff0 t discover_edges_real
0200822c t discover_edges_write_real
020085bb T read_training
020089b1 T write_training
0200963b T command_training
0200971f T discover_edges
02009d67 T discover_edges_write
02009f23 T discover_timC_write
0200a4ee T normalize_training
0200a590 T write_controller_mr
0200a5f3 T channel_test
0200a9f8 T set_scrambling_seed
0200aa63 T set_4f8c
0200aaa0 T prepare_training
0200ab05 T set_4008c
0200abc1 T set_42a0
0200ac04 T final_registers
0200ae71 T restore_timings
0200b0e7 t get_FRQ
0200b12b t ivb_normalize_tclk
0200b205 T try_init_dram_ddr3_ivy
0200bc91 t get_FRQ
0200bcb7 T try_init_dram_ddr3_sandy
0200c4b4 W mainboard_early_init
0200c4b5 W mainboard_late_rcba_config
0200c4b6 T mainboard_romstage_entry
0200c5a5 t set_global_reset
0200c5d4 t pci_read_dword_ptr
0200c5ff T intel_early_me_status
0200c66b T intel_early_me_init
0200c6f6 T intel_early_me_uma_size
0200c748 T intel_early_me_init_done
0200cc03 t wait_iobp
0200cc0d t write_iobp
0200cc78 T early_pch_init_native_dmi_pre
0200ccaf T early_pch_init_native_dmi_post
0200cd4d T early_pch_init_native
0200d14b T early_pch_init
0200d246 T southbridge_configure_default_intmap
0200d2ee T southbridge_rcba_config
0200d2f9 T enable_smbus
0200d357 T early_thermal_init
0200d41d T early_usb_init
0200d60b T intel_me_status
0200d828 T setup_pch_gpios
0200d915 T lpc_get_pmbase
0200d927 T write_pmbase32
0200d960 T write_pmbase16
0200d99b T read_pmbase32
0200d9d0 T read_pmbase16
0200da06 T southbridge_detect_s3_resume
0200da5e t setup_command
0200dab1 t execute_command
0200daf8 t complete_command
0200db3f T do_smbus_read_byte
0200db98 T _cbmem_init_hooks
0200db98 t cbmemc_reinit_ptr_
0200db9c t stage_cache_setup_ptr_
0200dba0 t fmap_setup_cbmem_cache_ptr_
0200dba4 t timestamp_reinit_ptr_
0200dba8 T _ecbmem_init_hooks
0200dba8 T _ersbe_init_begin
0200dba8 T _rsbe_init_begin
0200dd00 t _dev6_links
0200dd40 t _dev2_links
0200dd80 t dev_root_links
0200ddc0 T dev_root
0200de20 t _dev33
0200de80 t _dev32
0200dee0 t _dev31
0200df40 t _dev30
0200dfa0 t _dev29
0200e000 t _dev28
0200e060 t _dev27
0200e0c0 t _dev26
0200e120 t _dev25
0200e180 t _dev24
0200e1e0 t _dev23
0200e240 t _dev22
0200e2a0 t _dev21
0200e300 t _dev20
0200e360 t _dev19
0200e3c0 t _dev18
0200e420 t _dev17
0200e480 t _dev16
0200e4e0 t _dev15
0200e540 t _dev14
0200e5a0 t _dev13
0200e600 t _dev12
0200e660 t _dev11
0200e6c0 t _dev10
0200e720 t _dev9
0200e780 t _dev8
0200e7e0 t _dev5
0200e840 t _dev4
0200e8a0 t _dev6
0200e900 t _dev2
0200e960 t southbridge_intel_bd82x6x_info_7
0200ea20 t northbridge_intel_sandybridge_info_1
0200eae0 t cpu_intel_model_206ax_info_3
0200eb10 t __func__.1293
0200eb1c t __func__.1289
0200eb2c t boot_dev
0200ecb0 T mem_rdev_ro_ops
0200edc0 t f2x_fsb.1302
0200edd0 t rangeley_fsb.1303
0200edd8 t core2_fsb.1301
0200ede8 t core_fsb.1300
0200f13c t __func__.2868
0200f150 T pci_mmconf
0200f338 t cache_regions
0200f378 t variable_data
0200f38c t normal_training
0200f3a0 t recovery_training
0200f3b4 t bases
0200f41c V cbfs_default_locator
0200f6a4 T addrspace_32bit
0200f980 T coreboot_build
0200f99d T coreboot_extra_version
0200f9a0 T coreboot_version
0200f9c0 T mainboard_gpio_map
0200f9f8 t pch_gpio_set3_reset
0200f9fa t pch_gpio_set3_level
0200f9fc t pch_gpio_set3_direction
0200f9fe t pch_gpio_set3_mode
0200fa00 t pch_gpio_set2_reset
0200fa04 t pch_gpio_set2_level
0200fa08 t pch_gpio_set2_direction
0200fa0c t pch_gpio_set2_mode
0200fa10 t pch_gpio_set1_blink
0200fa14 t pch_gpio_set1_invert
0200fa18 t pch_gpio_set1_reset
0200fa1c t pch_gpio_set1_level
0200fa20 t pch_gpio_set1_direction
0200fa24 t pch_gpio_set1_mode
0200fa40 T mainboard_usb_ports
0200fe18 t ecc_decoder
02010094 t mch_wr_t.3012
020100a0 t invert
02010880 t use_base
02011060 T pattern
02011860 t lane_registers
02011be0 t frq_comp2_map.2404
02011c00 t frq_comp2_map.2403
02011c18 t frq_aonpd_map.2397
02011c20 t frq_aonpd_map.2396
02011c28 t frq_xp_map.2390
02011c30 t frq_xp_map.2389
02011c38 t frq_xpdll_map.2383
02011c40 t frq_xpdll_map.2382
02011c48 t frq_cke_map.2376
02011c50 t frq_cke_map.2375
02011c58 t frq_wlo_map.2369
02011c60 t frq_wlo_map.2368
02011c68 t frq_xs_map.2355
02011c70 t frq_xs_map.2354
02011c78 t frq_mod_map.2362
02011c80 t frq_mod_map.2361
02011ca0 t frq_refi_map.2348
02011cc0 t frq_xs_map.2347
02011d04 t frq_comp2_map.2020
02011d1c t frq_aonpd_map.2016
02011d24 t frq_xp_map.2012
02011d2c t frq_xpdll_map.2008
02011d34 t frq_cke_map.2004
02011d3c t frq_wlo_map.2000
02011d44 t frq_xs_map.1992
02011d4c t frq_mod_map.1996
02011d54 t frq_refi_map.1988
020121a0 t me_ack_values
02012ae0 t me_progress_policy_values
02012b40 t me_progress_bup_values
02012c0c t me_progress_rom_values
02012c40 t me_pmevent_values
02012c74 t me_progress_values
02012c90 t me_error_values
02012ca4 t me_opmode_values
02012cc0 t me_opstate_values
02012ce0 t me_cws_values
02012d70 T _eprogram
02012d70 T _etext
02100000 A _eromstage
fefe0000 B _car_region_start
fefe0000 B _car_stack
fefe0001 B _
feff0000 B _ecar_stack
feff0000 B _preram_cbmem_console
feff0c00 B _epreram_cbmem_console
feff0c00 B _timestamp
feff0e00 B _etimestamp
feff0e00 B _fmap_cache
feff0ee0 B _car_ehci_dbg_info
feff0ee0 B _efmap_cache
feff0f30 B _bss
feff0f30 B _ecar_ehci_dbg_info
feff0f30 b console_inited
feff0f34 b console_usecs
feff0f38 b mt_stop
feff0f3c b mt_start
feff0f40 b early_mtrrs
feff0f54 b timer_tsc
feff0f58 b timer_fsb
feff0f5c b mono_counter
feff0f6c b pci_root.3181
feff0f70 b current_console
feff0f74 b imd_stage_cache
feff0f84 b fmap_cache
feff0f98 b fmap_print_once
feff0f9c b top.1898
feff0fa0 b imd
feff0fb0 b glob_ts_table
feff0fb8 B _car_unallocated_start
feff0fb8 B _ebss
ff000000 B _car_region_end
