

================================================================
== Vivado HLS Report for 'dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s'
================================================================
* Date:           Tue Jun 29 10:39:59 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.691 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
    |   min   |   max   |    min   |    max   | min | max |                     Type                    |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |       49|       50| 0.245 us | 0.250 us |   48|   48| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |       49|       49|         3|          1|          1|    48|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      2|        -|        -|     -|
|Expression           |        -|      -|        0|      171|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        0|       99|     -|
|Memory               |        0|      -|       21|       17|     -|
|Multiplexer          |        -|      -|        -|      870|     -|
|Register             |        -|      -|      884|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      2|      905|     1157|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------+------------------------------+---------+-------+---+----+-----+
    |              Instance              |            Module            | BRAM_18K| DSP48E| FF| LUT| URAM|
    +------------------------------------+------------------------------+---------+-------+---+----+-----+
    |myproject_axi_mux_164_12_1_1_U2691  |myproject_axi_mux_164_12_1_1  |        0|      0|  0|  33|    0|
    |myproject_axi_mux_42_16_1_1_U2692   |myproject_axi_mux_42_16_1_1   |        0|      0|  0|  33|    0|
    |myproject_axi_mux_83_16_1_1_U2693   |myproject_axi_mux_83_16_1_1   |        0|      0|  0|  33|    0|
    +------------------------------------+------------------------------+---------+-------+---+----+-----+
    |Total                               |                              |        0|      0|  0|  99|    0|
    +------------------------------------+------------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +---------------------------------------------+---------------------------------------+-----------+
    |                   Instance                  |                 Module                | Expression|
    +---------------------------------------------+---------------------------------------+-----------+
    |myproject_axi_mul_mul_12ns_7s_19_1_1_U2695   |myproject_axi_mul_mul_12ns_7s_19_1_1   |  i0 * i1  |
    |myproject_axi_mul_mul_12s_12ns_20_1_1_U2694  |myproject_axi_mul_mul_12s_12ns_20_1_1  |  i0 * i1  |
    +---------------------------------------------+---------------------------------------+-----------+

    * Memory: 
    +----------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |outidx_U  |dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_oug8j  |        0|   2|   2|    0|    48|    2|     1|           96|
    |w16_V_U   |dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_w1hbi  |        0|  19|  15|    0|    48|   19|     1|          912|
    +----------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                                                              |        0|  21|  17|    0|    96|   21|     2|         1008|
    +----------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |acc_0_V_fu_1026_p2       |     +    |      0|  0|  23|          16|          16|
    |acc_3_V_fu_1059_p2       |     +    |      0|  0|  23|          16|          16|
    |in_index_fu_980_p2       |     +    |      0|  0|  39|          32|           1|
    |w_index_fu_878_p2        |     +    |      0|  0|  15|           1|           6|
    |ap_condition_229         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_243         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_40          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln152_fu_884_p2     |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln170_fu_996_p2     |   icmp   |      0|  0|  20|          28|           1|
    |select_ln170_fu_1002_p3  |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 171|         104|          52|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                          |  15|          3|    1|          3|
    |ap_enable_reg_pp0_iter1                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                            |   9|          2|    1|          2|
    |ap_phi_mux_acc_V_0_1_phi_fu_786_p6                 |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_1_1_phi_fu_801_p6                 |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_2_1_phi_fu_816_p6                 |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_3_1_phi_fu_831_p6                 |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_4_1_phi_fu_846_p6                 |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_5_1_phi_fu_861_p6                 |  15|          3|   16|         48|
    |ap_phi_mux_data_0_V_read31_phi_phi_fu_510_p4       |   9|          2|   12|         24|
    |ap_phi_mux_data_0_V_read31_rewind_phi_fu_272_p6    |   9|          2|   12|         24|
    |ap_phi_mux_data_10_V_read41_phi_phi_fu_630_p4      |   9|          2|   12|         24|
    |ap_phi_mux_data_10_V_read41_rewind_phi_fu_412_p6   |   9|          2|   12|         24|
    |ap_phi_mux_data_11_V_read42_phi_phi_fu_642_p4      |   9|          2|   12|         24|
    |ap_phi_mux_data_11_V_read42_rewind_phi_fu_426_p6   |   9|          2|   12|         24|
    |ap_phi_mux_data_12_V_read43_phi_phi_fu_654_p4      |   9|          2|   12|         24|
    |ap_phi_mux_data_12_V_read43_rewind_phi_fu_440_p6   |   9|          2|   12|         24|
    |ap_phi_mux_data_13_V_read44_phi_phi_fu_666_p4      |   9|          2|   12|         24|
    |ap_phi_mux_data_13_V_read44_rewind_phi_fu_454_p6   |   9|          2|   12|         24|
    |ap_phi_mux_data_14_V_read45_phi_phi_fu_678_p4      |   9|          2|   12|         24|
    |ap_phi_mux_data_14_V_read45_rewind_phi_fu_468_p6   |   9|          2|   12|         24|
    |ap_phi_mux_data_15_V_read46_phi_phi_fu_690_p4      |   9|          2|   12|         24|
    |ap_phi_mux_data_15_V_read46_rewind_phi_fu_482_p6   |   9|          2|   12|         24|
    |ap_phi_mux_data_1_V_read32_phi_phi_fu_522_p4       |   9|          2|   12|         24|
    |ap_phi_mux_data_1_V_read32_rewind_phi_fu_286_p6    |   9|          2|   12|         24|
    |ap_phi_mux_data_2_V_read33_phi_phi_fu_534_p4       |   9|          2|   12|         24|
    |ap_phi_mux_data_2_V_read33_rewind_phi_fu_300_p6    |   9|          2|   12|         24|
    |ap_phi_mux_data_3_V_read34_phi_phi_fu_546_p4       |   9|          2|   12|         24|
    |ap_phi_mux_data_3_V_read34_rewind_phi_fu_314_p6    |   9|          2|   12|         24|
    |ap_phi_mux_data_4_V_read35_phi_phi_fu_558_p4       |   9|          2|   12|         24|
    |ap_phi_mux_data_4_V_read35_rewind_phi_fu_328_p6    |   9|          2|   12|         24|
    |ap_phi_mux_data_5_V_read36_phi_phi_fu_570_p4       |   9|          2|   12|         24|
    |ap_phi_mux_data_5_V_read36_rewind_phi_fu_342_p6    |   9|          2|   12|         24|
    |ap_phi_mux_data_6_V_read37_phi_phi_fu_582_p4       |   9|          2|   12|         24|
    |ap_phi_mux_data_6_V_read37_rewind_phi_fu_356_p6    |   9|          2|   12|         24|
    |ap_phi_mux_data_7_V_read38_phi_phi_fu_594_p4       |   9|          2|   12|         24|
    |ap_phi_mux_data_7_V_read38_rewind_phi_fu_370_p6    |   9|          2|   12|         24|
    |ap_phi_mux_data_8_V_read39_phi_phi_fu_606_p4       |   9|          2|   12|         24|
    |ap_phi_mux_data_8_V_read39_rewind_phi_fu_384_p6    |   9|          2|   12|         24|
    |ap_phi_mux_data_9_V_read40_phi_phi_fu_618_p4       |   9|          2|   12|         24|
    |ap_phi_mux_data_9_V_read40_rewind_phi_fu_398_p6    |   9|          2|   12|         24|
    |ap_phi_mux_do_init_phi_fu_242_p6                   |  15|          3|    1|          3|
    |ap_phi_mux_in_index_0_i_i29_phi_fu_496_p6          |  15|          3|   32|         96|
    |ap_phi_mux_w_index30_phi_fu_258_p6                 |  15|          3|    6|         18|
    |ap_phi_reg_pp0_iter1_data_0_V_read31_phi_reg_506   |   9|          2|   12|         24|
    |ap_phi_reg_pp0_iter1_data_10_V_read41_phi_reg_626  |   9|          2|   12|         24|
    |ap_phi_reg_pp0_iter1_data_11_V_read42_phi_reg_638  |   9|          2|   12|         24|
    |ap_phi_reg_pp0_iter1_data_12_V_read43_phi_reg_650  |   9|          2|   12|         24|
    |ap_phi_reg_pp0_iter1_data_13_V_read44_phi_reg_662  |   9|          2|   12|         24|
    |ap_phi_reg_pp0_iter1_data_14_V_read45_phi_reg_674  |   9|          2|   12|         24|
    |ap_phi_reg_pp0_iter1_data_15_V_read46_phi_reg_686  |   9|          2|   12|         24|
    |ap_phi_reg_pp0_iter1_data_1_V_read32_phi_reg_518   |   9|          2|   12|         24|
    |ap_phi_reg_pp0_iter1_data_2_V_read33_phi_reg_530   |   9|          2|   12|         24|
    |ap_phi_reg_pp0_iter1_data_3_V_read34_phi_reg_542   |   9|          2|   12|         24|
    |ap_phi_reg_pp0_iter1_data_4_V_read35_phi_reg_554   |   9|          2|   12|         24|
    |ap_phi_reg_pp0_iter1_data_5_V_read36_phi_reg_566   |   9|          2|   12|         24|
    |ap_phi_reg_pp0_iter1_data_6_V_read37_phi_reg_578   |   9|          2|   12|         24|
    |ap_phi_reg_pp0_iter1_data_7_V_read38_phi_reg_590   |   9|          2|   12|         24|
    |ap_phi_reg_pp0_iter1_data_8_V_read39_phi_reg_602   |   9|          2|   12|         24|
    |ap_phi_reg_pp0_iter1_data_9_V_read40_phi_reg_614   |   9|          2|   12|         24|
    |ap_return_0                                        |   9|          2|   16|         32|
    |ap_return_1                                        |   9|          2|   16|         32|
    |ap_return_2                                        |   9|          2|   16|         32|
    |ap_return_3                                        |   9|          2|   16|         32|
    |ap_return_4                                        |   9|          2|   16|         32|
    |ap_return_5                                        |   9|          2|   16|         32|
    |data_0_V_read31_phi_reg_506                        |   9|          2|   12|         24|
    |data_10_V_read41_phi_reg_626                       |   9|          2|   12|         24|
    |data_11_V_read42_phi_reg_638                       |   9|          2|   12|         24|
    |data_12_V_read43_phi_reg_650                       |   9|          2|   12|         24|
    |data_13_V_read44_phi_reg_662                       |   9|          2|   12|         24|
    |data_14_V_read45_phi_reg_674                       |   9|          2|   12|         24|
    |data_15_V_read46_phi_reg_686                       |   9|          2|   12|         24|
    |data_1_V_read32_phi_reg_518                        |   9|          2|   12|         24|
    |data_2_V_read33_phi_reg_530                        |   9|          2|   12|         24|
    |data_3_V_read34_phi_reg_542                        |   9|          2|   12|         24|
    |data_4_V_read35_phi_reg_554                        |   9|          2|   12|         24|
    |data_5_V_read36_phi_reg_566                        |   9|          2|   12|         24|
    |data_6_V_read37_phi_reg_578                        |   9|          2|   12|         24|
    |data_7_V_read38_phi_reg_590                        |   9|          2|   12|         24|
    |data_8_V_read39_phi_reg_602                        |   9|          2|   12|         24|
    |data_9_V_read40_phi_reg_614                        |   9|          2|   12|         24|
    |in_index_0_i_i29_reg_492                           |   9|          2|   32|         64|
    |res_0_V_write_assign18_reg_768                     |   9|          2|   16|         32|
    |res_1_V_write_assign20_reg_754                     |   9|          2|   16|         32|
    |res_2_V_write_assign22_reg_740                     |   9|          2|   16|         32|
    |res_3_V_write_assign24_reg_726                     |   9|          2|   16|         32|
    |res_4_V_write_assign26_reg_712                     |   9|          2|   16|         32|
    |res_5_V_write_assign28_reg_698                     |   9|          2|   16|         32|
    |w_index30_reg_254                                  |   9|          2|    6|         12|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              | 870|        190| 1136|       2408|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                          |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                            |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_data_0_V_read31_phi_reg_506   |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter1_data_10_V_read41_phi_reg_626  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter1_data_11_V_read42_phi_reg_638  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter1_data_12_V_read43_phi_reg_650  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter1_data_13_V_read44_phi_reg_662  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter1_data_14_V_read45_phi_reg_674  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter1_data_15_V_read46_phi_reg_686  |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter1_data_1_V_read32_phi_reg_518   |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter1_data_2_V_read33_phi_reg_530   |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter1_data_3_V_read34_phi_reg_542   |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter1_data_4_V_read35_phi_reg_554   |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter1_data_5_V_read36_phi_reg_566   |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter1_data_6_V_read37_phi_reg_578   |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter1_data_7_V_read38_phi_reg_590   |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter1_data_8_V_read39_phi_reg_602   |  12|   0|   12|          0|
    |ap_phi_reg_pp0_iter1_data_9_V_read40_phi_reg_614   |  12|   0|   12|          0|
    |ap_return_0_preg                                   |  16|   0|   16|          0|
    |ap_return_1_preg                                   |  16|   0|   16|          0|
    |ap_return_2_preg                                   |  16|   0|   16|          0|
    |ap_return_3_preg                                   |  16|   0|   16|          0|
    |ap_return_4_preg                                   |  16|   0|   16|          0|
    |ap_return_5_preg                                   |  16|   0|   16|          0|
    |data_0_V_read31_phi_reg_506                        |  12|   0|   12|          0|
    |data_0_V_read31_rewind_reg_268                     |  12|   0|   12|          0|
    |data_10_V_read41_phi_reg_626                       |  12|   0|   12|          0|
    |data_10_V_read41_rewind_reg_408                    |  12|   0|   12|          0|
    |data_11_V_read42_phi_reg_638                       |  12|   0|   12|          0|
    |data_11_V_read42_rewind_reg_422                    |  12|   0|   12|          0|
    |data_12_V_read43_phi_reg_650                       |  12|   0|   12|          0|
    |data_12_V_read43_rewind_reg_436                    |  12|   0|   12|          0|
    |data_13_V_read44_phi_reg_662                       |  12|   0|   12|          0|
    |data_13_V_read44_rewind_reg_450                    |  12|   0|   12|          0|
    |data_14_V_read45_phi_reg_674                       |  12|   0|   12|          0|
    |data_14_V_read45_rewind_reg_464                    |  12|   0|   12|          0|
    |data_15_V_read46_phi_reg_686                       |  12|   0|   12|          0|
    |data_15_V_read46_rewind_reg_478                    |  12|   0|   12|          0|
    |data_1_V_read32_phi_reg_518                        |  12|   0|   12|          0|
    |data_1_V_read32_rewind_reg_282                     |  12|   0|   12|          0|
    |data_2_V_read33_phi_reg_530                        |  12|   0|   12|          0|
    |data_2_V_read33_rewind_reg_296                     |  12|   0|   12|          0|
    |data_3_V_read34_phi_reg_542                        |  12|   0|   12|          0|
    |data_3_V_read34_rewind_reg_310                     |  12|   0|   12|          0|
    |data_4_V_read35_phi_reg_554                        |  12|   0|   12|          0|
    |data_4_V_read35_rewind_reg_324                     |  12|   0|   12|          0|
    |data_5_V_read36_phi_reg_566                        |  12|   0|   12|          0|
    |data_5_V_read36_rewind_reg_338                     |  12|   0|   12|          0|
    |data_6_V_read37_phi_reg_578                        |  12|   0|   12|          0|
    |data_6_V_read37_rewind_reg_352                     |  12|   0|   12|          0|
    |data_7_V_read38_phi_reg_590                        |  12|   0|   12|          0|
    |data_7_V_read38_rewind_reg_366                     |  12|   0|   12|          0|
    |data_8_V_read39_phi_reg_602                        |  12|   0|   12|          0|
    |data_8_V_read39_rewind_reg_380                     |  12|   0|   12|          0|
    |data_9_V_read40_phi_reg_614                        |  12|   0|   12|          0|
    |data_9_V_read40_rewind_reg_394                     |  12|   0|   12|          0|
    |do_init_reg_238                                    |   1|   0|    1|          0|
    |icmp_ln152_reg_1217                                |   1|   0|    1|          0|
    |icmp_ln152_reg_1217_pp0_iter1_reg                  |   1|   0|    1|          0|
    |in_index_0_i_i29_reg_492                           |  32|   0|   32|          0|
    |out_index_reg_1221                                 |   2|   0|    2|          0|
    |res_0_V_write_assign18_reg_768                     |  16|   0|   16|          0|
    |res_1_V_write_assign20_reg_754                     |  16|   0|   16|          0|
    |res_2_V_write_assign22_reg_740                     |  16|   0|   16|          0|
    |res_3_V_write_assign24_reg_726                     |  16|   0|   16|          0|
    |res_4_V_write_assign26_reg_712                     |  16|   0|   16|          0|
    |res_5_V_write_assign28_reg_698                     |  16|   0|   16|          0|
    |select_ln170_reg_1237                              |  32|   0|   32|          0|
    |trunc_ln2_reg_1227                                 |  16|   0|   16|          0|
    |trunc_ln708_s_reg_1232                             |  15|   0|   15|          0|
    |w_index30_reg_254                                  |   6|   0|    6|          0|
    |w_index_reg_1212                                   |   6|   0|    6|          0|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              | 884|   0|  884|          0|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+----------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16> | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16> | return value |
|ap_start        |  in |    1| ap_ctrl_hs | dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16> | return value |
|ap_done         | out |    1| ap_ctrl_hs | dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16> | return value |
|ap_idle         | out |    1| ap_ctrl_hs | dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16> | return value |
|ap_ready        | out |    1| ap_ctrl_hs | dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16> | return value |
|ap_return_0     | out |   16| ap_ctrl_hs | dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16> | return value |
|ap_return_1     | out |   16| ap_ctrl_hs | dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16> | return value |
|ap_return_2     | out |   16| ap_ctrl_hs | dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16> | return value |
|ap_return_3     | out |   16| ap_ctrl_hs | dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16> | return value |
|ap_return_4     | out |   16| ap_ctrl_hs | dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16> | return value |
|ap_return_5     | out |   16| ap_ctrl_hs | dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16> | return value |
|data_0_V_read   |  in |   12|   ap_none  |                      data_0_V_read                     |    scalar    |
|data_1_V_read   |  in |   12|   ap_none  |                      data_1_V_read                     |    scalar    |
|data_2_V_read   |  in |   12|   ap_none  |                      data_2_V_read                     |    scalar    |
|data_3_V_read   |  in |   12|   ap_none  |                      data_3_V_read                     |    scalar    |
|data_4_V_read   |  in |   12|   ap_none  |                      data_4_V_read                     |    scalar    |
|data_5_V_read   |  in |   12|   ap_none  |                      data_5_V_read                     |    scalar    |
|data_6_V_read   |  in |   12|   ap_none  |                      data_6_V_read                     |    scalar    |
|data_7_V_read   |  in |   12|   ap_none  |                      data_7_V_read                     |    scalar    |
|data_8_V_read   |  in |   12|   ap_none  |                      data_8_V_read                     |    scalar    |
|data_9_V_read   |  in |   12|   ap_none  |                      data_9_V_read                     |    scalar    |
|data_10_V_read  |  in |   12|   ap_none  |                     data_10_V_read                     |    scalar    |
|data_11_V_read  |  in |   12|   ap_none  |                     data_11_V_read                     |    scalar    |
|data_12_V_read  |  in |   12|   ap_none  |                     data_12_V_read                     |    scalar    |
|data_13_V_read  |  in |   12|   ap_none  |                     data_13_V_read                     |    scalar    |
|data_14_V_read  |  in |   12|   ap_none  |                     data_14_V_read                     |    scalar    |
|data_15_V_read  |  in |   12|   ap_none  |                     data_15_V_read                     |    scalar    |
+----------------+-----+-----+------------+--------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([135 x i8]* @nnet_KD_KD_dense_resource_MD_ap_ufixed_MD_12_MC_AC_3_MC_A_1) nounwind" [firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 5 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.60ns)   --->   "br label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:152->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin" ], [ false, %ReuseLoop_end ], [ true, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" ]"   --->   Operation 7 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%w_index30 = phi i6 [ 0, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin" ], [ %w_index, %ReuseLoop_end ], [ 0, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" ]"   --->   Operation 8 'phi' 'w_index30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%data_15_V_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %data_15_V_read)" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 9 'read' 'data_15_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%data_14_V_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %data_14_V_read)" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 10 'read' 'data_14_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%data_13_V_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %data_13_V_read)" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 11 'read' 'data_13_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%data_12_V_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %data_12_V_read)" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 12 'read' 'data_12_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%data_11_V_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %data_11_V_read)" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 13 'read' 'data_11_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%data_10_V_read41 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %data_10_V_read)" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 14 'read' 'data_10_V_read41' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%data_9_V_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %data_9_V_read)" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 15 'read' 'data_9_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%data_8_V_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %data_8_V_read)" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 16 'read' 'data_8_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%data_7_V_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %data_7_V_read)" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 17 'read' 'data_7_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%data_6_V_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %data_6_V_read)" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 18 'read' 'data_6_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%data_5_V_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %data_5_V_read)" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 19 'read' 'data_5_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%data_4_V_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %data_4_V_read)" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 20 'read' 'data_4_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%data_3_V_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %data_3_V_read)" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 21 'read' 'data_3_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%data_2_V_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %data_2_V_read)" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 22 'read' 'data_2_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%data_1_V_read_2 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %data_1_V_read)" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 23 'read' 'data_1_V_read_2' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%data_0_V_read31 = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %data_0_V_read)" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 24 'read' 'data_0_V_read31' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.60ns)   --->   "br label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:152->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 25 'br' <Predicate = (do_init)> <Delay = 0.60>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i6 %w_index30 to i64" [firmware/nnet_utils/nnet_dense_resource.h:156->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 26 'zext' 'zext_ln156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%outidx_addr = getelementptr [48 x i2]* @outidx, i64 0, i64 %zext_ln156" [firmware/nnet_utils/nnet_dense_resource.h:156->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 27 'getelementptr' 'outidx_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (1.15ns)   --->   "%out_index = load i2* %outidx_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:156->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 28 'load' 'out_index' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 48> <ROM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%w16_V_addr = getelementptr [48 x i19]* @w16_V, i64 0, i64 %zext_ln156" [firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 29 'getelementptr' 'w16_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (1.15ns)   --->   "%w16_V_load = load i19* %w16_V_addr, align 4" [firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 30 'load' 'w16_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 48> <ROM>
ST_2 : Operation 31 [1/1] (0.70ns)   --->   "%w_index = add i6 1, %w_index30" [firmware/nnet_utils/nnet_dense_resource.h:152->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 31 'add' 'w_index' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.61ns)   --->   "%icmp_ln152 = icmp eq i6 %w_index30, -17" [firmware/nnet_utils/nnet_dense_resource.h:152->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 32 'icmp' 'icmp_ln152' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln152, label %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end", label %rewind_header" [firmware/nnet_utils/nnet_dense_resource.h:152->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br label %rewind_header" [firmware/nnet_utils/nnet_dense_stream.h:26]   --->   Operation 34 'br' <Predicate = (icmp_ln152)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.69>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%data_0_V_read31_rewind = phi i12 [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin" ], [ %data_0_V_read31_phi, %ReuseLoop_end ], [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 35 'phi' 'data_0_V_read31_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%data_1_V_read32_rewind = phi i12 [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin" ], [ %data_1_V_read32_phi, %ReuseLoop_end ], [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 36 'phi' 'data_1_V_read32_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%data_2_V_read33_rewind = phi i12 [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin" ], [ %data_2_V_read33_phi, %ReuseLoop_end ], [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 37 'phi' 'data_2_V_read33_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%data_3_V_read34_rewind = phi i12 [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin" ], [ %data_3_V_read34_phi, %ReuseLoop_end ], [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 38 'phi' 'data_3_V_read34_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%data_4_V_read35_rewind = phi i12 [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin" ], [ %data_4_V_read35_phi, %ReuseLoop_end ], [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 39 'phi' 'data_4_V_read35_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%data_5_V_read36_rewind = phi i12 [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin" ], [ %data_5_V_read36_phi, %ReuseLoop_end ], [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 40 'phi' 'data_5_V_read36_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%data_6_V_read37_rewind = phi i12 [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin" ], [ %data_6_V_read37_phi, %ReuseLoop_end ], [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 41 'phi' 'data_6_V_read37_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%data_7_V_read38_rewind = phi i12 [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin" ], [ %data_7_V_read38_phi, %ReuseLoop_end ], [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 42 'phi' 'data_7_V_read38_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%data_8_V_read39_rewind = phi i12 [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin" ], [ %data_8_V_read39_phi, %ReuseLoop_end ], [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 43 'phi' 'data_8_V_read39_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%data_9_V_read40_rewind = phi i12 [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin" ], [ %data_9_V_read40_phi, %ReuseLoop_end ], [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 44 'phi' 'data_9_V_read40_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%data_10_V_read41_rewind = phi i12 [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin" ], [ %data_10_V_read41_phi, %ReuseLoop_end ], [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 45 'phi' 'data_10_V_read41_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%data_11_V_read42_rewind = phi i12 [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin" ], [ %data_11_V_read42_phi, %ReuseLoop_end ], [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 46 'phi' 'data_11_V_read42_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%data_12_V_read43_rewind = phi i12 [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin" ], [ %data_12_V_read43_phi, %ReuseLoop_end ], [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 47 'phi' 'data_12_V_read43_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%data_13_V_read44_rewind = phi i12 [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin" ], [ %data_13_V_read44_phi, %ReuseLoop_end ], [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 48 'phi' 'data_13_V_read44_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%data_14_V_read45_rewind = phi i12 [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin" ], [ %data_14_V_read45_phi, %ReuseLoop_end ], [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 49 'phi' 'data_14_V_read45_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%data_15_V_read46_rewind = phi i12 [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin" ], [ %data_15_V_read46_phi, %ReuseLoop_end ], [ undef, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 50 'phi' 'data_15_V_read46_rewind' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%in_index_0_i_i29 = phi i32 [ 0, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin" ], [ %select_ln170, %ReuseLoop_end ], [ 0, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" ]" [firmware/nnet_utils/nnet_dense_resource.h:170->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 51 'phi' 'in_index_0_i_i29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.60ns)   --->   "br i1 %do_init, label %rewind_init, label %ReuseLoop_begin"   --->   Operation 52 'br' <Predicate = true> <Delay = 0.60>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%data_0_V_read31_phi = phi i12 [ %data_0_V_read31, %rewind_init ], [ %data_0_V_read31_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 53 'phi' 'data_0_V_read31_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%data_1_V_read32_phi = phi i12 [ %data_1_V_read_2, %rewind_init ], [ %data_1_V_read32_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 54 'phi' 'data_1_V_read32_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%data_2_V_read33_phi = phi i12 [ %data_2_V_read_2, %rewind_init ], [ %data_2_V_read33_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 55 'phi' 'data_2_V_read33_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%data_3_V_read34_phi = phi i12 [ %data_3_V_read_2, %rewind_init ], [ %data_3_V_read34_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 56 'phi' 'data_3_V_read34_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%data_4_V_read35_phi = phi i12 [ %data_4_V_read_2, %rewind_init ], [ %data_4_V_read35_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 57 'phi' 'data_4_V_read35_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%data_5_V_read36_phi = phi i12 [ %data_5_V_read_2, %rewind_init ], [ %data_5_V_read36_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 58 'phi' 'data_5_V_read36_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%data_6_V_read37_phi = phi i12 [ %data_6_V_read_2, %rewind_init ], [ %data_6_V_read37_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 59 'phi' 'data_6_V_read37_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%data_7_V_read38_phi = phi i12 [ %data_7_V_read_2, %rewind_init ], [ %data_7_V_read38_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 60 'phi' 'data_7_V_read38_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%data_8_V_read39_phi = phi i12 [ %data_8_V_read_2, %rewind_init ], [ %data_8_V_read39_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 61 'phi' 'data_8_V_read39_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%data_9_V_read40_phi = phi i12 [ %data_9_V_read_2, %rewind_init ], [ %data_9_V_read40_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 62 'phi' 'data_9_V_read40_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%data_10_V_read41_phi = phi i12 [ %data_10_V_read41, %rewind_init ], [ %data_10_V_read41_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 63 'phi' 'data_10_V_read41_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%data_11_V_read42_phi = phi i12 [ %data_11_V_read_2, %rewind_init ], [ %data_11_V_read42_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 64 'phi' 'data_11_V_read42_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%data_12_V_read43_phi = phi i12 [ %data_12_V_read_2, %rewind_init ], [ %data_12_V_read43_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 65 'phi' 'data_12_V_read43_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%data_13_V_read44_phi = phi i12 [ %data_13_V_read_2, %rewind_init ], [ %data_13_V_read44_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 66 'phi' 'data_13_V_read44_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%data_14_V_read45_phi = phi i12 [ %data_14_V_read_2, %rewind_init ], [ %data_14_V_read45_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 67 'phi' 'data_14_V_read45_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%data_15_V_read46_phi = phi i12 [ %data_15_V_read_2, %rewind_init ], [ %data_15_V_read46_rewind, %rewind_header ]" [firmware/nnet_utils/nnet_dense_stream.h:14]   --->   Operation 68 'phi' 'data_15_V_read46_phi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/2] (1.15ns)   --->   "%out_index = load i2* %outidx_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:156->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 69 'load' 'out_index' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 48> <ROM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln162 = trunc i32 %in_index_0_i_i29 to i4" [firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 70 'trunc' 'trunc_ln162' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.49ns)   --->   "%tmp_s = call i12 @_ssdm_op_Mux.ap_auto.16i12.i4(i12 %data_0_V_read31_phi, i12 %data_1_V_read32_phi, i12 %data_2_V_read33_phi, i12 %data_3_V_read34_phi, i12 %data_4_V_read35_phi, i12 %data_5_V_read36_phi, i12 %data_6_V_read37_phi, i12 %data_7_V_read38_phi, i12 %data_8_V_read39_phi, i12 %data_9_V_read40_phi, i12 %data_10_V_read41_phi, i12 %data_11_V_read42_phi, i12 %data_12_V_read43_phi, i12 %data_13_V_read44_phi, i12 %data_14_V_read45_phi, i12 %data_15_V_read46_phi, i4 %trunc_ln162)" [firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 71 'mux' 'tmp_s' <Predicate = true> <Delay = 0.49> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/2] (1.15ns)   --->   "%w16_V_load = load i19* %w16_V_addr, align 4" [firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 72 'load' 'w16_V_load' <Predicate = true> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 19> <Depth = 48> <ROM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln162_1 = trunc i19 %w16_V_load to i12" [firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 73 'trunc' 'trunc_ln162_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1116_cast = zext i12 %tmp_s to i20" [firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 74 'zext' 'zext_ln1116_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i12 %tmp_s to i19" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 75 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i12 %trunc_ln162_1 to i20" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 76 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i20 %sext_ln1118, %zext_ln1116_cast" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 77 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i16 @_ssdm_op_PartSelect.i16.i20.i32.i32(i20 %mul_ln1118, i32 4, i32 19)" [firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 78 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_32 = call i7 @_ssdm_op_PartSelect.i7.i19.i32.i32(i19 %w16_V_load, i32 12, i32 18)" [firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 79 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1118_40 = sext i7 %tmp_32 to i19" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 80 'sext' 'sext_ln1118_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_34 = mul i19 %zext_ln1118, %sext_ln1118_40" [firmware/nnet_utils/nnet_mult.h:78->firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 81 'mul' 'mul_ln1118_34' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i15 @_ssdm_op_PartSelect.i15.i19.i32.i32(i19 %mul_ln1118_34, i32 4, i32 18)" [firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 82 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.88ns)   --->   "%in_index = add nsw i32 %in_index_0_i_i29, 1" [firmware/nnet_utils/nnet_dense_resource.h:169->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 83 'add' 'in_index' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_2 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %in_index, i32 4, i32 31)" [firmware/nnet_utils/nnet_dense_resource.h:170->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 84 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.81ns)   --->   "%icmp_ln170 = icmp sgt i28 %tmp_2, 0" [firmware/nnet_utils/nnet_dense_resource.h:170->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 85 'icmp' 'icmp_ln170' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.22ns)   --->   "%select_ln170 = select i1 %icmp_ln170, i32 0, i32 %in_index" [firmware/nnet_utils/nnet_dense_resource.h:170->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 86 'select' 'select_ln170' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.80>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%res_5_V_write_assign28 = phi i16 [ -832, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin" ], [ %acc_V_5_1, %ReuseLoop_end ], [ -832, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" ]" [firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 87 'phi' 'res_5_V_write_assign28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%res_4_V_write_assign26 = phi i16 [ 0, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin" ], [ %acc_V_4_1, %ReuseLoop_end ], [ 0, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" ]" [firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 88 'phi' 'res_4_V_write_assign26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%res_3_V_write_assign24 = phi i16 [ 0, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin" ], [ %acc_V_3_1, %ReuseLoop_end ], [ 0, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" ]" [firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 89 'phi' 'res_3_V_write_assign24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%res_2_V_write_assign22 = phi i16 [ 288, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin" ], [ %acc_V_2_1, %ReuseLoop_end ], [ 288, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" ]" [firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 90 'phi' 'res_2_V_write_assign22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%res_1_V_write_assign20 = phi i16 [ 352, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin" ], [ %acc_V_1_1, %ReuseLoop_end ], [ 352, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" ]" [firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 91 'phi' 'res_1_V_write_assign20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%res_0_V_write_assign18 = phi i16 [ -64, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_begin" ], [ %acc_V_0_1, %ReuseLoop_end ], [ -64, %"nnet::dense_resource<ap_ufixed<12, 3, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>.region_end" ]" [firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 92 'phi' 'res_0_V_write_assign18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str35) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:152->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 93 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str35)" [firmware/nnet_utils/nnet_dense_resource.h:152->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 94 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:153->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 95 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i2 %out_index to i3" [firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 96 'zext' 'zext_ln1265' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.39ns)   --->   "%phi_ln = call i16 @_ssdm_op_Mux.ap_auto.4i16.i2(i16 %res_0_V_write_assign18, i16 %res_1_V_write_assign20, i16 %res_2_V_write_assign22, i16 %res_2_V_write_assign22, i2 %out_index)" [firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 97 'mux' 'phi_ln' <Predicate = true> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.78ns)   --->   "%acc_0_V = add i16 %phi_ln, %trunc_ln2" [firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 98 'add' 'acc_0_V' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.60ns)   --->   "switch i2 %out_index, label %branch14 [
    i2 0, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.027
    i2 1, label %branch13
  ]" [firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 99 'switch' <Predicate = true> <Delay = 0.60>
ST_4 : Operation 100 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.027" [firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 100 'br' <Predicate = (out_index == 1)> <Delay = 0.60>
ST_4 : Operation 101 [1/1] (0.60ns)   --->   "br label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.027" [firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 101 'br' <Predicate = (out_index != 0 & out_index != 1)> <Delay = 0.60>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%acc_V_0_1 = phi i16 [ %res_0_V_write_assign18, %branch14 ], [ %res_0_V_write_assign18, %branch13 ], [ %acc_0_V, %ReuseLoop_begin ]"   --->   Operation 102 'phi' 'acc_V_0_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%acc_V_1_1 = phi i16 [ %res_1_V_write_assign20, %branch14 ], [ %acc_0_V, %branch13 ], [ %res_1_V_write_assign20, %ReuseLoop_begin ]"   --->   Operation 103 'phi' 'acc_V_1_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%acc_V_2_1 = phi i16 [ %acc_0_V, %branch14 ], [ %res_2_V_write_assign22, %branch13 ], [ %res_2_V_write_assign22, %ReuseLoop_begin ]"   --->   Operation 104 'phi' 'acc_V_2_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i15 %trunc_ln708_s to i16" [firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 105 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.41ns)   --->   "%phi_ln1265_1 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i3(i16 %res_3_V_write_assign24, i16 %res_4_V_write_assign26, i16 %res_5_V_write_assign28, i16 %res_5_V_write_assign28, i16 %res_5_V_write_assign28, i16 %res_5_V_write_assign28, i16 %res_5_V_write_assign28, i16 %res_5_V_write_assign28, i3 %zext_ln1265)" [firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 106 'mux' 'phi_ln1265_1' <Predicate = true> <Delay = 0.41> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.78ns)   --->   "%acc_3_V = add i16 %phi_ln1265_1, %sext_ln708" [firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 107 'add' 'acc_3_V' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.60ns)   --->   "switch i2 %out_index, label %branch5 [
    i2 0, label %ReuseLoop_end
    i2 1, label %branch4
  ]" [firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 108 'switch' <Predicate = true> <Delay = 0.60>
ST_4 : Operation 109 [1/1] (0.60ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 109 'br' <Predicate = (out_index == 1)> <Delay = 0.60>
ST_4 : Operation 110 [1/1] (0.60ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:162->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 110 'br' <Predicate = (out_index != 0 & out_index != 1)> <Delay = 0.60>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%acc_V_3_1 = phi i16 [ %res_3_V_write_assign24, %branch5 ], [ %res_3_V_write_assign24, %branch4 ], [ %acc_3_V, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.027 ]"   --->   Operation 111 'phi' 'acc_V_3_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%acc_V_4_1 = phi i16 [ %res_4_V_write_assign26, %branch5 ], [ %acc_3_V, %branch4 ], [ %res_4_V_write_assign26, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.027 ]"   --->   Operation 112 'phi' 'acc_V_4_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%acc_V_5_1 = phi i16 [ %acc_3_V, %branch5 ], [ %res_5_V_write_assign28, %branch4 ], [ %res_5_V_write_assign28, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi24ELi10ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.027 ]"   --->   Operation 113 'phi' 'acc_V_5_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str35, i32 %tmp)" [firmware/nnet_utils/nnet_dense_resource.h:174->firmware/nnet_utils/nnet_dense_resource.h:278->firmware/nnet_utils/nnet_dense_stream.h:24]   --->   Operation 114 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%empty_387 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"   --->   Operation 115 'speclooptripcount' 'empty_387' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([135 x i8]* @nnet_KD_KD_dense_resource_MD_ap_ufixed_MD_12_MC_AC_3_MC_A_1, i32 %rbegin) nounwind" [firmware/nnet_utils/nnet_dense_stream.h:26]   --->   Operation 116 'specregionend' 'rend' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16, i16, i16 } undef, i16 %acc_V_0_1, 0" [firmware/nnet_utils/nnet_dense_stream.h:26]   --->   Operation 117 'insertvalue' 'mrv' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16 } %mrv, i16 %acc_V_1_1, 1" [firmware/nnet_utils/nnet_dense_stream.h:26]   --->   Operation 118 'insertvalue' 'mrv_1' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %acc_V_2_1, 2" [firmware/nnet_utils/nnet_dense_stream.h:26]   --->   Operation 119 'insertvalue' 'mrv_2' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %acc_V_3_1, 3" [firmware/nnet_utils/nnet_dense_stream.h:26]   --->   Operation 120 'insertvalue' 'mrv_3' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %acc_V_4_1, 4" [firmware/nnet_utils/nnet_dense_stream.h:26]   --->   Operation 121 'insertvalue' 'mrv_4' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %acc_V_5_1, 5" [firmware/nnet_utils/nnet_dense_stream.h:26]   --->   Operation 122 'insertvalue' 'mrv_5' <Predicate = (icmp_ln152)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return({ i16, i16, i16, i16, i16, i16 } %mrv_5)" [firmware/nnet_utils/nnet_dense_stream.h:26]   --->   Operation 123 'return' <Predicate = (icmp_ln152)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_8_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_9_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_10_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_11_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_12_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_13_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_14_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_15_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outidx]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w16_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rbegin                  (specregionbegin  ) [ 00111]
br_ln152                (br               ) [ 01111]
do_init                 (phi              ) [ 00111]
w_index30               (phi              ) [ 00111]
data_15_V_read_2        (read             ) [ 00111]
data_14_V_read_2        (read             ) [ 00111]
data_13_V_read_2        (read             ) [ 00111]
data_12_V_read_2        (read             ) [ 00111]
data_11_V_read_2        (read             ) [ 00111]
data_10_V_read41        (read             ) [ 00111]
data_9_V_read_2         (read             ) [ 00111]
data_8_V_read_2         (read             ) [ 00111]
data_7_V_read_2         (read             ) [ 00111]
data_6_V_read_2         (read             ) [ 00111]
data_5_V_read_2         (read             ) [ 00111]
data_4_V_read_2         (read             ) [ 00111]
data_3_V_read_2         (read             ) [ 00111]
data_2_V_read_2         (read             ) [ 00111]
data_1_V_read_2         (read             ) [ 00111]
data_0_V_read31         (read             ) [ 00111]
br_ln152                (br               ) [ 00111]
zext_ln156              (zext             ) [ 00000]
outidx_addr             (getelementptr    ) [ 00110]
w16_V_addr              (getelementptr    ) [ 00110]
w_index                 (add              ) [ 01111]
icmp_ln152              (icmp             ) [ 00111]
br_ln152                (br               ) [ 01111]
br_ln26                 (br               ) [ 01111]
data_0_V_read31_rewind  (phi              ) [ 00110]
data_1_V_read32_rewind  (phi              ) [ 00110]
data_2_V_read33_rewind  (phi              ) [ 00110]
data_3_V_read34_rewind  (phi              ) [ 00110]
data_4_V_read35_rewind  (phi              ) [ 00110]
data_5_V_read36_rewind  (phi              ) [ 00110]
data_6_V_read37_rewind  (phi              ) [ 00110]
data_7_V_read38_rewind  (phi              ) [ 00110]
data_8_V_read39_rewind  (phi              ) [ 00110]
data_9_V_read40_rewind  (phi              ) [ 00110]
data_10_V_read41_rewind (phi              ) [ 00110]
data_11_V_read42_rewind (phi              ) [ 00110]
data_12_V_read43_rewind (phi              ) [ 00110]
data_13_V_read44_rewind (phi              ) [ 00110]
data_14_V_read45_rewind (phi              ) [ 00110]
data_15_V_read46_rewind (phi              ) [ 00110]
in_index_0_i_i29        (phi              ) [ 00110]
br_ln0                  (br               ) [ 00000]
data_0_V_read31_phi     (phi              ) [ 01111]
data_1_V_read32_phi     (phi              ) [ 01111]
data_2_V_read33_phi     (phi              ) [ 01111]
data_3_V_read34_phi     (phi              ) [ 01111]
data_4_V_read35_phi     (phi              ) [ 01111]
data_5_V_read36_phi     (phi              ) [ 01111]
data_6_V_read37_phi     (phi              ) [ 01111]
data_7_V_read38_phi     (phi              ) [ 01111]
data_8_V_read39_phi     (phi              ) [ 01111]
data_9_V_read40_phi     (phi              ) [ 01111]
data_10_V_read41_phi    (phi              ) [ 01111]
data_11_V_read42_phi    (phi              ) [ 01111]
data_12_V_read43_phi    (phi              ) [ 01111]
data_13_V_read44_phi    (phi              ) [ 01111]
data_14_V_read45_phi    (phi              ) [ 01111]
data_15_V_read46_phi    (phi              ) [ 01111]
out_index               (load             ) [ 00101]
trunc_ln162             (trunc            ) [ 00000]
tmp_s                   (mux              ) [ 00000]
w16_V_load              (load             ) [ 00000]
trunc_ln162_1           (trunc            ) [ 00000]
zext_ln1116_cast        (zext             ) [ 00000]
zext_ln1118             (zext             ) [ 00000]
sext_ln1118             (sext             ) [ 00000]
mul_ln1118              (mul              ) [ 00000]
trunc_ln2               (partselect       ) [ 00101]
tmp_32                  (partselect       ) [ 00000]
sext_ln1118_40          (sext             ) [ 00000]
mul_ln1118_34           (mul              ) [ 00000]
trunc_ln708_s           (partselect       ) [ 00101]
in_index                (add              ) [ 00000]
tmp_2                   (partselect       ) [ 00000]
icmp_ln170              (icmp             ) [ 00000]
select_ln170            (select           ) [ 01111]
res_5_V_write_assign28  (phi              ) [ 00111]
res_4_V_write_assign26  (phi              ) [ 00111]
res_3_V_write_assign24  (phi              ) [ 00111]
res_2_V_write_assign22  (phi              ) [ 00111]
res_1_V_write_assign20  (phi              ) [ 00111]
res_0_V_write_assign18  (phi              ) [ 00111]
specloopname_ln152      (specloopname     ) [ 00000]
tmp                     (specregionbegin  ) [ 00000]
specpipeline_ln153      (specpipeline     ) [ 00000]
zext_ln1265             (zext             ) [ 00000]
phi_ln                  (mux              ) [ 00000]
acc_0_V                 (add              ) [ 00000]
switch_ln162            (switch           ) [ 00000]
br_ln162                (br               ) [ 00000]
br_ln162                (br               ) [ 00000]
acc_V_0_1               (phi              ) [ 01111]
acc_V_1_1               (phi              ) [ 01111]
acc_V_2_1               (phi              ) [ 01111]
sext_ln708              (sext             ) [ 00000]
phi_ln1265_1            (mux              ) [ 00000]
acc_3_V                 (add              ) [ 00000]
switch_ln162            (switch           ) [ 00000]
br_ln162                (br               ) [ 00000]
br_ln162                (br               ) [ 00000]
acc_V_3_1               (phi              ) [ 01111]
acc_V_4_1               (phi              ) [ 01111]
acc_V_5_1               (phi              ) [ 01111]
empty                   (specregionend    ) [ 00000]
empty_387               (speclooptripcount) [ 00000]
rend                    (specregionend    ) [ 00000]
mrv                     (insertvalue      ) [ 00000]
mrv_1                   (insertvalue      ) [ 00000]
mrv_2                   (insertvalue      ) [ 00000]
mrv_3                   (insertvalue      ) [ 00000]
mrv_4                   (insertvalue      ) [ 00000]
mrv_5                   (insertvalue      ) [ 00000]
return_ln26             (return           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_5_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_6_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_7_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_8_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_8_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_9_V_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_9_V_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_10_V_read">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_10_V_read"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_11_V_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_11_V_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_12_V_read">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_12_V_read"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_13_V_read">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_13_V_read"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_14_V_read">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_14_V_read"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data_15_V_read">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_15_V_read"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="outidx">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="w16_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w16_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnet_KD_KD_dense_resource_MD_ap_ufixed_MD_12_MC_AC_3_MC_A_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i12.i4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i16.i2"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i16.i3"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="data_15_V_read_2_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="12" slack="0"/>
<pin id="118" dir="0" index="1" bw="12" slack="0"/>
<pin id="119" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_15_V_read_2/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="data_14_V_read_2_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="12" slack="0"/>
<pin id="124" dir="0" index="1" bw="12" slack="0"/>
<pin id="125" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_14_V_read_2/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="data_13_V_read_2_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="12" slack="0"/>
<pin id="130" dir="0" index="1" bw="12" slack="0"/>
<pin id="131" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_13_V_read_2/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="data_12_V_read_2_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="12" slack="0"/>
<pin id="136" dir="0" index="1" bw="12" slack="0"/>
<pin id="137" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_12_V_read_2/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="data_11_V_read_2_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="12" slack="0"/>
<pin id="142" dir="0" index="1" bw="12" slack="0"/>
<pin id="143" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_11_V_read_2/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="data_10_V_read41_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="12" slack="0"/>
<pin id="148" dir="0" index="1" bw="12" slack="0"/>
<pin id="149" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_10_V_read41/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="data_9_V_read_2_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="12" slack="0"/>
<pin id="154" dir="0" index="1" bw="12" slack="0"/>
<pin id="155" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_9_V_read_2/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="data_8_V_read_2_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="12" slack="0"/>
<pin id="160" dir="0" index="1" bw="12" slack="0"/>
<pin id="161" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_8_V_read_2/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="data_7_V_read_2_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="12" slack="0"/>
<pin id="166" dir="0" index="1" bw="12" slack="0"/>
<pin id="167" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_7_V_read_2/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="data_6_V_read_2_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="12" slack="0"/>
<pin id="172" dir="0" index="1" bw="12" slack="0"/>
<pin id="173" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_6_V_read_2/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="data_5_V_read_2_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="12" slack="0"/>
<pin id="178" dir="0" index="1" bw="12" slack="0"/>
<pin id="179" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_5_V_read_2/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="data_4_V_read_2_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="12" slack="0"/>
<pin id="184" dir="0" index="1" bw="12" slack="0"/>
<pin id="185" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_V_read_2/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="data_3_V_read_2_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="0"/>
<pin id="190" dir="0" index="1" bw="12" slack="0"/>
<pin id="191" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_2/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="data_2_V_read_2_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="12" slack="0"/>
<pin id="196" dir="0" index="1" bw="12" slack="0"/>
<pin id="197" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_2/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="data_1_V_read_2_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="12" slack="0"/>
<pin id="202" dir="0" index="1" bw="12" slack="0"/>
<pin id="203" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_2/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="data_0_V_read31_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="12" slack="0"/>
<pin id="208" dir="0" index="1" bw="12" slack="0"/>
<pin id="209" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read31/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="outidx_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="6" slack="0"/>
<pin id="216" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outidx_addr/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="6" slack="0"/>
<pin id="221" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_index/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="w16_V_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="19" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="6" slack="0"/>
<pin id="229" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w16_V_addr/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="0"/>
<pin id="234" dir="0" index="1" bw="19" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w16_V_load/2 "/>
</bind>
</comp>

<comp id="238" class="1005" name="do_init_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="1"/>
<pin id="240" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="do_init_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="1"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="4" bw="1" slack="0"/>
<pin id="248" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="254" class="1005" name="w_index30_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="1"/>
<pin id="256" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w_index30 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="w_index30_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="6" slack="0"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="4" bw="1" slack="0"/>
<pin id="264" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="6" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_index30/2 "/>
</bind>
</comp>

<comp id="268" class="1005" name="data_0_V_read31_rewind_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="12" slack="1"/>
<pin id="270" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_0_V_read31_rewind (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="data_0_V_read31_rewind_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="2"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="12" slack="0"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="4" bw="1" slack="1"/>
<pin id="278" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_0_V_read31_rewind/3 "/>
</bind>
</comp>

<comp id="282" class="1005" name="data_1_V_read32_rewind_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="12" slack="1"/>
<pin id="284" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_1_V_read32_rewind (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="data_1_V_read32_rewind_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="2"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="12" slack="0"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="4" bw="1" slack="1"/>
<pin id="292" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_1_V_read32_rewind/3 "/>
</bind>
</comp>

<comp id="296" class="1005" name="data_2_V_read33_rewind_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="12" slack="1"/>
<pin id="298" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_2_V_read33_rewind (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="data_2_V_read33_rewind_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="2"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="12" slack="0"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="4" bw="1" slack="1"/>
<pin id="306" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_2_V_read33_rewind/3 "/>
</bind>
</comp>

<comp id="310" class="1005" name="data_3_V_read34_rewind_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="12" slack="1"/>
<pin id="312" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_3_V_read34_rewind (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="data_3_V_read34_rewind_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="2"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="12" slack="0"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="4" bw="1" slack="1"/>
<pin id="320" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_3_V_read34_rewind/3 "/>
</bind>
</comp>

<comp id="324" class="1005" name="data_4_V_read35_rewind_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="12" slack="1"/>
<pin id="326" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_4_V_read35_rewind (phireg) "/>
</bind>
</comp>

<comp id="328" class="1004" name="data_4_V_read35_rewind_phi_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="2"/>
<pin id="330" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="2" bw="12" slack="0"/>
<pin id="332" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="4" bw="1" slack="1"/>
<pin id="334" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_4_V_read35_rewind/3 "/>
</bind>
</comp>

<comp id="338" class="1005" name="data_5_V_read36_rewind_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="12" slack="1"/>
<pin id="340" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_5_V_read36_rewind (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="data_5_V_read36_rewind_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="2"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="12" slack="0"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="4" bw="1" slack="1"/>
<pin id="348" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="349" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_5_V_read36_rewind/3 "/>
</bind>
</comp>

<comp id="352" class="1005" name="data_6_V_read37_rewind_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="12" slack="1"/>
<pin id="354" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_6_V_read37_rewind (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="data_6_V_read37_rewind_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="2"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="12" slack="0"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="4" bw="1" slack="1"/>
<pin id="362" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_6_V_read37_rewind/3 "/>
</bind>
</comp>

<comp id="366" class="1005" name="data_7_V_read38_rewind_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="12" slack="1"/>
<pin id="368" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_7_V_read38_rewind (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="data_7_V_read38_rewind_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="2"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="12" slack="0"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="0" index="4" bw="1" slack="1"/>
<pin id="376" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="377" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_7_V_read38_rewind/3 "/>
</bind>
</comp>

<comp id="380" class="1005" name="data_8_V_read39_rewind_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="12" slack="1"/>
<pin id="382" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_8_V_read39_rewind (phireg) "/>
</bind>
</comp>

<comp id="384" class="1004" name="data_8_V_read39_rewind_phi_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="2"/>
<pin id="386" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="12" slack="0"/>
<pin id="388" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="4" bw="1" slack="1"/>
<pin id="390" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_8_V_read39_rewind/3 "/>
</bind>
</comp>

<comp id="394" class="1005" name="data_9_V_read40_rewind_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="12" slack="1"/>
<pin id="396" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_9_V_read40_rewind (phireg) "/>
</bind>
</comp>

<comp id="398" class="1004" name="data_9_V_read40_rewind_phi_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="2"/>
<pin id="400" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="401" dir="0" index="2" bw="12" slack="0"/>
<pin id="402" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="4" bw="1" slack="1"/>
<pin id="404" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_9_V_read40_rewind/3 "/>
</bind>
</comp>

<comp id="408" class="1005" name="data_10_V_read41_rewind_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="12" slack="1"/>
<pin id="410" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_10_V_read41_rewind (phireg) "/>
</bind>
</comp>

<comp id="412" class="1004" name="data_10_V_read41_rewind_phi_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="2"/>
<pin id="414" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="2" bw="12" slack="0"/>
<pin id="416" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="4" bw="1" slack="1"/>
<pin id="418" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="419" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_10_V_read41_rewind/3 "/>
</bind>
</comp>

<comp id="422" class="1005" name="data_11_V_read42_rewind_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="12" slack="1"/>
<pin id="424" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_11_V_read42_rewind (phireg) "/>
</bind>
</comp>

<comp id="426" class="1004" name="data_11_V_read42_rewind_phi_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="2"/>
<pin id="428" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="429" dir="0" index="2" bw="12" slack="0"/>
<pin id="430" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="431" dir="0" index="4" bw="1" slack="1"/>
<pin id="432" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="433" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_11_V_read42_rewind/3 "/>
</bind>
</comp>

<comp id="436" class="1005" name="data_12_V_read43_rewind_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="12" slack="1"/>
<pin id="438" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_12_V_read43_rewind (phireg) "/>
</bind>
</comp>

<comp id="440" class="1004" name="data_12_V_read43_rewind_phi_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="2"/>
<pin id="442" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="443" dir="0" index="2" bw="12" slack="0"/>
<pin id="444" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="445" dir="0" index="4" bw="1" slack="1"/>
<pin id="446" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_12_V_read43_rewind/3 "/>
</bind>
</comp>

<comp id="450" class="1005" name="data_13_V_read44_rewind_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="12" slack="1"/>
<pin id="452" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_13_V_read44_rewind (phireg) "/>
</bind>
</comp>

<comp id="454" class="1004" name="data_13_V_read44_rewind_phi_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="2"/>
<pin id="456" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="457" dir="0" index="2" bw="12" slack="0"/>
<pin id="458" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="459" dir="0" index="4" bw="1" slack="1"/>
<pin id="460" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="461" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_13_V_read44_rewind/3 "/>
</bind>
</comp>

<comp id="464" class="1005" name="data_14_V_read45_rewind_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="12" slack="1"/>
<pin id="466" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_14_V_read45_rewind (phireg) "/>
</bind>
</comp>

<comp id="468" class="1004" name="data_14_V_read45_rewind_phi_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="2"/>
<pin id="470" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="12" slack="0"/>
<pin id="472" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="473" dir="0" index="4" bw="1" slack="1"/>
<pin id="474" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="475" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_14_V_read45_rewind/3 "/>
</bind>
</comp>

<comp id="478" class="1005" name="data_15_V_read46_rewind_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="12" slack="1"/>
<pin id="480" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_15_V_read46_rewind (phireg) "/>
</bind>
</comp>

<comp id="482" class="1004" name="data_15_V_read46_rewind_phi_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="2"/>
<pin id="484" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="485" dir="0" index="2" bw="12" slack="0"/>
<pin id="486" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="487" dir="0" index="4" bw="1" slack="1"/>
<pin id="488" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="489" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_15_V_read46_rewind/3 "/>
</bind>
</comp>

<comp id="492" class="1005" name="in_index_0_i_i29_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index_0_i_i29 (phireg) "/>
</bind>
</comp>

<comp id="496" class="1004" name="in_index_0_i_i29_phi_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="2"/>
<pin id="498" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="499" dir="0" index="2" bw="32" slack="0"/>
<pin id="500" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="501" dir="0" index="4" bw="1" slack="1"/>
<pin id="502" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="503" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_index_0_i_i29/3 "/>
</bind>
</comp>

<comp id="506" class="1005" name="data_0_V_read31_phi_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="12" slack="0"/>
<pin id="508" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="data_0_V_read31_phi (phireg) "/>
</bind>
</comp>

<comp id="510" class="1004" name="data_0_V_read31_phi_phi_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="12" slack="1"/>
<pin id="512" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="513" dir="0" index="2" bw="12" slack="0"/>
<pin id="514" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="515" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_0_V_read31_phi/3 "/>
</bind>
</comp>

<comp id="518" class="1005" name="data_1_V_read32_phi_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="12" slack="0"/>
<pin id="520" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="data_1_V_read32_phi (phireg) "/>
</bind>
</comp>

<comp id="522" class="1004" name="data_1_V_read32_phi_phi_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="12" slack="1"/>
<pin id="524" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="525" dir="0" index="2" bw="12" slack="0"/>
<pin id="526" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="527" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_1_V_read32_phi/3 "/>
</bind>
</comp>

<comp id="530" class="1005" name="data_2_V_read33_phi_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="12" slack="0"/>
<pin id="532" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="data_2_V_read33_phi (phireg) "/>
</bind>
</comp>

<comp id="534" class="1004" name="data_2_V_read33_phi_phi_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="12" slack="1"/>
<pin id="536" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="537" dir="0" index="2" bw="12" slack="0"/>
<pin id="538" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="539" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_2_V_read33_phi/3 "/>
</bind>
</comp>

<comp id="542" class="1005" name="data_3_V_read34_phi_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="12" slack="0"/>
<pin id="544" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="data_3_V_read34_phi (phireg) "/>
</bind>
</comp>

<comp id="546" class="1004" name="data_3_V_read34_phi_phi_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="12" slack="1"/>
<pin id="548" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="549" dir="0" index="2" bw="12" slack="0"/>
<pin id="550" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="551" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_3_V_read34_phi/3 "/>
</bind>
</comp>

<comp id="554" class="1005" name="data_4_V_read35_phi_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="12" slack="0"/>
<pin id="556" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="data_4_V_read35_phi (phireg) "/>
</bind>
</comp>

<comp id="558" class="1004" name="data_4_V_read35_phi_phi_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="12" slack="1"/>
<pin id="560" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="561" dir="0" index="2" bw="12" slack="0"/>
<pin id="562" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="563" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_4_V_read35_phi/3 "/>
</bind>
</comp>

<comp id="566" class="1005" name="data_5_V_read36_phi_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="12" slack="0"/>
<pin id="568" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="data_5_V_read36_phi (phireg) "/>
</bind>
</comp>

<comp id="570" class="1004" name="data_5_V_read36_phi_phi_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="12" slack="1"/>
<pin id="572" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="573" dir="0" index="2" bw="12" slack="0"/>
<pin id="574" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="575" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_5_V_read36_phi/3 "/>
</bind>
</comp>

<comp id="578" class="1005" name="data_6_V_read37_phi_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="12" slack="0"/>
<pin id="580" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="data_6_V_read37_phi (phireg) "/>
</bind>
</comp>

<comp id="582" class="1004" name="data_6_V_read37_phi_phi_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="12" slack="1"/>
<pin id="584" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="585" dir="0" index="2" bw="12" slack="0"/>
<pin id="586" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="587" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_6_V_read37_phi/3 "/>
</bind>
</comp>

<comp id="590" class="1005" name="data_7_V_read38_phi_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="12" slack="0"/>
<pin id="592" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="data_7_V_read38_phi (phireg) "/>
</bind>
</comp>

<comp id="594" class="1004" name="data_7_V_read38_phi_phi_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="12" slack="1"/>
<pin id="596" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="597" dir="0" index="2" bw="12" slack="0"/>
<pin id="598" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="599" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_7_V_read38_phi/3 "/>
</bind>
</comp>

<comp id="602" class="1005" name="data_8_V_read39_phi_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="12" slack="0"/>
<pin id="604" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="data_8_V_read39_phi (phireg) "/>
</bind>
</comp>

<comp id="606" class="1004" name="data_8_V_read39_phi_phi_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="12" slack="1"/>
<pin id="608" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="609" dir="0" index="2" bw="12" slack="0"/>
<pin id="610" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="611" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_8_V_read39_phi/3 "/>
</bind>
</comp>

<comp id="614" class="1005" name="data_9_V_read40_phi_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="12" slack="0"/>
<pin id="616" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="data_9_V_read40_phi (phireg) "/>
</bind>
</comp>

<comp id="618" class="1004" name="data_9_V_read40_phi_phi_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="12" slack="1"/>
<pin id="620" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="621" dir="0" index="2" bw="12" slack="0"/>
<pin id="622" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="623" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_9_V_read40_phi/3 "/>
</bind>
</comp>

<comp id="626" class="1005" name="data_10_V_read41_phi_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="12" slack="0"/>
<pin id="628" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="data_10_V_read41_phi (phireg) "/>
</bind>
</comp>

<comp id="630" class="1004" name="data_10_V_read41_phi_phi_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="12" slack="1"/>
<pin id="632" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="633" dir="0" index="2" bw="12" slack="0"/>
<pin id="634" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="635" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_10_V_read41_phi/3 "/>
</bind>
</comp>

<comp id="638" class="1005" name="data_11_V_read42_phi_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="12" slack="0"/>
<pin id="640" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="data_11_V_read42_phi (phireg) "/>
</bind>
</comp>

<comp id="642" class="1004" name="data_11_V_read42_phi_phi_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="12" slack="1"/>
<pin id="644" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="645" dir="0" index="2" bw="12" slack="0"/>
<pin id="646" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="647" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_11_V_read42_phi/3 "/>
</bind>
</comp>

<comp id="650" class="1005" name="data_12_V_read43_phi_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="12" slack="0"/>
<pin id="652" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="data_12_V_read43_phi (phireg) "/>
</bind>
</comp>

<comp id="654" class="1004" name="data_12_V_read43_phi_phi_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="12" slack="1"/>
<pin id="656" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="657" dir="0" index="2" bw="12" slack="0"/>
<pin id="658" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="659" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_12_V_read43_phi/3 "/>
</bind>
</comp>

<comp id="662" class="1005" name="data_13_V_read44_phi_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="12" slack="0"/>
<pin id="664" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="data_13_V_read44_phi (phireg) "/>
</bind>
</comp>

<comp id="666" class="1004" name="data_13_V_read44_phi_phi_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="12" slack="1"/>
<pin id="668" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="669" dir="0" index="2" bw="12" slack="0"/>
<pin id="670" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="671" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_13_V_read44_phi/3 "/>
</bind>
</comp>

<comp id="674" class="1005" name="data_14_V_read45_phi_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="12" slack="0"/>
<pin id="676" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="data_14_V_read45_phi (phireg) "/>
</bind>
</comp>

<comp id="678" class="1004" name="data_14_V_read45_phi_phi_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="12" slack="1"/>
<pin id="680" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="681" dir="0" index="2" bw="12" slack="0"/>
<pin id="682" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="683" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_14_V_read45_phi/3 "/>
</bind>
</comp>

<comp id="686" class="1005" name="data_15_V_read46_phi_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="12" slack="0"/>
<pin id="688" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="data_15_V_read46_phi (phireg) "/>
</bind>
</comp>

<comp id="690" class="1004" name="data_15_V_read46_phi_phi_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="12" slack="1"/>
<pin id="692" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="693" dir="0" index="2" bw="12" slack="0"/>
<pin id="694" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="695" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_15_V_read46_phi/3 "/>
</bind>
</comp>

<comp id="698" class="1005" name="res_5_V_write_assign28_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="16" slack="2"/>
<pin id="700" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="res_5_V_write_assign28 (phireg) "/>
</bind>
</comp>

<comp id="702" class="1004" name="res_5_V_write_assign28_phi_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="11" slack="3"/>
<pin id="704" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="705" dir="0" index="2" bw="16" slack="0"/>
<pin id="706" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="707" dir="0" index="4" bw="11" slack="2"/>
<pin id="708" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="709" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_5_V_write_assign28/4 "/>
</bind>
</comp>

<comp id="712" class="1005" name="res_4_V_write_assign26_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="16" slack="2"/>
<pin id="714" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="res_4_V_write_assign26 (phireg) "/>
</bind>
</comp>

<comp id="716" class="1004" name="res_4_V_write_assign26_phi_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="3"/>
<pin id="718" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="719" dir="0" index="2" bw="16" slack="0"/>
<pin id="720" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="721" dir="0" index="4" bw="1" slack="2"/>
<pin id="722" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="723" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_4_V_write_assign26/4 "/>
</bind>
</comp>

<comp id="726" class="1005" name="res_3_V_write_assign24_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="16" slack="2"/>
<pin id="728" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="res_3_V_write_assign24 (phireg) "/>
</bind>
</comp>

<comp id="730" class="1004" name="res_3_V_write_assign24_phi_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="3"/>
<pin id="732" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="733" dir="0" index="2" bw="16" slack="0"/>
<pin id="734" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="735" dir="0" index="4" bw="1" slack="2"/>
<pin id="736" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="737" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_3_V_write_assign24/4 "/>
</bind>
</comp>

<comp id="740" class="1005" name="res_2_V_write_assign22_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="16" slack="2"/>
<pin id="742" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="res_2_V_write_assign22 (phireg) "/>
</bind>
</comp>

<comp id="744" class="1004" name="res_2_V_write_assign22_phi_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="10" slack="3"/>
<pin id="746" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="747" dir="0" index="2" bw="16" slack="0"/>
<pin id="748" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="749" dir="0" index="4" bw="10" slack="2"/>
<pin id="750" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="751" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_2_V_write_assign22/4 "/>
</bind>
</comp>

<comp id="754" class="1005" name="res_1_V_write_assign20_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="16" slack="2"/>
<pin id="756" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="res_1_V_write_assign20 (phireg) "/>
</bind>
</comp>

<comp id="758" class="1004" name="res_1_V_write_assign20_phi_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="10" slack="3"/>
<pin id="760" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="761" dir="0" index="2" bw="16" slack="0"/>
<pin id="762" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="763" dir="0" index="4" bw="10" slack="2"/>
<pin id="764" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="765" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_1_V_write_assign20/4 "/>
</bind>
</comp>

<comp id="768" class="1005" name="res_0_V_write_assign18_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="16" slack="2"/>
<pin id="770" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="res_0_V_write_assign18 (phireg) "/>
</bind>
</comp>

<comp id="772" class="1004" name="res_0_V_write_assign18_phi_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="7" slack="3"/>
<pin id="774" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="775" dir="0" index="2" bw="16" slack="0"/>
<pin id="776" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="777" dir="0" index="4" bw="7" slack="2"/>
<pin id="778" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="779" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_0_V_write_assign18/4 "/>
</bind>
</comp>

<comp id="782" class="1005" name="acc_V_0_1_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="16" slack="0"/>
<pin id="784" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_0_1 (phireg) "/>
</bind>
</comp>

<comp id="786" class="1004" name="acc_V_0_1_phi_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="16" slack="0"/>
<pin id="788" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="789" dir="0" index="2" bw="16" slack="0"/>
<pin id="790" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="791" dir="0" index="4" bw="16" slack="0"/>
<pin id="792" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="793" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_0_1/4 "/>
</bind>
</comp>

<comp id="797" class="1005" name="acc_V_1_1_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="16" slack="0"/>
<pin id="799" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_1_1 (phireg) "/>
</bind>
</comp>

<comp id="801" class="1004" name="acc_V_1_1_phi_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="16" slack="0"/>
<pin id="803" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="804" dir="0" index="2" bw="16" slack="0"/>
<pin id="805" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="806" dir="0" index="4" bw="16" slack="0"/>
<pin id="807" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="808" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_1_1/4 "/>
</bind>
</comp>

<comp id="812" class="1005" name="acc_V_2_1_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="16" slack="0"/>
<pin id="814" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_2_1 (phireg) "/>
</bind>
</comp>

<comp id="816" class="1004" name="acc_V_2_1_phi_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="16" slack="0"/>
<pin id="818" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="819" dir="0" index="2" bw="16" slack="0"/>
<pin id="820" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="821" dir="0" index="4" bw="16" slack="0"/>
<pin id="822" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="823" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_2_1/4 "/>
</bind>
</comp>

<comp id="827" class="1005" name="acc_V_3_1_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="16" slack="0"/>
<pin id="829" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_3_1 (phireg) "/>
</bind>
</comp>

<comp id="831" class="1004" name="acc_V_3_1_phi_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="16" slack="0"/>
<pin id="833" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="834" dir="0" index="2" bw="16" slack="0"/>
<pin id="835" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="836" dir="0" index="4" bw="16" slack="0"/>
<pin id="837" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="838" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_3_1/4 "/>
</bind>
</comp>

<comp id="842" class="1005" name="acc_V_4_1_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="16" slack="0"/>
<pin id="844" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_4_1 (phireg) "/>
</bind>
</comp>

<comp id="846" class="1004" name="acc_V_4_1_phi_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="16" slack="0"/>
<pin id="848" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="849" dir="0" index="2" bw="16" slack="0"/>
<pin id="850" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="851" dir="0" index="4" bw="16" slack="0"/>
<pin id="852" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="853" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_4_1/4 "/>
</bind>
</comp>

<comp id="857" class="1005" name="acc_V_5_1_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="16" slack="0"/>
<pin id="859" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_5_1 (phireg) "/>
</bind>
</comp>

<comp id="861" class="1004" name="acc_V_5_1_phi_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="16" slack="0"/>
<pin id="863" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="864" dir="0" index="2" bw="16" slack="0"/>
<pin id="865" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="866" dir="0" index="4" bw="16" slack="0"/>
<pin id="867" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="868" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_V_5_1/4 "/>
</bind>
</comp>

<comp id="872" class="1004" name="zext_ln156_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="6" slack="0"/>
<pin id="874" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156/2 "/>
</bind>
</comp>

<comp id="878" class="1004" name="w_index_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="0"/>
<pin id="880" dir="0" index="1" bw="6" slack="0"/>
<pin id="881" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/2 "/>
</bind>
</comp>

<comp id="884" class="1004" name="icmp_ln152_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="6" slack="0"/>
<pin id="886" dir="0" index="1" bw="6" slack="0"/>
<pin id="887" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln152/2 "/>
</bind>
</comp>

<comp id="890" class="1004" name="trunc_ln162_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="0"/>
<pin id="892" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln162/3 "/>
</bind>
</comp>

<comp id="894" class="1004" name="tmp_s_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="12" slack="0"/>
<pin id="896" dir="0" index="1" bw="12" slack="0"/>
<pin id="897" dir="0" index="2" bw="12" slack="0"/>
<pin id="898" dir="0" index="3" bw="12" slack="0"/>
<pin id="899" dir="0" index="4" bw="12" slack="0"/>
<pin id="900" dir="0" index="5" bw="12" slack="0"/>
<pin id="901" dir="0" index="6" bw="12" slack="0"/>
<pin id="902" dir="0" index="7" bw="12" slack="0"/>
<pin id="903" dir="0" index="8" bw="12" slack="0"/>
<pin id="904" dir="0" index="9" bw="12" slack="0"/>
<pin id="905" dir="0" index="10" bw="12" slack="0"/>
<pin id="906" dir="0" index="11" bw="12" slack="0"/>
<pin id="907" dir="0" index="12" bw="12" slack="0"/>
<pin id="908" dir="0" index="13" bw="12" slack="0"/>
<pin id="909" dir="0" index="14" bw="12" slack="0"/>
<pin id="910" dir="0" index="15" bw="12" slack="0"/>
<pin id="911" dir="0" index="16" bw="12" slack="0"/>
<pin id="912" dir="0" index="17" bw="4" slack="0"/>
<pin id="913" dir="1" index="18" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="932" class="1004" name="trunc_ln162_1_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="19" slack="0"/>
<pin id="934" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln162_1/3 "/>
</bind>
</comp>

<comp id="936" class="1004" name="zext_ln1116_cast_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="12" slack="0"/>
<pin id="938" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_cast/3 "/>
</bind>
</comp>

<comp id="940" class="1004" name="zext_ln1118_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="12" slack="0"/>
<pin id="942" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/3 "/>
</bind>
</comp>

<comp id="944" class="1004" name="sext_ln1118_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="12" slack="0"/>
<pin id="946" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/3 "/>
</bind>
</comp>

<comp id="948" class="1004" name="trunc_ln2_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="16" slack="0"/>
<pin id="950" dir="0" index="1" bw="20" slack="0"/>
<pin id="951" dir="0" index="2" bw="4" slack="0"/>
<pin id="952" dir="0" index="3" bw="6" slack="0"/>
<pin id="953" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/3 "/>
</bind>
</comp>

<comp id="957" class="1004" name="tmp_32_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="7" slack="0"/>
<pin id="959" dir="0" index="1" bw="19" slack="0"/>
<pin id="960" dir="0" index="2" bw="5" slack="0"/>
<pin id="961" dir="0" index="3" bw="6" slack="0"/>
<pin id="962" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/3 "/>
</bind>
</comp>

<comp id="967" class="1004" name="sext_ln1118_40_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="7" slack="0"/>
<pin id="969" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_40/3 "/>
</bind>
</comp>

<comp id="971" class="1004" name="trunc_ln708_s_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="15" slack="0"/>
<pin id="973" dir="0" index="1" bw="19" slack="0"/>
<pin id="974" dir="0" index="2" bw="4" slack="0"/>
<pin id="975" dir="0" index="3" bw="6" slack="0"/>
<pin id="976" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/3 "/>
</bind>
</comp>

<comp id="980" class="1004" name="in_index_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="0"/>
<pin id="982" dir="0" index="1" bw="1" slack="0"/>
<pin id="983" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_index/3 "/>
</bind>
</comp>

<comp id="986" class="1004" name="tmp_2_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="28" slack="0"/>
<pin id="988" dir="0" index="1" bw="32" slack="0"/>
<pin id="989" dir="0" index="2" bw="4" slack="0"/>
<pin id="990" dir="0" index="3" bw="6" slack="0"/>
<pin id="991" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="996" class="1004" name="icmp_ln170_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="28" slack="0"/>
<pin id="998" dir="0" index="1" bw="28" slack="0"/>
<pin id="999" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln170/3 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="select_ln170_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="0"/>
<pin id="1004" dir="0" index="1" bw="32" slack="0"/>
<pin id="1005" dir="0" index="2" bw="32" slack="0"/>
<pin id="1006" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln170/3 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="zext_ln1265_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="2" slack="1"/>
<pin id="1012" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265/4 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="phi_ln_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="16" slack="0"/>
<pin id="1015" dir="0" index="1" bw="16" slack="0"/>
<pin id="1016" dir="0" index="2" bw="16" slack="0"/>
<pin id="1017" dir="0" index="3" bw="16" slack="0"/>
<pin id="1018" dir="0" index="4" bw="16" slack="0"/>
<pin id="1019" dir="0" index="5" bw="2" slack="1"/>
<pin id="1020" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln/4 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="acc_0_V_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="16" slack="0"/>
<pin id="1028" dir="0" index="1" bw="16" slack="1"/>
<pin id="1029" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_0_V/4 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="sext_ln708_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="15" slack="1"/>
<pin id="1036" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/4 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="phi_ln1265_1_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="16" slack="0"/>
<pin id="1039" dir="0" index="1" bw="16" slack="0"/>
<pin id="1040" dir="0" index="2" bw="16" slack="0"/>
<pin id="1041" dir="0" index="3" bw="16" slack="0"/>
<pin id="1042" dir="0" index="4" bw="16" slack="0"/>
<pin id="1043" dir="0" index="5" bw="16" slack="0"/>
<pin id="1044" dir="0" index="6" bw="16" slack="0"/>
<pin id="1045" dir="0" index="7" bw="16" slack="0"/>
<pin id="1046" dir="0" index="8" bw="16" slack="0"/>
<pin id="1047" dir="0" index="9" bw="2" slack="0"/>
<pin id="1048" dir="1" index="10" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln1265_1/4 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="acc_3_V_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="16" slack="0"/>
<pin id="1061" dir="0" index="1" bw="15" slack="0"/>
<pin id="1062" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_3_V/4 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="mrv_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="96" slack="0"/>
<pin id="1070" dir="0" index="1" bw="16" slack="0"/>
<pin id="1071" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/4 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="mrv_1_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="96" slack="0"/>
<pin id="1076" dir="0" index="1" bw="16" slack="0"/>
<pin id="1077" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/4 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="mrv_2_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="96" slack="0"/>
<pin id="1082" dir="0" index="1" bw="16" slack="0"/>
<pin id="1083" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/4 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="mrv_3_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="96" slack="0"/>
<pin id="1088" dir="0" index="1" bw="16" slack="0"/>
<pin id="1089" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/4 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="mrv_4_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="96" slack="0"/>
<pin id="1094" dir="0" index="1" bw="16" slack="0"/>
<pin id="1095" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/4 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="mrv_5_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="96" slack="0"/>
<pin id="1100" dir="0" index="1" bw="16" slack="0"/>
<pin id="1101" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/4 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="return_ln26_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="96" slack="0"/>
<pin id="1106" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln26/4 "/>
</bind>
</comp>

<comp id="1108" class="1007" name="mul_ln1118_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="12" slack="0"/>
<pin id="1110" dir="0" index="1" bw="12" slack="0"/>
<pin id="1111" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/3 "/>
</bind>
</comp>

<comp id="1115" class="1007" name="mul_ln1118_34_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="12" slack="0"/>
<pin id="1117" dir="0" index="1" bw="7" slack="0"/>
<pin id="1118" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_34/3 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="data_15_V_read_2_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="12" slack="1"/>
<pin id="1124" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_15_V_read_2 "/>
</bind>
</comp>

<comp id="1127" class="1005" name="data_14_V_read_2_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="12" slack="1"/>
<pin id="1129" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_14_V_read_2 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="data_13_V_read_2_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="12" slack="1"/>
<pin id="1134" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_13_V_read_2 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="data_12_V_read_2_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="12" slack="1"/>
<pin id="1139" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_12_V_read_2 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="data_11_V_read_2_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="12" slack="1"/>
<pin id="1144" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_11_V_read_2 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="data_10_V_read41_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="12" slack="1"/>
<pin id="1149" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_10_V_read41 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="data_9_V_read_2_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="12" slack="1"/>
<pin id="1154" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_9_V_read_2 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="data_8_V_read_2_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="12" slack="1"/>
<pin id="1159" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_8_V_read_2 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="data_7_V_read_2_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="12" slack="1"/>
<pin id="1164" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_7_V_read_2 "/>
</bind>
</comp>

<comp id="1167" class="1005" name="data_6_V_read_2_reg_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="12" slack="1"/>
<pin id="1169" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_6_V_read_2 "/>
</bind>
</comp>

<comp id="1172" class="1005" name="data_5_V_read_2_reg_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="12" slack="1"/>
<pin id="1174" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_5_V_read_2 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="data_4_V_read_2_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="12" slack="1"/>
<pin id="1179" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_4_V_read_2 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="data_3_V_read_2_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="12" slack="1"/>
<pin id="1184" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_3_V_read_2 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="data_2_V_read_2_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="12" slack="1"/>
<pin id="1189" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_2_V_read_2 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="data_1_V_read_2_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="12" slack="1"/>
<pin id="1194" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_1_V_read_2 "/>
</bind>
</comp>

<comp id="1197" class="1005" name="data_0_V_read31_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="12" slack="1"/>
<pin id="1199" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_0_V_read31 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="outidx_addr_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="6" slack="1"/>
<pin id="1204" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="outidx_addr "/>
</bind>
</comp>

<comp id="1207" class="1005" name="w16_V_addr_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="6" slack="1"/>
<pin id="1209" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w16_V_addr "/>
</bind>
</comp>

<comp id="1212" class="1005" name="w_index_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="6" slack="0"/>
<pin id="1214" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="w_index "/>
</bind>
</comp>

<comp id="1217" class="1005" name="icmp_ln152_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="1" slack="1"/>
<pin id="1219" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln152 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="out_index_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="2" slack="1"/>
<pin id="1223" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="out_index "/>
</bind>
</comp>

<comp id="1227" class="1005" name="trunc_ln2_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="16" slack="1"/>
<pin id="1229" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1232" class="1005" name="trunc_ln708_s_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="15" slack="1"/>
<pin id="1234" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1237" class="1005" name="select_ln170_reg_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="32" slack="0"/>
<pin id="1239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln170 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="120"><net_src comp="46" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="46" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="46" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="46" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="46" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="46" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="46" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="46" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="46" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="46" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="46" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="8" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="46" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="46" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="46" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="2" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="46" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="48" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="212" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="34" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="48" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="225" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="40" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="250"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="42" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="252"><net_src comp="40" pin="0"/><net_sink comp="242" pin=4"/></net>

<net id="253"><net_src comp="242" pin="6"/><net_sink comp="238" pin=0"/></net>

<net id="257"><net_src comp="44" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="266"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="44" pin="0"/><net_sink comp="258" pin=4"/></net>

<net id="271"><net_src comp="54" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="280"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="268" pin="1"/><net_sink comp="272" pin=4"/></net>

<net id="285"><net_src comp="54" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="294"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="282" pin="1"/><net_sink comp="286" pin=4"/></net>

<net id="299"><net_src comp="54" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="308"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="296" pin="1"/><net_sink comp="300" pin=4"/></net>

<net id="313"><net_src comp="54" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="322"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="310" pin="1"/><net_sink comp="314" pin=4"/></net>

<net id="327"><net_src comp="54" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="336"><net_src comp="324" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="324" pin="1"/><net_sink comp="328" pin=4"/></net>

<net id="341"><net_src comp="54" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="350"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="338" pin="1"/><net_sink comp="342" pin=4"/></net>

<net id="355"><net_src comp="54" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="364"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="352" pin="1"/><net_sink comp="356" pin=4"/></net>

<net id="369"><net_src comp="54" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="378"><net_src comp="366" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="366" pin="1"/><net_sink comp="370" pin=4"/></net>

<net id="383"><net_src comp="54" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="392"><net_src comp="380" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="380" pin="1"/><net_sink comp="384" pin=4"/></net>

<net id="397"><net_src comp="54" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="406"><net_src comp="394" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="394" pin="1"/><net_sink comp="398" pin=4"/></net>

<net id="411"><net_src comp="54" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="420"><net_src comp="408" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="408" pin="1"/><net_sink comp="412" pin=4"/></net>

<net id="425"><net_src comp="54" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="434"><net_src comp="422" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="422" pin="1"/><net_sink comp="426" pin=4"/></net>

<net id="439"><net_src comp="54" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="448"><net_src comp="436" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="436" pin="1"/><net_sink comp="440" pin=4"/></net>

<net id="453"><net_src comp="54" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="462"><net_src comp="450" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="450" pin="1"/><net_sink comp="454" pin=4"/></net>

<net id="467"><net_src comp="54" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="476"><net_src comp="464" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="477"><net_src comp="464" pin="1"/><net_sink comp="468" pin=4"/></net>

<net id="481"><net_src comp="54" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="490"><net_src comp="478" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="478" pin="1"/><net_sink comp="482" pin=4"/></net>

<net id="495"><net_src comp="56" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="504"><net_src comp="492" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="492" pin="1"/><net_sink comp="496" pin=4"/></net>

<net id="509"><net_src comp="506" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="516"><net_src comp="272" pin="6"/><net_sink comp="510" pin=2"/></net>

<net id="517"><net_src comp="510" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="521"><net_src comp="518" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="528"><net_src comp="286" pin="6"/><net_sink comp="522" pin=2"/></net>

<net id="529"><net_src comp="522" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="533"><net_src comp="530" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="540"><net_src comp="300" pin="6"/><net_sink comp="534" pin=2"/></net>

<net id="541"><net_src comp="534" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="545"><net_src comp="542" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="552"><net_src comp="314" pin="6"/><net_sink comp="546" pin=2"/></net>

<net id="553"><net_src comp="546" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="557"><net_src comp="554" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="564"><net_src comp="328" pin="6"/><net_sink comp="558" pin=2"/></net>

<net id="565"><net_src comp="558" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="569"><net_src comp="566" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="576"><net_src comp="342" pin="6"/><net_sink comp="570" pin=2"/></net>

<net id="577"><net_src comp="570" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="581"><net_src comp="578" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="588"><net_src comp="356" pin="6"/><net_sink comp="582" pin=2"/></net>

<net id="589"><net_src comp="582" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="593"><net_src comp="590" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="600"><net_src comp="370" pin="6"/><net_sink comp="594" pin=2"/></net>

<net id="601"><net_src comp="594" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="605"><net_src comp="602" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="612"><net_src comp="384" pin="6"/><net_sink comp="606" pin=2"/></net>

<net id="613"><net_src comp="606" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="617"><net_src comp="614" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="624"><net_src comp="398" pin="6"/><net_sink comp="618" pin=2"/></net>

<net id="625"><net_src comp="618" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="629"><net_src comp="626" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="636"><net_src comp="412" pin="6"/><net_sink comp="630" pin=2"/></net>

<net id="637"><net_src comp="630" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="641"><net_src comp="638" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="648"><net_src comp="426" pin="6"/><net_sink comp="642" pin=2"/></net>

<net id="649"><net_src comp="642" pin="4"/><net_sink comp="638" pin=0"/></net>

<net id="653"><net_src comp="650" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="660"><net_src comp="440" pin="6"/><net_sink comp="654" pin=2"/></net>

<net id="661"><net_src comp="654" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="665"><net_src comp="662" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="672"><net_src comp="454" pin="6"/><net_sink comp="666" pin=2"/></net>

<net id="673"><net_src comp="666" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="677"><net_src comp="674" pin="1"/><net_sink comp="468" pin=2"/></net>

<net id="684"><net_src comp="468" pin="6"/><net_sink comp="678" pin=2"/></net>

<net id="685"><net_src comp="678" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="689"><net_src comp="686" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="696"><net_src comp="482" pin="6"/><net_sink comp="690" pin=2"/></net>

<net id="697"><net_src comp="690" pin="4"/><net_sink comp="686" pin=0"/></net>

<net id="701"><net_src comp="82" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="710"><net_src comp="698" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="711"><net_src comp="698" pin="1"/><net_sink comp="702" pin=4"/></net>

<net id="715"><net_src comp="84" pin="0"/><net_sink comp="712" pin=0"/></net>

<net id="724"><net_src comp="712" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="725"><net_src comp="712" pin="1"/><net_sink comp="716" pin=4"/></net>

<net id="729"><net_src comp="84" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="738"><net_src comp="726" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="739"><net_src comp="726" pin="1"/><net_sink comp="730" pin=4"/></net>

<net id="743"><net_src comp="86" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="752"><net_src comp="740" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="753"><net_src comp="740" pin="1"/><net_sink comp="744" pin=4"/></net>

<net id="757"><net_src comp="88" pin="0"/><net_sink comp="754" pin=0"/></net>

<net id="766"><net_src comp="754" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="767"><net_src comp="754" pin="1"/><net_sink comp="758" pin=4"/></net>

<net id="771"><net_src comp="90" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="780"><net_src comp="768" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="781"><net_src comp="768" pin="1"/><net_sink comp="772" pin=4"/></net>

<net id="785"><net_src comp="782" pin="1"/><net_sink comp="772" pin=2"/></net>

<net id="794"><net_src comp="772" pin="6"/><net_sink comp="786" pin=0"/></net>

<net id="795"><net_src comp="772" pin="6"/><net_sink comp="786" pin=2"/></net>

<net id="796"><net_src comp="786" pin="6"/><net_sink comp="782" pin=0"/></net>

<net id="800"><net_src comp="797" pin="1"/><net_sink comp="758" pin=2"/></net>

<net id="809"><net_src comp="758" pin="6"/><net_sink comp="801" pin=0"/></net>

<net id="810"><net_src comp="758" pin="6"/><net_sink comp="801" pin=4"/></net>

<net id="811"><net_src comp="801" pin="6"/><net_sink comp="797" pin=0"/></net>

<net id="815"><net_src comp="812" pin="1"/><net_sink comp="744" pin=2"/></net>

<net id="824"><net_src comp="744" pin="6"/><net_sink comp="816" pin=2"/></net>

<net id="825"><net_src comp="744" pin="6"/><net_sink comp="816" pin=4"/></net>

<net id="826"><net_src comp="816" pin="6"/><net_sink comp="812" pin=0"/></net>

<net id="830"><net_src comp="827" pin="1"/><net_sink comp="730" pin=2"/></net>

<net id="839"><net_src comp="730" pin="6"/><net_sink comp="831" pin=0"/></net>

<net id="840"><net_src comp="730" pin="6"/><net_sink comp="831" pin=2"/></net>

<net id="841"><net_src comp="831" pin="6"/><net_sink comp="827" pin=0"/></net>

<net id="845"><net_src comp="842" pin="1"/><net_sink comp="716" pin=2"/></net>

<net id="854"><net_src comp="716" pin="6"/><net_sink comp="846" pin=0"/></net>

<net id="855"><net_src comp="716" pin="6"/><net_sink comp="846" pin=4"/></net>

<net id="856"><net_src comp="846" pin="6"/><net_sink comp="842" pin=0"/></net>

<net id="860"><net_src comp="857" pin="1"/><net_sink comp="702" pin=2"/></net>

<net id="869"><net_src comp="702" pin="6"/><net_sink comp="861" pin=2"/></net>

<net id="870"><net_src comp="702" pin="6"/><net_sink comp="861" pin=4"/></net>

<net id="871"><net_src comp="861" pin="6"/><net_sink comp="857" pin=0"/></net>

<net id="875"><net_src comp="258" pin="6"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="882"><net_src comp="50" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="258" pin="6"/><net_sink comp="878" pin=1"/></net>

<net id="888"><net_src comp="258" pin="6"/><net_sink comp="884" pin=0"/></net>

<net id="889"><net_src comp="52" pin="0"/><net_sink comp="884" pin=1"/></net>

<net id="893"><net_src comp="496" pin="6"/><net_sink comp="890" pin=0"/></net>

<net id="914"><net_src comp="58" pin="0"/><net_sink comp="894" pin=0"/></net>

<net id="915"><net_src comp="510" pin="4"/><net_sink comp="894" pin=1"/></net>

<net id="916"><net_src comp="522" pin="4"/><net_sink comp="894" pin=2"/></net>

<net id="917"><net_src comp="534" pin="4"/><net_sink comp="894" pin=3"/></net>

<net id="918"><net_src comp="546" pin="4"/><net_sink comp="894" pin=4"/></net>

<net id="919"><net_src comp="558" pin="4"/><net_sink comp="894" pin=5"/></net>

<net id="920"><net_src comp="570" pin="4"/><net_sink comp="894" pin=6"/></net>

<net id="921"><net_src comp="582" pin="4"/><net_sink comp="894" pin=7"/></net>

<net id="922"><net_src comp="594" pin="4"/><net_sink comp="894" pin=8"/></net>

<net id="923"><net_src comp="606" pin="4"/><net_sink comp="894" pin=9"/></net>

<net id="924"><net_src comp="618" pin="4"/><net_sink comp="894" pin=10"/></net>

<net id="925"><net_src comp="630" pin="4"/><net_sink comp="894" pin=11"/></net>

<net id="926"><net_src comp="642" pin="4"/><net_sink comp="894" pin=12"/></net>

<net id="927"><net_src comp="654" pin="4"/><net_sink comp="894" pin=13"/></net>

<net id="928"><net_src comp="666" pin="4"/><net_sink comp="894" pin=14"/></net>

<net id="929"><net_src comp="678" pin="4"/><net_sink comp="894" pin=15"/></net>

<net id="930"><net_src comp="690" pin="4"/><net_sink comp="894" pin=16"/></net>

<net id="931"><net_src comp="890" pin="1"/><net_sink comp="894" pin=17"/></net>

<net id="935"><net_src comp="232" pin="3"/><net_sink comp="932" pin=0"/></net>

<net id="939"><net_src comp="894" pin="18"/><net_sink comp="936" pin=0"/></net>

<net id="943"><net_src comp="894" pin="18"/><net_sink comp="940" pin=0"/></net>

<net id="947"><net_src comp="932" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="954"><net_src comp="60" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="955"><net_src comp="62" pin="0"/><net_sink comp="948" pin=2"/></net>

<net id="956"><net_src comp="64" pin="0"/><net_sink comp="948" pin=3"/></net>

<net id="963"><net_src comp="66" pin="0"/><net_sink comp="957" pin=0"/></net>

<net id="964"><net_src comp="232" pin="3"/><net_sink comp="957" pin=1"/></net>

<net id="965"><net_src comp="68" pin="0"/><net_sink comp="957" pin=2"/></net>

<net id="966"><net_src comp="70" pin="0"/><net_sink comp="957" pin=3"/></net>

<net id="970"><net_src comp="957" pin="4"/><net_sink comp="967" pin=0"/></net>

<net id="977"><net_src comp="72" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="978"><net_src comp="62" pin="0"/><net_sink comp="971" pin=2"/></net>

<net id="979"><net_src comp="70" pin="0"/><net_sink comp="971" pin=3"/></net>

<net id="984"><net_src comp="496" pin="6"/><net_sink comp="980" pin=0"/></net>

<net id="985"><net_src comp="74" pin="0"/><net_sink comp="980" pin=1"/></net>

<net id="992"><net_src comp="76" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="993"><net_src comp="980" pin="2"/><net_sink comp="986" pin=1"/></net>

<net id="994"><net_src comp="62" pin="0"/><net_sink comp="986" pin=2"/></net>

<net id="995"><net_src comp="78" pin="0"/><net_sink comp="986" pin=3"/></net>

<net id="1000"><net_src comp="986" pin="4"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="80" pin="0"/><net_sink comp="996" pin=1"/></net>

<net id="1007"><net_src comp="996" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1008"><net_src comp="56" pin="0"/><net_sink comp="1002" pin=1"/></net>

<net id="1009"><net_src comp="980" pin="2"/><net_sink comp="1002" pin=2"/></net>

<net id="1021"><net_src comp="100" pin="0"/><net_sink comp="1013" pin=0"/></net>

<net id="1022"><net_src comp="772" pin="6"/><net_sink comp="1013" pin=1"/></net>

<net id="1023"><net_src comp="758" pin="6"/><net_sink comp="1013" pin=2"/></net>

<net id="1024"><net_src comp="744" pin="6"/><net_sink comp="1013" pin=3"/></net>

<net id="1025"><net_src comp="744" pin="6"/><net_sink comp="1013" pin=4"/></net>

<net id="1030"><net_src comp="1013" pin="6"/><net_sink comp="1026" pin=0"/></net>

<net id="1031"><net_src comp="1026" pin="2"/><net_sink comp="786" pin=4"/></net>

<net id="1032"><net_src comp="1026" pin="2"/><net_sink comp="801" pin=2"/></net>

<net id="1033"><net_src comp="1026" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="1049"><net_src comp="106" pin="0"/><net_sink comp="1037" pin=0"/></net>

<net id="1050"><net_src comp="730" pin="6"/><net_sink comp="1037" pin=1"/></net>

<net id="1051"><net_src comp="716" pin="6"/><net_sink comp="1037" pin=2"/></net>

<net id="1052"><net_src comp="702" pin="6"/><net_sink comp="1037" pin=3"/></net>

<net id="1053"><net_src comp="702" pin="6"/><net_sink comp="1037" pin=4"/></net>

<net id="1054"><net_src comp="702" pin="6"/><net_sink comp="1037" pin=5"/></net>

<net id="1055"><net_src comp="702" pin="6"/><net_sink comp="1037" pin=6"/></net>

<net id="1056"><net_src comp="702" pin="6"/><net_sink comp="1037" pin=7"/></net>

<net id="1057"><net_src comp="702" pin="6"/><net_sink comp="1037" pin=8"/></net>

<net id="1058"><net_src comp="1010" pin="1"/><net_sink comp="1037" pin=9"/></net>

<net id="1063"><net_src comp="1037" pin="10"/><net_sink comp="1059" pin=0"/></net>

<net id="1064"><net_src comp="1034" pin="1"/><net_sink comp="1059" pin=1"/></net>

<net id="1065"><net_src comp="1059" pin="2"/><net_sink comp="831" pin=4"/></net>

<net id="1066"><net_src comp="1059" pin="2"/><net_sink comp="846" pin=2"/></net>

<net id="1067"><net_src comp="1059" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="1072"><net_src comp="114" pin="0"/><net_sink comp="1068" pin=0"/></net>

<net id="1073"><net_src comp="786" pin="6"/><net_sink comp="1068" pin=1"/></net>

<net id="1078"><net_src comp="1068" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1079"><net_src comp="801" pin="6"/><net_sink comp="1074" pin=1"/></net>

<net id="1084"><net_src comp="1074" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="816" pin="6"/><net_sink comp="1080" pin=1"/></net>

<net id="1090"><net_src comp="1080" pin="2"/><net_sink comp="1086" pin=0"/></net>

<net id="1091"><net_src comp="831" pin="6"/><net_sink comp="1086" pin=1"/></net>

<net id="1096"><net_src comp="1086" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1097"><net_src comp="846" pin="6"/><net_sink comp="1092" pin=1"/></net>

<net id="1102"><net_src comp="1092" pin="2"/><net_sink comp="1098" pin=0"/></net>

<net id="1103"><net_src comp="861" pin="6"/><net_sink comp="1098" pin=1"/></net>

<net id="1107"><net_src comp="1098" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1112"><net_src comp="944" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1113"><net_src comp="936" pin="1"/><net_sink comp="1108" pin=1"/></net>

<net id="1114"><net_src comp="1108" pin="2"/><net_sink comp="948" pin=1"/></net>

<net id="1119"><net_src comp="940" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="967" pin="1"/><net_sink comp="1115" pin=1"/></net>

<net id="1121"><net_src comp="1115" pin="2"/><net_sink comp="971" pin=1"/></net>

<net id="1125"><net_src comp="116" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="1130"><net_src comp="122" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="1135"><net_src comp="128" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="1140"><net_src comp="134" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1145"><net_src comp="140" pin="2"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1150"><net_src comp="146" pin="2"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="1155"><net_src comp="152" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="1160"><net_src comp="158" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1165"><net_src comp="164" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="1170"><net_src comp="170" pin="2"/><net_sink comp="1167" pin=0"/></net>

<net id="1171"><net_src comp="1167" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="1175"><net_src comp="176" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1176"><net_src comp="1172" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="1180"><net_src comp="182" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="1185"><net_src comp="188" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="1190"><net_src comp="194" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="1195"><net_src comp="200" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="1200"><net_src comp="206" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="1205"><net_src comp="212" pin="3"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="1210"><net_src comp="225" pin="3"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="1215"><net_src comp="878" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="1220"><net_src comp="884" pin="2"/><net_sink comp="1217" pin=0"/></net>

<net id="1224"><net_src comp="219" pin="3"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1226"><net_src comp="1221" pin="1"/><net_sink comp="1013" pin=5"/></net>

<net id="1230"><net_src comp="948" pin="4"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="1026" pin=1"/></net>

<net id="1235"><net_src comp="971" pin="4"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1240"><net_src comp="1002" pin="3"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="496" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outidx | {}
	Port: w16_V | {}
 - Input state : 
	Port: dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16> : data_0_V_read | {2 }
	Port: dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16> : data_1_V_read | {2 }
	Port: dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16> : data_2_V_read | {2 }
	Port: dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16> : data_3_V_read | {2 }
	Port: dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16> : data_4_V_read | {2 }
	Port: dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16> : data_5_V_read | {2 }
	Port: dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16> : data_6_V_read | {2 }
	Port: dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16> : data_7_V_read | {2 }
	Port: dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16> : data_8_V_read | {2 }
	Port: dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16> : data_9_V_read | {2 }
	Port: dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16> : data_10_V_read | {2 }
	Port: dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16> : data_11_V_read | {2 }
	Port: dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16> : data_12_V_read | {2 }
	Port: dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16> : data_13_V_read | {2 }
	Port: dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16> : data_14_V_read | {2 }
	Port: dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16> : data_15_V_read | {2 }
	Port: dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16> : outidx | {2 3 }
	Port: dense_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config16> : w16_V | {2 3 }
  - Chain level:
	State 1
	State 2
		zext_ln156 : 1
		outidx_addr : 2
		out_index : 3
		w16_V_addr : 2
		w16_V_load : 3
		w_index : 1
		icmp_ln152 : 1
		br_ln152 : 2
	State 3
		data_0_V_read31_phi : 1
		data_1_V_read32_phi : 1
		data_2_V_read33_phi : 1
		data_3_V_read34_phi : 1
		data_4_V_read35_phi : 1
		data_5_V_read36_phi : 1
		data_6_V_read37_phi : 1
		data_7_V_read38_phi : 1
		data_8_V_read39_phi : 1
		data_9_V_read40_phi : 1
		data_10_V_read41_phi : 1
		data_11_V_read42_phi : 1
		data_12_V_read43_phi : 1
		data_13_V_read44_phi : 1
		data_14_V_read45_phi : 1
		data_15_V_read46_phi : 1
		trunc_ln162 : 1
		tmp_s : 2
		trunc_ln162_1 : 1
		zext_ln1116_cast : 3
		zext_ln1118 : 3
		sext_ln1118 : 2
		mul_ln1118 : 4
		trunc_ln2 : 5
		tmp_32 : 1
		sext_ln1118_40 : 2
		mul_ln1118_34 : 4
		trunc_ln708_s : 5
		in_index : 1
		tmp_2 : 2
		icmp_ln170 : 3
		select_ln170 : 4
	State 4
		phi_ln : 1
		acc_0_V : 2
		acc_V_0_1 : 3
		acc_V_1_1 : 3
		acc_V_2_1 : 3
		phi_ln1265_1 : 1
		acc_3_V : 2
		acc_V_3_1 : 3
		acc_V_4_1 : 3
		acc_V_5_1 : 3
		empty : 1
		mrv : 4
		mrv_1 : 5
		mrv_2 : 6
		mrv_3 : 7
		mrv_4 : 8
		mrv_5 : 9
		return_ln26 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |        w_index_fu_878        |    0    |    0    |    15   |
|    add   |        in_index_fu_980       |    0    |    0    |    39   |
|          |        acc_0_V_fu_1026       |    0    |    0    |    23   |
|          |        acc_3_V_fu_1059       |    0    |    0    |    23   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_s_fu_894         |    0    |    0    |    33   |
|    mux   |        phi_ln_fu_1013        |    0    |    0    |    33   |
|          |     phi_ln1265_1_fu_1037     |    0    |    0    |    33   |
|----------|------------------------------|---------|---------|---------|
|  select  |     select_ln170_fu_1002     |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln152_fu_884      |    0    |    0    |    11   |
|          |       icmp_ln170_fu_996      |    0    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|
|    mul   |      mul_ln1118_fu_1108      |    1    |    0    |    0    |
|          |     mul_ln1118_34_fu_1115    |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          | data_15_V_read_2_read_fu_116 |    0    |    0    |    0    |
|          | data_14_V_read_2_read_fu_122 |    0    |    0    |    0    |
|          | data_13_V_read_2_read_fu_128 |    0    |    0    |    0    |
|          | data_12_V_read_2_read_fu_134 |    0    |    0    |    0    |
|          | data_11_V_read_2_read_fu_140 |    0    |    0    |    0    |
|          | data_10_V_read41_read_fu_146 |    0    |    0    |    0    |
|          |  data_9_V_read_2_read_fu_152 |    0    |    0    |    0    |
|   read   |  data_8_V_read_2_read_fu_158 |    0    |    0    |    0    |
|          |  data_7_V_read_2_read_fu_164 |    0    |    0    |    0    |
|          |  data_6_V_read_2_read_fu_170 |    0    |    0    |    0    |
|          |  data_5_V_read_2_read_fu_176 |    0    |    0    |    0    |
|          |  data_4_V_read_2_read_fu_182 |    0    |    0    |    0    |
|          |  data_3_V_read_2_read_fu_188 |    0    |    0    |    0    |
|          |  data_2_V_read_2_read_fu_194 |    0    |    0    |    0    |
|          |  data_1_V_read_2_read_fu_200 |    0    |    0    |    0    |
|          |  data_0_V_read31_read_fu_206 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln156_fu_872      |    0    |    0    |    0    |
|   zext   |    zext_ln1116_cast_fu_936   |    0    |    0    |    0    |
|          |      zext_ln1118_fu_940      |    0    |    0    |    0    |
|          |      zext_ln1265_fu_1010     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |      trunc_ln162_fu_890      |    0    |    0    |    0    |
|          |     trunc_ln162_1_fu_932     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      sext_ln1118_fu_944      |    0    |    0    |    0    |
|   sext   |     sext_ln1118_40_fu_967    |    0    |    0    |    0    |
|          |      sext_ln708_fu_1034      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       trunc_ln2_fu_948       |    0    |    0    |    0    |
|partselect|         tmp_32_fu_957        |    0    |    0    |    0    |
|          |     trunc_ln708_s_fu_971     |    0    |    0    |    0    |
|          |         tmp_2_fu_986         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          mrv_fu_1068         |    0    |    0    |    0    |
|          |         mrv_1_fu_1074        |    0    |    0    |    0    |
|insertvalue|         mrv_2_fu_1080        |    0    |    0    |    0    |
|          |         mrv_3_fu_1086        |    0    |    0    |    0    |
|          |         mrv_4_fu_1092        |    0    |    0    |    0    |
|          |         mrv_5_fu_1098        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  return  |      return_ln26_fu_1104     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    2    |    0    |   262   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       acc_V_0_1_reg_782       |   16   |
|       acc_V_1_1_reg_797       |   16   |
|       acc_V_2_1_reg_812       |   16   |
|       acc_V_3_1_reg_827       |   16   |
|       acc_V_4_1_reg_842       |   16   |
|       acc_V_5_1_reg_857       |   16   |
|  data_0_V_read31_phi_reg_506  |   12   |
|    data_0_V_read31_reg_1197   |   12   |
| data_0_V_read31_rewind_reg_268|   12   |
|  data_10_V_read41_phi_reg_626 |   12   |
|   data_10_V_read41_reg_1147   |   12   |
|data_10_V_read41_rewind_reg_408|   12   |
|  data_11_V_read42_phi_reg_638 |   12   |
|data_11_V_read42_rewind_reg_422|   12   |
|   data_11_V_read_2_reg_1142   |   12   |
|  data_12_V_read43_phi_reg_650 |   12   |
|data_12_V_read43_rewind_reg_436|   12   |
|   data_12_V_read_2_reg_1137   |   12   |
|  data_13_V_read44_phi_reg_662 |   12   |
|data_13_V_read44_rewind_reg_450|   12   |
|   data_13_V_read_2_reg_1132   |   12   |
|  data_14_V_read45_phi_reg_674 |   12   |
|data_14_V_read45_rewind_reg_464|   12   |
|   data_14_V_read_2_reg_1127   |   12   |
|  data_15_V_read46_phi_reg_686 |   12   |
|data_15_V_read46_rewind_reg_478|   12   |
|   data_15_V_read_2_reg_1122   |   12   |
|  data_1_V_read32_phi_reg_518  |   12   |
| data_1_V_read32_rewind_reg_282|   12   |
|    data_1_V_read_2_reg_1192   |   12   |
|  data_2_V_read33_phi_reg_530  |   12   |
| data_2_V_read33_rewind_reg_296|   12   |
|    data_2_V_read_2_reg_1187   |   12   |
|  data_3_V_read34_phi_reg_542  |   12   |
| data_3_V_read34_rewind_reg_310|   12   |
|    data_3_V_read_2_reg_1182   |   12   |
|  data_4_V_read35_phi_reg_554  |   12   |
| data_4_V_read35_rewind_reg_324|   12   |
|    data_4_V_read_2_reg_1177   |   12   |
|  data_5_V_read36_phi_reg_566  |   12   |
| data_5_V_read36_rewind_reg_338|   12   |
|    data_5_V_read_2_reg_1172   |   12   |
|  data_6_V_read37_phi_reg_578  |   12   |
| data_6_V_read37_rewind_reg_352|   12   |
|    data_6_V_read_2_reg_1167   |   12   |
|  data_7_V_read38_phi_reg_590  |   12   |
| data_7_V_read38_rewind_reg_366|   12   |
|    data_7_V_read_2_reg_1162   |   12   |
|  data_8_V_read39_phi_reg_602  |   12   |
| data_8_V_read39_rewind_reg_380|   12   |
|    data_8_V_read_2_reg_1157   |   12   |
|  data_9_V_read40_phi_reg_614  |   12   |
| data_9_V_read40_rewind_reg_394|   12   |
|    data_9_V_read_2_reg_1152   |   12   |
|        do_init_reg_238        |    1   |
|      icmp_ln152_reg_1217      |    1   |
|    in_index_0_i_i29_reg_492   |   32   |
|       out_index_reg_1221      |    2   |
|      outidx_addr_reg_1202     |    6   |
| res_0_V_write_assign18_reg_768|   16   |
| res_1_V_write_assign20_reg_754|   16   |
| res_2_V_write_assign22_reg_740|   16   |
| res_3_V_write_assign24_reg_726|   16   |
| res_4_V_write_assign26_reg_712|   16   |
| res_5_V_write_assign28_reg_698|   16   |
|     select_ln170_reg_1237     |   32   |
|       trunc_ln2_reg_1227      |   16   |
|     trunc_ln708_s_reg_1232    |   15   |
|      w16_V_addr_reg_1207      |    6   |
|       w_index30_reg_254       |    6   |
|        w_index_reg_1212       |    6   |
+-------------------------------+--------+
|             Total             |   891  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_219 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_232 |  p0  |   2  |   6  |   12   ||    9    |
|  do_init_reg_238  |  p0  |   2  |   1  |    2   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   26   ||  1.809  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   262  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   891  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   891  |   289  |
+-----------+--------+--------+--------+--------+
