# High-speed-dynamic-comparator-28nm-process
This repository presents a high-speed dynamic comparator which could optimize the basically differential amplifier and class AB latch circuit, designed and verified in 28nm CMOS process with Synopsys Custom Compiler tool. The proposed design is powered by 1.05V supply
# Table of Contents
## Abstract
