# ports
//bram_inst.mem
//sets
req_ready
req_hit
miss_busy
miss_avail
req_to_miss
req_to_hit
bram_inst.addr_1
bram_inst.write_en_1
bram_inst.data_in_1
bram_inst.data_out_1
bram_inst.addr_2
bram_inst.write_en_2
bram_inst.data_in_2
bram_inst.data_out_2
req_in_miss
req_miss_ready
miss_ready
miss_mark
miss_count
req_iaddr
req_paddr
req_hit_bits
ram_new_meta
