fdtd_2d_refsrc_12_Isrc_13_11_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_9_Isrc_18_17_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_13_Isrc_16_2_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (2 < Isnk1) then 0 else 6)
fdtd_2d_refsrc_9_Isrc_7_7_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_11_Isrc_6_6_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_5_Isrc_4_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_12_Isrc_14_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_12_Isrc_17_14_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_8_Isrc_8_11_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_5_Isrc_13_10_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 1)
fdtd_2d_refsrc_3_Isrc_15_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 4)
fdtd_2d_refsrc_8_Isrc_12_16_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_7_Isrc_0_15_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B2 < Isrc1) then 0 else 1)
fdtd_2d_refsrc_9_Isrc_0_19_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_13_Isrc_14_6_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_13_Isrc_15_3_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk1 < 2) then 0 else ((B2 * 6) - (B1 + 3)))
fdtd_2d_refsrc_3_Isrc_7_12_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_11_Isrc_13_6_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_8_Isrc_15_12_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_11_Isrc_8_11_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_13_Isrc_7_16_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 6)
fdtd_2d_refsrc_3_Isrc_6_9_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_4_Isrc_16_8_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 4)
fdtd_2d_refsrc_3_Isrc_18_17_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_8_Isrc_3_9_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_15_Isrc_7_8_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 1)
fdtd_2d_refsrc_14_Isrc_14_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_5_Isrc_15_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 1)
fdtd_2d_refsrc_10_Isrc_6_9_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_12_Isrc_6_7_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_14_Isrc_17_15_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_3_Isrc_4_8_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 4)
fdtd_2d_refsrc_14_Isrc_15_12_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_8_Isrc_15_3_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk1 < 2) then 0 else ((B2 * 1) * (B2 * B1)))
fdtd_2d_refsrc_15_Isrc_13_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_3_Isrc_2_19_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B2 < Isrc1) then 0 else ((4 + 5) + (B2 * 3)))
fdtd_2d_refsrc_3_Isrc_2_17_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B2 < Isrc1) then 0 else 4)
fdtd_2d_refsrc_12_Isrc_0_12_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_5_Isrc_12_7_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_1_Isrc_3_15_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_9_Isrc_1_13_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B2 < Isrc1) then 0 else 1)
fdtd_2d_refsrc_5_Isrc_12_6_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_11_Isrc_6_10_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_12_Isrc_17_16_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_2_Isrc_3_5_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B2 < Isrc1) then 0 else 3)
fdtd_2d_refsrc_12_Isrc_14_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
fdtd_2d_refsrc_5_Isrc_2_19_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (Isnk0 - 2)
fdtd_2d_refsrc_5_Isrc_2_19_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (Isnk0 - 2)
fdtd_2d_refsrc_5_Isrc_4_18_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (Isnk1 - Isrc1)
fdtd_2d_refsrc_5_Isrc_4_18_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (Isnk1 - Isrc1)
fdtd_2d_refsrc_4_Isrc_16_12_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 4)
fdtd_2d_refsrc_4_Isrc_16_12_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 4)
fdtd_2d_refsrc_12_Isrc_5_4_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk1 < Isnk0) then 0 else B0)
fdtd_2d_refsrc_12_Isrc_5_4_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk1 < Isnk0) then 0 else B0)
fdtd_2d_refsrc_2_Isrc_3_18_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B2 < Isrc1) then 0 else 3)
fdtd_2d_refsrc_2_Isrc_3_18_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B2 < Isrc1) then 0 else 3)
fdtd_2d_refsrc_14_Isrc_3_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_13_Isrc_7_5_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 6)
fdtd_2d_refsrc_13_Isrc_7_5_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 6)
fdtd_2d_refsrc_4_Isrc_15_5_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_6_Isrc_13_11_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B1) && (Isrc1 < B2)) then 0 else 3)
fdtd_2d_refsrc_6_Isrc_13_11_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B1) && (Isrc1 < B2)) then 0 else 3)
fdtd_2d_refsrc_13_Isrc_11_10_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk1 < Isnk0) && (2 < Isnk1)) then 0 else 6)
fdtd_2d_refsrc_13_Isrc_11_10_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk1 < Isnk0) && (2 < Isnk1)) then 0 else 6)
fdtd_2d_refsrc_13_Isrc_18_5_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 6)
fdtd_2d_refsrc_13_Isrc_18_5_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 6)
fdtd_2d_refsrc_7_Isrc_8_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 4)
fdtd_2d_refsrc_7_Isrc_8_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 4)
fdtd_2d_refsrc_10_Isrc_9_2_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isnk0) then 0 else 5)
fdtd_2d_refsrc_10_Isrc_9_2_refsnk_15.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isnk0) then 0 else 5)
fdtd_2d_refsrc_9_Isrc_15_5_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_12_Isrc_4_8_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
fdtd_2d_refsrc_12_Isrc_4_8_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
fdtd_2d_refsrc_11_Isrc_11_3_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 6)
fdtd_2d_refsrc_11_Isrc_11_3_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 6)
fdtd_2d_refsrc_15_Isrc_3_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (Isnk1 - 5)
fdtd_2d_refsrc_15_Isrc_3_5_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (Isnk1 - 5)
fdtd_2d_refsrc_4_Isrc_3_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B2) then 0 else 4)
fdtd_2d_refsrc_4_Isrc_3_6_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B2) then 0 else 4)
fdtd_2d_refsrc_8_Isrc_14_9_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 4)
fdtd_2d_refsrc_8_Isrc_14_9_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 4)
fdtd_2d_refsrc_5_Isrc_8_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (Isnk1 - Isrc1)
fdtd_2d_refsrc_5_Isrc_8_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (Isnk1 - Isrc1)
fdtd_2d_refsrc_13_Isrc_12_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk1) then 0 else 6)
fdtd_2d_refsrc_13_Isrc_12_12_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < Isnk1) then 0 else 6)
fdtd_2d_refsrc_3_Isrc_15_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk1 < Isnk0) then 0 else 4)
fdtd_2d_refsrc_3_Isrc_15_14_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk1 < Isnk0) then 0 else 4)
fdtd_2d_refsrc_13_Isrc_14_7_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk1 < Isrc1) then 0 else ((B2 * 6) - (B1 + 3)))
fdtd_2d_refsrc_8_Isrc_18_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 4)
fdtd_2d_refsrc_8_Isrc_18_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 4)
fdtd_2d_refsrc_7_Isrc_13_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B2) && (Isnk0 < B1)) then 0 else 1)
fdtd_2d_refsrc_7_Isrc_13_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B2) && (Isnk0 < B1)) then 0 else 1)
fdtd_2d_refsrc_1_Isrc_11_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 2)
fdtd_2d_refsrc_1_Isrc_11_3_refsnk_1.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 2)
fdtd_2d_refsrc_14_Isrc_15_14_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_2_Isrc_5_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B1) && (Isrc1 < B2)) then 0 else 3)
fdtd_2d_refsrc_2_Isrc_5_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B1) && (Isrc1 < B2)) then 0 else 3)
fdtd_2d_refsrc_12_Isrc_7_16_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else B0)
fdtd_2d_refsrc_12_Isrc_7_16_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else B0)
fdtd_2d_refsrc_15_Isrc_16_5_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_7_Isrc_3_14_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 4)
fdtd_2d_refsrc_7_Isrc_3_14_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 4)
fdtd_2d_refsrc_7_Isrc_11_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 4)
fdtd_2d_refsrc_7_Isrc_11_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 4)
fdtd_2d_refsrc_5_Isrc_6_18_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (Isnk1 - Isrc1)
fdtd_2d_refsrc_5_Isrc_6_18_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (Isnk1 - Isrc1)
fdtd_2d_refsrc_4_Isrc_15_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_2_Isrc_6_17_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B1) && (Isrc1 < B2)) then 0 else 3)
fdtd_2d_refsrc_2_Isrc_6_17_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isnk0 < B1) && (Isrc1 < B2)) then 0 else 3)
fdtd_2d_refsrc_14_Isrc_12_16_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 6)
fdtd_2d_refsrc_14_Isrc_12_16_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 6)
fdtd_2d_refsrc_15_Isrc_9_0_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: Isnk1
fdtd_2d_refsrc_15_Isrc_9_0_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: Isnk1
fdtd_2d_refsrc_8_Isrc_19_2_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_15_Isrc_12_1_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (Isnk1 - 1)
fdtd_2d_refsrc_15_Isrc_12_1_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (Isnk1 - 1)
fdtd_2d_refsrc_12_Isrc_5_4_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_8_Isrc_7_4_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 3)
fdtd_2d_refsrc_8_Isrc_7_4_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 3)
fdtd_2d_refsrc_9_Isrc_13_13_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (Isnk1 - Isnk0)
fdtd_2d_refsrc_9_Isrc_13_13_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (Isnk1 - Isnk0)
fdtd_2d_refsrc_5_Isrc_16_0_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: Isnk1
fdtd_2d_refsrc_5_Isrc_16_0_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: Isnk1
fdtd_2d_refsrc_13_Isrc_14_3_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 6)
fdtd_2d_refsrc_13_Isrc_14_3_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 6)
fdtd_2d_refsrc_2_Isrc_2_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B2 < Isrc1) then 0 else 3)
fdtd_2d_refsrc_2_Isrc_2_13_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B2 < Isrc1) then 0 else 3)
fdtd_2d_refsrc_1_Isrc_7_9_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_15_Isrc_13_9_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_11_Isrc_11_7_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 6)
fdtd_2d_refsrc_11_Isrc_11_7_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 6)
fdtd_2d_refsrc_14_Isrc_18_3_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else B0)
fdtd_2d_refsrc_14_Isrc_18_3_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else B0)
fdtd_2d_refsrc_8_Isrc_10_15_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_3_Isrc_13_13_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_5_Isrc_7_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (Isnk1 - Isrc1)
fdtd_2d_refsrc_5_Isrc_7_12_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (Isnk1 - Isrc1)
fdtd_2d_refsrc_15_Isrc_3_9_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (Isnk1 - Isrc1)
fdtd_2d_refsrc_15_Isrc_3_9_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (Isnk1 - Isrc1)
fdtd_2d_refsrc_3_Isrc_18_7_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_3_Isrc_5_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 4)
fdtd_2d_refsrc_3_Isrc_5_16_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 4)
fdtd_2d_refsrc_8_Isrc_1_13_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B2 < Isrc1) then 0 else 3)
fdtd_2d_refsrc_14_Isrc_9_3_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_3_Isrc_4_7_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_8_Isrc_16_13_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 3)
fdtd_2d_refsrc_9_Isrc_16_19_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_12_Isrc_4_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_5_Isrc_9_11_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_4_Isrc_9_12_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_0_Isrc_7_7_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_15_Isrc_14_1_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_6_Isrc_0_3_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 3
fdtd_2d_refsrc_7_Isrc_1_10_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_13_Isrc_9_16_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 6)
fdtd_2d_refsrc_15_Isrc_13_10_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 1)
fdtd_2d_refsrc_9_Isrc_13_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_8_Isrc_7_11_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_3_Isrc_17_11_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_11_Isrc_10_15_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 6)
fdtd_2d_refsrc_5_Isrc_17_8_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 1)
fdtd_2d_refsrc_12_Isrc_15_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
fdtd_2d_refsrc_12_Isrc_10_15_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_11_Isrc_18_11_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_13_Isrc_11_14_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_8_Isrc_7_5_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_14_Isrc_12_3_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_11_Isrc_8_1_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_5_Isrc_11_5_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_0_Isrc_3_13_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 2)
fdtd_2d_refsrc_9_Isrc_17_15_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_13_Isrc_6_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_15_Isrc_12_2_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_4_Isrc_16_5_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_3_Isrc_3_11_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk1 < Isrc1) then 0 else ((B2 * 4) - (5 + 6)))
fdtd_2d_refsrc_9_Isrc_0_2_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 1
fdtd_2d_refsrc_8_Isrc_19_16_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_5_Isrc_2_0_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 1
fdtd_2d_refsrc_12_Isrc_5_1_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isnk0) then 0 else 5)
fdtd_2d_refsrc_13_Isrc_7_1_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_11_Isrc_12_0_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_13_Isrc_2_6_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_12_Isrc_1_12_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_13_Isrc_3_1_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk1 < 2) then 0 else 6)
fdtd_2d_refsrc_12_Isrc_6_6_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_15_Isrc_7_9_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_7_Isrc_2_11_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B2 < Isrc1) then 0 else 1)
fdtd_2d_refsrc_14_Isrc_17_18_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_9_Isrc_9_6_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_14_Isrc_17_6_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_8_Isrc_13_6_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_13_Isrc_6_2_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_6_Isrc_12_15_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_2_Isrc_13_0_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isnk0) then 0 else 3)
fdtd_2d_refsrc_3_Isrc_19_13_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 4)
fdtd_2d_refsrc_5_Isrc_7_15_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_8_Isrc_13_11_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_8_Isrc_18_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isnk0) then 0 else 3)
fdtd_2d_refsrc_8_Isrc_5_9_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_8_Isrc_9_10_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 3)
fdtd_2d_refsrc_7_Isrc_15_18_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_12_Isrc_5_14_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_3_Isrc_7_17_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_7_Isrc_10_8_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 4)
fdtd_2d_refsrc_4_Isrc_14_9_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 4)
fdtd_2d_refsrc_12_Isrc_2_10_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_12_Isrc_8_7_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_2_Isrc_9_1_refsnk_5.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isnk0) then 0 else 3)
fdtd_2d_refsrc_6_Isrc_9_12_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_6_Isrc_1_12_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_13_Isrc_15_11_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk1 < Isrc1) then 0 else ((B2 * 6) - (B1 + 3)))
fdtd_2d_refsrc_14_Isrc_15_13_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_8_Isrc_10_11_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_4_Isrc_7_2_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isnk0) then 0 else 4)
fdtd_2d_refsrc_15_Isrc_12_17_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_9_Isrc_2_4_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B2) then 0 else 1)
fdtd_2d_refsrc_8_Isrc_2_13_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_1_Isrc_15_3_refsnk_2.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_11_Isrc_1_14_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B2 < Isrc1) then 0 else 1)
fdtd_2d_refsrc_11_Isrc_12_13_refsnk_12.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_12_Isrc_18_9_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 5)
fdtd_2d_refsrc_14_Isrc_18_10_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 6)
fdtd_2d_refsrc_8_Isrc_19_1_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B1 < Isnk0) then 0 else 3)
fdtd_2d_refsrc_15_Isrc_15_1_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk1 < 2) then 0 else 1)
fdtd_2d_refsrc_15_Isrc_6_18_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_4_Isrc_10_19_refsnk_4.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_9_Isrc_17_18_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 1)
fdtd_2d_refsrc_9_Isrc_6_12_refsnk_6.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_12_Isrc_11_18_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_14_Isrc_17_12_refsnk_14.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_9_Isrc_5_1_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_5_Isrc_6_11_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_6_Isrc_6_1_refsnk_9.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_5_Isrc_7_9_refsnk_13.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_8_Isrc_15_16_refsnk_10.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_12_Isrc_14_11_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_15_Isrc_15_15_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_4_Isrc_7_19_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_8_Isrc_10_7_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 4)
fdtd_2d_refsrc_7_Isrc_8_2_refsnk_8.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isnk0 < B1) then 0 else 1)
fdtd_2d_refsrc_8_Isrc_6_4_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_7_Isrc_0_14_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
fdtd_2d_refsrc_8_Isrc_8_6_refsnk_7.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 6
fdtd_2d_refsrc_3_Isrc_8_9_refsnk_3.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < Isnk1) then 0 else 4)
fdtd_2d_refsrc_0_Isrc_1_18_refsnk_0.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B2 < Isrc1) then 0 else 2)
fdtd_2d_refsrc_11_Isrc_13_1_refsnk_11.RI.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: 0
