Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Mar  6 20:12:15 2024
| Host         : tamamo running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file play_control_test_control_sets_placed.rpt
| Design       : play_control_test
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    46 |
|    Minimum number of control sets                        |    46 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   305 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    46 |
| >= 0 to < 4        |    39 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            8 |
| No           | No                    | Yes                    |              78 |           43 |
| No           | Yes                   | No                     |              13 |           13 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              48 |           21 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-----------------------------------+------------------------------------------+------------------+----------------+--------------+
|                Clock Signal               |           Enable Signal           |             Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------+-----------------------------------+------------------------------------------+------------------+----------------+--------------+
|  music2sound_0/c0_reg_reg[3]_LDC_i_1_n_0  |                                   | music2sound_0/c0_reg_reg[3]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                            |                                   | music2sound_0/c0_reg_reg[10]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                            |                                   | music2sound_0/c0_reg_reg[12]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                            |                                   | music2sound_0/c0_reg_reg[4]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                            |                                   | music2sound_0/c0_reg_reg[4]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                            |                                   | music2sound_0/c0_reg_reg[5]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                            |                                   | music2sound_0/c0_reg_reg[0]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  music2sound_0/c0_reg_reg[11]_LDC_i_1_n_0 |                                   | music2sound_0/c0_reg_reg[11]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  music2sound_0/c0_reg_reg[1]_LDC_i_1_n_0  |                                   | music2sound_0/c0_reg_reg[1]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  music2sound_0/c0_reg_reg[2]_LDC_i_1_n_0  |                                   | music2sound_0/c0_reg_reg[2]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                            |                                   | music2sound_0/c0_reg_reg[3]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  music2sound_0/c0_reg_reg[6]_LDC_i_1_n_0  |                                   | music2sound_0/c0_reg_reg[6]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  music2sound_0/c0_reg_reg[7]_LDC_i_1_n_0  |                                   | music2sound_0/c0_reg_reg[7]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  music2sound_0/c0_reg_reg[8]_LDC_i_1_n_0  |                                   | music2sound_0/c0_reg_reg[8]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  music2sound_0/c0_reg_reg[9]_LDC_i_1_n_0  |                                   | music2sound_0/c0_reg_reg[9]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  music2sound_0/c0_reg_reg[0]_LDC_i_1_n_0  |                                   | music2sound_0/c0_reg_reg[0]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  music2sound_0/c0_reg_reg[12]_LDC_i_1_n_0 |                                   | music2sound_0/c0_reg_reg[12]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  music2sound_0/c0_reg_reg[10]_LDC_i_1_n_0 |                                   | music2sound_0/c0_reg_reg[10]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  music2sound_0/c0_reg_reg[4]_LDC_i_1_n_0  |                                   | music2sound_0/c0_reg_reg[4]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  music2sound_0/c0_reg_reg[5]_LDC_i_1_n_0  |                                   | music2sound_0/c0_reg_reg[5]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                            |                                   | music2sound_0/c0_reg_reg[12]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                            |                                   | music2sound_0/c0_reg_reg[11]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                            |                                   | music2sound_0/c0_reg_reg[11]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                            |                                   | music2sound_0/c0_reg_reg[1]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                            |                                   | music2sound_0/c0_reg_reg[1]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                            |                                   | music2sound_0/c0_reg_reg[2]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                            |                                   | music2sound_0/c0_reg_reg[2]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                            |                                   | music2sound_0/c0_reg_reg[3]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                            |                                   | music2sound_0/c0_reg_reg[5]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                            |                                   | music2sound_0/c0_reg_reg[6]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                            |                                   | music2sound_0/c0_reg_reg[6]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                            |                                   | music2sound_0/c0_reg_reg[7]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                            |                                   | music2sound_0/c0_reg_reg[7]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                            |                                   | music2sound_0/c0_reg_reg[8]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                            |                                   | music2sound_0/c0_reg_reg[8]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                            |                                   | music2sound_0/c0_reg_reg[9]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                            |                                   | music2sound_0/c0_reg_reg[9]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                            |                                   | music2sound_0/c0_reg_reg[0]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                            |                                   | music2sound_0/c0_reg_reg[10]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                            | music2sound_0/b_reg[7]_i_1__0_n_0 | reset_IBUF                               |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                            | music2sound_0/E[0]                | reset_IBUF                               |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG                            | music2sound_0/en_p                | reset_IBUF                               |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                            | p1ms                              | reset_IBUF                               |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                            | beat_p                            | reset_IBUF                               |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                            |                                   |                                          |                8 |             12 |         1.50 |
|  clk_IBUF_BUFG                            |                                   | reset_IBUF                               |               17 |             52 |         3.06 |
+-------------------------------------------+-----------------------------------+------------------------------------------+------------------+----------------+--------------+


