// Seed: 365958185
module module_0;
  bit id_1;
  reg id_2;
  initial
    if (1) begin : LABEL_0
      id_1 = id_1;
      if (1 ? (1) & 1 : -1'b0) begin : LABEL_1
        @(id_2) id_1 <= id_1;
      end
    end else id_2 = id_2;
  logic id_3;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd39,
    parameter id_5 = 32'd49
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5[id_5 : id_1],
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input logic [7:0] _id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire _id_1;
endmodule
