Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Apr  7 17:13:51 2019
| Host         : home running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file System_wrapper_timing_summary_routed.rpt -pb System_wrapper_timing_summary_routed.pb -rpx System_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : System_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.579        0.000                      0                 2003        0.059        0.000                      0                 2003        0.264        0.000                       0                  1037  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
System_i/dvi2rgb_0/U0/RefClk  {0.000 2.500}        5.000           200.000         
clk_fpga_0                    {0.000 5.000}        10.000          100.000         
clk_fpga_1                    {0.000 2.500}        5.000           200.000         
hdmi_rx_clk_p                 {0.000 5.000}        13.468          74.250          
  CLKFBIN                     {0.000 6.734}        13.468          74.250          
  CLK_OUT_5x_hdmi_clk         {0.000 1.347}        2.694           371.250         
    PixelClk_int              {0.000 5.387}        13.468          74.250          
      CLKFBIN_1               {0.000 6.734}        13.468          74.250          
      PixelClkIO              {0.000 6.734}        13.468          74.250          
      SerialClkIO             {0.000 1.347}        2.694           371.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
System_i/dvi2rgb_0/U0/RefClk        1.579        0.000                      0                  355        0.122        0.000                      0                  355        0.264        0.000                       0                   166  
clk_fpga_0                                                                                                                                                                      7.845        0.000                       0                     1  
clk_fpga_1                                                                                                                                                                      2.845        0.000                       0                     1  
hdmi_rx_clk_p                                                                                                                                                                   2.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                                      12.219        0.000                       0                     2  
  CLK_OUT_5x_hdmi_clk                                                                                                                                                           1.027        0.000                       0                    15  
    PixelClk_int                    4.857        0.000                      0                 1600        0.059        0.000                      0                 1600        2.387        0.000                       0                   829  
      CLKFBIN_1                                                                                                                                                                12.219        0.000                       0                     2  
      PixelClkIO                                                                                                                                                               11.313        0.000                       0                    10  
      SerialClkIO                                                                                                                                                               0.538        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
PixelClk_int  PixelClkIO          7.596        0.000                      0                   38        0.127        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             PixelClk_int                  PixelClk_int                       10.484        0.000                      0                    7        0.463        0.000                      0                    7  
**async_default**             System_i/dvi2rgb_0/U0/RefClk  System_i/dvi2rgb_0/U0/RefClk        3.306        0.000                      0                    3        0.470        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  System_i/dvi2rgb_0/U0/RefClk
  To Clock:  System_i/dvi2rgb_0/U0/RefClk

Setup :            0  Failing Endpoints,  Worst Slack        1.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             System_i/dvi2rgb_0/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (System_i/dvi2rgb_0/U0/RefClk rise@5.000ns - System_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.398ns  (logic 1.056ns (31.075%)  route 2.342ns (68.925%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 6.681 - 5.000 ) 
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         1.863     1.863    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y60        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDRE (Prop_fdre_C_Q)         0.456     2.319 f  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=13, routed)          1.045     3.364    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X108Y58        LUT3 (Prop_lut3_I1_O)        0.148     3.512 f  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=13, routed)          0.489     4.000    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X107Y59        LUT6 (Prop_lut6_I1_O)        0.328     4.328 r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_4/O
                         net (fo=3, routed)           0.809     5.137    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_4_n_0
    SLICE_X108Y59        LUT6 (Prop_lut6_I1_O)        0.124     5.261 r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.261    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_0
    SLICE_X108Y59        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         1.681     6.681    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X108Y59        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism              0.114     6.795    
                         clock uncertainty           -0.035     6.760    
    SLICE_X108Y59        FDRE (Setup_fdre_C_D)        0.081     6.841    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.841    
                         arrival time                          -5.261    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                            (rising edge-triggered cell FDRE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             System_i/dvi2rgb_0/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (System_i/dvi2rgb_0/U0/RefClk rise@5.000ns - System_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 1.056ns (31.605%)  route 2.285ns (68.395%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 6.681 - 5.000 ) 
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         1.863     1.863    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y60        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDRE (Prop_fdre_C_Q)         0.456     2.319 f  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/Q
                         net (fo=13, routed)          1.045     3.364    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda
    SLICE_X108Y58        LUT3 (Prop_lut3_I1_O)        0.148     3.512 f  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=13, routed)          0.489     4.000    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X107Y59        LUT6 (Prop_lut6_I1_O)        0.328     4.328 r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_4/O
                         net (fo=3, routed)           0.752     5.080    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_4_n_0
    SLICE_X108Y59        LUT6 (Prop_lut6_I2_O)        0.124     5.204 r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1/O
                         net (fo=1, routed)           0.000     5.204    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_1_n_0
    SLICE_X108Y59        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         1.681     6.681    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X108Y59        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism              0.114     6.795    
                         clock uncertainty           -0.035     6.760    
    SLICE_X108Y59        FDRE (Setup_fdre_C_D)        0.079     6.839    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                          6.839    
                         arrival time                          -5.204    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             System_i/dvi2rgb_0/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (System_i/dvi2rgb_0/U0/RefClk rise@5.000ns - System_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.966ns (31.815%)  route 2.070ns (68.185%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 6.685 - 5.000 ) 
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         1.861     1.861    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X106Y59        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y59        FDRE (Prop_fdre_C_Q)         0.419     2.280 r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=6, routed)           0.646     2.926    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y58        LUT2 (Prop_lut2_I0_O)        0.299     3.225 r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.430     3.655    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X107Y58        LUT6 (Prop_lut6_I2_O)        0.124     3.779 f  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.487     4.266    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X109Y58        LUT6 (Prop_lut6_I5_O)        0.124     4.390 r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.508     4.897    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y58        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         1.685     6.685    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y58        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism              0.114     6.799    
                         clock uncertainty           -0.035     6.764    
    SLICE_X110Y58        FDRE (Setup_fdre_C_CE)      -0.205     6.559    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          6.559    
                         arrival time                          -4.897    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             System_i/dvi2rgb_0/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (System_i/dvi2rgb_0/U0/RefClk rise@5.000ns - System_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.966ns (31.815%)  route 2.070ns (68.185%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 6.685 - 5.000 ) 
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         1.861     1.861    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X106Y59        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y59        FDRE (Prop_fdre_C_Q)         0.419     2.280 r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=6, routed)           0.646     2.926    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y58        LUT2 (Prop_lut2_I0_O)        0.299     3.225 r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.430     3.655    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X107Y58        LUT6 (Prop_lut6_I2_O)        0.124     3.779 f  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.487     4.266    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X109Y58        LUT6 (Prop_lut6_I5_O)        0.124     4.390 r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.508     4.897    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y58        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         1.685     6.685    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y58        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism              0.114     6.799    
                         clock uncertainty           -0.035     6.764    
    SLICE_X110Y58        FDRE (Setup_fdre_C_CE)      -0.205     6.559    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          6.559    
                         arrival time                          -4.897    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             System_i/dvi2rgb_0/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (System_i/dvi2rgb_0/U0/RefClk rise@5.000ns - System_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.966ns (31.815%)  route 2.070ns (68.185%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 6.685 - 5.000 ) 
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         1.861     1.861    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X106Y59        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y59        FDRE (Prop_fdre_C_Q)         0.419     2.280 r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=6, routed)           0.646     2.926    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y58        LUT2 (Prop_lut2_I0_O)        0.299     3.225 r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.430     3.655    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X107Y58        LUT6 (Prop_lut6_I2_O)        0.124     3.779 f  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.487     4.266    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X109Y58        LUT6 (Prop_lut6_I5_O)        0.124     4.390 r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.508     4.897    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y58        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         1.685     6.685    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y58        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism              0.114     6.799    
                         clock uncertainty           -0.035     6.764    
    SLICE_X110Y58        FDRE (Setup_fdre_C_CE)      -0.205     6.559    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          6.559    
                         arrival time                          -4.897    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             System_i/dvi2rgb_0/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (System_i/dvi2rgb_0/U0/RefClk rise@5.000ns - System_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.966ns (31.815%)  route 2.070ns (68.185%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.685ns = ( 6.685 - 5.000 ) 
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         1.861     1.861    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X106Y59        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y59        FDRE (Prop_fdre_C_Q)         0.419     2.280 r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=6, routed)           0.646     2.926    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X107Y58        LUT2 (Prop_lut2_I0_O)        0.299     3.225 r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11/O
                         net (fo=3, routed)           0.430     3.655    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_11_n_0
    SLICE_X107Y58        LUT6 (Prop_lut6_I2_O)        0.124     3.779 f  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5/O
                         net (fo=12, routed)          0.487     4.266    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_5_n_0
    SLICE_X109Y58        LUT6 (Prop_lut6_I5_O)        0.124     4.390 r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.508     4.897    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X110Y58        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         1.685     6.685    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X110Y58        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism              0.114     6.799    
                         clock uncertainty           -0.035     6.764    
    SLICE_X110Y58        FDRE (Setup_fdre_C_CE)      -0.205     6.559    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          6.559    
                         arrival time                          -4.897    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             System_i/dvi2rgb_0/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (System_i/dvi2rgb_0/U0/RefClk rise@5.000ns - System_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.704ns (23.788%)  route 2.255ns (76.212%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 6.666 - 5.000 ) 
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         1.849     1.849    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X107Y78        FDRE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y78        FDRE (Prop_fdre_C_Q)         0.456     2.305 f  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.679     2.984    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X106Y78        LUT4 (Prop_lut4_I1_O)        0.124     3.108 r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=2, routed)           1.018     4.126    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_4
    SLICE_X106Y77        LUT6 (Prop_lut6_I3_O)        0.124     4.250 r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.558     4.808    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X107Y74        FDRE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         1.666     6.666    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X107Y74        FDRE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]/C
                         clock pessimism              0.114     6.780    
                         clock uncertainty           -0.035     6.745    
    SLICE_X107Y74        FDRE (Setup_fdre_C_CE)      -0.205     6.540    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[0]
  -------------------------------------------------------------------
                         required time                          6.540    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             System_i/dvi2rgb_0/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (System_i/dvi2rgb_0/U0/RefClk rise@5.000ns - System_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.704ns (23.788%)  route 2.255ns (76.212%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 6.666 - 5.000 ) 
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         1.849     1.849    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X107Y78        FDRE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y78        FDRE (Prop_fdre_C_Q)         0.456     2.305 f  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.679     2.984    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X106Y78        LUT4 (Prop_lut4_I1_O)        0.124     3.108 r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=2, routed)           1.018     4.126    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_4
    SLICE_X106Y77        LUT6 (Prop_lut6_I3_O)        0.124     4.250 r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.558     4.808    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X107Y74        FDRE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         1.666     6.666    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X107Y74        FDRE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]/C
                         clock pessimism              0.114     6.780    
                         clock uncertainty           -0.035     6.745    
    SLICE_X107Y74        FDRE (Setup_fdre_C_CE)      -0.205     6.540    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[1]
  -------------------------------------------------------------------
                         required time                          6.540    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             System_i/dvi2rgb_0/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (System_i/dvi2rgb_0/U0/RefClk rise@5.000ns - System_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.704ns (23.788%)  route 2.255ns (76.212%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 6.666 - 5.000 ) 
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         1.849     1.849    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X107Y78        FDRE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y78        FDRE (Prop_fdre_C_Q)         0.456     2.305 f  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.679     2.984    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X106Y78        LUT4 (Prop_lut4_I1_O)        0.124     3.108 r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=2, routed)           1.018     4.126    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_4
    SLICE_X106Y77        LUT6 (Prop_lut6_I3_O)        0.124     4.250 r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.558     4.808    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X107Y74        FDRE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         1.666     6.666    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X107Y74        FDRE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/C
                         clock pessimism              0.114     6.780    
                         clock uncertainty           -0.035     6.745    
    SLICE_X107Y74        FDRE (Setup_fdre_C_CE)      -0.205     6.540    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]
  -------------------------------------------------------------------
                         required time                          6.540    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                  1.731    

Slack (MET) :             1.731ns  (required time - arrival time)
  Source:                 System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             System_i/dvi2rgb_0/U0/RefClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (System_i/dvi2rgb_0/U0/RefClk rise@5.000ns - System_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.704ns (23.788%)  route 2.255ns (76.212%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns = ( 6.666 - 5.000 ) 
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         1.849     1.849    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X107Y78        FDRE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y78        FDRE (Prop_fdre_C_Q)         0.456     2.305 f  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.679     2.984    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X106Y78        LUT4 (Prop_lut4_I1_O)        0.124     3.108 r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=2, routed)           1.018     4.126    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf_n_4
    SLICE_X106Y77        LUT6 (Prop_lut6_I3_O)        0.124     4.250 r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.558     4.808    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0
    SLICE_X107Y74        FDRE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         1.666     6.666    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/RefClk
    SLICE_X107Y74        FDRE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/C
                         clock pessimism              0.114     6.780    
                         clock uncertainty           -0.035     6.745    
    SLICE_X107Y74        FDRE (Setup_fdre_C_CE)      -0.205     6.540    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]
  -------------------------------------------------------------------
                         required time                          6.540    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                  1.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
                            (rising edge-triggered cell FDRE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             System_i/dvi2rgb_0/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (System_i/dvi2rgb_0/U0/RefClk rise@0.000ns - System_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         0.634     0.634    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/RefClk
    SLICE_X109Y59        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDRE (Prop_fdre_C_Q)         0.141     0.775 r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.056     0.831    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL_n_1
    SLICE_X109Y59        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         0.904     0.904    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X109Y59        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
                         clock pessimism             -0.270     0.634    
    SLICE_X109Y59        FDRE (Hold_fdre_C_D)         0.075     0.709    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 System_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            System_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             System_i/dvi2rgb_0/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (System_i/dvi2rgb_0/U0/RefClk rise@0.000ns - System_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.895ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         0.626     0.626    System_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y77        FDPE                                         r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.141     0.767 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.823    System_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y77        FDPE                                         r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         0.895     0.895    System_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y77        FDPE                                         r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.269     0.626    
    SLICE_X113Y77        FDPE (Hold_fdpe_C_D)         0.075     0.701    System_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 System_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            System_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             System_i/dvi2rgb_0/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (System_i/dvi2rgb_0/U0/RefClk rise@0.000ns - System_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         0.626     0.626    System_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X111Y78        FDPE                                         r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDPE (Prop_fdpe_C_Q)         0.141     0.767 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.823    System_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X111Y78        FDPE                                         r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         0.896     0.896    System_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X111Y78        FDPE                                         r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.270     0.626    
    SLICE_X111Y78        FDPE (Hold_fdpe_C_D)         0.075     0.701    System_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             System_i/dvi2rgb_0/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (System_i/dvi2rgb_0/U0/RefClk rise@0.000ns - System_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         0.622     0.622    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X106Y74        FDPE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y74        FDPE (Prop_fdpe_C_Q)         0.141     0.763 r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065     0.828    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X106Y74        FDPE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         0.889     0.889    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X106Y74        FDPE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.267     0.622    
    SLICE_X106Y74        FDPE (Hold_fdpe_C_D)         0.075     0.697    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.828    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             System_i/dvi2rgb_0/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (System_i/dvi2rgb_0/U0/RefClk rise@0.000ns - System_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         0.631     0.631    System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X108Y64        FDPE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y64        FDPE (Prop_fdpe_C_Q)         0.164     0.795 r  System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.851    System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X108Y64        FDPE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         0.900     0.900    System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X108Y64        FDPE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.269     0.631    
    SLICE_X108Y64        FDPE (Hold_fdpe_C_D)         0.060     0.691    System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             System_i/dvi2rgb_0/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (System_i/dvi2rgb_0/U0/RefClk rise@0.000ns - System_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.908ns
    Source Clock Delay      (SCD):    0.636ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         0.636     0.636    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X112Y56        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        FDRE (Prop_fdre_C_Q)         0.164     0.800 r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.856    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X112Y56        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         0.908     0.908    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X112Y56        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.272     0.636    
    SLICE_X112Y56        FDRE (Hold_fdre_C_D)         0.060     0.696    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             System_i/dvi2rgb_0/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (System_i/dvi2rgb_0/U0/RefClk rise@0.000ns - System_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.903ns
    Source Clock Delay      (SCD):    0.632ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         0.632     0.632    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X112Y63        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y63        FDRE (Prop_fdre_C_Q)         0.164     0.796 r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.852    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X112Y63        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         0.903     0.903    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X112Y63        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.271     0.632    
    SLICE_X112Y63        FDRE (Hold_fdre_C_D)         0.060     0.692    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 System_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            System_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             System_i/dvi2rgb_0/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (System_i/dvi2rgb_0/U0/RefClk rise@0.000ns - System_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         0.624     0.624    System_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X112Y76        FDRE                                         r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y76        FDRE (Prop_fdre_C_Q)         0.164     0.788 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     0.844    System_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X112Y76        FDRE                                         r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         0.893     0.893    System_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X112Y76        FDRE                                         r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.269     0.624    
    SLICE_X112Y76        FDRE (Hold_fdre_C_D)         0.060     0.684    System_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
                            (rising edge-triggered cell FDRE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
                            (rising edge-triggered cell FDRE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             System_i/dvi2rgb_0/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (System_i/dvi2rgb_0/U0/RefClk rise@0.000ns - System_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.906ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         0.634     0.634    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/RefClk
    SLICE_X111Y61        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.141     0.775 r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.sOut_reg/Q
                         net (fo=2, routed)           0.121     0.896    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sOut
    SLICE_X111Y60        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         0.906     0.906    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X111Y60        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
                         clock pessimism             -0.256     0.650    
    SLICE_X111Y60        FDRE (Hold_fdre_C_D)         0.070     0.720    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 System_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            System_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             System_i/dvi2rgb_0/U0/RefClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (System_i/dvi2rgb_0/U0/RefClk rise@0.000ns - System_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         0.624     0.624    System_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y76        FDPE                                         r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y76        FDPE (Prop_fdpe_C_Q)         0.128     0.752 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.054     0.806    System_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X113Y76        LUT2 (Prop_lut2_I1_O)        0.099     0.905 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.905    System_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X113Y76        FDPE                                         r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         0.893     0.893    System_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y76        FDPE                                         r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.269     0.624    
    SLICE_X113Y76        FDPE (Hold_fdpe_C_D)         0.091     0.715    System_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         System_i/dvi2rgb_0/U0/RefClk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { System_i/dvi2rgb_0/U0/RefClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  System_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y79    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[20]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y79    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[21]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y79    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[22]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y79    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[23]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y74    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y74    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y75    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y75    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X107Y75    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  System_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X113Y77    System_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X113Y77    System_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y76    System_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y76    System_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X111Y76    System_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X112Y77    System_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X112Y77    System_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X112Y77    System_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X112Y77    System_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[3]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X112Y77    System_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y74    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y74    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y75    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y75    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y75    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y75    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y76    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X107Y76    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y59    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X110Y61    System_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { System_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  System_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { System_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_rx_clk_p
  To Clock:  hdmi_rx_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_rx_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         13.468
Sources:            { hdmi_rx_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y1  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       13.468      86.532     MMCME2_ADV_X1Y1  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.468       5.468      MMCME2_ADV_X1Y1  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.468       5.468      MMCME2_ADV_X1Y1  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME2_ADV_X1Y1  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME2_ADV_X1Y1  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y1  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y1  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       13.468      86.532     MMCME2_ADV_X1Y1  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y1  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT_5x_hdmi_clk
  To Clock:  CLK_OUT_5x_hdmi_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.027ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT_5x_hdmi_clk
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.694       1.027      ILOGIC_X1Y70     System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.694       1.027      ILOGIC_X1Y70     System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.694       1.027      ILOGIC_X1Y69     System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.694       1.027      ILOGIC_X1Y69     System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.694       1.027      ILOGIC_X1Y72     System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.694       1.027      ILOGIC_X1Y72     System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.694       1.027      ILOGIC_X1Y71     System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.694       1.027      ILOGIC_X1Y71     System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         2.694       1.027      ILOGIC_X1Y68     System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         2.694       1.027      ILOGIC_X1Y68     System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y1  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_int
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack        4.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.857ns  (required time - arrival time)
  Source:                 System_i/Shift_register_1/inst/resultLine_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/Video_Processing_Sys_0/inst/resultPixel_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClk_int rise@13.468ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        7.331ns  (logic 3.004ns (40.978%)  route 4.327ns (59.022%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.840ns = ( 20.308 - 13.468 ) 
    Source Clock Delay      (SCD):    8.625ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         2.482     7.963    System_i/Shift_register_1/inst/clk
    SLICE_X106Y121       LUT2 (Prop_lut2_I0_O)        0.124     8.087 r  System_i/Shift_register_1/inst/resultLine[71]_i_1/O
                         net (fo=9, routed)           0.538     8.625    System_i/Shift_register_1/inst/resultLine[71]_i_1_n_0
    SLICE_X107Y121       FDRE                                         r  System_i/Shift_register_1/inst/resultLine_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y121       FDRE (Prop_fdre_C_Q)         0.456     9.081 r  System_i/Shift_register_1/inst/resultLine_reg[6]/Q
                         net (fo=25, routed)          1.830    10.911    System_i/Video_Processing_Sys_0/inst/in_M2[6]
    SLICE_X107Y127       LUT6 (Prop_lut6_I0_O)        0.124    11.035 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0_i_1/O
                         net (fo=17, routed)          0.714    11.749    System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0_i_1_n_0
    SLICE_X109Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.147 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.147    System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0_n_0
    SLICE_X109Y124       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.460 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__1/O[3]
                         net (fo=2, routed)           0.590    13.050    System_i/Video_Processing_Sys_0/inst/p_1_in[11]
    SLICE_X111Y124       LUT5 (Prop_lut5_I0_O)        0.306    13.356 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_4/O
                         net (fo=2, routed)           0.683    14.040    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_4_n_0
    SLICE_X110Y125       LUT6 (Prop_lut6_I0_O)        0.124    14.164 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_8/O
                         net (fo=1, routed)           0.000    14.164    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_8_n_0
    SLICE_X110Y125       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.696 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.696    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_n_0
    SLICE_X110Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.810 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.810    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__3_n_0
    SLICE_X110Y127       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.144 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__4/O[1]
                         net (fo=1, routed)           0.509    15.653    System_i/Video_Processing_Sys_0/inst/resultPixel0[21]
    SLICE_X108Y127       LUT4 (Prop_lut4_I1_O)        0.303    15.956 r  System_i/Video_Processing_Sys_0/inst/resultPixel[21]_i_1/O
                         net (fo=1, routed)           0.000    15.956    System_i/Video_Processing_Sys_0/inst/p_0_in[21]
    SLICE_X108Y127       FDRE                                         r  System_i/Video_Processing_Sys_0/inst/resultPixel_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     13.468    13.468 r  
    U18                                               0.000    13.468 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000    13.468    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    14.392 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.554    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.638 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.598    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    17.516 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    18.374    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    18.465 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.843    20.308    System_i/Video_Processing_Sys_0/inst/in_Pixel_Clk
    SLICE_X108Y127       FDRE                                         r  System_i/Video_Processing_Sys_0/inst/resultPixel_reg[21]/C
                         clock pessimism              0.485    20.792    
                         clock uncertainty           -0.061    20.732    
    SLICE_X108Y127       FDRE (Setup_fdre_C_D)        0.081    20.813    System_i/Video_Processing_Sys_0/inst/resultPixel_reg[21]
  -------------------------------------------------------------------
                         required time                         20.813    
                         arrival time                         -15.956    
  -------------------------------------------------------------------
                         slack                                  4.857    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 System_i/Shift_register_1/inst/resultLine_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/Video_Processing_Sys_0/inst/resultPixel_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClk_int rise@13.468ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 2.908ns (40.534%)  route 4.266ns (59.466%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.840ns = ( 20.308 - 13.468 ) 
    Source Clock Delay      (SCD):    8.625ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         2.482     7.963    System_i/Shift_register_1/inst/clk
    SLICE_X106Y121       LUT2 (Prop_lut2_I0_O)        0.124     8.087 r  System_i/Shift_register_1/inst/resultLine[71]_i_1/O
                         net (fo=9, routed)           0.538     8.625    System_i/Shift_register_1/inst/resultLine[71]_i_1_n_0
    SLICE_X107Y121       FDRE                                         r  System_i/Shift_register_1/inst/resultLine_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y121       FDRE (Prop_fdre_C_Q)         0.456     9.081 r  System_i/Shift_register_1/inst/resultLine_reg[6]/Q
                         net (fo=25, routed)          1.830    10.911    System_i/Video_Processing_Sys_0/inst/in_M2[6]
    SLICE_X107Y127       LUT6 (Prop_lut6_I0_O)        0.124    11.035 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0_i_1/O
                         net (fo=17, routed)          0.714    11.749    System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0_i_1_n_0
    SLICE_X109Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.147 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.147    System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0_n_0
    SLICE_X109Y124       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.460 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__1/O[3]
                         net (fo=2, routed)           0.590    13.050    System_i/Video_Processing_Sys_0/inst/p_1_in[11]
    SLICE_X111Y124       LUT5 (Prop_lut5_I0_O)        0.306    13.356 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_4/O
                         net (fo=2, routed)           0.683    14.040    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_4_n_0
    SLICE_X110Y125       LUT6 (Prop_lut6_I0_O)        0.124    14.164 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_8/O
                         net (fo=1, routed)           0.000    14.164    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_8_n_0
    SLICE_X110Y125       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.696 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.696    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_n_0
    SLICE_X110Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.810 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.810    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__3_n_0
    SLICE_X110Y127       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.049 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__4/O[2]
                         net (fo=1, routed)           0.449    15.497    System_i/Video_Processing_Sys_0/inst/resultPixel0[22]
    SLICE_X108Y127       LUT4 (Prop_lut4_I1_O)        0.302    15.799 r  System_i/Video_Processing_Sys_0/inst/resultPixel[22]_i_1/O
                         net (fo=1, routed)           0.000    15.799    System_i/Video_Processing_Sys_0/inst/p_0_in[22]
    SLICE_X108Y127       FDRE                                         r  System_i/Video_Processing_Sys_0/inst/resultPixel_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     13.468    13.468 r  
    U18                                               0.000    13.468 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000    13.468    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    14.392 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.554    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.638 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.598    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    17.516 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    18.374    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    18.465 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.843    20.308    System_i/Video_Processing_Sys_0/inst/in_Pixel_Clk
    SLICE_X108Y127       FDRE                                         r  System_i/Video_Processing_Sys_0/inst/resultPixel_reg[22]/C
                         clock pessimism              0.485    20.792    
                         clock uncertainty           -0.061    20.732    
    SLICE_X108Y127       FDRE (Setup_fdre_C_D)        0.079    20.811    System_i/Video_Processing_Sys_0/inst/resultPixel_reg[22]
  -------------------------------------------------------------------
                         required time                         20.811    
                         arrival time                         -15.799    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 System_i/Shift_register_1/inst/resultLine_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/Video_Processing_Sys_0/inst/resultPixel_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClk_int rise@13.468ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        7.154ns  (logic 2.890ns (40.396%)  route 4.264ns (59.604%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.839ns = ( 20.307 - 13.468 ) 
    Source Clock Delay      (SCD):    8.625ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         2.482     7.963    System_i/Shift_register_1/inst/clk
    SLICE_X106Y121       LUT2 (Prop_lut2_I0_O)        0.124     8.087 r  System_i/Shift_register_1/inst/resultLine[71]_i_1/O
                         net (fo=9, routed)           0.538     8.625    System_i/Shift_register_1/inst/resultLine[71]_i_1_n_0
    SLICE_X107Y121       FDRE                                         r  System_i/Shift_register_1/inst/resultLine_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y121       FDRE (Prop_fdre_C_Q)         0.456     9.081 r  System_i/Shift_register_1/inst/resultLine_reg[6]/Q
                         net (fo=25, routed)          1.830    10.911    System_i/Video_Processing_Sys_0/inst/in_M2[6]
    SLICE_X107Y127       LUT6 (Prop_lut6_I0_O)        0.124    11.035 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0_i_1/O
                         net (fo=17, routed)          0.714    11.749    System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0_i_1_n_0
    SLICE_X109Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.147 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.147    System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0_n_0
    SLICE_X109Y124       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.460 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__1/O[3]
                         net (fo=2, routed)           0.590    13.050    System_i/Video_Processing_Sys_0/inst/p_1_in[11]
    SLICE_X111Y124       LUT5 (Prop_lut5_I0_O)        0.306    13.356 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_4/O
                         net (fo=2, routed)           0.683    14.040    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_4_n_0
    SLICE_X110Y125       LUT6 (Prop_lut6_I0_O)        0.124    14.164 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_8/O
                         net (fo=1, routed)           0.000    14.164    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_8_n_0
    SLICE_X110Y125       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.696 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.696    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_n_0
    SLICE_X110Y126       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.030 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__3/O[1]
                         net (fo=1, routed)           0.447    15.476    System_i/Video_Processing_Sys_0/inst/resultPixel0[17]
    SLICE_X108Y126       LUT4 (Prop_lut4_I1_O)        0.303    15.779 r  System_i/Video_Processing_Sys_0/inst/resultPixel[17]_i_1/O
                         net (fo=1, routed)           0.000    15.779    System_i/Video_Processing_Sys_0/inst/p_0_in[17]
    SLICE_X108Y126       FDRE                                         r  System_i/Video_Processing_Sys_0/inst/resultPixel_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     13.468    13.468 r  
    U18                                               0.000    13.468 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000    13.468    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    14.392 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.554    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.638 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.598    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    17.516 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    18.374    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    18.465 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.842    20.307    System_i/Video_Processing_Sys_0/inst/in_Pixel_Clk
    SLICE_X108Y126       FDRE                                         r  System_i/Video_Processing_Sys_0/inst/resultPixel_reg[17]/C
                         clock pessimism              0.485    20.791    
                         clock uncertainty           -0.061    20.731    
    SLICE_X108Y126       FDRE (Setup_fdre_C_D)        0.077    20.808    System_i/Video_Processing_Sys_0/inst/resultPixel_reg[17]
  -------------------------------------------------------------------
                         required time                         20.808    
                         arrival time                         -15.779    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.042ns  (required time - arrival time)
  Source:                 System_i/Shift_register_1/inst/resultLine_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/Video_Processing_Sys_0/inst/resultPixel_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClk_int rise@13.468ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        7.101ns  (logic 2.986ns (42.052%)  route 4.115ns (57.948%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.845ns = ( 20.313 - 13.468 ) 
    Source Clock Delay      (SCD):    8.625ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         2.482     7.963    System_i/Shift_register_1/inst/clk
    SLICE_X106Y121       LUT2 (Prop_lut2_I0_O)        0.124     8.087 r  System_i/Shift_register_1/inst/resultLine[71]_i_1/O
                         net (fo=9, routed)           0.538     8.625    System_i/Shift_register_1/inst/resultLine[71]_i_1_n_0
    SLICE_X107Y121       FDRE                                         r  System_i/Shift_register_1/inst/resultLine_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y121       FDRE (Prop_fdre_C_Q)         0.456     9.081 r  System_i/Shift_register_1/inst/resultLine_reg[6]/Q
                         net (fo=25, routed)          1.830    10.911    System_i/Video_Processing_Sys_0/inst/in_M2[6]
    SLICE_X107Y127       LUT6 (Prop_lut6_I0_O)        0.124    11.035 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0_i_1/O
                         net (fo=17, routed)          0.714    11.749    System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0_i_1_n_0
    SLICE_X109Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.147 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.147    System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0_n_0
    SLICE_X109Y124       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.460 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__1/O[3]
                         net (fo=2, routed)           0.590    13.050    System_i/Video_Processing_Sys_0/inst/p_1_in[11]
    SLICE_X111Y124       LUT5 (Prop_lut5_I0_O)        0.306    13.356 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_4/O
                         net (fo=2, routed)           0.683    14.040    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_4_n_0
    SLICE_X110Y125       LUT6 (Prop_lut6_I0_O)        0.124    14.164 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_8/O
                         net (fo=1, routed)           0.000    14.164    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_8_n_0
    SLICE_X110Y125       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.696 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.696    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_n_0
    SLICE_X110Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.810 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.810    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__3_n_0
    SLICE_X110Y127       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.123 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__4/O[3]
                         net (fo=1, routed)           0.297    15.420    System_i/Video_Processing_Sys_0/inst/resultPixel0[23]
    SLICE_X111Y128       LUT4 (Prop_lut4_I1_O)        0.306    15.726 r  System_i/Video_Processing_Sys_0/inst/resultPixel[23]_i_1/O
                         net (fo=1, routed)           0.000    15.726    System_i/Video_Processing_Sys_0/inst/p_0_in[23]
    SLICE_X111Y128       FDRE                                         r  System_i/Video_Processing_Sys_0/inst/resultPixel_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     13.468    13.468 r  
    U18                                               0.000    13.468 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000    13.468    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    14.392 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.554    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.638 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.598    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    17.516 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    18.374    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    18.465 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.848    20.313    System_i/Video_Processing_Sys_0/inst/in_Pixel_Clk
    SLICE_X111Y128       FDRE                                         r  System_i/Video_Processing_Sys_0/inst/resultPixel_reg[23]/C
                         clock pessimism              0.485    20.797    
                         clock uncertainty           -0.061    20.737    
    SLICE_X111Y128       FDRE (Setup_fdre_C_D)        0.031    20.768    System_i/Video_Processing_Sys_0/inst/resultPixel_reg[23]
  -------------------------------------------------------------------
                         required time                         20.768    
                         arrival time                         -15.726    
  -------------------------------------------------------------------
                         slack                                  5.042    

Slack (MET) :             5.093ns  (required time - arrival time)
  Source:                 System_i/Shift_register_1/inst/resultLine_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/Video_Processing_Sys_0/inst/resultPixel_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClk_int rise@13.468ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        7.049ns  (logic 2.794ns (39.635%)  route 4.255ns (60.365%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.845ns = ( 20.313 - 13.468 ) 
    Source Clock Delay      (SCD):    8.625ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         2.482     7.963    System_i/Shift_register_1/inst/clk
    SLICE_X106Y121       LUT2 (Prop_lut2_I0_O)        0.124     8.087 r  System_i/Shift_register_1/inst/resultLine[71]_i_1/O
                         net (fo=9, routed)           0.538     8.625    System_i/Shift_register_1/inst/resultLine[71]_i_1_n_0
    SLICE_X107Y121       FDRE                                         r  System_i/Shift_register_1/inst/resultLine_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y121       FDRE (Prop_fdre_C_Q)         0.456     9.081 r  System_i/Shift_register_1/inst/resultLine_reg[6]/Q
                         net (fo=25, routed)          1.830    10.911    System_i/Video_Processing_Sys_0/inst/in_M2[6]
    SLICE_X107Y127       LUT6 (Prop_lut6_I0_O)        0.124    11.035 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0_i_1/O
                         net (fo=17, routed)          0.714    11.749    System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0_i_1_n_0
    SLICE_X109Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.147 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.147    System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0_n_0
    SLICE_X109Y124       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.460 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__1/O[3]
                         net (fo=2, routed)           0.590    13.050    System_i/Video_Processing_Sys_0/inst/p_1_in[11]
    SLICE_X111Y124       LUT5 (Prop_lut5_I0_O)        0.306    13.356 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_4/O
                         net (fo=2, routed)           0.683    14.040    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_4_n_0
    SLICE_X110Y125       LUT6 (Prop_lut6_I0_O)        0.124    14.164 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_8/O
                         net (fo=1, routed)           0.000    14.164    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_8_n_0
    SLICE_X110Y125       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.696 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.696    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_n_0
    SLICE_X110Y126       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.935 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__3/O[2]
                         net (fo=1, routed)           0.438    15.372    System_i/Video_Processing_Sys_0/inst/resultPixel0[18]
    SLICE_X111Y128       LUT4 (Prop_lut4_I1_O)        0.302    15.674 r  System_i/Video_Processing_Sys_0/inst/resultPixel[18]_i_1/O
                         net (fo=1, routed)           0.000    15.674    System_i/Video_Processing_Sys_0/inst/p_0_in[18]
    SLICE_X111Y128       FDRE                                         r  System_i/Video_Processing_Sys_0/inst/resultPixel_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     13.468    13.468 r  
    U18                                               0.000    13.468 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000    13.468    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    14.392 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.554    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.638 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.598    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    17.516 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    18.374    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    18.465 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.848    20.313    System_i/Video_Processing_Sys_0/inst/in_Pixel_Clk
    SLICE_X111Y128       FDRE                                         r  System_i/Video_Processing_Sys_0/inst/resultPixel_reg[18]/C
                         clock pessimism              0.485    20.797    
                         clock uncertainty           -0.061    20.737    
    SLICE_X111Y128       FDRE (Setup_fdre_C_D)        0.031    20.768    System_i/Video_Processing_Sys_0/inst/resultPixel_reg[18]
  -------------------------------------------------------------------
                         required time                         20.768    
                         arrival time                         -15.674    
  -------------------------------------------------------------------
                         slack                                  5.093    

Slack (MET) :             5.099ns  (required time - arrival time)
  Source:                 System_i/Shift_register_1/inst/resultLine_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/Video_Processing_Sys_0/inst/resultPixel_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClk_int rise@13.468ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        7.039ns  (logic 2.872ns (40.804%)  route 4.167ns (59.196%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.842ns = ( 20.310 - 13.468 ) 
    Source Clock Delay      (SCD):    8.625ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         2.482     7.963    System_i/Shift_register_1/inst/clk
    SLICE_X106Y121       LUT2 (Prop_lut2_I0_O)        0.124     8.087 r  System_i/Shift_register_1/inst/resultLine[71]_i_1/O
                         net (fo=9, routed)           0.538     8.625    System_i/Shift_register_1/inst/resultLine[71]_i_1_n_0
    SLICE_X107Y121       FDRE                                         r  System_i/Shift_register_1/inst/resultLine_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y121       FDRE (Prop_fdre_C_Q)         0.456     9.081 r  System_i/Shift_register_1/inst/resultLine_reg[6]/Q
                         net (fo=25, routed)          1.830    10.911    System_i/Video_Processing_Sys_0/inst/in_M2[6]
    SLICE_X107Y127       LUT6 (Prop_lut6_I0_O)        0.124    11.035 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0_i_1/O
                         net (fo=17, routed)          0.714    11.749    System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0_i_1_n_0
    SLICE_X109Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.147 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.147    System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0_n_0
    SLICE_X109Y124       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.460 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__1/O[3]
                         net (fo=2, routed)           0.590    13.050    System_i/Video_Processing_Sys_0/inst/p_1_in[11]
    SLICE_X111Y124       LUT5 (Prop_lut5_I0_O)        0.306    13.356 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_4/O
                         net (fo=2, routed)           0.683    14.040    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_4_n_0
    SLICE_X110Y125       LUT6 (Prop_lut6_I0_O)        0.124    14.164 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_8/O
                         net (fo=1, routed)           0.000    14.164    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_8_n_0
    SLICE_X110Y125       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.696 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.696    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_n_0
    SLICE_X110Y126       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.009 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__3/O[3]
                         net (fo=1, routed)           0.349    15.358    System_i/Video_Processing_Sys_0/inst/resultPixel0[19]
    SLICE_X111Y126       LUT4 (Prop_lut4_I1_O)        0.306    15.664 r  System_i/Video_Processing_Sys_0/inst/resultPixel[19]_i_1/O
                         net (fo=1, routed)           0.000    15.664    System_i/Video_Processing_Sys_0/inst/p_0_in[19]
    SLICE_X111Y126       FDRE                                         r  System_i/Video_Processing_Sys_0/inst/resultPixel_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     13.468    13.468 r  
    U18                                               0.000    13.468 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000    13.468    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    14.392 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.554    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.638 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.598    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    17.516 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    18.374    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    18.465 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.845    20.310    System_i/Video_Processing_Sys_0/inst/in_Pixel_Clk
    SLICE_X111Y126       FDRE                                         r  System_i/Video_Processing_Sys_0/inst/resultPixel_reg[19]/C
                         clock pessimism              0.485    20.794    
                         clock uncertainty           -0.061    20.734    
    SLICE_X111Y126       FDRE (Setup_fdre_C_D)        0.029    20.763    System_i/Video_Processing_Sys_0/inst/resultPixel_reg[19]
  -------------------------------------------------------------------
                         required time                         20.763    
                         arrival time                         -15.664    
  -------------------------------------------------------------------
                         slack                                  5.099    

Slack (MET) :             5.161ns  (required time - arrival time)
  Source:                 System_i/Shift_register_1/inst/resultLine_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/Video_Processing_Sys_0/inst/resultPixel_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClk_int rise@13.468ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        7.023ns  (logic 2.888ns (41.123%)  route 4.135ns (58.877%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.840ns = ( 20.308 - 13.468 ) 
    Source Clock Delay      (SCD):    8.625ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         2.482     7.963    System_i/Shift_register_1/inst/clk
    SLICE_X106Y121       LUT2 (Prop_lut2_I0_O)        0.124     8.087 r  System_i/Shift_register_1/inst/resultLine[71]_i_1/O
                         net (fo=9, routed)           0.538     8.625    System_i/Shift_register_1/inst/resultLine[71]_i_1_n_0
    SLICE_X107Y121       FDRE                                         r  System_i/Shift_register_1/inst/resultLine_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y121       FDRE (Prop_fdre_C_Q)         0.456     9.081 r  System_i/Shift_register_1/inst/resultLine_reg[6]/Q
                         net (fo=25, routed)          1.830    10.911    System_i/Video_Processing_Sys_0/inst/in_M2[6]
    SLICE_X107Y127       LUT6 (Prop_lut6_I0_O)        0.124    11.035 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0_i_1/O
                         net (fo=17, routed)          0.714    11.749    System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0_i_1_n_0
    SLICE_X109Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.147 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.147    System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0_n_0
    SLICE_X109Y124       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.460 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__1/O[3]
                         net (fo=2, routed)           0.590    13.050    System_i/Video_Processing_Sys_0/inst/p_1_in[11]
    SLICE_X111Y124       LUT5 (Prop_lut5_I0_O)        0.306    13.356 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_4/O
                         net (fo=2, routed)           0.683    14.040    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_4_n_0
    SLICE_X110Y125       LUT6 (Prop_lut6_I0_O)        0.124    14.164 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_8/O
                         net (fo=1, routed)           0.000    14.164    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_8_n_0
    SLICE_X110Y125       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.696 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.696    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_n_0
    SLICE_X110Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.810 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.810    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__3_n_0
    SLICE_X110Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.032 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__4/O[0]
                         net (fo=1, routed)           0.317    15.349    System_i/Video_Processing_Sys_0/inst/resultPixel0[20]
    SLICE_X108Y127       LUT4 (Prop_lut4_I1_O)        0.299    15.648 r  System_i/Video_Processing_Sys_0/inst/resultPixel[20]_i_1/O
                         net (fo=1, routed)           0.000    15.648    System_i/Video_Processing_Sys_0/inst/p_0_in[20]
    SLICE_X108Y127       FDRE                                         r  System_i/Video_Processing_Sys_0/inst/resultPixel_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     13.468    13.468 r  
    U18                                               0.000    13.468 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000    13.468    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    14.392 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.554    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.638 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.598    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    17.516 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    18.374    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    18.465 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.843    20.308    System_i/Video_Processing_Sys_0/inst/in_Pixel_Clk
    SLICE_X108Y127       FDRE                                         r  System_i/Video_Processing_Sys_0/inst/resultPixel_reg[20]/C
                         clock pessimism              0.485    20.792    
                         clock uncertainty           -0.061    20.732    
    SLICE_X108Y127       FDRE (Setup_fdre_C_D)        0.077    20.809    System_i/Video_Processing_Sys_0/inst/resultPixel_reg[20]
  -------------------------------------------------------------------
                         required time                         20.809    
                         arrival time                         -15.648    
  -------------------------------------------------------------------
                         slack                                  5.161    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 System_i/Shift_register_1/inst/resultLine_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/Video_Processing_Sys_0/inst/resultPixel_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClk_int rise@13.468ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        6.893ns  (logic 2.774ns (40.246%)  route 4.119ns (59.754%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.845ns = ( 20.313 - 13.468 ) 
    Source Clock Delay      (SCD):    8.625ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         2.482     7.963    System_i/Shift_register_1/inst/clk
    SLICE_X106Y121       LUT2 (Prop_lut2_I0_O)        0.124     8.087 r  System_i/Shift_register_1/inst/resultLine[71]_i_1/O
                         net (fo=9, routed)           0.538     8.625    System_i/Shift_register_1/inst/resultLine[71]_i_1_n_0
    SLICE_X107Y121       FDRE                                         r  System_i/Shift_register_1/inst/resultLine_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y121       FDRE (Prop_fdre_C_Q)         0.456     9.081 r  System_i/Shift_register_1/inst/resultLine_reg[6]/Q
                         net (fo=25, routed)          1.830    10.911    System_i/Video_Processing_Sys_0/inst/in_M2[6]
    SLICE_X107Y127       LUT6 (Prop_lut6_I0_O)        0.124    11.035 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0_i_1/O
                         net (fo=17, routed)          0.714    11.749    System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0_i_1_n_0
    SLICE_X109Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.147 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.147    System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0_n_0
    SLICE_X109Y124       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.460 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__1/O[3]
                         net (fo=2, routed)           0.590    13.050    System_i/Video_Processing_Sys_0/inst/p_1_in[11]
    SLICE_X111Y124       LUT5 (Prop_lut5_I0_O)        0.306    13.356 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_4/O
                         net (fo=2, routed)           0.683    14.040    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_4_n_0
    SLICE_X110Y125       LUT6 (Prop_lut6_I0_O)        0.124    14.164 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_8/O
                         net (fo=1, routed)           0.000    14.164    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_8_n_0
    SLICE_X110Y125       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.696 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.696    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_n_0
    SLICE_X110Y126       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.918 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__3/O[0]
                         net (fo=1, routed)           0.301    15.219    System_i/Video_Processing_Sys_0/inst/resultPixel0[16]
    SLICE_X111Y128       LUT4 (Prop_lut4_I1_O)        0.299    15.518 r  System_i/Video_Processing_Sys_0/inst/resultPixel[16]_i_1/O
                         net (fo=1, routed)           0.000    15.518    System_i/Video_Processing_Sys_0/inst/p_0_in[16]
    SLICE_X111Y128       FDRE                                         r  System_i/Video_Processing_Sys_0/inst/resultPixel_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     13.468    13.468 r  
    U18                                               0.000    13.468 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000    13.468    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    14.392 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.554    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.638 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.598    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    17.516 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    18.374    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    18.465 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.848    20.313    System_i/Video_Processing_Sys_0/inst/in_Pixel_Clk
    SLICE_X111Y128       FDRE                                         r  System_i/Video_Processing_Sys_0/inst/resultPixel_reg[16]/C
                         clock pessimism              0.485    20.797    
                         clock uncertainty           -0.061    20.737    
    SLICE_X111Y128       FDRE (Setup_fdre_C_D)        0.029    20.766    System_i/Video_Processing_Sys_0/inst/resultPixel_reg[16]
  -------------------------------------------------------------------
                         required time                         20.766    
                         arrival time                         -15.518    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 System_i/Shift_register_1/inst/resultLine_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/Video_Processing_Sys_0/inst/resultPixel_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClk_int rise@13.468ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        6.840ns  (logic 2.570ns (37.572%)  route 4.270ns (62.428%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.837ns = ( 20.305 - 13.468 ) 
    Source Clock Delay      (SCD):    8.625ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         2.482     7.963    System_i/Shift_register_1/inst/clk
    SLICE_X106Y121       LUT2 (Prop_lut2_I0_O)        0.124     8.087 r  System_i/Shift_register_1/inst/resultLine[71]_i_1/O
                         net (fo=9, routed)           0.538     8.625    System_i/Shift_register_1/inst/resultLine[71]_i_1_n_0
    SLICE_X107Y121       FDRE                                         r  System_i/Shift_register_1/inst/resultLine_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y121       FDRE (Prop_fdre_C_Q)         0.456     9.081 r  System_i/Shift_register_1/inst/resultLine_reg[6]/Q
                         net (fo=25, routed)          1.830    10.911    System_i/Video_Processing_Sys_0/inst/in_M2[6]
    SLICE_X107Y127       LUT6 (Prop_lut6_I0_O)        0.124    11.035 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0_i_1/O
                         net (fo=17, routed)          0.714    11.749    System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0_i_1_n_0
    SLICE_X109Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.147 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.147    System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0_n_0
    SLICE_X109Y124       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.460 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__1/O[3]
                         net (fo=2, routed)           0.590    13.050    System_i/Video_Processing_Sys_0/inst/p_1_in[11]
    SLICE_X111Y124       LUT5 (Prop_lut5_I0_O)        0.306    13.356 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_4/O
                         net (fo=2, routed)           0.683    14.040    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_4_n_0
    SLICE_X110Y125       LUT6 (Prop_lut6_I0_O)        0.124    14.164 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_8/O
                         net (fo=1, routed)           0.000    14.164    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2_i_8_n_0
    SLICE_X110Y125       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.711 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2/O[2]
                         net (fo=1, routed)           0.453    15.163    System_i/Video_Processing_Sys_0/inst/resultPixel0[14]
    SLICE_X108Y125       LUT4 (Prop_lut4_I1_O)        0.302    15.465 r  System_i/Video_Processing_Sys_0/inst/resultPixel[14]_i_1/O
                         net (fo=1, routed)           0.000    15.465    System_i/Video_Processing_Sys_0/inst/p_0_in[14]
    SLICE_X108Y125       FDRE                                         r  System_i/Video_Processing_Sys_0/inst/resultPixel_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     13.468    13.468 r  
    U18                                               0.000    13.468 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000    13.468    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    14.392 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.554    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.638 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.598    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    17.516 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    18.374    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    18.465 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.840    20.305    System_i/Video_Processing_Sys_0/inst/in_Pixel_Clk
    SLICE_X108Y125       FDRE                                         r  System_i/Video_Processing_Sys_0/inst/resultPixel_reg[14]/C
                         clock pessimism              0.485    20.789    
                         clock uncertainty           -0.061    20.729    
    SLICE_X108Y125       FDRE (Setup_fdre_C_D)        0.081    20.810    System_i/Video_Processing_Sys_0/inst/resultPixel_reg[14]
  -------------------------------------------------------------------
                         required time                         20.810    
                         arrival time                         -15.465    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 System_i/Shift_register_1/inst/resultLine_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/Video_Processing_Sys_0/inst/resultPixel_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClk_int rise@13.468ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        6.736ns  (logic 2.774ns (41.181%)  route 3.962ns (58.819%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.837ns = ( 20.305 - 13.468 ) 
    Source Clock Delay      (SCD):    8.625ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         2.482     7.963    System_i/Shift_register_1/inst/clk
    SLICE_X106Y121       LUT2 (Prop_lut2_I0_O)        0.124     8.087 r  System_i/Shift_register_1/inst/resultLine[71]_i_1/O
                         net (fo=9, routed)           0.538     8.625    System_i/Shift_register_1/inst/resultLine[71]_i_1_n_0
    SLICE_X107Y121       FDRE                                         r  System_i/Shift_register_1/inst/resultLine_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y121       FDRE (Prop_fdre_C_Q)         0.456     9.081 r  System_i/Shift_register_1/inst/resultLine_reg[6]/Q
                         net (fo=25, routed)          1.830    10.911    System_i/Video_Processing_Sys_0/inst/in_M2[6]
    SLICE_X107Y127       LUT6 (Prop_lut6_I0_O)        0.124    11.035 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0_i_1/O
                         net (fo=17, routed)          0.714    11.749    System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0_i_1_n_0
    SLICE_X109Y123       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    12.147 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.147    System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__0_n_0
    SLICE_X109Y124       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.481 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__1_carry__1/O[1]
                         net (fo=2, routed)           0.312    12.793    System_i/Video_Processing_Sys_0/inst/p_1_in[9]
    SLICE_X111Y124       LUT5 (Prop_lut5_I0_O)        0.303    13.096 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__1_i_2/O
                         net (fo=2, routed)           0.651    13.748    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__1_i_2_n_0
    SLICE_X110Y124       LUT6 (Prop_lut6_I0_O)        0.124    13.872 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__1_i_6/O
                         net (fo=1, routed)           0.000    13.872    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__1_i_6_n_0
    SLICE_X110Y124       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.270 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__1/CO[3]
                         net (fo=1, routed)           0.009    14.279    System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__1_n_0
    SLICE_X110Y125       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.613 r  System_i/Video_Processing_Sys_0/inst/resultPixel0__56_carry__2/O[1]
                         net (fo=1, routed)           0.446    15.058    System_i/Video_Processing_Sys_0/inst/resultPixel0[13]
    SLICE_X107Y125       LUT4 (Prop_lut4_I1_O)        0.303    15.361 r  System_i/Video_Processing_Sys_0/inst/resultPixel[13]_i_1/O
                         net (fo=1, routed)           0.000    15.361    System_i/Video_Processing_Sys_0/inst/p_0_in[13]
    SLICE_X107Y125       FDRE                                         r  System_i/Video_Processing_Sys_0/inst/resultPixel_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     13.468    13.468 r  
    U18                                               0.000    13.468 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000    13.468    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    14.392 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.554    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.638 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.598    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    17.516 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    18.374    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    18.465 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.840    20.305    System_i/Video_Processing_Sys_0/inst/in_Pixel_Clk
    SLICE_X107Y125       FDRE                                         r  System_i/Video_Processing_Sys_0/inst/resultPixel_reg[13]/C
                         clock pessimism              0.485    20.789    
                         clock uncertainty           -0.061    20.729    
    SLICE_X107Y125       FDRE (Setup_fdre_C_D)        0.029    20.758    System_i/Video_Processing_Sys_0/inst/resultPixel_reg[13]
  -------------------------------------------------------------------
                         required time                         20.758    
                         arrival time                         -15.361    
  -------------------------------------------------------------------
                         slack                                  5.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.250     1.862    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X113Y75        FDRE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDRE (Prop_fdre_C_Q)         0.141     2.003 r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.241     2.244    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD0
    SLICE_X112Y75        RAMD32                                       r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.284     2.187    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X112Y75        RAMD32                                       r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
                         clock pessimism             -0.312     1.875    
    SLICE_X112Y75        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.185    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.250     1.862    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X113Y75        FDRE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDRE (Prop_fdre_C_Q)         0.141     2.003 r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.241     2.244    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD0
    SLICE_X112Y75        RAMD32                                       r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.284     2.187    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X112Y75        RAMD32                                       r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK
                         clock pessimism             -0.312     1.875    
    SLICE_X112Y75        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.185    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.250     1.862    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X113Y75        FDRE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDRE (Prop_fdre_C_Q)         0.141     2.003 r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.241     2.244    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD0
    SLICE_X112Y75        RAMD32                                       r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.284     2.187    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X112Y75        RAMD32                                       r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/CLK
                         clock pessimism             -0.312     1.875    
    SLICE_X112Y75        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.185    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.250     1.862    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X113Y75        FDRE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDRE (Prop_fdre_C_Q)         0.141     2.003 r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.241     2.244    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD0
    SLICE_X112Y75        RAMD32                                       r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.284     2.187    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X112Y75        RAMD32                                       r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/CLK
                         clock pessimism             -0.312     1.875    
    SLICE_X112Y75        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.185    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.250     1.862    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X113Y75        FDRE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDRE (Prop_fdre_C_Q)         0.141     2.003 r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.241     2.244    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD0
    SLICE_X112Y75        RAMD32                                       r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.284     2.187    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X112Y75        RAMD32                                       r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/CLK
                         clock pessimism             -0.312     1.875    
    SLICE_X112Y75        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.185    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.250     1.862    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X113Y75        FDRE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDRE (Prop_fdre_C_Q)         0.141     2.003 r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.241     2.244    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD0
    SLICE_X112Y75        RAMD32                                       r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.284     2.187    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X112Y75        RAMD32                                       r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/CLK
                         clock pessimism             -0.312     1.875    
    SLICE_X112Y75        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.185    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.250     1.862    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X113Y75        FDRE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDRE (Prop_fdre_C_Q)         0.141     2.003 r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.241     2.244    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD0
    SLICE_X112Y75        RAMS32                                       r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.284     2.187    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X112Y75        RAMS32                                       r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/CLK
                         clock pessimism             -0.312     1.875    
    SLICE_X112Y75        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.185    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.951%)  route 0.241ns (63.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.250     1.862    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/CLK
    SLICE_X113Y75        FDRE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDRE (Prop_fdre_C_Q)         0.141     2.003 r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pWrA_reg[0]/Q
                         net (fo=21, routed)          0.241     2.244    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD0
    SLICE_X112Y75        RAMS32                                       r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.284     2.187    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X112Y75        RAMS32                                       r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/CLK
                         clock pessimism             -0.312     1.875    
    SLICE_X112Y75        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     2.185    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.185    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/RGB_to_Gray_0/inst/tempPixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.074%)  route 0.344ns (70.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.258ns
    Source Clock Delay      (SCD):    2.566ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.294     1.906    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.932 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         0.634     2.566    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X109Y92        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y92        FDRE (Prop_fdre_C_Q)         0.141     2.707 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[7]/Q
                         net (fo=2, routed)           0.344     3.051    System_i/RGB_to_Gray_0/inst/RGB[7]
    SLICE_X111Y104       FDRE                                         r  System_i/RGB_to_Gray_0/inst/tempPixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.332     2.235    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.264 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         0.994     3.258    System_i/RGB_to_Gray_0/inst/clk
    SLICE_X111Y104       FDRE                                         r  System_i/RGB_to_Gray_0/inst/tempPixel_reg[7]/C
                         clock pessimism             -0.337     2.921    
    SLICE_X111Y104       FDRE (Hold_fdre_C_D)         0.066     2.987    System_i/RGB_to_Gray_0/inst/tempPixel_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.987    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pDataIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.367ns (15.115%)  route 2.061ns (84.885%))
  Logic Levels:           0  
  Clock Path Skew:        2.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.345ns
    Source Clock Delay      (SCD):    4.793ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     2.086    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     2.170 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.130    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918     4.048 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.745     4.793    System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/CLK
    SLICE_X110Y74        FDRE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pDataIn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y74        FDRE (Prop_fdre_C_Q)         0.367     5.160 r  System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pDataIn_reg[0]/Q
                         net (fo=1, routed)           2.061     7.221    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/D[8]
    SLICE_X110Y92        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.864     7.345    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK
    SLICE_X110Y92        FDRE                                         r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[8]/C
                         clock pessimism             -0.388     6.958    
    SLICE_X110Y92        FDRE (Hold_fdre_C_D)         0.196     7.154    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/poData_reg[8]
  -------------------------------------------------------------------
                         required time                         -7.154    
                         arrival time                           7.221    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClk_int
Waveform(ns):       { 0.000 5.387 }
Period(ns):         13.468
Sources:            { System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X5Y24    System_i/fifo_1280_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.468      10.892     RAMB36_X5Y24    System_i/fifo_1280_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X5Y23    System_i/fifo_1280_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.468      10.892     RAMB36_X5Y23    System_i/fifo_1280_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.468      10.892     RAMB36_X5Y22    System_i/fifo_1280_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.468      10.892     RAMB36_X5Y22    System_i/fifo_1280_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         13.468      11.108     IDELAY_X1Y68    System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         13.468      11.108     IDELAY_X1Y70    System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         13.468      11.108     IDELAY_X1Y72    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y18  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/I
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        13.468      39.165     PLLE2_ADV_X1Y0  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         8.081       5.081      PLLE2_ADV_X1Y0  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            3.000         8.081       5.081      PLLE2_ADV_X1Y0  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.081       6.831      SLICE_X112Y74   System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.081       6.831      SLICE_X112Y74   System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.081       6.831      SLICE_X112Y74   System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.081       6.831      SLICE_X112Y74   System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.081       6.831      SLICE_X112Y74   System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.081       6.831      SLICE_X112Y74   System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.081       6.831      SLICE_X112Y74   System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.081       6.831      SLICE_X112Y74   System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         5.387       2.387      PLLE2_ADV_X1Y0  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            3.000         5.387       2.387      PLLE2_ADV_X1Y0  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.387       4.137      SLICE_X108Y71   System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.387       4.137      SLICE_X108Y71   System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.387       4.137      SLICE_X112Y72   System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.387       4.137      SLICE_X112Y72   System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.387       4.137      SLICE_X112Y72   System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.387       4.137      SLICE_X112Y72   System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.387       4.137      SLICE_X112Y72   System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.387       4.137      SLICE_X112Y72   System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         13.468      12.219     PLLE2_ADV_X1Y0  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         13.468      12.219     PLLE2_ADV_X1Y0  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        13.468      39.165     PLLE2_ADV_X1Y0  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       13.468      146.532    PLLE2_ADV_X1Y0  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0   System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X1Y146   System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X1Y145   System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X1Y124   System_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X1Y123   System_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X1Y142   System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X1Y141   System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X1Y148   System_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X1Y147   System_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     PLLE2_ADV_X1Y0  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       13.468      146.532    PLLE2_ADV_X1Y0  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1   System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y146   System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y145   System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y124   System_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y123   System_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y142   System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y141   System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y148   System_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X1Y147   System_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      PLLE2_ADV_X1Y0  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.694       157.306    PLLE2_ADV_X1Y0  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_int
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        7.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.596ns  (required time - arrival time)
  Source:                 System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        7.960ns  (logic 0.419ns (5.264%)  route 7.541ns (94.736%))
  Logic Levels:           0  
  Clock Path Skew:        3.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.367ns = ( 23.835 - 13.468 ) 
    Source Clock Delay      (SCD):    7.527ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         2.046     7.527    System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419     7.946 r  System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.541    15.487    System_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y148        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    U18                                               0.000    13.468 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000    13.468    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    14.392 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.554    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.638 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.598    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    17.516 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    18.374    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    18.465 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.634    20.099    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.182 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    21.902    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.993 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.841    23.835    System_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.485    24.319    
                         clock uncertainty           -0.212    24.107    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.083    System_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         23.083    
                         arrival time                         -15.487    
  -------------------------------------------------------------------
                         slack                                  7.596    

Slack (MET) :             7.735ns  (required time - arrival time)
  Source:                 System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        7.821ns  (logic 0.419ns (5.357%)  route 7.402ns (94.643%))
  Logic Levels:           0  
  Clock Path Skew:        3.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.367ns = ( 23.835 - 13.468 ) 
    Source Clock Delay      (SCD):    7.527ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         2.046     7.527    System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419     7.946 r  System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.402    15.349    System_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y147        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    U18                                               0.000    13.468 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000    13.468    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    14.392 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.554    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.638 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.598    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    17.516 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    18.374    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    18.465 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.634    20.099    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.182 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    21.902    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.993 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.841    23.835    System_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.485    24.319    
                         clock uncertainty           -0.212    24.107    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.083    System_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         23.083    
                         arrival time                         -15.349    
  -------------------------------------------------------------------
                         slack                                  7.735    

Slack (MET) :             7.882ns  (required time - arrival time)
  Source:                 System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        7.673ns  (logic 0.419ns (5.461%)  route 7.254ns (94.539%))
  Logic Levels:           0  
  Clock Path Skew:        3.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.366ns = ( 23.834 - 13.468 ) 
    Source Clock Delay      (SCD):    7.527ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         2.046     7.527    System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419     7.946 r  System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.254    15.200    System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y146        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    U18                                               0.000    13.468 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000    13.468    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    14.392 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.554    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.638 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.598    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    17.516 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    18.374    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    18.465 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.634    20.099    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.182 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    21.902    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.993 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.840    23.834    System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y146        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.485    24.318    
                         clock uncertainty           -0.212    24.106    
    OLOGIC_X1Y146        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.082    System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         23.082    
                         arrival time                         -15.200    
  -------------------------------------------------------------------
                         slack                                  7.882    

Slack (MET) :             8.030ns  (required time - arrival time)
  Source:                 System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 0.419ns (5.568%)  route 7.106ns (94.432%))
  Logic Levels:           0  
  Clock Path Skew:        3.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.366ns = ( 23.834 - 13.468 ) 
    Source Clock Delay      (SCD):    7.527ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         2.046     7.527    System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419     7.946 r  System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.106    15.052    System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y145        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    U18                                               0.000    13.468 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000    13.468    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    14.392 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.554    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.638 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.598    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    17.516 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    18.374    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    18.465 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.634    20.099    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.182 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    21.902    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.993 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.840    23.834    System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y145        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.485    24.318    
                         clock uncertainty           -0.212    24.106    
    OLOGIC_X1Y145        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.082    System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         23.082    
                         arrival time                         -15.052    
  -------------------------------------------------------------------
                         slack                                  8.030    

Slack (MET) :             8.321ns  (required time - arrival time)
  Source:                 System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        7.233ns  (logic 0.419ns (5.793%)  route 6.814ns (94.207%))
  Logic Levels:           0  
  Clock Path Skew:        3.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.365ns = ( 23.833 - 13.468 ) 
    Source Clock Delay      (SCD):    7.527ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         2.046     7.527    System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419     7.946 r  System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.814    14.761    System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y142        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    U18                                               0.000    13.468 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000    13.468    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    14.392 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.554    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.638 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.598    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    17.516 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    18.374    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    18.465 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.634    20.099    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.182 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    21.902    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.993 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.839    23.833    System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y142        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.485    24.317    
                         clock uncertainty           -0.212    24.105    
    OLOGIC_X1Y142        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.081    System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         23.081    
                         arrival time                         -14.761    
  -------------------------------------------------------------------
                         slack                                  8.321    

Slack (MET) :             8.469ns  (required time - arrival time)
  Source:                 System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 0.419ns (5.914%)  route 6.666ns (94.086%))
  Logic Levels:           0  
  Clock Path Skew:        3.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.365ns = ( 23.833 - 13.468 ) 
    Source Clock Delay      (SCD):    7.527ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         2.046     7.527    System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419     7.946 r  System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.666    14.612    System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y141        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    U18                                               0.000    13.468 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000    13.468    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    14.392 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.554    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.638 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.598    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    17.516 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    18.374    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    18.465 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.634    20.099    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.182 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    21.902    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.993 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.839    23.833    System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y141        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.485    24.317    
                         clock uncertainty           -0.212    24.105    
    OLOGIC_X1Y141        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.081    System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         23.081    
                         arrival time                         -14.612    
  -------------------------------------------------------------------
                         slack                                  8.469    

Slack (MET) :             8.661ns  (required time - arrival time)
  Source:                 System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        6.881ns  (logic 0.419ns (6.089%)  route 6.462ns (93.911%))
  Logic Levels:           0  
  Clock Path Skew:        3.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.353ns = ( 23.821 - 13.468 ) 
    Source Clock Delay      (SCD):    7.527ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         2.046     7.527    System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419     7.946 r  System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.462    14.408    System_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y123        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    U18                                               0.000    13.468 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000    13.468    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    14.392 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.554    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.638 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.598    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    17.516 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    18.374    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    18.465 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.634    20.099    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.182 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    21.902    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.993 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    23.821    System_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y123        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.485    24.305    
                         clock uncertainty           -0.212    24.093    
    OLOGIC_X1Y123        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.069    System_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         23.069    
                         arrival time                         -14.408    
  -------------------------------------------------------------------
                         slack                                  8.661    

Slack (MET) :             8.948ns  (required time - arrival time)
  Source:                 System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        6.594ns  (logic 0.419ns (6.354%)  route 6.175ns (93.646%))
  Logic Levels:           0  
  Clock Path Skew:        3.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.353ns = ( 23.821 - 13.468 ) 
    Source Clock Delay      (SCD):    7.527ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         2.046     7.527    System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y118       FDPE                                         r  System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y118       FDPE (Prop_fdpe_C_Q)         0.419     7.946 r  System_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.175    14.122    System_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X1Y124        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    U18                                               0.000    13.468 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000    13.468    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    14.392 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.554    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.638 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.598    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    17.516 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    18.374    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    18.465 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.634    20.099    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.182 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    21.902    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.993 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.827    23.821    System_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y124        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.485    24.305    
                         clock uncertainty           -0.212    24.093    
    OLOGIC_X1Y124        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.069    System_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         23.069    
                         arrival time                         -14.122    
  -------------------------------------------------------------------
                         slack                                  8.948    

Slack (MET) :             9.903ns  (required time - arrival time)
  Source:                 System_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        5.863ns  (logic 0.478ns (8.153%)  route 5.385ns (91.847%))
  Logic Levels:           0  
  Clock Path Skew:        3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.366ns = ( 23.834 - 13.468 ) 
    Source Clock Delay      (SCD):    7.538ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         2.057     7.538    System_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y145       FDRE                                         r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y145       FDRE (Prop_fdre_C_Q)         0.478     8.016 r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           5.385    13.401    System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y146        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    U18                                               0.000    13.468 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000    13.468    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    14.392 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.554    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.638 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.598    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    17.516 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    18.374    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    18.465 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.634    20.099    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.182 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    21.902    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.993 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.840    23.834    System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y146        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.485    24.318    
                         clock uncertainty           -0.212    24.106    
    OLOGIC_X1Y146        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.802    23.304    System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         23.304    
                         arrival time                         -13.401    
  -------------------------------------------------------------------
                         slack                                  9.903    

Slack (MET) :             9.967ns  (required time - arrival time)
  Source:                 System_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 0.518ns (8.668%)  route 5.458ns (91.332%))
  Logic Levels:           0  
  Clock Path Skew:        3.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.366ns = ( 23.834 - 13.468 ) 
    Source Clock Delay      (SCD):    7.538ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         2.057     7.538    System_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y145       FDRE                                         r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y145       FDRE (Prop_fdre_C_Q)         0.518     8.056 r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           5.458    13.514    System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y146        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    U18                                               0.000    13.468 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000    13.468    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    14.392 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.554    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.638 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.598    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    17.516 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    18.374    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    18.465 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.634    20.099    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    20.182 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.720    21.902    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.993 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.840    23.834    System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y146        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.485    24.318    
                         clock uncertainty           -0.212    24.106    
    OLOGIC_X1Y146        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    23.481    System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         23.481    
                         arrival time                         -13.514    
  -------------------------------------------------------------------
                         slack                                  9.967    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 System_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.367ns (8.333%)  route 4.037ns (91.667%))
  Logic Levels:           0  
  Clock Path Skew:        4.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.465ns
    Source Clock Delay      (SCD):    6.852ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     2.086    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     2.170 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.130    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918     4.048 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858     4.906    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.997 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.855     6.852    System_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y136       FDSE                                         r  System_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y136       FDSE (Prop_fdse_C_Q)         0.367     7.219 r  System_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           4.037    11.256    System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[9]
    OLOGIC_X1Y141        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.831     7.312    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.400 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     9.283    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.384 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.080    11.465    System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y141        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.485    10.980    
                         clock uncertainty            0.212    11.192    
    OLOGIC_X1Y141        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063    11.129    System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                        -11.129    
                         arrival time                          11.256    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 System_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 0.367ns (8.322%)  route 4.043ns (91.678%))
  Logic Levels:           0  
  Clock Path Skew:        4.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.465ns
    Source Clock Delay      (SCD):    6.851ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     2.086    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     2.170 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.130    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918     4.048 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858     4.906    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.997 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.854     6.851    System_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y134       FDRE                                         r  System_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y134       FDRE (Prop_fdre_C_Q)         0.367     7.218 r  System_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           4.043    11.261    System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y142        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.831     7.312    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.400 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     9.283    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.384 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.080    11.465    System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y142        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.485    10.980    
                         clock uncertainty            0.212    11.192    
    OLOGIC_X1Y142        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                     -0.063    11.129    System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        -11.129    
                         arrival time                          11.261    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 System_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 0.141ns (6.292%)  route 2.100ns (93.708%))
  Logic Levels:           0  
  Clock Path Skew:        1.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.797ns
    Source Clock Delay      (SCD):    2.650ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.294     1.906    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.932 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         0.718     2.650    System_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y145       FDSE                                         r  System_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y145       FDSE (Prop_fdse_C_Q)         0.141     2.791 r  System_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.100     4.891    System_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y147        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.332     2.235    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.264 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         0.869     3.133    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.186 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     3.778    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.807 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.990     4.797    System_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.332     4.465    
                         clock uncertainty            0.212     4.677    
    OLOGIC_X1Y147        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     4.696    System_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -4.696    
                         arrival time                           4.891    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 System_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.538ns  (logic 0.367ns (8.088%)  route 4.171ns (91.912%))
  Logic Levels:           0  
  Clock Path Skew:        4.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.467ns
    Source Clock Delay      (SCD):    6.857ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     2.086    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     2.170 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.130    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918     4.048 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858     4.906    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.997 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.860     6.857    System_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y145       FDSE                                         r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y145       FDSE (Prop_fdse_C_Q)         0.367     7.224 r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           4.171    11.394    System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y145        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.831     7.312    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.400 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     9.283    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.384 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.082    11.467    System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y145        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.485    10.982    
                         clock uncertainty            0.212    11.194    
    OLOGIC_X1Y145        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063    11.131    System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                        -11.131    
                         arrival time                          11.394    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 System_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.128ns (5.629%)  route 2.146ns (94.371%))
  Logic Levels:           0  
  Clock Path Skew:        1.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.797ns
    Source Clock Delay      (SCD):    2.650ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.294     1.906    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.932 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         0.718     2.650    System_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y145       FDRE                                         r  System_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y145       FDRE (Prop_fdre_C_Q)         0.128     2.778 r  System_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.146     4.924    System_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y148        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.332     2.235    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.264 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         0.869     3.133    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.186 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     3.778    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.807 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.990     4.797    System_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.332     4.465    
                         clock uncertainty            0.212     4.677    
    OLOGIC_X1Y148        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     4.643    System_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -4.643    
                         arrival time                           4.924    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 System_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.562ns  (logic 0.367ns (8.045%)  route 4.195ns (91.955%))
  Logic Levels:           0  
  Clock Path Skew:        4.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.465ns
    Source Clock Delay      (SCD):    6.852ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     2.086    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     2.170 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.130    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918     4.048 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858     4.906    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.997 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.855     6.852    System_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y136       FDRE                                         r  System_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y136       FDRE (Prop_fdre_C_Q)         0.367     7.219 r  System_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           4.195    11.413    System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y142        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.831     7.312    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.400 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     9.283    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.384 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.080    11.465    System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y142        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.485    10.980    
                         clock uncertainty            0.212    11.192    
    OLOGIC_X1Y142        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.063    11.129    System_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        -11.129    
                         arrival time                          11.413    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 System_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 0.337ns (7.616%)  route 4.088ns (92.384%))
  Logic Levels:           0  
  Clock Path Skew:        4.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.467ns
    Source Clock Delay      (SCD):    6.855ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     2.086    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     2.170 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.130    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918     4.048 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858     4.906    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.997 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.858     6.855    System_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y140       FDSE                                         r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y140       FDSE (Prop_fdse_C_Q)         0.337     7.192 r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           4.088    11.279    System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y146        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.831     7.312    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.400 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     9.283    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.384 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.082    11.467    System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y146        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.485    10.982    
                         clock uncertainty            0.212    11.194    
    OLOGIC_X1Y146        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.204    10.990    System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        -10.990    
                         arrival time                          11.279    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 System_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.385ns (8.674%)  route 4.054ns (91.326%))
  Logic Levels:           0  
  Clock Path Skew:        4.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.467ns
    Source Clock Delay      (SCD):    6.857ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924     0.924 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     2.086    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     2.170 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     3.130    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918     4.048 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858     4.906    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     4.997 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.860     6.857    System_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y143       FDRE                                         r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y143       FDRE (Prop_fdre_C_Q)         0.385     7.242 r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           4.054    11.295    System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y146        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.831     7.312    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.400 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.883     9.283    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     9.384 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           2.082    11.467    System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y146        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.485    10.982    
                         clock uncertainty            0.212    11.194    
    OLOGIC_X1Y146        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.202    10.992    System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                        -10.992    
                         arrival time                          11.295    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 System_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 0.148ns (6.449%)  route 2.147ns (93.551%))
  Logic Levels:           0  
  Clock Path Skew:        1.814ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.796ns
    Source Clock Delay      (SCD):    2.650ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.294     1.906    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.932 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         0.718     2.650    System_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X112Y145       FDRE                                         r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y145       FDRE (Prop_fdre_C_Q)         0.148     2.798 r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.147     4.945    System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y146        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.332     2.235    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.264 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         0.869     3.133    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.186 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     3.778    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.807 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.989     4.796    System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y146        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.332     4.464    
                         clock uncertainty            0.212     4.676    
    OLOGIC_X1Y146        OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.035     4.641    System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -4.641    
                         arrival time                           4.945    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 System_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.297ns  (logic 0.128ns (5.571%)  route 2.169ns (94.429%))
  Logic Levels:           0  
  Clock Path Skew:        1.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.796ns
    Source Clock Delay      (SCD):    2.649ns
    Clock Pessimism Removal (CPR):    0.332ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.294     1.906    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.932 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         0.717     2.649    System_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y140       FDSE                                         r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y140       FDSE (Prop_fdse_C_Q)         0.128     2.777 r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.169     4.947    System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y145        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.332     2.235    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.264 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         0.869     3.133    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.186 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.592     3.778    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.807 r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.989     4.796    System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y145        OSERDESE2                                    r  System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.332     4.464    
                         clock uncertainty            0.212     4.676    
    OLOGIC_X1Y145        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     4.642    System_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -4.642    
                         arrival time                           4.947    
  -------------------------------------------------------------------
                         slack                                  0.305    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  PixelClk_int
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack       10.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.484ns  (required time - arrival time)
  Source:                 System_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClk_int rise@13.468ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.419ns (17.936%)  route 1.917ns (82.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns = ( 18.268 - 13.468 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.805     5.240    System_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/rMMCM_LckdRisingFlag_reg
    SLICE_X110Y76        FDPE                                         r  System_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDPE (Prop_fdpe_C_Q)         0.419     5.659 f  System_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.917     7.576    System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X113Y68        FDPE                                         f  System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     13.468    13.468 r  
    U18                                               0.000    13.468 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000    13.468    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    14.392 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.554    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.638 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.598    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    17.516 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.752    18.268    System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/CLK
    SLICE_X113Y68        FDPE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.388    18.655    
                         clock uncertainty           -0.061    18.595    
    SLICE_X113Y68        FDPE (Recov_fdpe_C_PRE)     -0.534    18.061    System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         18.061    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                 10.484    

Slack (MET) :             11.210ns  (required time - arrival time)
  Source:                 System_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClk_int rise@13.468ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 0.419ns (26.043%)  route 1.190ns (73.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 18.267 - 13.468 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.805     5.240    System_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/rMMCM_LckdRisingFlag_reg
    SLICE_X110Y76        FDPE                                         r  System_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDPE (Prop_fdpe_C_Q)         0.419     5.659 f  System_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.190     6.849    System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X107Y70        FDPE                                         f  System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     13.468    13.468 r  
    U18                                               0.000    13.468 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000    13.468    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    14.392 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.554    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.638 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.598    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    17.516 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.751    18.267    System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X107Y70        FDPE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.388    18.654    
                         clock uncertainty           -0.061    18.594    
    SLICE_X107Y70        FDPE (Recov_fdpe_C_PRE)     -0.534    18.060    System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         18.060    
                         arrival time                          -6.849    
  -------------------------------------------------------------------
                         slack                                 11.210    

Slack (MET) :             11.219ns  (required time - arrival time)
  Source:                 System_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClk_int rise@13.468ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.659ns  (logic 0.419ns (25.250%)  route 1.240ns (74.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 18.326 - 13.468 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.805     5.240    System_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/rMMCM_LckdRisingFlag_reg
    SLICE_X110Y76        FDPE                                         r  System_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDPE (Prop_fdpe_C_Q)         0.419     5.659 f  System_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.240     6.900    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X105Y72        FDPE                                         f  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     13.468    13.468 r  
    U18                                               0.000    13.468 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000    13.468    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    14.392 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.554    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.638 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.598    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    17.516 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.810    18.326    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/CLK
    SLICE_X105Y72        FDPE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.388    18.713    
                         clock uncertainty           -0.061    18.653    
    SLICE_X105Y72        FDPE (Recov_fdpe_C_PRE)     -0.534    18.119    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         18.119    
                         arrival time                          -6.900    
  -------------------------------------------------------------------
                         slack                                 11.219    

Slack (MET) :             11.752ns  (required time - arrival time)
  Source:                 System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClk_int rise@13.468ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.700ns = ( 20.168 - 13.468 ) 
    Source Clock Delay      (SCD):    7.364ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.883     7.364    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y47        FDPE                                         r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478     7.842 f  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     8.422    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     13.468    13.468 r  
    U18                                               0.000    13.468 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000    13.468    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    14.392 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.554    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.638 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.598    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    17.516 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    18.374    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    18.465 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.703    20.168    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X113Y47        FDCE                                         r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.642    20.810    
                         clock uncertainty           -0.061    20.750    
    SLICE_X113Y47        FDCE (Recov_fdce_C_CLR)     -0.576    20.174    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         20.174    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                 11.752    

Slack (MET) :             11.752ns  (required time - arrival time)
  Source:                 System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClk_int rise@13.468ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.700ns = ( 20.168 - 13.468 ) 
    Source Clock Delay      (SCD):    7.364ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.883     7.364    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y47        FDPE                                         r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478     7.842 f  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     8.422    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     13.468    13.468 r  
    U18                                               0.000    13.468 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000    13.468    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    14.392 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.554    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.638 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.598    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    17.516 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    18.374    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    18.465 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.703    20.168    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X113Y47        FDCE                                         r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.642    20.810    
                         clock uncertainty           -0.061    20.750    
    SLICE_X113Y47        FDCE (Recov_fdce_C_CLR)     -0.576    20.174    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         20.174    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                 11.752    

Slack (MET) :             11.752ns  (required time - arrival time)
  Source:                 System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClk_int rise@13.468ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.700ns = ( 20.168 - 13.468 ) 
    Source Clock Delay      (SCD):    7.364ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.883     7.364    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y47        FDPE                                         r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478     7.842 f  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     8.422    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     13.468    13.468 r  
    U18                                               0.000    13.468 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000    13.468    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    14.392 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.554    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.638 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.598    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    17.516 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    18.374    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    18.465 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.703    20.168    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X113Y47        FDCE                                         r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.642    20.810    
                         clock uncertainty           -0.061    20.750    
    SLICE_X113Y47        FDCE (Recov_fdce_C_CLR)     -0.576    20.174    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         20.174    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                 11.752    

Slack (MET) :             11.798ns  (required time - arrival time)
  Source:                 System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClk_int rise@13.468ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.700ns = ( 20.168 - 13.468 ) 
    Source Clock Delay      (SCD):    7.364ns
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.967     0.967 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.252    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.341 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.404    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         1.031     4.435 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.945     5.380    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     5.481 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.883     7.364    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y47        FDPE                                         r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.478     7.842 f  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580     8.422    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDPE                                         f  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                     13.468    13.468 r  
    U18                                               0.000    13.468 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000    13.468    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.924    14.392 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162    15.554    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084    15.638 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960    16.598    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.918    17.516 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.858    18.374    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    18.465 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         1.703    20.168    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X113Y47        FDPE                                         r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.642    20.810    
                         clock uncertainty           -0.061    20.750    
    SLICE_X113Y47        FDPE (Recov_fdpe_C_PRE)     -0.530    20.220    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         20.220    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                 11.798    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.178ns
    Source Clock Delay      (SCD):    2.575ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.294     1.906    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.932 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         0.643     2.575    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y47        FDPE                                         r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148     2.723 f  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     2.906    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.332     2.235    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.264 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         0.914     3.178    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X113Y47        FDCE                                         r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.590     2.588    
    SLICE_X113Y47        FDCE (Remov_fdce_C_CLR)     -0.145     2.443    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.178ns
    Source Clock Delay      (SCD):    2.575ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.294     1.906    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.932 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         0.643     2.575    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y47        FDPE                                         r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148     2.723 f  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     2.906    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.332     2.235    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.264 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         0.914     3.178    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X113Y47        FDCE                                         r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.590     2.588    
    SLICE_X113Y47        FDCE (Remov_fdce_C_CLR)     -0.145     2.443    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.178ns
    Source Clock Delay      (SCD):    2.575ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.294     1.906    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.932 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         0.643     2.575    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y47        FDPE                                         r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148     2.723 f  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     2.906    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDCE                                         f  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.332     2.235    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.264 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         0.914     3.178    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X113Y47        FDCE                                         r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.590     2.588    
    SLICE_X113Y47        FDCE (Remov_fdce_C_CLR)     -0.145     2.443    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.443    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.178ns
    Source Clock Delay      (SCD):    2.575ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.294     1.906    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.932 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         0.643     2.575    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X112Y47        FDPE                                         r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDPE (Prop_fdpe_C_Q)         0.148     2.723 f  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183     2.906    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X113Y47        FDPE                                         f  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.332     2.235    System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/rMMCM_LckdRisingFlag_reg
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     2.264 r  System_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/O
                         net (fo=452, routed)         0.914     3.178    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_0
    SLICE_X113Y47        FDPE                                         r  System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.590     2.588    
    SLICE_X113Y47        FDPE (Remov_fdpe_C_PRE)     -0.148     2.440    System_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         -2.440    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 System_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.128ns (21.162%)  route 0.477ns (78.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.192ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.251     1.863    System_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/rMMCM_LckdRisingFlag_reg
    SLICE_X110Y76        FDPE                                         r  System_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDPE (Prop_fdpe_C_Q)         0.128     1.991 f  System_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.477     2.468    System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X107Y70        FDPE                                         f  System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.289     2.192    System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X107Y70        FDPE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.291     1.901    
    SLICE_X107Y70        FDPE (Remov_fdpe_C_PRE)     -0.149     1.752    System_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 System_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.128ns (19.324%)  route 0.534ns (80.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.251     1.863    System_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/rMMCM_LckdRisingFlag_reg
    SLICE_X110Y76        FDPE                                         r  System_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDPE (Prop_fdpe_C_Q)         0.128     1.991 f  System_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.534     2.526    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X105Y72        FDPE                                         f  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.312     2.215    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/CLK
    SLICE_X105Y72        FDPE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.291     1.924    
    SLICE_X105Y72        FDPE (Remov_fdpe_C_PRE)     -0.149     1.775    System_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.775    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 System_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Destination:            System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@5.387ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.128ns (13.703%)  route 0.806ns (86.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.488     0.488 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.928    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.979 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.342    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.270     1.612 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.251     1.863    System_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/rMMCM_LckdRisingFlag_reg
    SLICE_X110Y76        FDPE                                         r  System_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDPE (Prop_fdpe_C_Q)         0.128     1.991 f  System_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.806     2.797    System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X113Y68        FDPE                                         f  System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  hdmi_rx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    System_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.536     0.536 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     1.016    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_IN_hdmi_clk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.070 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.472    System_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk
    BUFR_X1Y5            BUFR (Prop_bufr_I_O)         0.431     1.903 r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=365, routed)         0.291     2.194    System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/CLK
    SLICE_X113Y68        FDPE                                         r  System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.291     1.903    
    SLICE_X113Y68        FDPE (Remov_fdpe_C_PRE)     -0.149     1.754    System_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  1.043    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  System_i/dvi2rgb_0/U0/RefClk
  To Clock:  System_i/dvi2rgb_0/U0/RefClk

Setup :            0  Failing Endpoints,  Worst Slack        3.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.306ns  (required time - arrival time)
  Source:                 System_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            System_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (System_i/dvi2rgb_0/U0/RefClk rise@5.000ns - System_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.419ns (39.822%)  route 0.633ns (60.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 6.671 - 5.000 ) 
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         1.851     1.851    System_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X111Y78        FDPE                                         r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDPE (Prop_fdpe_C_Q)         0.419     2.270 f  System_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.633     2.903    System_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X111Y76        FDCE                                         f  System_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         1.671     6.671    System_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y76        FDCE                                         r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism              0.154     6.825    
                         clock uncertainty           -0.035     6.790    
    SLICE_X111Y76        FDCE (Recov_fdce_C_CLR)     -0.580     6.210    System_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          6.210    
                         arrival time                          -2.903    
  -------------------------------------------------------------------
                         slack                                  3.306    

Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 System_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            System_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (System_i/dvi2rgb_0/U0/RefClk rise@5.000ns - System_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.419ns (45.105%)  route 0.510ns (54.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 6.671 - 5.000 ) 
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         1.848     1.848    System_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y77        FDPE                                         r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.419     2.267 f  System_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.510     2.777    System_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  System_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         1.671     6.671    System_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y76        FDPE                                         r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism              0.154     6.825    
                         clock uncertainty           -0.035     6.790    
    SLICE_X113Y76        FDPE (Recov_fdpe_C_PRE)     -0.534     6.256    System_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          6.256    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  3.479    

Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 System_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            System_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (System_i/dvi2rgb_0/U0/RefClk rise@5.000ns - System_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.419ns (45.105%)  route 0.510ns (54.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.671ns = ( 6.671 - 5.000 ) 
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         1.848     1.848    System_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y77        FDPE                                         r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.419     2.267 f  System_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.510     2.777    System_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  System_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      5.000     5.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         1.671     6.671    System_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y76        FDPE                                         r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism              0.154     6.825    
                         clock uncertainty           -0.035     6.790    
    SLICE_X113Y76        FDPE (Recov_fdpe_C_PRE)     -0.534     6.256    System_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          6.256    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                  3.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 System_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            System_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (System_i/dvi2rgb_0/U0/RefClk rise@0.000ns - System_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.562%)  route 0.204ns (61.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         0.626     0.626    System_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y77        FDPE                                         r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.128     0.754 f  System_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.204     0.958    System_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  System_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         0.893     0.893    System_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y76        FDPE                                         r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.256     0.637    
    SLICE_X113Y76        FDPE (Remov_fdpe_C_PRE)     -0.149     0.488    System_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.488    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 System_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            System_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (System_i/dvi2rgb_0/U0/RefClk rise@0.000ns - System_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.562%)  route 0.204ns (61.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         0.626     0.626    System_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X113Y77        FDPE                                         r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y77        FDPE (Prop_fdpe_C_Q)         0.128     0.754 f  System_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.204     0.958    System_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y76        FDPE                                         f  System_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         0.893     0.893    System_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X113Y76        FDPE                                         r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.256     0.637    
    SLICE_X113Y76        FDPE (Remov_fdpe_C_PRE)     -0.149     0.488    System_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.488    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 System_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            System_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock System_i/dvi2rgb_0/U0/RefClk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (System_i/dvi2rgb_0/U0/RefClk rise@0.000ns - System_i/dvi2rgb_0/U0/RefClk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.074%)  route 0.208ns (61.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         0.626     0.626    System_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X111Y78        FDPE                                         r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDPE (Prop_fdpe_C_Q)         0.128     0.754 f  System_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.208     0.962    System_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset_n_0
    SLICE_X111Y76        FDCE                                         f  System_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock System_i/dvi2rgb_0/U0/RefClk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  System_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=166, routed)         0.893     0.893    System_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X111Y76        FDCE                                         r  System_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.256     0.637    
    SLICE_X111Y76        FDCE (Remov_fdce_C_CLR)     -0.146     0.491    System_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.471    





