Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Sun Jun  1 22:01:02 2014

All signals are completely routed.

WARNING:ParHelpers:361 - There are 8 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   SW_I<0>_IBUF
   SW_I<1>_IBUF
   SW_I<2>_IBUF
   SW_I<3>_IBUF
   SW_I<4>_IBUF
   SW_I<5>_IBUF
   SW_I<6>_IBUF
   SW_I<7>_IBUF


