#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jul 22 17:38:00 2021
# Process ID: 12916
# Current directory: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12688 C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.xpr
# Log file: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/vivado.log
# Journal file: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.xpr
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1083.719 ; gain = 0.000
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date
[Thu Jul 22 17:40:04 2021] Launched impl_1...
Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date
[Thu Jul 22 17:41:28 2021] Launched synth_1...
Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log
[Thu Jul 22 17:41:28 2021] Launched impl_1...
Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xcvu095-ffvb2104-2-e
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1965.301 ; gain = 4.473
INFO: [Netlist 29-17] Analyzing 1158 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'u_ddr4_0/inst/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'u_ddr4_0/inst/u_mig_ddr4_phy/cal_RESET_n[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_ddr4_0/inst/u_mig_ddr4_phy/mmcm_clk_in' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2576.996 ; gain = 31.730
Restored from archive | CPU: 8.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2576.996 ; gain = 31.730
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/sw/calibration_0/Debug/calibration_ddr.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2756.168 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 350 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 33 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 165 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 10 instances
  RAM64X1S => RAM64X1S (RAMS64E): 9 instances

open_run: Time (s): cpu = 00:01:02 ; elapsed = 00:00:47 . Memory (MB): peak = 3172.945 ; gain = 2028.961
open_report: Time (s): cpu = 00:00:56 ; elapsed = 00:00:20 . Memory (MB): peak = 4394.234 ; gain = 791.309
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date
[Thu Jul 22 18:03:59 2021] Launched synth_1...
Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu095-ffvb2104-2-e
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0.dcp' for cell 'u_ddr4_0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-12916-DESKTOP-ILOVGO9/instr_fifo/instr_fifo.dcp' for cell 'i_softmc/i_instr0_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.dcp' for cell 'i_softmc/i_rdback_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4520.207 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 516 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: u_ddr4_0 UUID: 3fd6d934-2c58-576c-8b83-36d6fdf59d81 
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xdma_0_pcie3_ip_gt'. The XDC file c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie3_ip_gt.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xdma_0_pcie3_ip'. The XDC file c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip-PCIE_X0Y0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xdma_0'. The XDC file c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xdma_0'. The XDC file c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/source/xdma_0_pcie3_us_ip.xdc will not be read for any cell of this module.
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_2/bd_9054_ilmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_2/bd_9054_ilmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_3/bd_9054_dlmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_3/bd_9054_dlmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_10/bd_9054_iomodule_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_10/bd_9054_iomodule_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_0/ddr4_0_microblaze_mcs_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_0/ddr4_0_microblaze_mcs_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc] for cell 'u_ddr4_0/inst'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc] for cell 'u_ddr4_0/inst'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'i_softmc/i_rdback_fifo/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'i_softmc/i_rdback_fifo/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'i_softmc/i_instr0_fifo/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'i_softmc/i_instr0_fifo/U0'
Parsing XDC File [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc]
WARNING: [Constraints 18-619] A clock with name 'c0_sys_clk_p' already exists, overwriting the previous clock with the same name. [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:47]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location (GTHE3_CHANNEL_X0Y7) is not valid for the shape with the following elements: 
pci_exp_txn_OBUF[0]_inst
pci_exp_txn[0]
 [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:524]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location (GTHE3_CHANNEL_X0Y6) is not valid for the shape with the following elements: 
pci_exp_txn_OBUF[1]_inst
pci_exp_txn[1]
 [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:525]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location (GTHE3_CHANNEL_X0Y5) is not valid for the shape with the following elements: 
pci_exp_txn_OBUF[2]_inst
pci_exp_txn[2]
 [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:526]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location (GTHE3_CHANNEL_X0Y4) is not valid for the shape with the following elements: 
pci_exp_txn_OBUF[3]_inst
pci_exp_txn[3]
 [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:527]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location (GTHE3_CHANNEL_X0Y3) is not valid for the shape with the following elements: 
pci_exp_txn_OBUF[4]_inst
pci_exp_txn[4]
 [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:528]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location (GTHE3_CHANNEL_X0Y2) is not valid for the shape with the following elements: 
pci_exp_txn_OBUF[5]_inst
pci_exp_txn[5]
 [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:529]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location (GTHE3_CHANNEL_X0Y1) is not valid for the shape with the following elements: 
pci_exp_txn_OBUF[6]_inst
pci_exp_txn[6]
 [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:530]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location (GTHE3_CHANNEL_X0Y0) is not valid for the shape with the following elements: 
pci_exp_txn_OBUF[7]_inst
pci_exp_txn[7]
 [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:531]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location (GTHE3_CHANNEL_X0Y7) is not valid for the shape with the following elements: 
pci_exp_txp_OBUF[0]_inst
pci_exp_txp[0]
 [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:532]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location (GTHE3_CHANNEL_X0Y6) is not valid for the shape with the following elements: 
pci_exp_txp_OBUF[1]_inst
pci_exp_txp[1]
 [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:533]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location (GTHE3_CHANNEL_X0Y5) is not valid for the shape with the following elements: 
pci_exp_txp_OBUF[2]_inst
pci_exp_txp[2]
 [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:534]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location (GTHE3_CHANNEL_X0Y4) is not valid for the shape with the following elements: 
pci_exp_txp_OBUF[3]_inst
pci_exp_txp[3]
 [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:535]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location (GTHE3_CHANNEL_X0Y3) is not valid for the shape with the following elements: 
pci_exp_txp_OBUF[4]_inst
pci_exp_txp[4]
 [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:536]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location (GTHE3_CHANNEL_X0Y2) is not valid for the shape with the following elements: 
pci_exp_txp_OBUF[5]_inst
pci_exp_txp[5]
 [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:537]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location (GTHE3_CHANNEL_X0Y1) is not valid for the shape with the following elements: 
pci_exp_txp_OBUF[6]_inst
pci_exp_txp[6]
 [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:538]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location (GTHE3_CHANNEL_X0Y0) is not valid for the shape with the following elements: 
pci_exp_txp_OBUF[7]_inst
pci_exp_txp[7]
 [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc:539]
Finished Parsing XDC File [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/constrs_1/imports/xusps3_config/xusps3_pinout.xdc]
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0_board.xdc] for cell 'u_ddr4_0/inst'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0_board.xdc] for cell 'u_ddr4_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/sw/calibration_0/Debug/calibration_ddr.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 4520.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 133 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 4541.766 ; gain = 21.559
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_6/sim/bd_9054_lmb_bram_I_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_9054_lmb_bram_I_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_9/sim/bd_9054_second_lmb_bram_I_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_9054_second_lmb_bram_I_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/sim/bd_9054.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_9054
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_0/sim/ddr4_0_microblaze_mcs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_microblaze_mcs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_0_phy_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_phy_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_bitslice_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_fifo_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_pll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_control_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_byte_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/ip_top/ddr4_0_phy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_phy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/clocking/ddr4_v2_2_infrastructure.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_infrastructure
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_xsdb_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_wr_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_wr_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_wr_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_wr_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_rd_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_rd_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_mc_odt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_mc_odt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_debug_microblaze
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_cplx_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_cplx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_config_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_config_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_addr_decode
WARNING: [VRFC 10-8426] non-net output port 'io_ready_lvl' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:165]
WARNING: [VRFC 10-8426] non-net output port 'ub_ready' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:166]
WARNING: [VRFC 10-8426] non-net output port 'cal_DMOut_n' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:235]
WARNING: [VRFC 10-8426] non-net output port 'casSlot' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:267]
WARNING: [VRFC 10-8426] non-net output port 'rdCAS' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:269]
WARNING: [VRFC 10-8426] non-net output port 'wrCAS' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:272]
WARNING: [VRFC 10-8426] non-net output port 'lowCL0' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:276]
WARNING: [VRFC 10-8426] non-net output port 'lowCL1' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:277]
WARNING: [VRFC 10-8426] non-net output port 'lowCL2' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:278]
WARNING: [VRFC 10-8426] non-net output port 'lowCL3' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:279]
WARNING: [VRFC 10-8426] non-net output port 'uppCL0' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:280]
WARNING: [VRFC 10-8426] non-net output port 'uppCL1' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:281]
WARNING: [VRFC 10-8426] non-net output port 'uppCL2' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:282]
WARNING: [VRFC 10-8426] non-net output port 'uppCL3' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:283]
WARNING: [VRFC 10-8426] non-net output port 'win_status' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:320]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_top
WARNING: [VRFC 10-8426] non-net output port 'cal_RESET_n' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv:323]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_xsdb_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_chipscope_xsdb_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_dp_AB9.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cfg_mem_mod
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_bram_tdp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top/ddr4_0_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_0_ddr4_cal_riu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_ddr4_cal_riu
WARNING: [VRFC 10-8426] non-net output port 'io_addr_strobe_lvl_riuclk' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_0_ddr4_cal_riu.sv:115]
WARNING: [VRFC 10-8426] non-net output port 'io_write_strobe_riuclk' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_0_ddr4_cal_riu.sv:118]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top/ddr4_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/tb/microblaze_mcs_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_microblaze_mcs
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ddr4_0_microblaze_mcs' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/tb/microblaze_mcs_0.sv:36]
INFO: [VRFC 10-311] analyzing module microblaze_mcs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/sim/rdback_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rdback_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_pcie_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_pcie_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_dispatcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_capturer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_ctrl_top
INFO: [VRFC 10-311] analyzing module maint_ctrl
INFO: [VRFC 10-311] analyzing module periodic_rd_ctrl
INFO: [VRFC 10-311] analyzing module zq_calib_ctrl
INFO: [VRFC 10-311] analyzing module autoref_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iseq_dispatcher
WARNING: [VRFC 10-3380] identifier 'instr0_disp_en' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoref_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC
INFO: [VRFC 10-2458] undeclared symbol dispatcher_busy, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_top
INFO: [VRFC 10-2458] undeclared symbol ddr_dm, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:186]
INFO: [VRFC 10-2458] undeclared symbol sys_rst, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:455]
INFO: [VRFC 10-2458] undeclared symbol processing_iseq, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:561]
INFO: [VRFC 10-2458] undeclared symbol rdback_fifo_empty, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:608]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xilinx_dma_pcie_ep.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_dma_pcie_ep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2458] undeclared symbol sys_resetn, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/new/xdma_app.v:136]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gthe3_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_7_9_gthe3_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gthe3_channel_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gthe3_channel_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_gthe3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_gthe3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/ip_0/sim/xdma_0_pcie3_ip_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_tph_tbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_tph_tbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_16k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_16k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_init_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_init_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_8k.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_8k
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_rep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_rep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_sys_clk_gen_ps
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_txeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_txeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_rxeq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_rxeq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_gtwizard_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_gtwizard_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_phy_sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_phy_sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_rxcdrhold.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_rxcdrhold
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/source/xdma_0_pcie3_ip_pcie3_uscale_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip_pcie3_uscale_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_0/sim/xdma_0_pcie3_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie3_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_fifo_64x512_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_mem_simple_dport_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap_1024.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_1024
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap_2048.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_8_dma_bram_wrap_2048
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_core_top
INFO: [VRFC 10-2458] undeclared symbol cfg_config_space_enable, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4292]
INFO: [VRFC 10-2458] undeclared symbol cfg_hot_reset_in, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4293]
INFO: [VRFC 10-2458] undeclared symbol usr_irq_fail, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4778]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/xdma_0/sim/xdma_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/xilinx_mig/user_design/sim/wiredly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WireDelay
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:325]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:325]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:325]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:341]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:951]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:1009]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_0/sim/bd_9054_microblaze_I_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_9054_microblaze_I_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/sim/bd_9054_rst_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_9054_rst_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_2/sim/bd_9054_ilmb_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_9054_ilmb_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_3/sim/bd_9054_dlmb_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_9054_dlmb_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_4/sim/bd_9054_dlmb_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_9054_dlmb_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_5/sim/bd_9054_ilmb_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_9054_ilmb_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_7/sim/bd_9054_second_dlmb_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_9054_second_dlmb_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_8/sim/bd_9054_second_ilmb_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_9054_second_ilmb_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_10/sim/bd_9054_iomodule_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_9054_iomodule_0_0'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 4630.242 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '20' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'sys_rst' on this module [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:600]
ERROR: [VRFC 10-3180] cannot find port 'clk_ref_n' on this module [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:599]
ERROR: [VRFC 10-3180] cannot find port 'clk_ref_p' on this module [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:598]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named BM_CNT_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:573]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tPRDI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:583]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tREFI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:584]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tZQI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:585]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ADDR_CMD_MODE [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:586]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ORDERING [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:587]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named STARVE_LIMIT [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:588]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:590]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC_TEST [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:591]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named DATA_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:593]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named PAYLOAD_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:594]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4630.242 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 4630.242 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_6/sim/bd_9054_lmb_bram_I_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_9054_lmb_bram_I_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_9/sim/bd_9054_second_lmb_bram_I_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_9054_second_lmb_bram_I_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/sim/bd_9054.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_9054
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_0/sim/ddr4_0_microblaze_mcs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_microblaze_mcs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_0_phy_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_phy_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_bitslice_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_fifo_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_pll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_control_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_byte_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/ip_top/ddr4_0_phy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_phy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/clocking/ddr4_v2_2_infrastructure.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_infrastructure
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_xsdb_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_wr_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_wr_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_wr_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_wr_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_rd_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_rd_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_mc_odt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_mc_odt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_debug_microblaze
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_cplx_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_cplx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_config_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_config_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_addr_decode
WARNING: [VRFC 10-8426] non-net output port 'io_ready_lvl' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:165]
WARNING: [VRFC 10-8426] non-net output port 'ub_ready' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:166]
WARNING: [VRFC 10-8426] non-net output port 'cal_DMOut_n' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:235]
WARNING: [VRFC 10-8426] non-net output port 'casSlot' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:267]
WARNING: [VRFC 10-8426] non-net output port 'rdCAS' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:269]
WARNING: [VRFC 10-8426] non-net output port 'wrCAS' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:272]
WARNING: [VRFC 10-8426] non-net output port 'lowCL0' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:276]
WARNING: [VRFC 10-8426] non-net output port 'lowCL1' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:277]
WARNING: [VRFC 10-8426] non-net output port 'lowCL2' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:278]
WARNING: [VRFC 10-8426] non-net output port 'lowCL3' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:279]
WARNING: [VRFC 10-8426] non-net output port 'uppCL0' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:280]
WARNING: [VRFC 10-8426] non-net output port 'uppCL1' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:281]
WARNING: [VRFC 10-8426] non-net output port 'uppCL2' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:282]
WARNING: [VRFC 10-8426] non-net output port 'uppCL3' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:283]
WARNING: [VRFC 10-8426] non-net output port 'win_status' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:320]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_top
WARNING: [VRFC 10-8426] non-net output port 'cal_RESET_n' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv:323]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_xsdb_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_chipscope_xsdb_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_dp_AB9.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cfg_mem_mod
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_bram_tdp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top/ddr4_0_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_0_ddr4_cal_riu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_ddr4_cal_riu
WARNING: [VRFC 10-8426] non-net output port 'io_addr_strobe_lvl_riuclk' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_0_ddr4_cal_riu.sv:115]
WARNING: [VRFC 10-8426] non-net output port 'io_write_strobe_riuclk' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_0_ddr4_cal_riu.sv:118]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top/ddr4_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/tb/microblaze_mcs_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_microblaze_mcs
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ddr4_0_microblaze_mcs' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/tb/microblaze_mcs_0.sv:36]
INFO: [VRFC 10-311] analyzing module microblaze_mcs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/sim/rdback_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rdback_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_pcie_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_pcie_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_dispatcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_capturer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_ctrl_top
INFO: [VRFC 10-311] analyzing module maint_ctrl
INFO: [VRFC 10-311] analyzing module periodic_rd_ctrl
INFO: [VRFC 10-311] analyzing module zq_calib_ctrl
INFO: [VRFC 10-311] analyzing module autoref_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iseq_dispatcher
WARNING: [VRFC 10-3380] identifier 'instr0_disp_en' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoref_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC
INFO: [VRFC 10-2458] undeclared symbol dispatcher_busy, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_top
INFO: [VRFC 10-2458] undeclared symbol ddr_dm, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:186]
INFO: [VRFC 10-2458] undeclared symbol sys_rst, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:455]
INFO: [VRFC 10-2458] undeclared symbol processing_iseq, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:561]
INFO: [VRFC 10-2458] undeclared symbol rdback_fifo_empty, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:608]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/xilinx_mig/user_design/sim/wiredly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WireDelay
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:325]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:325]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:325]
INFO: [VRFC 10-2458] undeclared symbol sys_rst_l, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:601]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:341]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:952]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:1010]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 4636.203 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named BM_CNT_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:573]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tPRDI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:583]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tREFI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:584]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tZQI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:585]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ADDR_CMD_MODE [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:586]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ORDERING [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:587]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named STARVE_LIMIT [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:588]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:590]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC_TEST [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:591]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named DATA_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:593]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named PAYLOAD_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:594]
WARNING: [VRFC 10-5021] port 'sys_reset_n' is not connected on this instance [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:553]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=14.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=2499)
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=2499)
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=2499)
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg(WIDTH=32)
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=2499,ROW_WIDTH=17,BAN...
Compiling module xil_defaultlib.softMC_top(tCK=2499,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_softMC_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_softMC_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jul 22 18:23:55 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 22 18:23:55 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:29 . Memory (MB): peak = 4636.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (1071.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (1071.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (1071.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @817185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @817185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @817185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @817185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @821470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @821470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @821470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @821470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @825756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @825756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @825756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @825756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @830042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @830042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @830042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @830042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @834328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @834328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @834328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @834328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @838613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @838613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @838613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @838613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @842899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @842899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @842899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @842899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @842899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @842899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @842899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @842899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @851470 Required:
	tMOD + PL + CAL - 36 clocks.
	tMOD - 36 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @851470 Required:
	tMOD + PL + CAL - 36 clocks.
	tMOD - 36 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @851470 Required:
	tMOD + PL + CAL - 36 clocks.
	tMOD - 36 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @851470 Required:
	tMOD + PL + CAL - 36 clocks.
	tMOD - 36 clocks.
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4675.348 ; gain = 39.145
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:53 . Memory (MB): peak = 4675.348 ; gain = 39.145
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_softMC_top/uut/u_ddr4_0}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_softMC_top/uut/i_softmc}} 
run all
Calibration Done
run all
Stopped at time : 7235020 ps : File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" Line 1263
run: Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 4683.781 ; gain = 8.434
run all
run: Time (s): cpu = 00:01:06 ; elapsed = 00:00:53 . Memory (MB): peak = 4683.781 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4683.781 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_6/sim/bd_9054_lmb_bram_I_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_9054_lmb_bram_I_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_9/sim/bd_9054_second_lmb_bram_I_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_9054_second_lmb_bram_I_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/sim/bd_9054.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_9054
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_0/sim/ddr4_0_microblaze_mcs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_microblaze_mcs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_0_phy_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_phy_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_bitslice_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_fifo_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_pll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_control_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_byte_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/ip_top/ddr4_0_phy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_phy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/clocking/ddr4_v2_2_infrastructure.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_infrastructure
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_xsdb_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_wr_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_wr_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_wr_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_wr_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_rd_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_rd_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_mc_odt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_mc_odt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_debug_microblaze
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_cplx_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_cplx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_config_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_config_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_addr_decode
WARNING: [VRFC 10-8426] non-net output port 'io_ready_lvl' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:165]
WARNING: [VRFC 10-8426] non-net output port 'ub_ready' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:166]
WARNING: [VRFC 10-8426] non-net output port 'cal_DMOut_n' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:235]
WARNING: [VRFC 10-8426] non-net output port 'casSlot' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:267]
WARNING: [VRFC 10-8426] non-net output port 'rdCAS' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:269]
WARNING: [VRFC 10-8426] non-net output port 'wrCAS' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:272]
WARNING: [VRFC 10-8426] non-net output port 'lowCL0' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:276]
WARNING: [VRFC 10-8426] non-net output port 'lowCL1' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:277]
WARNING: [VRFC 10-8426] non-net output port 'lowCL2' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:278]
WARNING: [VRFC 10-8426] non-net output port 'lowCL3' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:279]
WARNING: [VRFC 10-8426] non-net output port 'uppCL0' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:280]
WARNING: [VRFC 10-8426] non-net output port 'uppCL1' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:281]
WARNING: [VRFC 10-8426] non-net output port 'uppCL2' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:282]
WARNING: [VRFC 10-8426] non-net output port 'uppCL3' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:283]
WARNING: [VRFC 10-8426] non-net output port 'win_status' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:320]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_top
WARNING: [VRFC 10-8426] non-net output port 'cal_RESET_n' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv:323]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_xsdb_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_chipscope_xsdb_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_dp_AB9.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cfg_mem_mod
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_bram_tdp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top/ddr4_0_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_0_ddr4_cal_riu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_ddr4_cal_riu
WARNING: [VRFC 10-8426] non-net output port 'io_addr_strobe_lvl_riuclk' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_0_ddr4_cal_riu.sv:115]
WARNING: [VRFC 10-8426] non-net output port 'io_write_strobe_riuclk' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_0_ddr4_cal_riu.sv:118]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top/ddr4_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/tb/microblaze_mcs_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_microblaze_mcs
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ddr4_0_microblaze_mcs' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/tb/microblaze_mcs_0.sv:36]
INFO: [VRFC 10-311] analyzing module microblaze_mcs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/sim/rdback_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rdback_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_pcie_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_pcie_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_dispatcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_capturer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_ctrl_top
INFO: [VRFC 10-311] analyzing module maint_ctrl
INFO: [VRFC 10-311] analyzing module periodic_rd_ctrl
INFO: [VRFC 10-311] analyzing module zq_calib_ctrl
INFO: [VRFC 10-311] analyzing module autoref_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iseq_dispatcher
WARNING: [VRFC 10-3380] identifier 'instr0_disp_en' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoref_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC
INFO: [VRFC 10-2458] undeclared symbol dispatcher_busy, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_top
INFO: [VRFC 10-2458] undeclared symbol ddr_dm, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:186]
INFO: [VRFC 10-2458] undeclared symbol sys_rst, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:455]
INFO: [VRFC 10-2458] undeclared symbol processing_iseq, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:561]
INFO: [VRFC 10-2458] undeclared symbol rdback_fifo_empty, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:608]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/xilinx_mig/user_design/sim/wiredly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WireDelay
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:325]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:325]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:325]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:341]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:952]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:1010]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 4683.781 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'sys_rst' on this module [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:600]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named BM_CNT_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:573]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tPRDI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:583]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tREFI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:584]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tZQI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:585]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ADDR_CMD_MODE [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:586]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ORDERING [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:587]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named STARVE_LIMIT [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:588]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:590]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC_TEST [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:591]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named DATA_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:593]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named PAYLOAD_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:594]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4683.781 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 4683.781 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_6/sim/bd_9054_lmb_bram_I_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_9054_lmb_bram_I_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_9/sim/bd_9054_second_lmb_bram_I_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_9054_second_lmb_bram_I_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/sim/bd_9054.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_9054
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_0/sim/ddr4_0_microblaze_mcs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_microblaze_mcs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_0_phy_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_phy_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_bitslice_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_fifo_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_pll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_control_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_byte_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/ip_top/ddr4_0_phy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_phy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/clocking/ddr4_v2_2_infrastructure.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_infrastructure
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_xsdb_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_wr_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_wr_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_wr_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_wr_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_rd_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_rd_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_mc_odt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_mc_odt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_debug_microblaze
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_cplx_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_cplx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_config_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_config_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_addr_decode
WARNING: [VRFC 10-8426] non-net output port 'io_ready_lvl' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:165]
WARNING: [VRFC 10-8426] non-net output port 'ub_ready' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:166]
WARNING: [VRFC 10-8426] non-net output port 'cal_DMOut_n' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:235]
WARNING: [VRFC 10-8426] non-net output port 'casSlot' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:267]
WARNING: [VRFC 10-8426] non-net output port 'rdCAS' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:269]
WARNING: [VRFC 10-8426] non-net output port 'wrCAS' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:272]
WARNING: [VRFC 10-8426] non-net output port 'lowCL0' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:276]
WARNING: [VRFC 10-8426] non-net output port 'lowCL1' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:277]
WARNING: [VRFC 10-8426] non-net output port 'lowCL2' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:278]
WARNING: [VRFC 10-8426] non-net output port 'lowCL3' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:279]
WARNING: [VRFC 10-8426] non-net output port 'uppCL0' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:280]
WARNING: [VRFC 10-8426] non-net output port 'uppCL1' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:281]
WARNING: [VRFC 10-8426] non-net output port 'uppCL2' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:282]
WARNING: [VRFC 10-8426] non-net output port 'uppCL3' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:283]
WARNING: [VRFC 10-8426] non-net output port 'win_status' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:320]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_top
WARNING: [VRFC 10-8426] non-net output port 'cal_RESET_n' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv:323]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_xsdb_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_chipscope_xsdb_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_dp_AB9.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cfg_mem_mod
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_bram_tdp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top/ddr4_0_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_0_ddr4_cal_riu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_ddr4_cal_riu
WARNING: [VRFC 10-8426] non-net output port 'io_addr_strobe_lvl_riuclk' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_0_ddr4_cal_riu.sv:115]
WARNING: [VRFC 10-8426] non-net output port 'io_write_strobe_riuclk' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_0_ddr4_cal_riu.sv:118]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top/ddr4_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/tb/microblaze_mcs_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_microblaze_mcs
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ddr4_0_microblaze_mcs' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/tb/microblaze_mcs_0.sv:36]
INFO: [VRFC 10-311] analyzing module microblaze_mcs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/sim/rdback_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rdback_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_pcie_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_pcie_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_dispatcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_capturer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_ctrl_top
INFO: [VRFC 10-311] analyzing module maint_ctrl
INFO: [VRFC 10-311] analyzing module periodic_rd_ctrl
INFO: [VRFC 10-311] analyzing module zq_calib_ctrl
INFO: [VRFC 10-311] analyzing module autoref_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iseq_dispatcher
WARNING: [VRFC 10-3380] identifier 'instr0_disp_en' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoref_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC
INFO: [VRFC 10-2458] undeclared symbol dispatcher_busy, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_top
INFO: [VRFC 10-2458] undeclared symbol ddr_dm, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:186]
INFO: [VRFC 10-2458] undeclared symbol processing_iseq, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:561]
INFO: [VRFC 10-2458] undeclared symbol rdback_fifo_empty, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:608]
ERROR: [VRFC 10-2989] 'sys_rst_l' is not declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:455]
ERROR: [VRFC 10-2865] module 'softMC_top' ignored due to previous errors [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5]
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 4683.781 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 4683.781 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_6/sim/bd_9054_lmb_bram_I_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_9054_lmb_bram_I_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_9/sim/bd_9054_second_lmb_bram_I_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_9054_second_lmb_bram_I_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/sim/bd_9054.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_9054
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_0/sim/ddr4_0_microblaze_mcs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_microblaze_mcs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_0_phy_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_phy_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_bitslice_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_fifo_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_pll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_control_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_byte_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/ip_top/ddr4_0_phy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_phy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/clocking/ddr4_v2_2_infrastructure.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_infrastructure
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_xsdb_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_wr_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_wr_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_wr_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_wr_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_rd_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_rd_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_mc_odt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_mc_odt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_debug_microblaze
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_cplx_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_cplx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_config_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_config_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_addr_decode
WARNING: [VRFC 10-8426] non-net output port 'io_ready_lvl' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:165]
WARNING: [VRFC 10-8426] non-net output port 'ub_ready' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:166]
WARNING: [VRFC 10-8426] non-net output port 'cal_DMOut_n' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:235]
WARNING: [VRFC 10-8426] non-net output port 'casSlot' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:267]
WARNING: [VRFC 10-8426] non-net output port 'rdCAS' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:269]
WARNING: [VRFC 10-8426] non-net output port 'wrCAS' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:272]
WARNING: [VRFC 10-8426] non-net output port 'lowCL0' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:276]
WARNING: [VRFC 10-8426] non-net output port 'lowCL1' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:277]
WARNING: [VRFC 10-8426] non-net output port 'lowCL2' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:278]
WARNING: [VRFC 10-8426] non-net output port 'lowCL3' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:279]
WARNING: [VRFC 10-8426] non-net output port 'uppCL0' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:280]
WARNING: [VRFC 10-8426] non-net output port 'uppCL1' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:281]
WARNING: [VRFC 10-8426] non-net output port 'uppCL2' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:282]
WARNING: [VRFC 10-8426] non-net output port 'uppCL3' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:283]
WARNING: [VRFC 10-8426] non-net output port 'win_status' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:320]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_top
WARNING: [VRFC 10-8426] non-net output port 'cal_RESET_n' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv:323]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_xsdb_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_chipscope_xsdb_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_dp_AB9.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cfg_mem_mod
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_bram_tdp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top/ddr4_0_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_0_ddr4_cal_riu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_ddr4_cal_riu
WARNING: [VRFC 10-8426] non-net output port 'io_addr_strobe_lvl_riuclk' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_0_ddr4_cal_riu.sv:115]
WARNING: [VRFC 10-8426] non-net output port 'io_write_strobe_riuclk' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_0_ddr4_cal_riu.sv:118]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top/ddr4_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/tb/microblaze_mcs_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_microblaze_mcs
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ddr4_0_microblaze_mcs' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/tb/microblaze_mcs_0.sv:36]
INFO: [VRFC 10-311] analyzing module microblaze_mcs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/sim/rdback_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rdback_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_pcie_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_pcie_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_dispatcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_capturer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_ctrl_top
INFO: [VRFC 10-311] analyzing module maint_ctrl
INFO: [VRFC 10-311] analyzing module periodic_rd_ctrl
INFO: [VRFC 10-311] analyzing module zq_calib_ctrl
INFO: [VRFC 10-311] analyzing module autoref_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iseq_dispatcher
WARNING: [VRFC 10-3380] identifier 'instr0_disp_en' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoref_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC
INFO: [VRFC 10-2458] undeclared symbol dispatcher_busy, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_top
INFO: [VRFC 10-2458] undeclared symbol ddr_dm, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:186]
INFO: [VRFC 10-2458] undeclared symbol processing_iseq, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:561]
INFO: [VRFC 10-2458] undeclared symbol rdback_fifo_empty, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:608]
ERROR: [VRFC 10-2989] 'sys_rst_l' is not declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:455]
ERROR: [VRFC 10-2865] module 'softMC_top' ignored due to previous errors [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5]
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 4683.781 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 4683.781 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_6/sim/bd_9054_lmb_bram_I_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_9054_lmb_bram_I_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_9/sim/bd_9054_second_lmb_bram_I_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_9054_second_lmb_bram_I_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/sim/bd_9054.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_9054
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_0/sim/ddr4_0_microblaze_mcs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_microblaze_mcs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_0_phy_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_phy_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_bitslice_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_fifo_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_pll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_control_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_byte_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/ip_top/ddr4_0_phy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_phy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/clocking/ddr4_v2_2_infrastructure.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_infrastructure
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_xsdb_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_wr_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_wr_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_wr_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_wr_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_rd_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_rd_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_mc_odt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_mc_odt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_debug_microblaze
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_cplx_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_cplx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_config_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_config_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_addr_decode
WARNING: [VRFC 10-8426] non-net output port 'io_ready_lvl' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:165]
WARNING: [VRFC 10-8426] non-net output port 'ub_ready' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:166]
WARNING: [VRFC 10-8426] non-net output port 'cal_DMOut_n' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:235]
WARNING: [VRFC 10-8426] non-net output port 'casSlot' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:267]
WARNING: [VRFC 10-8426] non-net output port 'rdCAS' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:269]
WARNING: [VRFC 10-8426] non-net output port 'wrCAS' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:272]
WARNING: [VRFC 10-8426] non-net output port 'lowCL0' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:276]
WARNING: [VRFC 10-8426] non-net output port 'lowCL1' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:277]
WARNING: [VRFC 10-8426] non-net output port 'lowCL2' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:278]
WARNING: [VRFC 10-8426] non-net output port 'lowCL3' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:279]
WARNING: [VRFC 10-8426] non-net output port 'uppCL0' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:280]
WARNING: [VRFC 10-8426] non-net output port 'uppCL1' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:281]
WARNING: [VRFC 10-8426] non-net output port 'uppCL2' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:282]
WARNING: [VRFC 10-8426] non-net output port 'uppCL3' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:283]
WARNING: [VRFC 10-8426] non-net output port 'win_status' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:320]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_top
WARNING: [VRFC 10-8426] non-net output port 'cal_RESET_n' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv:323]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_xsdb_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_chipscope_xsdb_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_dp_AB9.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cfg_mem_mod
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_bram_tdp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top/ddr4_0_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_0_ddr4_cal_riu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_ddr4_cal_riu
WARNING: [VRFC 10-8426] non-net output port 'io_addr_strobe_lvl_riuclk' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_0_ddr4_cal_riu.sv:115]
WARNING: [VRFC 10-8426] non-net output port 'io_write_strobe_riuclk' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_0_ddr4_cal_riu.sv:118]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top/ddr4_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/tb/microblaze_mcs_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_microblaze_mcs
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ddr4_0_microblaze_mcs' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/tb/microblaze_mcs_0.sv:36]
INFO: [VRFC 10-311] analyzing module microblaze_mcs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/sim/rdback_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rdback_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_pcie_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_pcie_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_dispatcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_capturer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_ctrl_top
INFO: [VRFC 10-311] analyzing module maint_ctrl
INFO: [VRFC 10-311] analyzing module periodic_rd_ctrl
INFO: [VRFC 10-311] analyzing module zq_calib_ctrl
INFO: [VRFC 10-311] analyzing module autoref_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iseq_dispatcher
WARNING: [VRFC 10-3380] identifier 'instr0_disp_en' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoref_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC
INFO: [VRFC 10-2458] undeclared symbol dispatcher_busy, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_top
INFO: [VRFC 10-2458] undeclared symbol ddr_dm, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:186]
INFO: [VRFC 10-2458] undeclared symbol processing_iseq, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:561]
INFO: [VRFC 10-2458] undeclared symbol rdback_fifo_empty, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:608]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/xilinx_mig/user_design/sim/wiredly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WireDelay
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 4683.781 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named BM_CNT_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:573]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tPRDI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:583]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tREFI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:584]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tZQI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:585]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ADDR_CMD_MODE [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:586]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ORDERING [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:587]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named STARVE_LIMIT [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:588]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:590]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC_TEST [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:591]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named DATA_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:593]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named PAYLOAD_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:594]
WARNING: [VRFC 10-5021] port 'sys_reset_n' is not connected on this instance [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:553]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=14.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=2499)
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=2499)
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=2499)
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg(WIDTH=32)
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=2499,ROW_WIDTH=17,BAN...
Compiling module xil_defaultlib.softMC_top(tCK=2499,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 4683.781 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (1071.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (1071.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (1071.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @950042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @950042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @950042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @950042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @954328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @954328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @954328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @954328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @958613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @958613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @958613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @958613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @962899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @962899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @962899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @962899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @967185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @967185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @967185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @967185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @971470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @971470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @971470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @971470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @984328 Required:
	tMOD + PL + CAL - 36 clocks.
	tMOD - 36 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @984328 Required:
	tMOD + PL + CAL - 36 clocks.
	tMOD - 36 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @984328 Required:
	tMOD + PL + CAL - 36 clocks.
	tMOD - 36 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @984328 Required:
	tMOD + PL + CAL - 36 clocks.
	tMOD - 36 clocks.
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4685.316 ; gain = 1.535
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:46 . Memory (MB): peak = 4685.316 ; gain = 1.535
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_softMC_top/uut/u_ddr4_0}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_softMC_top/uut/i_softmc}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_softMC_top/uut/i_softmc}} 
run all
Calibration Done
Stopped at time : 7367877 ps : File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" Line 1263
run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 4686.711 ; gain = 0.098
run all
run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 4686.711 ; gain = 0.000
run all
run: Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 4686.953 ; gain = 0.242
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_0_phy_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_phy_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_bitslice_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_fifo_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_pll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_control_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_byte_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/ip_top/ddr4_0_phy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_phy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/clocking/ddr4_v2_2_infrastructure.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_infrastructure
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_xsdb_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_wr_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_wr_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_wr_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_wr_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_rd_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_rd_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_mc_odt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_mc_odt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_debug_microblaze
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_cplx_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_cplx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_config_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_config_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_addr_decode
WARNING: [VRFC 10-8426] non-net output port 'io_ready_lvl' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:165]
WARNING: [VRFC 10-8426] non-net output port 'ub_ready' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:166]
WARNING: [VRFC 10-8426] non-net output port 'cal_DMOut_n' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:235]
WARNING: [VRFC 10-8426] non-net output port 'casSlot' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:267]
WARNING: [VRFC 10-8426] non-net output port 'rdCAS' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:269]
WARNING: [VRFC 10-8426] non-net output port 'wrCAS' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:272]
WARNING: [VRFC 10-8426] non-net output port 'lowCL0' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:276]
WARNING: [VRFC 10-8426] non-net output port 'lowCL1' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:277]
WARNING: [VRFC 10-8426] non-net output port 'lowCL2' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:278]
WARNING: [VRFC 10-8426] non-net output port 'lowCL3' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:279]
WARNING: [VRFC 10-8426] non-net output port 'uppCL0' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:280]
WARNING: [VRFC 10-8426] non-net output port 'uppCL1' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:281]
WARNING: [VRFC 10-8426] non-net output port 'uppCL2' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:282]
WARNING: [VRFC 10-8426] non-net output port 'uppCL3' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:283]
WARNING: [VRFC 10-8426] non-net output port 'win_status' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:320]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_top
WARNING: [VRFC 10-8426] non-net output port 'cal_RESET_n' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv:323]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_xsdb_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_chipscope_xsdb_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_dp_AB9.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cfg_mem_mod
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_bram_tdp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top/ddr4_0_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_0_ddr4_cal_riu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_ddr4_cal_riu
WARNING: [VRFC 10-8426] non-net output port 'io_addr_strobe_lvl_riuclk' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_0_ddr4_cal_riu.sv:115]
WARNING: [VRFC 10-8426] non-net output port 'io_write_strobe_riuclk' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_0_ddr4_cal_riu.sv:118]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top/ddr4_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/tb/microblaze_mcs_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_microblaze_mcs
INFO: [VRFC 10-311] analyzing module microblaze_mcs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/sim/rdback_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rdback_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_pcie_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_pcie_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_dispatcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_capturer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_ctrl_top
INFO: [VRFC 10-311] analyzing module maint_ctrl
INFO: [VRFC 10-311] analyzing module periodic_rd_ctrl
INFO: [VRFC 10-311] analyzing module zq_calib_ctrl
INFO: [VRFC 10-311] analyzing module autoref_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iseq_dispatcher
WARNING: [VRFC 10-3380] identifier 'instr0_disp_en' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoref_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC
INFO: [VRFC 10-2458] undeclared symbol dispatcher_busy, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_top
INFO: [VRFC 10-2458] undeclared symbol ddr_dm, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:186]
INFO: [VRFC 10-2458] undeclared symbol processing_iseq, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:561]
INFO: [VRFC 10-2458] undeclared symbol rdback_fifo_empty, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:608]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/xilinx_mig/user_design/sim/wiredly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WireDelay
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:325]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:325]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:325]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:341]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:952]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:1010]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of package 'arch_package' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
WARNING: [VRFC 10-3669] re-analyze module 'tb_softMC_top' since module 'arch_package' is overwritten or removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 4686.953 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named BM_CNT_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:573]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tPRDI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:583]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tREFI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:584]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tZQI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:585]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ADDR_CMD_MODE [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:586]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ORDERING [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:587]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named STARVE_LIMIT [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:588]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:590]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC_TEST [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:591]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named DATA_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:593]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named PAYLOAD_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:594]
WARNING: [VRFC 10-5021] port 'clk_ref_p' is not connected on this instance [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:553]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=14.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=2499)
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=2499)
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=2499)
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg(WIDTH=32)
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=2499,ROW_WIDTH=17,BAN...
Compiling module xil_defaultlib.softMC_top(tCK=2499,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 4686.953 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (1071.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (1071.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (1071.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @950042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @950042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @950042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @950042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @954328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @954328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @954328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @954328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @958613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @958613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @958613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @958613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @962899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @962899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @962899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @962899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @967185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @967185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @967185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @967185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @971470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @971470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @971470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @971470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @984328 Required:
	tMOD + PL + CAL - 36 clocks.
	tMOD - 36 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @984328 Required:
	tMOD + PL + CAL - 36 clocks.
	tMOD - 36 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @984328 Required:
	tMOD + PL + CAL - 36 clocks.
	tMOD - 36 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @984328 Required:
	tMOD + PL + CAL - 36 clocks.
	tMOD - 36 clocks.
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4686.953 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 4686.953 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_softMC_top/uut}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_softMC_top/uut/u_ddr4_0}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_softMC_top/uut/i_softmc}} 
run all
Calibration Done
Stopped at time : 7367877 ps : File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" Line 1263
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 4697.379 ; gain = 0.191
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie3_ip.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_2/xdma_v4_1_8_blk_mem_64_noreg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_1/xdma_v4_1_8_blk_mem_64_reg_be.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/ip_0/ip_0/xdma_0_pcie3_ip_gt.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xilinx_vip -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_0_phy_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_phy_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_bitslice_behav
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_fifo_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_iob
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_pll
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_tristate_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_riuor_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_control_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_byte_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_phy_v2_2_0_xiphy_bitslice_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_1/rtl/ip_top/ddr4_0_phy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_phy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/clocking/ddr4_v2_2_infrastructure.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_infrastructure
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_xsdb_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_write.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_wr_byte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_wr_byte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_wr_bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_wr_bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_sync
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_rd_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_rd_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_mc_odt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_mc_odt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_debug_microblaze
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_cplx_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_cplx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_config_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_config_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_addr_decode
WARNING: [VRFC 10-8426] non-net output port 'io_ready_lvl' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:165]
WARNING: [VRFC 10-8426] non-net output port 'ub_ready' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:166]
WARNING: [VRFC 10-8426] non-net output port 'cal_DMOut_n' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:235]
WARNING: [VRFC 10-8426] non-net output port 'casSlot' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:267]
WARNING: [VRFC 10-8426] non-net output port 'rdCAS' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:269]
WARNING: [VRFC 10-8426] non-net output port 'wrCAS' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:272]
WARNING: [VRFC 10-8426] non-net output port 'lowCL0' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:276]
WARNING: [VRFC 10-8426] non-net output port 'lowCL1' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:277]
WARNING: [VRFC 10-8426] non-net output port 'lowCL2' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:278]
WARNING: [VRFC 10-8426] non-net output port 'lowCL3' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:279]
WARNING: [VRFC 10-8426] non-net output port 'uppCL0' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:280]
WARNING: [VRFC 10-8426] non-net output port 'uppCL1' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:281]
WARNING: [VRFC 10-8426] non-net output port 'uppCL2' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:282]
WARNING: [VRFC 10-8426] non-net output port 'uppCL3' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:283]
WARNING: [VRFC 10-8426] non-net output port 'win_status' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:320]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_top
WARNING: [VRFC 10-8426] non-net output port 'cal_RESET_n' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv:323]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal_xsdb_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_chipscope_xsdb_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_dp_AB9.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_cfg_mem_mod
INFO: [VRFC 10-311] analyzing module ddr4_v2_2_10_bram_tdp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top/ddr4_0_ddr4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_ddr4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_0_ddr4_cal_riu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_ddr4_cal_riu
WARNING: [VRFC 10-8426] non-net output port 'io_addr_strobe_lvl_riuclk' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_0_ddr4_cal_riu.sv:115]
WARNING: [VRFC 10-8426] non-net output port 'io_write_strobe_riuclk' cannot be initialized at declaration in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_0_ddr4_cal_riu.sv:118]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/ip_top/ddr4_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/tb/microblaze_mcs_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr4_0_microblaze_mcs
INFO: [VRFC 10-311] analyzing module microblaze_mcs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/sim/rdback_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rdback_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_pcie_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_pcie_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_dispatcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_capturer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_ctrl_top
INFO: [VRFC 10-311] analyzing module maint_ctrl
INFO: [VRFC 10-311] analyzing module periodic_rd_ctrl
INFO: [VRFC 10-311] analyzing module zq_calib_ctrl
INFO: [VRFC 10-311] analyzing module autoref_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iseq_dispatcher
WARNING: [VRFC 10-3380] identifier 'instr0_disp_en' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoref_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC
INFO: [VRFC 10-2458] undeclared symbol dispatcher_busy, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_top
INFO: [VRFC 10-2458] undeclared symbol ddr_dm, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:186]
INFO: [VRFC 10-2458] undeclared symbol processing_iseq, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:561]
INFO: [VRFC 10-2458] undeclared symbol rdback_fifo_empty, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:608]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/xilinx_mig/user_design/sim/wiredly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WireDelay
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:325]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:325]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:325]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:341]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:952]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:1010]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 4698.195 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L gtwizard_ultrascale_v1_7_9 -L xdma_v4_1_8 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named BM_CNT_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:573]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tPRDI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:583]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tREFI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:584]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tZQI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:585]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ADDR_CMD_MODE [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:586]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ORDERING [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:587]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named STARVE_LIMIT [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:588]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:590]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC_TEST [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:591]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named DATA_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:593]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named PAYLOAD_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:594]
WARNING: [VRFC 10-5021] port 'sys_reset_n' is not connected on this instance [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:553]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=14.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=2499)
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=2499)
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=2499)
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg(WIDTH=32)
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=2499,ROW_WIDTH=17,BAN...
Compiling module xil_defaultlib.softMC_top(tCK=2499,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 4698.195 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (1071.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (1071.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (1071.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @950042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @950042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @950042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @950042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @954328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @954328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @954328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @954328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @958613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @958613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @958613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @958613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @962899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @962899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @962899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @962899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @967185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @967185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @967185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @967185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @971470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @971470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @971470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @971470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @975756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @984328 Required:
	tMOD + PL + CAL - 36 clocks.
	tMOD - 36 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @984328 Required:
	tMOD + PL + CAL - 36 clocks.
	tMOD - 36 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @984328 Required:
	tMOD + PL + CAL - 36 clocks.
	tMOD - 36 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @984328 Required:
	tMOD + PL + CAL - 36 clocks.
	tMOD - 36 clocks.
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4709.441 ; gain = 11.246
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:22 ; elapsed = 00:00:46 . Memory (MB): peak = 4709.441 ; gain = 11.246
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_softMC_top/uut/u_ddr4_0}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_softMC_top/uut/i_softmc}} 
run all
Calibration Done
Stopped at time : 7367877 ps : File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" Line 1263
run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 4868.898 ; gain = 0.000
run all
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7375399 Required:
	ODTH4 - 3 clocks. @7375399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7375399 Required:
	ODTH4 - 3 clocks. @7375399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7375399 Required:
	ODTH4 - 3 clocks. @7375399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7375399 Required:
	ODTH4 - 3 clocks. @7375399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7376470 Required:
	ODTH4 - 3 clocks. @7376470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7376470 Required:
	ODTH4 - 3 clocks. @7376470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7376470 Required:
	ODTH4 - 3 clocks. @7376470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7376470 Required:
	ODTH4 - 3 clocks. @7376470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7377542 Required:
	ODTH4 - 3 clocks. @7377542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7377542 Required:
	ODTH4 - 3 clocks. @7377542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7377542 Required:
	ODTH4 - 3 clocks. @7377542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7377542 Required:
	ODTH4 - 3 clocks. @7377542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7378613 Required:
	ODTH4 - 3 clocks. @7378613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7378613 Required:
	ODTH4 - 3 clocks. @7378613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7378613 Required:
	ODTH4 - 3 clocks. @7378613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7378613 Required:
	ODTH4 - 3 clocks. @7378613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7379685 Required:
	ODTH4 - 3 clocks. @7379685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7379685 Required:
	ODTH4 - 3 clocks. @7379685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7379685 Required:
	ODTH4 - 3 clocks. @7379685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7379685 Required:
	ODTH4 - 3 clocks. @7379685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7380756 Required:
	ODTH4 - 3 clocks. @7380756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7380756 Required:
	ODTH4 - 3 clocks. @7380756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7380756 Required:
	ODTH4 - 3 clocks. @7380756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7380756 Required:
	ODTH4 - 3 clocks. @7380756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7381828 Required:
	ODTH4 - 3 clocks. @7381828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7381828 Required:
	ODTH4 - 3 clocks. @7381828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7381828 Required:
	ODTH4 - 3 clocks. @7381828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7381828 Required:
	ODTH4 - 3 clocks. @7381828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7382899 Required:
	ODTH4 - 3 clocks. @7382899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7382899 Required:
	ODTH4 - 3 clocks. @7382899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7382899 Required:
	ODTH4 - 3 clocks. @7382899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7382899 Required:
	ODTH4 - 3 clocks. @7382899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7383970 Required:
	ODTH4 - 3 clocks. @7383970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7383970 Required:
	ODTH4 - 3 clocks. @7383970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7383970 Required:
	ODTH4 - 3 clocks. @7383970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7383970 Required:
	ODTH4 - 3 clocks. @7383970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7385042 Required:
	ODTH4 - 3 clocks. @7385042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7385042 Required:
	ODTH4 - 3 clocks. @7385042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7385042 Required:
	ODTH4 - 3 clocks. @7385042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7385042 Required:
	ODTH4 - 3 clocks. @7385042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7386113 Required:
	ODTH4 - 3 clocks. @7386113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7386113 Required:
	ODTH4 - 3 clocks. @7386113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7386113 Required:
	ODTH4 - 3 clocks. @7386113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7386113 Required:
	ODTH4 - 3 clocks. @7386113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7387185 Required:
	ODTH4 - 3 clocks. @7387185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7387185 Required:
	ODTH4 - 3 clocks. @7387185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7387185 Required:
	ODTH4 - 3 clocks. @7387185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7387185 Required:
	ODTH4 - 3 clocks. @7387185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7388256 Required:
	ODTH4 - 3 clocks. @7388256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7388256 Required:
	ODTH4 - 3 clocks. @7388256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7388256 Required:
	ODTH4 - 3 clocks. @7388256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7388256 Required:
	ODTH4 - 3 clocks. @7388256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7389328 Required:
	ODTH4 - 3 clocks. @7389328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7389328 Required:
	ODTH4 - 3 clocks. @7389328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7389328 Required:
	ODTH4 - 3 clocks. @7389328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7389328 Required:
	ODTH4 - 3 clocks. @7389328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7390399 Required:
	ODTH4 - 3 clocks. @7390399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7390399 Required:
	ODTH4 - 3 clocks. @7390399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7390399 Required:
	ODTH4 - 3 clocks. @7390399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7390399 Required:
	ODTH4 - 3 clocks. @7390399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7391470 Required:
	ODTH4 - 3 clocks. @7391470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7391470 Required:
	ODTH4 - 3 clocks. @7391470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7391470 Required:
	ODTH4 - 3 clocks. @7391470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7391470 Required:
	ODTH4 - 3 clocks. @7391470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7392542 Required:
	ODTH4 - 3 clocks. @7392542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7392542 Required:
	ODTH4 - 3 clocks. @7392542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7392542 Required:
	ODTH4 - 3 clocks. @7392542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7392542 Required:
	ODTH4 - 3 clocks. @7392542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7393613 Required:
	ODTH4 - 3 clocks. @7393613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7393613 Required:
	ODTH4 - 3 clocks. @7393613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7393613 Required:
	ODTH4 - 3 clocks. @7393613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7393613 Required:
	ODTH4 - 3 clocks. @7393613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7394685 Required:
	ODTH4 - 3 clocks. @7394685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7394685 Required:
	ODTH4 - 3 clocks. @7394685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7394685 Required:
	ODTH4 - 3 clocks. @7394685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7394685 Required:
	ODTH4 - 3 clocks. @7394685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7395756 Required:
	ODTH4 - 3 clocks. @7395756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7395756 Required:
	ODTH4 - 3 clocks. @7395756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7395756 Required:
	ODTH4 - 3 clocks. @7395756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7395756 Required:
	ODTH4 - 3 clocks. @7395756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7396828 Required:
	ODTH4 - 3 clocks. @7396828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7396828 Required:
	ODTH4 - 3 clocks. @7396828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7396828 Required:
	ODTH4 - 3 clocks. @7396828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7396828 Required:
	ODTH4 - 3 clocks. @7396828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7397899 Required:
	ODTH4 - 3 clocks. @7397899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7397899 Required:
	ODTH4 - 3 clocks. @7397899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7397899 Required:
	ODTH4 - 3 clocks. @7397899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7397899 Required:
	ODTH4 - 3 clocks. @7397899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7398970 Required:
	ODTH4 - 3 clocks. @7398970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7398970 Required:
	ODTH4 - 3 clocks. @7398970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7398970 Required:
	ODTH4 - 3 clocks. @7398970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7398970 Required:
	ODTH4 - 3 clocks. @7398970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7400042 Required:
	ODTH4 - 3 clocks. @7400042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7400042 Required:
	ODTH4 - 3 clocks. @7400042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7400042 Required:
	ODTH4 - 3 clocks. @7400042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7400042 Required:
	ODTH4 - 3 clocks. @7400042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7401113 Required:
	ODTH4 - 3 clocks. @7401113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7401113 Required:
	ODTH4 - 3 clocks. @7401113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7401113 Required:
	ODTH4 - 3 clocks. @7401113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7401113 Required:
	ODTH4 - 3 clocks. @7401113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7402185 Required:
	ODTH4 - 3 clocks. @7402185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7402185 Required:
	ODTH4 - 3 clocks. @7402185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7402185 Required:
	ODTH4 - 3 clocks. @7402185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7402185 Required:
	ODTH4 - 3 clocks. @7402185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7403256 Required:
	ODTH4 - 3 clocks. @7403256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7403256 Required:
	ODTH4 - 3 clocks. @7403256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7403256 Required:
	ODTH4 - 3 clocks. @7403256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7403256 Required:
	ODTH4 - 3 clocks. @7403256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7404328 Required:
	ODTH4 - 3 clocks. @7404328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7404328 Required:
	ODTH4 - 3 clocks. @7404328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7404328 Required:
	ODTH4 - 3 clocks. @7404328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7404328 Required:
	ODTH4 - 3 clocks. @7404328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7405399 Required:
	ODTH4 - 3 clocks. @7405399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7405399 Required:
	ODTH4 - 3 clocks. @7405399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7405399 Required:
	ODTH4 - 3 clocks. @7405399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7405399 Required:
	ODTH4 - 3 clocks. @7405399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7406470 Required:
	ODTH4 - 3 clocks. @7406470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7406470 Required:
	ODTH4 - 3 clocks. @7406470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7406470 Required:
	ODTH4 - 3 clocks. @7406470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7406470 Required:
	ODTH4 - 3 clocks. @7406470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7407542 Required:
	ODTH4 - 3 clocks. @7407542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7407542 Required:
	ODTH4 - 3 clocks. @7407542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7407542 Required:
	ODTH4 - 3 clocks. @7407542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7407542 Required:
	ODTH4 - 3 clocks. @7407542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7408613 Required:
	ODTH4 - 3 clocks. @7408613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7408613 Required:
	ODTH4 - 3 clocks. @7408613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7408613 Required:
	ODTH4 - 3 clocks. @7408613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7408613 Required:
	ODTH4 - 3 clocks. @7408613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7409685 Required:
	ODTH4 - 3 clocks. @7409685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7409685 Required:
	ODTH4 - 3 clocks. @7409685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7409685 Required:
	ODTH4 - 3 clocks. @7409685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7409685 Required:
	ODTH4 - 3 clocks. @7409685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7410756 Required:
	ODTH4 - 3 clocks. @7410756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7410756 Required:
	ODTH4 - 3 clocks. @7410756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7410756 Required:
	ODTH4 - 3 clocks. @7410756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7410756 Required:
	ODTH4 - 3 clocks. @7410756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7411828 Required:
	ODTH4 - 3 clocks. @7411828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7411828 Required:
	ODTH4 - 3 clocks. @7411828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7411828 Required:
	ODTH4 - 3 clocks. @7411828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7411828 Required:
	ODTH4 - 3 clocks. @7411828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7412899 Required:
	ODTH4 - 3 clocks. @7412899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7412899 Required:
	ODTH4 - 3 clocks. @7412899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7412899 Required:
	ODTH4 - 3 clocks. @7412899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7412899 Required:
	ODTH4 - 3 clocks. @7412899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7413970 Required:
	ODTH4 - 3 clocks. @7413970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7413970 Required:
	ODTH4 - 3 clocks. @7413970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7413970 Required:
	ODTH4 - 3 clocks. @7413970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7413970 Required:
	ODTH4 - 3 clocks. @7413970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7415042 Required:
	ODTH4 - 3 clocks. @7415042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7415042 Required:
	ODTH4 - 3 clocks. @7415042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7415042 Required:
	ODTH4 - 3 clocks. @7415042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7415042 Required:
	ODTH4 - 3 clocks. @7415042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @7415846
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @7415846
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @7415846
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @7415846
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7416113 Required:
	ODTH4 - 3 clocks. @7416113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7416113 Required:
	ODTH4 - 3 clocks. @7416113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7416113 Required:
	ODTH4 - 3 clocks. @7416113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7416113 Required:
	ODTH4 - 3 clocks. @7416113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7416918
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7416918
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7416918
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7416918
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7417185 Required:
	ODTH4 - 3 clocks. @7417185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7417185 Required:
	ODTH4 - 3 clocks. @7417185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7417185 Required:
	ODTH4 - 3 clocks. @7417185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7417185 Required:
	ODTH4 - 3 clocks. @7417185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7417989
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7417989
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7417989
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7417989
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7418256 Required:
	ODTH4 - 3 clocks. @7418256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7418256 Required:
	ODTH4 - 3 clocks. @7418256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7418256 Required:
	ODTH4 - 3 clocks. @7418256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7418256 Required:
	ODTH4 - 3 clocks. @7418256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7419061
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7419061
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7419061
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7419061
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7419328 Required:
	ODTH4 - 3 clocks. @7419328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7419328 Required:
	ODTH4 - 3 clocks. @7419328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7419328 Required:
	ODTH4 - 3 clocks. @7419328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7419328 Required:
	ODTH4 - 3 clocks. @7419328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7420132
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7420132
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7420132
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7420132
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7420399 Required:
	ODTH4 - 3 clocks. @7420399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7420399 Required:
	ODTH4 - 3 clocks. @7420399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7420399 Required:
	ODTH4 - 3 clocks. @7420399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7420399 Required:
	ODTH4 - 3 clocks. @7420399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7421470 Required:
	ODTH4 - 3 clocks. @7421470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7421470 Required:
	ODTH4 - 3 clocks. @7421470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7421470 Required:
	ODTH4 - 3 clocks. @7421470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7421470 Required:
	ODTH4 - 3 clocks. @7421470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7422542 Required:
	ODTH4 - 3 clocks. @7422542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7422542 Required:
	ODTH4 - 3 clocks. @7422542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7422542 Required:
	ODTH4 - 3 clocks. @7422542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7422542 Required:
	ODTH4 - 3 clocks. @7422542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7423613 Required:
	ODTH4 - 3 clocks. @7423613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7423613 Required:
	ODTH4 - 3 clocks. @7423613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7423613 Required:
	ODTH4 - 3 clocks. @7423613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7423613 Required:
	ODTH4 - 3 clocks. @7423613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7424685 Required:
	ODTH4 - 3 clocks. @7424685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7424685 Required:
	ODTH4 - 3 clocks. @7424685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7424685 Required:
	ODTH4 - 3 clocks. @7424685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7424685 Required:
	ODTH4 - 3 clocks. @7424685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7425756 Required:
	ODTH4 - 3 clocks. @7425756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7425756 Required:
	ODTH4 - 3 clocks. @7425756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7425756 Required:
	ODTH4 - 3 clocks. @7425756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7425756 Required:
	ODTH4 - 3 clocks. @7425756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7426828 Required:
	ODTH4 - 3 clocks. @7426828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7426828 Required:
	ODTH4 - 3 clocks. @7426828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7426828 Required:
	ODTH4 - 3 clocks. @7426828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7426828 Required:
	ODTH4 - 3 clocks. @7426828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7427899 Required:
	ODTH4 - 3 clocks. @7427899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7427899 Required:
	ODTH4 - 3 clocks. @7427899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7427899 Required:
	ODTH4 - 3 clocks. @7427899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7427899 Required:
	ODTH4 - 3 clocks. @7427899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7428970 Required:
	ODTH4 - 3 clocks. @7428970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7428970 Required:
	ODTH4 - 3 clocks. @7428970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7428970 Required:
	ODTH4 - 3 clocks. @7428970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7428970 Required:
	ODTH4 - 3 clocks. @7428970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7430042 Required:
	ODTH4 - 3 clocks. @7430042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7430042 Required:
	ODTH4 - 3 clocks. @7430042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7430042 Required:
	ODTH4 - 3 clocks. @7430042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7430042 Required:
	ODTH4 - 3 clocks. @7430042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7431113 Required:
	ODTH4 - 3 clocks. @7431113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7431113 Required:
	ODTH4 - 3 clocks. @7431113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7431113 Required:
	ODTH4 - 3 clocks. @7431113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7431113 Required:
	ODTH4 - 3 clocks. @7431113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7432185 Required:
	ODTH4 - 3 clocks. @7432185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7432185 Required:
	ODTH4 - 3 clocks. @7432185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7432185 Required:
	ODTH4 - 3 clocks. @7432185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7432185 Required:
	ODTH4 - 3 clocks. @7432185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7433256 Required:
	ODTH4 - 3 clocks. @7433256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7433256 Required:
	ODTH4 - 3 clocks. @7433256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7433256 Required:
	ODTH4 - 3 clocks. @7433256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7433256 Required:
	ODTH4 - 3 clocks. @7433256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7434328 Required:
	ODTH4 - 3 clocks. @7434328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7434328 Required:
	ODTH4 - 3 clocks. @7434328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7434328 Required:
	ODTH4 - 3 clocks. @7434328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7434328 Required:
	ODTH4 - 3 clocks. @7434328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7435132 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7435132 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7435132 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7435132 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7435399 Required:
	ODTH4 - 3 clocks. @7435399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7435399 Required:
	ODTH4 - 3 clocks. @7435399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7435399 Required:
	ODTH4 - 3 clocks. @7435399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7435399 Required:
	ODTH4 - 3 clocks. @7435399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7436203 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7436203 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7436203 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7436203 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7436470 Required:
	ODTH4 - 3 clocks. @7436470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7436470 Required:
	ODTH4 - 3 clocks. @7436470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7436470 Required:
	ODTH4 - 3 clocks. @7436470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7436470 Required:
	ODTH4 - 3 clocks. @7436470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7437275 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7437275 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7437275 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7437275 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7437542 Required:
	ODTH4 - 3 clocks. @7437542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7437542 Required:
	ODTH4 - 3 clocks. @7437542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7437542 Required:
	ODTH4 - 3 clocks. @7437542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7437542 Required:
	ODTH4 - 3 clocks. @7437542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7438346 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7438346 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7438346 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:e (BL:8 WL:12 RL:14) @7438346 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7438613 Required:
	ODTH4 - 3 clocks. @7438613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7438613 Required:
	ODTH4 - 3 clocks. @7438613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7438613 Required:
	ODTH4 - 3 clocks. @7438613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7438613 Required:
	ODTH4 - 3 clocks. @7438613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7439685 Required:
	ODTH4 - 3 clocks. @7439685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7439685 Required:
	ODTH4 - 3 clocks. @7439685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7439685 Required:
	ODTH4 - 3 clocks. @7439685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7439685 Required:
	ODTH4 - 3 clocks. @7439685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7440756 Required:
	ODTH4 - 3 clocks. @7440756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7440756 Required:
	ODTH4 - 3 clocks. @7440756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7440756 Required:
	ODTH4 - 3 clocks. @7440756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7440756 Required:
	ODTH4 - 3 clocks. @7440756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7441828 Required:
	ODTH4 - 3 clocks. @7441828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7441828 Required:
	ODTH4 - 3 clocks. @7441828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7441828 Required:
	ODTH4 - 3 clocks. @7441828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7441828 Required:
	ODTH4 - 3 clocks. @7441828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7442899 Required:
	ODTH4 - 3 clocks. @7442899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7442899 Required:
	ODTH4 - 3 clocks. @7442899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7442899 Required:
	ODTH4 - 3 clocks. @7442899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7442899 Required:
	ODTH4 - 3 clocks. @7442899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7443970 Required:
	ODTH4 - 3 clocks. @7443970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7443970 Required:
	ODTH4 - 3 clocks. @7443970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7443970 Required:
	ODTH4 - 3 clocks. @7443970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7443970 Required:
	ODTH4 - 3 clocks. @7443970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7445042 Required:
	ODTH4 - 3 clocks. @7445042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7445042 Required:
	ODTH4 - 3 clocks. @7445042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7445042 Required:
	ODTH4 - 3 clocks. @7445042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7445042 Required:
	ODTH4 - 3 clocks. @7445042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7446113 Required:
	ODTH4 - 3 clocks. @7446113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7446113 Required:
	ODTH4 - 3 clocks. @7446113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7446113 Required:
	ODTH4 - 3 clocks. @7446113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7446113 Required:
	ODTH4 - 3 clocks. @7446113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7447185 Required:
	ODTH4 - 3 clocks. @7447185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7447185 Required:
	ODTH4 - 3 clocks. @7447185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7447185 Required:
	ODTH4 - 3 clocks. @7447185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7447185 Required:
	ODTH4 - 3 clocks. @7447185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7448256 Required:
	ODTH4 - 3 clocks. @7448256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7448256 Required:
	ODTH4 - 3 clocks. @7448256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7448256 Required:
	ODTH4 - 3 clocks. @7448256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7448256 Required:
	ODTH4 - 3 clocks. @7448256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7449328 Required:
	ODTH4 - 3 clocks. @7449328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7449328 Required:
	ODTH4 - 3 clocks. @7449328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7449328 Required:
	ODTH4 - 3 clocks. @7449328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7449328 Required:
	ODTH4 - 3 clocks. @7449328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7450399 Required:
	ODTH4 - 3 clocks. @7450399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7450399 Required:
	ODTH4 - 3 clocks. @7450399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7450399 Required:
	ODTH4 - 3 clocks. @7450399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7450399 Required:
	ODTH4 - 3 clocks. @7450399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7451470 Required:
	ODTH4 - 3 clocks. @7451470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7451470 Required:
	ODTH4 - 3 clocks. @7451470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7451470 Required:
	ODTH4 - 3 clocks. @7451470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7451470 Required:
	ODTH4 - 3 clocks. @7451470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7452542 Required:
	ODTH4 - 3 clocks. @7452542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7452542 Required:
	ODTH4 - 3 clocks. @7452542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7452542 Required:
	ODTH4 - 3 clocks. @7452542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7452542 Required:
	ODTH4 - 3 clocks. @7452542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7453613 Required:
	ODTH4 - 3 clocks. @7453613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7453613 Required:
	ODTH4 - 3 clocks. @7453613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7453613 Required:
	ODTH4 - 3 clocks. @7453613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7453613 Required:
	ODTH4 - 3 clocks. @7453613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7454685 Required:
	ODTH4 - 3 clocks. @7454685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7454685 Required:
	ODTH4 - 3 clocks. @7454685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7454685 Required:
	ODTH4 - 3 clocks. @7454685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7454685 Required:
	ODTH4 - 3 clocks. @7454685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7455756 Required:
	ODTH4 - 3 clocks. @7455756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7455756 Required:
	ODTH4 - 3 clocks. @7455756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7455756 Required:
	ODTH4 - 3 clocks. @7455756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7455756 Required:
	ODTH4 - 3 clocks. @7455756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7456561 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7456561 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7456561 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7456561 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7456828 Required:
	ODTH4 - 3 clocks. @7456828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7456828 Required:
	ODTH4 - 3 clocks. @7456828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7456828 Required:
	ODTH4 - 3 clocks. @7456828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7456828 Required:
	ODTH4 - 3 clocks. @7456828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7457632 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7457632 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7457632 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7457632 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7457899 Required:
	ODTH4 - 3 clocks. @7457899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7457899 Required:
	ODTH4 - 3 clocks. @7457899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7457899 Required:
	ODTH4 - 3 clocks. @7457899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7457899 Required:
	ODTH4 - 3 clocks. @7457899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7458703 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7458703 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7458703 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7458703 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7458970 Required:
	ODTH4 - 3 clocks. @7458970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7458970 Required:
	ODTH4 - 3 clocks. @7458970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7458970 Required:
	ODTH4 - 3 clocks. @7458970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7458970 Required:
	ODTH4 - 3 clocks. @7458970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7460042 Required:
	ODTH4 - 3 clocks. @7460042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7460042 Required:
	ODTH4 - 3 clocks. @7460042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7460042 Required:
	ODTH4 - 3 clocks. @7460042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7460042 Required:
	ODTH4 - 3 clocks. @7460042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7461113 Required:
	ODTH4 - 3 clocks. @7461113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7461113 Required:
	ODTH4 - 3 clocks. @7461113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7461113 Required:
	ODTH4 - 3 clocks. @7461113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7461113 Required:
	ODTH4 - 3 clocks. @7461113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7462185 Required:
	ODTH4 - 3 clocks. @7462185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7462185 Required:
	ODTH4 - 3 clocks. @7462185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7462185 Required:
	ODTH4 - 3 clocks. @7462185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7462185 Required:
	ODTH4 - 3 clocks. @7462185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7463256 Required:
	ODTH4 - 3 clocks. @7463256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7463256 Required:
	ODTH4 - 3 clocks. @7463256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7463256 Required:
	ODTH4 - 3 clocks. @7463256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7463256 Required:
	ODTH4 - 3 clocks. @7463256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7464328 Required:
	ODTH4 - 3 clocks. @7464328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7464328 Required:
	ODTH4 - 3 clocks. @7464328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7464328 Required:
	ODTH4 - 3 clocks. @7464328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7464328 Required:
	ODTH4 - 3 clocks. @7464328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7465399 Required:
	ODTH4 - 3 clocks. @7465399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7465399 Required:
	ODTH4 - 3 clocks. @7465399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7465399 Required:
	ODTH4 - 3 clocks. @7465399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7465399 Required:
	ODTH4 - 3 clocks. @7465399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7466470 Required:
	ODTH4 - 3 clocks. @7466470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7466470 Required:
	ODTH4 - 3 clocks. @7466470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7466470 Required:
	ODTH4 - 3 clocks. @7466470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7466470 Required:
	ODTH4 - 3 clocks. @7466470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7467542 Required:
	ODTH4 - 3 clocks. @7467542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7467542 Required:
	ODTH4 - 3 clocks. @7467542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7467542 Required:
	ODTH4 - 3 clocks. @7467542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7467542 Required:
	ODTH4 - 3 clocks. @7467542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7468613 Required:
	ODTH4 - 3 clocks. @7468613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7468613 Required:
	ODTH4 - 3 clocks. @7468613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7468613 Required:
	ODTH4 - 3 clocks. @7468613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7468613 Required:
	ODTH4 - 3 clocks. @7468613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7469685 Required:
	ODTH4 - 3 clocks. @7469685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7469685 Required:
	ODTH4 - 3 clocks. @7469685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7469685 Required:
	ODTH4 - 3 clocks. @7469685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7469685 Required:
	ODTH4 - 3 clocks. @7469685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7470756 Required:
	ODTH4 - 3 clocks. @7470756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7470756 Required:
	ODTH4 - 3 clocks. @7470756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7470756 Required:
	ODTH4 - 3 clocks. @7470756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7470756 Required:
	ODTH4 - 3 clocks. @7470756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7471828 Required:
	ODTH4 - 3 clocks. @7471828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7471828 Required:
	ODTH4 - 3 clocks. @7471828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7471828 Required:
	ODTH4 - 3 clocks. @7471828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7471828 Required:
	ODTH4 - 3 clocks. @7471828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7472899 Required:
	ODTH4 - 3 clocks. @7472899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7472899 Required:
	ODTH4 - 3 clocks. @7472899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7472899 Required:
	ODTH4 - 3 clocks. @7472899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7472899 Required:
	ODTH4 - 3 clocks. @7472899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7473970 Required:
	ODTH4 - 3 clocks. @7473970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7473970 Required:
	ODTH4 - 3 clocks. @7473970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7473970 Required:
	ODTH4 - 3 clocks. @7473970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7473970 Required:
	ODTH4 - 3 clocks. @7473970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7475042 Required:
	ODTH4 - 3 clocks. @7475042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7475042 Required:
	ODTH4 - 3 clocks. @7475042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7475042 Required:
	ODTH4 - 3 clocks. @7475042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7475042 Required:
	ODTH4 - 3 clocks. @7475042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7476113 Required:
	ODTH4 - 3 clocks. @7476113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7476113 Required:
	ODTH4 - 3 clocks. @7476113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7476113 Required:
	ODTH4 - 3 clocks. @7476113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7476113 Required:
	ODTH4 - 3 clocks. @7476113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7477185 Required:
	ODTH4 - 3 clocks. @7477185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7477185 Required:
	ODTH4 - 3 clocks. @7477185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7477185 Required:
	ODTH4 - 3 clocks. @7477185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7477185 Required:
	ODTH4 - 3 clocks. @7477185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7478256 Required:
	ODTH4 - 3 clocks. @7478256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7478256 Required:
	ODTH4 - 3 clocks. @7478256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7478256 Required:
	ODTH4 - 3 clocks. @7478256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7478256 Required:
	ODTH4 - 3 clocks. @7478256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7479328 Required:
	ODTH4 - 3 clocks. @7479328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7479328 Required:
	ODTH4 - 3 clocks. @7479328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7479328 Required:
	ODTH4 - 3 clocks. @7479328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7479328 Required:
	ODTH4 - 3 clocks. @7479328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7480399 Required:
	ODTH4 - 3 clocks. @7480399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7480399 Required:
	ODTH4 - 3 clocks. @7480399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7480399 Required:
	ODTH4 - 3 clocks. @7480399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7480399 Required:
	ODTH4 - 3 clocks. @7480399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7481470 Required:
	ODTH4 - 3 clocks. @7481470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7481470 Required:
	ODTH4 - 3 clocks. @7481470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7481470 Required:
	ODTH4 - 3 clocks. @7481470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7481470 Required:
	ODTH4 - 3 clocks. @7481470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7482542 Required:
	ODTH4 - 3 clocks. @7482542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7482542 Required:
	ODTH4 - 3 clocks. @7482542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7482542 Required:
	ODTH4 - 3 clocks. @7482542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7482542 Required:
	ODTH4 - 3 clocks. @7482542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7483613 Required:
	ODTH4 - 3 clocks. @7483613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7483613 Required:
	ODTH4 - 3 clocks. @7483613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7483613 Required:
	ODTH4 - 3 clocks. @7483613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7483613 Required:
	ODTH4 - 3 clocks. @7483613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7484685 Required:
	ODTH4 - 3 clocks. @7484685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7484685 Required:
	ODTH4 - 3 clocks. @7484685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7484685 Required:
	ODTH4 - 3 clocks. @7484685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7484685 Required:
	ODTH4 - 3 clocks. @7484685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7485756 Required:
	ODTH4 - 3 clocks. @7485756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7485756 Required:
	ODTH4 - 3 clocks. @7485756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7485756 Required:
	ODTH4 - 3 clocks. @7485756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7485756 Required:
	ODTH4 - 3 clocks. @7485756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7486828 Required:
	ODTH4 - 3 clocks. @7486828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7486828 Required:
	ODTH4 - 3 clocks. @7486828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7486828 Required:
	ODTH4 - 3 clocks. @7486828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7486828 Required:
	ODTH4 - 3 clocks. @7486828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7487899 Required:
	ODTH4 - 3 clocks. @7487899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7487899 Required:
	ODTH4 - 3 clocks. @7487899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7487899 Required:
	ODTH4 - 3 clocks. @7487899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7487899 Required:
	ODTH4 - 3 clocks. @7487899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7488970 Required:
	ODTH4 - 3 clocks. @7488970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7488970 Required:
	ODTH4 - 3 clocks. @7488970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7488970 Required:
	ODTH4 - 3 clocks. @7488970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7488970 Required:
	ODTH4 - 3 clocks. @7488970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7490042 Required:
	ODTH4 - 3 clocks. @7490042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7490042 Required:
	ODTH4 - 3 clocks. @7490042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7490042 Required:
	ODTH4 - 3 clocks. @7490042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7490042 Required:
	ODTH4 - 3 clocks. @7490042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7491113 Required:
	ODTH4 - 3 clocks. @7491113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7491113 Required:
	ODTH4 - 3 clocks. @7491113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7491113 Required:
	ODTH4 - 3 clocks. @7491113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7491113 Required:
	ODTH4 - 3 clocks. @7491113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7492185 Required:
	ODTH4 - 3 clocks. @7492185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7492185 Required:
	ODTH4 - 3 clocks. @7492185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7492185 Required:
	ODTH4 - 3 clocks. @7492185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7492185 Required:
	ODTH4 - 3 clocks. @7492185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7493256 Required:
	ODTH4 - 3 clocks. @7493256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7493256 Required:
	ODTH4 - 3 clocks. @7493256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7493256 Required:
	ODTH4 - 3 clocks. @7493256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7493256 Required:
	ODTH4 - 3 clocks. @7493256
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7494328 Required:
	ODTH4 - 3 clocks. @7494328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7494328 Required:
	ODTH4 - 3 clocks. @7494328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7494328 Required:
	ODTH4 - 3 clocks. @7494328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7494328 Required:
	ODTH4 - 3 clocks. @7494328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7495399 Required:
	ODTH4 - 3 clocks. @7495399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7495399 Required:
	ODTH4 - 3 clocks. @7495399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7495399 Required:
	ODTH4 - 3 clocks. @7495399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7495399 Required:
	ODTH4 - 3 clocks. @7495399
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7496470 Required:
	ODTH4 - 3 clocks. @7496470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7496470 Required:
	ODTH4 - 3 clocks. @7496470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7496470 Required:
	ODTH4 - 3 clocks. @7496470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7496470 Required:
	ODTH4 - 3 clocks. @7496470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7497542 Required:
	ODTH4 - 3 clocks. @7497542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7497542 Required:
	ODTH4 - 3 clocks. @7497542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7497542 Required:
	ODTH4 - 3 clocks. @7497542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7497542 Required:
	ODTH4 - 3 clocks. @7497542
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7498613 Required:
	ODTH4 - 3 clocks. @7498613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7498613 Required:
	ODTH4 - 3 clocks. @7498613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7498613 Required:
	ODTH4 - 3 clocks. @7498613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7498613 Required:
	ODTH4 - 3 clocks. @7498613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7499685 Required:
	ODTH4 - 3 clocks. @7499685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7499685 Required:
	ODTH4 - 3 clocks. @7499685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7499685 Required:
	ODTH4 - 3 clocks. @7499685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7499685 Required:
	ODTH4 - 3 clocks. @7499685
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7500756 Required:
	ODTH4 - 3 clocks. @7500756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7500756 Required:
	ODTH4 - 3 clocks. @7500756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7500756 Required:
	ODTH4 - 3 clocks. @7500756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7500756 Required:
	ODTH4 - 3 clocks. @7500756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7501828 Required:
	ODTH4 - 3 clocks. @7501828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7501828 Required:
	ODTH4 - 3 clocks. @7501828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7501828 Required:
	ODTH4 - 3 clocks. @7501828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7501828 Required:
	ODTH4 - 3 clocks. @7501828
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7502899 Required:
	ODTH4 - 3 clocks. @7502899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7502899 Required:
	ODTH4 - 3 clocks. @7502899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7502899 Required:
	ODTH4 - 3 clocks. @7502899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7502899 Required:
	ODTH4 - 3 clocks. @7502899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7503970 Required:
	ODTH4 - 3 clocks. @7503970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7503970 Required:
	ODTH4 - 3 clocks. @7503970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7503970 Required:
	ODTH4 - 3 clocks. @7503970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7503970 Required:
	ODTH4 - 3 clocks. @7503970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7505042 Required:
	ODTH4 - 3 clocks. @7505042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7505042 Required:
	ODTH4 - 3 clocks. @7505042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7505042 Required:
	ODTH4 - 3 clocks. @7505042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @7505042 Required:
	ODTH4 - 3 clocks. @7505042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @7526203
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @7526203
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @7526203
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @7526203
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7527275
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7527275
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7527275
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7527275
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7528346
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7528346
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7528346
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7528346
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7529418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7529418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7529418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:1 B:3 must be Precharged prior to cmdACT R:b2 @7529418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7547632 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7547632 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7547632 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7547632 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7548703 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7548703 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7548703 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7548703 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7549775 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7549775 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7549775 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7549775 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7550846 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7550846 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7550846 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:3 A:8 (BL:8 WL:12 RL:14) @7550846 Required:
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @7755489
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @7755489
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @7755489
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @7755489
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7759775 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7759775 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7759775 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7759775 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @7763391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @7763391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @7763391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @7763391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @7763391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @7763391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @7763391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @7763391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @7763524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @7763524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @7763524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @7763524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @7763524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @7763524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @7763524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @7763524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @7763660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @7763660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @7763660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @7763660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @7763660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @7763660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @7763660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @7763660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @7763793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @7763793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @7763793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @7763793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @7763793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @7763793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @7763793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @7763793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @7763928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @7763928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @7763928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @7763928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @7763928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @7763928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @7763928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @7763928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @7764061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @7764061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @7764061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @7764061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @7764061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @7764061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @7764061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @7764061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @7764195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @7764195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @7764195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @7764195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @7764195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @7764195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @7764195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @7764195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @7764328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @7764328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @7764328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @7764328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @7764328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @7764328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @7764328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @7764328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7765132 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7765132 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7765132 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7765132 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @7969775
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @7969775
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @7969775
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @7969775
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7974061 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7974061 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7974061 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7974061 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @7977677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @7977677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @7977677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @7977677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @7977677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @7977677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @7977677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @7977677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @7977810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @7977810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @7977810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @7977810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @7977810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @7977810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @7977810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @7977810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @7977945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @7977945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @7977945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @7977945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @7977945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @7977945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @7977945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @7977945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @7978078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @7978078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @7978078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @7978078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @7978078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @7978078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @7978078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @7978078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @7978213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @7978213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @7978213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @7978213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @7978213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @7978213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @7978213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @7978213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @7978346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @7978346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @7978346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @7978346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @7978346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @7978346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @7978346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @7978346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @7978480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @7978480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @7978480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @7978480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @7978480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @7978480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @7978480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @7978480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @7978613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @7978613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @7978613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @7978613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @7978613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @7978613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @7978613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @7978613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7979418 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7979418 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7979418 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @7979418 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @8184061
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @8184061
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @8184061
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @8184061
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8188346 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8188346 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8188346 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8188346 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8191963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8191963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8191963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8191963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8191963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8191963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8191963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8191963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8192096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8192096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8192096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8192096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8192096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8192096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8192096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8192096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8192231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8192231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8192231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8192231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8192231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8192231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8192231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8192231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8192364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8192364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8192364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8192364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8192364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8192364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8192364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8192364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8192499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8192499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8192499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8192499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8192499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8192499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8192499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8192499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8192632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8192632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8192632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8192632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8192632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8192632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8192632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8192632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8192766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8192766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8192766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8192766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8192766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8192766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8192766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8192766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8192899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8192899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8192899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8192899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8192899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8192899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8192899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8192899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8193703 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8193703 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8193703 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8193703 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @8398346
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @8398346
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @8398346
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @8398346
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8402632 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8402632 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8402632 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8402632 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8406248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8406248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8406248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8406248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8406248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8406248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8406248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8406248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8406381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8406381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8406381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8406381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8406381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8406381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8406381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8406381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8406517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8406517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8406517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8406517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8406517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8406517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8406517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8406517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8406650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8406650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8406650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8406650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8406650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8406650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8406650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8406650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8406785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8406785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8406785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8406785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8406785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8406785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8406785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8406785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8406918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8406918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8406918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8406918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8406918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8406918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8406918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8406918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8407052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8407052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8407052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8407052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8407052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8407052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8407052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8407052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8407185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8407185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8407185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8407185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8407185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8407185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8407185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8407185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8407989 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8407989 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8407989 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8407989 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @8612632
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @8612632
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @8612632
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @8612632
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8616918 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8616918 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8616918 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8616918 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8620534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8620534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8620534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8620534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8620534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8620534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8620534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8620534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8620667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8620667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8620667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8620667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8620667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8620667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8620667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8620667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8620802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8620802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8620802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8620802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8620802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8620802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8620802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8620802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8620935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8620935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8620935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8620935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8620935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8620935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8620935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8620935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8621070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8621070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8621070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8621070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8621070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8621070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8621070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8621070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8621203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8621203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8621203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8621203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8621203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8621203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8621203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8621203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8621337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8621337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8621337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8621337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8621337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8621337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8621337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8621337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8621470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8621470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8621470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8621470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8621470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8621470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8621470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8621470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8622275 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8622275 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8622275 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8622275 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @8826918
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @8826918
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @8826918
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @8826918
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8831203 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8831203 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8831203 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8831203 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8834820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8834820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8834820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8834820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8834820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8834820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @8834820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @8834820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8834953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8834953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8834953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8834953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8834953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8834953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @8834953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @8834953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8835088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8835088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8835088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8835088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8835088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8835088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @8835088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @8835088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8835221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8835221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8835221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8835221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8835221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8835221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @8835221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @8835221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8835356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8835356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8835356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8835356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8835356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8835356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @8835356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @8835356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8835489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8835489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8835489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8835489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8835489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8835489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @8835489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @8835489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8835623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8835623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8835623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8835623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8835623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8835623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @8835623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @8835623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8835756
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8835756
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8835756
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8835756
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8835756
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8835756
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @8835756
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @8835756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8836561 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8836561 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8836561 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @8836561 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @9041203
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @9041203
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @9041203
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @9041203
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9045489 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9045489 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9045489 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9045489 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @9049105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @9049105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @9049105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @9049105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @9049105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @9049105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @9049105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @9049105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @9049238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @9049238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @9049238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @9049238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @9049238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @9049238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @9049238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @9049238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @9049374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @9049374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @9049374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @9049374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @9049374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @9049374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @9049374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @9049374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @9049507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @9049507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @9049507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @9049507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @9049507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @9049507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @9049507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @9049507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @9049642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @9049642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @9049642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @9049642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @9049642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @9049642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @9049642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @9049642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @9049775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @9049775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @9049775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @9049775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @9049775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @9049775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @9049775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @9049775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @9049909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @9049909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @9049909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @9049909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @9049909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @9049909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @9049909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @9049909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @9050042
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @9050042
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @9050042
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @9050042
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @9050042
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @9050042
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @9050042
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @9050042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9050846 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9050846 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9050846 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9050846 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @9255489
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @9255489
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @9255489
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @9255489
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9259775 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9259775 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9259775 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9259775 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @9263391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @9263391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @9263391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @9263391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @9263391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @9263391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @9263391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @9263391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @9263524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @9263524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @9263524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @9263524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @9263524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @9263524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @9263524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @9263524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @9263660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @9263660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @9263660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @9263660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @9263660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @9263660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @9263660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @9263660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @9263793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @9263793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @9263793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @9263793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @9263793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @9263793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @9263793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @9263793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @9263928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @9263928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @9263928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @9263928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @9263928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @9263928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @9263928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @9263928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @9264061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @9264061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @9264061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @9264061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @9264061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @9264061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @9264061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @9264061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @9264195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @9264195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @9264195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @9264195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @9264195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @9264195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @9264195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @9264195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @9264328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @9264328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @9264328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @9264328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @9264328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @9264328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @9264328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @9264328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9265132 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9265132 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9265132 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9265132 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @9469775
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @9469775
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @9469775
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @9469775
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9474061 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9474061 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9474061 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9474061 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @9477677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @9477677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @9477677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @9477677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @9477677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @9477677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @9477677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @9477677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @9477810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @9477810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @9477810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @9477810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @9477810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @9477810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @9477810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @9477810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @9477945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @9477945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @9477945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @9477945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @9477945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @9477945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @9477945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @9477945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @9478078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @9478078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @9478078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @9478078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @9478078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @9478078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @9478078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @9478078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @9478213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @9478213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @9478213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @9478213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @9478213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @9478213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @9478213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @9478213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @9478346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @9478346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @9478346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @9478346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @9478346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @9478346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @9478346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @9478346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @9478480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @9478480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @9478480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @9478480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @9478480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @9478480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @9478480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @9478480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @9478613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @9478613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @9478613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @9478613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @9478613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @9478613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @9478613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @9478613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9479418 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9479418 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9479418 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9479418 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @9684061
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @9684061
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @9684061
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @9684061
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9688346 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9688346 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9688346 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9688346 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @9691963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @9691963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @9691963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @9691963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @9691963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @9691963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @9691963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @9691963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @9692096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @9692096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @9692096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @9692096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @9692096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @9692096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @9692096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @9692096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @9692231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @9692231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @9692231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @9692231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @9692231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @9692231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @9692231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @9692231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @9692364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @9692364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @9692364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @9692364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @9692364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @9692364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @9692364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @9692364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @9692499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @9692499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @9692499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @9692499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @9692499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @9692499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @9692499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @9692499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @9692632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @9692632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @9692632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @9692632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @9692632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @9692632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @9692632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @9692632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @9692766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @9692766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @9692766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @9692766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @9692766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @9692766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @9692766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @9692766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @9692899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @9692899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @9692899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @9692899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @9692899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @9692899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @9692899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @9692899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9693703 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9693703 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9693703 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9693703 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @9898346
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @9898346
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @9898346
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @9898346
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9902632 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9902632 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9902632 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9902632 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @9906248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @9906248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @9906248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @9906248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @9906248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @9906248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @9906248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @9906248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @9906381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @9906381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @9906381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @9906381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @9906381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @9906381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @9906381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @9906381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @9906517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @9906517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @9906517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @9906517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @9906517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @9906517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @9906517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @9906517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @9906650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @9906650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @9906650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @9906650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @9906650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @9906650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @9906650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @9906650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @9906785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @9906785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @9906785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @9906785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @9906785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @9906785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @9906785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @9906785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @9906918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @9906918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @9906918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @9906918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @9906918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @9906918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @9906918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @9906918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @9907052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @9907052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @9907052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @9907052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @9907052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @9907052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @9907052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @9907052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @9907185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @9907185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @9907185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @9907185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @9907185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @9907185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @9907185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @9907185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9907989 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9907989 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9907989 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @9907989 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @10112632
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @10112632
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @10112632
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @10112632
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10116918 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10116918 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10116918 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10116918 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @10120534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @10120534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @10120534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @10120534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @10120534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @10120534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @10120534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @10120534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @10120667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @10120667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @10120667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @10120667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @10120667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @10120667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @10120667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @10120667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @10120802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @10120802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @10120802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @10120802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @10120802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @10120802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @10120802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @10120802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @10120935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @10120935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @10120935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @10120935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @10120935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @10120935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @10120935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @10120935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @10121070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @10121070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @10121070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @10121070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @10121070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @10121070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @10121070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @10121070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @10121203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @10121203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @10121203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @10121203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @10121203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @10121203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @10121203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @10121203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @10121337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @10121337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @10121337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @10121337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @10121337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @10121337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @10121337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @10121337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @10121470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @10121470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @10121470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @10121470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @10121470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @10121470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @10121470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @10121470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10122275 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10122275 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10122275 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10122275 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @10326918
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @10326918
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @10326918
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @10326918
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10331203 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10331203 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10331203 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10331203 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @10334820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @10334820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @10334820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @10334820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @10334820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @10334820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @10334820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @10334820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @10334953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @10334953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @10334953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @10334953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @10334953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @10334953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @10334953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @10334953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @10335088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @10335088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @10335088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @10335088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @10335088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @10335088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @10335088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @10335088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @10335221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @10335221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @10335221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @10335221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @10335221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @10335221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @10335221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @10335221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @10335356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @10335356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @10335356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @10335356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @10335356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @10335356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @10335356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @10335356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @10335489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @10335489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @10335489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @10335489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @10335489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @10335489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @10335489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @10335489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @10335623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @10335623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @10335623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @10335623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @10335623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @10335623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @10335623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @10335623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @10335756
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @10335756
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @10335756
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @10335756
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @10335756
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @10335756
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @10335756
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @10335756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10336561 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10336561 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10336561 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10336561 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @10541203
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @10541203
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @10541203
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @10541203
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10545489 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10545489 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10545489 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10545489 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @10549105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @10549105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @10549105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @10549105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @10549105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @10549105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @10549105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @10549105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @10549238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @10549238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @10549238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @10549238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @10549238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @10549238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @10549238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @10549238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @10549374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @10549374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @10549374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @10549374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @10549374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @10549374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @10549374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @10549374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @10549507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @10549507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @10549507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @10549507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @10549507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @10549507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @10549507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @10549507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @10549642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @10549642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @10549642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @10549642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @10549642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @10549642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @10549642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @10549642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @10549775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @10549775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @10549775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @10549775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @10549775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @10549775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @10549775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @10549775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @10549909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @10549909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @10549909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @10549909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @10549909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @10549909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @10549909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @10549909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @10550042
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @10550042
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @10550042
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @10550042
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @10550042
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @10550042
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @10550042
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @10550042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10550846 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10550846 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10550846 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10550846 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @10755489
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @10755489
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @10755489
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @10755489
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10759775 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10759775 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10759775 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10759775 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @10763391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @10763391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @10763391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @10763391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @10763391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @10763391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @10763391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @10763391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @10763524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @10763524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @10763524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @10763524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @10763524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @10763524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @10763524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @10763524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @10763660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @10763660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @10763660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @10763660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @10763660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @10763660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @10763660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @10763660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @10763793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @10763793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @10763793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @10763793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @10763793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @10763793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @10763793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @10763793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @10763928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @10763928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @10763928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @10763928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @10763928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @10763928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @10763928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @10763928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @10764061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @10764061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @10764061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @10764061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @10764061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @10764061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @10764061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @10764061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @10764195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @10764195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @10764195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @10764195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @10764195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @10764195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @10764195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @10764195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @10764328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @10764328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @10764328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @10764328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @10764328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @10764328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @10764328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @10764328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10765132 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10765132 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10765132 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10765132 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @10969775
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @10969775
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @10969775
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @10969775
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10974061 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10974061 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10974061 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10974061 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @10977677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @10977677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @10977677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @10977677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @10977677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @10977677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @10977677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @10977677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @10977810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @10977810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @10977810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @10977810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @10977810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @10977810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @10977810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @10977810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @10977945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @10977945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @10977945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @10977945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @10977945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @10977945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @10977945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @10977945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @10978078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @10978078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @10978078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @10978078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @10978078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @10978078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @10978078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @10978078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @10978213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @10978213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @10978213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @10978213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @10978213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @10978213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @10978213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @10978213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @10978346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @10978346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @10978346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @10978346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @10978346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @10978346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @10978346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @10978346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @10978480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @10978480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @10978480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @10978480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @10978480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @10978480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @10978480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @10978480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @10978613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @10978613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @10978613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @10978613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @10978613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @10978613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @10978613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @10978613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10979418 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10979418 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10979418 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @10979418 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @11184061
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @11184061
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @11184061
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @11184061
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11188346 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11188346 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11188346 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11188346 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @11191963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @11191963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @11191963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @11191963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @11191963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @11191963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @11191963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @11191963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @11192096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @11192096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @11192096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @11192096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @11192096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @11192096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @11192096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @11192096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @11192231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @11192231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @11192231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @11192231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @11192231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @11192231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @11192231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @11192231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @11192364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @11192364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @11192364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @11192364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @11192364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @11192364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @11192364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @11192364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @11192499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @11192499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @11192499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @11192499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @11192499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @11192499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @11192499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @11192499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @11192632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @11192632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @11192632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @11192632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @11192632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @11192632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @11192632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @11192632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @11192766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @11192766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @11192766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @11192766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @11192766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @11192766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @11192766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @11192766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @11192899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @11192899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @11192899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @11192899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @11192899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @11192899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @11192899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @11192899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11193703 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11193703 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11193703 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11193703 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @11398346
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @11398346
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @11398346
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @11398346
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11402632 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11402632 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11402632 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11402632 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @11406248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @11406248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @11406248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @11406248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @11406248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @11406248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @11406248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @11406248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @11406381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @11406381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @11406381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @11406381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @11406381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @11406381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @11406381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @11406381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @11406517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @11406517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @11406517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @11406517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @11406517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @11406517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @11406517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @11406517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @11406650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @11406650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @11406650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @11406650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @11406650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @11406650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @11406650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @11406650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @11406785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @11406785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @11406785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @11406785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @11406785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @11406785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @11406785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @11406785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @11406918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @11406918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @11406918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @11406918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @11406918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @11406918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @11406918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @11406918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @11407052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @11407052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @11407052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @11407052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @11407052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @11407052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @11407052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @11407052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @11407185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @11407185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @11407185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @11407185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @11407185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @11407185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @11407185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @11407185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11407989 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11407989 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11407989 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11407989 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @11612632
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @11612632
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @11612632
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @11612632
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11616918 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11616918 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11616918 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11616918 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @11620534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @11620534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @11620534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @11620534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @11620534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @11620534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @11620534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @11620534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @11620667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @11620667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @11620667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @11620667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @11620667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @11620667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @11620667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @11620667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @11620802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @11620802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @11620802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @11620802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @11620802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @11620802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @11620802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @11620802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @11620935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @11620935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @11620935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @11620935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @11620935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @11620935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @11620935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @11620935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @11621070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @11621070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @11621070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @11621070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @11621070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @11621070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @11621070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @11621070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @11621203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @11621203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @11621203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @11621203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @11621203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @11621203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @11621203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @11621203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @11621337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @11621337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @11621337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @11621337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @11621337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @11621337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @11621337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @11621337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @11621470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @11621470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @11621470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @11621470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @11621470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @11621470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @11621470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @11621470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11622275 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11622275 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11622275 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11622275 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @11826918
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @11826918
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @11826918
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @11826918
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11831203 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11831203 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11831203 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11831203 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @11834820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @11834820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @11834820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @11834820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @11834820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @11834820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @11834820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @11834820
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @11834953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @11834953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @11834953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @11834953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @11834953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @11834953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @11834953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @11834953
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @11835088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @11835088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @11835088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @11835088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @11835088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @11835088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @11835088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @11835088
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @11835221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @11835221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @11835221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @11835221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @11835221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @11835221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @11835221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @11835221
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @11835356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @11835356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @11835356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @11835356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @11835356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @11835356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @11835356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @11835356
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @11835489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @11835489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @11835489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @11835489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @11835489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @11835489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @11835489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @11835489
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @11835623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @11835623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @11835623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @11835623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @11835623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @11835623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @11835623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @11835623
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @11835756
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @11835756
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @11835756
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @11835756
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @11835756
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @11835756
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @11835756
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @11835756
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11836561 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11836561 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11836561 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @11836561 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @12041203
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @12041203
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @12041203
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @12041203
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12045489 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12045489 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12045489 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12045489 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @12049105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @12049105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @12049105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @12049105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @12049105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @12049105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @12049105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @12049105
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @12049238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @12049238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @12049238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @12049238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @12049238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @12049238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @12049238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @12049238
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @12049374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @12049374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @12049374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @12049374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @12049374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @12049374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @12049374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @12049374
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @12049507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @12049507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @12049507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @12049507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @12049507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @12049507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @12049507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @12049507
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @12049642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @12049642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @12049642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @12049642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @12049642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @12049642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @12049642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @12049642
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @12049775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @12049775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @12049775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @12049775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @12049775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @12049775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @12049775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @12049775
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @12049909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @12049909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @12049909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @12049909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @12049909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @12049909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @12049909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @12049909
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @12050042
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @12050042
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @12050042
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @12050042
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @12050042
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @12050042
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @12050042
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @12050042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12050846 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12050846 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12050846 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12050846 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @12255489
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @12255489
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @12255489
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @12255489
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12259775 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12259775 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12259775 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12259775 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @12263391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @12263391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @12263391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @12263391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @12263391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @12263391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @12263391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @12263391
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @12263524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @12263524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @12263524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @12263524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @12263524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @12263524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @12263524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @12263524
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @12263660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @12263660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @12263660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @12263660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @12263660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @12263660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @12263660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @12263660
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @12263793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @12263793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @12263793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @12263793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @12263793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @12263793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @12263793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @12263793
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @12263928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @12263928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @12263928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @12263928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @12263928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @12263928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @12263928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @12263928
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @12264061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @12264061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @12264061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @12264061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @12264061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @12264061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @12264061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @12264061
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @12264195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @12264195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @12264195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @12264195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @12264195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @12264195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @12264195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @12264195
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @12264328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @12264328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @12264328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @12264328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @12264328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @12264328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @12264328
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @12264328
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12265132 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12265132 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12265132 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12265132 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @12469775
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @12469775
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @12469775
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @12469775
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12474061 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12474061 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12474061 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12474061 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @12477677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @12477677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @12477677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @12477677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @12477677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @12477677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @12477677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @12477677
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @12477810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @12477810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @12477810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @12477810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @12477810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @12477810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @12477810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @12477810
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @12477945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @12477945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @12477945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @12477945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @12477945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @12477945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @12477945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @12477945
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @12478078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @12478078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @12478078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @12478078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @12478078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @12478078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @12478078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @12478078
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @12478213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @12478213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @12478213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @12478213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @12478213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @12478213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @12478213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @12478213
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @12478346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @12478346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @12478346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @12478346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @12478346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @12478346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @12478346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @12478346
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @12478480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @12478480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @12478480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @12478480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @12478480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @12478480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @12478480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @12478480
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @12478613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @12478613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @12478613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @12478613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @12478613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @12478613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @12478613
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @12478613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12479418 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12479418 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12479418 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12479418 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @12684061
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @12684061
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @12684061
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2152 loaded:2152 @12684061
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12688346 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12688346 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12688346 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12688346 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @12691963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @12691963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @12691963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @12691963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @12691963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @12691963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @12691963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @12691963
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @12692096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @12692096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @12692096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @12692096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @12692096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @12692096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @12692096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @12692096
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @12692231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @12692231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @12692231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @12692231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @12692231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @12692231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @12692231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @12692231
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @12692364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @12692364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @12692364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @12692364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @12692364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @12692364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @12692364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @12692364
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @12692499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @12692499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @12692499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @12692499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @12692499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @12692499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @12692499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @12692499
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @12692632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @12692632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @12692632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @12692632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @12692632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @12692632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @12692632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @12692632
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @12692766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @12692766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @12692766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @12692766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @12692766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @12692766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @12692766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @12692766
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @12692899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @12692899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @12692899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @12692899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @12692899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @12692899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @12692899
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @12692899
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12693703 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12693703 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12693703 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12693703 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @12898346
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @12898346
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @12898346
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @12898346
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12902632 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12902632 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12902632 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12902632 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @12906248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @12906248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @12906248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @12906248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @12906248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @12906248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @12906248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @12906248
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @12906381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @12906381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @12906381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @12906381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @12906381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @12906381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @12906381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @12906381
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @12906517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @12906517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @12906517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @12906517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @12906517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @12906517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @12906517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @12906517
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @12906650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @12906650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @12906650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @12906650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @12906650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @12906650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @12906650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @12906650
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @12906785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @12906785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @12906785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @12906785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @12906785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @12906785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @12906785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @12906785
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @12906918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @12906918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @12906918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @12906918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @12906918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @12906918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @12906918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @12906918
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @12907052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @12907052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @12907052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @12907052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @12907052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @12907052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @12907052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @12907052
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @12907185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @12907185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @12907185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @12907185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @12907185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @12907185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @12907185
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @12907185
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12907989 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12907989 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12907989 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @12907989 Required:
	tRAS - 84 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @13112632
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @13112632
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @13112632
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:56 loaded:16 tRTP spec:2144 loaded:2144 @13112632
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @13116918 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @13116918 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @13116918 Required:
	tRCD-AL - 31 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @13116918 Required:
	tRCD-AL - 31 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @13120534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @13120534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @13120534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @13120534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @13120534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @13120534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:0 @13120534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:0 dm:1 @13120534
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @13120667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @13120667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @13120667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @13120667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @13120667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @13120667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:0 @13120667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:1 dm:1 @13120667
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @13120802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @13120802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @13120802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @13120802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @13120802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @13120802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:0 @13120802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:2 dm:1 @13120802
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @13120935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @13120935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @13120935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @13120935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @13120935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @13120935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:0 @13120935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:3 dm:1 @13120935
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @13121070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @13121070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @13121070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @13121070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @13121070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @13121070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:0 @13121070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:4 dm:1 @13121070
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @13121203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @13121203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @13121203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @13121203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @13121203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @13121203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:0 @13121203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:5 dm:1 @13121203
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @13121337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @13121337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @13121337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @13121337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @13121337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @13121337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:0 @13121337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:6 dm:1 @13121337
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @13121470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @13121470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @13121470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @13121470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @13121470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @13121470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:0 @13121470
Model:WARNING: Reading unwritten address: C:0 BG:1 B:0 R:0 C:7 dm:1 @13121470
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @13122275 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @13122275 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @13122275 Required:
	tRAS - 83 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:1 B:0 A:0 (BL:8 WL:12 RL:14) @13122275 Required:
	tRAS - 83 clocks.
run: Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 4868.949 ; gain = 0.051
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jul 22 19:13:30 2021] Launched synth_1...
Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log
[Thu Jul 22 19:13:30 2021] Launched impl_1...
Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log
close_design
close_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4869.234 ; gain = 0.000
close_design
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Thu Jul 22 19:36:01 2021] Launched impl_1...
Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Thu Jul 22 19:45:53 2021] Launched impl_1...
Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci' is already up-to-date
[Thu Jul 22 19:48:12 2021] Launched synth_1...
Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/synth_1/runme.log
[Thu Jul 22 19:48:12 2021] Launched impl_1...
Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 22 21:27:04 2021...
