#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jan  1 18:34:00 2021
# Process ID: 50676
# Current directory: C:/Users/IRON/Desktop/MIC2SD/MIC2SD.runs/design_1_PDM_decoder_0_1_synth_1
# Command line: vivado.exe -log design_1_PDM_decoder_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_PDM_decoder_0_1.tcl
# Log file: C:/Users/IRON/Desktop/MIC2SD/MIC2SD.runs/design_1_PDM_decoder_0_1_synth_1/design_1_PDM_decoder_0_1.vds
# Journal file: C:/Users/IRON/Desktop/MIC2SD/MIC2SD.runs/design_1_PDM_decoder_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_PDM_decoder_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 277.508 ; gain = 51.668
Command: synth_design -top design_1_PDM_decoder_0_1 -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 36768 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 407.371 ; gain = 101.113
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_PDM_decoder_0_1' [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ip/design_1_PDM_decoder_0_1/synth/design_1_PDM_decoder_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'PDM_decoder_v1_0' [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ipshared/1f34/hdl/PDM_decoder_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PDM_decoder_v1_0_S00_AXI' [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ipshared/1f34/hdl/PDM_decoder_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ipshared/1f34/hdl/PDM_decoder_v1_0_S00_AXI.v:259]
INFO: [Synth 8-226] default block is never used [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ipshared/1f34/hdl/PDM_decoder_v1_0_S00_AXI.v:432]
INFO: [Synth 8-638] synthesizing module 'PDM_decoder_8ch' [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ipshared/1f34/src/PDM_decoder_8ch.v:22]
INFO: [Synth 8-638] synthesizing module 'clk_div50' [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ipshared/1f34/src/clk_div50.v:3]
WARNING: [Synth 8-5788] Register cnt_reg in module clk_div50 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ipshared/1f34/src/clk_div50.v:13]
WARNING: [Synth 8-5788] Register clk_out_reg in module clk_div50 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ipshared/1f34/src/clk_div50.v:14]
INFO: [Synth 8-256] done synthesizing module 'clk_div50' (1#1) [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ipshared/1f34/src/clk_div50.v:3]
INFO: [Synth 8-638] synthesizing module 'PDM_decoder' [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ipshared/1f34/src/PDM_decoder.v:23]
INFO: [Synth 8-638] synthesizing module 'PDM_convert' [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ipshared/1f34/src/PDM_convert.v:23]
INFO: [Synth 8-256] done synthesizing module 'PDM_convert' (2#1) [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ipshared/1f34/src/PDM_convert.v:23]
INFO: [Synth 8-638] synthesizing module 'cic_compiler_0' [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ip/design_1_PDM_decoder_0_1/src/cic_compiler_0/synth/cic_compiler_0.vhd:71]
	Parameter C_COMPONENT_NAME bound to: cic_compiler_0 - type: string 
	Parameter C_FILTER_TYPE bound to: 1 - type: integer 
	Parameter C_NUM_STAGES bound to: 5 - type: integer 
	Parameter C_DIFF_DELAY bound to: 1 - type: integer 
	Parameter C_RATE bound to: 100 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 16 - type: integer 
	Parameter C_USE_DSP bound to: 1 - type: integer 
	Parameter C_HAS_ROUNDING bound to: 0 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_RATE_TYPE bound to: 0 - type: integer 
	Parameter C_MIN_RATE bound to: 100 - type: integer 
	Parameter C_MAX_RATE bound to: 100 - type: integer 
	Parameter C_SAMPLE_FREQ bound to: 1 - type: integer 
	Parameter C_CLK_FREQ bound to: 50 - type: integer 
	Parameter C_USE_STREAMING_INTERFACE bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_C1 bound to: 22 - type: integer 
	Parameter C_C2 bound to: 21 - type: integer 
	Parameter C_C3 bound to: 20 - type: integer 
	Parameter C_C4 bound to: 19 - type: integer 
	Parameter C_C5 bound to: 19 - type: integer 
	Parameter C_C6 bound to: 0 - type: integer 
	Parameter C_I1 bound to: 47 - type: integer 
	Parameter C_I2 bound to: 41 - type: integer 
	Parameter C_I3 bound to: 35 - type: integer 
	Parameter C_I4 bound to: 30 - type: integer 
	Parameter C_I5 bound to: 25 - type: integer 
	Parameter C_I6 bound to: 0 - type: integer 
	Parameter C_S_AXIS_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXIS_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXIS_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_DOUT_TREADY bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'cic_compiler_v4_0_12' declared at 'c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ip/design_1_PDM_decoder_0_1/src/cic_compiler_0/hdl/cic_compiler_v4_0_vh_rfs.vhd:16129' bound to instance 'U0' of component 'cic_compiler_v4_0_12' [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ip/design_1_PDM_decoder_0_1/src/cic_compiler_0/synth/cic_compiler_0.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'cic_compiler_0' (11#1) [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ip/design_1_PDM_decoder_0_1/src/cic_compiler_0/synth/cic_compiler_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_0' [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ip/design_1_PDM_decoder_0_1/src/fir_compiler_0/synth/fir_compiler_0.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_COMPONENT_NAME bound to: fir_compiler_0 - type: string 
	Parameter C_COEF_FILE bound to: fir_compiler_0.mif - type: string 
	Parameter C_COEF_FILE_LINES bound to: 23 - type: integer 
	Parameter C_FILTER_TYPE bound to: 0 - type: integer 
	Parameter C_INTERP_RATE bound to: 1 - type: integer 
	Parameter C_DECIM_RATE bound to: 1 - type: integer 
	Parameter C_ZERO_PACKING_FACTOR bound to: 1 - type: integer 
	Parameter C_SYMMETRY bound to: 1 - type: integer 
	Parameter C_NUM_FILTS bound to: 1 - type: integer 
	Parameter C_NUM_TAPS bound to: 46 - type: integer 
	Parameter C_NUM_CHANNELS bound to: 1 - type: integer 
	Parameter C_CHANNEL_PATTERN bound to: fixed - type: string 
	Parameter C_ROUND_MODE bound to: 1 - type: integer 
	Parameter C_COEF_RELOAD bound to: 0 - type: integer 
	Parameter C_NUM_RELOAD_SLOTS bound to: 1 - type: integer 
	Parameter C_COL_MODE bound to: 1 - type: integer 
	Parameter C_COL_PIPE_LEN bound to: 4 - type: integer 
	Parameter C_COL_CONFIG bound to: 1 - type: string 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_DATA_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_IP_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_PX_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_COEF_PATH_WIDTHS bound to: 16 - type: string 
	Parameter C_COEF_WIDTH bound to: 16 - type: integer 
	Parameter C_DATA_PATH_SRC bound to: 0 - type: string 
	Parameter C_COEF_PATH_SRC bound to: 0 - type: string 
	Parameter C_PX_PATH_SRC bound to: 0 - type: string 
	Parameter C_DATA_PATH_SIGN bound to: 0 - type: string 
	Parameter C_COEF_PATH_SIGN bound to: 0 - type: string 
	Parameter C_ACCUM_PATH_WIDTHS bound to: 34 - type: string 
	Parameter C_OUTPUT_WIDTH bound to: 32 - type: integer 
	Parameter C_OUTPUT_PATH_WIDTHS bound to: 32 - type: string 
	Parameter C_ACCUM_OP_PATH_WIDTHS bound to: 34 - type: string 
	Parameter C_EXT_MULT_CNFG bound to: none - type: string 
	Parameter C_DATA_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_OP_PATH_PSAMP_SRC bound to: 0 - type: string 
	Parameter C_NUM_MADDS bound to: 1 - type: integer 
	Parameter C_OPT_MADDS bound to: none - type: string 
	Parameter C_OVERSAMPLING_RATE bound to: 23 - type: integer 
	Parameter C_INPUT_RATE bound to: 5000 - type: integer 
	Parameter C_OUTPUT_RATE bound to: 5000 - type: integer 
	Parameter C_DATA_MEMTYPE bound to: 0 - type: integer 
	Parameter C_COEF_MEMTYPE bound to: 2 - type: integer 
	Parameter C_IPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_OPBUFF_MEMTYPE bound to: 0 - type: integer 
	Parameter C_DATAPATH_MEMTYPE bound to: 0 - type: integer 
	Parameter C_MEM_ARRANGEMENT bound to: 1 - type: integer 
	Parameter C_DATA_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_COEF_MEM_PACKING bound to: 0 - type: integer 
	Parameter C_FILTS_PACKED bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 31 - type: integer 
	Parameter C_HAS_ARESETn bound to: 1 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_DATA_HAS_TLAST bound to: 0 - type: integer 
	Parameter C_S_DATA_HAS_FIFO bound to: 1 - type: integer 
	Parameter C_S_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_S_DATA_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TREADY bound to: 1 - type: integer 
	Parameter C_M_DATA_HAS_TUSER bound to: 0 - type: integer 
	Parameter C_M_DATA_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_DATA_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_CONFIG_CHANNEL bound to: 0 - type: integer 
	Parameter C_CONFIG_SYNC_MODE bound to: 0 - type: integer 
	Parameter C_CONFIG_PACKET_SIZE bound to: 0 - type: integer 
	Parameter C_CONFIG_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_RELOAD_TDATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fir_compiler_v7_2_10' declared at 'c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ip/design_1_PDM_decoder_0_1/src/fir_compiler_0/hdl/fir_compiler_v7_2_vh_rfs.vhd:61141' bound to instance 'U0' of component 'fir_compiler_v7_2_10' [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ip/design_1_PDM_decoder_0_1/src/fir_compiler_0/synth/fir_compiler_0.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'fir_compiler_0' (25#1) [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ip/design_1_PDM_decoder_0_1/src/fir_compiler_0/synth/fir_compiler_0.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'PDM_decoder' (26#1) [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ipshared/1f34/src/PDM_decoder.v:23]
INFO: [Synth 8-256] done synthesizing module 'PDM_decoder_8ch' (27#1) [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ipshared/1f34/src/PDM_decoder_8ch.v:22]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ipshared/1f34/hdl/PDM_decoder_v1_0_S00_AXI.v:194]
WARNING: [Synth 8-6014] Unused sequential element slv_reg0_reg was removed.  [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ipshared/1f34/hdl/PDM_decoder_v1_0_S00_AXI.v:247]
WARNING: [Synth 8-6014] Unused sequential element slv_reg1_reg was removed.  [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ipshared/1f34/hdl/PDM_decoder_v1_0_S00_AXI.v:248]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ipshared/1f34/hdl/PDM_decoder_v1_0_S00_AXI.v:249]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ipshared/1f34/hdl/PDM_decoder_v1_0_S00_AXI.v:250]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ipshared/1f34/hdl/PDM_decoder_v1_0_S00_AXI.v:251]
WARNING: [Synth 8-6014] Unused sequential element slv_reg5_reg was removed.  [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ipshared/1f34/hdl/PDM_decoder_v1_0_S00_AXI.v:252]
WARNING: [Synth 8-6014] Unused sequential element slv_reg6_reg was removed.  [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ipshared/1f34/hdl/PDM_decoder_v1_0_S00_AXI.v:253]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ipshared/1f34/hdl/PDM_decoder_v1_0_S00_AXI.v:254]
INFO: [Synth 8-256] done synthesizing module 'PDM_decoder_v1_0_S00_AXI' (28#1) [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ipshared/1f34/hdl/PDM_decoder_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'PDM_decoder_v1_0' (29#1) [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ipshared/1f34/hdl/PDM_decoder_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_PDM_decoder_0_1' (30#1) [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ip/design_1_PDM_decoder_0_1/synth/design_1_PDM_decoder_0_1.v:57]
WARNING: [Synth 8-3331] design fir_compiler_v7_2_10_delay__parameterized9 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design buff has unconnected port RE
WARNING: [Synth 8-3331] design cntrl_delay has unconnected port CE
WARNING: [Synth 8-3331] design cntrl_delay has unconnected port SCLR
WARNING: [Synth 8-3331] design cntrl_delay has unconnected port CLK
WARNING: [Synth 8-3331] design fir_compiler_v7_2_10_delay__parameterized12 has unconnected port WE
WARNING: [Synth 8-3331] design fir_compiler_v7_2_10_delay__parameterized12 has unconnected port CE
WARNING: [Synth 8-3331] design fir_compiler_v7_2_10_delay__parameterized12 has unconnected port SCLR
WARNING: [Synth 8-3331] design fir_compiler_v7_2_10_delay__parameterized12 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design fir_compiler_v7_2_10_delay__parameterized12 has unconnected port CLK
WARNING: [Synth 8-3331] design calc has unconnected port PRE_ADDSUB
WARNING: [Synth 8-3331] design calc has unconnected port CED
WARNING: [Synth 8-3331] design fir_compiler_v7_2_10_delay__parameterized11 has unconnected port WE
WARNING: [Synth 8-3331] design fir_compiler_v7_2_10_delay__parameterized11 has unconnected port CE
WARNING: [Synth 8-3331] design fir_compiler_v7_2_10_delay__parameterized11 has unconnected port SCLR
WARNING: [Synth 8-3331] design fir_compiler_v7_2_10_delay__parameterized11 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design fir_compiler_v7_2_10_delay__parameterized11 has unconnected port CLK
WARNING: [Synth 8-3331] design fir_compiler_v7_2_10_delay__parameterized10 has unconnected port WE
WARNING: [Synth 8-3331] design fir_compiler_v7_2_10_delay__parameterized10 has unconnected port CE
WARNING: [Synth 8-3331] design fir_compiler_v7_2_10_delay__parameterized10 has unconnected port SCLR
WARNING: [Synth 8-3331] design fir_compiler_v7_2_10_delay__parameterized10 has unconnected port SCLR_ALT
WARNING: [Synth 8-3331] design fir_compiler_v7_2_10_delay__parameterized10 has unconnected port CLK
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port POUT[casc][52]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port POUT[casc][51]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port POUT[casc][50]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port POUT[casc][49]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port POUT[casc][48]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][47]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][46]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][45]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][44]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][43]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][42]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][41]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][40]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][39]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][38]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][37]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][36]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][35]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][34]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][33]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][32]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][31]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][30]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][29]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][28]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][27]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][26]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][25]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][24]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][23]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][22]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][21]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][20]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][19]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][18]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][17]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][16]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][15]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][14]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][13]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][12]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][11]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][10]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][9]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][8]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][7]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][6]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][5]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][4]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][3]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][2]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][1]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[fab][0]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[casc][52]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[casc][51]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[casc][50]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[casc][49]
WARNING: [Synth 8-3331] design addsub_mult_accum has unconnected port PIN[casc][48]
WARNING: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[15]
WARNING: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[14]
WARNING: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[13]
WARNING: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[12]
WARNING: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[11]
WARNING: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[10]
WARNING: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[9]
WARNING: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[8]
WARNING: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[7]
WARNING: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[6]
WARNING: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[5]
WARNING: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[4]
WARNING: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[3]
WARNING: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[2]
WARNING: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[1]
WARNING: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port DATA_IN[0]
WARNING: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design sp_mem__parameterized0 has unconnected port SCLR
WARNING: [Synth 8-3331] design filt_mem__parameterized0 has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design filt_mem__parameterized0 has unconnected port ADDRB[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:43 ; elapsed = 00:00:53 . Memory (MB): peak = 548.613 ; gain = 242.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:44 ; elapsed = 00:00:54 . Memory (MB): peak = 548.613 ; gain = 242.355
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ip/design_1_PDM_decoder_0_1/src/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/fir0/U0'
Finished Parsing XDC File [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ip/design_1_PDM_decoder_0_1/src/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/fir0/U0'
Parsing XDC File [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ip/design_1_PDM_decoder_0_1/src/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/fir0/U0'
Finished Parsing XDC File [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ip/design_1_PDM_decoder_0_1/src/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/fir0/U0'
Parsing XDC File [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ip/design_1_PDM_decoder_0_1/src/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/fir0/U0'
Finished Parsing XDC File [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ip/design_1_PDM_decoder_0_1/src/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/fir0/U0'
Parsing XDC File [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ip/design_1_PDM_decoder_0_1/src/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/fir0/U0'
Finished Parsing XDC File [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ip/design_1_PDM_decoder_0_1/src/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/fir0/U0'
Parsing XDC File [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ip/design_1_PDM_decoder_0_1/src/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/fir0/U0'
Finished Parsing XDC File [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ip/design_1_PDM_decoder_0_1/src/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/fir0/U0'
Parsing XDC File [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ip/design_1_PDM_decoder_0_1/src/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/fir0/U0'
Finished Parsing XDC File [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ip/design_1_PDM_decoder_0_1/src/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/fir0/U0'
Parsing XDC File [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ip/design_1_PDM_decoder_0_1/src/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/fir0/U0'
Finished Parsing XDC File [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ip/design_1_PDM_decoder_0_1/src/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/fir0/U0'
Parsing XDC File [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ip/design_1_PDM_decoder_0_1/src/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/fir0/U0'
Finished Parsing XDC File [c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ip/design_1_PDM_decoder_0_1/src/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/fir0/U0'
Parsing XDC File [C:/Users/IRON/Desktop/MIC2SD/MIC2SD.runs/design_1_PDM_decoder_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/IRON/Desktop/MIC2SD/MIC2SD.runs/design_1_PDM_decoder_0_1_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/IRON/Desktop/MIC2SD/MIC2SD.runs/design_1_PDM_decoder_0_1_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_PDM_decoder_0_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_PDM_decoder_0_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 864.977 ; gain = 4.766
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:34 ; elapsed = 00:01:58 . Memory (MB): peak = 864.977 ; gain = 558.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:34 ; elapsed = 00:01:58 . Memory (MB): peak = 864.977 ; gain = 558.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/fir0/U0. (constraint file  C:/Users/IRON/Desktop/MIC2SD/MIC2SD.runs/design_1_PDM_decoder_0_1_synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/fir0/U0. (constraint file  C:/Users/IRON/Desktop/MIC2SD/MIC2SD.runs/design_1_PDM_decoder_0_1_synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/fir0/U0. (constraint file  C:/Users/IRON/Desktop/MIC2SD/MIC2SD.runs/design_1_PDM_decoder_0_1_synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/fir0/U0. (constraint file  C:/Users/IRON/Desktop/MIC2SD/MIC2SD.runs/design_1_PDM_decoder_0_1_synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/fir0/U0. (constraint file  C:/Users/IRON/Desktop/MIC2SD/MIC2SD.runs/design_1_PDM_decoder_0_1_synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/fir0/U0. (constraint file  C:/Users/IRON/Desktop/MIC2SD/MIC2SD.runs/design_1_PDM_decoder_0_1_synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/fir0/U0. (constraint file  C:/Users/IRON/Desktop/MIC2SD/MIC2SD.runs/design_1_PDM_decoder_0_1_synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/fir0/U0. (constraint file  C:/Users/IRON/Desktop/MIC2SD/MIC2SD.runs/design_1_PDM_decoder_0_1_synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/cic0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/fir0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/cic0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/fir0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/cic0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/fir0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/cic0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/fir0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/cic0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/fir0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/cic0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/fir0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/cic0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/fir0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/cic0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/fir0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:01:59 . Memory (MB): peak = 864.977 ; gain = 558.719
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "clk_out" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "px_cnt_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_rate_cnt_max_unreg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rate_cnt_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_rate_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "comb_px_cnt_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "add" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:37 ; elapsed = 00:02:02 . Memory (MB): peak = 864.977 ; gain = 558.719
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'cic_compiler_0:/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we' (delay_bit__parameterized0) to 'cic_compiler_0:/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly'
INFO: [Synth 8-223] decloning instance 'fir_compiler_v7_2_10:/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[0].i_delay' (fir_compiler_v7_2_10_delay__parameterized5) to 'fir_compiler_v7_2_10:/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[1].i_delay'
INFO: [Synth 8-223] decloning instance 'fir_compiler_v7_2_10:/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[5].i_delay' (fir_compiler_v7_2_10_delay__parameterized6) to 'fir_compiler_v7_2_10:/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[8].i_delay'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "decimator.decimation_filter/rate_cnt_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decimator.decimation_filter/op_rate_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decimator.decimation_filter/comb_px_cnt_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5546] ROM "g_single_rate.i_single_rate/add" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decimator.decimation_filter/rate_cnt_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decimator.decimation_filter/op_rate_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decimator.decimation_filter/comb_px_cnt_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5546] ROM "decimator.decimation_filter/rate_cnt_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decimator.decimation_filter/op_rate_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decimator.decimation_filter/comb_px_cnt_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5546] ROM "decimator.decimation_filter/rate_cnt_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decimator.decimation_filter/op_rate_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decimator.decimation_filter/comb_px_cnt_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5546] ROM "decimator.decimation_filter/rate_cnt_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decimator.decimation_filter/op_rate_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decimator.decimation_filter/comb_px_cnt_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5546] ROM "decimator.decimation_filter/rate_cnt_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decimator.decimation_filter/op_rate_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decimator.decimation_filter/comb_px_cnt_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5546] ROM "decimator.decimation_filter/rate_cnt_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decimator.decimation_filter/op_rate_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decimator.decimation_filter/comb_px_cnt_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5546] ROM "decimator.decimation_filter/rate_cnt_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decimator.decimation_filter/op_rate_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decimator.decimation_filter/comb_px_cnt_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5546] ROM "inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/clk_div50_0/clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/PDM_convert_0/PDM_reg[0]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/PDM_convert_0/PDM_reg[1]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/PDM_convert_0/PDM_reg[2]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/PDM_convert_0/PDM_reg[3]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/PDM_convert_0/PDM_reg[4]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/PDM_convert_0/PDM_reg[5]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/PDM_convert_0/PDM_reg[6]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/PDM_convert_0/PDM_reg[7]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/PDM_convert_0/PDM_reg[8]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/PDM_convert_0/PDM_reg[9]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/PDM_convert_0/PDM_reg[10]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/PDM_convert_0/PDM_reg[11]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/PDM_convert_0/PDM_reg[12]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/PDM_convert_0/PDM_reg[13]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_8/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/PDM_convert_0/PDM_reg[0]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/PDM_convert_0/PDM_reg[1]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/PDM_convert_0/PDM_reg[2]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/PDM_convert_0/PDM_reg[3]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/PDM_convert_0/PDM_reg[4]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/PDM_convert_0/PDM_reg[5]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/PDM_convert_0/PDM_reg[6]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/PDM_convert_0/PDM_reg[7]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/PDM_convert_0/PDM_reg[8]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/PDM_convert_0/PDM_reg[9]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/PDM_convert_0/PDM_reg[10]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/PDM_convert_0/PDM_reg[11]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/PDM_convert_0/PDM_reg[12]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/PDM_convert_0/PDM_reg[13]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_7/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/PDM_convert_0/PDM_reg[0]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/PDM_convert_0/PDM_reg[1]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/PDM_convert_0/PDM_reg[2]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/PDM_convert_0/PDM_reg[3]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/PDM_convert_0/PDM_reg[4]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/PDM_convert_0/PDM_reg[5]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/PDM_convert_0/PDM_reg[6]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/PDM_convert_0/PDM_reg[7]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/PDM_convert_0/PDM_reg[8]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/PDM_convert_0/PDM_reg[9]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/PDM_convert_0/PDM_reg[10]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/PDM_convert_0/PDM_reg[11]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/PDM_convert_0/PDM_reg[12]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/PDM_convert_0/PDM_reg[13]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_6/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/PDM_convert_0/PDM_reg[0]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/PDM_convert_0/PDM_reg[1]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/PDM_convert_0/PDM_reg[2]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/PDM_convert_0/PDM_reg[3]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/PDM_convert_0/PDM_reg[4]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/PDM_convert_0/PDM_reg[5]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/PDM_convert_0/PDM_reg[6]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/PDM_convert_0/PDM_reg[7]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/PDM_convert_0/PDM_reg[8]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/PDM_convert_0/PDM_reg[9]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/PDM_convert_0/PDM_reg[10]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/PDM_convert_0/PDM_reg[11]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/PDM_convert_0/PDM_reg[12]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/PDM_convert_0/PDM_reg[13]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_5/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/PDM_convert_0/PDM_reg[0]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/PDM_convert_0/PDM_reg[1]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/PDM_convert_0/PDM_reg[2]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/PDM_convert_0/PDM_reg[3]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/PDM_convert_0/PDM_reg[4]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/PDM_convert_0/PDM_reg[5]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/PDM_convert_0/PDM_reg[6]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/PDM_convert_0/PDM_reg[7]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/PDM_convert_0/PDM_reg[8]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/PDM_convert_0/PDM_reg[9]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/PDM_convert_0/PDM_reg[10]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/PDM_convert_0/PDM_reg[11]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/PDM_convert_0/PDM_reg[12]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/PDM_convert_0/PDM_reg[13]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_4/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/PDM_convert_0/PDM_reg[0]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/PDM_convert_0/PDM_reg[1]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/PDM_convert_0/PDM_reg[2]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/PDM_convert_0/PDM_reg[3]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/PDM_convert_0/PDM_reg[4]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/PDM_convert_0/PDM_reg[5]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/PDM_convert_0/PDM_reg[6]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/PDM_convert_0/PDM_reg[7]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/PDM_convert_0/PDM_reg[8]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/PDM_convert_0/PDM_reg[9]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/PDM_convert_0/PDM_reg[10]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/PDM_convert_0/PDM_reg[11]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/PDM_convert_0/PDM_reg[12]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/PDM_convert_0/PDM_reg[13]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_3/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/PDM_convert_0/PDM_reg[0]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/PDM_convert_0/PDM_reg[1]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/PDM_convert_0/PDM_reg[2]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/PDM_convert_0/PDM_reg[3]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/PDM_convert_0/PDM_reg[4]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/PDM_convert_0/PDM_reg[5]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/PDM_convert_0/PDM_reg[6]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/PDM_convert_0/PDM_reg[7]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/PDM_convert_0/PDM_reg[8]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/PDM_convert_0/PDM_reg[9]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/PDM_convert_0/PDM_reg[10]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/PDM_convert_0/PDM_reg[11]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/PDM_convert_0/PDM_reg[12]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/PDM_convert_0/PDM_reg[13]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_2/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/PDM_convert_0/PDM_reg[0]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/PDM_convert_0/PDM_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/PDM_convert_0/PDM_reg[1]' (FDS) to 'inst/PDM_decoder_v1_0_S00_AXI_inst/PDM_decoder_8ch_inst/PDM_decoder_1/PDM_convert_0/PDM_reg[14]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PDM_decoder_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PDM_decoder_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/PDM_decoder_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_PDM_decoder_0_1.
INFO: [Synth 8-3332] Sequential element (inst/PDM_decoder_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_PDM_decoder_0_1.
INFO: [Synth 8-3332] Sequential element (inst/PDM_decoder_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_PDM_decoder_0_1.
INFO: [Synth 8-3332] Sequential element (inst/PDM_decoder_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_PDM_decoder_0_1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cic_compiler_0:/U0/i_synth/\decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.addsub_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cic_compiler_0:/U0/i_synth/\decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[6] )
INFO: [Synth 8-3332] Sequential element (decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.addsub_reg) is unused and will be removed from module cic_compiler_v4_0_12_viv.
INFO: [Synth 8-3332] Sequential element (decimator.decimation_filter/data_in_reg[2]) is unused and will be removed from module cic_compiler_v4_0_12_viv.
INFO: [Synth 8-3332] Sequential element (decimator.decimation_filter/data_in_reg[1]) is unused and will be removed from module cic_compiler_v4_0_12_viv.
INFO: [Synth 8-3332] Sequential element (decimator.decimation_filter/data_in_reg[0]) is unused and will be removed from module cic_compiler_v4_0_12_viv.
INFO: [Synth 8-3332] Sequential element (decimator.decimation_filter/gen_fixed_rate_ip.gen_data_in_dly/gen_reg.d_reg_reg[2]) is unused and will be removed from module cic_compiler_v4_0_12_viv.
INFO: [Synth 8-3332] Sequential element (decimator.decimation_filter/gen_fixed_rate_ip.gen_data_in_dly/gen_reg.d_reg_reg[1]) is unused and will be removed from module cic_compiler_v4_0_12_viv.
INFO: [Synth 8-3332] Sequential element (decimator.decimation_filter/gen_fixed_rate_ip.gen_data_in_dly/gen_reg.d_reg_reg[0]) is unused and will be removed from module cic_compiler_v4_0_12_viv.
INFO: [Synth 8-3332] Sequential element (decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.opcode_reg[6]) is unused and will be removed from module cic_compiler_v4_0_12_viv.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fir_compiler_v7_2_10:/i_synth/\g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_smac_cntrl.accum_opcode_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fir_compiler_v7_2_10:/i_synth/\g_single_rate.i_single_rate/g_semi_parallel_and_smac.chan_max_early_reg )
INFO: [Synth 8-3332] Sequential element (rd_avail_2_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (rd_valid_2_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (full_1_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (not_full_1_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (afull_1_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (aempty_1_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (not_aempty_1_reg) is unused and will be removed from module glb_srl_fifo.
INFO: [Synth 8-3332] Sequential element (fifo0/full_1_reg) is unused and will be removed from module glb_ifx_master.
INFO: [Synth 8-3332] Sequential element (fifo0/afull_1_reg) is unused and will be removed from module glb_ifx_master.
INFO: [Synth 8-3332] Sequential element (fifo0/aempty_1_reg) is unused and will be removed from module glb_ifx_master.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/gen_dly.gen_regs.delay_bus_reg[0][0]) is unused and will be removed from module fir_compiler_v7_2_10_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0]) is unused and will be removed from module fir_compiler_v7_2_10_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/gen_dly.gen_regs.delay_bus_reg[2][0]) is unused and will be removed from module fir_compiler_v7_2_10_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/gen_dly.gen_regs.delay_bus_reg[3][0]) is unused and will be removed from module fir_compiler_v7_2_10_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[4].i_delay/gen_dly.gen_regs.delay_bus_reg[0][0]) is unused and will be removed from module fir_compiler_v7_2_10_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[4].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0]) is unused and will be removed from module fir_compiler_v7_2_10_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.we_flush_reg) is unused and will be removed from module fir_compiler_v7_2_10_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[3].i_delay/gen_reg.d_reg_reg[0]) is unused and will be removed from module fir_compiler_v7_2_10_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[2].i_delay/gen_dly.gen_regs.delay_bus_reg[0][0]) is unused and will be removed from module fir_compiler_v7_2_10_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[2].i_delay/gen_dly.gen_regs.delay_bus_reg[1][0]) is unused and will be removed from module fir_compiler_v7_2_10_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.chan_max_early_reg) is unused and will be removed from module fir_compiler_v7_2_10_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_smac_cntrl.accum_opcode_reg[2]) is unused and will be removed from module fir_compiler_v7_2_10_viv.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.sclr_cntrl_algn_reg[0]) is unused and will be removed from module fir_compiler_v7_2_10_viv__8.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.sclr_cntrl_algn_reg[0]) is unused and will be removed from module fir_compiler_v7_2_10_viv__9.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.sclr_cntrl_algn_reg[0]) is unused and will be removed from module fir_compiler_v7_2_10_viv__10.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.sclr_cntrl_algn_reg[0]) is unused and will be removed from module fir_compiler_v7_2_10_viv__11.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.sclr_cntrl_algn_reg[0]) is unused and will be removed from module fir_compiler_v7_2_10_viv__12.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.sclr_cntrl_algn_reg[0]) is unused and will be removed from module fir_compiler_v7_2_10_viv__13.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.sclr_cntrl_algn_reg[0]) is unused and will be removed from module fir_compiler_v7_2_10_viv__14.
INFO: [Synth 8-3332] Sequential element (g_single_rate.i_single_rate/g_semi_parallel_and_smac.sclr_cntrl_algn_reg[0]) is unused and will be removed from module fir_compiler_v7_2_10_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:50 ; elapsed = 00:02:18 . Memory (MB): peak = 864.977 ; gain = 558.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:24 ; elapsed = 00:02:58 . Memory (MB): peak = 896.242 ; gain = 589.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:26 ; elapsed = 00:02:59 . Memory (MB): peak = 897.535 ; gain = 591.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:30 ; elapsed = 00:03:05 . Memory (MB): peak = 918.176 ; gain = 611.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:34 ; elapsed = 00:03:09 . Memory (MB): peak = 918.176 ; gain = 611.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:34 ; elapsed = 00:03:09 . Memory (MB): peak = 918.176 ; gain = 611.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:35 ; elapsed = 00:03:10 . Memory (MB): peak = 918.176 ; gain = 611.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:35 ; elapsed = 00:03:10 . Memory (MB): peak = 918.176 ; gain = 611.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:35 ; elapsed = 00:03:11 . Memory (MB): peak = 918.176 ; gain = 611.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:36 ; elapsed = 00:03:11 . Memory (MB): peak = 918.176 ; gain = 611.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    32|
|2     |DSP48E1   |    16|
|3     |DSP48E1_1 |     8|
|4     |LUT1      |    89|
|5     |LUT2      |   386|
|6     |LUT3      |   460|
|7     |LUT4      |   150|
|8     |LUT5      |   243|
|9     |LUT6      |   295|
|10    |MUXF7     |    32|
|11    |SRL16E    |  1200|
|12    |SRLC32E   |   256|
|13    |FDCE      |   266|
|14    |FDRE      |  3632|
|15    |FDSE      |   225|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:36 ; elapsed = 00:03:11 . Memory (MB): peak = 918.176 ; gain = 611.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 86 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:14 ; elapsed = 00:02:24 . Memory (MB): peak = 918.176 ; gain = 295.555
Synthesis Optimization Complete : Time (s): cpu = 00:02:36 ; elapsed = 00:03:11 . Memory (MB): peak = 918.176 ; gain = 611.918
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
234 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:45 ; elapsed = 00:03:25 . Memory (MB): peak = 918.176 ; gain = 623.438
INFO: [Common 17-1381] The checkpoint 'C:/Users/IRON/Desktop/MIC2SD/MIC2SD.runs/design_1_PDM_decoder_0_1_synth_1/design_1_PDM_decoder_0_1.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/IRON/Desktop/MIC2SD/MIC2SD.srcs/sources_1/bd/design_1/ip/design_1_PDM_decoder_0_1/design_1_PDM_decoder_0_1.xci
INFO: [Coretcl 2-1174] Renamed 396 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/IRON/Desktop/MIC2SD/MIC2SD.runs/design_1_PDM_decoder_0_1_synth_1/design_1_PDM_decoder_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_PDM_decoder_0_1_utilization_synth.rpt -pb design_1_PDM_decoder_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.620 . Memory (MB): peak = 918.176 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jan  1 18:38:16 2021...
