/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [3:0] _05_;
  wire [3:0] _06_;
  reg [13:0] _07_;
  wire [6:0] _08_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_16z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [12:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [30:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [26:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = in_data[155] ? _00_ : celloutsig_1_6z;
  assign celloutsig_1_16z = celloutsig_1_6z ? celloutsig_1_3z[23] : _01_;
  assign celloutsig_0_16z = celloutsig_0_6z[0] ? celloutsig_0_7z : celloutsig_0_12z;
  assign celloutsig_0_24z = celloutsig_0_0z[0] ? celloutsig_0_9z[1] : celloutsig_0_16z;
  assign celloutsig_1_18z = !(celloutsig_1_12z ? in_data[135] : celloutsig_1_16z);
  assign celloutsig_0_5z = ~((celloutsig_0_4z[1] | celloutsig_0_2z) & (celloutsig_0_3z[0] | celloutsig_0_2z));
  assign celloutsig_0_7z = ~((celloutsig_0_0z[0] | celloutsig_0_2z) & (_02_ | celloutsig_0_5z));
  assign celloutsig_1_0z = ~((in_data[98] | in_data[146]) & (in_data[125] | in_data[133]));
  assign celloutsig_0_2z = ~((celloutsig_0_0z[0] | in_data[61]) & (in_data[1] | in_data[16]));
  assign celloutsig_1_6z = in_data[163] | ~(celloutsig_1_3z[18]);
  assign celloutsig_0_8z = _03_ ^ celloutsig_0_3z[0];
  assign celloutsig_0_23z = celloutsig_0_4z[0] ^ celloutsig_0_10z;
  assign celloutsig_1_7z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z } + celloutsig_1_1z[22:14];
  assign celloutsig_1_13z = { celloutsig_1_4z, celloutsig_1_7z } + { celloutsig_1_3z[25:16], celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_10z };
  assign celloutsig_0_6z = in_data[60:58] + { celloutsig_0_0z[1:0], celloutsig_0_5z };
  assign celloutsig_0_9z = { _05_[3], _03_, _05_[1:0] } + celloutsig_0_3z[3:0];
  reg [3:0] _25_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _25_ <= 4'h0;
    else _25_ <= celloutsig_1_1z[21:18];
  assign { _01_, _00_, _06_[1:0] } = _25_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _07_ <= 14'h0000;
    else _07_ <= { celloutsig_1_13z[12:1], celloutsig_1_6z, celloutsig_1_8z };
  reg [6:0] _27_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _27_ <= 7'h00;
    else _27_ <= in_data[29:23];
  assign { _04_, _02_, _08_[4], _05_[3], _03_, _05_[1:0] } = _27_;
  assign celloutsig_0_0z = in_data[52:50] & in_data[21:19];
  assign celloutsig_1_19z = celloutsig_1_4z & _07_[12:9];
  assign celloutsig_0_4z = { celloutsig_0_0z[2], celloutsig_0_3z } & { _05_[3], _03_, _05_[1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_4z = celloutsig_1_3z[17:14] / { 1'h1, celloutsig_1_3z[15], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_3z[23:12], celloutsig_1_8z } == { celloutsig_1_5z[3], _01_, _00_, _06_[1:0], celloutsig_1_5z };
  assign celloutsig_0_10z = { in_data[84:56], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_5z } < { in_data[30:5], celloutsig_0_4z };
  assign celloutsig_1_8z = in_data[126] & ~(celloutsig_1_2z);
  assign celloutsig_1_2z = in_data[105] & ~(in_data[151]);
  assign celloutsig_1_3z = in_data[168:142] % { 1'h1, in_data[173:148] };
  assign celloutsig_0_3z = { _02_, _08_[4], _05_[3], _03_, celloutsig_0_2z } % { 1'h1, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_5z = { celloutsig_1_1z[29:27], celloutsig_1_0z, celloutsig_1_4z } % { 1'h1, celloutsig_1_1z[7:1] };
  assign celloutsig_1_1z = in_data[129:99] % { 1'h1, in_data[131:102] };
  assign celloutsig_0_12z = ~((in_data[26] & celloutsig_0_3z[1]) | (celloutsig_0_8z & celloutsig_0_6z[1]));
  assign _05_[2] = _03_;
  assign _06_[3:2] = { _01_, _00_ };
  assign { _08_[6:5], _08_[3:0] } = { _04_, _02_, _05_[3], _03_, _05_[1:0] };
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
