
Register description
==========================

+----------------------+-------------+
| Name                 | Description |
+----------------------+-------------+
| `DMA2D_IntStatus`_   |             |
+----------------------+-------------+
| `DMA2D_IntTCStatus`_ |             |
+----------------------+-------------+
| `DMA2D_IntTCClear`_  |             |
+----------------------+-------------+
| `DMA2D_EnbldChns`_   |             |
+----------------------+-------------+
| `DMA2D_Config`_      |             |
+----------------------+-------------+
| `DMA2D_Sync`_        |             |
+----------------------+-------------+
| `DMA2D_SoftBReq`_    |             |
+----------------------+-------------+
| `DMA2D_SoftLBReq`_   |             |
+----------------------+-------------+
| `DMA2D_SoftSReq`_    |             |
+----------------------+-------------+
| `DMA2D_SoftLSReq`_   |             |
+----------------------+-------------+
| `DMA2D_C0SrcAddr`_   |             |
+----------------------+-------------+
| `DMA2D_C0DstAddr`_   |             |
+----------------------+-------------+
| `DMA2D_C0LLI`_       |             |
+----------------------+-------------+
| `DMA2D_C0_BUS`_      |             |
+----------------------+-------------+
| `DMA2D_C0_SRC_CNT`_  |             |
+----------------------+-------------+
| `DMA2D_C0_SRC_XIC`_  |             |
+----------------------+-------------+
| `DMA2D_C0_SRC_YIC`_  |             |
+----------------------+-------------+
| `DMA2D_C0_DST_CNT`_  |             |
+----------------------+-------------+
| `DMA2D_C0_DST_XIC`_  |             |
+----------------------+-------------+
| `DMA2D_C0_DST_YIC`_  |             |
+----------------------+-------------+
| `DMA2D_C0_KEY`_      |             |
+----------------------+-------------+
| `DMA2D_C0_KEY_EN`_   |             |
+----------------------+-------------+
| `DMA2D_C0_CFG`_      |             |
+----------------------+-------------+

DMA2D_IntStatus
-----------------
 
**Address：**  0x30006000
 
.. figure:: ../../picture/2ddma_DMA2D_IntStatus.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                |
    +==========+==============================+========+=============+============================================+
    | 31:8     | RSVD                         |        |             |                                            |
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 7:0      | IntStatus                    | r      | 0           | Status of the DMA interrupts after masking |
    +----------+------------------------------+--------+-------------+--------------------------------------------+

DMA2D_IntTCStatus
-------------------
 
**Address：**  0x30006004
 
.. figure:: ../../picture/2ddma_DMA2D_IntTCStatus.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                             |
    +==========+==============================+========+=============+=========================================+
    | 31:8     | RSVD                         |        |             |                                         |
    +----------+------------------------------+--------+-------------+-----------------------------------------+
    | 7:0      | IntTCStatus                  | r      | 0           | Interrupt terminal count request status |
    +----------+------------------------------+--------+-------------+-----------------------------------------+

DMA2D_IntTCClear
------------------
 
**Address：**  0x30006008
 
.. figure:: ../../picture/2ddma_DMA2D_IntTCClear.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                  |
    +==========+==============================+========+=============+==============================+
    | 31:8     | RSVD                         |        |             |                              |
    +----------+------------------------------+--------+-------------+------------------------------+
    | 7:0      | IntTCClear                   | w1p    | 0           | Terminal count request clear |
    +----------+------------------------------+--------+-------------+------------------------------+

DMA2D_EnbldChns
-----------------
 
**Address：**  0x3000600c
 
.. figure:: ../../picture/2ddma_DMA2D_EnbldChns.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------+
    | Bit      | Name                         |Type    | Reset       | Description           |
    +==========+==============================+========+=============+=======================+
    | 31:8     | RSVD                         |        |             |                       |
    +----------+------------------------------+--------+-------------+-----------------------+
    | 7:0      | EnabledChannels              | r      | 0           | Channel enable status |
    +----------+------------------------------+--------+-------------+-----------------------+

DMA2D_Config
--------------
 
**Address：**  0x30006010
 
.. figure:: ../../picture/2ddma_DMA2D_Config.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-------------------------+
    | Bit      | Name                         |Type    | Reset       | Description             |
    +==========+==============================+========+=============+=========================+
    | 31:24    | RSVD                         |        |             |                         |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 23:16    | ChClkCG                      | r/w    | 8'hff       | Channel Clock cg enable |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 15:1     | RSVD                         |        |             |                         |
    +----------+------------------------------+--------+-------------+-------------------------+
    | 0        | E                            | r/w    | 0           | SMDMA Enable.           |
    +----------+------------------------------+--------+-------------+-------------------------+

DMA2D_Sync
------------
 
**Address：**  0x30006014
 
.. figure:: ../../picture/2ddma_DMA2D_Sync.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                                                |
    +==========+==============================+========+=============+============================================================================+
    | 31:0     | DMA_Sync                     | r/w    | 0           | DMA synchronization logic for DMA request signals: 0 = enable, 1 = disable |
    +----------+------------------------------+--------+-------------+----------------------------------------------------------------------------+

DMA2D_SoftBReq
----------------
 
**Address：**  0x30006018
 
.. figure:: ../../picture/2ddma_DMA2D_SoftBReq.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------------------+
    | Bit      | Name                         |Type    | Reset       | Description            |
    +==========+==============================+========+=============+========================+
    | 31:0     | SoftBReq                     | r/w    | 0           | Software burst request |
    +----------+------------------------------+--------+-------------+------------------------+

DMA2D_SoftLBReq
-----------------
 
**Address：**  0x3000601c
 
.. figure:: ../../picture/2ddma_DMA2D_SoftLBReq.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                 |
    +==========+==============================+========+=============+=============================+
    | 31:0     | SoftLBReq                    | r/w    | 0           | Software last burst request |
    +----------+------------------------------+--------+-------------+-----------------------------+

DMA2D_SoftSReq
----------------
 
**Address：**  0x30006020
 
.. figure:: ../../picture/2ddma_DMA2D_SoftSReq.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-------------------------+
    | Bit      | Name                         |Type    | Reset       | Description             |
    +==========+==============================+========+=============+=========================+
    | 31:0     | SoftSReq                     | r/w    | 0           | Software signle request |
    +----------+------------------------------+--------+-------------+-------------------------+

DMA2D_SoftLSReq
-----------------
 
**Address：**  0x30006024
 
.. figure:: ../../picture/2ddma_DMA2D_SoftLSReq.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                  |
    +==========+==============================+========+=============+==============================+
    | 31:0     | SoftLSReq                    | r/w    | 0           | Software last signle request |
    +----------+------------------------------+--------+-------------+------------------------------+

DMA2D_C0SrcAddr
-----------------
 
**Address：**  0x30006100
 
.. figure:: ../../picture/2ddma_DMA2D_C0SrcAddr.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------+
    | Bit      | Name                         |Type    | Reset       | Description        |
    +==========+==============================+========+=============+====================+
    | 31:0     | SrcAddr                      | r/w    | 0           | DMA source address |
    +----------+------------------------------+--------+-------------+--------------------+

DMA2D_C0DstAddr
-----------------
 
**Address：**  0x30006104
 
.. figure:: ../../picture/2ddma_DMA2D_C0DstAddr.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-------------------------+
    | Bit      | Name                         |Type    | Reset       | Description             |
    +==========+==============================+========+=============+=========================+
    | 31:0     | DstAddr                      | r/w    | 0           | DMA Destination address |
    +----------+------------------------------+--------+-------------+-------------------------+

DMA2D_C0LLI
-------------
 
**Address：**  0x30006108
 
.. figure:: ../../picture/2ddma_DMA2D_C0LLI.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------+
    | Bit      | Name                         |Type    | Reset       | Description              |
    +==========+==============================+========+=============+==========================+
    | 31:2     | LLI_ADDR                     | r/w    | 0           | Next linked list address |
    +----------+------------------------------+--------+-------------+--------------------------+
    | 1        | RSVD                         |        |             |                          |
    +----------+------------------------------+--------+-------------+--------------------------+
    | 0        | LLI_EN                       | r/w    | 0           | Next LLI enable          |
    +----------+------------------------------+--------+-------------+--------------------------+

DMA2D_C0_BUS
--------------
 
**Address：**  0x3000610c
 
.. figure:: ../../picture/2ddma_DMA2D_C0_BUS.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                                                                                                              |
    +==========+==============================+========+=============+==========================================================================================================================================+
    | 31       | I                            | r/w    | 0           | Terminal count interrupt enable bit. It controls whether the current LLI is expected to trigger the terminal count interrupt.            |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
    | 30:28    | Prot                         | r/w    | 0           | Hprot Setting                                                                                                                            |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
    | 27       | DI                           | r/w    | 1           | Only work when reg_dma_2d_en = 0                                                                                                         |
    +          +                              +        +             +                                                                                                                                          +
    |          |                              |        |             | Destination increment. When set, the Destination address is incremented after each transfer.                                             |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
    | 26       | SI                           | r/w    | 1           | Only work when reg_dma_2d_en = 0                                                                                                         |
    +          +                              +        +             +                                                                                                                                          +
    |          |                              |        |             | Source increment. When set, the source address is incremented after each transfer.                                                       |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
    | 25:23    | RSVD                         |        |             |                                                                                                                                          |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
    | 22:21    | DST_SIZE                     | r/w    | 2'd2        | Destination transfer width: 8/16/32                                                                                                      |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
    | 20       | RSVD                         |        |             |                                                                                                                                          |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
    | 19:18    | SRC_SIZE                     | r/w    | 2'd2        | Source transfer width: 8/16/32                                                                                                           |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
    | 17       | RSVD                         |        |             |                                                                                                                                          |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
    | 16:15    | DST_BURST                    | r/w    | 2'd1        | Destination burst size: 1/4/8/16                                                                                                         |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
    | 14       | RSVD                         |        |             |                                                                                                                                          |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
    | 13:12    | SRC_BURST                    | r/w    | 2'd1        |                                                                                                                                          |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+
    | 11:0     | TransferSize                 | r/w    | 0           | Only work when reg_dma_2d_en = 0                                                                                                         |
    +          +                              +        +             +                                                                                                                                          +
    |          |                              |        |             | Transfer size: 0~4095. Number of data transfers left to complete when the SMDMA is the flow controller.                                  |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------------------------------+

DMA2D_C0_SRC_CNT
------------------
 
**Address：**  0x30006110
 
.. figure:: ../../picture/2ddma_DMA2D_C0_SRC_CNT.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                               |
    +==========+==============================+========+=============+===========================================================+
    | 31:16    | SRC_Y_CNT                    | r/w    | 16'd0       | Only work when reg_dma_2d_en = 1                          |
    +          +                              +        +             +                                                           +
    |          |                              |        |             | Source Y-direction Count                                  |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------+
    | 15:0     | SRC_X_CNT                    | r/w    | 16'd0       | Only work when reg_dma_2d_en = 1                          |
    +          +                              +        +             +                                                           +
    |          |                              |        |             | Source X-direction Count                                  |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------+

DMA2D_C0_SRC_XIC
------------------
 
**Address：**  0x30006114
 
.. figure:: ../../picture/2ddma_DMA2D_C0_SRC_XIC.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                                                                                      |
    +==========+==============================+========+=============+==================================================================================================================+
    | 31:0     | SRC_X_INCR                   | r/w    | 32'd0       | Only work when reg_dma_2d_en = 1                                                                                 |
    +          +                              +        +             +                                                                                                                  +
    |          |                              |        |             | Source Y-direction address increment                                                                             |
    +          +                              +        +             +                                                                                                                  +
    |          |                              |        |             | Must allign "SWidth" setting                                                                                     |
    +          +                              +        +             +                                                                                                                  +
    |          |                              |        |             | [16] sign-bit                                                                                                    |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------+

DMA2D_C0_SRC_YIC
------------------
 
**Address：**  0x30006118
 
.. figure:: ../../picture/2ddma_DMA2D_C0_SRC_YIC.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                                                                                      |
    +==========+==============================+========+=============+==================================================================================================================+
    | 31:0     | SRC_Y_INCR                   | r/w    | 32'd0       | Only work when reg_dma_2d_en = 1                                                                                 |
    +          +                              +        +             +                                                                                                                  +
    |          |                              |        |             | Source Y-direction address increment                                                                             |
    +          +                              +        +             +                                                                                                                  +
    |          |                              |        |             | Must allign "SWidth" setting                                                                                     |
    +          +                              +        +             +                                                                                                                  +
    |          |                              |        |             | [16] sign-bit                                                                                                    |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------+

DMA2D_C0_DST_CNT
------------------
 
**Address：**  0x3000611c
 
.. figure:: ../../picture/2ddma_DMA2D_C0_DST_CNT.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                               |
    +==========+==============================+========+=============+===========================================================+
    | 31:16    | RSVD                         |        |             |                                                           |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------+
    | 15:0     | DST_X_CNT                    | r/w    | 16'd0       | Only work when reg_dma_2d_en = 1                          |
    +          +                              +        +             +                                                           +
    |          |                              |        |             | Source X-direction Count                                  |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------+

DMA2D_C0_DST_XIC
------------------
 
**Address：**  0x30006120
 
.. figure:: ../../picture/2ddma_DMA2D_C0_DST_XIC.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                                                                                      |
    +==========+==============================+========+=============+==================================================================================================================+
    | 31:0     | DST_X_INCR                   | r/w    | 32'd0       | Only work when reg_dma_2d_en = 1                                                                                 |
    +          +                              +        +             +                                                                                                                  +
    |          |                              |        |             | Source Y-direction address increment                                                                             |
    +          +                              +        +             +                                                                                                                  +
    |          |                              |        |             | Must allign "SWidth" setting                                                                                     |
    +          +                              +        +             +                                                                                                                  +
    |          |                              |        |             | [16] sign-bit                                                                                                    |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------+

DMA2D_C0_DST_YIC
------------------
 
**Address：**  0x30006124
 
.. figure:: ../../picture/2ddma_DMA2D_C0_DST_YIC.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                                                                                            |
    +==========+==============================+========+=============+========================================================================================================================+
    | 31:0     | DST_Y_INCR                   | r/w    | 32'd0       | Only work when reg_dma_2d_en = 1                                                                                       |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | Desitination Y-direction address increment                                                                             |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | Must allign "DWidth" setting                                                                                           |
    +          +                              +        +             +                                                                                                                        +
    |          |                              |        |             | [16] sign-bit                                                                                                          |
    +----------+------------------------------+--------+-------------+------------------------------------------------------------------------------------------------------------------------+

DMA2D_C0_KEY
--------------
 
**Address：**  0x30006174
 
.. figure:: ../../picture/2ddma_DMA2D_C0_KEY.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------+
    | Bit      | Name                         |Type    | Reset       | Description|
    +==========+==============================+========+=============+===========+
    | 31:24    | KEY3                         | r/w    | 0           | Key value |
    +----------+------------------------------+--------+-------------+-----------+
    | 23:16    | KEY2                         | r/w    | 0           | Key value |
    +----------+------------------------------+--------+-------------+-----------+
    | 15:8     | KEY1                         | r/w    | 0           | Key value |
    +----------+------------------------------+--------+-------------+-----------+
    | 7:0      | KEY0                         | r/w    | 0           | Key value |
    +----------+------------------------------+--------+-------------+-----------+

DMA2D_C0_KEY_EN
-----------------
 
**Address：**  0x30006178
 
.. figure:: ../../picture/2ddma_DMA2D_C0_KEY_EN.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                                                                         |
    +==========+==============================+========+=============+=====================================================================================================+
    | 31:8     | RSVD                         |        |             |                                                                                                     |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------+
    | 7:4      | KEY_STRB                     | r/w    | 4'h0        | According Key mode set Key STRB                                                                     |
    +          +                              +        +             +                                                                                                     +
    |          |                              |        |             | Key mode : Key STRB                                                                                 |
    +          +                              +        +             +                                                                                                     +
    |          |                              |        |             | 2'd0 : 4'h1                                                                                         |
    +          +                              +        +             +                                                                                                     +
    |          |                              |        |             | 2'd1 : 4'h3                                                                                         |
    +          +                              +        +             +                                                                                                     +
    |          |                              |        |             | 2'd2 : 4'h7                                                                                         |
    +          +                              +        +             +                                                                                                     +
    |          |                              |        |             | 2'd3 : 4'hf                                                                                         |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------+
    | 3        | RSVD                         |        |             |                                                                                                     |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------+
    | 2:1      | KEY_MODE                     | r/w    | 0           | Key Mode                                                                                            |
    +          +                              +        +             +                                                                                                     +
    |          |                              |        |             | 2'd0 : 8-bit mode                                                                                   |
    +          +                              +        +             +                                                                                                     +
    |          |                              |        |             | 2'd1 : 16-bit mode                                                                                  |
    +          +                              +        +             +                                                                                                     +
    |          |                              |        |             | 2'd2 : 24-bit mode                                                                                  |
    +          +                              +        +             +                                                                                                     +
    |          |                              |        |             | 2'd3 : 32-bit mode                                                                                  |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------+
    | 0        | KEY_EN                       | r/w    | 0           | Key enable                                                                                          |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------+

DMA2D_C0_CFG
--------------
 
**Address：**  0x3000617c
 
.. figure:: ../../picture/2ddma_DMA2D_C0_CFG.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                                                                                                                                                                                                                                                                                                                                                                                                     |
    +==========+==============================+========+=============+=================================================================================================================================================================================================================================================================================================================================================================================================================================+
    | 31       | reg_dma_2d_en                | r/w    | 0           | DMA 2d enable                                                                                                                                                                                                                                                                                                                                                                                                                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 30       | RSVD                         |        |             |                                                                                                                                                                                                                                                                                                                                                                                                                                 |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 29:20    | LLICounter                   | r      | 0           | LLI counter. Increased 1 each LLI run. Cleared 0 when config Control.                                                                                                                                                                                                                                                                                                                                                           |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 19:17    | RSVD                         |        |             |                                                                                                                                                                                                                                                                                                                                                                                                                                 |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 16       | FIFO_Empty                   | r      | 0           | Active: 0 = no data in FIFO of the channel, 1 = FIFO of the channel has data.                                                                                                                                                                                                                                                                                                                                                   |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 15       | RSVD                         |        |             |                                                                                                                                                                                                                                                                                                                                                                                                                                 |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 14       | AHB_B2B                      | r/w    | 0           | AHB back to back enable                                                                                                                                                                                                                                                                                                                                                                                                         |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 13:11    | FlowCntrl                    | r/w    | 0           | 000: Memory-to-memory (DMA)                                                                                                                                                                                                                                                                                                                                                                                                     |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                 +
    |          |                              |        |             | 001: Memory-to-peripheral (DMA)                                                                                                                                                                                                                                                                                                                                                                                                 |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                 +
    |          |                              |        |             | 010: Peripheral-to-memory (DMA)                                                                                                                                                                                                                                                                                                                                                                                                 |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                 +
    |          |                              |        |             | 011: Source peripheral-to-Destination peripheral (DMA)                                                                                                                                                                                                                                                                                                                                                                          |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                 +
    |          |                              |        |             | The following only work when reg_dma_2d_en=0 :                                                                                                                                                                                                                                                                                                                                                                                  |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                 +
    |          |                              |        |             | 100: Source peripheral-to-Destination peripheral (Destination peripheral)                                                                                                                                                                                                                                                                                                                                                       |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                 +
    |          |                              |        |             | 101: Memory-to-peripheral (peripheral)                                                                                                                                                                                                                                                                                                                                                                                          |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                 +
    |          |                              |        |             | 110: Peripheral-to-memory (peripheral)                                                                                                                                                                                                                                                                                                                                                                                          |
    +          +                              +        +             +                                                                                                                                                                                                                                                                                                                                                                                                                                 +
    |          |                              |        |             | 111: Source peripheral-to-Destination peripheral (Source peripheral)                                                                                                                                                                                                                                                                                                                                                            |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 10:6     | DstPeripheral                | r/w    | 0           | Destination peripheral.                                                                                                                                                                                                                                                                                                                                                                                                         |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 5:1      | SrcPeripheral                | r/w    | 0           | Source peripheral.                                                                                                                                                                                                                                                                                                                                                                                                              |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
    | 0        | CH_EN                        | r/w    | 0           | Channel enable.                                                                                                                                                                                                                                                                                                                                                                                                                 |
    +----------+------------------------------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

