library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity xor1 is
    Port ( a : in  STD_LOGIC;
           b : in  STD_LOGIC;
           x : out  STD_LOGIC);
end xor1;

architecture Behavioral of xor1 is

begin

x<=not(a xor b);

end Behavioral;
