; Complex instruction set for a CPU

;

; Instruction format:

;   <mnemonic> <operands>

;

; Mnemonics:

;   LOAD <destination>, <source>

;   STORE <destination>, <source>

;   ADD <destination>, <source1>, <source2>

;   SUB <destination>, <source1>, <source2>

;   MUL <destination>, <source1>, <source2>

;   DIV <destination>, <source1>, <source2>

;   MOD <destination>, <source1>, <source2>

;   AND <destination>, <source1>, <source2>

;   OR <destination>, <source1>, <source2>

;   XOR <destination>, <source1>, <source2>

;   NOT <destination>, <source>

;   SHL <destination>, <source>, <shift>

;   SHR <destination>, <source>, <shift>

;   JMP <label>

;   JZ <label>

;   JNZ <label>

;   JC <label>

;   JNC <label>

;   JEQ <label>

;   JNE <label>

;   JG <label>

;   JL <label>

;   JGE <label>

;   JLE <label>
;   HLT
;   RET
;   CALL

