
*** Running vivado
    with args -log uart_reg_rx_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_reg_rx_module.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source uart_reg_rx_module.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'xilinx.com:user:FDMA:1.0' found within IP repository 'g:/Github/verilog_module'.
File in use: g:/Github/verilog_module/IP/uifdma/FDMA.xml
File ignored: g:/Github/verilog_module/IP/uifdmadbuf/FDMA.xml
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'xilinx.com:user:FDMA_rtl:1.0' found within IP repository 'g:/Github/verilog_module'.
File in use: g:/Github/verilog_module/IP/uifdma/FDMA_rtl.xml
File ignored: g:/Github/verilog_module/IP/uifdmadbuf/FDMA_rtl.xml
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/Github/verilog_module'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'kulya.cn:user:uart_reg_rx_module:1.1'. The one found in IP location 'g:/Github/verilog_module/IP/Uart_RX_Core_V1_1/tmp_edit_project.srcs/sources_1/imports/Uart_RX_Core_V1_1' will take precedence over the same IP in location g:/Github/verilog_module/IP/Uart_RX_Core_V1_1
Command: synth_design -top uart_reg_rx_module -part xc7a200tifbv676-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200ti'
INFO: [Device 21-403] Loading part xc7a200tifbv676-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 40228
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1505.945 ; gain = 447.332
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_reg_rx_module' [G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/src/uart_reg_rx_module.v:21]
INFO: [Synth 8-6157] synthesizing module 'uart_bit_rx_module' [G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/src/uart_bit_rx_module.v:2]
	Parameter CLK_FRE bound to: 50 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter IDLE_CYCLE bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_bit_rx_module' (0#1) [G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/src/uart_bit_rx_module.v:2]
INFO: [Synth 8-6157] synthesizing module 'Ser2Par' [G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/src/Ser2Par.v:23]
	Parameter SERWIDTH bound to: 8 - type: integer 
	Parameter PARWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Ser2Par' (0#1) [G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/src/Ser2Par.v:23]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 5 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:506]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1214]
INFO: [Synth 8-226] default block is never used [D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1281]
INFO: [Synth 8-226] default block is never used [D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1303]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1914]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1914]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1626]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1626]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1866]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1962]
WARNING: [Synth 8-7071] port 'sleep' of module 'xpm_fifo_sync' is unconnected for instance 'xpm_fifo_sync_inst' [G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/src/uart_reg_rx_module.v:96]
WARNING: [Synth 8-7071] port 'wr_data_count' of module 'xpm_fifo_sync' is unconnected for instance 'xpm_fifo_sync_inst' [G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/src/uart_reg_rx_module.v:96]
WARNING: [Synth 8-7071] port 'overflow' of module 'xpm_fifo_sync' is unconnected for instance 'xpm_fifo_sync_inst' [G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/src/uart_reg_rx_module.v:96]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'xpm_fifo_sync' is unconnected for instance 'xpm_fifo_sync_inst' [G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/src/uart_reg_rx_module.v:96]
WARNING: [Synth 8-7071] port 'almost_full' of module 'xpm_fifo_sync' is unconnected for instance 'xpm_fifo_sync_inst' [G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/src/uart_reg_rx_module.v:96]
WARNING: [Synth 8-7071] port 'wr_ack' of module 'xpm_fifo_sync' is unconnected for instance 'xpm_fifo_sync_inst' [G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/src/uart_reg_rx_module.v:96]
WARNING: [Synth 8-7071] port 'rd_data_count' of module 'xpm_fifo_sync' is unconnected for instance 'xpm_fifo_sync_inst' [G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/src/uart_reg_rx_module.v:96]
WARNING: [Synth 8-7071] port 'underflow' of module 'xpm_fifo_sync' is unconnected for instance 'xpm_fifo_sync_inst' [G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/src/uart_reg_rx_module.v:96]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'xpm_fifo_sync' is unconnected for instance 'xpm_fifo_sync_inst' [G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/src/uart_reg_rx_module.v:96]
WARNING: [Synth 8-7071] port 'almost_empty' of module 'xpm_fifo_sync' is unconnected for instance 'xpm_fifo_sync_inst' [G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/src/uart_reg_rx_module.v:96]
WARNING: [Synth 8-7071] port 'injectsbiterr' of module 'xpm_fifo_sync' is unconnected for instance 'xpm_fifo_sync_inst' [G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/src/uart_reg_rx_module.v:96]
WARNING: [Synth 8-7071] port 'injectdbiterr' of module 'xpm_fifo_sync' is unconnected for instance 'xpm_fifo_sync_inst' [G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/src/uart_reg_rx_module.v:96]
WARNING: [Synth 8-7071] port 'sbiterr' of module 'xpm_fifo_sync' is unconnected for instance 'xpm_fifo_sync_inst' [G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/src/uart_reg_rx_module.v:96]
WARNING: [Synth 8-7071] port 'dbiterr' of module 'xpm_fifo_sync' is unconnected for instance 'xpm_fifo_sync_inst' [G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/src/uart_reg_rx_module.v:96]
WARNING: [Synth 8-7023] instance 'xpm_fifo_sync_inst' of module 'xpm_fifo_sync' has 25 connections declared, but only 11 given [G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/src/uart_reg_rx_module.v:96]
INFO: [Synth 8-6155] done synthesizing module 'uart_reg_rx_module' (0#1) [G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.srcs/sources_1/imports/src/uart_reg_rx_module.v:21]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3069]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1398]
WARNING: [Synth 8-7129] Port rd_clk in module xpm_fifo_rst is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[31] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[30] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[29] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[28] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[27] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[26] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[25] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[24] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[23] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[22] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[21] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[20] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[19] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[18] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[17] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[16] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[15] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[14] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[13] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[12] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[11] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[10] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[9] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[8] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1621.781 ; gain = 563.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1621.781 ; gain = 563.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1621.781 ; gain = 563.168
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1621.781 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/EmbeddedWare/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_reg_rx_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_reg_rx_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 1 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1701.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1701.176 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1701.176 ; gain = 642.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tifbv676-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1701.176 ; gain = 642.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for xpm_fifo_sync_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1701.176 ; gain = 642.562
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_bit_rx_module'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                            00001 |                              001
                 S_START |                            10000 |                              010
              S_REC_BYTE |                            01000 |                              011
                  S_STOP |                            00100 |                              100
                  S_DATA |                            00010 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_bit_rx_module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1701.176 ; gain = 642.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   4 Input    5 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 1     
	   4 Input    4 Bit       Adders := 3     
	   3 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   4 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 23    
+---RAMs : 
	              512 Bit	(16 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 33    
	   4 Input    2 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[31] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[30] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[29] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[28] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[27] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[26] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[25] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[24] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[23] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[22] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[21] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[20] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[19] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[18] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[17] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[16] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[15] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[14] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[13] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[12] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[11] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[10] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[9] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[8] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1701.176 ; gain = 642.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-------------+
|Module Name                                                             | RTL Object                       | Inference | Size (Depth x Width) | Primitives  | 
+------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-------------+
|xpm_fifo_sync_inst/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 32              | RAM32M x 6  | 
+------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1701.176 ; gain = 642.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1701.176 ; gain = 642.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-------------+
|Module Name                                                             | RTL Object                       | Inference | Size (Depth x Width) | Primitives  | 
+------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-------------+
|xpm_fifo_sync_inst/xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 32              | RAM32M x 6  | 
+------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1701.176 ; gain = 642.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin xpm_fifo_sync_inst:sleep to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1701.176 ; gain = 642.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1701.176 ; gain = 642.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1701.176 ; gain = 642.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1701.176 ; gain = 642.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1701.176 ; gain = 642.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1701.176 ; gain = 642.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    12|
|3     |LUT1     |     4|
|4     |LUT2     |    20|
|5     |LUT3     |    34|
|6     |LUT4     |    14|
|7     |LUT5     |    14|
|8     |LUT6     |    40|
|9     |RAM32M   |     5|
|10    |RAM32X1D |     2|
|11    |FDCE     |   136|
|12    |FDPE     |     1|
|13    |FDRE     |    84|
|14    |FDSE     |     7|
|15    |IBUF     |     5|
|16    |OBUF     |    33|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1701.176 ; gain = 642.562
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1701.176 ; gain = 563.168
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1701.176 ; gain = 642.562
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1701.176 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1701.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

系统找不到指定的路径。
Synth Design complete | Checksum: db8737a5
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1701.176 ; gain = 1095.098
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1701.176 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/Github/Verilog_Module/IP/Uart_RX_Core_V1_2/tmp_edit_project.runs/synth_1/uart_reg_rx_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_reg_rx_module_utilization_synth.rpt -pb uart_reg_rx_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb  6 21:09:05 2024...
