[
    {
        "cellView": "veriloga"
    },
    {
        "filePath": "cap.va"
    },
    {
        "vaModule": "capacitor"
    },
    {
        "netlistLine": "Ycapacitor [@instName] [@pinList]  capacitorModel [@c:c=%:c=0]"
    }
]