Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu May 29 16:13:09 2025
| Host         : DESKTOP-2UDQTB7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.620        0.000                      0                  169        0.160        0.000                      0                  169        4.500        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.620        0.000                      0                  169        0.160        0.000                      0                  169        4.500        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 spi_master_inst/bit_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/spi_mosi_int_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.952ns  (logic 1.343ns (33.983%)  route 2.609ns (66.017%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     5.123    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X15Y46         FDRE                                         r  spi_master_inst/bit_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.419     5.542 f  spi_master_inst/bit_count_reg[4]/Q
                         net (fo=7, routed)           0.828     6.370    spi_master_inst/bit_count_reg[4]
    SLICE_X13Y46         LUT3 (Prop_lut3_I2_O)        0.324     6.694 r  spi_master_inst/FSM_onehot_next_state[0]_i_1/O
                         net (fo=2, routed)           0.305     6.998    spi_master_inst/FSM_onehot_next_state[0]_i_1_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I5_O)        0.326     7.324 r  spi_master_inst/spi_mosi_int_i_8/O
                         net (fo=2, routed)           0.499     7.823    spi_master_inst/spi_mosi_int_i_8_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.947 r  spi_master_inst/spi_mosi_int_i_3/O
                         net (fo=2, routed)           0.635     8.582    spi_master_inst/spi_mosi_int_i_3_n_0
    SLICE_X13Y45         LUT3 (Prop_lut3_I0_O)        0.150     8.732 r  spi_master_inst/spi_mosi_int_i_1/O
                         net (fo=1, routed)           0.343     9.075    spi_master_inst/spi_mosi_int
    SLICE_X14Y46         FDRE                                         r  spi_master_inst/spi_mosi_int_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.453    14.825    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X14Y46         FDRE                                         r  spi_master_inst/spi_mosi_int_reg/C
                         clock pessimism              0.276    15.101    
                         clock uncertainty           -0.035    15.065    
    SLICE_X14Y46         FDRE (Setup_fdre_C_CE)      -0.371    14.694    spi_master_inst/spi_mosi_int_reg
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.075    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 spi_master_inst/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/bit_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 1.318ns (32.702%)  route 2.712ns (67.298%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     5.123    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y44         FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.419     5.542 r  spi_master_inst/FSM_onehot_current_state_reg[0]/Q
                         net (fo=5, routed)           0.809     6.351    spi_master_inst/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X13Y46         LUT3 (Prop_lut3_I0_O)        0.325     6.676 r  spi_master_inst/FSM_onehot_next_state[0]_i_1/O
                         net (fo=2, routed)           0.305     6.981    spi_master_inst/FSM_onehot_next_state[0]_i_1_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I5_O)        0.326     7.307 r  spi_master_inst/spi_mosi_int_i_8/O
                         net (fo=2, routed)           0.499     7.806    spi_master_inst/spi_mosi_int_i_8_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.930 r  spi_master_inst/spi_mosi_int_i_3/O
                         net (fo=2, routed)           0.635     8.564    spi_master_inst/spi_mosi_int_i_3_n_0
    SLICE_X13Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.688 r  spi_master_inst/bit_count[4]_i_1/O
                         net (fo=5, routed)           0.465     9.153    spi_master_inst/bit_count
    SLICE_X15Y46         FDRE                                         r  spi_master_inst/bit_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.453    14.825    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X15Y46         FDRE                                         r  spi_master_inst/bit_count_reg[0]/C
                         clock pessimism              0.273    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X15Y46         FDRE (Setup_fdre_C_CE)      -0.205    14.857    spi_master_inst/bit_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 spi_master_inst/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/bit_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 1.318ns (32.702%)  route 2.712ns (67.298%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     5.123    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y44         FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.419     5.542 r  spi_master_inst/FSM_onehot_current_state_reg[0]/Q
                         net (fo=5, routed)           0.809     6.351    spi_master_inst/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X13Y46         LUT3 (Prop_lut3_I0_O)        0.325     6.676 r  spi_master_inst/FSM_onehot_next_state[0]_i_1/O
                         net (fo=2, routed)           0.305     6.981    spi_master_inst/FSM_onehot_next_state[0]_i_1_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I5_O)        0.326     7.307 r  spi_master_inst/spi_mosi_int_i_8/O
                         net (fo=2, routed)           0.499     7.806    spi_master_inst/spi_mosi_int_i_8_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.930 r  spi_master_inst/spi_mosi_int_i_3/O
                         net (fo=2, routed)           0.635     8.564    spi_master_inst/spi_mosi_int_i_3_n_0
    SLICE_X13Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.688 r  spi_master_inst/bit_count[4]_i_1/O
                         net (fo=5, routed)           0.465     9.153    spi_master_inst/bit_count
    SLICE_X15Y46         FDRE                                         r  spi_master_inst/bit_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.453    14.825    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X15Y46         FDRE                                         r  spi_master_inst/bit_count_reg[1]/C
                         clock pessimism              0.273    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X15Y46         FDRE (Setup_fdre_C_CE)      -0.205    14.857    spi_master_inst/bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 spi_master_inst/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/bit_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 1.318ns (32.702%)  route 2.712ns (67.298%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     5.123    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y44         FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.419     5.542 r  spi_master_inst/FSM_onehot_current_state_reg[0]/Q
                         net (fo=5, routed)           0.809     6.351    spi_master_inst/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X13Y46         LUT3 (Prop_lut3_I0_O)        0.325     6.676 r  spi_master_inst/FSM_onehot_next_state[0]_i_1/O
                         net (fo=2, routed)           0.305     6.981    spi_master_inst/FSM_onehot_next_state[0]_i_1_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I5_O)        0.326     7.307 r  spi_master_inst/spi_mosi_int_i_8/O
                         net (fo=2, routed)           0.499     7.806    spi_master_inst/spi_mosi_int_i_8_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.930 r  spi_master_inst/spi_mosi_int_i_3/O
                         net (fo=2, routed)           0.635     8.564    spi_master_inst/spi_mosi_int_i_3_n_0
    SLICE_X13Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.688 r  spi_master_inst/bit_count[4]_i_1/O
                         net (fo=5, routed)           0.465     9.153    spi_master_inst/bit_count
    SLICE_X15Y46         FDRE                                         r  spi_master_inst/bit_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.453    14.825    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X15Y46         FDRE                                         r  spi_master_inst/bit_count_reg[2]/C
                         clock pessimism              0.273    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X15Y46         FDRE (Setup_fdre_C_CE)      -0.205    14.857    spi_master_inst/bit_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 spi_master_inst/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/bit_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 1.318ns (32.702%)  route 2.712ns (67.298%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     5.123    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y44         FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.419     5.542 r  spi_master_inst/FSM_onehot_current_state_reg[0]/Q
                         net (fo=5, routed)           0.809     6.351    spi_master_inst/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X13Y46         LUT3 (Prop_lut3_I0_O)        0.325     6.676 r  spi_master_inst/FSM_onehot_next_state[0]_i_1/O
                         net (fo=2, routed)           0.305     6.981    spi_master_inst/FSM_onehot_next_state[0]_i_1_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I5_O)        0.326     7.307 r  spi_master_inst/spi_mosi_int_i_8/O
                         net (fo=2, routed)           0.499     7.806    spi_master_inst/spi_mosi_int_i_8_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.930 r  spi_master_inst/spi_mosi_int_i_3/O
                         net (fo=2, routed)           0.635     8.564    spi_master_inst/spi_mosi_int_i_3_n_0
    SLICE_X13Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.688 r  spi_master_inst/bit_count[4]_i_1/O
                         net (fo=5, routed)           0.465     9.153    spi_master_inst/bit_count
    SLICE_X15Y46         FDRE                                         r  spi_master_inst/bit_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.453    14.825    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X15Y46         FDRE                                         r  spi_master_inst/bit_count_reg[3]/C
                         clock pessimism              0.273    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X15Y46         FDRE (Setup_fdre_C_CE)      -0.205    14.857    spi_master_inst/bit_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 spi_master_inst/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/bit_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 1.318ns (32.702%)  route 2.712ns (67.298%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     5.123    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y44         FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.419     5.542 r  spi_master_inst/FSM_onehot_current_state_reg[0]/Q
                         net (fo=5, routed)           0.809     6.351    spi_master_inst/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X13Y46         LUT3 (Prop_lut3_I0_O)        0.325     6.676 r  spi_master_inst/FSM_onehot_next_state[0]_i_1/O
                         net (fo=2, routed)           0.305     6.981    spi_master_inst/FSM_onehot_next_state[0]_i_1_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I5_O)        0.326     7.307 r  spi_master_inst/spi_mosi_int_i_8/O
                         net (fo=2, routed)           0.499     7.806    spi_master_inst/spi_mosi_int_i_8_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I0_O)        0.124     7.930 r  spi_master_inst/spi_mosi_int_i_3/O
                         net (fo=2, routed)           0.635     8.564    spi_master_inst/spi_mosi_int_i_3_n_0
    SLICE_X13Y45         LUT3 (Prop_lut3_I0_O)        0.124     8.688 r  spi_master_inst/bit_count[4]_i_1/O
                         net (fo=5, routed)           0.465     9.153    spi_master_inst/bit_count
    SLICE_X15Y46         FDRE                                         r  spi_master_inst/bit_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.453    14.825    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X15Y46         FDRE                                         r  spi_master_inst/bit_count_reg[4]/C
                         clock pessimism              0.273    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X15Y46         FDRE (Setup_fdre_C_CE)      -0.205    14.857    spi_master_inst/bit_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             6.016ns  (required time - arrival time)
  Source:                 spi_master_inst/clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_next_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 0.890ns (23.933%)  route 2.829ns (76.067%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     5.123    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X12Y45         FDRE                                         r  spi_master_inst/clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDRE (Prop_fdre_C_Q)         0.518     5.641 f  spi_master_inst/clk_div_counter_reg[6]/Q
                         net (fo=4, routed)           0.968     6.608    spi_master_inst/clk_div_counter[6]
    SLICE_X13Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.732 f  spi_master_inst/FSM_onehot_next_state[3]_i_5/O
                         net (fo=1, routed)           0.900     7.633    spi_master_inst/FSM_onehot_next_state[3]_i_5_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.757 f  spi_master_inst/FSM_onehot_next_state[3]_i_3/O
                         net (fo=1, routed)           0.296     8.053    spi_master_inst/FSM_onehot_next_state[3]_i_3_n_0
    SLICE_X13Y45         LUT4 (Prop_lut4_I2_O)        0.124     8.177 r  spi_master_inst/FSM_onehot_next_state[3]_i_1/O
                         net (fo=4, routed)           0.665     8.841    spi_master_inst/p_0_in_0
    SLICE_X15Y45         FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.453    14.825    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X15Y45         FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[2]/C
                         clock pessimism              0.273    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X15Y45         FDRE (Setup_fdre_C_CE)      -0.205    14.857    spi_master_inst/FSM_onehot_next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                  6.016    

Slack (MET) :             6.271ns  (required time - arrival time)
  Source:                 spi_master_inst/clk_div_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/spi_sck_int_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.697ns  (logic 1.014ns (27.428%)  route 2.683ns (72.572%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.572     5.124    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X12Y48         FDRE                                         r  spi_master_inst/clk_div_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y48         FDRE (Prop_fdre_C_Q)         0.518     5.642 f  spi_master_inst/clk_div_counter_reg[17]/Q
                         net (fo=5, routed)           1.140     6.782    spi_master_inst/clk_div_counter[17]
    SLICE_X13Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.906 f  spi_master_inst/spi_sck_int_i_5/O
                         net (fo=1, routed)           0.803     7.709    spi_master_inst/spi_sck_int_i_5_n_0
    SLICE_X12Y43         LUT5 (Prop_lut5_I0_O)        0.124     7.833 f  spi_master_inst/spi_sck_int_i_3/O
                         net (fo=1, routed)           0.339     8.171    spi_master_inst/spi_sck_int_i_3_n_0
    SLICE_X13Y43         LUT6 (Prop_lut6_I1_O)        0.124     8.295 r  spi_master_inst/spi_sck_int_i_2/O
                         net (fo=1, routed)           0.401     8.697    spi_master_inst/spi_sck_int_i_2_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.821 r  spi_master_inst/spi_sck_int_i_1/O
                         net (fo=1, routed)           0.000     8.821    spi_master_inst/spi_sck_int_i_1_n_0
    SLICE_X13Y44         FDRE                                         r  spi_master_inst/spi_sck_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.453    14.825    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y44         FDRE                                         r  spi_master_inst/spi_sck_int_reg/C
                         clock pessimism              0.273    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X13Y44         FDRE (Setup_fdre_C_D)        0.029    15.091    spi_master_inst/spi_sck_int_reg
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  6.271    

Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 spi_master_inst/clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_next_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 0.890ns (25.835%)  route 2.555ns (74.165%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     5.123    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X12Y45         FDRE                                         r  spi_master_inst/clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDRE (Prop_fdre_C_Q)         0.518     5.641 f  spi_master_inst/clk_div_counter_reg[6]/Q
                         net (fo=4, routed)           0.968     6.608    spi_master_inst/clk_div_counter[6]
    SLICE_X13Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.732 f  spi_master_inst/FSM_onehot_next_state[3]_i_5/O
                         net (fo=1, routed)           0.900     7.633    spi_master_inst/FSM_onehot_next_state[3]_i_5_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.757 f  spi_master_inst/FSM_onehot_next_state[3]_i_3/O
                         net (fo=1, routed)           0.296     8.053    spi_master_inst/FSM_onehot_next_state[3]_i_3_n_0
    SLICE_X13Y45         LUT4 (Prop_lut4_I2_O)        0.124     8.177 r  spi_master_inst/FSM_onehot_next_state[3]_i_1/O
                         net (fo=4, routed)           0.391     8.568    spi_master_inst/p_0_in_0
    SLICE_X13Y45         FDSE                                         r  spi_master_inst/FSM_onehot_next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.453    14.825    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y45         FDSE                                         r  spi_master_inst/FSM_onehot_next_state_reg[0]/C
                         clock pessimism              0.276    15.101    
                         clock uncertainty           -0.035    15.065    
    SLICE_X13Y45         FDSE (Setup_fdse_C_CE)      -0.205    14.860    spi_master_inst/FSM_onehot_next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                  6.293    

Slack (MET) :             6.293ns  (required time - arrival time)
  Source:                 spi_master_inst/clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_next_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.445ns  (logic 0.890ns (25.835%)  route 2.555ns (74.165%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     5.123    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X12Y45         FDRE                                         r  spi_master_inst/clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y45         FDRE (Prop_fdre_C_Q)         0.518     5.641 f  spi_master_inst/clk_div_counter_reg[6]/Q
                         net (fo=4, routed)           0.968     6.608    spi_master_inst/clk_div_counter[6]
    SLICE_X13Y44         LUT4 (Prop_lut4_I0_O)        0.124     6.732 f  spi_master_inst/FSM_onehot_next_state[3]_i_5/O
                         net (fo=1, routed)           0.900     7.633    spi_master_inst/FSM_onehot_next_state[3]_i_5_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.757 f  spi_master_inst/FSM_onehot_next_state[3]_i_3/O
                         net (fo=1, routed)           0.296     8.053    spi_master_inst/FSM_onehot_next_state[3]_i_3_n_0
    SLICE_X13Y45         LUT4 (Prop_lut4_I2_O)        0.124     8.177 r  spi_master_inst/FSM_onehot_next_state[3]_i_1/O
                         net (fo=4, routed)           0.391     8.568    spi_master_inst/p_0_in_0
    SLICE_X13Y45         FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000    10.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.453    14.825    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y45         FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[1]/C
                         clock pessimism              0.276    15.101    
                         clock uncertainty           -0.035    15.065    
    SLICE_X13Y45         FDRE (Setup_fdre_C_CE)      -0.205    14.860    spi_master_inst/FSM_onehot_next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                  6.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.482    Clock100MHz_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  next_state_reg[0]/Q
                         net (fo=2, routed)           0.056     1.702    next_state[0]
    SLICE_X14Y49         FDRE                                         r  current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.839     1.997    Clock100MHz_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  current_state_reg[0]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.060     1.542    current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.481    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y45         FDSE                                         r  spi_master_inst/FSM_onehot_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDSE (Prop_fdse_C_Q)         0.141     1.622 r  spi_master_inst/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.110     1.732    spi_master_inst/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X13Y44         FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.838     1.996    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y44         FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.499     1.497    
    SLICE_X13Y44         FDRE (Hold_fdre_C_D)         0.075     1.572    spi_master_inst/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_next_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.481    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y45         FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  spi_master_inst/FSM_onehot_next_state_reg[3]/Q
                         net (fo=1, routed)           0.110     1.732    spi_master_inst/FSM_onehot_next_state_reg_n_0_[3]
    SLICE_X13Y44         FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.838     1.996    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y44         FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.499     1.497    
    SLICE_X13Y44         FDRE (Hold_fdre_C_D)         0.070     1.567    spi_master_inst/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 spi_data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/data_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.482    Clock100MHz_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  spi_data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  spi_data_out_reg[1]/Q
                         net (fo=1, routed)           0.112     1.735    spi_master_inst/data_buffer_reg[22]_0[0]
    SLICE_X13Y46         FDRE                                         r  spi_master_inst/data_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.838     1.996    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y46         FDRE                                         r  spi_master_inst/data_buffer_reg[1]/C
                         clock pessimism             -0.499     1.497    
    SLICE_X13Y46         FDRE (Hold_fdre_C_D)         0.070     1.567    spi_master_inst/data_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.481    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y45         FDRE                                         r  spi_master_inst/FSM_onehot_next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  spi_master_inst/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.110     1.732    spi_master_inst/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X13Y44         FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.838     1.996    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y44         FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.499     1.497    
    SLICE_X13Y44         FDRE (Hold_fdre_C_D)         0.066     1.563    spi_master_inst/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.524%)  route 0.126ns (40.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.482    Clock100MHz_IBUF_BUFG
    SLICE_X15Y47         FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  current_state_reg[1]/Q
                         net (fo=7, routed)           0.126     1.750    debouncer_inst/Q[1]
    SLICE_X14Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.795 r  debouncer_inst/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.795    debouncer_inst_n_0
    SLICE_X14Y47         FDRE                                         r  next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.839     1.997    Clock100MHz_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  next_state_reg[2]/C
                         clock pessimism             -0.502     1.495    
    SLICE_X14Y47         FDRE (Hold_fdre_C_D)         0.121     1.616    next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 debouncer_inst/next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_inst/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.774%)  route 0.142ns (50.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.550     1.463    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X33Y79         FDRE                                         r  debouncer_inst/next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  debouncer_inst/next_state_reg[0]/Q
                         net (fo=4, routed)           0.142     1.747    debouncer_inst/next_state[0]
    SLICE_X33Y80         FDRE                                         r  debouncer_inst/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     1.976    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X33Y80         FDRE                                         r  debouncer_inst/state_reg[0]/C
                         clock pessimism             -0.497     1.478    
    SLICE_X33Y80         FDRE (Hold_fdre_C_D)         0.075     1.553    debouncer_inst/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 spi_master_inst/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/spi_sck_int_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.481    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y44         FDRE                                         r  spi_master_inst/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.128     1.609 r  spi_master_inst/FSM_onehot_current_state_reg[0]/Q
                         net (fo=5, routed)           0.070     1.680    spi_master_inst/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.099     1.779 r  spi_master_inst/spi_sck_int_i_1/O
                         net (fo=1, routed)           0.000     1.779    spi_master_inst/spi_sck_int_i_1_n_0
    SLICE_X13Y44         FDRE                                         r  spi_master_inst/spi_sck_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.838     1.996    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y44         FDRE                                         r  spi_master_inst/spi_sck_int_reg/C
                         clock pessimism             -0.515     1.481    
    SLICE_X13Y44         FDRE (Hold_fdre_C_D)         0.091     1.572    spi_master_inst/spi_sck_int_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 spi_data_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_master_inst/data_buffer_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.482    Clock100MHz_IBUF_BUFG
    SLICE_X13Y47         FDRE                                         r  spi_data_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.128     1.610 r  spi_data_out_reg[22]/Q
                         net (fo=1, routed)           0.117     1.727    spi_master_inst/data_buffer_reg[22]_0[3]
    SLICE_X13Y46         FDRE                                         r  spi_master_inst/data_buffer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.838     1.996    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y46         FDRE                                         r  spi_master_inst/data_buffer_reg[22]/C
                         clock pessimism             -0.499     1.497    
    SLICE_X13Y46         FDRE (Hold_fdre_C_D)         0.018     1.515    spi_master_inst/data_buffer_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 spi_master_inst/busy_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.395%)  route 0.089ns (26.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.482    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  spi_master_inst/busy_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.148     1.630 r  spi_master_inst/busy_int_reg/Q
                         net (fo=5, routed)           0.089     1.720    debouncer_inst/spi_busy
    SLICE_X14Y47         LUT6 (Prop_lut6_I4_O)        0.098     1.818 r  debouncer_inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.818    debouncer_inst_n_1
    SLICE_X14Y47         FDRE                                         r  next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.839     1.997    Clock100MHz_IBUF_BUFG
    SLICE_X14Y47         FDRE                                         r  next_state_reg[1]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X14Y47         FDRE (Hold_fdre_C_D)         0.120     1.602    next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.215    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock100MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clock100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y48    LDAC_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y49    current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y47    current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y47    current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y51    led_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y49    next_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y47    next_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y47    next_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y47    spi_data_out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y48    LDAC_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y48    LDAC_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y49    current_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y49    current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y47    current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y47    current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y47    current_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y47    current_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y51    led_state_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y51    led_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y48    LDAC_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y48    LDAC_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y49    current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y49    current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y47    current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y47    current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y47    current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y47    current_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y51    led_state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y51    led_state_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_master_inst/spi_ss_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.787ns  (logic 4.051ns (59.693%)  route 2.735ns (40.307%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     5.123    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  spi_master_inst/spi_ss_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.518     5.641 r  spi_master_inst/spi_ss_int_reg/Q
                         net (fo=1, routed)           2.735     8.376    SPI_SS_OBUF
    P17                  OBUF (Prop_obuf_I_O)         3.533    11.909 r  SPI_SS_OBUF_inst/O
                         net (fo=0)                   0.000    11.909    SPI_SS
    P17                                                               r  SPI_SS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LDAC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.607ns  (logic 4.062ns (61.486%)  route 2.545ns (38.514%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.572     5.124    Clock100MHz_IBUF_BUFG
    SLICE_X14Y48         FDRE                                         r  LDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.518     5.642 r  LDAC_reg/Q
                         net (fo=1, routed)           2.545     8.186    LDAC_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.544    11.731 r  LDAC_OBUF_inst/O
                         net (fo=0)                   0.000    11.731    LDAC
    R18                                                               r  LDAC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/spi_mosi_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.576ns  (logic 4.043ns (61.485%)  route 2.533ns (38.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     5.123    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X14Y46         FDRE                                         r  spi_master_inst/spi_mosi_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.518     5.641 r  spi_master_inst/spi_mosi_int_reg/Q
                         net (fo=1, routed)           2.533     8.174    SPI_MOSI_OBUF
    N17                  OBUF (Prop_obuf_I_O)         3.525    11.699 r  SPI_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000    11.699    SPI_MOSI
    N17                                                               r  SPI_MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/spi_sck_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.416ns  (logic 3.987ns (62.145%)  route 2.429ns (37.855%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.571     5.123    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y44         FDRE                                         r  spi_master_inst/spi_sck_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.456     5.579 r  spi_master_inst/spi_sck_int_reg/Q
                         net (fo=4, routed)           2.429     8.008    SPI_SCK_OBUF
    P18                  OBUF (Prop_obuf_I_O)         3.531    11.539 r  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000    11.539    SPI_SCK
    P18                                                               r  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.909ns  (logic 3.981ns (67.379%)  route 1.928ns (32.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.558     5.109    Clock100MHz_IBUF_BUFG
    SLICE_X57Y51         FDRE                                         r  led_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDRE (Prop_fdre_C_Q)         0.456     5.565 r  led_state_reg/Q
                         net (fo=2, routed)           1.928     7.493    LED_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.525    11.018 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.018    LED[0]
    H5                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.854ns  (logic 1.367ns (73.756%)  route 0.487ns (26.244%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.565     1.478    Clock100MHz_IBUF_BUFG
    SLICE_X57Y51         FDRE                                         r  led_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  led_state_reg/Q
                         net (fo=2, routed)           0.487     2.106    LED_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         1.226     3.332 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.332    LED[0]
    H5                                                                r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/spi_sck_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.106ns  (logic 1.373ns (65.201%)  route 0.733ns (34.799%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.481    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X13Y44         FDRE                                         r  spi_master_inst/spi_sck_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  spi_master_inst/spi_sck_int_reg/Q
                         net (fo=4, routed)           0.733     2.355    SPI_SCK_OBUF
    P18                  OBUF (Prop_obuf_I_O)         1.232     3.588 r  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000     3.588    SPI_SCK
    P18                                                               r  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/spi_mosi_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.134ns  (logic 1.390ns (65.147%)  route 0.744ns (34.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.481    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X14Y46         FDRE                                         r  spi_master_inst/spi_mosi_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  spi_master_inst/spi_mosi_int_reg/Q
                         net (fo=1, routed)           0.744     2.389    SPI_MOSI_OBUF
    N17                  OBUF (Prop_obuf_I_O)         1.226     3.615 r  SPI_MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     3.615    SPI_MOSI
    N17                                                               r  SPI_MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDAC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LDAC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.170ns  (logic 1.409ns (64.944%)  route 0.761ns (35.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.482    Clock100MHz_IBUF_BUFG
    SLICE_X14Y48         FDRE                                         r  LDAC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  LDAC_reg/Q
                         net (fo=1, routed)           0.761     2.407    LDAC_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.245     3.652 r  LDAC_OBUF_inst/O
                         net (fo=0)                   0.000     3.652    LDAC
    R18                                                               r  LDAC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi_master_inst/spi_ss_int_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.234ns  (logic 1.398ns (62.566%)  route 0.836ns (37.434%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.481    spi_master_inst/Clock100MHz_IBUF_BUFG
    SLICE_X14Y45         FDRE                                         r  spi_master_inst/spi_ss_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  spi_master_inst/spi_ss_int_reg/Q
                         net (fo=1, routed)           0.836     2.482    SPI_SS_OBUF
    P17                  OBUF (Prop_obuf_I_O)         1.234     3.716 r  SPI_SS_OBUF_inst/O
                         net (fo=0)                   0.000     3.716    SPI_SS
    P17                                                               r  SPI_SS (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BUTTON[0]
                            (input port)
  Destination:            debouncer_inst/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.548ns  (logic 1.591ns (28.674%)  route 3.957ns (71.326%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BUTTON[0] (IN)
                         net (fo=0)                   0.000     0.000    BUTTON[0]
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BUTTON_IBUF[0]_inst/O
                         net (fo=2, routed)           3.957     5.424    debouncer_inst/BUTTON_IBUF[0]
    SLICE_X33Y79         LUT6 (Prop_lut6_I3_O)        0.124     5.548 r  debouncer_inst/next_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     5.548    debouncer_inst/next_state[0]_i_1__0_n_0
    SLICE_X33Y79         FDRE                                         r  debouncer_inst/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.421     4.792    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X33Y79         FDRE                                         r  debouncer_inst/next_state_reg[0]/C

Slack:                    inf
  Source:                 BUTTON[0]
                            (input port)
  Destination:            debouncer_inst/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.517ns  (logic 1.591ns (28.837%)  route 3.926ns (71.163%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BUTTON[0] (IN)
                         net (fo=0)                   0.000     0.000    BUTTON[0]
    D9                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  BUTTON_IBUF[0]_inst/O
                         net (fo=2, routed)           3.926     5.393    debouncer_inst/BUTTON_IBUF[0]
    SLICE_X33Y79         LUT6 (Prop_lut6_I3_O)        0.124     5.517 r  debouncer_inst/next_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     5.517    debouncer_inst/next_state[1]_i_1__0_n_0
    SLICE_X33Y79         FDRE                                         r  debouncer_inst/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.421     4.792    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X33Y79         FDRE                                         r  debouncer_inst/next_state_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BUTTON[0]
                            (input port)
  Destination:            debouncer_inst/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.946ns  (logic 0.280ns (14.378%)  route 1.666ns (85.622%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BUTTON[0] (IN)
                         net (fo=0)                   0.000     0.000    BUTTON[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BUTTON_IBUF[0]_inst/O
                         net (fo=2, routed)           1.666     1.901    debouncer_inst/BUTTON_IBUF[0]
    SLICE_X33Y79         LUT6 (Prop_lut6_I3_O)        0.045     1.946 r  debouncer_inst/next_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.946    debouncer_inst/next_state[0]_i_1__0_n_0
    SLICE_X33Y79         FDRE                                         r  debouncer_inst/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     1.975    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X33Y79         FDRE                                         r  debouncer_inst/next_state_reg[0]/C

Slack:                    inf
  Source:                 BUTTON[0]
                            (input port)
  Destination:            debouncer_inst/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.947ns  (logic 0.280ns (14.375%)  route 1.667ns (85.625%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BUTTON[0] (IN)
                         net (fo=0)                   0.000     0.000    BUTTON[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BUTTON_IBUF[0]_inst/O
                         net (fo=2, routed)           1.667     1.902    debouncer_inst/BUTTON_IBUF[0]
    SLICE_X33Y79         LUT6 (Prop_lut6_I3_O)        0.045     1.947 r  debouncer_inst/next_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.947    debouncer_inst/next_state[1]_i_1__0_n_0
    SLICE_X33Y79         FDRE                                         r  debouncer_inst/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clock100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clock100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  Clock100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    Clock100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  Clock100MHz_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.817     1.975    debouncer_inst/Clock100MHz_IBUF_BUFG
    SLICE_X33Y79         FDRE                                         r  debouncer_inst/next_state_reg[1]/C





