module v_flipflop
(
	input		Clk,
	input		Reset,
	input		D,
	output	Q
);

logic q;
assign Q = q;

always_ff @ (posedge Clk or posedge Reset or negedge Clk)
begin
if (Reset)
	q <= 1'b1;
else
	q <= D;
end

endmodule