module wideexpr_00593(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[0]?3'b101:({2{^((-(s7))>>>({1'b0,5'sb10101,4'sb1001}))}})-(2'sb10));
  assign y1 = ({3{(ctrl[6]?$signed(~^(2'sb10)):(ctrl[2]?1'sb1:3'sb111))}})<<<(+(+(((1'b0)^(({3{+((5'sb00001)|(s7))}})<<<(({2{(u1)<<(6'sb010110)}})<<(((ctrl[1]?3'sb111:s6))|((4'sb0000)<<<(u4))))))<<<(1'sb0))));
  assign y2 = 5'sb01101;
  assign y3 = $signed(s0);
  assign y4 = (s5)+(+(((ctrl[2]?s3:((s3)&(s6))|((((ctrl[1]?-(s0):3'sb000))>>>($signed((1'sb1)>>>(s2))))&(s4))))>>>(($signed($signed(3'b011)))<<<((ctrl[7]?{u3,(s0)>>>(((s6)+(s6))&(-(1'sb0)))}:$signed((3'sb101)^(+((s6)-(6'sb100100)))))))));
  assign y5 = u7;
  assign y6 = ((-((+(1'sb1))>>((6'sb011110)^(s3))))>>>({3{(-(((ctrl[7]?(s5)&(u5):(1'b0)<<<(3'b001)))<<((s5)>>>(6'sb001111))))>>((ctrl[4]?+(3'sb011):(((5'sb00001)-(s5))-(5'sb11010))&(5'sb01101)))}}))^~(+(((+((|((s0)<<<(s2)))>((u4)^~((5'b11010)<(s0)))))>>>({4{(ctrl[7]?-(s0):(-(5'b10000))<<<({1'sb1}))}}))|(((((+(s0))&(s2))&(($signed(s0))+((5'sb01101)>>(s0))))^~((ctrl[3]?s0:(-(s3))<<((s1)+(u3)))))<<(2'sb00))));
  assign y7 = (u3)<<<(+(-(+({(s0)>>>((s1)!=(5'sb10010)),$signed($signed(4'sb1000)),((ctrl[0]?2'sb00:s1))>>(-(s1)),s6}))));
endmodule
