\hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{}\doxysection{v8\+::internal\+::compiler\+::turboshaft\+::Int64\+Lowering\+Reducer$<$ Next $>$ Class Template Reference}
\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}


{\ttfamily \#include $<$int64-\/lowering-\/reducer.\+h$>$}



Inheritance diagram for v8\+::internal\+::compiler\+::turboshaft\+::Int64\+Lowering\+Reducer$<$ Next $>$\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=550pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer__inherit__graph}
\end{center}
\end{figure}


Collaboration diagram for v8\+::internal\+::compiler\+::turboshaft\+::Int64\+Lowering\+Reducer$<$ Next $>$\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
using \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aac821e0b5abbad3df7b342e3938c7b52}{Word32\+Or\+Word32\+Pair}} = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}}
\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ac30994164aba6e7841714ea165c22b78}{Int64\+Lowering\+Reducer}} ()
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aac821e0b5abbad3df7b342e3938c7b52}{Word32\+Or\+Word32\+Pair}} \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a6acaaf76562e80685271bb3e4a050cf8}{Word\+Binop}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aac821e0b5abbad3df7b342e3938c7b52}{Word32\+Or\+Word32\+Pair}} left, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aac821e0b5abbad3df7b342e3938c7b52}{Word32\+Or\+Word32\+Pair}} right, \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1WordBinopOp_a28119757fb64edaff7f4585188a8ca68}{Word\+Binop\+Op\+::\+Kind}} kind, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WordRepresentation}{Word\+Representation}} rep)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aac821e0b5abbad3df7b342e3938c7b52}{Word32\+Or\+Word32\+Pair}} \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ab7318372bb529c8e4c5211255b309388}{Shift}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aac821e0b5abbad3df7b342e3938c7b52}{Word32\+Or\+Word32\+Pair}} left, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_aeccd16378a95dc9d3039f8669648c698}{Word32}} $>$ right, \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1ShiftOp_a25dbe5b1a621ad383ccdafbb075ca1a8}{Shift\+Op\+::\+Kind}} kind, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WordRepresentation}{Word\+Representation}} rep)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_aeccd16378a95dc9d3039f8669648c698}{Word32}} $>$ \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a07bc5f4de4e75bdf2a32943756d56656}{Comparison}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1Any}{Any}} $>$ left, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1Any}{Any}} $>$ right, \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1ComparisonOp_aa4b3f9edbc3bd542b8c719cdc702cab1}{Comparison\+Op\+::\+Kind}} kind, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation}{Register\+Representation}} rep)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1Any}{Any}} $>$ \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a1f00c1729c3fc49e97e32da9fde33b6b}{Call}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_aeb9581c8d0cfaedb6011276dc6580beb}{Call\+Target}} $>$ callee, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OptionalV}{OptionalV}}$<$ \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1FrameState}{Frame\+State}} $>$ frame\+\_\+state, \mbox{\hyperlink{classv8_1_1base_1_1Vector}{base\+::\+Vector}}$<$ const \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} $>$ arguments, const \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1TSCallDescriptor}{TSCall\+Descriptor}} $\ast$descriptor, \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpEffects}{Op\+Effects}} effects)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a33cf37976d446cc77ecca9f3dea8551e}{Tail\+Call}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} callee, \mbox{\hyperlink{classv8_1_1base_1_1Vector}{base\+::\+Vector}}$<$ const \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} $>$ arguments, const \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1TSCallDescriptor}{TSCall\+Descriptor}} $\ast$descriptor)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a87dcb235e38076bac04d86870d67f064}{Constant}} (\mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1ConstantOp_a490c02cb400dd46345c7ecf2eedd6ef1}{Constant\+Op\+::\+Kind}} kind, \mbox{\hyperlink{unionv8_1_1internal_1_1compiler_1_1turboshaft_1_1ConstantOp_1_1Storage}{Constant\+Op\+::\+Storage}} \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}})
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a3e60a445aaa4bb84053646437b8546fb}{Parameter}} (int32\+\_\+t parameter\+\_\+index, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation}{Register\+Representation}} rep, const char $\ast$debug\+\_\+name=\char`\"{}\char`\"{})
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1None}{None}} $>$ \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a9d358d83d1719eddf55974d652c38758}{Return}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_aeccd16378a95dc9d3039f8669648c698}{Word32}} $>$ pop\+\_\+count, \mbox{\hyperlink{classv8_1_1base_1_1Vector}{base\+::\+Vector}}$<$ const \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} $>$ return\+\_\+values, \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_a28d08f40d5dc488600051ba2ef537284}{bool}} spill\+\_\+caller\+\_\+frame\+\_\+slots)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aac821e0b5abbad3df7b342e3938c7b52}{Word32\+Or\+Word32\+Pair}} \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a3a9d9ad68af9977c1e0bfa6afcf3439f}{Word\+Unary}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aac821e0b5abbad3df7b342e3938c7b52}{Word32\+Or\+Word32\+Pair}} input, \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1WordUnaryOp_a8e7327993465738024e5f11a439b14e8}{Word\+Unary\+Op\+::\+Kind}} kind, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WordRepresentation}{Word\+Representation}} rep)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a66f98b83d445adbb4f21482752781528}{Change}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} input, \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1ChangeOp_ac2287f30e4d60e796ef8fcbb5cb3b6d3}{Change\+Op\+::\+Kind}} kind, \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1ChangeOp_a1164c4351eb2febe0afa2038c603a669}{Change\+Op\+::\+Assumption}} assumption, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation}{Register\+Representation}} from, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation}{Register\+Representation}} to)
\item 
std\+::pair$<$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OptionalV}{OptionalV}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_aeccd16378a95dc9d3039f8669648c698}{Word32}} $>$, int32\+\_\+t $>$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a23280fc1baa5b41bbda324a70f4e2e6e}{Increase\+Offset}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OptionalV}{OptionalV}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_aeccd16378a95dc9d3039f8669648c698}{Word32}} $>$ \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}}, int32\+\_\+t offset, int32\+\_\+t add\+\_\+offset, \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_a28d08f40d5dc488600051ba2ef537284}{bool}} tagged\+\_\+base)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a026405bf23e97d41a978297a607f57c8}{Load}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} base, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OptionalOpIndex}{Optional\+Op\+Index}} \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}}, \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1LoadOp_1_1Kind}{Load\+Op\+::\+Kind}} kind, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1MemoryRepresentation}{Memory\+Representation}} loaded\+\_\+rep, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation}{Register\+Representation}} result\+\_\+rep, int32\+\_\+t offset, uint8\+\_\+t element\+\_\+scale)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1None}{None}} $>$ \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a0f66b0b07808c0467d4441e0c705bd16}{Store}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} base, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OptionalOpIndex}{Optional\+Op\+Index}} \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}}, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}, \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1StoreOp_a5786120aca5f4fc19462af2470da355a}{Store\+Op\+::\+Kind}} kind, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1MemoryRepresentation}{Memory\+Representation}} stored\+\_\+rep, \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_a1ee0d1fd80275438925bc568ec289797}{Write\+Barrier\+Kind}} write\+\_\+barrier, int32\+\_\+t offset, uint8\+\_\+t element\+\_\+size\+\_\+log2, \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_a28d08f40d5dc488600051ba2ef537284}{bool}} maybe\+\_\+initializing\+\_\+or\+\_\+transitioning, \mbox{\hyperlink{namespacev8_1_1internal_a3af602d99664d275d27762add219bd6a}{Indirect\+Pointer\+Tag}} maybe\+\_\+indirect\+\_\+pointer\+\_\+tag)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a25d8002215904992ba81dd25899f6660}{Atomic\+RMW}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} base, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}}, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OptionalOpIndex}{Optional\+Op\+Index}} expected, \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1AtomicRMWOp_a67ea14809cc35ba0e43d5a698ad171a2}{Atomic\+RMWOp\+::\+Bin\+Op}} bin\+\_\+op, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation}{Register\+Representation}} in\+\_\+out\+\_\+rep, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1MemoryRepresentation}{Memory\+Representation}} memory\+\_\+rep, \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_ac58573cb582bfc0cbe50ee8e68fbe20e}{Memory\+Access\+Kind}} kind, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation}{Register\+Representation}} base\+\_\+rep)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ad6029c131e916fd168b4ebf69e2221b1}{Phi}} (\mbox{\hyperlink{classv8_1_1base_1_1Vector}{base\+::\+Vector}}$<$ const \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} $>$ inputs, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation}{Register\+Representation}} rep)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ad1a71a6b990be8dc88169b4438a9285f}{Pending\+Loop\+Phi}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} input, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation}{Register\+Representation}} rep)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a7346951a3be59d55591a003a511f6d63}{Fix\+Loop\+Phi}} (const \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1PhiOp}{Phi\+Op}} \&input\+\_\+phi, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} output\+\_\+index, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Block}{Block}} $\ast$output\+\_\+graph\+\_\+loop)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}} $>$ \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a0eae060e504777909de042f9acf7d1ee}{Simd128\+Splat}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1Any}{Any}} $>$ input, Simd128\+Splat\+Op\+::\+Kind kind)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1Any}{Any}} $>$ \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aa6b2d4fd3a2e0b38eeb897555a46cfd8}{Simd128\+Extract\+Lane}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}} $>$ input, Simd128\+Extract\+Lane\+Op\+::\+Kind kind, uint8\+\_\+t lane)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}} $>$ \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a9b7f191043cbd9d2b943d142436d1ec3}{Simd128\+Replace\+Lane}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}} $>$ into, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1Any}{Any}} $>$ new\+\_\+lane, Simd128\+Replace\+Lane\+Op\+::\+Kind kind, uint8\+\_\+t lane)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1FrameState}{turboshaft\+::\+Frame\+State}} $>$ \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a4fe9cd973fe88c0b52bc8d3e0067d178}{Frame\+State}} (\mbox{\hyperlink{classv8_1_1base_1_1Vector}{base\+::\+Vector}}$<$ const \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} $>$ inputs, \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_a28d08f40d5dc488600051ba2ef537284}{bool}} inlined, const \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1FrameStateData}{Frame\+State\+Data}} $\ast$data)
\end{DoxyCompactItemize}
\doxysubsection*{Private Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_a28d08f40d5dc488600051ba2ef537284}{bool}} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a3434f440c0dc0b98c6d76b8718e5e693}{Check\+Pair\+Or\+Pair\+Op}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$ input)
\item 
std\+::pair$<$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_aeccd16378a95dc9d3039f8669648c698}{Word32}} $>$, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_aeccd16378a95dc9d3039f8669648c698}{Word32}} $>$ $>$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca}{Unpack}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$ input)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a109cfa2af8213db874c5704ae96d155b}{Lower\+Sign\+Extend}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_aeccd16378a95dc9d3039f8669648c698}{Word32}} $>$ input)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_adaab0fb788c656f5cfb773acee78b0e5}{Lower\+Clz}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$ input)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_afbd108d80d862fc39e5683ecec45a2f3}{Lower\+Ctz}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$ input)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a0dddb3eb1e3bd050ac4c35c8a0f1a45a}{Lower\+Pop\+Count}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$ input)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a6b0c63fcdce7b712ba8fb663d9ff0772}{Lower\+Pair\+Bin\+Op}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$ left, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$ right, \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1Word32PairBinopOp_a89f921cce6abd053acce35cb190c3c1f}{Word32\+Pair\+Binop\+Op\+::\+Kind}} kind)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a8c7da03f14dcb904f25f3aa74aa90777}{Lower\+Pair\+Shift\+Op}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$ left, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_aeccd16378a95dc9d3039f8669648c698}{Word32}} $>$ right, \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1Word32PairBinopOp_a89f921cce6abd053acce35cb190c3c1f}{Word32\+Pair\+Binop\+Op\+::\+Kind}} kind)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_abdb2dc94f9e242aa7d29dfa4881b8f6e}{Lower\+Bitwise\+And}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$ left, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$ right)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a68ccb497165340b362abf32b45aaacae}{Lower\+Bitwise\+Or}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$ left, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$ right)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aa72a42942c5952b438676f73b024b2bd}{Lower\+Bitwise\+Xor}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$ left, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$ right)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aedaa4f7d0c265f9170c5bb130b2be2f1}{Lower\+Rotate\+Right}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$ left, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_aeccd16378a95dc9d3039f8669648c698}{Word32}} $>$ right)
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1Any}{Any}} $>$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a194a095148b7c11975b853e384698be7}{Lower\+Call}} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_aeb9581c8d0cfaedb6011276dc6580beb}{Call\+Target}} $>$ callee, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OptionalV}{OptionalV}}$<$ \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1FrameState}{Frame\+State}} $>$ frame\+\_\+state, \mbox{\hyperlink{classv8_1_1base_1_1Vector}{base\+::\+Vector}}$<$ const \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} $>$ arguments, const \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1TSCallDescriptor}{TSCall\+Descriptor}} $\ast$descriptor, \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpEffects}{Op\+Effects}} effects, \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_a28d08f40d5dc488600051ba2ef537284}{bool}} is\+\_\+tail\+\_\+call)
\item 
void \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aaba7f8b9654b9c5d01a559df3f1ed1d9}{Initialize\+Index\+Maps}} ()
\end{DoxyCompactItemize}
\doxysubsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
const \mbox{\hyperlink{classv8_1_1internal_1_1Signature}{Signature}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_abe5419355372f787c28119c509343410}{Machine\+Representation}} $>$ $\ast$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ace910d721e2e4c7c5f9dc8dcf2599751}{sig\+\_\+}}
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1Zone}{Zone}} $\ast$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_af704339c6cdaf3aeaf6303bcaa099369}{zone\+\_\+}} = \mbox{\hyperlink{interpreter-builtins-x64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\+\_\+\+\_\+}} graph\+\_\+zone()
\item 
\mbox{\hyperlink{classv8_1_1internal_1_1ZoneVector}{Zone\+Vector}}$<$ int32\+\_\+t $>$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a65f52c120128accaffae7b2dadd4dd6e}{param\+\_\+index\+\_\+map\+\_\+}} \{\mbox{\hyperlink{interpreter-builtins-x64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\+\_\+\+\_\+}} phase\+\_\+zone()\}
\item 
\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_a28d08f40d5dc488600051ba2ef537284}{bool}} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a7619d5189d69b6c386a3e7f2241475ff}{returns\+\_\+i64\+\_\+}} = \mbox{\hyperlink{flag-definitions_8h_a3a9beadc89284d3f78a7d4945b1b4d8c}{false}}
\item 
const \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OperationMatcher}{Operation\+Matcher}} \& \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_af5107ac94cc14b50d259d899b6f1b6a2}{matcher\+\_\+}} \{\mbox{\hyperlink{interpreter-builtins-x64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\+\_\+\+\_\+}} matcher()\}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
\subsubsection*{template$<$class Next$>$\newline
class v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$}



Definition at line 27 of file int64-\/lowering-\/reducer.\+h.



\doxysubsection{Member Typedef Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aac821e0b5abbad3df7b342e3938c7b52}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aac821e0b5abbad3df7b342e3938c7b52}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!Word32OrWord32Pair@{Word32OrWord32Pair}}
\index{Word32OrWord32Pair@{Word32OrWord32Pair}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{Word32OrWord32Pair}{Word32OrWord32Pair}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
using \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aac821e0b5abbad3df7b342e3938c7b52}{Word32\+Or\+Word32\+Pair}} =  \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}}}



Definition at line 34 of file int64-\/lowering-\/reducer.\+h.



\doxysubsection{Constructor \& Destructor Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ac30994164aba6e7841714ea165c22b78}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ac30994164aba6e7841714ea165c22b78}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!Int64LoweringReducer@{Int64LoweringReducer}}
\index{Int64LoweringReducer@{Int64LoweringReducer}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{Int64LoweringReducer()}{Int64LoweringReducer()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{Int64\+Lowering\+Reducer}} (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 36 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{36                          \{}
\DoxyCodeLine{37     \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_abfd10ea36257848cb33c6b64d3e8298b}{wasm::CallOrigin}} origin = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} data() -\/> is\_js\_to\_wasm()}
\DoxyCodeLine{38                                   ? wasm::kCalledFromJS}
\DoxyCodeLine{39                                   : wasm::kCalledFromWasm;}
\DoxyCodeLine{40     \textcolor{comment}{// To compute the machine signature, it doesn't matter whether types}}
\DoxyCodeLine{41     \textcolor{comment}{// are canonicalized, just use whichever signature is present (functions}}
\DoxyCodeLine{42     \textcolor{comment}{// will have one and wrappers the other).}}
\DoxyCodeLine{43     \textcolor{keywordflow}{if} (\mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} data()-\/>wasm\_module\_sig()) \{}
\DoxyCodeLine{44       \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ace910d721e2e4c7c5f9dc8dcf2599751}{sig\_}} =}
\DoxyCodeLine{45           \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_a310bea397fe607e4e0ac0c446753f86a}{CreateMachineSignature}}(\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_af704339c6cdaf3aeaf6303bcaa099369}{zone\_}}, \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} data()-\/>wasm\_module\_sig(), origin);}
\DoxyCodeLine{46     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{47       \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ace910d721e2e4c7c5f9dc8dcf2599751}{sig\_}} = \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_a310bea397fe607e4e0ac0c446753f86a}{CreateMachineSignature}}(\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_af704339c6cdaf3aeaf6303bcaa099369}{zone\_}}, \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} data()-\/>wasm\_canonical\_sig(),}
\DoxyCodeLine{48                                     origin);}
\DoxyCodeLine{49     \}}
\DoxyCodeLine{50 }
\DoxyCodeLine{51     \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aaba7f8b9654b9c5d01a559df3f1ed1d9}{InitializeIndexMaps}}();}
\DoxyCodeLine{52   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::compiler\+::\+Create\+Machine\+Signature(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Initialize\+Index\+Maps(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::sig\+\_\+, and v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::zone\+\_\+.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ac30994164aba6e7841714ea165c22b78_cgraph}
\end{center}
\end{figure}


\doxysubsection{Member Function Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a25d8002215904992ba81dd25899f6660}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a25d8002215904992ba81dd25899f6660}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!AtomicRMW@{AtomicRMW}}
\index{AtomicRMW@{AtomicRMW}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{AtomicRMW()}{AtomicRMW()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::Atomic\+RMW (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}}}]{base,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}}}]{index,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}}}]{value,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OptionalOpIndex}{Optional\+Op\+Index}}}]{expected,  }\item[{\mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1AtomicRMWOp_a67ea14809cc35ba0e43d5a698ad171a2}{Atomic\+RMWOp\+::\+Bin\+Op}}}]{bin\+\_\+op,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation}{Register\+Representation}}}]{in\+\_\+out\+\_\+rep,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1MemoryRepresentation}{Memory\+Representation}}}]{memory\+\_\+rep,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_ac58573cb582bfc0cbe50ee8e68fbe20e}{Memory\+Access\+Kind}}}]{kind,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation}{Register\+Representation}}}]{base\+\_\+rep }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 405 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{410                                                              \{}
\DoxyCodeLine{411     \textcolor{keywordflow}{if} (in\_out\_rep != \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_ab5e3c653af2621026db9a5ebf587d368}{RegisterRepresentation::Word64}}()) \{}
\DoxyCodeLine{412       \textcolor{keywordflow}{return} Next::ReduceAtomicRMW(base, \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}}, \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}, expected, bin\_op,}
\DoxyCodeLine{413                                    in\_out\_rep, memory\_rep, kind, base\_rep);}
\DoxyCodeLine{414     \}}
\DoxyCodeLine{415     \textcolor{keyword}{auto} [value\_low, value\_high] = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca}{Unpack}}(\mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}});}
\DoxyCodeLine{416     \textcolor{keywordflow}{if} (memory\_rep == \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1MemoryRepresentation_a89a86b2d99d3e592383ad03f5ac7659a}{MemoryRepresentation::Int64}}() ||}
\DoxyCodeLine{417         memory\_rep == \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1MemoryRepresentation_ae87de69362087b454494a43ad8441257}{MemoryRepresentation::Uint64}}()) \{}
\DoxyCodeLine{418       \textcolor{keywordflow}{if} (base\_rep == \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_af4dcbabd802a274e26ec8f5a1af68b1b}{RegisterRepresentation::Tagged}}()) \{}
\DoxyCodeLine{419         \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(\mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} output\_graph().\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_a2b5e79bd829824237e784a6cde29309e}{Get}}(base).outputs\_rep()[0],}
\DoxyCodeLine{420                   \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_af4dcbabd802a274e26ec8f5a1af68b1b}{RegisterRepresentation::Tagged}}());}
\DoxyCodeLine{421         base = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} BitcastTaggedToWordPtr(base);}
\DoxyCodeLine{422       \}}
\DoxyCodeLine{423       \textcolor{keywordflow}{if} (bin\_op == \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1AtomicRMWOp_a67ea14809cc35ba0e43d5a698ad171a2a23a65a99841063b056f80b196d13f2fc}{AtomicRMWOp::BinOp::kCompareExchange}}) \{}
\DoxyCodeLine{424         \textcolor{keyword}{auto} [expected\_low, expected\_high] = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca}{Unpack}}(expected.value());}
\DoxyCodeLine{425         \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} AtomicWord32PairCompareExchange(}
\DoxyCodeLine{426             base, \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}}, value\_low, value\_high, expected\_low, expected\_high);}
\DoxyCodeLine{427       \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{428         \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} AtomicWord32PairBinop(base, \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}}, value\_low, value\_high,}
\DoxyCodeLine{429                                         bin\_op);}
\DoxyCodeLine{430       \}}
\DoxyCodeLine{431     \}}
\DoxyCodeLine{432 }
\DoxyCodeLine{433     \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_a0a87c55b6d909048c3f4b6e8ec76f3e4}{OpIndex}} new\_expected = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex_a19b67749ed68fc8a4883e936589372cc}{OpIndex::Invalid}}();}
\DoxyCodeLine{434     \textcolor{keywordflow}{if} (bin\_op == \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1AtomicRMWOp_a67ea14809cc35ba0e43d5a698ad171a2a23a65a99841063b056f80b196d13f2fc}{AtomicRMWOp::BinOp::kCompareExchange}}) \{}
\DoxyCodeLine{435       \textcolor{keyword}{auto} [expected\_low, expected\_high] = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca}{Unpack}}(expected.value());}
\DoxyCodeLine{436       new\_expected = expected\_low;}
\DoxyCodeLine{437     \}}
\DoxyCodeLine{438     \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Tuple(}
\DoxyCodeLine{439         Next::ReduceAtomicRMW(base, \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}}, value\_low, new\_expected, bin\_op,}
\DoxyCodeLine{440                               \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_a598694a7b6b5c3ceffe89a31a8fdde8b}{RegisterRepresentation::Word32}}(), memory\_rep,}
\DoxyCodeLine{441                               kind, base\_rep),}
\DoxyCodeLine{442         \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32Constant(0));}
\DoxyCodeLine{443   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, DCHECK\+\_\+\+EQ, v8\+::internal\+::compiler\+::turboshaft\+::\+Get(), v8\+::internal\+::index, v8\+::internal\+::compiler\+::turboshaft\+::\+Memory\+Representation\+::\+Int64(), v8\+::internal\+::compiler\+::turboshaft\+::\+Op\+Index\+::\+Invalid(), v8\+::internal\+::compiler\+::turboshaft\+::\+Atomic\+RMWOp\+::k\+Compare\+Exchange, v8\+::internal\+::compiler\+::turboshaft\+::\+Register\+Representation\+::\+Tagged(), v8\+::internal\+::compiler\+::turboshaft\+::\+Memory\+Representation\+::\+Uint64(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Unpack(), v8\+::internal\+::value, v8\+::internal\+::compiler\+::turboshaft\+::\+Register\+Representation\+::\+Word32(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Register\+Representation\+::\+Word64().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a25d8002215904992ba81dd25899f6660_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a1f00c1729c3fc49e97e32da9fde33b6b}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a1f00c1729c3fc49e97e32da9fde33b6b}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!Call@{Call}}
\index{Call@{Call}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{Call()}{Call()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$\mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1Any}{Any}}$>$ \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::\mbox{\hyperlink{classv8_1_1internal_1_1Call}{Call}} (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_aeb9581c8d0cfaedb6011276dc6580beb}{Call\+Target}} $>$}]{callee,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OptionalV}{OptionalV}}$<$ \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1FrameState}{Frame\+State}} $>$}]{frame\+\_\+state,  }\item[{\mbox{\hyperlink{classv8_1_1base_1_1Vector}{base\+::\+Vector}}$<$ const \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} $>$}]{arguments,  }\item[{const \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1TSCallDescriptor}{TSCall\+Descriptor}} $\ast$}]{descriptor,  }\item[{\mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpEffects}{Op\+Effects}}}]{effects }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 151 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{153                                                                              \{}
\DoxyCodeLine{154     \textcolor{keyword}{const} \textcolor{keywordtype}{bool} is\_tail\_call = \textcolor{keyword}{false};}
\DoxyCodeLine{155     \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a194a095148b7c11975b853e384698be7}{LowerCall}}(callee, frame\_state, arguments, descriptor, effects,}
\DoxyCodeLine{156                      is\_tail\_call);}
\DoxyCodeLine{157   \}}

\end{DoxyCode}


References v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Lower\+Call().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a1f00c1729c3fc49e97e32da9fde33b6b_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a66f98b83d445adbb4f21482752781528}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a66f98b83d445adbb4f21482752781528}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!Change@{Change}}
\index{Change@{Change}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{Change()}{Change()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::Change (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}}}]{input,  }\item[{\mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1ChangeOp_ac2287f30e4d60e796ef8fcbb5cb3b6d3}{Change\+Op\+::\+Kind}}}]{kind,  }\item[{\mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1ChangeOp_a1164c4351eb2febe0afa2038c603a669}{Change\+Op\+::\+Assumption}}}]{assumption,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation}{Register\+Representation}}}]{from,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation}{Register\+Representation}}}]{to }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 254 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{257                                                     \{}
\DoxyCodeLine{258     \textcolor{keyword}{auto} word32 = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_a598694a7b6b5c3ceffe89a31a8fdde8b}{RegisterRepresentation::Word32}}();}
\DoxyCodeLine{259     \textcolor{keyword}{auto} word64 = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_ab5e3c653af2621026db9a5ebf587d368}{RegisterRepresentation::Word64}}();}
\DoxyCodeLine{260     \textcolor{keyword}{auto} float64 = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_a5d222e67f5f7187fd20bb3c2cc7bc110}{RegisterRepresentation::Float64}}();}
\DoxyCodeLine{261     \textcolor{keyword}{using} Kind = \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1ChangeOp_ac2287f30e4d60e796ef8fcbb5cb3b6d3}{ChangeOp::Kind}};}
\DoxyCodeLine{262     \textcolor{keywordflow}{if} (from != word64 \&\& to != word64) \{}
\DoxyCodeLine{263       \textcolor{keywordflow}{return} Next::ReduceChange(input, kind, assumption, from, to);}
\DoxyCodeLine{264     \}}
\DoxyCodeLine{265 }
\DoxyCodeLine{266     \textcolor{keywordflow}{if} (from == word32 \&\& to == word64) \{}
\DoxyCodeLine{267       \textcolor{keywordflow}{if} (kind == Kind::kZeroExtend) \{}
\DoxyCodeLine{268         \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Tuple(\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V_aa66813fba227046c459b21739333ef6b}{V<Word32>::Cast}}(input), \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32Constant(0));}
\DoxyCodeLine{269       \}}
\DoxyCodeLine{270       \textcolor{keywordflow}{if} (kind == Kind::kSignExtend) \{}
\DoxyCodeLine{271         \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a109cfa2af8213db874c5704ae96d155b}{LowerSignExtend}}(input);}
\DoxyCodeLine{272       \}}
\DoxyCodeLine{273     \}}
\DoxyCodeLine{274     \textcolor{keywordflow}{if} (from == float64 \&\& to == word64) \{}
\DoxyCodeLine{275       \textcolor{keywordflow}{if} (kind == Kind::kBitcast) \{}
\DoxyCodeLine{276         \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Tuple(\mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Float64ExtractLowWord32(input),}
\DoxyCodeLine{277                         \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Float64ExtractHighWord32(input));}
\DoxyCodeLine{278       \}}
\DoxyCodeLine{279     \}}
\DoxyCodeLine{280     \textcolor{keywordflow}{if} (from == word64 \&\& to == float64) \{}
\DoxyCodeLine{281       \textcolor{keywordflow}{if} (kind == Kind::kBitcast) \{}
\DoxyCodeLine{282         \textcolor{keyword}{auto} input\_w32p = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V_aa66813fba227046c459b21739333ef6b}{V<Word32Pair>::Cast}}(input);}
\DoxyCodeLine{283         \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} BitcastWord32PairToFloat64(}
\DoxyCodeLine{284             \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \textcolor{keyword}{template} Projection<1>(input\_w32p),}
\DoxyCodeLine{285             \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \textcolor{keyword}{template} Projection<0>(input\_w32p));}
\DoxyCodeLine{286       \}}
\DoxyCodeLine{287     \}}
\DoxyCodeLine{288     \textcolor{keywordflow}{if} (from == word64 \&\& to == word32 \&\& kind == Kind::kTruncate) \{}
\DoxyCodeLine{289       \textcolor{keyword}{auto} input\_w32p = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V_aa66813fba227046c459b21739333ef6b}{V<Word32Pair>::Cast}}(input);}
\DoxyCodeLine{290       \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \textcolor{keyword}{template} Projection<0>(input\_w32p);}
\DoxyCodeLine{291     \}}
\DoxyCodeLine{292     std::stringstream str;}
\DoxyCodeLine{293     str << \textcolor{stringliteral}{"{}ChangeOp "{}} << kind << \textcolor{stringliteral}{"{} from "{}} << from << \textcolor{stringliteral}{"{} to "{}} << to}
\DoxyCodeLine{294         << \textcolor{stringliteral}{"{}not supported by int64 lowering"{}};}
\DoxyCodeLine{295     \mbox{\hyperlink{src_2base_2logging_8h_a0d093cb749cfc7ab5993726392df681f}{FATAL}}(\textcolor{stringliteral}{"{}\%s"{}}, str.str().c\_str());}
\DoxyCodeLine{296   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+V$<$ T $>$\+::\+Cast(), FATAL, v8\+::internal\+::compiler\+::turboshaft\+::\+Register\+Representation\+::\+Float64(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Lower\+Sign\+Extend(), v8\+::internal\+::compiler\+::turboshaft\+::\+Register\+Representation\+::\+Word32(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Register\+Representation\+::\+Word64().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a66f98b83d445adbb4f21482752781528_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a3434f440c0dc0b98c6d76b8718e5e693}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a3434f440c0dc0b98c6d76b8718e5e693}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!CheckPairOrPairOp@{CheckPairOrPairOp}}
\index{CheckPairOrPairOp@{CheckPairOrPairOp}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{CheckPairOrPairOp()}{CheckPairOrPairOp()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_a28d08f40d5dc488600051ba2ef537284}{bool}} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::Check\+Pair\+Or\+Pair\+Op (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$}]{input }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line 613 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{613                                               \{}
\DoxyCodeLine{614 \textcolor{preprocessor}{\#ifdef DEBUG}}
\DoxyCodeLine{615     \textcolor{keywordflow}{if} (\textcolor{keyword}{const} TupleOp* tuple = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_af5107ac94cc14b50d259d899b6f1b6a2}{matcher\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OperationMatcher_a737acaa492363230088ce7b3434286bd}{TryCast}}<TupleOp>(input)) \{}
\DoxyCodeLine{616       \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(2, tuple-\/>input\_count);}
\DoxyCodeLine{617       RegisterRepresentation word32 = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_a598694a7b6b5c3ceffe89a31a8fdde8b}{RegisterRepresentation::Word32}}();}
\DoxyCodeLine{618       ValidateOpInputRep(\mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} output\_graph(), tuple-\/>input(0), word32);}
\DoxyCodeLine{619       ValidateOpInputRep(\mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} output\_graph(), tuple-\/>input(1), word32);}
\DoxyCodeLine{620     \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (\textcolor{keyword}{const} DidntThrowOp* didnt\_throw =}
\DoxyCodeLine{621                    \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_af5107ac94cc14b50d259d899b6f1b6a2}{matcher\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OperationMatcher_a737acaa492363230088ce7b3434286bd}{TryCast}}<DidntThrowOp>(input)) \{}
\DoxyCodeLine{622       \textcolor{comment}{// If it's a call, it must be a call that returns exactly one i64.}}
\DoxyCodeLine{623       \textcolor{comment}{// (Note that the CallDescriptor has already been lowered to [i32, i32].)}}
\DoxyCodeLine{624       \textcolor{keyword}{const} CallOp\& call =}
\DoxyCodeLine{625           \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_a2b5e79bd829824237e784a6cde29309e}{Get}}(didnt\_throw-\/>throwing\_operation()).template Cast<CallOp>();}
\DoxyCodeLine{626       \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(call.descriptor-\/>descriptor-\/>ReturnCount(), 2);}
\DoxyCodeLine{627       \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(call.descriptor-\/>descriptor-\/>GetReturnType(0),}
\DoxyCodeLine{628                 \mbox{\hyperlink{classv8_1_1internal_1_1MachineType_aea718e82fd1e2c5ffaeef1cc6d699b0e}{MachineType::Int32}}());}
\DoxyCodeLine{629       \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(call.descriptor-\/>descriptor-\/>GetReturnType(1),}
\DoxyCodeLine{630                 \mbox{\hyperlink{classv8_1_1internal_1_1MachineType_aea718e82fd1e2c5ffaeef1cc6d699b0e}{MachineType::Int32}}());}
\DoxyCodeLine{631     \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{632       \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_af5107ac94cc14b50d259d899b6f1b6a2}{matcher\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OperationMatcher_a05d6b60871569e8839c72692cde1902c}{Is}}<Word32PairBinopOp>(input));}
\DoxyCodeLine{633     \}}
\DoxyCodeLine{634 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{635     \textcolor{keywordflow}{return} \textcolor{keyword}{true};}
\DoxyCodeLine{636   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::\+DCHECK(), DCHECK\+\_\+\+EQ, v8\+::internal\+::compiler\+::turboshaft\+::\+TSCall\+Descriptor\+::descriptor, v8\+::internal\+::compiler\+::turboshaft\+::\+Call\+Op\+::descriptor, v8\+::internal\+::compiler\+::turboshaft\+::\+Get(), v8\+::internal\+::compiler\+::\+Call\+Descriptor\+::\+Get\+Return\+Type(), v8\+::internal\+::\+Machine\+Type\+::\+Int32(), v8\+::internal\+::compiler\+::turboshaft\+::\+Operation\+Matcher\+::\+Is(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::matcher\+\_\+, v8\+::internal\+::compiler\+::\+Call\+Descriptor\+::\+Return\+Count(), v8\+::internal\+::compiler\+::turboshaft\+::\+Operation\+Matcher\+::\+Try\+Cast(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Register\+Representation\+::\+Word32().



Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Unpack().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a3434f440c0dc0b98c6d76b8718e5e693_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a3434f440c0dc0b98c6d76b8718e5e693_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a07bc5f4de4e75bdf2a32943756d56656}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a07bc5f4de4e75bdf2a32943756d56656}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!Comparison@{Comparison}}
\index{Comparison@{Comparison}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{Comparison()}{Comparison()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_aeccd16378a95dc9d3039f8669648c698}{Word32}}$>$ \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::Comparison (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1Any}{Any}} $>$}]{left,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1Any}{Any}} $>$}]{right,  }\item[{\mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1ComparisonOp_aa4b3f9edbc3bd542b8c719cdc702cab1}{Comparison\+Op\+::\+Kind}}}]{kind,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation}{Register\+Representation}}}]{rep }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 109 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{111                                                            \{}
\DoxyCodeLine{112     \textcolor{keywordflow}{if} (rep != \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WordRepresentation_ae2bfdf68d8864e018348d60f0346fa4d}{WordRepresentation::Word64}}()) \{}
\DoxyCodeLine{113       \textcolor{keywordflow}{return} Next::ReduceComparison(left, right, kind, rep);}
\DoxyCodeLine{114     \}}
\DoxyCodeLine{115 }
\DoxyCodeLine{116     \textcolor{keyword}{auto} [left\_low, left\_high] = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca}{Unpack}}(\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V_aa66813fba227046c459b21739333ef6b}{V<Word32Pair>::Cast}}(left));}
\DoxyCodeLine{117     \textcolor{keyword}{auto} [right\_low, right\_high] = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca}{Unpack}}(\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V_aa66813fba227046c459b21739333ef6b}{V<Word32Pair>::Cast}}(right));}
\DoxyCodeLine{118     V<Word32> high\_comparison;}
\DoxyCodeLine{119     V<Word32> low\_comparison;}
\DoxyCodeLine{120     \textcolor{keywordflow}{switch} (kind) \{}
\DoxyCodeLine{121       \textcolor{keywordflow}{case} \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1ComparisonOp_aa4b3f9edbc3bd542b8c719cdc702cab1a10580bbb0df84a6b318eee68fd772d43}{ComparisonOp::Kind::kEqual}}:}
\DoxyCodeLine{122         \textcolor{comment}{// TODO(wasm): Use explicit comparisons and \&\& here?}}
\DoxyCodeLine{123         \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{namespacev8_1_1internal_1_1TorqueRuntimeMacroShims_1_1CodeStubAssembler_ae3043c2e14617cc319d1bdede6d371cc}{Word32Equal}}(}
\DoxyCodeLine{124             \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32BitwiseOr(\mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32BitwiseXor(left\_low, right\_low),}
\DoxyCodeLine{125                                \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32BitwiseXor(left\_high, right\_high)),}
\DoxyCodeLine{126             0);}
\DoxyCodeLine{127       \textcolor{keywordflow}{case} \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1ComparisonOp_aa4b3f9edbc3bd542b8c719cdc702cab1ad6ed3f12f5816b7b815b823b1d24d32b}{ComparisonOp::Kind::kSignedLessThan}}:}
\DoxyCodeLine{128         high\_comparison = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Int32LessThan(left\_high, right\_high);}
\DoxyCodeLine{129         low\_comparison = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Uint32LessThan(left\_low, right\_low);}
\DoxyCodeLine{130         \textcolor{keywordflow}{break};}
\DoxyCodeLine{131       \textcolor{keywordflow}{case} \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1ComparisonOp_aa4b3f9edbc3bd542b8c719cdc702cab1a0111ad1ba809f985da1c4cd4e386b511}{ComparisonOp::Kind::kSignedLessThanOrEqual}}:}
\DoxyCodeLine{132         high\_comparison = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Int32LessThan(left\_high, right\_high);}
\DoxyCodeLine{133         low\_comparison = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Uint32LessThanOrEqual(left\_low, right\_low);}
\DoxyCodeLine{134         \textcolor{keywordflow}{break};}
\DoxyCodeLine{135       \textcolor{keywordflow}{case} \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1ComparisonOp_aa4b3f9edbc3bd542b8c719cdc702cab1a8d8ea8ee01b44dd7f11e634d9c24257e}{ComparisonOp::Kind::kUnsignedLessThan}}:}
\DoxyCodeLine{136         high\_comparison = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Uint32LessThan(left\_high, right\_high);}
\DoxyCodeLine{137         low\_comparison = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Uint32LessThan(left\_low, right\_low);}
\DoxyCodeLine{138         \textcolor{keywordflow}{break};}
\DoxyCodeLine{139       \textcolor{keywordflow}{case} \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1ComparisonOp_aa4b3f9edbc3bd542b8c719cdc702cab1adfdc183f5ab30c933aacd9ad9716ccfe}{ComparisonOp::Kind::kUnsignedLessThanOrEqual}}:}
\DoxyCodeLine{140         high\_comparison = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Uint32LessThan(left\_high, right\_high);}
\DoxyCodeLine{141         low\_comparison = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Uint32LessThanOrEqual(left\_low, right\_low);}
\DoxyCodeLine{142         \textcolor{keywordflow}{break};}
\DoxyCodeLine{143     \}}
\DoxyCodeLine{144 }
\DoxyCodeLine{145     \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32BitwiseOr(}
\DoxyCodeLine{146         high\_comparison,}
\DoxyCodeLine{147         \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32BitwiseAnd(\mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{namespacev8_1_1internal_1_1TorqueRuntimeMacroShims_1_1CodeStubAssembler_ae3043c2e14617cc319d1bdede6d371cc}{Word32Equal}}(left\_high, right\_high),}
\DoxyCodeLine{148                             low\_comparison));}
\DoxyCodeLine{149   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Comparison\+Op\+::k\+Equal, v8\+::internal\+::compiler\+::turboshaft\+::\+Comparison\+Op\+::k\+Signed\+Less\+Than, v8\+::internal\+::compiler\+::turboshaft\+::\+Comparison\+Op\+::k\+Signed\+Less\+Than\+Or\+Equal, v8\+::internal\+::compiler\+::turboshaft\+::\+Comparison\+Op\+::k\+Unsigned\+Less\+Than, v8\+::internal\+::compiler\+::turboshaft\+::\+Comparison\+Op\+::k\+Unsigned\+Less\+Than\+Or\+Equal, v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Unpack(), v8\+::internal\+::\+Torque\+Runtime\+Macro\+Shims\+::\+Code\+Stub\+Assembler\+::\+Word32\+Equal(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Word\+Representation\+::\+Word64().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a07bc5f4de4e75bdf2a32943756d56656_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a87dcb235e38076bac04d86870d67f064}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a87dcb235e38076bac04d86870d67f064}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!Constant@{Constant}}
\index{Constant@{Constant}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{Constant()}{Constant()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1Constant}{Constant}} (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1ConstantOp_a490c02cb400dd46345c7ecf2eedd6ef1}{Constant\+Op\+::\+Kind}}}]{kind,  }\item[{\mbox{\hyperlink{unionv8_1_1internal_1_1compiler_1_1turboshaft_1_1ConstantOp_1_1Storage}{Constant\+Op\+::\+Storage}}}]{value }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 168 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{168                                                                          \{}
\DoxyCodeLine{169     \textcolor{keywordflow}{if} (kind == \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1ConstantOp_a490c02cb400dd46345c7ecf2eedd6ef1a926ba425515b649646a1efad469174d9}{ConstantOp::Kind::kWord64}}) \{}
\DoxyCodeLine{170       uint32\_t high = \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.integral >> 32;}
\DoxyCodeLine{171       uint32\_t low = \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}.integral \& std::numeric\_limits<uint32\_t>::max();}
\DoxyCodeLine{172       \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Tuple(\mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32Constant(low), \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32Constant(high));}
\DoxyCodeLine{173     \}}
\DoxyCodeLine{174     \textcolor{keywordflow}{return} Next::ReduceConstant(kind, \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}});}
\DoxyCodeLine{175   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Constant\+Op\+::k\+Word64, and v8\+::internal\+::value.

\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a7346951a3be59d55591a003a511f6d63}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a7346951a3be59d55591a003a511f6d63}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!FixLoopPhi@{FixLoopPhi}}
\index{FixLoopPhi@{FixLoopPhi}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{FixLoopPhi()}{FixLoopPhi()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
void \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::Fix\+Loop\+Phi (\begin{DoxyParamCaption}\item[{const \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1PhiOp}{Phi\+Op}} \&}]{input\+\_\+phi,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}}}]{output\+\_\+index,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Block}{Block}} $\ast$}]{output\+\_\+graph\+\_\+loop }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 474 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{475                                             \{}
\DoxyCodeLine{476     \textcolor{keywordflow}{if} (input\_phi.rep == \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_ab5e3c653af2621026db9a5ebf587d368}{RegisterRepresentation::Word64}}()) \{}
\DoxyCodeLine{477       \textcolor{keyword}{const} TupleOp\& tuple = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_a2b5e79bd829824237e784a6cde29309e}{Get}}(output\_index).template Cast<TupleOp>();}
\DoxyCodeLine{478       \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(tuple.input\_count, 2);}
\DoxyCodeLine{479       \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_a0a87c55b6d909048c3f4b6e8ec76f3e4}{OpIndex}} new\_inputs[2] = \{\mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} MapToNewGraph(input\_phi.input(0)),}
\DoxyCodeLine{480                                \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} MapToNewGraph(input\_phi.input(1))\};}
\DoxyCodeLine{481       \textcolor{keywordflow}{for} (\textcolor{keywordtype}{size\_t} \mbox{\hyperlink{namespacev8_1_1internal}{i}} = 0; \mbox{\hyperlink{namespacev8_1_1internal}{i}} < 2; ++\mbox{\hyperlink{namespacev8_1_1internal_1_1anonymous__namespace_02json-stringifier_8cc_03_ad86b3cf21e19e97ce484f32b894d548c}{i}}) \{}
\DoxyCodeLine{482         \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_a0a87c55b6d909048c3f4b6e8ec76f3e4}{OpIndex}} phi\_index = tuple.input(\mbox{\hyperlink{namespacev8_1_1internal}{i}});}
\DoxyCodeLine{483         \textcolor{keywordflow}{if} (!output\_graph\_loop-\/>Contains(phi\_index)) \{}
\DoxyCodeLine{484           \textcolor{keywordflow}{continue};}
\DoxyCodeLine{485         \}}
\DoxyCodeLine{486 \textcolor{preprocessor}{\#ifdef DEBUG}}
\DoxyCodeLine{487         \textcolor{keyword}{const} PendingLoopPhiOp\& pending\_phi =}
\DoxyCodeLine{488             \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_a2b5e79bd829824237e784a6cde29309e}{Get}}(phi\_index).template Cast<PendingLoopPhiOp>();}
\DoxyCodeLine{489         \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(pending\_phi.rep, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_a598694a7b6b5c3ceffe89a31a8fdde8b}{RegisterRepresentation::Word32}}());}
\DoxyCodeLine{490         \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(}
\DoxyCodeLine{491             pending\_phi.first(),}
\DoxyCodeLine{492             \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Projection(new\_inputs[0], \mbox{\hyperlink{namespacev8_1_1internal}{i}}, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_a598694a7b6b5c3ceffe89a31a8fdde8b}{RegisterRepresentation::Word32}}()));}
\DoxyCodeLine{493 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{494         \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} output\_graph().template Replace<PhiOp>(}
\DoxyCodeLine{495             phi\_index,}
\DoxyCodeLine{496             \mbox{\hyperlink{namespacev8_1_1base_a5bfc65f27076e49eb7752a4fb4d45acb}{base::VectorOf}}(\{\mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Projection(new\_inputs[0], \mbox{\hyperlink{namespacev8_1_1internal}{i}},}
\DoxyCodeLine{497                                           \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_a598694a7b6b5c3ceffe89a31a8fdde8b}{RegisterRepresentation::Word32}}()),}
\DoxyCodeLine{498                             \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Projection(new\_inputs[1], \mbox{\hyperlink{namespacev8_1_1internal}{i}},}
\DoxyCodeLine{499                                           \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_a598694a7b6b5c3ceffe89a31a8fdde8b}{RegisterRepresentation::Word32}}())\}),}
\DoxyCodeLine{500             \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_a598694a7b6b5c3ceffe89a31a8fdde8b}{RegisterRepresentation::Word32}}());}
\DoxyCodeLine{501       \}}
\DoxyCodeLine{502       \textcolor{keywordflow}{return};}
\DoxyCodeLine{503     \}}
\DoxyCodeLine{504     \textcolor{keywordflow}{return} Next::FixLoopPhi(input\_phi, output\_index, output\_graph\_loop);}
\DoxyCodeLine{505   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Block\+::\+Contains(), DCHECK\+\_\+\+EQ, v8\+::internal\+::compiler\+::turboshaft\+::\+Pending\+Loop\+Phi\+Op\+::first(), v8\+::internal\+::compiler\+::turboshaft\+::\+Get(), v8\+::internal\+::anonymous\+\_\+namespace\{json-\/stringifier.\+cc\}\+::i, v8\+::internal\+::compiler\+::turboshaft\+::\+Operation\+T$<$ Derived $>$\+::input(), v8\+::internal\+::compiler\+::turboshaft\+::\+Operation\+::input\+\_\+count, v8\+::internal\+::compiler\+::turboshaft\+::\+Phi\+Op\+::rep, v8\+::internal\+::compiler\+::turboshaft\+::\+Pending\+Loop\+Phi\+Op\+::rep, v8\+::base\+::\+Vector\+Of(), v8\+::internal\+::compiler\+::turboshaft\+::\+Register\+Representation\+::\+Word32(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Register\+Representation\+::\+Word64().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a7346951a3be59d55591a003a511f6d63_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a4fe9cd973fe88c0b52bc8d3e0067d178}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a4fe9cd973fe88c0b52bc8d3e0067d178}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!FrameState@{FrameState}}
\index{FrameState@{FrameState}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{FrameState()}{FrameState()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$\mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1FrameState}{turboshaft\+::\+Frame\+State}}$>$ \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::\mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1FrameState}{Frame\+State}} (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1base_1_1Vector}{base\+::\+Vector}}$<$ const \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} $>$}]{inputs,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_a28d08f40d5dc488600051ba2ef537284}{bool}}}]{inlined,  }\item[{const \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1FrameStateData}{Frame\+State\+Data}} $\ast$}]{data }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 547 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{549                                   \{}
\DoxyCodeLine{550     \textcolor{keywordtype}{bool} has\_int64\_input = \textcolor{keyword}{false};}
\DoxyCodeLine{551 }
\DoxyCodeLine{552     \textcolor{keywordflow}{for} (MachineType \mbox{\hyperlink{namespacev8_1_1internal_1_1tracing_a96000282e12b2483531025283d63154d}{type}} : data-\/>machine\_types) \{}
\DoxyCodeLine{553       \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_a363402ed85e1d8dc6feef52b0d3118e2}{RegisterRepresentation::FromMachineType}}(\mbox{\hyperlink{namespacev8_1_1internal_1_1tracing_a96000282e12b2483531025283d63154d}{type}}) ==}
\DoxyCodeLine{554           \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_ab5e3c653af2621026db9a5ebf587d368}{RegisterRepresentation::Word64}}()) \{}
\DoxyCodeLine{555         has\_int64\_input = \textcolor{keyword}{true};}
\DoxyCodeLine{556         \textcolor{keywordflow}{break};}
\DoxyCodeLine{557       \}}
\DoxyCodeLine{558     \}}
\DoxyCodeLine{559     \textcolor{keywordflow}{if} (!has\_int64\_input) \{}
\DoxyCodeLine{560       \textcolor{keywordflow}{return} Next::ReduceFrameState(inputs, inlined, data);}
\DoxyCodeLine{561     \}}
\DoxyCodeLine{562     FrameStateData::Builder builder;}
\DoxyCodeLine{563     \textcolor{keywordflow}{if} (inlined) \{}
\DoxyCodeLine{564       builder.AddParentFrameState(V<turboshaft::FrameState>(inputs[0]));}
\DoxyCodeLine{565     \}}
\DoxyCodeLine{566     \textcolor{keyword}{const} FrameStateFunctionInfo* function\_info =}
\DoxyCodeLine{567         data-\/>frame\_state\_info.function\_info();}
\DoxyCodeLine{568     \mbox{\hyperlink{namespaceunibrow_a0869a94c1a582a2b47889b990444deb9}{uint16\_t}} lowered\_parameter\_count = function\_info-\/>parameter\_count();}
\DoxyCodeLine{569     \textcolor{keywordtype}{int} lowered\_local\_count = function\_info-\/>local\_count();}
\DoxyCodeLine{570 }
\DoxyCodeLine{571     \textcolor{keywordflow}{for} (\textcolor{keywordtype}{size\_t} \mbox{\hyperlink{namespacev8_1_1internal}{i}} = inlined; \mbox{\hyperlink{namespacev8_1_1internal}{i}} < inputs.size(); ++\mbox{\hyperlink{namespacev8_1_1internal_1_1anonymous__namespace_02json-stringifier_8cc_03_ad86b3cf21e19e97ce484f32b894d548c}{i}}) \{}
\DoxyCodeLine{572       \textcolor{comment}{// In case of inlining the parent FrameState is an additional input,}}
\DoxyCodeLine{573       \textcolor{comment}{// however, it doesn't have an entry in the machine\_types vector, so that}}
\DoxyCodeLine{574       \textcolor{comment}{// index has to be adapted.}}
\DoxyCodeLine{575       \textcolor{keywordtype}{size\_t} machine\_type\_index = \mbox{\hyperlink{namespacev8_1_1internal}{i}} -\/ inlined;}
\DoxyCodeLine{576       \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_a363402ed85e1d8dc6feef52b0d3118e2}{RegisterRepresentation::FromMachineType}}(}
\DoxyCodeLine{577               data-\/>machine\_types[machine\_type\_index]) ==}
\DoxyCodeLine{578           \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_ab5e3c653af2621026db9a5ebf587d368}{RegisterRepresentation::Word64}}()) \{}
\DoxyCodeLine{579         \textcolor{keyword}{auto} [low, high] = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca}{Unpack}}(\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V_aa66813fba227046c459b21739333ef6b}{V<Word32Pair>::Cast}}(inputs[\mbox{\hyperlink{namespacev8_1_1internal}{i}}]));}
\DoxyCodeLine{580         builder.AddInput(\mbox{\hyperlink{classv8_1_1internal_1_1MachineType_aea718e82fd1e2c5ffaeef1cc6d699b0e}{MachineType::Int32}}(), low);}
\DoxyCodeLine{581         builder.AddInput(\mbox{\hyperlink{classv8_1_1internal_1_1MachineType_aea718e82fd1e2c5ffaeef1cc6d699b0e}{MachineType::Int32}}(), high);}
\DoxyCodeLine{582         \textcolor{comment}{// Note that the first input (after the optional parent FrameState) is}}
\DoxyCodeLine{583         \textcolor{comment}{// the JSClosure, so the first parameter is at index 1 (+1 in case of}}
\DoxyCodeLine{584         \textcolor{comment}{// nested inlining).}}
\DoxyCodeLine{585         \textcolor{keywordflow}{if} (i <= inlined + function\_info-\/>parameter\_count()) \{}
\DoxyCodeLine{586           ++lowered\_parameter\_count;}
\DoxyCodeLine{587         \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{588           ++lowered\_local\_count;}
\DoxyCodeLine{589         \}}
\DoxyCodeLine{590       \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{591         \textcolor{comment}{// Just copy over the existing input.}}
\DoxyCodeLine{592         builder.AddInput(data-\/>machine\_types[machine\_type\_index], inputs[\mbox{\hyperlink{namespacev8_1_1internal}{i}}]);}
\DoxyCodeLine{593       \}}
\DoxyCodeLine{594     \}}
\DoxyCodeLine{595     Zone* zone = Asm().data()-\/>compilation\_zone();}
\DoxyCodeLine{596     \textcolor{keyword}{auto}* function\_info\_lowered = zone-\/>New<compiler::FrameStateFunctionInfo>(}
\DoxyCodeLine{597         compiler::FrameStateType::kLiftoffFunction, lowered\_parameter\_count,}
\DoxyCodeLine{598         function\_info-\/>max\_arguments(), lowered\_local\_count,}
\DoxyCodeLine{599         function\_info-\/>shared\_info(), \mbox{\hyperlink{namespacev8_1_1internal_a12bba79f0b2c466b43e23e173e34465d}{kNullMaybeHandle}},}
\DoxyCodeLine{600         function\_info-\/>wasm\_liftoff\_frame\_size(),}
\DoxyCodeLine{601         function\_info-\/>wasm\_function\_index());}
\DoxyCodeLine{602     \textcolor{keyword}{const} FrameStateInfo\& frame\_state\_info = data-\/>frame\_state\_info;}
\DoxyCodeLine{603     \textcolor{keyword}{auto}* frame\_state\_info\_lowered = zone-\/>New<compiler::FrameStateInfo>(}
\DoxyCodeLine{604         frame\_state\_info.bailout\_id(), frame\_state\_info.state\_combine(),}
\DoxyCodeLine{605         function\_info\_lowered);}
\DoxyCodeLine{606 }
\DoxyCodeLine{607     \textcolor{keywordflow}{return} Next::ReduceFrameState(}
\DoxyCodeLine{608         builder.Inputs(), builder.inlined(),}
\DoxyCodeLine{609         builder.AllocateFrameStateData(*frame\_state\_info\_lowered, zone));}
\DoxyCodeLine{610   \}}

\end{DoxyCode}


References v8\+::internal\+::compiler\+::turboshaft\+::\+Frame\+State\+Data\+::\+Builder\+::\+Add\+Input(), v8\+::internal\+::compiler\+::turboshaft\+::\+Frame\+State\+Data\+::\+Builder\+::\+Add\+Parent\+Frame\+State(), v8\+::internal\+::compiler\+::turboshaft\+::\+Frame\+State\+Data\+::\+Builder\+::\+Allocate\+Frame\+State\+Data(), v8\+::internal\+::compiler\+::turboshaft\+::\+Register\+Representation\+::\+From\+Machine\+Type(), v8\+::internal\+::anonymous\+\_\+namespace\{json-\/stringifier.\+cc\}\+::i, v8\+::internal\+::compiler\+::turboshaft\+::\+Frame\+State\+Data\+::\+Builder\+::inlined(), v8\+::internal\+::compiler\+::turboshaft\+::\+Frame\+State\+Data\+::\+Builder\+::\+Inputs(), v8\+::internal\+::\+Machine\+Type\+::\+Int32(), v8\+::internal\+::k\+Null\+Maybe\+Handle, v8\+::internal\+::compiler\+::\+Frame\+State\+Function\+Info\+::local\+\_\+count(), v8\+::internal\+::compiler\+::\+Frame\+State\+Function\+Info\+::max\+\_\+arguments(), v8\+::internal\+::\+Zone\+::\+New(), v8\+::internal\+::compiler\+::\+Frame\+State\+Function\+Info\+::parameter\+\_\+count(), v8\+::internal\+::compiler\+::\+Frame\+State\+Function\+Info\+::shared\+\_\+info(), v8\+::internal\+::tracing\+::type, v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Unpack(), v8\+::internal\+::compiler\+::\+Frame\+State\+Function\+Info\+::wasm\+\_\+function\+\_\+index(), v8\+::internal\+::compiler\+::\+Frame\+State\+Function\+Info\+::wasm\+\_\+liftoff\+\_\+frame\+\_\+size(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Register\+Representation\+::\+Word64().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a4fe9cd973fe88c0b52bc8d3e0067d178_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a23280fc1baa5b41bbda324a70f4e2e6e}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a23280fc1baa5b41bbda324a70f4e2e6e}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!IncreaseOffset@{IncreaseOffset}}
\index{IncreaseOffset@{IncreaseOffset}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{IncreaseOffset()}{IncreaseOffset()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
std\+::pair$<$\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OptionalV}{OptionalV}}$<$\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_aeccd16378a95dc9d3039f8669648c698}{Word32}}$>$, int32\+\_\+t$>$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::Increase\+Offset (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OptionalV}{OptionalV}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_aeccd16378a95dc9d3039f8669648c698}{Word32}} $>$}]{index,  }\item[{int32\+\_\+t}]{offset,  }\item[{int32\+\_\+t}]{add\+\_\+offset,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_a28d08f40d5dc488600051ba2ef537284}{bool}}}]{tagged\+\_\+base }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 298 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{301                                                                          \{}
\DoxyCodeLine{302     \textcolor{comment}{// Note that the offset will just wrap around. Still, we need to always}}
\DoxyCodeLine{303     \textcolor{comment}{// use an offset that is not std::numeric\_limits<int32\_t>::min() on tagged}}
\DoxyCodeLine{304     \textcolor{comment}{// loads.}}
\DoxyCodeLine{305     \textcolor{comment}{// TODO(dmercadier): Replace LoadOp::OffsetIsValid by taking care of this}}
\DoxyCodeLine{306     \textcolor{comment}{// special case in the LoadStoreSimplificationReducer instead.}}
\DoxyCodeLine{307     \mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}} new\_offset =}
\DoxyCodeLine{308         \textcolor{keyword}{static\_cast<}uint32\_t\textcolor{keyword}{>}(offset) + \textcolor{keyword}{static\_cast<}uint32\_t\textcolor{keyword}{>}(add\_offset);}
\DoxyCodeLine{309     OptionalV<Word32> new\_index = \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}};}
\DoxyCodeLine{310     \textcolor{keywordflow}{if} (!\mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1LoadOp_a657cd64833ceb5087bcb5efca9342df8}{LoadOp::OffsetIsValid}}(new\_offset, tagged\_base)) \{}
\DoxyCodeLine{311       \textcolor{comment}{// We cannot encode the new offset so we use the old offset}}
\DoxyCodeLine{312       \textcolor{comment}{// instead and use the Index to represent the extra offset.}}
\DoxyCodeLine{313       new\_offset = offset;}
\DoxyCodeLine{314       \textcolor{keywordflow}{if} (\mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}}.has\_value()) \{}
\DoxyCodeLine{315         new\_index = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32Add(new\_index.value(), add\_offset);}
\DoxyCodeLine{316       \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{317         new\_index = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32Constant(\textcolor{keyword}{sizeof}(\mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}}));}
\DoxyCodeLine{318       \}}
\DoxyCodeLine{319     \}}
\DoxyCodeLine{320     \textcolor{keywordflow}{return} \{new\_index, new\_offset\};}
\DoxyCodeLine{321   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::index, v8\+::internal\+::compiler\+::turboshaft\+::\+Load\+Op\+::\+Offset\+Is\+Valid(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Optional\+V$<$ T $>$\+::value().



Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Load(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Store().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a23280fc1baa5b41bbda324a70f4e2e6e_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a23280fc1baa5b41bbda324a70f4e2e6e_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aaba7f8b9654b9c5d01a559df3f1ed1d9}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aaba7f8b9654b9c5d01a559df3f1ed1d9}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!InitializeIndexMaps@{InitializeIndexMaps}}
\index{InitializeIndexMaps@{InitializeIndexMaps}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{InitializeIndexMaps()}{InitializeIndexMaps()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
void \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::Initialize\+Index\+Maps (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line 902 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{902                              \{}
\DoxyCodeLine{903     \textcolor{comment}{// Add one implicit parameter in front.}}
\DoxyCodeLine{904     \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a65f52c120128accaffae7b2dadd4dd6e}{param\_index\_map\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1ZoneVector_af4d3701d605c7c9ed301a2ef3880784f}{push\_back}}(0);}
\DoxyCodeLine{905     \mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}} new\_index = 0;}
\DoxyCodeLine{906     \textcolor{keywordflow}{for} (\textcolor{keywordtype}{size\_t} \mbox{\hyperlink{namespacev8_1_1internal}{i}} = 0; \mbox{\hyperlink{namespacev8_1_1internal}{i}} < \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ace910d721e2e4c7c5f9dc8dcf2599751}{sig\_}}-\/>parameter\_count(); ++\mbox{\hyperlink{namespacev8_1_1internal_1_1anonymous__namespace_02json-stringifier_8cc_03_ad86b3cf21e19e97ce484f32b894d548c}{i}}) \{}
\DoxyCodeLine{907       \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a65f52c120128accaffae7b2dadd4dd6e}{param\_index\_map\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1ZoneVector_af4d3701d605c7c9ed301a2ef3880784f}{push\_back}}(++new\_index);}
\DoxyCodeLine{908       \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ace910d721e2e4c7c5f9dc8dcf2599751}{sig\_}}-\/>GetParam(\mbox{\hyperlink{namespacev8_1_1internal}{i}}) == \mbox{\hyperlink{namespacev8_1_1internal_abe5419355372f787c28119c509343410a926ba425515b649646a1efad469174d9}{MachineRepresentation::kWord64}}) \{}
\DoxyCodeLine{909         \textcolor{comment}{// i64 becomes [i32 low, i32 high], so the next parameter index is}}
\DoxyCodeLine{910         \textcolor{comment}{// shifted by one.}}
\DoxyCodeLine{911         ++new\_index;}
\DoxyCodeLine{912       \}}
\DoxyCodeLine{913     \}}
\DoxyCodeLine{914 }
\DoxyCodeLine{915     \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a7619d5189d69b6c386a3e7f2241475ff}{returns\_i64\_}} = \mbox{\hyperlink{namespacev8_1_1base_a0e542246e39cb25a93193a080e0e1148}{std::any\_of}}(\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ace910d721e2e4c7c5f9dc8dcf2599751}{sig\_}}-\/>returns().begin(), \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ace910d721e2e4c7c5f9dc8dcf2599751}{sig\_}}-\/>returns().end(),}
\DoxyCodeLine{916                                [](\textcolor{keyword}{const} \mbox{\hyperlink{namespacev8_1_1internal_abe5419355372f787c28119c509343410}{MachineRepresentation}} rep) \{}
\DoxyCodeLine{917                                  return rep == MachineRepresentation::kWord64;}
\DoxyCodeLine{918                                \});}
\DoxyCodeLine{919   \}}

\end{DoxyCode}


References v8\+::base\+::any\+\_\+of(), v8\+::internal\+::anonymous\+\_\+namespace\{json-\/stringifier.\+cc\}\+::i, v8\+::internal\+::k\+Word64, v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::param\+\_\+index\+\_\+map\+\_\+, v8\+::internal\+::\+Zone\+Vector$<$ T $>$\+::push\+\_\+back(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::returns\+\_\+i64\+\_\+, and v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::sig\+\_\+.



Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Int64\+Lowering\+Reducer().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aaba7f8b9654b9c5d01a559df3f1ed1d9_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aaba7f8b9654b9c5d01a559df3f1ed1d9_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a026405bf23e97d41a978297a607f57c8}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a026405bf23e97d41a978297a607f57c8}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!Load@{Load}}
\index{Load@{Load}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{Load()}{Load()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::Load (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}}}]{base,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OptionalOpIndex}{Optional\+Op\+Index}}}]{index,  }\item[{\mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1LoadOp_1_1Kind}{Load\+Op\+::\+Kind}}}]{kind,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1MemoryRepresentation}{Memory\+Representation}}}]{loaded\+\_\+rep,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation}{Register\+Representation}}}]{result\+\_\+rep,  }\item[{int32\+\_\+t}]{offset,  }\item[{uint8\+\_\+t}]{element\+\_\+scale }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 323 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{326                                               \{}
\DoxyCodeLine{327     \textcolor{keywordflow}{if} (kind.is\_atomic) \{}
\DoxyCodeLine{328       \textcolor{keywordflow}{if} (loaded\_rep == \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1MemoryRepresentation_a89a86b2d99d3e592383ad03f5ac7659a}{MemoryRepresentation::Int64}}() ||}
\DoxyCodeLine{329           loaded\_rep == \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1MemoryRepresentation_ae87de69362087b454494a43ad8441257}{MemoryRepresentation::Uint64}}()) \{}
\DoxyCodeLine{330         \textcolor{comment}{// TODO(jkummerow): Support non-\/zero scales in AtomicWord32PairOp, and}}
\DoxyCodeLine{331         \textcolor{comment}{// remove the corresponding bailout in MachineOptimizationReducer to}}
\DoxyCodeLine{332         \textcolor{comment}{// allow generating them.}}
\DoxyCodeLine{333         \textcolor{keywordflow}{if} (element\_scale != 0 \&\& \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}}.has\_value()) \{}
\DoxyCodeLine{334           \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(element\_scale, 3);}
\DoxyCodeLine{335           \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}} = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32ShiftLeft(\mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}}.value(), element\_scale);}
\DoxyCodeLine{336         \}}
\DoxyCodeLine{337         \textcolor{comment}{// Manually subtract the pointer tag if present.}}
\DoxyCodeLine{338         offset -\/= kind.tagged\_base;}
\DoxyCodeLine{339         \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} AtomicWord32PairLoad(base, \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}}, offset);}
\DoxyCodeLine{340       \}}
\DoxyCodeLine{341       \textcolor{keywordflow}{if} (result\_rep == \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_ab5e3c653af2621026db9a5ebf587d368}{RegisterRepresentation::Word64}}()) \{}
\DoxyCodeLine{342         \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Tuple(}
\DoxyCodeLine{343             \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a026405bf23e97d41a978297a607f57c8}{Load}}(base, \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}}, kind, loaded\_rep,}
\DoxyCodeLine{344                     \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_a598694a7b6b5c3ceffe89a31a8fdde8b}{RegisterRepresentation::Word32}}(), offset, element\_scale),}
\DoxyCodeLine{345             \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32Constant(0));}
\DoxyCodeLine{346       \}}
\DoxyCodeLine{347     \}}
\DoxyCodeLine{348     \textcolor{keywordflow}{if} (loaded\_rep == \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1MemoryRepresentation_a89a86b2d99d3e592383ad03f5ac7659a}{MemoryRepresentation::Int64}}() ||}
\DoxyCodeLine{349         loaded\_rep == \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1MemoryRepresentation_ae87de69362087b454494a43ad8441257}{MemoryRepresentation::Uint64}}()) \{}
\DoxyCodeLine{350       \textcolor{keyword}{auto} [high\_index, high\_offset] =}
\DoxyCodeLine{351           \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a23280fc1baa5b41bbda324a70f4e2e6e}{IncreaseOffset}}(\mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}}, offset, \textcolor{keyword}{sizeof}(\mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}}), kind.tagged\_base);}
\DoxyCodeLine{352       \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Tuple(}
\DoxyCodeLine{353           Next::ReduceLoad(base, \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}}, kind, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1MemoryRepresentation_a80d2fbb91533fbcf3575b041f2ab9cfc}{MemoryRepresentation::Int32}}(),}
\DoxyCodeLine{354                            \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_a598694a7b6b5c3ceffe89a31a8fdde8b}{RegisterRepresentation::Word32}}(), offset,}
\DoxyCodeLine{355                            element\_scale),}
\DoxyCodeLine{356           Next::ReduceLoad(}
\DoxyCodeLine{357               base, high\_index, kind, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1MemoryRepresentation_a80d2fbb91533fbcf3575b041f2ab9cfc}{MemoryRepresentation::Int32}}(),}
\DoxyCodeLine{358               \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_a598694a7b6b5c3ceffe89a31a8fdde8b}{RegisterRepresentation::Word32}}(), high\_offset, element\_scale));}
\DoxyCodeLine{359     \}}
\DoxyCodeLine{360     \textcolor{keywordflow}{return} Next::ReduceLoad(base, \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}}, kind, loaded\_rep, result\_rep, offset,}
\DoxyCodeLine{361                             element\_scale);}
\DoxyCodeLine{362   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, DCHECK\+\_\+\+EQ, v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Increase\+Offset(), v8\+::internal\+::index, v8\+::internal\+::compiler\+::turboshaft\+::\+Memory\+Representation\+::\+Int32(), v8\+::internal\+::compiler\+::turboshaft\+::\+Memory\+Representation\+::\+Int64(), v8\+::internal\+::compiler\+::turboshaft\+::\+Memory\+Representation\+::\+Uint64(), v8\+::internal\+::compiler\+::turboshaft\+::\+Register\+Representation\+::\+Word32(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Register\+Representation\+::\+Word64().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a026405bf23e97d41a978297a607f57c8_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_abdb2dc94f9e242aa7d29dfa4881b8f6e}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_abdb2dc94f9e242aa7d29dfa4881b8f6e}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!LowerBitwiseAnd@{LowerBitwiseAnd}}
\index{LowerBitwiseAnd@{LowerBitwiseAnd}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{LowerBitwiseAnd()}{LowerBitwiseAnd()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}}$>$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::Lower\+Bitwise\+And (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$}]{left,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$}]{right }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line 696 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{696                                                                          \{}
\DoxyCodeLine{697     \textcolor{keyword}{auto} [left\_low, left\_high] = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca}{Unpack}}(left);}
\DoxyCodeLine{698     \textcolor{keyword}{auto} [right\_low, right\_high] = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca}{Unpack}}(right);}
\DoxyCodeLine{699     V<Word32> low\_result = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32BitwiseAnd(left\_low, right\_low);}
\DoxyCodeLine{700     V<Word32> high\_result = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32BitwiseAnd(left\_high, right\_high);}
\DoxyCodeLine{701     \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Tuple(low\_result, high\_result);}
\DoxyCodeLine{702   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, and v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Unpack().



Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Word\+Binop().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_abdb2dc94f9e242aa7d29dfa4881b8f6e_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_abdb2dc94f9e242aa7d29dfa4881b8f6e_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a68ccb497165340b362abf32b45aaacae}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a68ccb497165340b362abf32b45aaacae}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!LowerBitwiseOr@{LowerBitwiseOr}}
\index{LowerBitwiseOr@{LowerBitwiseOr}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{LowerBitwiseOr()}{LowerBitwiseOr()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}}$>$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::Lower\+Bitwise\+Or (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$}]{left,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$}]{right }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line 704 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{704                                                                         \{}
\DoxyCodeLine{705     \textcolor{keyword}{auto} [left\_low, left\_high] = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca}{Unpack}}(left);}
\DoxyCodeLine{706     \textcolor{keyword}{auto} [right\_low, right\_high] = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca}{Unpack}}(right);}
\DoxyCodeLine{707     V<Word32> low\_result = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32BitwiseOr(left\_low, right\_low);}
\DoxyCodeLine{708     V<Word32> high\_result = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32BitwiseOr(left\_high, right\_high);}
\DoxyCodeLine{709     \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Tuple(low\_result, high\_result);}
\DoxyCodeLine{710   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, and v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Unpack().



Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Word\+Binop().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a68ccb497165340b362abf32b45aaacae_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a68ccb497165340b362abf32b45aaacae_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aa72a42942c5952b438676f73b024b2bd}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aa72a42942c5952b438676f73b024b2bd}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!LowerBitwiseXor@{LowerBitwiseXor}}
\index{LowerBitwiseXor@{LowerBitwiseXor}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{LowerBitwiseXor()}{LowerBitwiseXor()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}}$>$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::Lower\+Bitwise\+Xor (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$}]{left,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$}]{right }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line 712 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{712                                                                          \{}
\DoxyCodeLine{713     \textcolor{keyword}{auto} [left\_low, left\_high] = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca}{Unpack}}(left);}
\DoxyCodeLine{714     \textcolor{keyword}{auto} [right\_low, right\_high] = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca}{Unpack}}(right);}
\DoxyCodeLine{715     V<Word32> low\_result = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32BitwiseXor(left\_low, right\_low);}
\DoxyCodeLine{716     V<Word32> high\_result = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32BitwiseXor(left\_high, right\_high);}
\DoxyCodeLine{717     \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Tuple(low\_result, high\_result);}
\DoxyCodeLine{718   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, and v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Unpack().



Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Word\+Binop().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aa72a42942c5952b438676f73b024b2bd_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aa72a42942c5952b438676f73b024b2bd_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a194a095148b7c11975b853e384698be7}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a194a095148b7c11975b853e384698be7}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!LowerCall@{LowerCall}}
\index{LowerCall@{LowerCall}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{LowerCall()}{LowerCall()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$\mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1Any}{Any}}$>$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::Lower\+Call (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_aeb9581c8d0cfaedb6011276dc6580beb}{Call\+Target}} $>$}]{callee,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OptionalV}{OptionalV}}$<$ \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1FrameState}{Frame\+State}} $>$}]{frame\+\_\+state,  }\item[{\mbox{\hyperlink{classv8_1_1base_1_1Vector}{base\+::\+Vector}}$<$ const \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} $>$}]{arguments,  }\item[{const \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1TSCallDescriptor}{TSCall\+Descriptor}} $\ast$}]{descriptor,  }\item[{\mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpEffects}{Op\+Effects}}}]{effects,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_a28d08f40d5dc488600051ba2ef537284}{bool}}}]{is\+\_\+tail\+\_\+call }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line 792 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{795                                       \{}
\DoxyCodeLine{796     \textcolor{comment}{// Iterate over the call descriptor to skip lowering if the signature does}}
\DoxyCodeLine{797     \textcolor{comment}{// not contain an i64.}}
\DoxyCodeLine{798     \textcolor{keyword}{const} CallDescriptor* call\_descriptor = descriptor-\/>descriptor;}
\DoxyCodeLine{799     \textcolor{keywordtype}{size\_t} param\_count = call\_descriptor-\/>ParameterCount();}
\DoxyCodeLine{800     \textcolor{keywordtype}{size\_t} i64\_params = 0;}
\DoxyCodeLine{801     \textcolor{keywordflow}{for} (\textcolor{keywordtype}{size\_t} \mbox{\hyperlink{namespacev8_1_1internal}{i}} = 0; \mbox{\hyperlink{namespacev8_1_1internal}{i}} < param\_count; ++\mbox{\hyperlink{namespacev8_1_1internal_1_1anonymous__namespace_02json-stringifier_8cc_03_ad86b3cf21e19e97ce484f32b894d548c}{i}}) \{}
\DoxyCodeLine{802       i64\_params += call\_descriptor-\/>GetParameterType(\mbox{\hyperlink{namespacev8_1_1internal}{i}}).representation() ==}
\DoxyCodeLine{803                     \mbox{\hyperlink{namespacev8_1_1internal_abe5419355372f787c28119c509343410a926ba425515b649646a1efad469174d9}{MachineRepresentation::kWord64}};}
\DoxyCodeLine{804     \}}
\DoxyCodeLine{805     \textcolor{keywordtype}{size\_t} return\_count = call\_descriptor-\/>ReturnCount();}
\DoxyCodeLine{806     \textcolor{keywordtype}{size\_t} i64\_returns = 0;}
\DoxyCodeLine{807     \textcolor{keywordflow}{for} (\textcolor{keywordtype}{size\_t} \mbox{\hyperlink{namespacev8_1_1internal}{i}} = 0; \mbox{\hyperlink{namespacev8_1_1internal}{i}} < return\_count; ++\mbox{\hyperlink{namespacev8_1_1internal_1_1anonymous__namespace_02json-stringifier_8cc_03_ad86b3cf21e19e97ce484f32b894d548c}{i}}) \{}
\DoxyCodeLine{808       i64\_returns += call\_descriptor-\/>GetReturnType(\mbox{\hyperlink{namespacev8_1_1internal}{i}}).representation() ==}
\DoxyCodeLine{809                      \mbox{\hyperlink{namespacev8_1_1internal_abe5419355372f787c28119c509343410a926ba425515b649646a1efad469174d9}{MachineRepresentation::kWord64}};}
\DoxyCodeLine{810     \}}
\DoxyCodeLine{811     \textcolor{keywordflow}{if} (i64\_params + i64\_returns == 0) \{}
\DoxyCodeLine{812       \textcolor{comment}{// No lowering required.}}
\DoxyCodeLine{813       \textcolor{keywordflow}{return} is\_tail\_call ? Next::ReduceTailCall(callee, arguments, descriptor)}
\DoxyCodeLine{814                           : \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_1_1anonymous__namespace_02loop-unrolling-reducer_8cc_03_a8648e6e1be6d120a445bd087a36e5eff}{Next}}::ReduceCall(callee, frame\_state, arguments,}
\DoxyCodeLine{815                                              descriptor, effects);}
\DoxyCodeLine{816     \}}
\DoxyCodeLine{817 }
\DoxyCodeLine{818     \textcolor{comment}{// Transform the BigIntToI64 call descriptor into BigIntToI32Pair (this is}}
\DoxyCodeLine{819     \textcolor{comment}{// the only use case currently, it may be extended in the future).}}
\DoxyCodeLine{820     \textcolor{comment}{// The correct target is already set during graph building.}}
\DoxyCodeLine{821     CallDescriptor* maybe\_special\_replacement =}
\DoxyCodeLine{822         \mbox{\hyperlink{namespacev8_1_1internal_1_1wasm_abc12fc3b25ebfb54c20b8479642acb94}{wasm::GetWasmEngine}}()-\/>\mbox{\hyperlink{classv8_1_1internal_1_1wasm_1_1WasmEngine_ab5ef5a29aa357f79043a5f8631b18785}{call\_descriptors}}()-\/>\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1WasmCallDescriptors_a9def14008a89fc66454d1d31c576eadf}{GetLoweredCallDescriptor}}(}
\DoxyCodeLine{823             call\_descriptor);}
\DoxyCodeLine{824     \textcolor{keywordflow}{if} (maybe\_special\_replacement) call\_descriptor = maybe\_special\_replacement;}
\DoxyCodeLine{825     \textcolor{comment}{// Create descriptor with 2 i32s for every i64.}}
\DoxyCodeLine{826     \textcolor{keyword}{const} CallDescriptor* lowered\_descriptor =}
\DoxyCodeLine{827         GetI32WasmCallDescriptor(\mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} graph\_zone(), call\_descriptor);}
\DoxyCodeLine{828 }
\DoxyCodeLine{829     \textcolor{comment}{// Map the arguments by unpacking i64 arguments (which have already been}}
\DoxyCodeLine{830     \textcolor{comment}{// lowered to Tuple(i32, i32).)}}
\DoxyCodeLine{831     base::SmallVector<OpIndex, 16> lowered\_args;}
\DoxyCodeLine{832     lowered\_args.reserve(param\_count + i64\_params);}
\DoxyCodeLine{833 }
\DoxyCodeLine{834     \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(param\_count, arguments.size());}
\DoxyCodeLine{835     \textcolor{keywordflow}{for} (\textcolor{keywordtype}{size\_t} \mbox{\hyperlink{namespacev8_1_1internal}{i}} = 0; \mbox{\hyperlink{namespacev8_1_1internal}{i}} < param\_count; ++\mbox{\hyperlink{namespacev8_1_1internal_1_1anonymous__namespace_02json-stringifier_8cc_03_ad86b3cf21e19e97ce484f32b894d548c}{i}}) \{}
\DoxyCodeLine{836       \textcolor{keywordflow}{if} (call\_descriptor-\/>GetParameterType(\mbox{\hyperlink{namespacev8_1_1internal}{i}}).representation() ==}
\DoxyCodeLine{837           \mbox{\hyperlink{namespacev8_1_1internal_abe5419355372f787c28119c509343410a926ba425515b649646a1efad469174d9}{MachineRepresentation::kWord64}}) \{}
\DoxyCodeLine{838         \textcolor{keyword}{auto} [low, high] = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca}{Unpack}}(arguments[\mbox{\hyperlink{namespacev8_1_1internal}{i}}]);}
\DoxyCodeLine{839         lowered\_args.push\_back(low);}
\DoxyCodeLine{840         lowered\_args.push\_back(high);}
\DoxyCodeLine{841       \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{842         lowered\_args.push\_back(arguments[\mbox{\hyperlink{namespacev8_1_1internal}{i}}]);}
\DoxyCodeLine{843       \}}
\DoxyCodeLine{844     \}}
\DoxyCodeLine{845 }
\DoxyCodeLine{846     \textcolor{keyword}{auto} lowered\_ts\_descriptor =}
\DoxyCodeLine{847         \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1TSCallDescriptor_aa37f3c0d135b59c5c5921c4f3cf91b8e}{TSCallDescriptor::Create}}(lowered\_descriptor, descriptor-\/>can\_throw,}
\DoxyCodeLine{848                                  \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_a3b82a039afca09bdab87529722b25613a8cc8e60acfa3ae6089df773013fd73a2}{LazyDeoptOnThrow::kNo}}, \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} graph\_zone());}
\DoxyCodeLine{849     \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_a0a87c55b6d909048c3f4b6e8ec76f3e4}{OpIndex}} call =}
\DoxyCodeLine{850         is\_tail\_call}
\DoxyCodeLine{851             ? Next::ReduceTailCall(callee, \mbox{\hyperlink{namespacev8_1_1base_a5bfc65f27076e49eb7752a4fb4d45acb}{base::VectorOf}}(lowered\_args),}
\DoxyCodeLine{852                                    lowered\_ts\_descriptor)}
\DoxyCodeLine{853             : \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_1_1anonymous__namespace_02loop-unrolling-reducer_8cc_03_a8648e6e1be6d120a445bd087a36e5eff}{Next}}::ReduceCall(callee, frame\_state,}
\DoxyCodeLine{854                                base::\mbox{\hyperlink{namespacev8_1_1base_a5bfc65f27076e49eb7752a4fb4d45acb}{VectorOf}}(lowered\_args),}
\DoxyCodeLine{855                                lowered\_ts\_descriptor, effects);}
\DoxyCodeLine{856     \textcolor{keywordflow}{if} (is\_tail\_call) \{}
\DoxyCodeLine{857       \textcolor{comment}{// Tail calls don't return anything to the calling function.}}
\DoxyCodeLine{858       \textcolor{keywordflow}{return} call;}
\DoxyCodeLine{859     \}}
\DoxyCodeLine{860     \textcolor{keywordflow}{if} (i64\_returns == 0 || return\_count == 0) \{}
\DoxyCodeLine{861       \textcolor{keywordflow}{return} call;}
\DoxyCodeLine{862     \} \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (return\_count == 1) \{}
\DoxyCodeLine{863       \textcolor{comment}{// There isn't any projection in the input graph for calls returning}}
\DoxyCodeLine{864       \textcolor{comment}{// exactly one value. Return a tuple of projections for the int64.}}
\DoxyCodeLine{865       \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(i64\_returns, 1);}
\DoxyCodeLine{866       \textcolor{keywordflow}{return} call;}
\DoxyCodeLine{867     \}}
\DoxyCodeLine{868 }
\DoxyCodeLine{869     \textcolor{comment}{// Wrap the call node with a tuple of projections of the lowered call.}}
\DoxyCodeLine{870     \textcolor{comment}{// Example for a call returning [int64, int32]:}}
\DoxyCodeLine{871     \textcolor{comment}{//   In:  Call(...) -\/> [int64, int32]}}
\DoxyCodeLine{872     \textcolor{comment}{//   Out: call = Call() -\/> [int32, int32, int32]}}
\DoxyCodeLine{873     \textcolor{comment}{//        Tuple(}}
\DoxyCodeLine{874     \textcolor{comment}{//           Tuple(Projection(call, 0), Projection(call, 1)),}}
\DoxyCodeLine{875     \textcolor{comment}{//           Projection(call, 2))}}
\DoxyCodeLine{876     \textcolor{comment}{//}}
\DoxyCodeLine{877     \textcolor{comment}{// This way projections on the original call node will be automatically}}
\DoxyCodeLine{878     \textcolor{comment}{// "{}rewired"{} to the correct projection of the lowered call.}}
\DoxyCodeLine{879     \textcolor{keyword}{auto} word32 = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_a598694a7b6b5c3ceffe89a31a8fdde8b}{RegisterRepresentation::Word32}}();}
\DoxyCodeLine{880     base::SmallVector<V<Any>, 16> tuple\_inputs;}
\DoxyCodeLine{881     tuple\_inputs.reserve(return\_count);}
\DoxyCodeLine{882     \textcolor{keywordtype}{size\_t} projection\_index = 0;  \textcolor{comment}{// index of the lowered call results.}}
\DoxyCodeLine{883 }
\DoxyCodeLine{884     \textcolor{keywordflow}{for} (\textcolor{keywordtype}{size\_t} \mbox{\hyperlink{namespacev8_1_1internal}{i}} = 0; \mbox{\hyperlink{namespacev8_1_1internal}{i}} < return\_count; ++\mbox{\hyperlink{namespacev8_1_1internal_1_1anonymous__namespace_02json-stringifier_8cc_03_ad86b3cf21e19e97ce484f32b894d548c}{i}}) \{}
\DoxyCodeLine{885       \mbox{\hyperlink{namespacev8_1_1internal_abe5419355372f787c28119c509343410}{MachineRepresentation}} machine\_rep =}
\DoxyCodeLine{886           call\_descriptor-\/>GetReturnType(\mbox{\hyperlink{namespacev8_1_1internal}{i}}).representation();}
\DoxyCodeLine{887       \textcolor{keywordflow}{if} (machine\_rep == \mbox{\hyperlink{namespacev8_1_1internal_abe5419355372f787c28119c509343410a926ba425515b649646a1efad469174d9}{MachineRepresentation::kWord64}}) \{}
\DoxyCodeLine{888         tuple\_inputs.push\_back(}
\DoxyCodeLine{889             \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Tuple(\mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Projection(call, projection\_index, word32),}
\DoxyCodeLine{890                      \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Projection(call, projection\_index + 1, word32)));}
\DoxyCodeLine{891         projection\_index += 2;}
\DoxyCodeLine{892       \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{893         tuple\_inputs.push\_back(\mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Projection(}
\DoxyCodeLine{894             call, projection\_index++,}
\DoxyCodeLine{895             \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_a498d61d5b450ee5c723b471eef1d55d9}{RegisterRepresentation::FromMachineRepresentation}}(machine\_rep)));}
\DoxyCodeLine{896       \}}
\DoxyCodeLine{897     \}}
\DoxyCodeLine{898     \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(projection\_index, return\_count + i64\_returns);}
\DoxyCodeLine{899     \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Tuple(\mbox{\hyperlink{namespacev8_1_1base_a5bfc65f27076e49eb7752a4fb4d45acb}{base::VectorOf}}(tuple\_inputs));}
\DoxyCodeLine{900   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::wasm\+::\+Wasm\+Engine\+::call\+\_\+descriptors(), v8\+::internal\+::compiler\+::turboshaft\+::\+TSCall\+Descriptor\+::can\+\_\+throw, v8\+::internal\+::compiler\+::turboshaft\+::\+TSCall\+Descriptor\+::\+Create(), DCHECK\+\_\+\+EQ, v8\+::internal\+::compiler\+::turboshaft\+::\+TSCall\+Descriptor\+::descriptor, v8\+::internal\+::compiler\+::turboshaft\+::\+Register\+Representation\+::\+From\+Machine\+Representation(), v8\+::internal\+::compiler\+::\+Wasm\+Call\+Descriptors\+::\+Get\+Lowered\+Call\+Descriptor(), v8\+::internal\+::compiler\+::\+Call\+Descriptor\+::\+Get\+Parameter\+Type(), v8\+::internal\+::compiler\+::\+Call\+Descriptor\+::\+Get\+Return\+Type(), v8\+::internal\+::wasm\+::\+Get\+Wasm\+Engine(), v8\+::internal\+::anonymous\+\_\+namespace\{json-\/stringifier.\+cc\}\+::i, v8\+::internal\+::compiler\+::k\+No, v8\+::internal\+::k\+Word64, v8\+::internal\+::compiler\+::\+Call\+Descriptor\+::\+Parameter\+Count(), v8\+::base\+::\+Small\+Vector$<$ T, k\+Size, Allocator $>$\+::push\+\_\+back(), v8\+::internal\+::\+Machine\+Type\+::representation(), v8\+::base\+::\+Small\+Vector$<$ T, k\+Size, Allocator $>$\+::reserve(), v8\+::internal\+::compiler\+::\+Call\+Descriptor\+::\+Return\+Count(), v8\+::base\+::\+Vector$<$ T $>$\+::size(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Unpack(), v8\+::base\+::\+Vector\+Of(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Register\+Representation\+::\+Word32().



Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Call(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Tail\+Call().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a194a095148b7c11975b853e384698be7_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a194a095148b7c11975b853e384698be7_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_adaab0fb788c656f5cfb773acee78b0e5}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_adaab0fb788c656f5cfb773acee78b0e5}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!LowerClz@{LowerClz}}
\index{LowerClz@{LowerClz}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{LowerClz()}{LowerClz()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}}$>$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::Lower\+Clz (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$}]{input }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line 648 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{648                                               \{}
\DoxyCodeLine{649     \textcolor{keyword}{auto} [low, high] = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca}{Unpack}}(input);}
\DoxyCodeLine{650     ScopedVar<Word32> \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}(\textcolor{keyword}{this});}
\DoxyCodeLine{651     IF (\mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{namespacev8_1_1internal_1_1TorqueRuntimeMacroShims_1_1CodeStubAssembler_ae3043c2e14617cc319d1bdede6d371cc}{Word32Equal}}(high, 0)) \{}
\DoxyCodeLine{652       \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}} = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32Add(32, \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32CountLeadingZeros(low));}
\DoxyCodeLine{653     \} ELSE \{}
\DoxyCodeLine{654       \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}} = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32CountLeadingZeros(high);}
\DoxyCodeLine{655     \}}
\DoxyCodeLine{656 }
\DoxyCodeLine{657     \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Tuple<Word32, Word32>(\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}, \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32Constant(0));}
\DoxyCodeLine{658   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::base\+::internal\+::result, v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Unpack(), and v8\+::internal\+::\+Torque\+Runtime\+Macro\+Shims\+::\+Code\+Stub\+Assembler\+::\+Word32\+Equal().



Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Word\+Unary().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_adaab0fb788c656f5cfb773acee78b0e5_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_adaab0fb788c656f5cfb773acee78b0e5_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_afbd108d80d862fc39e5683ecec45a2f3}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_afbd108d80d862fc39e5683ecec45a2f3}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!LowerCtz@{LowerCtz}}
\index{LowerCtz@{LowerCtz}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{LowerCtz()}{LowerCtz()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}}$>$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::Lower\+Ctz (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$}]{input }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line 660 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{660                                               \{}
\DoxyCodeLine{661     \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(SupportedOperations::word32\_ctz());}
\DoxyCodeLine{662     \textcolor{keyword}{auto} [low, high] = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca}{Unpack}}(input);}
\DoxyCodeLine{663     ScopedVar<Word32> \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}(\textcolor{keyword}{this});}
\DoxyCodeLine{664     IF (\mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{namespacev8_1_1internal_1_1TorqueRuntimeMacroShims_1_1CodeStubAssembler_ae3043c2e14617cc319d1bdede6d371cc}{Word32Equal}}(low, 0)) \{}
\DoxyCodeLine{665       \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}} = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32Add(32, \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32CountTrailingZeros(high));}
\DoxyCodeLine{666     \} ELSE \{}
\DoxyCodeLine{667       \mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}} = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32CountTrailingZeros(low);}
\DoxyCodeLine{668     \}}
\DoxyCodeLine{669 }
\DoxyCodeLine{670     \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Tuple<Word32, Word32>(\mbox{\hyperlink{namespacev8_1_1base_1_1internal_a9840f2bf0b4780133662292486d0bc01}{result}}, \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32Constant(0));}
\DoxyCodeLine{671   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::\+DCHECK(), v8\+::base\+::internal\+::result, v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Unpack(), and v8\+::internal\+::\+Torque\+Runtime\+Macro\+Shims\+::\+Code\+Stub\+Assembler\+::\+Word32\+Equal().



Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Word\+Unary().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_afbd108d80d862fc39e5683ecec45a2f3_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_afbd108d80d862fc39e5683ecec45a2f3_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a6b0c63fcdce7b712ba8fb663d9ff0772}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a6b0c63fcdce7b712ba8fb663d9ff0772}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!LowerPairBinOp@{LowerPairBinOp}}
\index{LowerPairBinOp@{LowerPairBinOp}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{LowerPairBinOp()}{LowerPairBinOp()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}}$>$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::Lower\+Pair\+Bin\+Op (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$}]{left,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$}]{right,  }\item[{\mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1Word32PairBinopOp_a89f921cce6abd053acce35cb190c3c1f}{Word32\+Pair\+Binop\+Op\+::\+Kind}}}]{kind }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line 681 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{682                                                            \{}
\DoxyCodeLine{683     \textcolor{keyword}{auto} [left\_low, left\_high] = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca}{Unpack}}(left);}
\DoxyCodeLine{684     \textcolor{keyword}{auto} [right\_low, right\_high] = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca}{Unpack}}(right);}
\DoxyCodeLine{685     \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32PairBinop(left\_low, left\_high, right\_low, right\_high, kind);}
\DoxyCodeLine{686   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, and v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Unpack().



Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Word\+Binop().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a6b0c63fcdce7b712ba8fb663d9ff0772_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a6b0c63fcdce7b712ba8fb663d9ff0772_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a8c7da03f14dcb904f25f3aa74aa90777}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a8c7da03f14dcb904f25f3aa74aa90777}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!LowerPairShiftOp@{LowerPairShiftOp}}
\index{LowerPairShiftOp@{LowerPairShiftOp}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{LowerPairShiftOp()}{LowerPairShiftOp()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}}$>$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::Lower\+Pair\+Shift\+Op (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$}]{left,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_aeccd16378a95dc9d3039f8669648c698}{Word32}} $>$}]{right,  }\item[{\mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1Word32PairBinopOp_a89f921cce6abd053acce35cb190c3c1f}{Word32\+Pair\+Binop\+Op\+::\+Kind}}}]{kind }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line 688 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{689                                                              \{}
\DoxyCodeLine{690     \textcolor{keyword}{auto} [left\_low, left\_high] = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca}{Unpack}}(left);}
\DoxyCodeLine{691     \textcolor{comment}{// Note: The rhs of a 64 bit shift is a 32 bit value in turboshaft.}}
\DoxyCodeLine{692     V<Word32> right\_high = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32Constant(0);}
\DoxyCodeLine{693     \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32PairBinop(left\_low, left\_high, right, right\_high, kind);}
\DoxyCodeLine{694   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, and v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Unpack().



Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Shift().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a8c7da03f14dcb904f25f3aa74aa90777_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a8c7da03f14dcb904f25f3aa74aa90777_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a0dddb3eb1e3bd050ac4c35c8a0f1a45a}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a0dddb3eb1e3bd050ac4c35c8a0f1a45a}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!LowerPopCount@{LowerPopCount}}
\index{LowerPopCount@{LowerPopCount}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{LowerPopCount()}{LowerPopCount()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}}$>$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::Lower\+Pop\+Count (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$}]{input }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line 673 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{673                                                    \{}
\DoxyCodeLine{674     \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(SupportedOperations::word32\_popcnt());}
\DoxyCodeLine{675     \textcolor{keyword}{auto} [low, high] = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca}{Unpack}}(input);}
\DoxyCodeLine{676     \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Tuple(}
\DoxyCodeLine{677         \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32Add(\mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32PopCount(low), \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32PopCount(high)),}
\DoxyCodeLine{678         \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32Constant(0));}
\DoxyCodeLine{679   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::\+DCHECK(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Unpack().



Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Word\+Unary().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a0dddb3eb1e3bd050ac4c35c8a0f1a45a_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a0dddb3eb1e3bd050ac4c35c8a0f1a45a_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aedaa4f7d0c265f9170c5bb130b2be2f1}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aedaa4f7d0c265f9170c5bb130b2be2f1}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!LowerRotateRight@{LowerRotateRight}}
\index{LowerRotateRight@{LowerRotateRight}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{LowerRotateRight()}{LowerRotateRight()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}}$>$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::Lower\+Rotate\+Right (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$}]{left,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_aeccd16378a95dc9d3039f8669648c698}{Word32}} $>$}]{right }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line 720 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{720                                                                       \{}
\DoxyCodeLine{721     \textcolor{comment}{// This reducer assumes that all rotates are mapped to rotate right.}}
\DoxyCodeLine{722     \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(!SupportedOperations::word64\_rol());}
\DoxyCodeLine{723     \textcolor{keyword}{auto} [left\_low, left\_high] = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca}{Unpack}}(left);}
\DoxyCodeLine{724     V<Word32> shift = right;}
\DoxyCodeLine{725     uint32\_t constant\_shift = 0;}
\DoxyCodeLine{726 }
\DoxyCodeLine{727     \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_af5107ac94cc14b50d259d899b6f1b6a2}{matcher\_}}.\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OperationMatcher_ad9be82e3f8c9723fe8b0b02973575190}{MatchIntegralWord32Constant}}(shift, \&constant\_shift)) \{}
\DoxyCodeLine{728       \textcolor{comment}{// Precondition: 0 <= shift < 64.}}
\DoxyCodeLine{729       uint32\_t shift\_value = constant\_shift \& 0x3F;}
\DoxyCodeLine{730       \textcolor{keywordflow}{if} (shift\_value == 0) \{}
\DoxyCodeLine{731         \textcolor{comment}{// No-\/op, return original tuple.}}
\DoxyCodeLine{732         \textcolor{keywordflow}{return} left;}
\DoxyCodeLine{733       \}}
\DoxyCodeLine{734       \textcolor{keywordflow}{if} (shift\_value == 32) \{}
\DoxyCodeLine{735         \textcolor{comment}{// Swap low and high of left.}}
\DoxyCodeLine{736         \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Tuple(left\_high, left\_low);}
\DoxyCodeLine{737       \}}
\DoxyCodeLine{738 }
\DoxyCodeLine{739       V<Word32> low\_input = left\_high;}
\DoxyCodeLine{740       V<Word32> high\_input = left\_low;}
\DoxyCodeLine{741       \textcolor{keywordflow}{if} (shift\_value < 32) \{}
\DoxyCodeLine{742         low\_input = left\_low;}
\DoxyCodeLine{743         high\_input = left\_high;}
\DoxyCodeLine{744       \}}
\DoxyCodeLine{745 }
\DoxyCodeLine{746       uint32\_t masked\_shift\_value = shift\_value \& 0x1F;}
\DoxyCodeLine{747       V<Word32> masked\_shift = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32Constant(masked\_shift\_value);}
\DoxyCodeLine{748       V<Word32> inv\_shift = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32Constant(32 -\/ masked\_shift\_value);}
\DoxyCodeLine{749 }
\DoxyCodeLine{750       V<Word32> low\_node = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32BitwiseOr(}
\DoxyCodeLine{751           \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32ShiftRightLogical(low\_input, masked\_shift),}
\DoxyCodeLine{752           \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32ShiftLeft(high\_input, inv\_shift));}
\DoxyCodeLine{753       V<Word32> high\_node = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32BitwiseOr(}
\DoxyCodeLine{754           \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32ShiftRightLogical(high\_input, masked\_shift),}
\DoxyCodeLine{755           \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32ShiftLeft(low\_input, inv\_shift));}
\DoxyCodeLine{756       \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Tuple(low\_node, high\_node);}
\DoxyCodeLine{757     \}}
\DoxyCodeLine{758 }
\DoxyCodeLine{759     V<Word32> safe\_shift = shift;}
\DoxyCodeLine{760     \textcolor{keywordflow}{if} (!SupportedOperations::word32\_shift\_is\_safe()) \{}
\DoxyCodeLine{761       \textcolor{comment}{// safe\_shift = shift \% 32}}
\DoxyCodeLine{762       safe\_shift = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32BitwiseAnd(shift, 0x1F);}
\DoxyCodeLine{763     \}}
\DoxyCodeLine{764     V<Word32> all\_bits\_set = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32Constant(-\/1);}
\DoxyCodeLine{765     V<Word32> inv\_mask = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32BitwiseXor(}
\DoxyCodeLine{766         \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32ShiftRightLogical(all\_bits\_set, safe\_shift), all\_bits\_set);}
\DoxyCodeLine{767     V<Word32> bit\_mask = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32BitwiseXor(inv\_mask, all\_bits\_set);}
\DoxyCodeLine{768 }
\DoxyCodeLine{769     V<Word32> less\_than\_32 = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Int32LessThan(shift, 32);}
\DoxyCodeLine{770     \textcolor{comment}{// The low word and the high word can be swapped either at the input or}}
\DoxyCodeLine{771     \textcolor{comment}{// at the output. We swap the inputs so that shift does not have to be}}
\DoxyCodeLine{772     \textcolor{comment}{// kept for so long in a register.}}
\DoxyCodeLine{773     ScopedVar<Word32> var\_low(\textcolor{keyword}{this}, left\_high);}
\DoxyCodeLine{774     ScopedVar<Word32> var\_high(\textcolor{keyword}{this}, left\_low);}
\DoxyCodeLine{775     IF (less\_than\_32) \{}
\DoxyCodeLine{776       var\_low = left\_low;}
\DoxyCodeLine{777       var\_high = left\_high;}
\DoxyCodeLine{778     \}}
\DoxyCodeLine{779 }
\DoxyCodeLine{780     V<Word32> rotate\_low = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32RotateRight(var\_low, safe\_shift);}
\DoxyCodeLine{781     V<Word32> rotate\_high = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32RotateRight(var\_high, safe\_shift);}
\DoxyCodeLine{782 }
\DoxyCodeLine{783     V<Word32> low\_node =}
\DoxyCodeLine{784         \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32BitwiseOr(\mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32BitwiseAnd(rotate\_low, bit\_mask),}
\DoxyCodeLine{785                            \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32BitwiseAnd(rotate\_high, inv\_mask));}
\DoxyCodeLine{786     V<Word32> high\_node =}
\DoxyCodeLine{787         \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32BitwiseOr(\mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32BitwiseAnd(rotate\_high, bit\_mask),}
\DoxyCodeLine{788                            \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32BitwiseAnd(rotate\_low, inv\_mask));}
\DoxyCodeLine{789     \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Tuple(low\_node, high\_node);}
\DoxyCodeLine{790   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::\+DCHECK(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::matcher\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Operation\+Matcher\+::\+Match\+Integral\+Word32\+Constant(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Unpack().



Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Shift().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aedaa4f7d0c265f9170c5bb130b2be2f1_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aedaa4f7d0c265f9170c5bb130b2be2f1_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a109cfa2af8213db874c5704ae96d155b}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a109cfa2af8213db874c5704ae96d155b}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!LowerSignExtend@{LowerSignExtend}}
\index{LowerSignExtend@{LowerSignExtend}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{LowerSignExtend()}{LowerSignExtend()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}}$>$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::Lower\+Sign\+Extend (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_aeccd16378a95dc9d3039f8669648c698}{Word32}} $>$}]{input }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line 643 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{643                                                  \{}
\DoxyCodeLine{644     \textcolor{comment}{// We use SAR to preserve the sign in the high word.}}
\DoxyCodeLine{645     \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Tuple(input, \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32ShiftRightArithmetic(input, 31));}
\DoxyCodeLine{646   \}}

\end{DoxyCode}


References \+\_\+\+\_\+.



Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Change(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Word\+Unary().

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a109cfa2af8213db874c5704ae96d155b_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a3e60a445aaa4bb84053646437b8546fb}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a3e60a445aaa4bb84053646437b8546fb}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!Parameter@{Parameter}}
\index{Parameter@{Parameter}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{Parameter()}{Parameter()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::Parameter (\begin{DoxyParamCaption}\item[{int32\+\_\+t}]{parameter\+\_\+index,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation}{Register\+Representation}}}]{rep,  }\item[{const char $\ast$}]{debug\+\_\+name = {\ttfamily \char`\"{}\char`\"{}} }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 177 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{178                                                          \{}
\DoxyCodeLine{179     \mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}} param\_count = \textcolor{keyword}{static\_cast<}\mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}}\textcolor{keyword}{>}(\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ace910d721e2e4c7c5f9dc8dcf2599751}{sig\_}}-\/>parameter\_count());}
\DoxyCodeLine{180     \textcolor{comment}{// Handle special indices (closure, context).}}
\DoxyCodeLine{181     \textcolor{keywordflow}{if} (parameter\_index < 0) \{}
\DoxyCodeLine{182       \textcolor{keywordflow}{return} Next::ReduceParameter(parameter\_index, rep, debug\_name);}
\DoxyCodeLine{183     \}}
\DoxyCodeLine{184     \textcolor{keywordflow}{if} (parameter\_index > param\_count) \{}
\DoxyCodeLine{185       \mbox{\hyperlink{src_2base_2logging_8h_a986dc8f4ec6dcd0644efe205c13f8eb7}{DCHECK\_NE}}(rep, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_ab5e3c653af2621026db9a5ebf587d368}{RegisterRepresentation::Word64}}());}
\DoxyCodeLine{186       \textcolor{keywordtype}{int} param\_offset =}
\DoxyCodeLine{187           std::count(\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ace910d721e2e4c7c5f9dc8dcf2599751}{sig\_}}-\/>parameters().begin(), \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ace910d721e2e4c7c5f9dc8dcf2599751}{sig\_}}-\/>parameters().end(),}
\DoxyCodeLine{188                      \mbox{\hyperlink{namespacev8_1_1internal_abe5419355372f787c28119c509343410a926ba425515b649646a1efad469174d9}{MachineRepresentation::kWord64}});}
\DoxyCodeLine{189       \textcolor{keywordflow}{return} Next::ReduceParameter(parameter\_index + param\_offset, rep,}
\DoxyCodeLine{190                                    debug\_name);}
\DoxyCodeLine{191     \}}
\DoxyCodeLine{192     \mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}} new\_index = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a65f52c120128accaffae7b2dadd4dd6e}{param\_index\_map\_}}[parameter\_index];}
\DoxyCodeLine{193     \textcolor{keywordflow}{if} (rep == \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_ab5e3c653af2621026db9a5ebf587d368}{RegisterRepresentation::Word64}}()) \{}
\DoxyCodeLine{194       rep = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_a598694a7b6b5c3ceffe89a31a8fdde8b}{RegisterRepresentation::Word32}}();}
\DoxyCodeLine{195       \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Tuple(Next::ReduceParameter(new\_index, rep),}
\DoxyCodeLine{196                       Next::ReduceParameter(new\_index + 1, rep));}
\DoxyCodeLine{197     \}}
\DoxyCodeLine{198     \textcolor{keywordflow}{return} Next::ReduceParameter(new\_index, rep, debug\_name);}
\DoxyCodeLine{199   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, DCHECK\+\_\+\+NE, v8\+::internal\+::k\+Word64, v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::param\+\_\+index\+\_\+map\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::sig\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Register\+Representation\+::\+Word32(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Register\+Representation\+::\+Word64().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a3e60a445aaa4bb84053646437b8546fb_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ad1a71a6b990be8dc88169b4438a9285f}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ad1a71a6b990be8dc88169b4438a9285f}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!PendingLoopPhi@{PendingLoopPhi}}
\index{PendingLoopPhi@{PendingLoopPhi}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{PendingLoopPhi()}{PendingLoopPhi()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::Pending\+Loop\+Phi (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}}}]{input,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation}{Register\+Representation}}}]{rep }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 464 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{464                                                                             \{}
\DoxyCodeLine{465     \textcolor{keywordflow}{if} (rep == \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_ab5e3c653af2621026db9a5ebf587d368}{RegisterRepresentation::Word64}}()) \{}
\DoxyCodeLine{466       \textcolor{keyword}{auto} input\_w32p = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V_aa66813fba227046c459b21739333ef6b}{V<Word32Pair>::Cast}}(input);}
\DoxyCodeLine{467       V<Word32> low = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ad1a71a6b990be8dc88169b4438a9285f}{PendingLoopPhi}}(\mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \textcolor{keyword}{template} Projection<0>(input\_w32p));}
\DoxyCodeLine{468       V<Word32> high = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ad1a71a6b990be8dc88169b4438a9285f}{PendingLoopPhi}}(\mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \textcolor{keyword}{template} Projection<1>(input\_w32p));}
\DoxyCodeLine{469       \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Tuple(low, high);}
\DoxyCodeLine{470     \}}
\DoxyCodeLine{471     \textcolor{keywordflow}{return} Next::ReducePendingLoopPhi(input, rep);}
\DoxyCodeLine{472   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+V$<$ T $>$\+::\+Cast(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Register\+Representation\+::\+Word64().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ad1a71a6b990be8dc88169b4438a9285f_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ad6029c131e916fd168b4ebf69e2221b1}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ad6029c131e916fd168b4ebf69e2221b1}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!Phi@{Phi}}
\index{Phi@{Phi}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{Phi()}{Phi()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::Phi (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1base_1_1Vector}{base\+::\+Vector}}$<$ const \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} $>$}]{inputs,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation}{Register\+Representation}}}]{rep }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 445 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{446                                                   \{}
\DoxyCodeLine{447     \textcolor{keywordflow}{if} (rep == \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_ab5e3c653af2621026db9a5ebf587d368}{RegisterRepresentation::Word64}}()) \{}
\DoxyCodeLine{448       base::SmallVector<OpIndex, 8> inputs\_low;}
\DoxyCodeLine{449       base::SmallVector<OpIndex, 8> inputs\_high;}
\DoxyCodeLine{450       \textcolor{keyword}{auto} word32 = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_a598694a7b6b5c3ceffe89a31a8fdde8b}{RegisterRepresentation::Word32}}();}
\DoxyCodeLine{451       inputs\_low.reserve(inputs.size());}
\DoxyCodeLine{452       inputs\_high.reserve(inputs.size());}
\DoxyCodeLine{453       \textcolor{keywordflow}{for} (\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_a0a87c55b6d909048c3f4b6e8ec76f3e4}{OpIndex}} input : inputs) \{}
\DoxyCodeLine{454         \textcolor{keyword}{auto} input\_w32p = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V_aa66813fba227046c459b21739333ef6b}{V<Word32Pair>::Cast}}(input);}
\DoxyCodeLine{455         inputs\_low.push\_back(\mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \textcolor{keyword}{template} Projection<0>(input\_w32p));}
\DoxyCodeLine{456         inputs\_high.push\_back(\mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \textcolor{keyword}{template} Projection<1>(input\_w32p));}
\DoxyCodeLine{457       \}}
\DoxyCodeLine{458       \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Tuple(Next::ReducePhi(\mbox{\hyperlink{namespacev8_1_1base_a5bfc65f27076e49eb7752a4fb4d45acb}{base::VectorOf}}(inputs\_low), word32),}
\DoxyCodeLine{459                       Next::ReducePhi(\mbox{\hyperlink{namespacev8_1_1base_a5bfc65f27076e49eb7752a4fb4d45acb}{base::VectorOf}}(inputs\_high), word32));}
\DoxyCodeLine{460     \}}
\DoxyCodeLine{461     \textcolor{keywordflow}{return} Next::ReducePhi(inputs, rep);}
\DoxyCodeLine{462   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+V$<$ T $>$\+::\+Cast(), v8\+::base\+::\+Small\+Vector$<$ T, k\+Size, Allocator $>$\+::push\+\_\+back(), v8\+::base\+::\+Small\+Vector$<$ T, k\+Size, Allocator $>$\+::reserve(), v8\+::base\+::\+Vector\+Of(), v8\+::internal\+::compiler\+::turboshaft\+::\+Register\+Representation\+::\+Word32(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Register\+Representation\+::\+Word64().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ad6029c131e916fd168b4ebf69e2221b1_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a9d358d83d1719eddf55974d652c38758}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a9d358d83d1719eddf55974d652c38758}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!Return@{Return}}
\index{Return@{Return}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{Return()}{Return()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$\mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1None}{None}}$>$ \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::Return (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_aeccd16378a95dc9d3039f8669648c698}{Word32}} $>$}]{pop\+\_\+count,  }\item[{\mbox{\hyperlink{classv8_1_1base_1_1Vector}{base\+::\+Vector}}$<$ const \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} $>$}]{return\+\_\+values,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_a28d08f40d5dc488600051ba2ef537284}{bool}}}]{spill\+\_\+caller\+\_\+frame\+\_\+slots }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 201 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{203                                                         \{}
\DoxyCodeLine{204     \textcolor{keywordflow}{if} (!\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a7619d5189d69b6c386a3e7f2241475ff}{returns\_i64\_}}) \{}
\DoxyCodeLine{205       \textcolor{keywordflow}{return} Next::ReduceReturn(pop\_count, return\_values,}
\DoxyCodeLine{206                                 spill\_caller\_frame\_slots);}
\DoxyCodeLine{207     \}}
\DoxyCodeLine{208     base::SmallVector<OpIndex, 8> lowered\_values;}
\DoxyCodeLine{209     \textcolor{keywordflow}{for} (\textcolor{keywordtype}{size\_t} \mbox{\hyperlink{namespacev8_1_1internal}{i}} = 0; \mbox{\hyperlink{namespacev8_1_1internal}{i}} < \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ace910d721e2e4c7c5f9dc8dcf2599751}{sig\_}}-\/>return\_count(); ++\mbox{\hyperlink{namespacev8_1_1internal_1_1anonymous__namespace_02json-stringifier_8cc_03_ad86b3cf21e19e97ce484f32b894d548c}{i}}) \{}
\DoxyCodeLine{210       \textcolor{keywordflow}{if} (\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ace910d721e2e4c7c5f9dc8dcf2599751}{sig\_}}-\/>GetReturn(\mbox{\hyperlink{namespacev8_1_1internal}{i}}) == \mbox{\hyperlink{namespacev8_1_1internal_abe5419355372f787c28119c509343410a926ba425515b649646a1efad469174d9}{MachineRepresentation::kWord64}}) \{}
\DoxyCodeLine{211         \textcolor{keyword}{auto} [low, high] = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca}{Unpack}}(return\_values[\mbox{\hyperlink{namespacev8_1_1internal}{i}}]);}
\DoxyCodeLine{212         lowered\_values.push\_back(low);}
\DoxyCodeLine{213         lowered\_values.push\_back(high);}
\DoxyCodeLine{214       \} \textcolor{keywordflow}{else} \{}
\DoxyCodeLine{215         lowered\_values.push\_back(return\_values[\mbox{\hyperlink{namespacev8_1_1internal}{i}}]);}
\DoxyCodeLine{216       \}}
\DoxyCodeLine{217     \}}
\DoxyCodeLine{218     \textcolor{keywordflow}{return} Next::ReduceReturn(pop\_count, \mbox{\hyperlink{namespacev8_1_1base_a5bfc65f27076e49eb7752a4fb4d45acb}{base::VectorOf}}(lowered\_values),}
\DoxyCodeLine{219                               spill\_caller\_frame\_slots);}
\DoxyCodeLine{220   \}}

\end{DoxyCode}


References v8\+::internal\+::anonymous\+\_\+namespace\{json-\/stringifier.\+cc\}\+::i, v8\+::internal\+::k\+Word64, v8\+::base\+::\+Small\+Vector$<$ T, k\+Size, Allocator $>$\+::push\+\_\+back(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::returns\+\_\+i64\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::sig\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Unpack(), and v8\+::base\+::\+Vector\+Of().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a9d358d83d1719eddf55974d652c38758_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ab7318372bb529c8e4c5211255b309388}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ab7318372bb529c8e4c5211255b309388}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!Shift@{Shift}}
\index{Shift@{Shift}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{Shift()}{Shift()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aac821e0b5abbad3df7b342e3938c7b52}{Word32\+Or\+Word32\+Pair}} \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::\mbox{\hyperlink{namespacev8_1_1internal_a3c6f6b55e6b7d2539747d039ebbdfe48}{Shift}} (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aac821e0b5abbad3df7b342e3938c7b52}{Word32\+Or\+Word32\+Pair}}}]{left,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_aeccd16378a95dc9d3039f8669648c698}{Word32}} $>$}]{right,  }\item[{\mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1ShiftOp_a25dbe5b1a621ad383ccdafbb075ca1a8}{Shift\+Op\+::\+Kind}}}]{kind,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WordRepresentation}{Word\+Representation}}}]{rep }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 85 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{86                                                                              \{}
\DoxyCodeLine{87     \textcolor{keywordflow}{if} (rep == \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WordRepresentation_ae2bfdf68d8864e018348d60f0346fa4d}{WordRepresentation::Word64}}()) \{}
\DoxyCodeLine{88       V<Word32Pair> left\_pair = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V_aa66813fba227046c459b21739333ef6b}{V<Word32Pair>::Cast}}(left);}
\DoxyCodeLine{89       \textcolor{keywordflow}{switch} (kind) \{}
\DoxyCodeLine{90         \textcolor{keywordflow}{case} \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_1_1Opmask_ac1a7092fecaaf1e70be9219c8a838392}{ShiftOp::Kind::kShiftLeft}}:}
\DoxyCodeLine{91           \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a8c7da03f14dcb904f25f3aa74aa90777}{LowerPairShiftOp}}(left\_pair, right,}
\DoxyCodeLine{92                                   \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1Word32PairBinopOp_a89f921cce6abd053acce35cb190c3c1fa5525d4d6784cf6e773e314a63c61bdcb}{Word32PairBinopOp::Kind::kShiftLeft}});}
\DoxyCodeLine{93         \textcolor{keywordflow}{case} ShiftOp::Kind::kShiftRightArithmetic:}
\DoxyCodeLine{94           \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a8c7da03f14dcb904f25f3aa74aa90777}{LowerPairShiftOp}}(}
\DoxyCodeLine{95               left\_pair, right, \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1Word32PairBinopOp_a89f921cce6abd053acce35cb190c3c1fa8d60c9cdb5cbe1ad6696046b7827641a}{Word32PairBinopOp::Kind::kShiftRightArithmetic}});}
\DoxyCodeLine{96         \textcolor{keywordflow}{case} ShiftOp::Kind::kShiftRightLogical:}
\DoxyCodeLine{97           \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a8c7da03f14dcb904f25f3aa74aa90777}{LowerPairShiftOp}}(left\_pair, right,}
\DoxyCodeLine{98                                   \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1Word32PairBinopOp_a89f921cce6abd053acce35cb190c3c1fa710ea2f12e2dadf486afa723b1d019d3}{Word32PairBinopOp::Kind::kShiftRightLogical}});}
\DoxyCodeLine{99         \textcolor{keywordflow}{case} ShiftOp::Kind::kRotateRight:}
\DoxyCodeLine{100           \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aedaa4f7d0c265f9170c5bb130b2be2f1}{LowerRotateRight}}(left\_pair, right);}
\DoxyCodeLine{101         \textcolor{keywordflow}{default}:}
\DoxyCodeLine{102           \mbox{\hyperlink{src_2base_2logging_8h_a0d093cb749cfc7ab5993726392df681f}{FATAL}}(\textcolor{stringliteral}{"{}Shiftop kind \%d not supported by int64 lowering"{}},}
\DoxyCodeLine{103                 \textcolor{keyword}{static\_cast<}\textcolor{keywordtype}{int}\textcolor{keyword}{>}(kind));}
\DoxyCodeLine{104       \}}
\DoxyCodeLine{105     \}}
\DoxyCodeLine{106     \textcolor{keywordflow}{return} Next::ReduceShift(left, right, kind, rep);}
\DoxyCodeLine{107   \}}

\end{DoxyCode}


References v8\+::internal\+::compiler\+::turboshaft\+::\+V$<$ T $>$\+::\+Cast(), FATAL, v8\+::internal\+::compiler\+::turboshaft\+::\+Word32\+Pair\+Binop\+Op\+::k\+Shift\+Left, v8\+::internal\+::compiler\+::turboshaft\+::\+Word32\+Pair\+Binop\+Op\+::k\+Shift\+Right\+Arithmetic, v8\+::internal\+::compiler\+::turboshaft\+::\+Word32\+Pair\+Binop\+Op\+::k\+Shift\+Right\+Logical, v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Lower\+Pair\+Shift\+Op(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Lower\+Rotate\+Right(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Word\+Representation\+::\+Word64().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ab7318372bb529c8e4c5211255b309388_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aa6b2d4fd3a2e0b38eeb897555a46cfd8}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aa6b2d4fd3a2e0b38eeb897555a46cfd8}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!Simd128ExtractLane@{Simd128ExtractLane}}
\index{Simd128ExtractLane@{Simd128ExtractLane}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{Simd128ExtractLane()}{Simd128ExtractLane()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$\mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1Any}{Any}}$>$ \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::Simd128\+Extract\+Lane (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}} $>$}]{input,  }\item[{Simd128\+Extract\+Lane\+Op\+::\+Kind}]{kind,  }\item[{uint8\+\_\+t}]{lane }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 520 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{522                                                   \{}
\DoxyCodeLine{523     \textcolor{keywordflow}{if} (kind != Simd128ExtractLaneOp::Kind::kI64x2) \{}
\DoxyCodeLine{524       \textcolor{keywordflow}{return} Next::ReduceSimd128ExtractLane(input, kind, lane);}
\DoxyCodeLine{525     \}}
\DoxyCodeLine{526     V<Word32> low = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V_aa66813fba227046c459b21739333ef6b}{V<Word32>::Cast}}(\mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aa6b2d4fd3a2e0b38eeb897555a46cfd8}{Simd128ExtractLane}}(}
\DoxyCodeLine{527         input, Simd128ExtractLaneOp::Kind::kI32x4, 2 * lane));}
\DoxyCodeLine{528     V<Word32> high = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V_aa66813fba227046c459b21739333ef6b}{V<Word32>::Cast}}(\mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aa6b2d4fd3a2e0b38eeb897555a46cfd8}{Simd128ExtractLane}}(}
\DoxyCodeLine{529         input, Simd128ExtractLaneOp::Kind::kI32x4, 2 * lane + 1));}
\DoxyCodeLine{530     \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Tuple(low, high);}
\DoxyCodeLine{531   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, and v8\+::internal\+::compiler\+::turboshaft\+::\+V$<$ T $>$\+::\+Cast().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aa6b2d4fd3a2e0b38eeb897555a46cfd8_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a9b7f191043cbd9d2b943d142436d1ec3}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a9b7f191043cbd9d2b943d142436d1ec3}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!Simd128ReplaceLane@{Simd128ReplaceLane}}
\index{Simd128ReplaceLane@{Simd128ReplaceLane}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{Simd128ReplaceLane()}{Simd128ReplaceLane()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}}$>$ \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::Simd128\+Replace\+Lane (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}} $>$}]{into,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1Any}{Any}} $>$}]{new\+\_\+lane,  }\item[{Simd128\+Replace\+Lane\+Op\+::\+Kind}]{kind,  }\item[{uint8\+\_\+t}]{lane }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 533 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{535                                                       \{}
\DoxyCodeLine{536     \textcolor{comment}{// TODO(14108): Introduce I32-\/pair lane replacement for better codegen.}}
\DoxyCodeLine{537     \textcolor{keywordflow}{if} (kind != Simd128ReplaceLaneOp::Kind::kI64x2) \{}
\DoxyCodeLine{538       \textcolor{keywordflow}{return} Next::ReduceSimd128ReplaceLane(into, new\_lane, kind, lane);}
\DoxyCodeLine{539     \}}
\DoxyCodeLine{540     \textcolor{keyword}{auto} [low, high] = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca}{Unpack}}(\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V_aa66813fba227046c459b21739333ef6b}{V<Word32Pair>::Cast}}(new\_lane));}
\DoxyCodeLine{541     V<Simd128> low\_replaced = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a9b7f191043cbd9d2b943d142436d1ec3}{Simd128ReplaceLane}}(}
\DoxyCodeLine{542         into, low, Simd128ReplaceLaneOp::Kind::kI32x4, 2 * lane);}
\DoxyCodeLine{543     \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a9b7f191043cbd9d2b943d142436d1ec3}{Simd128ReplaceLane}}(}
\DoxyCodeLine{544         low\_replaced, high, Simd128ReplaceLaneOp::Kind::kI32x4, 2 * lane + 1);}
\DoxyCodeLine{545   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, and v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Unpack().



Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Simd128\+Splat().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a9b7f191043cbd9d2b943d142436d1ec3_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a9b7f191043cbd9d2b943d142436d1ec3_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a0eae060e504777909de042f9acf7d1ee}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a0eae060e504777909de042f9acf7d1ee}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!Simd128Splat@{Simd128Splat}}
\index{Simd128Splat@{Simd128Splat}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{Simd128Splat()}{Simd128Splat()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb44564c198f070b74d5204e8e6dc0ee}{Simd128}}$>$ \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::Simd128\+Splat (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1Any}{Any}} $>$}]{input,  }\item[{Simd128\+Splat\+Op\+::\+Kind}]{kind }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 507 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{507                                                                          \{}
\DoxyCodeLine{508     \textcolor{comment}{// TODO(14108): Introduce I32-\/pair splat for better codegen.}}
\DoxyCodeLine{509     \textcolor{keywordflow}{if} (kind != Simd128SplatOp::Kind::kI64x2) \{}
\DoxyCodeLine{510       \textcolor{keywordflow}{return} Next::ReduceSimd128Splat(input, kind);}
\DoxyCodeLine{511     \}}
\DoxyCodeLine{512     \textcolor{keyword}{auto} [low, high] = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca}{Unpack}}(\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V_aa66813fba227046c459b21739333ef6b}{V<Word32Pair>::Cast}}(input));}
\DoxyCodeLine{513     V<Simd128> base = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a0eae060e504777909de042f9acf7d1ee}{Simd128Splat}}(low, Simd128SplatOp::Kind::kI32x4);}
\DoxyCodeLine{514     V<Simd128> first\_replaced = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a9b7f191043cbd9d2b943d142436d1ec3}{Simd128ReplaceLane}}(}
\DoxyCodeLine{515         base, high, Simd128ReplaceLaneOp::Kind::kI32x4, 1);}
\DoxyCodeLine{516     \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a9b7f191043cbd9d2b943d142436d1ec3}{Simd128ReplaceLane}}(first\_replaced, high,}
\DoxyCodeLine{517                                  Simd128ReplaceLaneOp::Kind::kI32x4, 3);}
\DoxyCodeLine{518   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Simd128\+Replace\+Lane(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Unpack().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a0eae060e504777909de042f9acf7d1ee_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a0f66b0b07808c0467d4441e0c705bd16}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a0f66b0b07808c0467d4441e0c705bd16}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!Store@{Store}}
\index{Store@{Store}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{Store()}{Store()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$\mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1None}{None}}$>$ \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::Store (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}}}]{base,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OptionalOpIndex}{Optional\+Op\+Index}}}]{index,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}}}]{value,  }\item[{\mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1StoreOp_a5786120aca5f4fc19462af2470da355a}{Store\+Op\+::\+Kind}}}]{kind,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1MemoryRepresentation}{Memory\+Representation}}}]{stored\+\_\+rep,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_a1ee0d1fd80275438925bc568ec289797}{Write\+Barrier\+Kind}}}]{write\+\_\+barrier,  }\item[{int32\+\_\+t}]{offset,  }\item[{uint8\+\_\+t}]{element\+\_\+size\+\_\+log2,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_a28d08f40d5dc488600051ba2ef537284}{bool}}}]{maybe\+\_\+initializing\+\_\+or\+\_\+transitioning,  }\item[{\mbox{\hyperlink{namespacev8_1_1internal_a3af602d99664d275d27762add219bd6a}{Indirect\+Pointer\+Tag}}}]{maybe\+\_\+indirect\+\_\+pointer\+\_\+tag }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 364 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{369                                                                        \{}
\DoxyCodeLine{370     \textcolor{keywordflow}{if} (stored\_rep == \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1MemoryRepresentation_a89a86b2d99d3e592383ad03f5ac7659a}{MemoryRepresentation::Int64}}() ||}
\DoxyCodeLine{371         stored\_rep == \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1MemoryRepresentation_ae87de69362087b454494a43ad8441257}{MemoryRepresentation::Uint64}}()) \{}
\DoxyCodeLine{372       \textcolor{keyword}{auto} [low, high] = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca}{Unpack}}(\mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}});}
\DoxyCodeLine{373       \textcolor{keywordflow}{if} (kind.is\_atomic) \{}
\DoxyCodeLine{374         \textcolor{comment}{// TODO(jkummerow): Support non-\/zero scales in AtomicWord32PairOp, and}}
\DoxyCodeLine{375         \textcolor{comment}{// remove the corresponding bailout in MachineOptimizationReducer to}}
\DoxyCodeLine{376         \textcolor{comment}{// allow generating them.}}
\DoxyCodeLine{377         \textcolor{keywordflow}{if} (element\_size\_log2 != 0 \&\& \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}}.has\_value()) \{}
\DoxyCodeLine{378           \mbox{\hyperlink{src_2base_2logging_8h_af9c313d74155f7f201955a939e24c71f}{DCHECK\_EQ}}(element\_size\_log2, 3);}
\DoxyCodeLine{379           \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}} = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32ShiftLeft(\mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}}.value(), element\_size\_log2);}
\DoxyCodeLine{380         \}}
\DoxyCodeLine{381         \textcolor{comment}{// Manually subtract the pointer tag if present.}}
\DoxyCodeLine{382         offset -\/= kind.tagged\_base;}
\DoxyCodeLine{383         \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} AtomicWord32PairStore(base, \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}}, low, high, offset);}
\DoxyCodeLine{384       \}}
\DoxyCodeLine{385       \textcolor{comment}{// low store}}
\DoxyCodeLine{386       Next::ReduceStore(base, \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}}, low, kind, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1MemoryRepresentation_a80d2fbb91533fbcf3575b041f2ab9cfc}{MemoryRepresentation::Int32}}(),}
\DoxyCodeLine{387                         write\_barrier, offset, element\_size\_log2,}
\DoxyCodeLine{388                         maybe\_initializing\_or\_transitioning,}
\DoxyCodeLine{389                         maybe\_indirect\_pointer\_tag);}
\DoxyCodeLine{390       \textcolor{comment}{// high store}}
\DoxyCodeLine{391       \textcolor{keyword}{auto} [high\_index, high\_offset] =}
\DoxyCodeLine{392           \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a23280fc1baa5b41bbda324a70f4e2e6e}{IncreaseOffset}}(\mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}}, offset, \textcolor{keyword}{sizeof}(\mbox{\hyperlink{namespaceunibrow_ab0275d47f9778d486eafe88b18c5851d}{int32\_t}}), kind.tagged\_base);}
\DoxyCodeLine{393       Next::ReduceStore(}
\DoxyCodeLine{394           base, high\_index, high, kind, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1MemoryRepresentation_a80d2fbb91533fbcf3575b041f2ab9cfc}{MemoryRepresentation::Int32}}(),}
\DoxyCodeLine{395           write\_barrier, high\_offset, element\_size\_log2,}
\DoxyCodeLine{396           maybe\_initializing\_or\_transitioning, maybe\_indirect\_pointer\_tag);}
\DoxyCodeLine{397       \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V_ad561401feffb45d9b62238c0c0739e5b}{V<None>::Invalid}}();}
\DoxyCodeLine{398     \}}
\DoxyCodeLine{399     \textcolor{keywordflow}{return} Next::ReduceStore(base, \mbox{\hyperlink{namespacev8_1_1internal_a0cfab207d565dcf62ebf50f3987e05de}{index}}, \mbox{\hyperlink{namespacev8_1_1internal_ac1a33b5fd9af1653d346746cdb5c1ac0}{value}}, kind, stored\_rep,}
\DoxyCodeLine{400                              write\_barrier, offset, element\_size\_log2,}
\DoxyCodeLine{401                              maybe\_initializing\_or\_transitioning,}
\DoxyCodeLine{402                              maybe\_indirect\_pointer\_tag);}
\DoxyCodeLine{403   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, DCHECK\+\_\+\+EQ, v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Increase\+Offset(), v8\+::internal\+::index, v8\+::internal\+::compiler\+::turboshaft\+::\+Memory\+Representation\+::\+Int32(), v8\+::internal\+::compiler\+::turboshaft\+::\+Memory\+Representation\+::\+Int64(), v8\+::internal\+::compiler\+::turboshaft\+::\+V$<$ T $>$\+::\+Invalid(), v8\+::internal\+::compiler\+::turboshaft\+::\+Memory\+Representation\+::\+Uint64(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Unpack(), and v8\+::internal\+::value.

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a0f66b0b07808c0467d4441e0c705bd16_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a33cf37976d446cc77ecca9f3dea8551e}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a33cf37976d446cc77ecca9f3dea8551e}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!TailCall@{TailCall}}
\index{TailCall@{TailCall}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{TailCall()}{TailCall()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::Tail\+Call (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}}}]{callee,  }\item[{\mbox{\hyperlink{classv8_1_1base_1_1Vector}{base\+::\+Vector}}$<$ const \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OpIndex}{Op\+Index}} $>$}]{arguments,  }\item[{const \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1TSCallDescriptor}{TSCall\+Descriptor}} $\ast$}]{descriptor }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 159 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{161                                                                \{}
\DoxyCodeLine{162     \textcolor{keyword}{const} \textcolor{keywordtype}{bool} is\_tail\_call = \textcolor{keyword}{true};}
\DoxyCodeLine{163     OptionalV<FrameState> frame\_state = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OptionalV_ad413f224d723896f62ec33e4cb2ebaa6}{OptionalV<FrameState>::Nullopt}}();}
\DoxyCodeLine{164     \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a194a095148b7c11975b853e384698be7}{LowerCall}}(callee, frame\_state, arguments, descriptor,}
\DoxyCodeLine{165                      OpEffects().CanCallAnything(), is\_tail\_call);}
\DoxyCodeLine{166   \}}

\end{DoxyCode}


References v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Lower\+Call(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Optional\+V$<$ T $>$\+::\+Nullopt().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a33cf37976d446cc77ecca9f3dea8551e_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!Unpack@{Unpack}}
\index{Unpack@{Unpack}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{Unpack()}{Unpack()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
std\+::pair$<$\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_aeccd16378a95dc9d3039f8669648c698}{Word32}}$>$, \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_aeccd16378a95dc9d3039f8669648c698}{Word32}}$>$ $>$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::Unpack (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V}{V}}$<$ \mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_1_1turboshaft_acb25c55ad9f75eededd5f8f7ecb39416}{Word32\+Pair}} $>$}]{input }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}



Definition at line 638 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{638                                                             \{}
\DoxyCodeLine{639     \mbox{\hyperlink{namespacev8_1_1internal_aa6b3743bd5d773c552654f2a6c3efa4a}{DCHECK}}(\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a3434f440c0dc0b98c6d76b8718e5e693}{CheckPairOrPairOp}}(input));}
\DoxyCodeLine{640     \textcolor{keywordflow}{return} \{\mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \textcolor{keyword}{template} Projection<0>(input), \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} \textcolor{keyword}{template} Projection<1>(input)\};}
\DoxyCodeLine{641   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Check\+Pair\+Or\+Pair\+Op(), and v8\+::internal\+::\+DCHECK().



Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Atomic\+RMW(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Comparison(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Frame\+State(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Lower\+Bitwise\+And(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Lower\+Bitwise\+Or(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Lower\+Bitwise\+Xor(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Lower\+Call(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Lower\+Clz(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Lower\+Ctz(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Lower\+Pair\+Bin\+Op(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Lower\+Pair\+Shift\+Op(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Lower\+Pop\+Count(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Lower\+Rotate\+Right(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Return(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Simd128\+Replace\+Lane(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Simd128\+Splat(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Store(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Word\+Unary().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca_cgraph}
\end{center}
\end{figure}
Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca_icgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a6acaaf76562e80685271bb3e4a050cf8}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a6acaaf76562e80685271bb3e4a050cf8}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!WordBinop@{WordBinop}}
\index{WordBinop@{WordBinop}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{WordBinop()}{WordBinop()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aac821e0b5abbad3df7b342e3938c7b52}{Word32\+Or\+Word32\+Pair}} \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::Word\+Binop (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aac821e0b5abbad3df7b342e3938c7b52}{Word32\+Or\+Word32\+Pair}}}]{left,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aac821e0b5abbad3df7b342e3938c7b52}{Word32\+Or\+Word32\+Pair}}}]{right,  }\item[{\mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1WordBinopOp_a28119757fb64edaff7f4585188a8ca68}{Word\+Binop\+Op\+::\+Kind}}}]{kind,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WordRepresentation}{Word\+Representation}}}]{rep }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 54 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{57                                                                \{}
\DoxyCodeLine{58     \textcolor{keywordflow}{if} (rep == \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WordRepresentation_ae2bfdf68d8864e018348d60f0346fa4d}{WordRepresentation::Word64}}()) \{}
\DoxyCodeLine{59       V<Word32Pair> left\_pair = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V_aa66813fba227046c459b21739333ef6b}{V<Word32Pair>::Cast}}(left);}
\DoxyCodeLine{60       V<Word32Pair> right\_pair = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V_aa66813fba227046c459b21739333ef6b}{V<Word32Pair>::Cast}}(right);}
\DoxyCodeLine{61       \textcolor{keywordflow}{switch} (kind) \{}
\DoxyCodeLine{62         \textcolor{keywordflow}{case} \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1WordBinopOp_a28119757fb64edaff7f4585188a8ca68aa9130c0c8cfb5cbb3b70c98f89d3d96c}{WordBinopOp::Kind::kAdd}}:}
\DoxyCodeLine{63           \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a6b0c63fcdce7b712ba8fb663d9ff0772}{LowerPairBinOp}}(left\_pair, right\_pair,}
\DoxyCodeLine{64                                 \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1Word32PairBinopOp_a89f921cce6abd053acce35cb190c3c1faa9130c0c8cfb5cbb3b70c98f89d3d96c}{Word32PairBinopOp::Kind::kAdd}});}
\DoxyCodeLine{65         \textcolor{keywordflow}{case} \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1WordBinopOp_a28119757fb64edaff7f4585188a8ca68af66ca3c8e49231635fce6e56fadbc791}{WordBinopOp::Kind::kSub}}:}
\DoxyCodeLine{66           \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a6b0c63fcdce7b712ba8fb663d9ff0772}{LowerPairBinOp}}(left\_pair, right\_pair,}
\DoxyCodeLine{67                                 \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1Word32PairBinopOp_a89f921cce6abd053acce35cb190c3c1faf66ca3c8e49231635fce6e56fadbc791}{Word32PairBinopOp::Kind::kSub}});}
\DoxyCodeLine{68         \textcolor{keywordflow}{case} \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1WordBinopOp_a28119757fb64edaff7f4585188a8ca68a622e5142de51765da329dba31d104724}{WordBinopOp::Kind::kMul}}:}
\DoxyCodeLine{69           \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a6b0c63fcdce7b712ba8fb663d9ff0772}{LowerPairBinOp}}(left\_pair, right\_pair,}
\DoxyCodeLine{70                                 \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1Word32PairBinopOp_a89f921cce6abd053acce35cb190c3c1fa622e5142de51765da329dba31d104724}{Word32PairBinopOp::Kind::kMul}});}
\DoxyCodeLine{71         \textcolor{keywordflow}{case} \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1WordBinopOp_a28119757fb64edaff7f4585188a8ca68aa321da9bb27d15a20fc429625e451004}{WordBinopOp::Kind::kBitwiseAnd}}:}
\DoxyCodeLine{72           \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_abdb2dc94f9e242aa7d29dfa4881b8f6e}{LowerBitwiseAnd}}(left\_pair, right\_pair);}
\DoxyCodeLine{73         \textcolor{keywordflow}{case} \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1WordBinopOp_a28119757fb64edaff7f4585188a8ca68a90486ec81d980150c4c3e685f62c277a}{WordBinopOp::Kind::kBitwiseOr}}:}
\DoxyCodeLine{74           \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a68ccb497165340b362abf32b45aaacae}{LowerBitwiseOr}}(left\_pair, right\_pair);}
\DoxyCodeLine{75         \textcolor{keywordflow}{case} \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1WordBinopOp_a28119757fb64edaff7f4585188a8ca68aa2114818a625d2bfcb2b3ea20148b004}{WordBinopOp::Kind::kBitwiseXor}}:}
\DoxyCodeLine{76           \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aa72a42942c5952b438676f73b024b2bd}{LowerBitwiseXor}}(left\_pair, right\_pair);}
\DoxyCodeLine{77         \textcolor{keywordflow}{default}:}
\DoxyCodeLine{78           \mbox{\hyperlink{src_2base_2logging_8h_a0d093cb749cfc7ab5993726392df681f}{FATAL}}(\textcolor{stringliteral}{"{}WordBinopOp kind \%d not supported by int64 lowering"{}},}
\DoxyCodeLine{79                 \textcolor{keyword}{static\_cast<}\textcolor{keywordtype}{int}\textcolor{keyword}{>}(kind));}
\DoxyCodeLine{80       \}}
\DoxyCodeLine{81     \}}
\DoxyCodeLine{82     \textcolor{keywordflow}{return} Next::ReduceWordBinop(left, right, kind, rep);}
\DoxyCodeLine{83   \}}

\end{DoxyCode}


References v8\+::internal\+::compiler\+::turboshaft\+::\+V$<$ T $>$\+::\+Cast(), FATAL, v8\+::internal\+::compiler\+::turboshaft\+::\+Word\+Binop\+Op\+::k\+Add, v8\+::internal\+::compiler\+::turboshaft\+::\+Word32\+Pair\+Binop\+Op\+::k\+Add, v8\+::internal\+::compiler\+::turboshaft\+::\+Word\+Binop\+Op\+::k\+Bitwise\+And, v8\+::internal\+::compiler\+::turboshaft\+::\+Word\+Binop\+Op\+::k\+Bitwise\+Or, v8\+::internal\+::compiler\+::turboshaft\+::\+Word\+Binop\+Op\+::k\+Bitwise\+Xor, v8\+::internal\+::compiler\+::turboshaft\+::\+Word\+Binop\+Op\+::k\+Mul, v8\+::internal\+::compiler\+::turboshaft\+::\+Word32\+Pair\+Binop\+Op\+::k\+Mul, v8\+::internal\+::compiler\+::turboshaft\+::\+Word\+Binop\+Op\+::k\+Sub, v8\+::internal\+::compiler\+::turboshaft\+::\+Word32\+Pair\+Binop\+Op\+::k\+Sub, v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Lower\+Bitwise\+And(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Lower\+Bitwise\+Or(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Lower\+Bitwise\+Xor(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Lower\+Pair\+Bin\+Op(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Word\+Representation\+::\+Word64().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a6acaaf76562e80685271bb3e4a050cf8_cgraph}
\end{center}
\end{figure}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a3a9d9ad68af9977c1e0bfa6afcf3439f}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a3a9d9ad68af9977c1e0bfa6afcf3439f}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!WordUnary@{WordUnary}}
\index{WordUnary@{WordUnary}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{WordUnary()}{WordUnary()}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aac821e0b5abbad3df7b342e3938c7b52}{Word32\+Or\+Word32\+Pair}} \mbox{\hyperlink{uniform-reducer-adapter_8h_ac243a1f9603cd0a9e0c3ad8cf9843c16}{REDUCE}}() \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::Word\+Unary (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aac821e0b5abbad3df7b342e3938c7b52}{Word32\+Or\+Word32\+Pair}}}]{input,  }\item[{\mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1WordUnaryOp_a8e7327993465738024e5f11a439b14e8}{Word\+Unary\+Op\+::\+Kind}}}]{kind,  }\item[{\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1WordRepresentation}{Word\+Representation}}}]{rep }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Definition at line 222 of file int64-\/lowering-\/reducer.\+h.


\begin{DoxyCode}{0}
\DoxyCodeLine{224                                                                \{}
\DoxyCodeLine{225     \textcolor{keywordflow}{if} (rep == \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1RegisterRepresentation_ab5e3c653af2621026db9a5ebf587d368}{RegisterRepresentation::Word64}}()) \{}
\DoxyCodeLine{226       V<Word32Pair> input\_pair = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1V_aa66813fba227046c459b21739333ef6b}{V<Word32Pair>::Cast}}(input);}
\DoxyCodeLine{227       \textcolor{keywordflow}{switch} (kind) \{}
\DoxyCodeLine{228         \textcolor{keywordflow}{case} \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1WordUnaryOp_a8e7327993465738024e5f11a439b14e8a02056917904ec16e7a075ce127a6eb5f}{WordUnaryOp::Kind::kCountLeadingZeros}}:}
\DoxyCodeLine{229           \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_adaab0fb788c656f5cfb773acee78b0e5}{LowerClz}}(input\_pair);}
\DoxyCodeLine{230         \textcolor{keywordflow}{case} \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1WordUnaryOp_a8e7327993465738024e5f11a439b14e8abebbb8054db8b29a6f431ec6f6dabb87}{WordUnaryOp::Kind::kCountTrailingZeros}}:}
\DoxyCodeLine{231           \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_afbd108d80d862fc39e5683ecec45a2f3}{LowerCtz}}(input\_pair);}
\DoxyCodeLine{232         \textcolor{keywordflow}{case} \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1WordUnaryOp_a8e7327993465738024e5f11a439b14e8a38a50f50ef4ad703428f2c4a131aa3b8}{WordUnaryOp::Kind::kPopCount}}:}
\DoxyCodeLine{233           \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a0dddb3eb1e3bd050ac4c35c8a0f1a45a}{LowerPopCount}}(input\_pair);}
\DoxyCodeLine{234         \textcolor{keywordflow}{case} \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1WordUnaryOp_a8e7327993465738024e5f11a439b14e8ae95086421be7d34a299676859b0d8649}{WordUnaryOp::Kind::kSignExtend8}}:}
\DoxyCodeLine{235           \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a109cfa2af8213db874c5704ae96d155b}{LowerSignExtend}}(}
\DoxyCodeLine{236               \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32SignExtend8(\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca}{Unpack}}(input\_pair).first));}
\DoxyCodeLine{237         \textcolor{keywordflow}{case} \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1WordUnaryOp_a8e7327993465738024e5f11a439b14e8a20e26863ef2ace37cf7e1a5250073237}{WordUnaryOp::Kind::kSignExtend16}}:}
\DoxyCodeLine{238           \textcolor{keywordflow}{return} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a109cfa2af8213db874c5704ae96d155b}{LowerSignExtend}}(}
\DoxyCodeLine{239               \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32SignExtend16(\mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca}{Unpack}}(input\_pair).first));}
\DoxyCodeLine{240         \textcolor{keywordflow}{case} \mbox{\hyperlink{structv8_1_1internal_1_1compiler_1_1turboshaft_1_1WordUnaryOp_a8e7327993465738024e5f11a439b14e8ab887ce7bc0b89bdf35284df987dbd934}{WordUnaryOp::Kind::kReverseBytes}}: \{}
\DoxyCodeLine{241           \textcolor{keyword}{auto} [low, high] = \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_aeeb07245b69346af06cfed43fd5b42ca}{Unpack}}(input\_pair);}
\DoxyCodeLine{242           V<Word32> reversed\_low = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32ReverseBytes(low);}
\DoxyCodeLine{243           V<Word32> reversed\_high = \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Word32ReverseBytes(high);}
\DoxyCodeLine{244           \textcolor{keywordflow}{return} \mbox{\hyperlink{baseline-assembler-arm-inl_8h_a0a87998f4e8cee4888f2a89df3d5639b}{\_\_}} Tuple(reversed\_high, reversed\_low);}
\DoxyCodeLine{245         \}}
\DoxyCodeLine{246         \textcolor{keywordflow}{default}:}
\DoxyCodeLine{247           \mbox{\hyperlink{src_2base_2logging_8h_a0d093cb749cfc7ab5993726392df681f}{FATAL}}(\textcolor{stringliteral}{"{}WordUnaryOp kind \%d not supported by int64 lowering"{}},}
\DoxyCodeLine{248                 \textcolor{keyword}{static\_cast<}\textcolor{keywordtype}{int}\textcolor{keyword}{>}(kind));}
\DoxyCodeLine{249       \}}
\DoxyCodeLine{250     \}}
\DoxyCodeLine{251     \textcolor{keywordflow}{return} Next::ReduceWordUnary(input, kind, rep);}
\DoxyCodeLine{252   \}}

\end{DoxyCode}


References \+\_\+\+\_\+, v8\+::internal\+::compiler\+::turboshaft\+::\+V$<$ T $>$\+::\+Cast(), FATAL, v8\+::internal\+::compiler\+::turboshaft\+::\+Word\+Unary\+Op\+::k\+Count\+Leading\+Zeros, v8\+::internal\+::compiler\+::turboshaft\+::\+Word\+Unary\+Op\+::k\+Count\+Trailing\+Zeros, v8\+::internal\+::compiler\+::turboshaft\+::\+Word\+Unary\+Op\+::k\+Pop\+Count, v8\+::internal\+::compiler\+::turboshaft\+::\+Word\+Unary\+Op\+::k\+Reverse\+Bytes, v8\+::internal\+::compiler\+::turboshaft\+::\+Word\+Unary\+Op\+::k\+Sign\+Extend16, v8\+::internal\+::compiler\+::turboshaft\+::\+Word\+Unary\+Op\+::k\+Sign\+Extend8, v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Lower\+Clz(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Lower\+Ctz(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Lower\+Pop\+Count(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Lower\+Sign\+Extend(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Unpack(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Register\+Representation\+::\+Word64().

Here is the call graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a3a9d9ad68af9977c1e0bfa6afcf3439f_cgraph}
\end{center}
\end{figure}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_af5107ac94cc14b50d259d899b6f1b6a2}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_af5107ac94cc14b50d259d899b6f1b6a2}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!matcher\_@{matcher\_}}
\index{matcher\_@{matcher\_}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{matcher\_}{matcher\_}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
const \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1OperationMatcher}{Operation\+Matcher}}\& \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::matcher\+\_\+ \{\mbox{\hyperlink{interpreter-builtins-x64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\+\_\+\+\_\+}} matcher()\}\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 925 of file int64-\/lowering-\/reducer.\+h.



Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Check\+Pair\+Or\+Pair\+Op(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Lower\+Rotate\+Right().

\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a65f52c120128accaffae7b2dadd4dd6e}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a65f52c120128accaffae7b2dadd4dd6e}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!param\_index\_map\_@{param\_index\_map\_}}
\index{param\_index\_map\_@{param\_index\_map\_}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{param\_index\_map\_}{param\_index\_map\_}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1ZoneVector}{Zone\+Vector}}$<$int32\+\_\+t$>$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::param\+\_\+index\+\_\+map\+\_\+ \{\mbox{\hyperlink{interpreter-builtins-x64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\+\_\+\+\_\+}} phase\+\_\+zone()\}\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 923 of file int64-\/lowering-\/reducer.\+h.



Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Initialize\+Index\+Maps(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Parameter().

\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a7619d5189d69b6c386a3e7f2241475ff}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_a7619d5189d69b6c386a3e7f2241475ff}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!returns\_i64\_@{returns\_i64\_}}
\index{returns\_i64\_@{returns\_i64\_}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{returns\_i64\_}{returns\_i64\_}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{namespacev8_1_1internal_1_1compiler_a28d08f40d5dc488600051ba2ef537284}{bool}} \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::returns\+\_\+i64\+\_\+ = \mbox{\hyperlink{flag-definitions_8h_a3a9beadc89284d3f78a7d4945b1b4d8c}{false}}\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 924 of file int64-\/lowering-\/reducer.\+h.



Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Initialize\+Index\+Maps(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Return().

\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ace910d721e2e4c7c5f9dc8dcf2599751}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_ace910d721e2e4c7c5f9dc8dcf2599751}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!sig\_@{sig\_}}
\index{sig\_@{sig\_}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{sig\_}{sig\_}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
const \mbox{\hyperlink{classv8_1_1internal_1_1Signature}{Signature}}$<$\mbox{\hyperlink{namespacev8_1_1internal_abe5419355372f787c28119c509343410}{Machine\+Representation}}$>$$\ast$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::sig\+\_\+\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 921 of file int64-\/lowering-\/reducer.\+h.



Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Initialize\+Index\+Maps(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Int64\+Lowering\+Reducer(), v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Parameter(), and v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Return().

\mbox{\Hypertarget{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_af704339c6cdaf3aeaf6303bcaa099369}\label{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer_af704339c6cdaf3aeaf6303bcaa099369}} 
\index{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}!zone\_@{zone\_}}
\index{zone\_@{zone\_}!v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$@{v8::internal::compiler::turboshaft::Int64LoweringReducer$<$ Next $>$}}
\doxysubsubsection{\texorpdfstring{zone\_}{zone\_}}
{\footnotesize\ttfamily template$<$class Next $>$ \\
\mbox{\hyperlink{classv8_1_1internal_1_1Zone}{Zone}}$\ast$ \mbox{\hyperlink{classv8_1_1internal_1_1compiler_1_1turboshaft_1_1Int64LoweringReducer}{v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer}}$<$ Next $>$\+::zone\+\_\+ = \mbox{\hyperlink{interpreter-builtins-x64_8cc_a0a87998f4e8cee4888f2a89df3d5639b}{\+\_\+\+\_\+}} graph\+\_\+zone()\hspace{0.3cm}{\ttfamily [private]}}



Definition at line 922 of file int64-\/lowering-\/reducer.\+h.



Referenced by v8\+::internal\+::compiler\+::turboshaft\+::\+Int64\+Lowering\+Reducer$<$ Next $>$\+::\+Int64\+Lowering\+Reducer().



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/mnt/\+V8\+Source\+Code/src/compiler/turboshaft/\mbox{\hyperlink{int64-lowering-reducer_8h}{int64-\/lowering-\/reducer.\+h}}\end{DoxyCompactItemize}
