# Sequential Circuits

This folder contains Verilog implementations of basic sequential logic elements.

## Included Designs

### ðŸ”¹ D Flip-Flop (DFF)
Edge-triggered flip-flop that stores input data on the clock edge.

---

### ðŸ”¹ JK Flip-Flop (JKFF)
Flip-flop with toggle functionality based on J and K inputs.

---

### ðŸ”¹ T Flip-Flop (TFF)
Toggle flip-flop that changes state when T = 1.

---

### ðŸ”¹ NAND Latch
SR Latch implemented using NAND gates.

---

### ðŸ”¹ NOR Latch
SR Latch implemented using NOR gates.

---

## Features
- Clock-driven designs (Flip-Flops)
- Level-triggered latches
- Reset functionality (where applicable)
- Simulation and Synthesis verified

---

## Files Included
Each project contains:
- Verilog Design File (.v)
- Testbench File
- Simulation Output
- Synthesis Output

---

Tool Used:
- Xilinx Vivado
