Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,82
design__inferred_latch__count,0
design__instance__count,3255
design__instance__area,21312.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,24
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,5
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00035438709892332554
power__switching__total,0.00041435263119637966
power__leakage__total,2.303584700769079E-8
power__total,0.0007687627803534269
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.290471460661633
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.290471460661633
timing__hold__ws__corner:nom_tt_025C_1v80,0.3214830159742224
timing__setup__ws__corner:nom_tt_025C_1v80,5.628742964377716
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.321483
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,16.779644
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,175
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,5
design__max_cap_violation__count__corner:nom_ss_100C_1v60,4
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.30648048855143534
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.30648048855143534
timing__hold__ws__corner:nom_ss_100C_1v60,0.9025035418891045
timing__setup__ws__corner:nom_ss_100C_1v60,-2.194639199156142
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-10.257723849556339
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-2.194639199156142
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.902504
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,6
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,12.274108
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,6
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,5
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2818755864059404
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2818755864059404
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11818324431379833
timing__setup__ws__corner:nom_ff_n40C_1v95,8.13878854014439
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.118183
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,17.833658
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,262
design__max_fanout_violation__count,5
design__max_cap_violation__count,4
clock__skew__worst_hold,-0.2764761553508477
clock__skew__worst_setup,0.2764761553508477
timing__hold__ws,0.11481793618637715
timing__setup__ws,-2.614033508086143
timing__hold__tns,0.0
timing__setup__tns,-12.681385189779864
timing__hold__wns,0
timing__setup__wns,-2.614033508086143
timing__hold_vio__count,0
timing__hold_r2r__ws,0.114818
timing__hold_r2r_vio__count,0
timing__setup_vio__count,18
timing__setup_r2r__ws,12.109847
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3255
design__instance__area__stdcell,21312.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.622178
design__instance__utilization__stdcell,0.622178
design__instance__count__class:buffer,2
design__instance__count__class:inverter,72
design__instance__count__class:sequential_cell,29
design__instance__count__class:multi_input_combinational_cell,2469
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,2359
design__instance__count__class:tap_cell,456
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,71782.7
design__violations,0
design__instance__count__class:timing_repair_buffer,184
design__instance__count__class:clock_buffer,3
design__instance__count__class:clock_inverter,1
design__instance__count__setup_buffer,22
design__instance__count__hold_buffer,1
antenna__violating__nets,7
antenna__violating__pins,7
route__antenna_violation__count,7
antenna_diodes_count,39
design__instance__count__class:antenna_cell,39
route__net,2778
route__net__special,2
route__drc_errors__iter:1,3748
route__wirelength__iter:1,96193
route__drc_errors__iter:2,2551
route__wirelength__iter:2,94462
route__drc_errors__iter:3,2678
route__wirelength__iter:3,93437
route__drc_errors__iter:4,1565
route__wirelength__iter:4,93446
route__drc_errors__iter:5,1064
route__wirelength__iter:5,93366
route__drc_errors__iter:6,630
route__wirelength__iter:6,93211
route__drc_errors__iter:7,443
route__wirelength__iter:7,93174
route__drc_errors__iter:8,397
route__wirelength__iter:8,93170
route__drc_errors__iter:9,323
route__wirelength__iter:9,92983
route__drc_errors__iter:10,287
route__wirelength__iter:10,92957
route__drc_errors__iter:11,77
route__wirelength__iter:11,92969
route__drc_errors__iter:12,72
route__wirelength__iter:12,92973
route__drc_errors__iter:13,72
route__wirelength__iter:13,92973
route__drc_errors__iter:14,72
route__wirelength__iter:14,92973
route__drc_errors__iter:15,72
route__wirelength__iter:15,92973
route__drc_errors__iter:16,68
route__wirelength__iter:16,92985
route__drc_errors__iter:17,67
route__wirelength__iter:17,92986
route__drc_errors__iter:18,67
route__wirelength__iter:18,92986
route__drc_errors__iter:19,56
route__wirelength__iter:19,93007
route__drc_errors__iter:20,30
route__wirelength__iter:20,92995
route__drc_errors__iter:21,27
route__wirelength__iter:21,92992
route__drc_errors__iter:22,22
route__wirelength__iter:22,92999
route__drc_errors__iter:23,21
route__wirelength__iter:23,92946
route__drc_errors__iter:24,21
route__wirelength__iter:24,92946
route__drc_errors__iter:25,15
route__wirelength__iter:25,92946
route__drc_errors__iter:26,15
route__wirelength__iter:26,92946
route__drc_errors__iter:27,7
route__wirelength__iter:27,92943
route__drc_errors__iter:28,7
route__wirelength__iter:28,92943
route__drc_errors__iter:29,7
route__wirelength__iter:29,92958
route__drc_errors__iter:30,0
route__wirelength__iter:30,92937
route__drc_errors,0
route__wirelength,92937
route__vias,23768
route__vias__singlecut,23768
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,441.31
timing__unannotated_net__count__corner:nom_tt_025C_1v80,22
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,22
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,22
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,14
design__max_fanout_violation__count__corner:min_tt_025C_1v80,5
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.28415623436320214
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.28415623436320214
timing__hold__ws__corner:min_tt_025C_1v80,0.31637404702616206
timing__setup__ws__corner:min_tt_025C_1v80,5.716421275914965
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.316374
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,16.948090
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,22
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,115
design__max_fanout_violation__count__corner:min_ss_100C_1v60,5
design__max_cap_violation__count__corner:min_ss_100C_1v60,2
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.29836642334648095
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.29836642334648095
timing__hold__ws__corner:min_ss_100C_1v60,0.893406485190346
timing__setup__ws__corner:min_ss_100C_1v60,-1.7824444646998474
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-8.119391611087975
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-1.7824444646998474
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.893407
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,6
timing__setup_r2r__ws__corner:min_ss_100C_1v60,12.438450
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,22
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,5
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2764761553508477
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2764761553508477
timing__hold__ws__corner:min_ff_n40C_1v95,0.11481793618637715
timing__setup__ws__corner:min_ff_n40C_1v95,8.198047805982748
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.114818
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,17.940491
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,22
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,37
design__max_fanout_violation__count__corner:max_tt_025C_1v80,5
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.29973377406228063
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.29973377406228063
timing__hold__ws__corner:max_tt_025C_1v80,0.3279413500245748
timing__setup__ws__corner:max_tt_025C_1v80,5.541916415969049
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.327941
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,16.629599
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,22
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,262
design__max_fanout_violation__count__corner:max_ss_100C_1v60,5
design__max_cap_violation__count__corner:max_ss_100C_1v60,4
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.31758788164888996
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.31758788164888996
timing__hold__ws__corner:max_ss_100C_1v60,0.9132288517218283
timing__setup__ws__corner:max_ss_100C_1v60,-2.614033508086143
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-12.681385189779864
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-2.614033508086143
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.913229
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,6
timing__setup_r2r__ws__corner:max_ss_100C_1v60,12.109847
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,22
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,12
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,5
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2903751210559465
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2903751210559465
timing__hold__ws__corner:max_ff_n40C_1v95,0.12229095859878304
timing__setup__ws__corner:max_ff_n40C_1v95,8.079549702410262
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.122291
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,17.731310
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,22
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,22
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000567785
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000535841
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000655801
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000535841
design_powergrid__voltage__worst,0.0000535841
design_powergrid__voltage__worst__net:VPWR,1.79994
design_powergrid__drop__worst,0.0000567785
design_powergrid__drop__worst__net:VPWR,0.0000567785
design_powergrid__voltage__worst__net:VGND,0.0000535841
design_powergrid__drop__worst__net:VGND,0.0000535841
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000066000000000000003366122484915745616262938710860908031463623046875
ir__drop__worst,0.00005679999999999999827672569896463983241119422018527984619140625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
