{
  "module_name": "frontend.json",
  "hash_id": "9647051d696c18c1d45c43a86ee32153bfa5096e800df22bfd731946def94f3c",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/bonnell/frontend.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"BACLEARS asserted.\",\n        \"EventCode\": \"0xE6\",\n        \"EventName\": \"BACLEARS.ANY\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles during which instruction fetches are  stalled.\",\n        \"EventCode\": \"0x86\",\n        \"EventName\": \"CYCLES_ICACHE_MEM_STALLED.ICACHE_MEM_STALLED\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Decode stall due to IQ full\",\n        \"EventCode\": \"0x87\",\n        \"EventName\": \"DECODE_STALL.IQ_FULL\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Decode stall due to PFB empty\",\n        \"EventCode\": \"0x87\",\n        \"EventName\": \"DECODE_STALL.PFB_EMPTY\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Instruction fetches.\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"ICACHE.ACCESSES\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x3\"\n    },\n    {\n        \"BriefDescription\": \"Icache hit\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"ICACHE.HIT\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Icache miss\",\n        \"EventCode\": \"0x80\",\n        \"EventName\": \"ICACHE.MISSES\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"All Instructions decoded\",\n        \"EventCode\": \"0xAA\",\n        \"EventName\": \"MACRO_INSTS.ALL_DECODED\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x3\"\n    },\n    {\n        \"BriefDescription\": \"CISC macro instructions decoded\",\n        \"EventCode\": \"0xAA\",\n        \"EventName\": \"MACRO_INSTS.CISC_DECODED\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Non-CISC nacro instructions decoded\",\n        \"EventCode\": \"0xAA\",\n        \"EventName\": \"MACRO_INSTS.NON_CISC_DECODED\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"This event counts the cycles where 1 or more uops are issued by the micro-sequencer (MS), including microcode assists and inserted flows, and written to the IQ.\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xA9\",\n        \"EventName\": \"UOPS.MS_CYCLES\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}