$date
	Sat Oct 22 21:29:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#286157
b11 !
1"
#286158
b11 &
b11 %
1$
#286159
0"
#286162
b1010 &
b1010 %
#286166
b101 &
b101 %
#286170
b10000 &
b10000 %
#286174
b1000 &
b1000 %
#286178
b100 &
b100 %
#286182
b10 &
b10 %
#286186
b1 &
b1 %
1#
#286190
b0 &
0#
b0 %
0$
#1267122
b1001 &
b1001 %
1$
b1001 !
1"
#1267123
0"
#1267126
b11100 &
b11100 %
#1267130
b1110 &
b1110 %
#1267134
b111 &
b111 %
#1267138
b10110 &
b10110 %
#1267142
b1011 &
b1011 %
#1267146
b100010 &
b100010 %
#1267150
b10001 &
b10001 %
#1267154
b110100 &
b110100 %
#1267158
b11010 &
b11010 %
#1267162
b1101 &
b1101 %
#1267166
b101000 &
b101000 %
#1267170
b10100 &
b10100 %
#1267174
b1010 &
b1010 %
#1267178
b101 &
b101 %
#1267182
b10000 &
b10000 %
#1267186
b1000 &
b1000 %
#1267190
b100 &
b100 %
#1267194
b10 &
b10 %
#1267198
b1 &
1#
b1 %
#1267202
b0 &
b0 %
0#
0$
#2247212
b110 !
1"
#2247214
b110 &
b110 %
1$
#2247215
0"
#2247218
b11 &
b11 %
#2247222
b1010 &
b1010 %
#2247226
b101 &
b101 %
#2247230
b10000 &
b10000 %
#2247234
b1000 &
b1000 %
#2247238
b100 &
b100 %
#2247242
b10 &
b10 %
#2247246
b1 &
1#
b1 %
#2247250
b0 &
b0 %
0#
0$
#4500012
