verilog-ethernet:
  files: [
    arp_cache.v,
    arp_eth_rx.v,
    arp_eth_tx.v,
    arp.v,
    axis_baser_rx_64.v,
    axis_baser_tx_64.v,
    axis_eth_fcs_check_64.v,
    axis_eth_fcs_check.v,
    axis_eth_fcs_insert_64.v,
    axis_eth_fcs_insert.v,
    axis_eth_fcs.v,
    axis_gmii_rx.v,
    axis_gmii_tx.v,
    axis_xgmii_rx_32.v,
    axis_xgmii_rx_64.v,
    axis_xgmii_tx_32.v,
    axis_xgmii_tx_64.v,
    eth_arb_mux.v,
    eth_axis_rx.v,
    eth_axis_tx.v,
    eth_demux.v,
    eth_mac_10g_fifo.v,
    eth_mac_10g.v,
    eth_mac_1g_fifo.v,
    eth_mac_1g_gmii_fifo.v,
    eth_mac_1g_gmii.v,
    eth_mac_1g_rgmii_fifo.v,
    eth_mac_1g_rgmii.v,
    eth_mac_1g.v,
    eth_mac_mii_fifo.v,
    eth_mac_mii.v,
    eth_mac_phy_10g_fifo.v,
    eth_mac_phy_10g_rx.v,
    eth_mac_phy_10g_tx.v,
    eth_mac_phy_10g.v,
    eth_mux.v,
    eth_phy_10g_rx_ber_mon.v,
    eth_phy_10g_rx_frame_sync.v,
    eth_phy_10g_rx_if.v,
    eth_phy_10g_rx.v,
    eth_phy_10g_tx_if.v,
    eth_phy_10g_tx.v,
    eth_phy_10g.v,
    gmii_phy_if.v,
    iddr.v,
    ip_64.v,
    ip_arb_mux.v,
    ip_complete_64.v,
    ip_complete.v,
    ip_demux.v,
    ip_eth_rx_64.v,
    ip_eth_rx.v,
    ip_eth_tx_64.v,
    ip_eth_tx.v,
    ip_mux.v,
    ip.v,
    lfsr.v,
    mii_phy_if.v,
    oddr.v,
    ptp_clock_cdc.v,
    ptp_clock.v,
    ptp_perout.v,
    ptp_tag_insert.v,
    ptp_ts_extract.v,
    rgmii_phy_if.v,
    ssio_ddr_in_diff.v,
    ssio_ddr_in.v,
    ssio_ddr_out_diff.v,
    ssio_ddr_out.v,
    ssio_sdr_in_diff.v,
    ssio_sdr_in.v,
    ssio_sdr_out_diff.v,
    ssio_sdr_out.v,
    udp_64.v,
    udp_arb_mux.v,
    udp_checksum_gen_64.v,
    udp_checksum_gen.v,
    udp_complete_64.v,
    udp_complete.v,
    udp_demux.v,
    udp_ip_rx_64.v,
    udp_ip_rx.v,
    udp_ip_tx_64.v,
    udp_ip_tx.v,
    udp_mux.v,
    udp.v,
    xgmii_baser_dec_64.v,
    xgmii_baser_enc_64.v,
    xgmii_deinterleave.v,
    xgmii_interleave.v
]
