Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Wed Nov 27 13:34:58 2019
| Host             : cuckoo running 64-bit CentOS release 6.9 (Final)
| Command          : report_power -file alltop_power_routed.rpt -pb alltop_power_summary_routed.pb -rpx alltop_power_routed.rpx
| Design           : alltop
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.854        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.706        |
| Device Static (W)        | 0.148        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 63.6         |
| Junction Temperature (C) | 46.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.007 |       12 |       --- |             --- |
| Slice Logic              |     0.019 |    22554 |       --- |             --- |
|   LUT as Logic           |     0.016 |     9718 |     53200 |           18.27 |
|   CARRY4                 |     0.001 |     1601 |     13300 |           12.04 |
|   Register               |    <0.001 |     7544 |    106400 |            7.09 |
|   LUT as Shift Register  |    <0.001 |      373 |     17400 |            2.14 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   LUT as Distributed RAM |    <0.001 |        4 |     17400 |            0.02 |
|   F7/F8 Muxes            |    <0.001 |       31 |     53200 |            0.06 |
|   Others                 |     0.000 |      375 |       --- |             --- |
| Signals                  |     0.019 |    16977 |       --- |             --- |
| Block RAM                |     0.011 |       34 |       140 |           24.29 |
| MMCM                     |     0.114 |        1 |         4 |           25.00 |
| DSPs                     |     0.003 |       28 |       220 |           12.73 |
| I/O                      |     0.007 |       47 |       125 |           37.60 |
| PS7                      |     1.525 |        1 |       --- |             --- |
| Static Power             |     0.148 |          |           |                 |
| Total                    |     1.854 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.076 |       0.059 |      0.018 |
| Vccaux    |       1.800 |     0.080 |       0.064 |      0.016 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.001 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.754 |       0.722 |      0.032 |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------+-----------------------------------------------------------------+-----------------+
| Clock                | Domain                                                          | Constraint (ns) |
+----------------------+-----------------------------------------------------------------+-----------------+
| cam_pclk_pin         | pclk_r                                                          |            42.0 |
| clk_fpga_0           | pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
| clk_out1_clk_wiz_0   | clk_wiz_0_inst/inst/clk_out1_clk_wiz_0                          |            41.7 |
| clk_out1_clk_wiz_0_1 | clk_wiz_0_inst/inst/clk_out1_clk_wiz_0                          |            41.7 |
| clk_out2_clk_wiz_0   | clk_wiz_0_inst/inst/clk_out2_clk_wiz_0                          |            83.3 |
| clk_out2_clk_wiz_0_1 | clk_wiz_0_inst/inst/clk_out2_clk_wiz_0                          |            83.3 |
| clkfbout_clk_wiz_0   | clk_wiz_0_inst/inst/clkfbout_clk_wiz_0                          |            40.0 |
| clkfbout_clk_wiz_0_1 | clk_wiz_0_inst/inst/clkfbout_clk_wiz_0                          |            40.0 |
| sys_clk_pin          | sysclk                                                          |             8.0 |
| sysclk               | sysclk                                                          |             8.0 |
+----------------------+-----------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| alltop                   |     1.706 |
|   cam_top_inst_f         |     0.001 |
|     camera_if_inst       |     0.001 |
|   cam_top_inst_r         |     0.001 |
|     camera_if_inst       |     0.001 |
|   clk_wiz_0_inst         |     0.115 |
|     inst                 |     0.115 |
|   pspl_comm_inst         |     1.528 |
|     processing_system7_0 |     1.525 |
|       inst               |     1.525 |
|     ps7_0_axi_periph     |     0.002 |
|       s00_couplers       |     0.002 |
|   simple_lsd_inst_f      |     0.014 |
|     gau_0                |     0.002 |
|       stp_0              |     0.002 |
|     ram_0                |     0.003 |
|     stp_1                |     0.003 |
|   simple_lsd_inst_r      |     0.014 |
|     gau_0                |     0.002 |
|       stp_0              |     0.002 |
|     ram_0                |     0.004 |
|     stp_1                |     0.003 |
|   testset_inst           |     0.006 |
|     pb_l                 |     0.003 |
|       Parent             |     0.003 |
|     pb_r                 |     0.003 |
|       Parent             |     0.003 |
|   topview_inst_f         |     0.009 |
|     topview_ls_bram      |     0.001 |
|     topview_trans_inst0  |     0.004 |
|       divider_inst0      |     0.001 |
|       divider_inst1      |     0.002 |
|     topview_trans_inst1  |     0.004 |
|       divider_inst0      |     0.001 |
|       divider_inst1      |     0.002 |
|   topview_inst_r         |     0.009 |
|     topview_ls_bram      |     0.001 |
|     topview_trans_inst0  |     0.004 |
|       divider_inst0      |     0.001 |
|       divider_inst1      |     0.002 |
|     topview_trans_inst1  |     0.004 |
|       divider_inst0      |     0.001 |
|       divider_inst1      |     0.002 |
+--------------------------+-----------+


