
stepdir_motor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b3c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08005c50  08005c50  00015c50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d10  08005d10  00020084  2**0
                  CONTENTS
  4 .ARM          00000000  08005d10  08005d10  00020084  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005d10  08005d10  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005d10  08005d10  00015d10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005d14  08005d14  00015d14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  08005d18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f0  20000084  08005d9c  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000274  08005d9c  00020274  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001137e  00000000  00000000  000200ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002341  00000000  00000000  0003142b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001040  00000000  00000000  00033770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f80  00000000  00000000  000347b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018824  00000000  00000000  00035730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001275f  00000000  00000000  0004df54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091769  00000000  00000000  000606b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f1e1c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b7c  00000000  00000000  000f1e6c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000084 	.word	0x20000084
 800012c:	00000000 	.word	0x00000000
 8000130:	08005c34 	.word	0x08005c34

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000088 	.word	0x20000088
 800014c:	08005c34 	.word	0x08005c34

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2f>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a30:	bf24      	itt	cs
 8000a32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a3a:	d90d      	bls.n	8000a58 <__aeabi_d2f+0x30>
 8000a3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a50:	bf08      	it	eq
 8000a52:	f020 0001 	biceq.w	r0, r0, #1
 8000a56:	4770      	bx	lr
 8000a58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a5c:	d121      	bne.n	8000aa2 <__aeabi_d2f+0x7a>
 8000a5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a62:	bfbc      	itt	lt
 8000a64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a68:	4770      	bxlt	lr
 8000a6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a72:	f1c2 0218 	rsb	r2, r2, #24
 8000a76:	f1c2 0c20 	rsb	ip, r2, #32
 8000a7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a82:	bf18      	it	ne
 8000a84:	f040 0001 	orrne.w	r0, r0, #1
 8000a88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a94:	ea40 000c 	orr.w	r0, r0, ip
 8000a98:	fa23 f302 	lsr.w	r3, r3, r2
 8000a9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa0:	e7cc      	b.n	8000a3c <__aeabi_d2f+0x14>
 8000aa2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aa6:	d107      	bne.n	8000ab8 <__aeabi_d2f+0x90>
 8000aa8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aac:	bf1e      	ittt	ne
 8000aae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ab2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ab6:	4770      	bxne	lr
 8000ab8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000abc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ac0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_frsub>:
 8000ac8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000acc:	e002      	b.n	8000ad4 <__addsf3>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_fsub>:
 8000ad0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ad4 <__addsf3>:
 8000ad4:	0042      	lsls	r2, r0, #1
 8000ad6:	bf1f      	itttt	ne
 8000ad8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000adc:	ea92 0f03 	teqne	r2, r3
 8000ae0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae8:	d06a      	beq.n	8000bc0 <__addsf3+0xec>
 8000aea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000af2:	bfc1      	itttt	gt
 8000af4:	18d2      	addgt	r2, r2, r3
 8000af6:	4041      	eorgt	r1, r0
 8000af8:	4048      	eorgt	r0, r1
 8000afa:	4041      	eorgt	r1, r0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	2b19      	cmp	r3, #25
 8000b02:	bf88      	it	hi
 8000b04:	4770      	bxhi	lr
 8000b06:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b0a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b0e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4240      	negne	r0, r0
 8000b16:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b1a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b1e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4249      	negne	r1, r1
 8000b26:	ea92 0f03 	teq	r2, r3
 8000b2a:	d03f      	beq.n	8000bac <__addsf3+0xd8>
 8000b2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b30:	fa41 fc03 	asr.w	ip, r1, r3
 8000b34:	eb10 000c 	adds.w	r0, r0, ip
 8000b38:	f1c3 0320 	rsb	r3, r3, #32
 8000b3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b40:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b44:	d502      	bpl.n	8000b4c <__addsf3+0x78>
 8000b46:	4249      	negs	r1, r1
 8000b48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b4c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b50:	d313      	bcc.n	8000b7a <__addsf3+0xa6>
 8000b52:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b56:	d306      	bcc.n	8000b66 <__addsf3+0x92>
 8000b58:	0840      	lsrs	r0, r0, #1
 8000b5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b5e:	f102 0201 	add.w	r2, r2, #1
 8000b62:	2afe      	cmp	r2, #254	; 0xfe
 8000b64:	d251      	bcs.n	8000c0a <__addsf3+0x136>
 8000b66:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b6e:	bf08      	it	eq
 8000b70:	f020 0001 	biceq.w	r0, r0, #1
 8000b74:	ea40 0003 	orr.w	r0, r0, r3
 8000b78:	4770      	bx	lr
 8000b7a:	0049      	lsls	r1, r1, #1
 8000b7c:	eb40 0000 	adc.w	r0, r0, r0
 8000b80:	3a01      	subs	r2, #1
 8000b82:	bf28      	it	cs
 8000b84:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b88:	d2ed      	bcs.n	8000b66 <__addsf3+0x92>
 8000b8a:	fab0 fc80 	clz	ip, r0
 8000b8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b92:	ebb2 020c 	subs.w	r2, r2, ip
 8000b96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b9a:	bfaa      	itet	ge
 8000b9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ba0:	4252      	neglt	r2, r2
 8000ba2:	4318      	orrge	r0, r3
 8000ba4:	bfbc      	itt	lt
 8000ba6:	40d0      	lsrlt	r0, r2
 8000ba8:	4318      	orrlt	r0, r3
 8000baa:	4770      	bx	lr
 8000bac:	f092 0f00 	teq	r2, #0
 8000bb0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bb4:	bf06      	itte	eq
 8000bb6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bba:	3201      	addeq	r2, #1
 8000bbc:	3b01      	subne	r3, #1
 8000bbe:	e7b5      	b.n	8000b2c <__addsf3+0x58>
 8000bc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bc8:	bf18      	it	ne
 8000bca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bce:	d021      	beq.n	8000c14 <__addsf3+0x140>
 8000bd0:	ea92 0f03 	teq	r2, r3
 8000bd4:	d004      	beq.n	8000be0 <__addsf3+0x10c>
 8000bd6:	f092 0f00 	teq	r2, #0
 8000bda:	bf08      	it	eq
 8000bdc:	4608      	moveq	r0, r1
 8000bde:	4770      	bx	lr
 8000be0:	ea90 0f01 	teq	r0, r1
 8000be4:	bf1c      	itt	ne
 8000be6:	2000      	movne	r0, #0
 8000be8:	4770      	bxne	lr
 8000bea:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bee:	d104      	bne.n	8000bfa <__addsf3+0x126>
 8000bf0:	0040      	lsls	r0, r0, #1
 8000bf2:	bf28      	it	cs
 8000bf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bf8:	4770      	bx	lr
 8000bfa:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bfe:	bf3c      	itt	cc
 8000c00:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c04:	4770      	bxcc	lr
 8000c06:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c0a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c0e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c12:	4770      	bx	lr
 8000c14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c18:	bf16      	itet	ne
 8000c1a:	4608      	movne	r0, r1
 8000c1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c20:	4601      	movne	r1, r0
 8000c22:	0242      	lsls	r2, r0, #9
 8000c24:	bf06      	itte	eq
 8000c26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c2a:	ea90 0f01 	teqeq	r0, r1
 8000c2e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c32:	4770      	bx	lr

08000c34 <__aeabi_ui2f>:
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e004      	b.n	8000c44 <__aeabi_i2f+0x8>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_i2f>:
 8000c3c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c40:	bf48      	it	mi
 8000c42:	4240      	negmi	r0, r0
 8000c44:	ea5f 0c00 	movs.w	ip, r0
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c50:	4601      	mov	r1, r0
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	e01c      	b.n	8000c92 <__aeabi_l2f+0x2a>

08000c58 <__aeabi_ul2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e00a      	b.n	8000c7c <__aeabi_l2f+0x14>
 8000c66:	bf00      	nop

08000c68 <__aeabi_l2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__aeabi_l2f+0x14>
 8000c76:	4240      	negs	r0, r0
 8000c78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7c:	ea5f 0c01 	movs.w	ip, r1
 8000c80:	bf02      	ittt	eq
 8000c82:	4684      	moveq	ip, r0
 8000c84:	4601      	moveq	r1, r0
 8000c86:	2000      	moveq	r0, #0
 8000c88:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c8c:	bf08      	it	eq
 8000c8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c92:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c96:	fabc f28c 	clz	r2, ip
 8000c9a:	3a08      	subs	r2, #8
 8000c9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ca0:	db10      	blt.n	8000cc4 <__aeabi_l2f+0x5c>
 8000ca2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca6:	4463      	add	r3, ip
 8000ca8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	f020 0001 	biceq.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	f102 0220 	add.w	r2, r2, #32
 8000cc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce2:	4770      	bx	lr

08000ce4 <__aeabi_fmul>:
 8000ce4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ce8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cec:	bf1e      	ittt	ne
 8000cee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cf2:	ea92 0f0c 	teqne	r2, ip
 8000cf6:	ea93 0f0c 	teqne	r3, ip
 8000cfa:	d06f      	beq.n	8000ddc <__aeabi_fmul+0xf8>
 8000cfc:	441a      	add	r2, r3
 8000cfe:	ea80 0c01 	eor.w	ip, r0, r1
 8000d02:	0240      	lsls	r0, r0, #9
 8000d04:	bf18      	it	ne
 8000d06:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d0a:	d01e      	beq.n	8000d4a <__aeabi_fmul+0x66>
 8000d0c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d10:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d14:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d18:	fba0 3101 	umull	r3, r1, r0, r1
 8000d1c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d20:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d24:	bf3e      	ittt	cc
 8000d26:	0049      	lslcc	r1, r1, #1
 8000d28:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d2c:	005b      	lslcc	r3, r3, #1
 8000d2e:	ea40 0001 	orr.w	r0, r0, r1
 8000d32:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d36:	2afd      	cmp	r2, #253	; 0xfd
 8000d38:	d81d      	bhi.n	8000d76 <__aeabi_fmul+0x92>
 8000d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d42:	bf08      	it	eq
 8000d44:	f020 0001 	biceq.w	r0, r0, #1
 8000d48:	4770      	bx	lr
 8000d4a:	f090 0f00 	teq	r0, #0
 8000d4e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d52:	bf08      	it	eq
 8000d54:	0249      	lsleq	r1, r1, #9
 8000d56:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d5a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d5e:	3a7f      	subs	r2, #127	; 0x7f
 8000d60:	bfc2      	ittt	gt
 8000d62:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d66:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d6a:	4770      	bxgt	lr
 8000d6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d70:	f04f 0300 	mov.w	r3, #0
 8000d74:	3a01      	subs	r2, #1
 8000d76:	dc5d      	bgt.n	8000e34 <__aeabi_fmul+0x150>
 8000d78:	f112 0f19 	cmn.w	r2, #25
 8000d7c:	bfdc      	itt	le
 8000d7e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d82:	4770      	bxle	lr
 8000d84:	f1c2 0200 	rsb	r2, r2, #0
 8000d88:	0041      	lsls	r1, r0, #1
 8000d8a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d8e:	f1c2 0220 	rsb	r2, r2, #32
 8000d92:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d96:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d9a:	f140 0000 	adc.w	r0, r0, #0
 8000d9e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000da2:	bf08      	it	eq
 8000da4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000da8:	4770      	bx	lr
 8000daa:	f092 0f00 	teq	r2, #0
 8000dae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000db2:	bf02      	ittt	eq
 8000db4:	0040      	lsleq	r0, r0, #1
 8000db6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dba:	3a01      	subeq	r2, #1
 8000dbc:	d0f9      	beq.n	8000db2 <__aeabi_fmul+0xce>
 8000dbe:	ea40 000c 	orr.w	r0, r0, ip
 8000dc2:	f093 0f00 	teq	r3, #0
 8000dc6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dca:	bf02      	ittt	eq
 8000dcc:	0049      	lsleq	r1, r1, #1
 8000dce:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dd2:	3b01      	subeq	r3, #1
 8000dd4:	d0f9      	beq.n	8000dca <__aeabi_fmul+0xe6>
 8000dd6:	ea41 010c 	orr.w	r1, r1, ip
 8000dda:	e78f      	b.n	8000cfc <__aeabi_fmul+0x18>
 8000ddc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000de0:	ea92 0f0c 	teq	r2, ip
 8000de4:	bf18      	it	ne
 8000de6:	ea93 0f0c 	teqne	r3, ip
 8000dea:	d00a      	beq.n	8000e02 <__aeabi_fmul+0x11e>
 8000dec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000df0:	bf18      	it	ne
 8000df2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000df6:	d1d8      	bne.n	8000daa <__aeabi_fmul+0xc6>
 8000df8:	ea80 0001 	eor.w	r0, r0, r1
 8000dfc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f090 0f00 	teq	r0, #0
 8000e06:	bf17      	itett	ne
 8000e08:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e0c:	4608      	moveq	r0, r1
 8000e0e:	f091 0f00 	teqne	r1, #0
 8000e12:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e16:	d014      	beq.n	8000e42 <__aeabi_fmul+0x15e>
 8000e18:	ea92 0f0c 	teq	r2, ip
 8000e1c:	d101      	bne.n	8000e22 <__aeabi_fmul+0x13e>
 8000e1e:	0242      	lsls	r2, r0, #9
 8000e20:	d10f      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e22:	ea93 0f0c 	teq	r3, ip
 8000e26:	d103      	bne.n	8000e30 <__aeabi_fmul+0x14c>
 8000e28:	024b      	lsls	r3, r1, #9
 8000e2a:	bf18      	it	ne
 8000e2c:	4608      	movne	r0, r1
 8000e2e:	d108      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e30:	ea80 0001 	eor.w	r0, r0, r1
 8000e34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e38:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e3c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e40:	4770      	bx	lr
 8000e42:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e46:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e4a:	4770      	bx	lr

08000e4c <__aeabi_fdiv>:
 8000e4c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e50:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e54:	bf1e      	ittt	ne
 8000e56:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e5a:	ea92 0f0c 	teqne	r2, ip
 8000e5e:	ea93 0f0c 	teqne	r3, ip
 8000e62:	d069      	beq.n	8000f38 <__aeabi_fdiv+0xec>
 8000e64:	eba2 0203 	sub.w	r2, r2, r3
 8000e68:	ea80 0c01 	eor.w	ip, r0, r1
 8000e6c:	0249      	lsls	r1, r1, #9
 8000e6e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e72:	d037      	beq.n	8000ee4 <__aeabi_fdiv+0x98>
 8000e74:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e78:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e7c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e80:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e84:	428b      	cmp	r3, r1
 8000e86:	bf38      	it	cc
 8000e88:	005b      	lslcc	r3, r3, #1
 8000e8a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e8e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e92:	428b      	cmp	r3, r1
 8000e94:	bf24      	itt	cs
 8000e96:	1a5b      	subcs	r3, r3, r1
 8000e98:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e9c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ea0:	bf24      	itt	cs
 8000ea2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ea6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eaa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eae:	bf24      	itt	cs
 8000eb0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000eb4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eb8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ebc:	bf24      	itt	cs
 8000ebe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ec2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ec6:	011b      	lsls	r3, r3, #4
 8000ec8:	bf18      	it	ne
 8000eca:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ece:	d1e0      	bne.n	8000e92 <__aeabi_fdiv+0x46>
 8000ed0:	2afd      	cmp	r2, #253	; 0xfd
 8000ed2:	f63f af50 	bhi.w	8000d76 <__aeabi_fmul+0x92>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ee8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eec:	327f      	adds	r2, #127	; 0x7f
 8000eee:	bfc2      	ittt	gt
 8000ef0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ef4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ef8:	4770      	bxgt	lr
 8000efa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	3a01      	subs	r2, #1
 8000f04:	e737      	b.n	8000d76 <__aeabi_fmul+0x92>
 8000f06:	f092 0f00 	teq	r2, #0
 8000f0a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f0e:	bf02      	ittt	eq
 8000f10:	0040      	lsleq	r0, r0, #1
 8000f12:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f16:	3a01      	subeq	r2, #1
 8000f18:	d0f9      	beq.n	8000f0e <__aeabi_fdiv+0xc2>
 8000f1a:	ea40 000c 	orr.w	r0, r0, ip
 8000f1e:	f093 0f00 	teq	r3, #0
 8000f22:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f26:	bf02      	ittt	eq
 8000f28:	0049      	lsleq	r1, r1, #1
 8000f2a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f2e:	3b01      	subeq	r3, #1
 8000f30:	d0f9      	beq.n	8000f26 <__aeabi_fdiv+0xda>
 8000f32:	ea41 010c 	orr.w	r1, r1, ip
 8000f36:	e795      	b.n	8000e64 <__aeabi_fdiv+0x18>
 8000f38:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f3c:	ea92 0f0c 	teq	r2, ip
 8000f40:	d108      	bne.n	8000f54 <__aeabi_fdiv+0x108>
 8000f42:	0242      	lsls	r2, r0, #9
 8000f44:	f47f af7d 	bne.w	8000e42 <__aeabi_fmul+0x15e>
 8000f48:	ea93 0f0c 	teq	r3, ip
 8000f4c:	f47f af70 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e776      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f54:	ea93 0f0c 	teq	r3, ip
 8000f58:	d104      	bne.n	8000f64 <__aeabi_fdiv+0x118>
 8000f5a:	024b      	lsls	r3, r1, #9
 8000f5c:	f43f af4c 	beq.w	8000df8 <__aeabi_fmul+0x114>
 8000f60:	4608      	mov	r0, r1
 8000f62:	e76e      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f6e:	d1ca      	bne.n	8000f06 <__aeabi_fdiv+0xba>
 8000f70:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f74:	f47f af5c 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f78:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f7c:	f47f af3c 	bne.w	8000df8 <__aeabi_fmul+0x114>
 8000f80:	e75f      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f82:	bf00      	nop

08000f84 <__gesf2>:
 8000f84:	f04f 3cff 	mov.w	ip, #4294967295
 8000f88:	e006      	b.n	8000f98 <__cmpsf2+0x4>
 8000f8a:	bf00      	nop

08000f8c <__lesf2>:
 8000f8c:	f04f 0c01 	mov.w	ip, #1
 8000f90:	e002      	b.n	8000f98 <__cmpsf2+0x4>
 8000f92:	bf00      	nop

08000f94 <__cmpsf2>:
 8000f94:	f04f 0c01 	mov.w	ip, #1
 8000f98:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f9c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fa0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fa4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fa8:	bf18      	it	ne
 8000faa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fae:	d011      	beq.n	8000fd4 <__cmpsf2+0x40>
 8000fb0:	b001      	add	sp, #4
 8000fb2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fb6:	bf18      	it	ne
 8000fb8:	ea90 0f01 	teqne	r0, r1
 8000fbc:	bf58      	it	pl
 8000fbe:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fc2:	bf88      	it	hi
 8000fc4:	17c8      	asrhi	r0, r1, #31
 8000fc6:	bf38      	it	cc
 8000fc8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fcc:	bf18      	it	ne
 8000fce:	f040 0001 	orrne.w	r0, r0, #1
 8000fd2:	4770      	bx	lr
 8000fd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fd8:	d102      	bne.n	8000fe0 <__cmpsf2+0x4c>
 8000fda:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fde:	d105      	bne.n	8000fec <__cmpsf2+0x58>
 8000fe0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fe4:	d1e4      	bne.n	8000fb0 <__cmpsf2+0x1c>
 8000fe6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fea:	d0e1      	beq.n	8000fb0 <__cmpsf2+0x1c>
 8000fec:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_cfrcmple>:
 8000ff4:	4684      	mov	ip, r0
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	4661      	mov	r1, ip
 8000ffa:	e7ff      	b.n	8000ffc <__aeabi_cfcmpeq>

08000ffc <__aeabi_cfcmpeq>:
 8000ffc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ffe:	f7ff ffc9 	bl	8000f94 <__cmpsf2>
 8001002:	2800      	cmp	r0, #0
 8001004:	bf48      	it	mi
 8001006:	f110 0f00 	cmnmi.w	r0, #0
 800100a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800100c <__aeabi_fcmpeq>:
 800100c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001010:	f7ff fff4 	bl	8000ffc <__aeabi_cfcmpeq>
 8001014:	bf0c      	ite	eq
 8001016:	2001      	moveq	r0, #1
 8001018:	2000      	movne	r0, #0
 800101a:	f85d fb08 	ldr.w	pc, [sp], #8
 800101e:	bf00      	nop

08001020 <__aeabi_fcmplt>:
 8001020:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001024:	f7ff ffea 	bl	8000ffc <__aeabi_cfcmpeq>
 8001028:	bf34      	ite	cc
 800102a:	2001      	movcc	r0, #1
 800102c:	2000      	movcs	r0, #0
 800102e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001032:	bf00      	nop

08001034 <__aeabi_fcmple>:
 8001034:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001038:	f7ff ffe0 	bl	8000ffc <__aeabi_cfcmpeq>
 800103c:	bf94      	ite	ls
 800103e:	2001      	movls	r0, #1
 8001040:	2000      	movhi	r0, #0
 8001042:	f85d fb08 	ldr.w	pc, [sp], #8
 8001046:	bf00      	nop

08001048 <__aeabi_fcmpge>:
 8001048:	f84d ed08 	str.w	lr, [sp, #-8]!
 800104c:	f7ff ffd2 	bl	8000ff4 <__aeabi_cfrcmple>
 8001050:	bf94      	ite	ls
 8001052:	2001      	movls	r0, #1
 8001054:	2000      	movhi	r0, #0
 8001056:	f85d fb08 	ldr.w	pc, [sp], #8
 800105a:	bf00      	nop

0800105c <__aeabi_fcmpgt>:
 800105c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001060:	f7ff ffc8 	bl	8000ff4 <__aeabi_cfrcmple>
 8001064:	bf34      	ite	cc
 8001066:	2001      	movcc	r0, #1
 8001068:	2000      	movcs	r0, #0
 800106a:	f85d fb08 	ldr.w	pc, [sp], #8
 800106e:	bf00      	nop

08001070 <__aeabi_f2uiz>:
 8001070:	0042      	lsls	r2, r0, #1
 8001072:	d20e      	bcs.n	8001092 <__aeabi_f2uiz+0x22>
 8001074:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001078:	d30b      	bcc.n	8001092 <__aeabi_f2uiz+0x22>
 800107a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800107e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001082:	d409      	bmi.n	8001098 <__aeabi_f2uiz+0x28>
 8001084:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001088:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800108c:	fa23 f002 	lsr.w	r0, r3, r2
 8001090:	4770      	bx	lr
 8001092:	f04f 0000 	mov.w	r0, #0
 8001096:	4770      	bx	lr
 8001098:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800109c:	d101      	bne.n	80010a2 <__aeabi_f2uiz+0x32>
 800109e:	0242      	lsls	r2, r0, #9
 80010a0:	d102      	bne.n	80010a8 <__aeabi_f2uiz+0x38>
 80010a2:	f04f 30ff 	mov.w	r0, #4294967295
 80010a6:	4770      	bx	lr
 80010a8:	f04f 0000 	mov.w	r0, #0
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop

080010b0 <delay>:

/****************** define the timer handler below  **************/
#define timer htim4

extern TIM_HandleTypeDef timer;
void delay(uint16_t us) {
 80010b0:	b480      	push	{r7}
 80010b2:	b083      	sub	sp, #12
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	4603      	mov	r3, r0
 80010b8:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&timer, 0);
 80010ba:	4b08      	ldr	r3, [pc, #32]	; (80010dc <delay+0x2c>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	2200      	movs	r2, #0
 80010c0:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&timer) < us)
 80010c2:	bf00      	nop
 80010c4:	4b05      	ldr	r3, [pc, #20]	; (80010dc <delay+0x2c>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010ca:	88fb      	ldrh	r3, [r7, #6]
 80010cc:	429a      	cmp	r2, r3
 80010ce:	d3f9      	bcc.n	80010c4 <delay+0x14>
		;
}
 80010d0:	bf00      	nop
 80010d2:	bf00      	nop
 80010d4:	370c      	adds	r7, #12
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bc80      	pop	{r7}
 80010da:	4770      	bx	lr
 80010dc:	200001b4 	.word	0x200001b4

080010e0 <send_to_lcd>:

/****************************************************************************************************************************************************************/

void send_to_lcd(char data, int rs) {
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	6039      	str	r1, [r7, #0]
 80010ea:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, rs); // rs = 1 for data, rs=0 for command
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	b2db      	uxtb	r3, r3
 80010f0:	461a      	mov	r2, r3
 80010f2:	2102      	movs	r1, #2
 80010f4:	4820      	ldr	r0, [pc, #128]	; (8001178 <send_to_lcd+0x98>)
 80010f6:	f002 f8a4 	bl	8003242 <HAL_GPIO_WritePin>

	/* write the data to the respective pin */
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, ((data >> 3) & 0x01));
 80010fa:	79fb      	ldrb	r3, [r7, #7]
 80010fc:	08db      	lsrs	r3, r3, #3
 80010fe:	b2db      	uxtb	r3, r3
 8001100:	f003 0301 	and.w	r3, r3, #1
 8001104:	b2db      	uxtb	r3, r3
 8001106:	461a      	mov	r2, r3
 8001108:	2180      	movs	r1, #128	; 0x80
 800110a:	481b      	ldr	r0, [pc, #108]	; (8001178 <send_to_lcd+0x98>)
 800110c:	f002 f899 	bl	8003242 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, ((data >> 2) & 0x01));
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	089b      	lsrs	r3, r3, #2
 8001114:	b2db      	uxtb	r3, r3
 8001116:	f003 0301 	and.w	r3, r3, #1
 800111a:	b2db      	uxtb	r3, r3
 800111c:	461a      	mov	r2, r3
 800111e:	2140      	movs	r1, #64	; 0x40
 8001120:	4815      	ldr	r0, [pc, #84]	; (8001178 <send_to_lcd+0x98>)
 8001122:	f002 f88e 	bl	8003242 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, ((data >> 1) & 0x01));
 8001126:	79fb      	ldrb	r3, [r7, #7]
 8001128:	085b      	lsrs	r3, r3, #1
 800112a:	b2db      	uxtb	r3, r3
 800112c:	f003 0301 	and.w	r3, r3, #1
 8001130:	b2db      	uxtb	r3, r3
 8001132:	461a      	mov	r2, r3
 8001134:	2120      	movs	r1, #32
 8001136:	4810      	ldr	r0, [pc, #64]	; (8001178 <send_to_lcd+0x98>)
 8001138:	f002 f883 	bl	8003242 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, ((data >> 0) & 0x01));
 800113c:	79fb      	ldrb	r3, [r7, #7]
 800113e:	f003 0301 	and.w	r3, r3, #1
 8001142:	b2db      	uxtb	r3, r3
 8001144:	461a      	mov	r2, r3
 8001146:	2110      	movs	r1, #16
 8001148:	480b      	ldr	r0, [pc, #44]	; (8001178 <send_to_lcd+0x98>)
 800114a:	f002 f87a 	bl	8003242 <HAL_GPIO_WritePin>

	/* Toggle EN PIN to send the data
	 * if the HCLK > 100 MHz, use the  20 us delay
	 * if the LCD still doesn't work, increase the delay to 50, 80 or 100..
	 */
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, 1);
 800114e:	2201      	movs	r2, #1
 8001150:	2108      	movs	r1, #8
 8001152:	4809      	ldr	r0, [pc, #36]	; (8001178 <send_to_lcd+0x98>)
 8001154:	f002 f875 	bl	8003242 <HAL_GPIO_WritePin>
	delay(10);
 8001158:	200a      	movs	r0, #10
 800115a:	f7ff ffa9 	bl	80010b0 <delay>
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, 0);
 800115e:	2200      	movs	r2, #0
 8001160:	2108      	movs	r1, #8
 8001162:	4805      	ldr	r0, [pc, #20]	; (8001178 <send_to_lcd+0x98>)
 8001164:	f002 f86d 	bl	8003242 <HAL_GPIO_WritePin>
	delay(10);
 8001168:	200a      	movs	r0, #10
 800116a:	f7ff ffa1 	bl	80010b0 <delay>
}
 800116e:	bf00      	nop
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	40010800 	.word	0x40010800

0800117c <lcd_send_cmd>:

void lcd_send_cmd(char cmd) {
 800117c:	b580      	push	{r7, lr}
 800117e:	b084      	sub	sp, #16
 8001180:	af00      	add	r7, sp, #0
 8001182:	4603      	mov	r3, r0
 8001184:	71fb      	strb	r3, [r7, #7]
	char datatosend;

	/* send upper nibble first */
	datatosend = ((cmd >> 4) & 0x0f);
 8001186:	79fb      	ldrb	r3, [r7, #7]
 8001188:	091b      	lsrs	r3, r3, #4
 800118a:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend, 0);  // RS must be 0 while sending command
 800118c:	7bfb      	ldrb	r3, [r7, #15]
 800118e:	2100      	movs	r1, #0
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff ffa5 	bl	80010e0 <send_to_lcd>

	/* send Lower Nibble */
	datatosend = ((cmd) & 0x0f);
 8001196:	79fb      	ldrb	r3, [r7, #7]
 8001198:	f003 030f 	and.w	r3, r3, #15
 800119c:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend, 0);
 800119e:	7bfb      	ldrb	r3, [r7, #15]
 80011a0:	2100      	movs	r1, #0
 80011a2:	4618      	mov	r0, r3
 80011a4:	f7ff ff9c 	bl	80010e0 <send_to_lcd>

}
 80011a8:	bf00      	nop
 80011aa:	3710      	adds	r7, #16
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}

080011b0 <lcd_send_data>:

void lcd_send_data(char data) {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b084      	sub	sp, #16
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	4603      	mov	r3, r0
 80011b8:	71fb      	strb	r3, [r7, #7]
	char datatosend;

	/* send higher nibble */
	datatosend = ((data >> 4) & 0x0f);
 80011ba:	79fb      	ldrb	r3, [r7, #7]
 80011bc:	091b      	lsrs	r3, r3, #4
 80011be:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend, 1);  // rs =1 for sending data
 80011c0:	7bfb      	ldrb	r3, [r7, #15]
 80011c2:	2101      	movs	r1, #1
 80011c4:	4618      	mov	r0, r3
 80011c6:	f7ff ff8b 	bl	80010e0 <send_to_lcd>

	/* send Lower nibble */
	datatosend = ((data) & 0x0f);
 80011ca:	79fb      	ldrb	r3, [r7, #7]
 80011cc:	f003 030f 	and.w	r3, r3, #15
 80011d0:	73fb      	strb	r3, [r7, #15]
	send_to_lcd(datatosend, 1);
 80011d2:	7bfb      	ldrb	r3, [r7, #15]
 80011d4:	2101      	movs	r1, #1
 80011d6:	4618      	mov	r0, r3
 80011d8:	f7ff ff82 	bl	80010e0 <send_to_lcd>

}
 80011dc:	bf00      	nop
 80011de:	3710      	adds	r7, #16
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}

080011e4 <lcd_clear>:

void lcd_clear(void) {
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x01);
 80011e8:	2001      	movs	r0, #1
 80011ea:	f7ff ffc7 	bl	800117c <lcd_send_cmd>
	HAL_Delay(2);
 80011ee:	2002      	movs	r0, #2
 80011f0:	f001 fb48 	bl	8002884 <HAL_Delay>
}
 80011f4:	bf00      	nop
 80011f6:	bd80      	pop	{r7, pc}

080011f8 <lcd_put_cur>:

void lcd_put_cur(int row, int col) {
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	6078      	str	r0, [r7, #4]
 8001200:	6039      	str	r1, [r7, #0]
	switch (row) {
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d003      	beq.n	8001210 <lcd_put_cur+0x18>
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	2b01      	cmp	r3, #1
 800120c:	d005      	beq.n	800121a <lcd_put_cur+0x22>
 800120e:	e009      	b.n	8001224 <lcd_put_cur+0x2c>
	case 0:
		col |= 0x80;
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001216:	603b      	str	r3, [r7, #0]
		break;
 8001218:	e004      	b.n	8001224 <lcd_put_cur+0x2c>
	case 1:
		col |= 0xC0;
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001220:	603b      	str	r3, [r7, #0]
		break;
 8001222:	bf00      	nop
	}

	lcd_send_cmd(col);
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	b2db      	uxtb	r3, r3
 8001228:	4618      	mov	r0, r3
 800122a:	f7ff ffa7 	bl	800117c <lcd_send_cmd>
	HAL_Delay(10);
 800122e:	200a      	movs	r0, #10
 8001230:	f001 fb28 	bl	8002884 <HAL_Delay>
}
 8001234:	bf00      	nop
 8001236:	3708      	adds	r7, #8
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}

0800123c <lcd_init>:

void lcd_init(void) {
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
	HAL_Delay(100);  // wait for >40ms
 8001240:	2064      	movs	r0, #100	; 0x64
 8001242:	f001 fb1f 	bl	8002884 <HAL_Delay>
	lcd_send_cmd(0x30);
 8001246:	2030      	movs	r0, #48	; 0x30
 8001248:	f7ff ff98 	bl	800117c <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 800124c:	2005      	movs	r0, #5
 800124e:	f001 fb19 	bl	8002884 <HAL_Delay>
	lcd_send_cmd(0x30);
 8001252:	2030      	movs	r0, #48	; 0x30
 8001254:	f7ff ff92 	bl	800117c <lcd_send_cmd>
	HAL_Delay(2);  // wait for >100us
 8001258:	2002      	movs	r0, #2
 800125a:	f001 fb13 	bl	8002884 <HAL_Delay>
	lcd_send_cmd(0x30);
 800125e:	2030      	movs	r0, #48	; 0x30
 8001260:	f7ff ff8c 	bl	800117c <lcd_send_cmd>
	HAL_Delay(10);
 8001264:	200a      	movs	r0, #10
 8001266:	f001 fb0d 	bl	8002884 <HAL_Delay>
	lcd_send_cmd(0x20);  // 4bit mode
 800126a:	2020      	movs	r0, #32
 800126c:	f7ff ff86 	bl	800117c <lcd_send_cmd>
	HAL_Delay(100);
 8001270:	2064      	movs	r0, #100	; 0x64
 8001272:	f001 fb07 	bl	8002884 <HAL_Delay>

	// dislay initialisation
	lcd_send_cmd(0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8001276:	2028      	movs	r0, #40	; 0x28
 8001278:	f7ff ff80 	bl	800117c <lcd_send_cmd>
	HAL_Delay(100);
 800127c:	2064      	movs	r0, #100	; 0x64
 800127e:	f001 fb01 	bl	8002884 <HAL_Delay>
	lcd_send_cmd(0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8001282:	2008      	movs	r0, #8
 8001284:	f7ff ff7a 	bl	800117c <lcd_send_cmd>
	HAL_Delay(100);
 8001288:	2064      	movs	r0, #100	; 0x64
 800128a:	f001 fafb 	bl	8002884 <HAL_Delay>
	lcd_send_cmd(0x01);  // clear display
 800128e:	2001      	movs	r0, #1
 8001290:	f7ff ff74 	bl	800117c <lcd_send_cmd>
	HAL_Delay(100);
 8001294:	2064      	movs	r0, #100	; 0x64
 8001296:	f001 faf5 	bl	8002884 <HAL_Delay>
	HAL_Delay(100);
 800129a:	2064      	movs	r0, #100	; 0x64
 800129c:	f001 faf2 	bl	8002884 <HAL_Delay>
	lcd_send_cmd(0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 80012a0:	2006      	movs	r0, #6
 80012a2:	f7ff ff6b 	bl	800117c <lcd_send_cmd>
	HAL_Delay(100);
 80012a6:	2064      	movs	r0, #100	; 0x64
 80012a8:	f001 faec 	bl	8002884 <HAL_Delay>
	lcd_send_cmd(0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 80012ac:	200c      	movs	r0, #12
 80012ae:	f7ff ff65 	bl	800117c <lcd_send_cmd>

}
 80012b2:	bf00      	nop
 80012b4:	bd80      	pop	{r7, pc}

080012b6 <lcd_send_string>:

void lcd_send_string(char *str) {
 80012b6:	b580      	push	{r7, lr}
 80012b8:	b082      	sub	sp, #8
 80012ba:	af00      	add	r7, sp, #0
 80012bc:	6078      	str	r0, [r7, #4]
	while (*str) {
 80012be:	e009      	b.n	80012d4 <lcd_send_string+0x1e>
		lcd_send_data(*str++);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	1c5a      	adds	r2, r3, #1
 80012c4:	607a      	str	r2, [r7, #4]
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	4618      	mov	r0, r3
 80012ca:	f7ff ff71 	bl	80011b0 <lcd_send_data>
		delay(50);
 80012ce:	2032      	movs	r0, #50	; 0x32
 80012d0:	f7ff feee 	bl	80010b0 <delay>
	while (*str) {
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d1f1      	bne.n	80012c0 <lcd_send_string+0xa>
	}
}
 80012dc:	bf00      	nop
 80012de:	bf00      	nop
 80012e0:	3708      	adds	r7, #8
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
	...

080012e8 <HAL_GPIO_EXTI_Callback>:
volatile uint8_t KN = 0;
volatile uint8_t flag_usk = 1;

volatile uint8_t flag_test = 0;
volatile uint8_t FLAG_CHANGE_DIR = 0;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) { //. 
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	4603      	mov	r3, r0
 80012f0:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == KN2_Pin) { //    
 80012f2:	88fb      	ldrh	r3, [r7, #6]
 80012f4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80012f8:	d10c      	bne.n	8001314 <HAL_GPIO_EXTI_Callback+0x2c>
		NVIC->ICER[1] = (1 << (EXTI15_10_IRQn & 0x1F));
 80012fa:	4b11      	ldr	r3, [pc, #68]	; (8001340 <HAL_GPIO_EXTI_Callback+0x58>)
 80012fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001300:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		time1 = HAL_GetTick();
 8001304:	f001 fab4 	bl	8002870 <HAL_GetTick>
 8001308:	4603      	mov	r3, r0
 800130a:	4a0e      	ldr	r2, [pc, #56]	; (8001344 <HAL_GPIO_EXTI_Callback+0x5c>)
 800130c:	6013      	str	r3, [r2, #0]
		flag2 = 1;
 800130e:	4b0e      	ldr	r3, [pc, #56]	; (8001348 <HAL_GPIO_EXTI_Callback+0x60>)
 8001310:	2201      	movs	r2, #1
 8001312:	701a      	strb	r2, [r3, #0]
	}
	if (GPIO_Pin == KN1_Pin) {
 8001314:	88fb      	ldrh	r3, [r7, #6]
 8001316:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800131a:	d10c      	bne.n	8001336 <HAL_GPIO_EXTI_Callback+0x4e>
		NVIC->ICER[1] = (1 << (EXTI15_10_IRQn & 0x1F)); //  
 800131c:	4b08      	ldr	r3, [pc, #32]	; (8001340 <HAL_GPIO_EXTI_Callback+0x58>)
 800131e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001322:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		time11 = HAL_GetTick();
 8001326:	f001 faa3 	bl	8002870 <HAL_GetTick>
 800132a:	4603      	mov	r3, r0
 800132c:	4a07      	ldr	r2, [pc, #28]	; (800134c <HAL_GPIO_EXTI_Callback+0x64>)
 800132e:	6013      	str	r3, [r2, #0]
		flag1 = 1;
 8001330:	4b07      	ldr	r3, [pc, #28]	; (8001350 <HAL_GPIO_EXTI_Callback+0x68>)
 8001332:	2201      	movs	r2, #1
 8001334:	701a      	strb	r2, [r3, #0]

	}
}
 8001336:	bf00      	nop
 8001338:	3708      	adds	r7, #8
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	e000e100 	.word	0xe000e100
 8001344:	20000004 	.word	0x20000004
 8001348:	20000001 	.word	0x20000001
 800134c:	20000008 	.word	0x20000008
 8001350:	20000000 	.word	0x20000000

08001354 <ext>:


void ext() { //   
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
	if (flag1 && HAL_GetTick() - time11 > 400
 8001358:	4b49      	ldr	r3, [pc, #292]	; (8001480 <ext+0x12c>)
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	b2db      	uxtb	r3, r3
 800135e:	2b00      	cmp	r3, #0
 8001360:	d060      	beq.n	8001424 <ext+0xd0>
 8001362:	f001 fa85 	bl	8002870 <HAL_GetTick>
 8001366:	4602      	mov	r2, r0
 8001368:	4b46      	ldr	r3, [pc, #280]	; (8001484 <ext+0x130>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	1ad3      	subs	r3, r2, r3
 800136e:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8001372:	d957      	bls.n	8001424 <ext+0xd0>
			&& HAL_GPIO_ReadPin(GPIOB, KN1_Pin) == 0) { //.    
 8001374:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001378:	4843      	ldr	r0, [pc, #268]	; (8001488 <ext+0x134>)
 800137a:	f001 ff4b 	bl	8003214 <HAL_GPIO_ReadPin>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d14f      	bne.n	8001424 <ext+0xd0>
		Position_Cur++;
 8001384:	4b41      	ldr	r3, [pc, #260]	; (800148c <ext+0x138>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	b2db      	uxtb	r3, r3
 800138a:	3301      	adds	r3, #1
 800138c:	b2da      	uxtb	r2, r3
 800138e:	4b3f      	ldr	r3, [pc, #252]	; (800148c <ext+0x138>)
 8001390:	701a      	strb	r2, [r3, #0]
		Position_Cur = Position_Cur % 3;
 8001392:	4b3e      	ldr	r3, [pc, #248]	; (800148c <ext+0x138>)
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	b2da      	uxtb	r2, r3
 8001398:	4b3d      	ldr	r3, [pc, #244]	; (8001490 <ext+0x13c>)
 800139a:	fba3 1302 	umull	r1, r3, r3, r2
 800139e:	0859      	lsrs	r1, r3, #1
 80013a0:	460b      	mov	r3, r1
 80013a2:	005b      	lsls	r3, r3, #1
 80013a4:	440b      	add	r3, r1
 80013a6:	1ad3      	subs	r3, r2, r3
 80013a8:	b2da      	uxtb	r2, r3
 80013aa:	4b38      	ldr	r3, [pc, #224]	; (800148c <ext+0x138>)
 80013ac:	701a      	strb	r2, [r3, #0]
		flag1 = 0;
 80013ae:	4b34      	ldr	r3, [pc, #208]	; (8001480 <ext+0x12c>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	701a      	strb	r2, [r3, #0]

		if (Position_Cur == 1) {
 80013b4:	4b35      	ldr	r3, [pc, #212]	; (800148c <ext+0x138>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	2b01      	cmp	r3, #1
 80013bc:	d10e      	bne.n	80013dc <ext+0x88>
			lcd_put_cur(0, 7);
 80013be:	2107      	movs	r1, #7
 80013c0:	2000      	movs	r0, #0
 80013c2:	f7ff ff19 	bl	80011f8 <lcd_put_cur>
			lcd_send_string("  ");
 80013c6:	4833      	ldr	r0, [pc, #204]	; (8001494 <ext+0x140>)
 80013c8:	f7ff ff75 	bl	80012b6 <lcd_send_string>
			lcd_put_cur(1, 7);
 80013cc:	2107      	movs	r1, #7
 80013ce:	2001      	movs	r0, #1
 80013d0:	f7ff ff12 	bl	80011f8 <lcd_put_cur>
			lcd_send_string(" _");
 80013d4:	4830      	ldr	r0, [pc, #192]	; (8001498 <ext+0x144>)
 80013d6:	f7ff ff6e 	bl	80012b6 <lcd_send_string>
 80013da:	e01f      	b.n	800141c <ext+0xc8>
		} else if (Position_Cur == 0) {
 80013dc:	4b2b      	ldr	r3, [pc, #172]	; (800148c <ext+0x138>)
 80013de:	781b      	ldrb	r3, [r3, #0]
 80013e0:	b2db      	uxtb	r3, r3
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d10e      	bne.n	8001404 <ext+0xb0>
			lcd_put_cur(1, 7);
 80013e6:	2107      	movs	r1, #7
 80013e8:	2001      	movs	r0, #1
 80013ea:	f7ff ff05 	bl	80011f8 <lcd_put_cur>
			lcd_send_string("  ");
 80013ee:	4829      	ldr	r0, [pc, #164]	; (8001494 <ext+0x140>)
 80013f0:	f7ff ff61 	bl	80012b6 <lcd_send_string>
			lcd_put_cur(0, 7);
 80013f4:	2107      	movs	r1, #7
 80013f6:	2000      	movs	r0, #0
 80013f8:	f7ff fefe 	bl	80011f8 <lcd_put_cur>
			lcd_send_string(" _");
 80013fc:	4826      	ldr	r0, [pc, #152]	; (8001498 <ext+0x144>)
 80013fe:	f7ff ff5a 	bl	80012b6 <lcd_send_string>
 8001402:	e00b      	b.n	800141c <ext+0xc8>
		}
		else if (Position_Cur == 2){
 8001404:	4b21      	ldr	r3, [pc, #132]	; (800148c <ext+0x138>)
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	b2db      	uxtb	r3, r3
 800140a:	2b02      	cmp	r3, #2
 800140c:	d106      	bne.n	800141c <ext+0xc8>
			lcd_put_cur(1, 7);
 800140e:	2107      	movs	r1, #7
 8001410:	2001      	movs	r0, #1
 8001412:	f7ff fef1 	bl	80011f8 <lcd_put_cur>
			lcd_send_string("  ");
 8001416:	481f      	ldr	r0, [pc, #124]	; (8001494 <ext+0x140>)
 8001418:	f7ff ff4d 	bl	80012b6 <lcd_send_string>
		}
		NVIC->ISER[1] = (1 << (EXTI15_10_IRQn & 0x1F));
 800141c:	4b1f      	ldr	r3, [pc, #124]	; (800149c <ext+0x148>)
 800141e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001422:	605a      	str	r2, [r3, #4]

	}
	if (flag2 && HAL_GetTick() - time1 > 400 // .    
 8001424:	4b1e      	ldr	r3, [pc, #120]	; (80014a0 <ext+0x14c>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	b2db      	uxtb	r3, r3
 800142a:	2b00      	cmp	r3, #0
 800142c:	d026      	beq.n	800147c <ext+0x128>
 800142e:	f001 fa1f 	bl	8002870 <HAL_GetTick>
 8001432:	4602      	mov	r2, r0
 8001434:	4b1b      	ldr	r3, [pc, #108]	; (80014a4 <ext+0x150>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	1ad3      	subs	r3, r2, r3
 800143a:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800143e:	d91d      	bls.n	800147c <ext+0x128>
	&& HAL_GPIO_ReadPin(GPIOB, KN2_Pin) == 0) {
 8001440:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001444:	4810      	ldr	r0, [pc, #64]	; (8001488 <ext+0x134>)
 8001446:	f001 fee5 	bl	8003214 <HAL_GPIO_ReadPin>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d115      	bne.n	800147c <ext+0x128>
		STOP_MOTOR++;
 8001450:	4b15      	ldr	r3, [pc, #84]	; (80014a8 <ext+0x154>)
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	b2db      	uxtb	r3, r3
 8001456:	3301      	adds	r3, #1
 8001458:	b2da      	uxtb	r2, r3
 800145a:	4b13      	ldr	r3, [pc, #76]	; (80014a8 <ext+0x154>)
 800145c:	701a      	strb	r2, [r3, #0]
		STOP_MOTOR = STOP_MOTOR % 2;
 800145e:	4b12      	ldr	r3, [pc, #72]	; (80014a8 <ext+0x154>)
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	b2db      	uxtb	r3, r3
 8001464:	f003 0301 	and.w	r3, r3, #1
 8001468:	b2da      	uxtb	r2, r3
 800146a:	4b0f      	ldr	r3, [pc, #60]	; (80014a8 <ext+0x154>)
 800146c:	701a      	strb	r2, [r3, #0]
		flag2 = 0;
 800146e:	4b0c      	ldr	r3, [pc, #48]	; (80014a0 <ext+0x14c>)
 8001470:	2200      	movs	r2, #0
 8001472:	701a      	strb	r2, [r3, #0]
		NVIC->ISER[1] = (1 << (EXTI15_10_IRQn & 0x1F));
 8001474:	4b09      	ldr	r3, [pc, #36]	; (800149c <ext+0x148>)
 8001476:	f44f 7280 	mov.w	r2, #256	; 0x100
 800147a:	605a      	str	r2, [r3, #4]
	}
}
 800147c:	bf00      	nop
 800147e:	bd80      	pop	{r7, pc}
 8001480:	20000000 	.word	0x20000000
 8001484:	20000008 	.word	0x20000008
 8001488:	40010c00 	.word	0x40010c00
 800148c:	20000244 	.word	0x20000244
 8001490:	aaaaaaab 	.word	0xaaaaaaab
 8001494:	08005c50 	.word	0x08005c50
 8001498:	08005c54 	.word	0x08005c54
 800149c:	e000e100 	.word	0xe000e100
 80014a0:	20000001 	.word	0x20000001
 80014a4:	20000004 	.word	0x20000004
 80014a8:	20000245 	.word	0x20000245

080014ac <MENU_SET.0>:
	HAL_Delay(100);
	HAL_GPIO_EXTI_Callback(KN1_Pin);
// ==============================================================================
	uint32_t enc_previous = 0;
	uint32_t time_of_delay = 0;
	void MENU_SET(uint8_t enc_pos, uint32_t Delay) {
 80014ac:	b590      	push	{r4, r7, lr}
 80014ae:	b085      	sub	sp, #20
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	4603      	mov	r3, r0
 80014b4:	60b9      	str	r1, [r7, #8]
 80014b6:	73fb      	strb	r3, [r7, #15]
 80014b8:	4664      	mov	r4, ip
 80014ba:	f8c7 c004 	str.w	ip, [r7, #4]

		if (enc_pos != enc_previous && HAL_GetTick() - time_of_delay >= Delay) {
 80014be:	7bfb      	ldrb	r3, [r7, #15]
 80014c0:	68a2      	ldr	r2, [r4, #8]
 80014c2:	429a      	cmp	r2, r3
 80014c4:	f000 80af 	beq.w	8001626 <MENU_SET.0+0x17a>
 80014c8:	f001 f9d2 	bl	8002870 <HAL_GetTick>
 80014cc:	4602      	mov	r2, r0
 80014ce:	6863      	ldr	r3, [r4, #4]
 80014d0:	1ad3      	subs	r3, r2, r3
 80014d2:	68ba      	ldr	r2, [r7, #8]
 80014d4:	429a      	cmp	r2, r3
 80014d6:	f200 80a6 	bhi.w	8001626 <MENU_SET.0+0x17a>
			switch (Position_Cur) {
 80014da:	4b55      	ldr	r3, [pc, #340]	; (8001630 <MENU_SET.0+0x184>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d002      	beq.n	80014ea <MENU_SET.0+0x3e>
 80014e4:	2b01      	cmp	r3, #1
 80014e6:	d027      	beq.n	8001538 <MENU_SET.0+0x8c>
 80014e8:	e065      	b.n	80015b6 <MENU_SET.0+0x10a>
			case 0:
				if (__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim1)) {
 80014ea:	4b52      	ldr	r3, [pc, #328]	; (8001634 <MENU_SET.0+0x188>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f003 0310 	and.w	r3, r3, #16
 80014f4:	2b10      	cmp	r3, #16
 80014f6:	d10f      	bne.n	8001518 <MENU_SET.0+0x6c>
					if (DIR != 1 && STOP_MOTOR == 1) FLAG_CHANGE_DIR = 1;
 80014f8:	4b4f      	ldr	r3, [pc, #316]	; (8001638 <MENU_SET.0+0x18c>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	d007      	beq.n	8001510 <MENU_SET.0+0x64>
 8001500:	4b4e      	ldr	r3, [pc, #312]	; (800163c <MENU_SET.0+0x190>)
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	b2db      	uxtb	r3, r3
 8001506:	2b01      	cmp	r3, #1
 8001508:	d102      	bne.n	8001510 <MENU_SET.0+0x64>
 800150a:	4b4d      	ldr	r3, [pc, #308]	; (8001640 <MENU_SET.0+0x194>)
 800150c:	2201      	movs	r2, #1
 800150e:	701a      	strb	r2, [r3, #0]
					DIR = 1;
 8001510:	4b49      	ldr	r3, [pc, #292]	; (8001638 <MENU_SET.0+0x18c>)
 8001512:	2201      	movs	r2, #1
 8001514:	601a      	str	r2, [r3, #0]
				} else {
					if (DIR != 0 && STOP_MOTOR == 1) FLAG_CHANGE_DIR = 1;
					DIR = 0;
				}

				break;
 8001516:	e04e      	b.n	80015b6 <MENU_SET.0+0x10a>
					if (DIR != 0 && STOP_MOTOR == 1) FLAG_CHANGE_DIR = 1;
 8001518:	4b47      	ldr	r3, [pc, #284]	; (8001638 <MENU_SET.0+0x18c>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d007      	beq.n	8001530 <MENU_SET.0+0x84>
 8001520:	4b46      	ldr	r3, [pc, #280]	; (800163c <MENU_SET.0+0x190>)
 8001522:	781b      	ldrb	r3, [r3, #0]
 8001524:	b2db      	uxtb	r3, r3
 8001526:	2b01      	cmp	r3, #1
 8001528:	d102      	bne.n	8001530 <MENU_SET.0+0x84>
 800152a:	4b45      	ldr	r3, [pc, #276]	; (8001640 <MENU_SET.0+0x194>)
 800152c:	2201      	movs	r2, #1
 800152e:	701a      	strb	r2, [r3, #0]
					DIR = 0;
 8001530:	4b41      	ldr	r3, [pc, #260]	; (8001638 <MENU_SET.0+0x18c>)
 8001532:	2200      	movs	r2, #0
 8001534:	601a      	str	r2, [r3, #0]
				break;
 8001536:	e03e      	b.n	80015b6 <MENU_SET.0+0x10a>

			case 1:
				if (__HAL_TIM_IS_TIM_COUNTING_DOWN(&htim1)) {
 8001538:	4b3e      	ldr	r3, [pc, #248]	; (8001634 <MENU_SET.0+0x188>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f003 0310 	and.w	r3, r3, #16
 8001542:	2b10      	cmp	r3, #16
 8001544:	d120      	bne.n	8001588 <MENU_SET.0+0xdc>
					if (HAL_GPIO_ReadPin(GPIOB, ENC_KN_Pin) == GPIO_PIN_RESET) {
 8001546:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800154a:	483e      	ldr	r0, [pc, #248]	; (8001644 <MENU_SET.0+0x198>)
 800154c:	f001 fe62 	bl	8003214 <HAL_GPIO_ReadPin>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d107      	bne.n	8001566 <MENU_SET.0+0xba>
						SPEED_RPM = SPEED_RPM - 10;
 8001556:	6823      	ldr	r3, [r4, #0]
 8001558:	3b0a      	subs	r3, #10
 800155a:	6023      	str	r3, [r4, #0]
						if (SPEED_RPM <= 0) {
 800155c:	6823      	ldr	r3, [r4, #0]
 800155e:	2b00      	cmp	r3, #0
 8001560:	dc01      	bgt.n	8001566 <MENU_SET.0+0xba>
							SPEED_RPM = 1;
 8001562:	2301      	movs	r3, #1
 8001564:	6023      	str	r3, [r4, #0]
						}

					}
					if (HAL_GPIO_ReadPin(GPIOB, ENC_KN_Pin) == GPIO_PIN_SET) {
 8001566:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800156a:	4836      	ldr	r0, [pc, #216]	; (8001644 <MENU_SET.0+0x198>)
 800156c:	f001 fe52 	bl	8003214 <HAL_GPIO_ReadPin>
 8001570:	4603      	mov	r3, r0
 8001572:	2b01      	cmp	r3, #1
 8001574:	d11e      	bne.n	80015b4 <MENU_SET.0+0x108>
						SPEED_RPM = SPEED_RPM - 1;
 8001576:	6823      	ldr	r3, [r4, #0]
 8001578:	3b01      	subs	r3, #1
 800157a:	6023      	str	r3, [r4, #0]
						if (SPEED_RPM <= 0) {
 800157c:	6823      	ldr	r3, [r4, #0]
 800157e:	2b00      	cmp	r3, #0
 8001580:	dc18      	bgt.n	80015b4 <MENU_SET.0+0x108>
							SPEED_RPM = 1;
 8001582:	2301      	movs	r3, #1
 8001584:	6023      	str	r3, [r4, #0]
					}
					if (HAL_GPIO_ReadPin(GPIOB, ENC_KN_Pin) == GPIO_PIN_SET) {
						SPEED_RPM = SPEED_RPM + 1;
					}
				}
				break;
 8001586:	e015      	b.n	80015b4 <MENU_SET.0+0x108>
					if (HAL_GPIO_ReadPin(GPIOB, ENC_KN_Pin) == GPIO_PIN_RESET) {
 8001588:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800158c:	482d      	ldr	r0, [pc, #180]	; (8001644 <MENU_SET.0+0x198>)
 800158e:	f001 fe41 	bl	8003214 <HAL_GPIO_ReadPin>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d102      	bne.n	800159e <MENU_SET.0+0xf2>
						SPEED_RPM = SPEED_RPM + 10;
 8001598:	6823      	ldr	r3, [r4, #0]
 800159a:	330a      	adds	r3, #10
 800159c:	6023      	str	r3, [r4, #0]
					if (HAL_GPIO_ReadPin(GPIOB, ENC_KN_Pin) == GPIO_PIN_SET) {
 800159e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80015a2:	4828      	ldr	r0, [pc, #160]	; (8001644 <MENU_SET.0+0x198>)
 80015a4:	f001 fe36 	bl	8003214 <HAL_GPIO_ReadPin>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b01      	cmp	r3, #1
 80015ac:	d102      	bne.n	80015b4 <MENU_SET.0+0x108>
						SPEED_RPM = SPEED_RPM + 1;
 80015ae:	6823      	ldr	r3, [r4, #0]
 80015b0:	3301      	adds	r3, #1
 80015b2:	6023      	str	r3, [r4, #0]
				break;
 80015b4:	bf00      	nop
			}
			enc_previous = enc_pos;
 80015b6:	7bfb      	ldrb	r3, [r7, #15]
 80015b8:	60a3      	str	r3, [r4, #8]
			HAL_Delay(1);
 80015ba:	2001      	movs	r0, #1
 80015bc:	f001 f962 	bl	8002884 <HAL_Delay>
			if (Position_Cur == 0) {
 80015c0:	4b1b      	ldr	r3, [pc, #108]	; (8001630 <MENU_SET.0+0x184>)
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d10e      	bne.n	80015e8 <MENU_SET.0+0x13c>

				lcd_put_cur(0, 4);
 80015ca:	2104      	movs	r1, #4
 80015cc:	2000      	movs	r0, #0
 80015ce:	f7ff fe13 	bl	80011f8 <lcd_put_cur>
				if (DIR == 0) {
 80015d2:	4b19      	ldr	r3, [pc, #100]	; (8001638 <MENU_SET.0+0x18c>)
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d103      	bne.n	80015e2 <MENU_SET.0+0x136>
					lcd_send_string("CW ");
 80015da:	481b      	ldr	r0, [pc, #108]	; (8001648 <MENU_SET.0+0x19c>)
 80015dc:	f7ff fe6b 	bl	80012b6 <lcd_send_string>
 80015e0:	e002      	b.n	80015e8 <MENU_SET.0+0x13c>
				} else {
					lcd_send_string("CCW");
 80015e2:	481a      	ldr	r0, [pc, #104]	; (800164c <MENU_SET.0+0x1a0>)
 80015e4:	f7ff fe67 	bl	80012b6 <lcd_send_string>
				}

			}

			if (Position_Cur == 1) {
 80015e8:	4b11      	ldr	r3, [pc, #68]	; (8001630 <MENU_SET.0+0x184>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	2b01      	cmp	r3, #1
 80015f0:	d115      	bne.n	800161e <MENU_SET.0+0x172>

				lcd_put_cur(1, 4);
 80015f2:	2104      	movs	r1, #4
 80015f4:	2001      	movs	r0, #1
 80015f6:	f7ff fdff 	bl	80011f8 <lcd_put_cur>
				lcd_send_string("   ");
 80015fa:	4815      	ldr	r0, [pc, #84]	; (8001650 <MENU_SET.0+0x1a4>)
 80015fc:	f7ff fe5b 	bl	80012b6 <lcd_send_string>
				lcd_put_cur(1, 4);
 8001600:	2104      	movs	r1, #4
 8001602:	2001      	movs	r0, #1
 8001604:	f7ff fdf8 	bl	80011f8 <lcd_put_cur>
				lcd_send_string(itoa(SPEED_RPM, buff, 10));
 8001608:	f104 010c 	add.w	r1, r4, #12
 800160c:	6823      	ldr	r3, [r4, #0]
 800160e:	220a      	movs	r2, #10
 8001610:	4618      	mov	r0, r3
 8001612:	f003 fbdf 	bl	8004dd4 <itoa>
 8001616:	4603      	mov	r3, r0
 8001618:	4618      	mov	r0, r3
 800161a:	f7ff fe4c 	bl	80012b6 <lcd_send_string>
			}
			time_of_delay = HAL_GetTick();
 800161e:	f001 f927 	bl	8002870 <HAL_GetTick>
 8001622:	4603      	mov	r3, r0
 8001624:	6063      	str	r3, [r4, #4]
		}
	}
 8001626:	bf00      	nop
 8001628:	3714      	adds	r7, #20
 800162a:	46bd      	mov	sp, r7
 800162c:	bd90      	pop	{r4, r7, pc}
 800162e:	bf00      	nop
 8001630:	20000244 	.word	0x20000244
 8001634:	20000124 	.word	0x20000124
 8001638:	20000248 	.word	0x20000248
 800163c:	20000245 	.word	0x20000245
 8001640:	2000024d 	.word	0x2000024d
 8001644:	40010c00 	.word	0x40010c00
 8001648:	08005c58 	.word	0x08005c58
 800164c:	08005c5c 	.word	0x08005c5c
 8001650:	08005c60 	.word	0x08005c60

08001654 <main>:
int main(void) {
 8001654:	b580      	push	{r7, lr}
 8001656:	b090      	sub	sp, #64	; 0x40
 8001658:	af02      	add	r7, sp, #8
 800165a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800165e:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_Init();
 8001660:	f001 f8ae 	bl	80027c0 <HAL_Init>
	SystemClock_Config();
 8001664:	f000 f90a 	bl	800187c <SystemClock_Config>
	MX_GPIO_Init();
 8001668:	f000 fb18 	bl	8001c9c <MX_GPIO_Init>
	MX_ADC1_Init();
 800166c:	f000 f964 	bl	8001938 <MX_ADC1_Init>
	MX_I2C1_Init();
 8001670:	f000 f9a0 	bl	80019b4 <MX_I2C1_Init>
	MX_TIM3_Init();
 8001674:	f000 fa24 	bl	8001ac0 <MX_TIM3_Init>
	MX_USART1_UART_Init();
 8001678:	f000 fae6 	bl	8001c48 <MX_USART1_UART_Init>
	MX_TIM4_Init();
 800167c:	f000 fa96 	bl	8001bac <MX_TIM4_Init>
	MX_TIM1_Init();
 8001680:	f000 f9c6 	bl	8001a10 <MX_TIM1_Init>
	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8001684:	213c      	movs	r1, #60	; 0x3c
 8001686:	486b      	ldr	r0, [pc, #428]	; (8001834 <main+0x1e0>)
 8001688:	f002 fdd0 	bl	800422c <HAL_TIM_Encoder_Start>
	HAL_GPIO_WritePin(GPIOA, LCD_LED_Pin, GPIO_PIN_SET);
 800168c:	2201      	movs	r2, #1
 800168e:	2101      	movs	r1, #1
 8001690:	4869      	ldr	r0, [pc, #420]	; (8001838 <main+0x1e4>)
 8001692:	f001 fdd6 	bl	8003242 <HAL_GPIO_WritePin>
	HAL_TIM_Base_Start(&htim4);
 8001696:	4869      	ldr	r0, [pc, #420]	; (800183c <main+0x1e8>)
 8001698:	f002 fc84 	bl	8003fa4 <HAL_TIM_Base_Start>
	lcd_init();
 800169c:	f7ff fdce 	bl	800123c <lcd_init>
	HAL_Delay(100);
 80016a0:	2064      	movs	r0, #100	; 0x64
 80016a2:	f001 f8ef 	bl	8002884 <HAL_Delay>
	lcd_put_cur(0, 0);
 80016a6:	2100      	movs	r1, #0
 80016a8:	2000      	movs	r0, #0
 80016aa:	f7ff fda5 	bl	80011f8 <lcd_put_cur>
	HAL_Delay(100);
 80016ae:	2064      	movs	r0, #100	; 0x64
 80016b0:	f001 f8e8 	bl	8002884 <HAL_Delay>
	HAL_Delay(1000);
 80016b4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80016b8:	f001 f8e4 	bl	8002884 <HAL_Delay>
	lcd_send_string("HELLO");
 80016bc:	4860      	ldr	r0, [pc, #384]	; (8001840 <main+0x1ec>)
 80016be:	f7ff fdfa 	bl	80012b6 <lcd_send_string>
	HAL_Delay(1000);
 80016c2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80016c6:	f001 f8dd 	bl	8002884 <HAL_Delay>
	lcd_clear();
 80016ca:	f7ff fd8b 	bl	80011e4 <lcd_clear>
	TIM1->ARR = 5000;
 80016ce:	4b5d      	ldr	r3, [pc, #372]	; (8001844 <main+0x1f0>)
 80016d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80016d4:	62da      	str	r2, [r3, #44]	; 0x2c
	int32_t SPEED_RPM = 10; //      
 80016d6:	230a      	movs	r3, #10
 80016d8:	607b      	str	r3, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 80016da:	4b56      	ldr	r3, [pc, #344]	; (8001834 <main+0x1e0>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	2200      	movs	r2, #0
 80016e0:	625a      	str	r2, [r3, #36]	; 0x24
	Init_Pins(GPIOB, ENA_Pin, GPIOA, STP_Pin, GPIOA, DIR_Pin); //  
 80016e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016e6:	9301      	str	r3, [sp, #4]
 80016e8:	4b53      	ldr	r3, [pc, #332]	; (8001838 <main+0x1e4>)
 80016ea:	9300      	str	r3, [sp, #0]
 80016ec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80016f0:	4a51      	ldr	r2, [pc, #324]	; (8001838 <main+0x1e4>)
 80016f2:	2108      	movs	r1, #8
 80016f4:	4854      	ldr	r0, [pc, #336]	; (8001848 <main+0x1f4>)
 80016f6:	f000 fba5 	bl	8001e44 <Init_Pins>
	lcd_send_cmd(0b00001100);
 80016fa:	200c      	movs	r0, #12
 80016fc:	f7ff fd3e 	bl	800117c <lcd_send_cmd>
	HAL_Delay(10);
 8001700:	200a      	movs	r0, #10
 8001702:	f001 f8bf 	bl	8002884 <HAL_Delay>
	lcd_put_cur(0, 0);
 8001706:	2100      	movs	r1, #0
 8001708:	2000      	movs	r0, #0
 800170a:	f7ff fd75 	bl	80011f8 <lcd_put_cur>
	DIR = 0;
 800170e:	4b4f      	ldr	r3, [pc, #316]	; (800184c <main+0x1f8>)
 8001710:	2200      	movs	r2, #0
 8001712:	601a      	str	r2, [r3, #0]
	lcd_send_string("DIR:"); //
 8001714:	484e      	ldr	r0, [pc, #312]	; (8001850 <main+0x1fc>)
 8001716:	f7ff fdce 	bl	80012b6 <lcd_send_string>
	if (DIR == 1) {
 800171a:	4b4c      	ldr	r3, [pc, #304]	; (800184c <main+0x1f8>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	2b01      	cmp	r3, #1
 8001720:	d103      	bne.n	800172a <main+0xd6>
		lcd_send_string("CCW");
 8001722:	484c      	ldr	r0, [pc, #304]	; (8001854 <main+0x200>)
 8001724:	f7ff fdc7 	bl	80012b6 <lcd_send_string>
 8001728:	e002      	b.n	8001730 <main+0xdc>
		lcd_send_string("CW ");
 800172a:	484b      	ldr	r0, [pc, #300]	; (8001858 <main+0x204>)
 800172c:	f7ff fdc3 	bl	80012b6 <lcd_send_string>
	HAL_Delay(5);
 8001730:	2005      	movs	r0, #5
 8001732:	f001 f8a7 	bl	8002884 <HAL_Delay>
	lcd_put_cur(1, 0);
 8001736:	2100      	movs	r1, #0
 8001738:	2001      	movs	r0, #1
 800173a:	f7ff fd5d 	bl	80011f8 <lcd_put_cur>
	lcd_send_string("RPM:");
 800173e:	4847      	ldr	r0, [pc, #284]	; (800185c <main+0x208>)
 8001740:	f7ff fdb9 	bl	80012b6 <lcd_send_string>
	HAL_Delay(10);
 8001744:	200a      	movs	r0, #10
 8001746:	f001 f89d 	bl	8002884 <HAL_Delay>
	lcd_send_string(itoa(SPEED_RPM, buff, 10));
 800174a:	6878      	ldr	r0, [r7, #4]
 800174c:	1d3b      	adds	r3, r7, #4
 800174e:	330c      	adds	r3, #12
 8001750:	220a      	movs	r2, #10
 8001752:	4619      	mov	r1, r3
 8001754:	f003 fb3e 	bl	8004dd4 <itoa>
 8001758:	4603      	mov	r3, r0
 800175a:	4618      	mov	r0, r3
 800175c:	f7ff fdab 	bl	80012b6 <lcd_send_string>
	lcd_put_cur(0, 7);
 8001760:	2107      	movs	r1, #7
 8001762:	2000      	movs	r0, #0
 8001764:	f7ff fd48 	bl	80011f8 <lcd_put_cur>
	lcd_send_string(" _");
 8001768:	483d      	ldr	r0, [pc, #244]	; (8001860 <main+0x20c>)
 800176a:	f7ff fda4 	bl	80012b6 <lcd_send_string>
	HAL_Delay(100);
 800176e:	2064      	movs	r0, #100	; 0x64
 8001770:	f001 f888 	bl	8002884 <HAL_Delay>
	HAL_GPIO_EXTI_Callback(KN1_Pin);
 8001774:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001778:	f7ff fdb6 	bl	80012e8 <HAL_GPIO_EXTI_Callback>
	uint32_t enc_previous = 0;
 800177c:	2300      	movs	r3, #0
 800177e:	60fb      	str	r3, [r7, #12]
	uint32_t time_of_delay = 0;
 8001780:	2300      	movs	r3, #0
 8001782:	60bb      	str	r3, [r7, #8]
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		if (STOP_MOTOR == 0) { //  
 8001784:	4b37      	ldr	r3, [pc, #220]	; (8001864 <main+0x210>)
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	b2db      	uxtb	r3, r3
 800178a:	2b00      	cmp	r3, #0
 800178c:	d119      	bne.n	80017c2 <main+0x16e>

// ==================================================================
			ext();
 800178e:	f7ff fde1 	bl	8001354 <ext>
			lcd_put_cur(1, 9);
 8001792:	2109      	movs	r1, #9
 8001794:	2001      	movs	r0, #1
 8001796:	f7ff fd2f 	bl	80011f8 <lcd_put_cur>
			lcd_send_string("    ");
 800179a:	4833      	ldr	r0, [pc, #204]	; (8001868 <main+0x214>)
 800179c:	f7ff fd8b 	bl	80012b6 <lcd_send_string>
			lcd_put_cur(1, 9);
 80017a0:	2109      	movs	r1, #9
 80017a2:	2001      	movs	r0, #1
 80017a4:	f7ff fd28 	bl	80011f8 <lcd_put_cur>
			lcd_send_string("OFF");
 80017a8:	4830      	ldr	r0, [pc, #192]	; (800186c <main+0x218>)
 80017aa:	f7ff fd84 	bl	80012b6 <lcd_send_string>
			MENU_SET(TIM1->CNT / 2, 0);
 80017ae:	4b25      	ldr	r3, [pc, #148]	; (8001844 <main+0x1f0>)
 80017b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017b2:	085b      	lsrs	r3, r3, #1
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	1d3a      	adds	r2, r7, #4
 80017b8:	4694      	mov	ip, r2
 80017ba:	2100      	movs	r1, #0
 80017bc:	4618      	mov	r0, r3
 80017be:	f7ff fe75 	bl	80014ac <MENU_SET.0>


		}
		if (STOP_MOTOR == 1) {
 80017c2:	4b28      	ldr	r3, [pc, #160]	; (8001864 <main+0x210>)
 80017c4:	781b      	ldrb	r3, [r3, #0]
 80017c6:	b2db      	uxtb	r3, r3
 80017c8:	2b01      	cmp	r3, #1
 80017ca:	d1db      	bne.n	8001784 <main+0x130>
			lcd_put_cur(1, 9);
 80017cc:	2109      	movs	r1, #9
 80017ce:	2001      	movs	r0, #1
 80017d0:	f7ff fd12 	bl	80011f8 <lcd_put_cur>
			lcd_send_string("    ");
 80017d4:	4824      	ldr	r0, [pc, #144]	; (8001868 <main+0x214>)
 80017d6:	f7ff fd6e 	bl	80012b6 <lcd_send_string>
			HAL_Delay(100);
 80017da:	2064      	movs	r0, #100	; 0x64
 80017dc:	f001 f852 	bl	8002884 <HAL_Delay>
			lcd_put_cur(1, 9);
 80017e0:	2109      	movs	r1, #9
 80017e2:	2001      	movs	r0, #1
 80017e4:	f7ff fd08 	bl	80011f8 <lcd_put_cur>
			lcd_send_string("ON");
 80017e8:	4821      	ldr	r0, [pc, #132]	; (8001870 <main+0x21c>)
 80017ea:	f7ff fd64 	bl	80012b6 <lcd_send_string>
			flag_usk = 1;
 80017ee:	4b21      	ldr	r3, [pc, #132]	; (8001874 <main+0x220>)
 80017f0:	2201      	movs	r2, #1
 80017f2:	701a      	strb	r2, [r3, #0]
			while (1) {

				MENU_SET(TIM1->CNT / 2, 300);
 80017f4:	4b13      	ldr	r3, [pc, #76]	; (8001844 <main+0x1f0>)
 80017f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017f8:	085b      	lsrs	r3, r3, #1
 80017fa:	b2db      	uxtb	r3, r3
 80017fc:	1d3a      	adds	r2, r7, #4
 80017fe:	4694      	mov	ip, r2
 8001800:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8001804:	4618      	mov	r0, r3
 8001806:	f7ff fe51 	bl	80014ac <MENU_SET.0>
				Motor_On();
 800180a:	f000 fbb9 	bl	8001f80 <Motor_On>
//				MOTOR_Direction(DIR);
				Speed(SPEED_RPM);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	4618      	mov	r0, r3
 8001812:	f000 fb45 	bl	8001ea0 <Speed>
				ext();
 8001816:	f7ff fd9d 	bl	8001354 <ext>
				Steps(10);
 800181a:	200a      	movs	r0, #10
 800181c:	f000 fd0a 	bl	8002234 <Steps>
				if (flag_test == 1) {
 8001820:	4b15      	ldr	r3, [pc, #84]	; (8001878 <main+0x224>)
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	b2db      	uxtb	r3, r3
 8001826:	2b01      	cmp	r3, #1
 8001828:	d1e4      	bne.n	80017f4 <main+0x1a0>
					flag_test = 0;
 800182a:	4b13      	ldr	r3, [pc, #76]	; (8001878 <main+0x224>)
 800182c:	2200      	movs	r2, #0
 800182e:	701a      	strb	r2, [r3, #0]
					break;
 8001830:	bf00      	nop
		if (STOP_MOTOR == 0) { //  
 8001832:	e7a7      	b.n	8001784 <main+0x130>
 8001834:	20000124 	.word	0x20000124
 8001838:	40010800 	.word	0x40010800
 800183c:	200001b4 	.word	0x200001b4
 8001840:	08005c64 	.word	0x08005c64
 8001844:	40012c00 	.word	0x40012c00
 8001848:	40010c00 	.word	0x40010c00
 800184c:	20000248 	.word	0x20000248
 8001850:	08005c6c 	.word	0x08005c6c
 8001854:	08005c5c 	.word	0x08005c5c
 8001858:	08005c58 	.word	0x08005c58
 800185c:	08005c74 	.word	0x08005c74
 8001860:	08005c54 	.word	0x08005c54
 8001864:	20000245 	.word	0x20000245
 8001868:	08005c7c 	.word	0x08005c7c
 800186c:	08005c84 	.word	0x08005c84
 8001870:	08005c88 	.word	0x08005c88
 8001874:	2000000c 	.word	0x2000000c
 8001878:	2000024c 	.word	0x2000024c

0800187c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800187c:	b580      	push	{r7, lr}
 800187e:	b094      	sub	sp, #80	; 0x50
 8001880:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001882:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001886:	2228      	movs	r2, #40	; 0x28
 8001888:	2100      	movs	r1, #0
 800188a:	4618      	mov	r0, r3
 800188c:	f003 faa4 	bl	8004dd8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001890:	f107 0314 	add.w	r3, r7, #20
 8001894:	2200      	movs	r2, #0
 8001896:	601a      	str	r2, [r3, #0]
 8001898:	605a      	str	r2, [r3, #4]
 800189a:	609a      	str	r2, [r3, #8]
 800189c:	60da      	str	r2, [r3, #12]
 800189e:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 80018a0:	1d3b      	adds	r3, r7, #4
 80018a2:	2200      	movs	r2, #0
 80018a4:	601a      	str	r2, [r3, #0]
 80018a6:	605a      	str	r2, [r3, #4]
 80018a8:	609a      	str	r2, [r3, #8]
 80018aa:	60da      	str	r2, [r3, #12]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018ac:	2301      	movs	r3, #1
 80018ae:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018b4:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80018b6:	2300      	movs	r3, #0
 80018b8:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018ba:	2301      	movs	r3, #1
 80018bc:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018be:	2302      	movs	r3, #2
 80018c0:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018c2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018c6:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80018c8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80018cc:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80018ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018d2:	4618      	mov	r0, r3
 80018d4:	f001 fe2a 	bl	800352c <HAL_RCC_OscConfig>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <SystemClock_Config+0x66>
		Error_Handler();
 80018de:	f000 fa93 	bl	8001e08 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80018e2:	230f      	movs	r3, #15
 80018e4:	617b      	str	r3, [r7, #20]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018e6:	2302      	movs	r3, #2
 80018e8:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018ea:	2300      	movs	r3, #0
 80018ec:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80018f2:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018f4:	2300      	movs	r3, #0
 80018f6:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80018f8:	f107 0314 	add.w	r3, r7, #20
 80018fc:	2102      	movs	r1, #2
 80018fe:	4618      	mov	r0, r3
 8001900:	f002 f896 	bl	8003a30 <HAL_RCC_ClockConfig>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d001      	beq.n	800190e <SystemClock_Config+0x92>
		Error_Handler();
 800190a:	f000 fa7d 	bl	8001e08 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800190e:	2302      	movs	r3, #2
 8001910:	607b      	str	r3, [r7, #4]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 8001912:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001916:	60fb      	str	r3, [r7, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8001918:	1d3b      	adds	r3, r7, #4
 800191a:	4618      	mov	r0, r3
 800191c:	f002 fa3c 	bl	8003d98 <HAL_RCCEx_PeriphCLKConfig>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d001      	beq.n	800192a <SystemClock_Config+0xae>
		Error_Handler();
 8001926:	f000 fa6f 	bl	8001e08 <Error_Handler>
	}

	/** Enables the Clock Security System
	 */
	HAL_RCC_EnableCSS();
 800192a:	f002 f96b 	bl	8003c04 <HAL_RCC_EnableCSS>
}
 800192e:	bf00      	nop
 8001930:	3750      	adds	r7, #80	; 0x50
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}
	...

08001938 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */

static void MX_ADC1_Init(void) {
 8001938:	b580      	push	{r7, lr}
 800193a:	b084      	sub	sp, #16
 800193c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 800193e:	1d3b      	adds	r3, r7, #4
 8001940:	2200      	movs	r2, #0
 8001942:	601a      	str	r2, [r3, #0]
 8001944:	605a      	str	r2, [r3, #4]
 8001946:	609a      	str	r2, [r3, #8]

	/* USER CODE END ADC1_Init 1 */

	/** Common config
	 */
	hadc1.Instance = ADC1;
 8001948:	4b18      	ldr	r3, [pc, #96]	; (80019ac <MX_ADC1_Init+0x74>)
 800194a:	4a19      	ldr	r2, [pc, #100]	; (80019b0 <MX_ADC1_Init+0x78>)
 800194c:	601a      	str	r2, [r3, #0]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800194e:	4b17      	ldr	r3, [pc, #92]	; (80019ac <MX_ADC1_Init+0x74>)
 8001950:	2200      	movs	r2, #0
 8001952:	609a      	str	r2, [r3, #8]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8001954:	4b15      	ldr	r3, [pc, #84]	; (80019ac <MX_ADC1_Init+0x74>)
 8001956:	2200      	movs	r2, #0
 8001958:	731a      	strb	r2, [r3, #12]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 800195a:	4b14      	ldr	r3, [pc, #80]	; (80019ac <MX_ADC1_Init+0x74>)
 800195c:	2200      	movs	r2, #0
 800195e:	751a      	strb	r2, [r3, #20]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001960:	4b12      	ldr	r3, [pc, #72]	; (80019ac <MX_ADC1_Init+0x74>)
 8001962:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001966:	61da      	str	r2, [r3, #28]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001968:	4b10      	ldr	r3, [pc, #64]	; (80019ac <MX_ADC1_Init+0x74>)
 800196a:	2200      	movs	r2, #0
 800196c:	605a      	str	r2, [r3, #4]
	hadc1.Init.NbrOfConversion = 1;
 800196e:	4b0f      	ldr	r3, [pc, #60]	; (80019ac <MX_ADC1_Init+0x74>)
 8001970:	2201      	movs	r2, #1
 8001972:	611a      	str	r2, [r3, #16]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001974:	480d      	ldr	r0, [pc, #52]	; (80019ac <MX_ADC1_Init+0x74>)
 8001976:	f000 ffa9 	bl	80028cc <HAL_ADC_Init>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <MX_ADC1_Init+0x4c>
		Error_Handler();
 8001980:	f000 fa42 	bl	8001e08 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_9;
 8001984:	2309      	movs	r3, #9
 8001986:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8001988:	2301      	movs	r3, #1
 800198a:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800198c:	2300      	movs	r3, #0
 800198e:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001990:	1d3b      	adds	r3, r7, #4
 8001992:	4619      	mov	r1, r3
 8001994:	4805      	ldr	r0, [pc, #20]	; (80019ac <MX_ADC1_Init+0x74>)
 8001996:	f001 f871 	bl	8002a7c <HAL_ADC_ConfigChannel>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d001      	beq.n	80019a4 <MX_ADC1_Init+0x6c>
		Error_Handler();
 80019a0:	f000 fa32 	bl	8001e08 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 80019a4:	bf00      	nop
 80019a6:	3710      	adds	r7, #16
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	200000a0 	.word	0x200000a0
 80019b0:	40012400 	.word	0x40012400

080019b4 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 80019b8:	4b12      	ldr	r3, [pc, #72]	; (8001a04 <MX_I2C1_Init+0x50>)
 80019ba:	4a13      	ldr	r2, [pc, #76]	; (8001a08 <MX_I2C1_Init+0x54>)
 80019bc:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 80019be:	4b11      	ldr	r3, [pc, #68]	; (8001a04 <MX_I2C1_Init+0x50>)
 80019c0:	4a12      	ldr	r2, [pc, #72]	; (8001a0c <MX_I2C1_Init+0x58>)
 80019c2:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019c4:	4b0f      	ldr	r3, [pc, #60]	; (8001a04 <MX_I2C1_Init+0x50>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 80019ca:	4b0e      	ldr	r3, [pc, #56]	; (8001a04 <MX_I2C1_Init+0x50>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019d0:	4b0c      	ldr	r3, [pc, #48]	; (8001a04 <MX_I2C1_Init+0x50>)
 80019d2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80019d6:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019d8:	4b0a      	ldr	r3, [pc, #40]	; (8001a04 <MX_I2C1_Init+0x50>)
 80019da:	2200      	movs	r2, #0
 80019dc:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 80019de:	4b09      	ldr	r3, [pc, #36]	; (8001a04 <MX_I2C1_Init+0x50>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019e4:	4b07      	ldr	r3, [pc, #28]	; (8001a04 <MX_I2C1_Init+0x50>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019ea:	4b06      	ldr	r3, [pc, #24]	; (8001a04 <MX_I2C1_Init+0x50>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 80019f0:	4804      	ldr	r0, [pc, #16]	; (8001a04 <MX_I2C1_Init+0x50>)
 80019f2:	f001 fc57 	bl	80032a4 <HAL_I2C_Init>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d001      	beq.n	8001a00 <MX_I2C1_Init+0x4c>
		Error_Handler();
 80019fc:	f000 fa04 	bl	8001e08 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8001a00:	bf00      	nop
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	200000d0 	.word	0x200000d0
 8001a08:	40005400 	.word	0x40005400
 8001a0c:	000186a0 	.word	0x000186a0

08001a10 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b08c      	sub	sp, #48	; 0x30
 8001a14:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8001a16:	f107 030c 	add.w	r3, r7, #12
 8001a1a:	2224      	movs	r2, #36	; 0x24
 8001a1c:	2100      	movs	r1, #0
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f003 f9da 	bl	8004dd8 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001a24:	1d3b      	adds	r3, r7, #4
 8001a26:	2200      	movs	r2, #0
 8001a28:	601a      	str	r2, [r3, #0]
 8001a2a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8001a2c:	4b22      	ldr	r3, [pc, #136]	; (8001ab8 <MX_TIM1_Init+0xa8>)
 8001a2e:	4a23      	ldr	r2, [pc, #140]	; (8001abc <MX_TIM1_Init+0xac>)
 8001a30:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 0;
 8001a32:	4b21      	ldr	r3, [pc, #132]	; (8001ab8 <MX_TIM1_Init+0xa8>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a38:	4b1f      	ldr	r3, [pc, #124]	; (8001ab8 <MX_TIM1_Init+0xa8>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 65535;
 8001a3e:	4b1e      	ldr	r3, [pc, #120]	; (8001ab8 <MX_TIM1_Init+0xa8>)
 8001a40:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a44:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a46:	4b1c      	ldr	r3, [pc, #112]	; (8001ab8 <MX_TIM1_Init+0xa8>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8001a4c:	4b1a      	ldr	r3, [pc, #104]	; (8001ab8 <MX_TIM1_Init+0xa8>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a52:	4b19      	ldr	r3, [pc, #100]	; (8001ab8 <MX_TIM1_Init+0xa8>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a60:	2301      	movs	r3, #1
 8001a62:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a64:	2300      	movs	r3, #0
 8001a66:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a70:	2301      	movs	r3, #1
 8001a72:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a74:	2300      	movs	r3, #0
 8001a76:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK) {
 8001a7c:	f107 030c 	add.w	r3, r7, #12
 8001a80:	4619      	mov	r1, r3
 8001a82:	480d      	ldr	r0, [pc, #52]	; (8001ab8 <MX_TIM1_Init+0xa8>)
 8001a84:	f002 fb30 	bl	80040e8 <HAL_TIM_Encoder_Init>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <MX_TIM1_Init+0x82>
		Error_Handler();
 8001a8e:	f000 f9bb 	bl	8001e08 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a92:	2300      	movs	r3, #0
 8001a94:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a96:	2300      	movs	r3, #0
 8001a98:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8001a9a:	1d3b      	adds	r3, r7, #4
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4806      	ldr	r0, [pc, #24]	; (8001ab8 <MX_TIM1_Init+0xa8>)
 8001aa0:	f003 f81a 	bl	8004ad8 <HAL_TIMEx_MasterConfigSynchronization>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <MX_TIM1_Init+0x9e>
			!= HAL_OK) {
		Error_Handler();
 8001aaa:	f000 f9ad 	bl	8001e08 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */

}
 8001aae:	bf00      	nop
 8001ab0:	3730      	adds	r7, #48	; 0x30
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	20000124 	.word	0x20000124
 8001abc:	40012c00 	.word	0x40012c00

08001ac0 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b08e      	sub	sp, #56	; 0x38
 8001ac4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001ac6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001aca:	2200      	movs	r2, #0
 8001acc:	601a      	str	r2, [r3, #0]
 8001ace:	605a      	str	r2, [r3, #4]
 8001ad0:	609a      	str	r2, [r3, #8]
 8001ad2:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001ad4:	f107 0320 	add.w	r3, r7, #32
 8001ad8:	2200      	movs	r2, #0
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001ade:	1d3b      	adds	r3, r7, #4
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	601a      	str	r2, [r3, #0]
 8001ae4:	605a      	str	r2, [r3, #4]
 8001ae6:	609a      	str	r2, [r3, #8]
 8001ae8:	60da      	str	r2, [r3, #12]
 8001aea:	611a      	str	r2, [r3, #16]
 8001aec:	615a      	str	r2, [r3, #20]
 8001aee:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8001af0:	4b2c      	ldr	r3, [pc, #176]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001af2:	4a2d      	ldr	r2, [pc, #180]	; (8001ba8 <MX_TIM3_Init+0xe8>)
 8001af4:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 8001af6:	4b2b      	ldr	r3, [pc, #172]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001afc:	4b29      	ldr	r3, [pc, #164]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 65535;
 8001b02:	4b28      	ldr	r3, [pc, #160]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001b04:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b08:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b0a:	4b26      	ldr	r3, [pc, #152]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b10:	4b24      	ldr	r3, [pc, #144]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8001b16:	4823      	ldr	r0, [pc, #140]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001b18:	f002 f9f4 	bl	8003f04 <HAL_TIM_Base_Init>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <MX_TIM3_Init+0x66>
		Error_Handler();
 8001b22:	f000 f971 	bl	8001e08 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b2a:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8001b2c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b30:	4619      	mov	r1, r3
 8001b32:	481c      	ldr	r0, [pc, #112]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001b34:	f002 fc64 	bl	8004400 <HAL_TIM_ConfigClockSource>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d001      	beq.n	8001b42 <MX_TIM3_Init+0x82>
		Error_Handler();
 8001b3e:	f000 f963 	bl	8001e08 <Error_Handler>
	}
	if (HAL_TIM_OC_Init(&htim3) != HAL_OK) {
 8001b42:	4818      	ldr	r0, [pc, #96]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001b44:	f002 fa78 	bl	8004038 <HAL_TIM_OC_Init>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <MX_TIM3_Init+0x92>
		Error_Handler();
 8001b4e:	f000 f95b 	bl	8001e08 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b52:	2300      	movs	r3, #0
 8001b54:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b56:	2300      	movs	r3, #0
 8001b58:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001b5a:	f107 0320 	add.w	r3, r7, #32
 8001b5e:	4619      	mov	r1, r3
 8001b60:	4810      	ldr	r0, [pc, #64]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001b62:	f002 ffb9 	bl	8004ad8 <HAL_TIMEx_MasterConfigSynchronization>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <MX_TIM3_Init+0xb0>
			!= HAL_OK) {
		Error_Handler();
 8001b6c:	f000 f94c 	bl	8001e08 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001b70:	2300      	movs	r3, #0
 8001b72:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8001b74:	2300      	movs	r3, #0
 8001b76:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) {
 8001b80:	1d3b      	adds	r3, r7, #4
 8001b82:	2200      	movs	r2, #0
 8001b84:	4619      	mov	r1, r3
 8001b86:	4807      	ldr	r0, [pc, #28]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001b88:	f002 fbde 	bl	8004348 <HAL_TIM_OC_ConfigChannel>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <MX_TIM3_Init+0xd6>
		Error_Handler();
 8001b92:	f000 f939 	bl	8001e08 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 8001b96:	4803      	ldr	r0, [pc, #12]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001b98:	f000 fd04 	bl	80025a4 <HAL_TIM_MspPostInit>

}
 8001b9c:	bf00      	nop
 8001b9e:	3738      	adds	r7, #56	; 0x38
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	2000016c 	.word	0x2000016c
 8001ba8:	40000400 	.word	0x40000400

08001bac <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b086      	sub	sp, #24
 8001bb0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001bb2:	f107 0308 	add.w	r3, r7, #8
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	601a      	str	r2, [r3, #0]
 8001bba:	605a      	str	r2, [r3, #4]
 8001bbc:	609a      	str	r2, [r3, #8]
 8001bbe:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001bc0:	463b      	mov	r3, r7
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	601a      	str	r2, [r3, #0]
 8001bc6:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8001bc8:	4b1d      	ldr	r3, [pc, #116]	; (8001c40 <MX_TIM4_Init+0x94>)
 8001bca:	4a1e      	ldr	r2, [pc, #120]	; (8001c44 <MX_TIM4_Init+0x98>)
 8001bcc:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 72 - 1;
 8001bce:	4b1c      	ldr	r3, [pc, #112]	; (8001c40 <MX_TIM4_Init+0x94>)
 8001bd0:	2247      	movs	r2, #71	; 0x47
 8001bd2:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bd4:	4b1a      	ldr	r3, [pc, #104]	; (8001c40 <MX_TIM4_Init+0x94>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 0xffff - 1;
 8001bda:	4b19      	ldr	r3, [pc, #100]	; (8001c40 <MX_TIM4_Init+0x94>)
 8001bdc:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001be0:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001be2:	4b17      	ldr	r3, [pc, #92]	; (8001c40 <MX_TIM4_Init+0x94>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001be8:	4b15      	ldr	r3, [pc, #84]	; (8001c40 <MX_TIM4_Init+0x94>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
 8001bee:	4814      	ldr	r0, [pc, #80]	; (8001c40 <MX_TIM4_Init+0x94>)
 8001bf0:	f002 f988 	bl	8003f04 <HAL_TIM_Base_Init>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <MX_TIM4_Init+0x52>
		Error_Handler();
 8001bfa:	f000 f905 	bl	8001e08 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bfe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c02:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 8001c04:	f107 0308 	add.w	r3, r7, #8
 8001c08:	4619      	mov	r1, r3
 8001c0a:	480d      	ldr	r0, [pc, #52]	; (8001c40 <MX_TIM4_Init+0x94>)
 8001c0c:	f002 fbf8 	bl	8004400 <HAL_TIM_ConfigClockSource>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d001      	beq.n	8001c1a <MX_TIM4_Init+0x6e>
		Error_Handler();
 8001c16:	f000 f8f7 	bl	8001e08 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 8001c22:	463b      	mov	r3, r7
 8001c24:	4619      	mov	r1, r3
 8001c26:	4806      	ldr	r0, [pc, #24]	; (8001c40 <MX_TIM4_Init+0x94>)
 8001c28:	f002 ff56 	bl	8004ad8 <HAL_TIMEx_MasterConfigSynchronization>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d001      	beq.n	8001c36 <MX_TIM4_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 8001c32:	f000 f8e9 	bl	8001e08 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */

}
 8001c36:	bf00      	nop
 8001c38:	3718      	adds	r7, #24
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	200001b4 	.word	0x200001b4
 8001c44:	40000800 	.word	0x40000800

08001c48 <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8001c4c:	4b11      	ldr	r3, [pc, #68]	; (8001c94 <MX_USART1_UART_Init+0x4c>)
 8001c4e:	4a12      	ldr	r2, [pc, #72]	; (8001c98 <MX_USART1_UART_Init+0x50>)
 8001c50:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8001c52:	4b10      	ldr	r3, [pc, #64]	; (8001c94 <MX_USART1_UART_Init+0x4c>)
 8001c54:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c58:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c5a:	4b0e      	ldr	r3, [pc, #56]	; (8001c94 <MX_USART1_UART_Init+0x4c>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001c60:	4b0c      	ldr	r3, [pc, #48]	; (8001c94 <MX_USART1_UART_Init+0x4c>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001c66:	4b0b      	ldr	r3, [pc, #44]	; (8001c94 <MX_USART1_UART_Init+0x4c>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001c6c:	4b09      	ldr	r3, [pc, #36]	; (8001c94 <MX_USART1_UART_Init+0x4c>)
 8001c6e:	220c      	movs	r2, #12
 8001c70:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c72:	4b08      	ldr	r3, [pc, #32]	; (8001c94 <MX_USART1_UART_Init+0x4c>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c78:	4b06      	ldr	r3, [pc, #24]	; (8001c94 <MX_USART1_UART_Init+0x4c>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8001c7e:	4805      	ldr	r0, [pc, #20]	; (8001c94 <MX_USART1_UART_Init+0x4c>)
 8001c80:	f002 ff88 	bl	8004b94 <HAL_UART_Init>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <MX_USART1_UART_Init+0x46>
		Error_Handler();
 8001c8a:	f000 f8bd 	bl	8001e08 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8001c8e:	bf00      	nop
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	200001fc 	.word	0x200001fc
 8001c98:	40013800 	.word	0x40013800

08001c9c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b088      	sub	sp, #32
 8001ca0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001ca2:	f107 0310 	add.w	r3, r7, #16
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	601a      	str	r2, [r3, #0]
 8001caa:	605a      	str	r2, [r3, #4]
 8001cac:	609a      	str	r2, [r3, #8]
 8001cae:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001cb0:	4b4f      	ldr	r3, [pc, #316]	; (8001df0 <MX_GPIO_Init+0x154>)
 8001cb2:	699b      	ldr	r3, [r3, #24]
 8001cb4:	4a4e      	ldr	r2, [pc, #312]	; (8001df0 <MX_GPIO_Init+0x154>)
 8001cb6:	f043 0310 	orr.w	r3, r3, #16
 8001cba:	6193      	str	r3, [r2, #24]
 8001cbc:	4b4c      	ldr	r3, [pc, #304]	; (8001df0 <MX_GPIO_Init+0x154>)
 8001cbe:	699b      	ldr	r3, [r3, #24]
 8001cc0:	f003 0310 	and.w	r3, r3, #16
 8001cc4:	60fb      	str	r3, [r7, #12]
 8001cc6:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001cc8:	4b49      	ldr	r3, [pc, #292]	; (8001df0 <MX_GPIO_Init+0x154>)
 8001cca:	699b      	ldr	r3, [r3, #24]
 8001ccc:	4a48      	ldr	r2, [pc, #288]	; (8001df0 <MX_GPIO_Init+0x154>)
 8001cce:	f043 0320 	orr.w	r3, r3, #32
 8001cd2:	6193      	str	r3, [r2, #24]
 8001cd4:	4b46      	ldr	r3, [pc, #280]	; (8001df0 <MX_GPIO_Init+0x154>)
 8001cd6:	699b      	ldr	r3, [r3, #24]
 8001cd8:	f003 0320 	and.w	r3, r3, #32
 8001cdc:	60bb      	str	r3, [r7, #8]
 8001cde:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001ce0:	4b43      	ldr	r3, [pc, #268]	; (8001df0 <MX_GPIO_Init+0x154>)
 8001ce2:	699b      	ldr	r3, [r3, #24]
 8001ce4:	4a42      	ldr	r2, [pc, #264]	; (8001df0 <MX_GPIO_Init+0x154>)
 8001ce6:	f043 0304 	orr.w	r3, r3, #4
 8001cea:	6193      	str	r3, [r2, #24]
 8001cec:	4b40      	ldr	r3, [pc, #256]	; (8001df0 <MX_GPIO_Init+0x154>)
 8001cee:	699b      	ldr	r3, [r3, #24]
 8001cf0:	f003 0304 	and.w	r3, r3, #4
 8001cf4:	607b      	str	r3, [r7, #4]
 8001cf6:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001cf8:	4b3d      	ldr	r3, [pc, #244]	; (8001df0 <MX_GPIO_Init+0x154>)
 8001cfa:	699b      	ldr	r3, [r3, #24]
 8001cfc:	4a3c      	ldr	r2, [pc, #240]	; (8001df0 <MX_GPIO_Init+0x154>)
 8001cfe:	f043 0308 	orr.w	r3, r3, #8
 8001d02:	6193      	str	r3, [r2, #24]
 8001d04:	4b3a      	ldr	r3, [pc, #232]	; (8001df0 <MX_GPIO_Init+0x154>)
 8001d06:	699b      	ldr	r3, [r3, #24]
 8001d08:	f003 0308 	and.w	r3, r3, #8
 8001d0c:	603b      	str	r3, [r7, #0]
 8001d0e:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001d10:	2200      	movs	r2, #0
 8001d12:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d16:	4837      	ldr	r0, [pc, #220]	; (8001df4 <MX_GPIO_Init+0x158>)
 8001d18:	f001 fa93 	bl	8003242 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA,
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	f249 01ff 	movw	r1, #37119	; 0x90ff
 8001d22:	4835      	ldr	r0, [pc, #212]	; (8001df8 <MX_GPIO_Init+0x15c>)
 8001d24:	f001 fa8d 	bl	8003242 <HAL_GPIO_WritePin>
			LCD_LED_Pin | LCD_RS_Pin | LCD_RW_Pin | LCD_E_Pin | LCD_D4_Pin
					| LCD_D5_Pin | LCD_D6_Pin | LCD_D7_Pin | DIR_Pin | STP_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(ENA_GPIO_Port, ENA_Pin, GPIO_PIN_RESET);
 8001d28:	2200      	movs	r2, #0
 8001d2a:	2108      	movs	r1, #8
 8001d2c:	4833      	ldr	r0, [pc, #204]	; (8001dfc <MX_GPIO_Init+0x160>)
 8001d2e:	f001 fa88 	bl	8003242 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : LED_Pin */
	GPIO_InitStruct.Pin = LED_Pin;
 8001d32:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d36:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d40:	2302      	movs	r3, #2
 8001d42:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001d44:	f107 0310 	add.w	r3, r7, #16
 8001d48:	4619      	mov	r1, r3
 8001d4a:	482a      	ldr	r0, [pc, #168]	; (8001df4 <MX_GPIO_Init+0x158>)
 8001d4c:	f001 f8de 	bl	8002f0c <HAL_GPIO_Init>

	/*Configure GPIO pins : LCD_LED_Pin LCD_RS_Pin LCD_RW_Pin LCD_E_Pin
	 LCD_D4_Pin LCD_D5_Pin LCD_D6_Pin LCD_D7_Pin
	 DIR_Pin STP_Pin */
	GPIO_InitStruct.Pin = LCD_LED_Pin | LCD_RS_Pin | LCD_RW_Pin | LCD_E_Pin
 8001d50:	f249 03ff 	movw	r3, #37119	; 0x90ff
 8001d54:	613b      	str	r3, [r7, #16]
			| LCD_D4_Pin | LCD_D5_Pin | LCD_D6_Pin | LCD_D7_Pin | DIR_Pin
			| STP_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d56:	2301      	movs	r3, #1
 8001d58:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d5e:	2302      	movs	r3, #2
 8001d60:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d62:	f107 0310 	add.w	r3, r7, #16
 8001d66:	4619      	mov	r1, r3
 8001d68:	4823      	ldr	r0, [pc, #140]	; (8001df8 <MX_GPIO_Init+0x15c>)
 8001d6a:	f001 f8cf 	bl	8002f0c <HAL_GPIO_Init>

	/*Configure GPIO pin : ENC_KN_Pin */
	GPIO_InitStruct.Pin = ENC_KN_Pin;
 8001d6e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d72:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d74:	4b22      	ldr	r3, [pc, #136]	; (8001e00 <MX_GPIO_Init+0x164>)
 8001d76:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001d78:	2302      	movs	r3, #2
 8001d7a:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(ENC_KN_GPIO_Port, &GPIO_InitStruct);
 8001d7c:	f107 0310 	add.w	r3, r7, #16
 8001d80:	4619      	mov	r1, r3
 8001d82:	481e      	ldr	r0, [pc, #120]	; (8001dfc <MX_GPIO_Init+0x160>)
 8001d84:	f001 f8c2 	bl	8002f0c <HAL_GPIO_Init>

	/*Configure GPIO pins : KN2_Pin KN1_Pin */
	GPIO_InitStruct.Pin = KN2_Pin | KN1_Pin;
 8001d88:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001d8c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001d8e:	4b1d      	ldr	r3, [pc, #116]	; (8001e04 <MX_GPIO_Init+0x168>)
 8001d90:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001d92:	2302      	movs	r3, #2
 8001d94:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d96:	f107 0310 	add.w	r3, r7, #16
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	4817      	ldr	r0, [pc, #92]	; (8001dfc <MX_GPIO_Init+0x160>)
 8001d9e:	f001 f8b5 	bl	8002f0c <HAL_GPIO_Init>

	/*Configure GPIO pins : LEFT_Pin RIGHT_Pin */
	GPIO_InitStruct.Pin = LEFT_Pin | RIGHT_Pin;
 8001da2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001da6:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001da8:	4b15      	ldr	r3, [pc, #84]	; (8001e00 <MX_GPIO_Init+0x164>)
 8001daa:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001dac:	2302      	movs	r3, #2
 8001dae:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001db0:	f107 0310 	add.w	r3, r7, #16
 8001db4:	4619      	mov	r1, r3
 8001db6:	4810      	ldr	r0, [pc, #64]	; (8001df8 <MX_GPIO_Init+0x15c>)
 8001db8:	f001 f8a8 	bl	8002f0c <HAL_GPIO_Init>

	/*Configure GPIO pin : ENA_Pin */
	GPIO_InitStruct.Pin = ENA_Pin;
 8001dbc:	2308      	movs	r3, #8
 8001dbe:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc8:	2302      	movs	r3, #2
 8001dca:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(ENA_GPIO_Port, &GPIO_InitStruct);
 8001dcc:	f107 0310 	add.w	r3, r7, #16
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	480a      	ldr	r0, [pc, #40]	; (8001dfc <MX_GPIO_Init+0x160>)
 8001dd4:	f001 f89a 	bl	8002f0c <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001dd8:	2200      	movs	r2, #0
 8001dda:	2100      	movs	r1, #0
 8001ddc:	2028      	movs	r0, #40	; 0x28
 8001dde:	f001 f85e 	bl	8002e9e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001de2:	2028      	movs	r0, #40	; 0x28
 8001de4:	f001 f877 	bl	8002ed6 <HAL_NVIC_EnableIRQ>

}
 8001de8:	bf00      	nop
 8001dea:	3720      	adds	r7, #32
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	40021000 	.word	0x40021000
 8001df4:	40011000 	.word	0x40011000
 8001df8:	40010800 	.word	0x40010800
 8001dfc:	40010c00 	.word	0x40010c00
 8001e00:	10110000 	.word	0x10110000
 8001e04:	10210000 	.word	0x10210000

08001e08 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0
 \brief   Disable IRQ Interrupts
 \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void) {
	__ASM volatile ("cpsid i" : : : "memory");
 8001e0c:	b672      	cpsid	i
}
 8001e0e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001e10:	e7fe      	b.n	8001e10 <Error_Handler+0x8>
	...

08001e14 <DelayMotor>:
float c0 = 1;
uint32_t Delta_Time;
uint32_t buffer;
uint8_t buffer_dir;
uint8_t dir__ = 1;
void DelayMotor(uint32_t us) {
 8001e14:	b480      	push	{r7}
 8001e16:	b083      	sub	sp, #12
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]

	__HAL_TIM_SET_COUNTER(&timer, 0);
 8001e1c:	4b08      	ldr	r3, [pc, #32]	; (8001e40 <DelayMotor+0x2c>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	2200      	movs	r2, #0
 8001e22:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&timer) < us)
 8001e24:	bf00      	nop
 8001e26:	4b06      	ldr	r3, [pc, #24]	; (8001e40 <DelayMotor+0x2c>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e2c:	687a      	ldr	r2, [r7, #4]
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	d8f9      	bhi.n	8001e26 <DelayMotor+0x12>
		;

}
 8001e32:	bf00      	nop
 8001e34:	bf00      	nop
 8001e36:	370c      	adds	r7, #12
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bc80      	pop	{r7}
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	200001b4 	.word	0x200001b4

08001e44 <Init_Pins>:

void Init_Pins(GPIO_TypeDef *GPIO_Enable, uint16_t Pin_Enable,
		GPIO_TypeDef *GPIO_Step, uint16_t Pin_Step,
		GPIO_TypeDef *GPIO_Direction, uint16_t Pin_Direction) {
 8001e44:	b480      	push	{r7}
 8001e46:	b085      	sub	sp, #20
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	60f8      	str	r0, [r7, #12]
 8001e4c:	607a      	str	r2, [r7, #4]
 8001e4e:	461a      	mov	r2, r3
 8001e50:	460b      	mov	r3, r1
 8001e52:	817b      	strh	r3, [r7, #10]
 8001e54:	4613      	mov	r3, r2
 8001e56:	813b      	strh	r3, [r7, #8]

	Motor_Pin_Enable = Pin_Enable;
 8001e58:	4a0b      	ldr	r2, [pc, #44]	; (8001e88 <Init_Pins+0x44>)
 8001e5a:	897b      	ldrh	r3, [r7, #10]
 8001e5c:	8013      	strh	r3, [r2, #0]
	Motor_Enable = GPIO_Enable;
 8001e5e:	4a0b      	ldr	r2, [pc, #44]	; (8001e8c <Init_Pins+0x48>)
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	6013      	str	r3, [r2, #0]

	Motor_Pin_Step = Pin_Step;
 8001e64:	4a0a      	ldr	r2, [pc, #40]	; (8001e90 <Init_Pins+0x4c>)
 8001e66:	893b      	ldrh	r3, [r7, #8]
 8001e68:	8013      	strh	r3, [r2, #0]
	Motor_Step = GPIO_Step;
 8001e6a:	4a0a      	ldr	r2, [pc, #40]	; (8001e94 <Init_Pins+0x50>)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6013      	str	r3, [r2, #0]

	Motor_Pin_Direction = Pin_Direction;
 8001e70:	4a09      	ldr	r2, [pc, #36]	; (8001e98 <Init_Pins+0x54>)
 8001e72:	8bbb      	ldrh	r3, [r7, #28]
 8001e74:	8013      	strh	r3, [r2, #0]
	Motor_Direction = GPIO_Direction;
 8001e76:	4a09      	ldr	r2, [pc, #36]	; (8001e9c <Init_Pins+0x58>)
 8001e78:	69bb      	ldr	r3, [r7, #24]
 8001e7a:	6013      	str	r3, [r2, #0]

}
 8001e7c:	bf00      	nop
 8001e7e:	3714      	adds	r7, #20
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bc80      	pop	{r7}
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	2000024e 	.word	0x2000024e
 8001e8c:	20000250 	.word	0x20000250
 8001e90:	2000025c 	.word	0x2000025c
 8001e94:	20000260 	.word	0x20000260
 8001e98:	20000254 	.word	0x20000254
 8001e9c:	20000258 	.word	0x20000258

08001ea0 <Speed>:

void Speed(int speed_) {
 8001ea0:	b5b0      	push	{r4, r5, r7, lr}
 8001ea2:	b084      	sub	sp, #16
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
	float USK = (float) speed_ / 0.2f * 0.104f;
 8001ea8:	6878      	ldr	r0, [r7, #4]
 8001eaa:	f7fe fec7 	bl	8000c3c <__aeabi_i2f>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	492b      	ldr	r1, [pc, #172]	; (8001f60 <Speed+0xc0>)
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	f7fe ffca 	bl	8000e4c <__aeabi_fdiv>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	492a      	ldr	r1, [pc, #168]	; (8001f64 <Speed+0xc4>)
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f7fe ff11 	bl	8000ce4 <__aeabi_fmul>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	60fb      	str	r3, [r7, #12]
	Delta_Time = (int) (60 * 1000 * 1000 / (2 * steps * speed_));
 8001ec6:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	fb02 f303 	mul.w	r3, r2, r3
 8001ed0:	005b      	lsls	r3, r3, #1
 8001ed2:	4a25      	ldr	r2, [pc, #148]	; (8001f68 <Speed+0xc8>)
 8001ed4:	fb92 f3f3 	sdiv	r3, r2, r3
 8001ed8:	461a      	mov	r2, r3
 8001eda:	4b24      	ldr	r3, [pc, #144]	; (8001f6c <Speed+0xcc>)
 8001edc:	601a      	str	r2, [r3, #0]
	c0 = 1.0f * 1000.0f * 1000.0f / (Delta_Time * 2.0f)
 8001ede:	4b23      	ldr	r3, [pc, #140]	; (8001f6c <Speed+0xcc>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f7fe fea6 	bl	8000c34 <__aeabi_ui2f>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	4619      	mov	r1, r3
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7fe fdf1 	bl	8000ad4 <__addsf3>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	481e      	ldr	r0, [pc, #120]	; (8001f70 <Speed+0xd0>)
 8001ef8:	f7fe ffa8 	bl	8000e4c <__aeabi_fdiv>
 8001efc:	4603      	mov	r3, r0
 8001efe:	4618      	mov	r0, r3
 8001f00:	f7fe fa8a 	bl	8000418 <__aeabi_f2d>
 8001f04:	4604      	mov	r4, r0
 8001f06:	460d      	mov	r5, r1
			* pow(2.0f * 2.0f * 3.14f / steps / USK, 0.5f);
 8001f08:	f44f 63c8 	mov.w	r3, #1600	; 0x640
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f7fe fe95 	bl	8000c3c <__aeabi_i2f>
 8001f12:	4603      	mov	r3, r0
 8001f14:	4619      	mov	r1, r3
 8001f16:	4817      	ldr	r0, [pc, #92]	; (8001f74 <Speed+0xd4>)
 8001f18:	f7fe ff98 	bl	8000e4c <__aeabi_fdiv>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	68f9      	ldr	r1, [r7, #12]
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7fe ff93 	bl	8000e4c <__aeabi_fdiv>
 8001f26:	4603      	mov	r3, r0
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f7fe fa75 	bl	8000418 <__aeabi_f2d>
 8001f2e:	f04f 0200 	mov.w	r2, #0
 8001f32:	4b11      	ldr	r3, [pc, #68]	; (8001f78 <Speed+0xd8>)
 8001f34:	f002 ff9a 	bl	8004e6c <pow>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	460b      	mov	r3, r1
 8001f3c:	4620      	mov	r0, r4
 8001f3e:	4629      	mov	r1, r5
 8001f40:	f7fe fac2 	bl	80004c8 <__aeabi_dmul>
 8001f44:	4602      	mov	r2, r0
 8001f46:	460b      	mov	r3, r1
 8001f48:	4610      	mov	r0, r2
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	f7fe fd6c 	bl	8000a28 <__aeabi_d2f>
 8001f50:	4603      	mov	r3, r0
	c0 = 1.0f * 1000.0f * 1000.0f / (Delta_Time * 2.0f)
 8001f52:	4a0a      	ldr	r2, [pc, #40]	; (8001f7c <Speed+0xdc>)
 8001f54:	6013      	str	r3, [r2, #0]

}
 8001f56:	bf00      	nop
 8001f58:	3710      	adds	r7, #16
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bdb0      	pop	{r4, r5, r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	3e4ccccd 	.word	0x3e4ccccd
 8001f64:	3dd4fdf4 	.word	0x3dd4fdf4
 8001f68:	03938700 	.word	0x03938700
 8001f6c:	20000268 	.word	0x20000268
 8001f70:	49742400 	.word	0x49742400
 8001f74:	4148f5c3 	.word	0x4148f5c3
 8001f78:	3fe00000 	.word	0x3fe00000
 8001f7c:	20000010 	.word	0x20000010

08001f80 <Motor_On>:
void Motor_On(void) {
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Motor_Enable, Motor_Pin_Enable, GPIO_PIN_RESET);
 8001f84:	4b04      	ldr	r3, [pc, #16]	; (8001f98 <Motor_On+0x18>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a04      	ldr	r2, [pc, #16]	; (8001f9c <Motor_On+0x1c>)
 8001f8a:	8811      	ldrh	r1, [r2, #0]
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f001 f957 	bl	8003242 <HAL_GPIO_WritePin>
}
 8001f94:	bf00      	nop
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	20000250 	.word	0x20000250
 8001f9c:	2000024e 	.word	0x2000024e

08001fa0 <Motor_Off>:
void Motor_Off(void) {
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(Motor_Enable, Motor_Pin_Enable, GPIO_PIN_SET);
 8001fa4:	4b04      	ldr	r3, [pc, #16]	; (8001fb8 <Motor_Off+0x18>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a04      	ldr	r2, [pc, #16]	; (8001fbc <Motor_Off+0x1c>)
 8001faa:	8811      	ldrh	r1, [r2, #0]
 8001fac:	2201      	movs	r2, #1
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f001 f947 	bl	8003242 <HAL_GPIO_WritePin>
}
 8001fb4:	bf00      	nop
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	20000250 	.word	0x20000250
 8001fbc:	2000024e 	.word	0x2000024e

08001fc0 <Acceleration>:

float Acceleration(uint32_t n, float a) {
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
 8001fc8:	6039      	str	r1, [r7, #0]
	return a * (1.0f - 2.0f / (4.0f * n + 1.0f));
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	f7fe fe32 	bl	8000c34 <__aeabi_ui2f>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f7fe fe84 	bl	8000ce4 <__aeabi_fmul>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f7fe fd76 	bl	8000ad4 <__addsf3>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	4619      	mov	r1, r3
 8001fec:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001ff0:	f7fe ff2c 	bl	8000e4c <__aeabi_fdiv>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8001ffc:	f7fe fd68 	bl	8000ad0 <__aeabi_fsub>
 8002000:	4603      	mov	r3, r0
 8002002:	6839      	ldr	r1, [r7, #0]
 8002004:	4618      	mov	r0, r3
 8002006:	f7fe fe6d 	bl	8000ce4 <__aeabi_fmul>
 800200a:	4603      	mov	r3, r0
}
 800200c:	4618      	mov	r0, r3
 800200e:	3708      	adds	r7, #8
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}

08002014 <Deceleration>:

float Deceleration(uint32_t n, float a) {
 8002014:	b580      	push	{r7, lr}
 8002016:	b082      	sub	sp, #8
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
 800201c:	6039      	str	r1, [r7, #0]
	return a / (1.0f - 2.0f / (4.0f * n + 1.0f));
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f7fe fe08 	bl	8000c34 <__aeabi_ui2f>
 8002024:	4603      	mov	r3, r0
 8002026:	f04f 4181 	mov.w	r1, #1082130432	; 0x40800000
 800202a:	4618      	mov	r0, r3
 800202c:	f7fe fe5a 	bl	8000ce4 <__aeabi_fmul>
 8002030:	4603      	mov	r3, r0
 8002032:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8002036:	4618      	mov	r0, r3
 8002038:	f7fe fd4c 	bl	8000ad4 <__addsf3>
 800203c:	4603      	mov	r3, r0
 800203e:	4619      	mov	r1, r3
 8002040:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002044:	f7fe ff02 	bl	8000e4c <__aeabi_fdiv>
 8002048:	4603      	mov	r3, r0
 800204a:	4619      	mov	r1, r3
 800204c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8002050:	f7fe fd3e 	bl	8000ad0 <__aeabi_fsub>
 8002054:	4603      	mov	r3, r0
 8002056:	4619      	mov	r1, r3
 8002058:	6838      	ldr	r0, [r7, #0]
 800205a:	f7fe fef7 	bl	8000e4c <__aeabi_fdiv>
 800205e:	4603      	mov	r3, r0
}
 8002060:	4618      	mov	r0, r3
 8002062:	3708      	adds	r7, #8
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}

08002068 <ACC>:

void ACC() { //    
 8002068:	b590      	push	{r4, r7, lr}
 800206a:	b085      	sub	sp, #20
 800206c:	af00      	add	r7, sp, #0
	//:
	float C = 1.0;
 800206e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002072:	60fb      	str	r3, [r7, #12]
	C = c0;
 8002074:	4b65      	ldr	r3, [pc, #404]	; (800220c <ACC+0x1a4>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	60fb      	str	r3, [r7, #12]
	uint32_t i = 1;
 800207a:	2301      	movs	r3, #1
 800207c:	60bb      	str	r3, [r7, #8]
	if (flag_usk) {
 800207e:	4b64      	ldr	r3, [pc, #400]	; (8002210 <ACC+0x1a8>)
 8002080:	781b      	ldrb	r3, [r3, #0]
 8002082:	b2db      	uxtb	r3, r3
 8002084:	2b00      	cmp	r3, #0
 8002086:	d05e      	beq.n	8002146 <ACC+0xde>
		HAL_GPIO_WritePin(Motor_Direction, Motor_Pin_Direction, DIR); // 
 8002088:	4b62      	ldr	r3, [pc, #392]	; (8002214 <ACC+0x1ac>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a62      	ldr	r2, [pc, #392]	; (8002218 <ACC+0x1b0>)
 800208e:	8811      	ldrh	r1, [r2, #0]
 8002090:	4a62      	ldr	r2, [pc, #392]	; (800221c <ACC+0x1b4>)
 8002092:	7812      	ldrb	r2, [r2, #0]
 8002094:	b2d2      	uxtb	r2, r2
 8002096:	4618      	mov	r0, r3
 8002098:	f001 f8d3 	bl	8003242 <HAL_GPIO_WritePin>

		while (C >= 1) {
 800209c:	e045      	b.n	800212a <ACC+0xc2>
			HAL_GPIO_WritePin(Motor_Step, Motor_Pin_Step, GPIO_PIN_SET);
 800209e:	4b60      	ldr	r3, [pc, #384]	; (8002220 <ACC+0x1b8>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	4a60      	ldr	r2, [pc, #384]	; (8002224 <ACC+0x1bc>)
 80020a4:	8811      	ldrh	r1, [r2, #0]
 80020a6:	2201      	movs	r2, #1
 80020a8:	4618      	mov	r0, r3
 80020aa:	f001 f8ca 	bl	8003242 <HAL_GPIO_WritePin>
			DelayMotor((int) Delta_Time * Acceleration(i, C));
 80020ae:	4b5e      	ldr	r3, [pc, #376]	; (8002228 <ACC+0x1c0>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4618      	mov	r0, r3
 80020b4:	f7fe fdc2 	bl	8000c3c <__aeabi_i2f>
 80020b8:	4604      	mov	r4, r0
 80020ba:	68f9      	ldr	r1, [r7, #12]
 80020bc:	68b8      	ldr	r0, [r7, #8]
 80020be:	f7ff ff7f 	bl	8001fc0 <Acceleration>
 80020c2:	4603      	mov	r3, r0
 80020c4:	4619      	mov	r1, r3
 80020c6:	4620      	mov	r0, r4
 80020c8:	f7fe fe0c 	bl	8000ce4 <__aeabi_fmul>
 80020cc:	4603      	mov	r3, r0
 80020ce:	4618      	mov	r0, r3
 80020d0:	f7fe ffce 	bl	8001070 <__aeabi_f2uiz>
 80020d4:	4603      	mov	r3, r0
 80020d6:	4618      	mov	r0, r3
 80020d8:	f7ff fe9c 	bl	8001e14 <DelayMotor>
			HAL_GPIO_WritePin(Motor_Step, Motor_Pin_Step, GPIO_PIN_RESET);
 80020dc:	4b50      	ldr	r3, [pc, #320]	; (8002220 <ACC+0x1b8>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	4a50      	ldr	r2, [pc, #320]	; (8002224 <ACC+0x1bc>)
 80020e2:	8811      	ldrh	r1, [r2, #0]
 80020e4:	2200      	movs	r2, #0
 80020e6:	4618      	mov	r0, r3
 80020e8:	f001 f8ab 	bl	8003242 <HAL_GPIO_WritePin>
			DelayMotor((int) Delta_Time * Acceleration(i, C));
 80020ec:	4b4e      	ldr	r3, [pc, #312]	; (8002228 <ACC+0x1c0>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4618      	mov	r0, r3
 80020f2:	f7fe fda3 	bl	8000c3c <__aeabi_i2f>
 80020f6:	4604      	mov	r4, r0
 80020f8:	68f9      	ldr	r1, [r7, #12]
 80020fa:	68b8      	ldr	r0, [r7, #8]
 80020fc:	f7ff ff60 	bl	8001fc0 <Acceleration>
 8002100:	4603      	mov	r3, r0
 8002102:	4619      	mov	r1, r3
 8002104:	4620      	mov	r0, r4
 8002106:	f7fe fded 	bl	8000ce4 <__aeabi_fmul>
 800210a:	4603      	mov	r3, r0
 800210c:	4618      	mov	r0, r3
 800210e:	f7fe ffaf 	bl	8001070 <__aeabi_f2uiz>
 8002112:	4603      	mov	r3, r0
 8002114:	4618      	mov	r0, r3
 8002116:	f7ff fe7d 	bl	8001e14 <DelayMotor>
			C = Acceleration(i, C);
 800211a:	68f9      	ldr	r1, [r7, #12]
 800211c:	68b8      	ldr	r0, [r7, #8]
 800211e:	f7ff ff4f 	bl	8001fc0 <Acceleration>
 8002122:	60f8      	str	r0, [r7, #12]
			i++;
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	3301      	adds	r3, #1
 8002128:	60bb      	str	r3, [r7, #8]
		while (C >= 1) {
 800212a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800212e:	68f8      	ldr	r0, [r7, #12]
 8002130:	f7fe ff8a 	bl	8001048 <__aeabi_fcmpge>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d1b1      	bne.n	800209e <ACC+0x36>
		}

		buffer = i;
 800213a:	4a3c      	ldr	r2, [pc, #240]	; (800222c <ACC+0x1c4>)
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	6013      	str	r3, [r2, #0]
		flag_usk = 0;
 8002140:	4b33      	ldr	r3, [pc, #204]	; (8002210 <ACC+0x1a8>)
 8002142:	2200      	movs	r2, #0
 8002144:	701a      	strb	r2, [r3, #0]
	}

	if (flag_dec) {
 8002146:	4b3a      	ldr	r3, [pc, #232]	; (8002230 <ACC+0x1c8>)
 8002148:	781b      	ldrb	r3, [r3, #0]
 800214a:	b2db      	uxtb	r3, r3
 800214c:	2b00      	cmp	r3, #0
 800214e:	d059      	beq.n	8002204 <ACC+0x19c>
		C = 1.0;
 8002150:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002154:	60fb      	str	r3, [r7, #12]
		for (size_t i = buffer; i > 1; i--) {
 8002156:	4b35      	ldr	r3, [pc, #212]	; (800222c <ACC+0x1c4>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	607b      	str	r3, [r7, #4]
 800215c:	e045      	b.n	80021ea <ACC+0x182>
			HAL_GPIO_WritePin(Motor_Step, Motor_Pin_Step, GPIO_PIN_SET);
 800215e:	4b30      	ldr	r3, [pc, #192]	; (8002220 <ACC+0x1b8>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a30      	ldr	r2, [pc, #192]	; (8002224 <ACC+0x1bc>)
 8002164:	8811      	ldrh	r1, [r2, #0]
 8002166:	2201      	movs	r2, #1
 8002168:	4618      	mov	r0, r3
 800216a:	f001 f86a 	bl	8003242 <HAL_GPIO_WritePin>
			DelayMotor((int) Delta_Time * Deceleration(i, C));
 800216e:	4b2e      	ldr	r3, [pc, #184]	; (8002228 <ACC+0x1c0>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4618      	mov	r0, r3
 8002174:	f7fe fd62 	bl	8000c3c <__aeabi_i2f>
 8002178:	4604      	mov	r4, r0
 800217a:	68f9      	ldr	r1, [r7, #12]
 800217c:	6878      	ldr	r0, [r7, #4]
 800217e:	f7ff ff49 	bl	8002014 <Deceleration>
 8002182:	4603      	mov	r3, r0
 8002184:	4619      	mov	r1, r3
 8002186:	4620      	mov	r0, r4
 8002188:	f7fe fdac 	bl	8000ce4 <__aeabi_fmul>
 800218c:	4603      	mov	r3, r0
 800218e:	4618      	mov	r0, r3
 8002190:	f7fe ff6e 	bl	8001070 <__aeabi_f2uiz>
 8002194:	4603      	mov	r3, r0
 8002196:	4618      	mov	r0, r3
 8002198:	f7ff fe3c 	bl	8001e14 <DelayMotor>
			HAL_GPIO_WritePin(Motor_Step, Motor_Pin_Step, GPIO_PIN_RESET);
 800219c:	4b20      	ldr	r3, [pc, #128]	; (8002220 <ACC+0x1b8>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4a20      	ldr	r2, [pc, #128]	; (8002224 <ACC+0x1bc>)
 80021a2:	8811      	ldrh	r1, [r2, #0]
 80021a4:	2200      	movs	r2, #0
 80021a6:	4618      	mov	r0, r3
 80021a8:	f001 f84b 	bl	8003242 <HAL_GPIO_WritePin>
			DelayMotor((int) Delta_Time * Deceleration(i, C));
 80021ac:	4b1e      	ldr	r3, [pc, #120]	; (8002228 <ACC+0x1c0>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4618      	mov	r0, r3
 80021b2:	f7fe fd43 	bl	8000c3c <__aeabi_i2f>
 80021b6:	4604      	mov	r4, r0
 80021b8:	68f9      	ldr	r1, [r7, #12]
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f7ff ff2a 	bl	8002014 <Deceleration>
 80021c0:	4603      	mov	r3, r0
 80021c2:	4619      	mov	r1, r3
 80021c4:	4620      	mov	r0, r4
 80021c6:	f7fe fd8d 	bl	8000ce4 <__aeabi_fmul>
 80021ca:	4603      	mov	r3, r0
 80021cc:	4618      	mov	r0, r3
 80021ce:	f7fe ff4f 	bl	8001070 <__aeabi_f2uiz>
 80021d2:	4603      	mov	r3, r0
 80021d4:	4618      	mov	r0, r3
 80021d6:	f7ff fe1d 	bl	8001e14 <DelayMotor>
			C = Deceleration(i, C);
 80021da:	68f9      	ldr	r1, [r7, #12]
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	f7ff ff19 	bl	8002014 <Deceleration>
 80021e2:	60f8      	str	r0, [r7, #12]
		for (size_t i = buffer; i > 1; i--) {
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	3b01      	subs	r3, #1
 80021e8:	607b      	str	r3, [r7, #4]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d8b6      	bhi.n	800215e <ACC+0xf6>
		}
		HAL_GPIO_WritePin(Motor_Direction, Motor_Pin_Direction, DIR); // 
 80021f0:	4b08      	ldr	r3, [pc, #32]	; (8002214 <ACC+0x1ac>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4a08      	ldr	r2, [pc, #32]	; (8002218 <ACC+0x1b0>)
 80021f6:	8811      	ldrh	r1, [r2, #0]
 80021f8:	4a08      	ldr	r2, [pc, #32]	; (800221c <ACC+0x1b4>)
 80021fa:	7812      	ldrb	r2, [r2, #0]
 80021fc:	b2d2      	uxtb	r2, r2
 80021fe:	4618      	mov	r0, r3
 8002200:	f001 f81f 	bl	8003242 <HAL_GPIO_WritePin>

	}
}
 8002204:	bf00      	nop
 8002206:	3714      	adds	r7, #20
 8002208:	46bd      	mov	sp, r7
 800220a:	bd90      	pop	{r4, r7, pc}
 800220c:	20000010 	.word	0x20000010
 8002210:	2000000c 	.word	0x2000000c
 8002214:	20000258 	.word	0x20000258
 8002218:	20000254 	.word	0x20000254
 800221c:	20000248 	.word	0x20000248
 8002220:	20000260 	.word	0x20000260
 8002224:	2000025c 	.word	0x2000025c
 8002228:	20000268 	.word	0x20000268
 800222c:	2000026c 	.word	0x2000026c
 8002230:	20000264 	.word	0x20000264

08002234 <Steps>:
		return;
		buffer_dir = stable;

}
}
void Steps(uint32_t steps_) {
 8002234:	b580      	push	{r7, lr}
 8002236:	b084      	sub	sp, #16
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
	ACC();
 800223c:	f7ff ff14 	bl	8002068 <ACC>
	for (size_t i = 0; i < steps_; i++) { //razgon
 8002240:	2300      	movs	r3, #0
 8002242:	60fb      	str	r3, [r7, #12]
 8002244:	e05e      	b.n	8002304 <Steps+0xd0>
		if(FLAG_CHANGE_DIR){
 8002246:	4b34      	ldr	r3, [pc, #208]	; (8002318 <Steps+0xe4>)
 8002248:	781b      	ldrb	r3, [r3, #0]
 800224a:	b2db      	uxtb	r3, r3
 800224c:	2b00      	cmp	r3, #0
 800224e:	d01c      	beq.n	800228a <Steps+0x56>
			flag_dec = 1;
 8002250:	4b32      	ldr	r3, [pc, #200]	; (800231c <Steps+0xe8>)
 8002252:	2201      	movs	r2, #1
 8002254:	701a      	strb	r2, [r3, #0]
			ACC();
 8002256:	f7ff ff07 	bl	8002068 <ACC>
			flag_dec = 0;
 800225a:	4b30      	ldr	r3, [pc, #192]	; (800231c <Steps+0xe8>)
 800225c:	2200      	movs	r2, #0
 800225e:	701a      	strb	r2, [r3, #0]
			flag_usk = 1;
 8002260:	4b2f      	ldr	r3, [pc, #188]	; (8002320 <Steps+0xec>)
 8002262:	2201      	movs	r2, #1
 8002264:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_WritePin(Motor_Direction, Motor_Pin_Direction, DIR); // 
 8002266:	4b2f      	ldr	r3, [pc, #188]	; (8002324 <Steps+0xf0>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4a2f      	ldr	r2, [pc, #188]	; (8002328 <Steps+0xf4>)
 800226c:	8811      	ldrh	r1, [r2, #0]
 800226e:	4a2f      	ldr	r2, [pc, #188]	; (800232c <Steps+0xf8>)
 8002270:	7812      	ldrb	r2, [r2, #0]
 8002272:	b2d2      	uxtb	r2, r2
 8002274:	4618      	mov	r0, r3
 8002276:	f000 ffe4 	bl	8003242 <HAL_GPIO_WritePin>
			ACC();
 800227a:	f7ff fef5 	bl	8002068 <ACC>
			flag_usk = 0;
 800227e:	4b28      	ldr	r3, [pc, #160]	; (8002320 <Steps+0xec>)
 8002280:	2200      	movs	r2, #0
 8002282:	701a      	strb	r2, [r3, #0]
			FLAG_CHANGE_DIR = 0;
 8002284:	4b24      	ldr	r3, [pc, #144]	; (8002318 <Steps+0xe4>)
 8002286:	2200      	movs	r2, #0
 8002288:	701a      	strb	r2, [r3, #0]
		}
		HAL_GPIO_WritePin(Motor_Direction, Motor_Pin_Direction, DIR); // 
 800228a:	4b26      	ldr	r3, [pc, #152]	; (8002324 <Steps+0xf0>)
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a26      	ldr	r2, [pc, #152]	; (8002328 <Steps+0xf4>)
 8002290:	8811      	ldrh	r1, [r2, #0]
 8002292:	4a26      	ldr	r2, [pc, #152]	; (800232c <Steps+0xf8>)
 8002294:	7812      	ldrb	r2, [r2, #0]
 8002296:	b2d2      	uxtb	r2, r2
 8002298:	4618      	mov	r0, r3
 800229a:	f000 ffd2 	bl	8003242 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Motor_Step, Motor_Pin_Step, GPIO_PIN_SET);
 800229e:	4b24      	ldr	r3, [pc, #144]	; (8002330 <Steps+0xfc>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a24      	ldr	r2, [pc, #144]	; (8002334 <Steps+0x100>)
 80022a4:	8811      	ldrh	r1, [r2, #0]
 80022a6:	2201      	movs	r2, #1
 80022a8:	4618      	mov	r0, r3
 80022aa:	f000 ffca 	bl	8003242 <HAL_GPIO_WritePin>
		DelayMotor(Delta_Time);
 80022ae:	4b22      	ldr	r3, [pc, #136]	; (8002338 <Steps+0x104>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4618      	mov	r0, r3
 80022b4:	f7ff fdae 	bl	8001e14 <DelayMotor>
		HAL_GPIO_WritePin(Motor_Step, Motor_Pin_Step, GPIO_PIN_RESET);
 80022b8:	4b1d      	ldr	r3, [pc, #116]	; (8002330 <Steps+0xfc>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a1d      	ldr	r2, [pc, #116]	; (8002334 <Steps+0x100>)
 80022be:	8811      	ldrh	r1, [r2, #0]
 80022c0:	2200      	movs	r2, #0
 80022c2:	4618      	mov	r0, r3
 80022c4:	f000 ffbd 	bl	8003242 <HAL_GPIO_WritePin>
		DelayMotor(Delta_Time);
 80022c8:	4b1b      	ldr	r3, [pc, #108]	; (8002338 <Steps+0x104>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4618      	mov	r0, r3
 80022ce:	f7ff fda1 	bl	8001e14 <DelayMotor>
		if (STOP_MOTOR == 0) {
 80022d2:	4b1a      	ldr	r3, [pc, #104]	; (800233c <Steps+0x108>)
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	b2db      	uxtb	r3, r3
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d110      	bne.n	80022fe <Steps+0xca>
			flag_dec = 1;
 80022dc:	4b0f      	ldr	r3, [pc, #60]	; (800231c <Steps+0xe8>)
 80022de:	2201      	movs	r2, #1
 80022e0:	701a      	strb	r2, [r3, #0]
			ACC();
 80022e2:	f7ff fec1 	bl	8002068 <ACC>
			flag_dec = 0;
 80022e6:	4b0d      	ldr	r3, [pc, #52]	; (800231c <Steps+0xe8>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	701a      	strb	r2, [r3, #0]
			flag_usk = 1;
 80022ec:	4b0c      	ldr	r3, [pc, #48]	; (8002320 <Steps+0xec>)
 80022ee:	2201      	movs	r2, #1
 80022f0:	701a      	strb	r2, [r3, #0]
			flag_test = 1;
 80022f2:	4b13      	ldr	r3, [pc, #76]	; (8002340 <Steps+0x10c>)
 80022f4:	2201      	movs	r2, #1
 80022f6:	701a      	strb	r2, [r3, #0]
			Motor_Off();
 80022f8:	f7ff fe52 	bl	8001fa0 <Motor_Off>
			break;
 80022fc:	e007      	b.n	800230e <Steps+0xda>
	for (size_t i = 0; i < steps_; i++) { //razgon
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	3301      	adds	r3, #1
 8002302:	60fb      	str	r3, [r7, #12]
 8002304:	68fa      	ldr	r2, [r7, #12]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	429a      	cmp	r2, r3
 800230a:	d39c      	bcc.n	8002246 <Steps+0x12>
		}
	}
}
 800230c:	bf00      	nop
 800230e:	bf00      	nop
 8002310:	3710      	adds	r7, #16
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	2000024d 	.word	0x2000024d
 800231c:	20000264 	.word	0x20000264
 8002320:	2000000c 	.word	0x2000000c
 8002324:	20000258 	.word	0x20000258
 8002328:	20000254 	.word	0x20000254
 800232c:	20000248 	.word	0x20000248
 8002330:	20000260 	.word	0x20000260
 8002334:	2000025c 	.word	0x2000025c
 8002338:	20000268 	.word	0x20000268
 800233c:	20000245 	.word	0x20000245
 8002340:	2000024c 	.word	0x2000024c

08002344 <HAL_MspInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
/**
 * Initializes the Global MSP.
 */
void HAL_MspInit(void) {
 8002344:	b480      	push	{r7}
 8002346:	b085      	sub	sp, #20
 8002348:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MspInit 0 */

	/* USER CODE END MspInit 0 */

	__HAL_RCC_AFIO_CLK_ENABLE();
 800234a:	4b15      	ldr	r3, [pc, #84]	; (80023a0 <HAL_MspInit+0x5c>)
 800234c:	699b      	ldr	r3, [r3, #24]
 800234e:	4a14      	ldr	r2, [pc, #80]	; (80023a0 <HAL_MspInit+0x5c>)
 8002350:	f043 0301 	orr.w	r3, r3, #1
 8002354:	6193      	str	r3, [r2, #24]
 8002356:	4b12      	ldr	r3, [pc, #72]	; (80023a0 <HAL_MspInit+0x5c>)
 8002358:	699b      	ldr	r3, [r3, #24]
 800235a:	f003 0301 	and.w	r3, r3, #1
 800235e:	60bb      	str	r3, [r7, #8]
 8002360:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_PWR_CLK_ENABLE();
 8002362:	4b0f      	ldr	r3, [pc, #60]	; (80023a0 <HAL_MspInit+0x5c>)
 8002364:	69db      	ldr	r3, [r3, #28]
 8002366:	4a0e      	ldr	r2, [pc, #56]	; (80023a0 <HAL_MspInit+0x5c>)
 8002368:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800236c:	61d3      	str	r3, [r2, #28]
 800236e:	4b0c      	ldr	r3, [pc, #48]	; (80023a0 <HAL_MspInit+0x5c>)
 8002370:	69db      	ldr	r3, [r3, #28]
 8002372:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002376:	607b      	str	r3, [r7, #4]
 8002378:	687b      	ldr	r3, [r7, #4]

	/* System interrupt init*/

	/** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
	 */
	__HAL_AFIO_REMAP_SWJ_NOJTAG();
 800237a:	4b0a      	ldr	r3, [pc, #40]	; (80023a4 <HAL_MspInit+0x60>)
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	60fb      	str	r3, [r7, #12]
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002386:	60fb      	str	r3, [r7, #12]
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800238e:	60fb      	str	r3, [r7, #12]
 8002390:	4a04      	ldr	r2, [pc, #16]	; (80023a4 <HAL_MspInit+0x60>)
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	6053      	str	r3, [r2, #4]

	/* USER CODE BEGIN MspInit 1 */

	/* USER CODE END MspInit 1 */
}
 8002396:	bf00      	nop
 8002398:	3714      	adds	r7, #20
 800239a:	46bd      	mov	sp, r7
 800239c:	bc80      	pop	{r7}
 800239e:	4770      	bx	lr
 80023a0:	40021000 	.word	0x40021000
 80023a4:	40010000 	.word	0x40010000

080023a8 <HAL_ADC_MspInit>:
 * @brief ADC MSP Initialization
 * This function configures the hardware resources used in this example
 * @param hadc: ADC handle pointer
 * @retval None
 */
void HAL_ADC_MspInit(ADC_HandleTypeDef *hadc) {
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b088      	sub	sp, #32
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80023b0:	f107 0310 	add.w	r3, r7, #16
 80023b4:	2200      	movs	r2, #0
 80023b6:	601a      	str	r2, [r3, #0]
 80023b8:	605a      	str	r2, [r3, #4]
 80023ba:	609a      	str	r2, [r3, #8]
 80023bc:	60da      	str	r2, [r3, #12]
	if (hadc->Instance == ADC1) {
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a14      	ldr	r2, [pc, #80]	; (8002414 <HAL_ADC_MspInit+0x6c>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d121      	bne.n	800240c <HAL_ADC_MspInit+0x64>
		/* USER CODE BEGIN ADC1_MspInit 0 */

		/* USER CODE END ADC1_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_ADC1_CLK_ENABLE();
 80023c8:	4b13      	ldr	r3, [pc, #76]	; (8002418 <HAL_ADC_MspInit+0x70>)
 80023ca:	699b      	ldr	r3, [r3, #24]
 80023cc:	4a12      	ldr	r2, [pc, #72]	; (8002418 <HAL_ADC_MspInit+0x70>)
 80023ce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80023d2:	6193      	str	r3, [r2, #24]
 80023d4:	4b10      	ldr	r3, [pc, #64]	; (8002418 <HAL_ADC_MspInit+0x70>)
 80023d6:	699b      	ldr	r3, [r3, #24]
 80023d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80023dc:	60fb      	str	r3, [r7, #12]
 80023de:	68fb      	ldr	r3, [r7, #12]

		__HAL_RCC_GPIOB_CLK_ENABLE();
 80023e0:	4b0d      	ldr	r3, [pc, #52]	; (8002418 <HAL_ADC_MspInit+0x70>)
 80023e2:	699b      	ldr	r3, [r3, #24]
 80023e4:	4a0c      	ldr	r2, [pc, #48]	; (8002418 <HAL_ADC_MspInit+0x70>)
 80023e6:	f043 0308 	orr.w	r3, r3, #8
 80023ea:	6193      	str	r3, [r2, #24]
 80023ec:	4b0a      	ldr	r3, [pc, #40]	; (8002418 <HAL_ADC_MspInit+0x70>)
 80023ee:	699b      	ldr	r3, [r3, #24]
 80023f0:	f003 0308 	and.w	r3, r3, #8
 80023f4:	60bb      	str	r3, [r7, #8]
 80023f6:	68bb      	ldr	r3, [r7, #8]
		/**ADC1 GPIO Configuration
		 PB1     ------> ADC1_IN9
		 */
		GPIO_InitStruct.Pin = ADC_Pin;
 80023f8:	2302      	movs	r3, #2
 80023fa:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023fc:	2303      	movs	r3, #3
 80023fe:	617b      	str	r3, [r7, #20]
		HAL_GPIO_Init(ADC_GPIO_Port, &GPIO_InitStruct);
 8002400:	f107 0310 	add.w	r3, r7, #16
 8002404:	4619      	mov	r1, r3
 8002406:	4805      	ldr	r0, [pc, #20]	; (800241c <HAL_ADC_MspInit+0x74>)
 8002408:	f000 fd80 	bl	8002f0c <HAL_GPIO_Init>
		/* USER CODE BEGIN ADC1_MspInit 1 */

		/* USER CODE END ADC1_MspInit 1 */
	}

}
 800240c:	bf00      	nop
 800240e:	3720      	adds	r7, #32
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	40012400 	.word	0x40012400
 8002418:	40021000 	.word	0x40021000
 800241c:	40010c00 	.word	0x40010c00

08002420 <HAL_I2C_MspInit>:
 * @brief I2C MSP Initialization
 * This function configures the hardware resources used in this example
 * @param hi2c: I2C handle pointer
 * @retval None
 */
void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c) {
 8002420:	b580      	push	{r7, lr}
 8002422:	b08a      	sub	sp, #40	; 0x28
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8002428:	f107 0314 	add.w	r3, r7, #20
 800242c:	2200      	movs	r2, #0
 800242e:	601a      	str	r2, [r3, #0]
 8002430:	605a      	str	r2, [r3, #4]
 8002432:	609a      	str	r2, [r3, #8]
 8002434:	60da      	str	r2, [r3, #12]
	if (hi2c->Instance == I2C1) {
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a1d      	ldr	r2, [pc, #116]	; (80024b0 <HAL_I2C_MspInit+0x90>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d132      	bne.n	80024a6 <HAL_I2C_MspInit+0x86>
		/* USER CODE BEGIN I2C1_MspInit 0 */

		/* USER CODE END I2C1_MspInit 0 */

		__HAL_RCC_GPIOB_CLK_ENABLE();
 8002440:	4b1c      	ldr	r3, [pc, #112]	; (80024b4 <HAL_I2C_MspInit+0x94>)
 8002442:	699b      	ldr	r3, [r3, #24]
 8002444:	4a1b      	ldr	r2, [pc, #108]	; (80024b4 <HAL_I2C_MspInit+0x94>)
 8002446:	f043 0308 	orr.w	r3, r3, #8
 800244a:	6193      	str	r3, [r2, #24]
 800244c:	4b19      	ldr	r3, [pc, #100]	; (80024b4 <HAL_I2C_MspInit+0x94>)
 800244e:	699b      	ldr	r3, [r3, #24]
 8002450:	f003 0308 	and.w	r3, r3, #8
 8002454:	613b      	str	r3, [r7, #16]
 8002456:	693b      	ldr	r3, [r7, #16]
		/**I2C1 GPIO Configuration
		 PB8     ------> I2C1_SCL
		 PB9     ------> I2C1_SDA
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8002458:	f44f 7340 	mov.w	r3, #768	; 0x300
 800245c:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800245e:	2312      	movs	r3, #18
 8002460:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002462:	2303      	movs	r3, #3
 8002464:	623b      	str	r3, [r7, #32]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002466:	f107 0314 	add.w	r3, r7, #20
 800246a:	4619      	mov	r1, r3
 800246c:	4812      	ldr	r0, [pc, #72]	; (80024b8 <HAL_I2C_MspInit+0x98>)
 800246e:	f000 fd4d 	bl	8002f0c <HAL_GPIO_Init>

		__HAL_AFIO_REMAP_I2C1_ENABLE();
 8002472:	4b12      	ldr	r3, [pc, #72]	; (80024bc <HAL_I2C_MspInit+0x9c>)
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	627b      	str	r3, [r7, #36]	; 0x24
 8002478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800247a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800247e:	627b      	str	r3, [r7, #36]	; 0x24
 8002480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002482:	f043 0302 	orr.w	r3, r3, #2
 8002486:	627b      	str	r3, [r7, #36]	; 0x24
 8002488:	4a0c      	ldr	r2, [pc, #48]	; (80024bc <HAL_I2C_MspInit+0x9c>)
 800248a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800248c:	6053      	str	r3, [r2, #4]

		/* Peripheral clock enable */
		__HAL_RCC_I2C1_CLK_ENABLE();
 800248e:	4b09      	ldr	r3, [pc, #36]	; (80024b4 <HAL_I2C_MspInit+0x94>)
 8002490:	69db      	ldr	r3, [r3, #28]
 8002492:	4a08      	ldr	r2, [pc, #32]	; (80024b4 <HAL_I2C_MspInit+0x94>)
 8002494:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002498:	61d3      	str	r3, [r2, #28]
 800249a:	4b06      	ldr	r3, [pc, #24]	; (80024b4 <HAL_I2C_MspInit+0x94>)
 800249c:	69db      	ldr	r3, [r3, #28]
 800249e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024a2:	60fb      	str	r3, [r7, #12]
 80024a4:	68fb      	ldr	r3, [r7, #12]
		/* USER CODE BEGIN I2C1_MspInit 1 */

		/* USER CODE END I2C1_MspInit 1 */
	}

}
 80024a6:	bf00      	nop
 80024a8:	3728      	adds	r7, #40	; 0x28
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	40005400 	.word	0x40005400
 80024b4:	40021000 	.word	0x40021000
 80024b8:	40010c00 	.word	0x40010c00
 80024bc:	40010000 	.word	0x40010000

080024c0 <HAL_TIM_Encoder_MspInit>:
 * @brief TIM_Encoder MSP Initialization
 * This function configures the hardware resources used in this example
 * @param htim_encoder: TIM_Encoder handle pointer
 * @retval None
 */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim_encoder) {
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b088      	sub	sp, #32
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80024c8:	f107 0310 	add.w	r3, r7, #16
 80024cc:	2200      	movs	r2, #0
 80024ce:	601a      	str	r2, [r3, #0]
 80024d0:	605a      	str	r2, [r3, #4]
 80024d2:	609a      	str	r2, [r3, #8]
 80024d4:	60da      	str	r2, [r3, #12]
	if (htim_encoder->Instance == TIM1) {
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a16      	ldr	r2, [pc, #88]	; (8002534 <HAL_TIM_Encoder_MspInit+0x74>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d124      	bne.n	800252a <HAL_TIM_Encoder_MspInit+0x6a>
		/* USER CODE BEGIN TIM1_MspInit 0 */

		/* USER CODE END TIM1_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_TIM1_CLK_ENABLE();
 80024e0:	4b15      	ldr	r3, [pc, #84]	; (8002538 <HAL_TIM_Encoder_MspInit+0x78>)
 80024e2:	699b      	ldr	r3, [r3, #24]
 80024e4:	4a14      	ldr	r2, [pc, #80]	; (8002538 <HAL_TIM_Encoder_MspInit+0x78>)
 80024e6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80024ea:	6193      	str	r3, [r2, #24]
 80024ec:	4b12      	ldr	r3, [pc, #72]	; (8002538 <HAL_TIM_Encoder_MspInit+0x78>)
 80024ee:	699b      	ldr	r3, [r3, #24]
 80024f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80024f4:	60fb      	str	r3, [r7, #12]
 80024f6:	68fb      	ldr	r3, [r7, #12]

		__HAL_RCC_GPIOA_CLK_ENABLE();
 80024f8:	4b0f      	ldr	r3, [pc, #60]	; (8002538 <HAL_TIM_Encoder_MspInit+0x78>)
 80024fa:	699b      	ldr	r3, [r3, #24]
 80024fc:	4a0e      	ldr	r2, [pc, #56]	; (8002538 <HAL_TIM_Encoder_MspInit+0x78>)
 80024fe:	f043 0304 	orr.w	r3, r3, #4
 8002502:	6193      	str	r3, [r2, #24]
 8002504:	4b0c      	ldr	r3, [pc, #48]	; (8002538 <HAL_TIM_Encoder_MspInit+0x78>)
 8002506:	699b      	ldr	r3, [r3, #24]
 8002508:	f003 0304 	and.w	r3, r3, #4
 800250c:	60bb      	str	r3, [r7, #8]
 800250e:	68bb      	ldr	r3, [r7, #8]
		/**TIM1 GPIO Configuration
		 PA8     ------> TIM1_CH1
		 PA9     ------> TIM1_CH2
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8002510:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002514:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002516:	2300      	movs	r3, #0
 8002518:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Pull = GPIO_PULLUP;
 800251a:	2301      	movs	r3, #1
 800251c:	61bb      	str	r3, [r7, #24]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800251e:	f107 0310 	add.w	r3, r7, #16
 8002522:	4619      	mov	r1, r3
 8002524:	4805      	ldr	r0, [pc, #20]	; (800253c <HAL_TIM_Encoder_MspInit+0x7c>)
 8002526:	f000 fcf1 	bl	8002f0c <HAL_GPIO_Init>
		/* USER CODE BEGIN TIM1_MspInit 1 */

		/* USER CODE END TIM1_MspInit 1 */
	}

}
 800252a:	bf00      	nop
 800252c:	3720      	adds	r7, #32
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	40012c00 	.word	0x40012c00
 8002538:	40021000 	.word	0x40021000
 800253c:	40010800 	.word	0x40010800

08002540 <HAL_TIM_Base_MspInit>:
 * @brief TIM_Base MSP Initialization
 * This function configures the hardware resources used in this example
 * @param htim_base: TIM_Base handle pointer
 * @retval None
 */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim_base) {
 8002540:	b480      	push	{r7}
 8002542:	b085      	sub	sp, #20
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
	if (htim_base->Instance == TIM3) {
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a12      	ldr	r2, [pc, #72]	; (8002598 <HAL_TIM_Base_MspInit+0x58>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d10c      	bne.n	800256c <HAL_TIM_Base_MspInit+0x2c>
		/* USER CODE BEGIN TIM3_MspInit 0 */

		/* USER CODE END TIM3_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_TIM3_CLK_ENABLE();
 8002552:	4b12      	ldr	r3, [pc, #72]	; (800259c <HAL_TIM_Base_MspInit+0x5c>)
 8002554:	69db      	ldr	r3, [r3, #28]
 8002556:	4a11      	ldr	r2, [pc, #68]	; (800259c <HAL_TIM_Base_MspInit+0x5c>)
 8002558:	f043 0302 	orr.w	r3, r3, #2
 800255c:	61d3      	str	r3, [r2, #28]
 800255e:	4b0f      	ldr	r3, [pc, #60]	; (800259c <HAL_TIM_Base_MspInit+0x5c>)
 8002560:	69db      	ldr	r3, [r3, #28]
 8002562:	f003 0302 	and.w	r3, r3, #2
 8002566:	60fb      	str	r3, [r7, #12]
 8002568:	68fb      	ldr	r3, [r7, #12]
		/* USER CODE BEGIN TIM4_MspInit 1 */

		/* USER CODE END TIM4_MspInit 1 */
	}

}
 800256a:	e010      	b.n	800258e <HAL_TIM_Base_MspInit+0x4e>
	} else if (htim_base->Instance == TIM4) {
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a0b      	ldr	r2, [pc, #44]	; (80025a0 <HAL_TIM_Base_MspInit+0x60>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d10b      	bne.n	800258e <HAL_TIM_Base_MspInit+0x4e>
		__HAL_RCC_TIM4_CLK_ENABLE();
 8002576:	4b09      	ldr	r3, [pc, #36]	; (800259c <HAL_TIM_Base_MspInit+0x5c>)
 8002578:	69db      	ldr	r3, [r3, #28]
 800257a:	4a08      	ldr	r2, [pc, #32]	; (800259c <HAL_TIM_Base_MspInit+0x5c>)
 800257c:	f043 0304 	orr.w	r3, r3, #4
 8002580:	61d3      	str	r3, [r2, #28]
 8002582:	4b06      	ldr	r3, [pc, #24]	; (800259c <HAL_TIM_Base_MspInit+0x5c>)
 8002584:	69db      	ldr	r3, [r3, #28]
 8002586:	f003 0304 	and.w	r3, r3, #4
 800258a:	60bb      	str	r3, [r7, #8]
 800258c:	68bb      	ldr	r3, [r7, #8]
}
 800258e:	bf00      	nop
 8002590:	3714      	adds	r7, #20
 8002592:	46bd      	mov	sp, r7
 8002594:	bc80      	pop	{r7}
 8002596:	4770      	bx	lr
 8002598:	40000400 	.word	0x40000400
 800259c:	40021000 	.word	0x40021000
 80025a0:	40000800 	.word	0x40000800

080025a4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim) {
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b088      	sub	sp, #32
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80025ac:	f107 030c 	add.w	r3, r7, #12
 80025b0:	2200      	movs	r2, #0
 80025b2:	601a      	str	r2, [r3, #0]
 80025b4:	605a      	str	r2, [r3, #4]
 80025b6:	609a      	str	r2, [r3, #8]
 80025b8:	60da      	str	r2, [r3, #12]
	if (htim->Instance == TIM3) {
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4a18      	ldr	r2, [pc, #96]	; (8002620 <HAL_TIM_MspPostInit+0x7c>)
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d129      	bne.n	8002618 <HAL_TIM_MspPostInit+0x74>
		/* USER CODE BEGIN TIM3_MspPostInit 0 */

		/* USER CODE END TIM3_MspPostInit 0 */

		__HAL_RCC_GPIOB_CLK_ENABLE();
 80025c4:	4b17      	ldr	r3, [pc, #92]	; (8002624 <HAL_TIM_MspPostInit+0x80>)
 80025c6:	699b      	ldr	r3, [r3, #24]
 80025c8:	4a16      	ldr	r2, [pc, #88]	; (8002624 <HAL_TIM_MspPostInit+0x80>)
 80025ca:	f043 0308 	orr.w	r3, r3, #8
 80025ce:	6193      	str	r3, [r2, #24]
 80025d0:	4b14      	ldr	r3, [pc, #80]	; (8002624 <HAL_TIM_MspPostInit+0x80>)
 80025d2:	699b      	ldr	r3, [r3, #24]
 80025d4:	f003 0308 	and.w	r3, r3, #8
 80025d8:	60bb      	str	r3, [r7, #8]
 80025da:	68bb      	ldr	r3, [r7, #8]
		/**TIM3 GPIO Configuration
		 PB4     ------> TIM3_CH1
		 */
		GPIO_InitStruct.Pin = PWM_OUT_Pin;
 80025dc:	2310      	movs	r3, #16
 80025de:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025e0:	2302      	movs	r3, #2
 80025e2:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025e4:	2302      	movs	r3, #2
 80025e6:	61bb      	str	r3, [r7, #24]
		HAL_GPIO_Init(PWM_OUT_GPIO_Port, &GPIO_InitStruct);
 80025e8:	f107 030c 	add.w	r3, r7, #12
 80025ec:	4619      	mov	r1, r3
 80025ee:	480e      	ldr	r0, [pc, #56]	; (8002628 <HAL_TIM_MspPostInit+0x84>)
 80025f0:	f000 fc8c 	bl	8002f0c <HAL_GPIO_Init>

		__HAL_AFIO_REMAP_TIM3_PARTIAL();
 80025f4:	4b0d      	ldr	r3, [pc, #52]	; (800262c <HAL_TIM_MspPostInit+0x88>)
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	61fb      	str	r3, [r7, #28]
 80025fa:	69fb      	ldr	r3, [r7, #28]
 80025fc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002600:	61fb      	str	r3, [r7, #28]
 8002602:	69fb      	ldr	r3, [r7, #28]
 8002604:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002608:	61fb      	str	r3, [r7, #28]
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002610:	61fb      	str	r3, [r7, #28]
 8002612:	4a06      	ldr	r2, [pc, #24]	; (800262c <HAL_TIM_MspPostInit+0x88>)
 8002614:	69fb      	ldr	r3, [r7, #28]
 8002616:	6053      	str	r3, [r2, #4]
		/* USER CODE BEGIN TIM3_MspPostInit 1 */

		/* USER CODE END TIM3_MspPostInit 1 */
	}

}
 8002618:	bf00      	nop
 800261a:	3720      	adds	r7, #32
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}
 8002620:	40000400 	.word	0x40000400
 8002624:	40021000 	.word	0x40021000
 8002628:	40010c00 	.word	0x40010c00
 800262c:	40010000 	.word	0x40010000

08002630 <HAL_UART_MspInit>:
 * @brief UART MSP Initialization
 * This function configures the hardware resources used in this example
 * @param huart: UART handle pointer
 * @retval None
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart) {
 8002630:	b580      	push	{r7, lr}
 8002632:	b08a      	sub	sp, #40	; 0x28
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8002638:	f107 0314 	add.w	r3, r7, #20
 800263c:	2200      	movs	r2, #0
 800263e:	601a      	str	r2, [r3, #0]
 8002640:	605a      	str	r2, [r3, #4]
 8002642:	609a      	str	r2, [r3, #8]
 8002644:	60da      	str	r2, [r3, #12]
	if (huart->Instance == USART1) {
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a22      	ldr	r2, [pc, #136]	; (80026d4 <HAL_UART_MspInit+0xa4>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d13d      	bne.n	80026cc <HAL_UART_MspInit+0x9c>
		/* USER CODE BEGIN USART1_MspInit 0 */

		/* USER CODE END USART1_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_USART1_CLK_ENABLE();
 8002650:	4b21      	ldr	r3, [pc, #132]	; (80026d8 <HAL_UART_MspInit+0xa8>)
 8002652:	699b      	ldr	r3, [r3, #24]
 8002654:	4a20      	ldr	r2, [pc, #128]	; (80026d8 <HAL_UART_MspInit+0xa8>)
 8002656:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800265a:	6193      	str	r3, [r2, #24]
 800265c:	4b1e      	ldr	r3, [pc, #120]	; (80026d8 <HAL_UART_MspInit+0xa8>)
 800265e:	699b      	ldr	r3, [r3, #24]
 8002660:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002664:	613b      	str	r3, [r7, #16]
 8002666:	693b      	ldr	r3, [r7, #16]

		__HAL_RCC_GPIOB_CLK_ENABLE();
 8002668:	4b1b      	ldr	r3, [pc, #108]	; (80026d8 <HAL_UART_MspInit+0xa8>)
 800266a:	699b      	ldr	r3, [r3, #24]
 800266c:	4a1a      	ldr	r2, [pc, #104]	; (80026d8 <HAL_UART_MspInit+0xa8>)
 800266e:	f043 0308 	orr.w	r3, r3, #8
 8002672:	6193      	str	r3, [r2, #24]
 8002674:	4b18      	ldr	r3, [pc, #96]	; (80026d8 <HAL_UART_MspInit+0xa8>)
 8002676:	699b      	ldr	r3, [r3, #24]
 8002678:	f003 0308 	and.w	r3, r3, #8
 800267c:	60fb      	str	r3, [r7, #12]
 800267e:	68fb      	ldr	r3, [r7, #12]
		/**USART1 GPIO Configuration
		 PB6     ------> USART1_TX
		 PB7     ------> USART1_RX
		 */
		GPIO_InitStruct.Pin = TxD_Pin;
 8002680:	2340      	movs	r3, #64	; 0x40
 8002682:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002684:	2302      	movs	r3, #2
 8002686:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002688:	2303      	movs	r3, #3
 800268a:	623b      	str	r3, [r7, #32]
		HAL_GPIO_Init(TxD_GPIO_Port, &GPIO_InitStruct);
 800268c:	f107 0314 	add.w	r3, r7, #20
 8002690:	4619      	mov	r1, r3
 8002692:	4812      	ldr	r0, [pc, #72]	; (80026dc <HAL_UART_MspInit+0xac>)
 8002694:	f000 fc3a 	bl	8002f0c <HAL_GPIO_Init>

		GPIO_InitStruct.Pin = RxD_Pin;
 8002698:	2380      	movs	r3, #128	; 0x80
 800269a:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800269c:	2300      	movs	r3, #0
 800269e:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a0:	2300      	movs	r3, #0
 80026a2:	61fb      	str	r3, [r7, #28]
		HAL_GPIO_Init(RxD_GPIO_Port, &GPIO_InitStruct);
 80026a4:	f107 0314 	add.w	r3, r7, #20
 80026a8:	4619      	mov	r1, r3
 80026aa:	480c      	ldr	r0, [pc, #48]	; (80026dc <HAL_UART_MspInit+0xac>)
 80026ac:	f000 fc2e 	bl	8002f0c <HAL_GPIO_Init>

		__HAL_AFIO_REMAP_USART1_ENABLE();
 80026b0:	4b0b      	ldr	r3, [pc, #44]	; (80026e0 <HAL_UART_MspInit+0xb0>)
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	627b      	str	r3, [r7, #36]	; 0x24
 80026b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026b8:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80026bc:	627b      	str	r3, [r7, #36]	; 0x24
 80026be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026c0:	f043 0304 	orr.w	r3, r3, #4
 80026c4:	627b      	str	r3, [r7, #36]	; 0x24
 80026c6:	4a06      	ldr	r2, [pc, #24]	; (80026e0 <HAL_UART_MspInit+0xb0>)
 80026c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ca:	6053      	str	r3, [r2, #4]
		/* USER CODE BEGIN USART1_MspInit 1 */

		/* USER CODE END USART1_MspInit 1 */
	}

}
 80026cc:	bf00      	nop
 80026ce:	3728      	adds	r7, #40	; 0x28
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	40013800 	.word	0x40013800
 80026d8:	40021000 	.word	0x40021000
 80026dc:	40010c00 	.word	0x40010c00
 80026e0:	40010000 	.word	0x40010000

080026e4 <NMI_Handler>:
/*           Cortex-M3 Processor Interruption and Exception Handlers          */
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void) {
 80026e4:	b580      	push	{r7, lr}
 80026e6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN NonMaskableInt_IRQn 0 */

	/* USER CODE END NonMaskableInt_IRQn 0 */
	HAL_RCC_NMI_IRQHandler();
 80026e8:	f001 fb1e 	bl	8003d28 <HAL_RCC_NMI_IRQHandler>
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 80026ec:	e7fe      	b.n	80026ec <NMI_Handler+0x8>

080026ee <HardFault_Handler>:
}

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void) {
 80026ee:	b480      	push	{r7}
 80026f0:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1) {
 80026f2:	e7fe      	b.n	80026f2 <HardFault_Handler+0x4>

080026f4 <MemManage_Handler>:
}

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void) {
 80026f4:	b480      	push	{r7}
 80026f6:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1) {
 80026f8:	e7fe      	b.n	80026f8 <MemManage_Handler+0x4>

080026fa <BusFault_Handler>:
}

/**
 * @brief This function handles Prefetch fault, memory access fault.
 */
void BusFault_Handler(void) {
 80026fa:	b480      	push	{r7}
 80026fc:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1) {
 80026fe:	e7fe      	b.n	80026fe <BusFault_Handler+0x4>

08002700 <UsageFault_Handler>:
}

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void) {
 8002700:	b480      	push	{r7}
 8002702:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1) {
 8002704:	e7fe      	b.n	8002704 <UsageFault_Handler+0x4>

08002706 <SVC_Handler>:
}

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void) {
 8002706:	b480      	push	{r7}
 8002708:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 800270a:	bf00      	nop
 800270c:	46bd      	mov	sp, r7
 800270e:	bc80      	pop	{r7}
 8002710:	4770      	bx	lr

08002712 <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void) {
 8002712:	b480      	push	{r7}
 8002714:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 8002716:	bf00      	nop
 8002718:	46bd      	mov	sp, r7
 800271a:	bc80      	pop	{r7}
 800271c:	4770      	bx	lr

0800271e <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void) {
 800271e:	b480      	push	{r7}
 8002720:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 8002722:	bf00      	nop
 8002724:	46bd      	mov	sp, r7
 8002726:	bc80      	pop	{r7}
 8002728:	4770      	bx	lr

0800272a <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void) {
 800272a:	b580      	push	{r7, lr}
 800272c:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SysTick_IRQn 0 */

	/* USER CODE END SysTick_IRQn 0 */
	HAL_IncTick();
 800272e:	f000 f88d 	bl	800284c <HAL_IncTick>
	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 8002732:	bf00      	nop
 8002734:	bd80      	pop	{r7, pc}

08002736 <EXTI15_10_IRQHandler>:
/******************************************************************************/

/**
 * @brief This function handles EXTI line[15:10] interrupts.
 */
void EXTI15_10_IRQHandler(void) {
 8002736:	b580      	push	{r7, lr}
 8002738:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN EXTI15_10_IRQn 0 */

	/* USER CODE END EXTI15_10_IRQn 0 */
	HAL_GPIO_EXTI_IRQHandler(LEFT_Pin);
 800273a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800273e:	f000 fd99 	bl	8003274 <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler(RIGHT_Pin);
 8002742:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002746:	f000 fd95 	bl	8003274 <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler(ENC_KN_Pin);
 800274a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800274e:	f000 fd91 	bl	8003274 <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler(KN2_Pin);
 8002752:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002756:	f000 fd8d 	bl	8003274 <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler(KN1_Pin);
 800275a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800275e:	f000 fd89 	bl	8003274 <HAL_GPIO_EXTI_IRQHandler>
	/* USER CODE BEGIN EXTI15_10_IRQn 1 */

	/* USER CODE END EXTI15_10_IRQn 1 */
}
 8002762:	bf00      	nop
 8002764:	bd80      	pop	{r7, pc}

08002766 <SystemInit>:
 *         SystemCoreClock variable.
 * @note   This function should be used only after reset.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 8002766:	b480      	push	{r7}
 8002768:	af00      	add	r7, sp, #0

	/* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800276a:	bf00      	nop
 800276c:	46bd      	mov	sp, r7
 800276e:	bc80      	pop	{r7}
 8002770:	4770      	bx	lr
	...

08002774 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002774:	f7ff fff7 	bl	8002766 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002778:	480b      	ldr	r0, [pc, #44]	; (80027a8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800277a:	490c      	ldr	r1, [pc, #48]	; (80027ac <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800277c:	4a0c      	ldr	r2, [pc, #48]	; (80027b0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800277e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002780:	e002      	b.n	8002788 <LoopCopyDataInit>

08002782 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002782:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002784:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002786:	3304      	adds	r3, #4

08002788 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002788:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800278a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800278c:	d3f9      	bcc.n	8002782 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800278e:	4a09      	ldr	r2, [pc, #36]	; (80027b4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002790:	4c09      	ldr	r4, [pc, #36]	; (80027b8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002792:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002794:	e001      	b.n	800279a <LoopFillZerobss>

08002796 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002796:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002798:	3204      	adds	r2, #4

0800279a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800279a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800279c:	d3fb      	bcc.n	8002796 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800279e:	f002 fadd 	bl	8004d5c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80027a2:	f7fe ff57 	bl	8001654 <main>
  bx lr
 80027a6:	4770      	bx	lr
  ldr r0, =_sdata
 80027a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027ac:	20000084 	.word	0x20000084
  ldr r2, =_sidata
 80027b0:	08005d18 	.word	0x08005d18
  ldr r2, =_sbss
 80027b4:	20000084 	.word	0x20000084
  ldr r4, =_ebss
 80027b8:	20000274 	.word	0x20000274

080027bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80027bc:	e7fe      	b.n	80027bc <ADC1_2_IRQHandler>
	...

080027c0 <HAL_Init>:
 * @note   SysTick is used as time base for the HAL_Delay() function, the application
 *         need to ensure that the SysTick time base is always set to 1 millisecond
 *         to have correct HAL operation.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_Init(void) {
 80027c0:	b580      	push	{r7, lr}
 80027c2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

	/* Prefetch buffer is not available on value line devices */
	__HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027c4:	4b08      	ldr	r3, [pc, #32]	; (80027e8 <HAL_Init+0x28>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a07      	ldr	r2, [pc, #28]	; (80027e8 <HAL_Init+0x28>)
 80027ca:	f043 0310 	orr.w	r3, r3, #16
 80027ce:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

	/* Set Interrupt Group Priority */
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027d0:	2003      	movs	r0, #3
 80027d2:	f000 fb59 	bl	8002e88 <HAL_NVIC_SetPriorityGrouping>

	/* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
	HAL_InitTick(TICK_INT_PRIORITY);
 80027d6:	200f      	movs	r0, #15
 80027d8:	f000 f808 	bl	80027ec <HAL_InitTick>

	/* Init the low level hardware */
	HAL_MspInit();
 80027dc:	f7ff fdb2 	bl	8002344 <HAL_MspInit>

	/* Return function status */
	return HAL_OK;
 80027e0:	2300      	movs	r3, #0
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	40022000 	.word	0x40022000

080027ec <HAL_InitTick>:
 *       The function is declared as __weak  to be overwritten  in case of other
 *       implementation  in user file.
 * @param TickPriority Tick interrupt priority.
 * @retval HAL status
 */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority) {
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
	/* Configure the SysTick to have interrupt in 1ms time basis*/
	if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U) {
 80027f4:	4b12      	ldr	r3, [pc, #72]	; (8002840 <HAL_InitTick+0x54>)
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	4b12      	ldr	r3, [pc, #72]	; (8002844 <HAL_InitTick+0x58>)
 80027fa:	781b      	ldrb	r3, [r3, #0]
 80027fc:	4619      	mov	r1, r3
 80027fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002802:	fbb3 f3f1 	udiv	r3, r3, r1
 8002806:	fbb2 f3f3 	udiv	r3, r2, r3
 800280a:	4618      	mov	r0, r3
 800280c:	f000 fb71 	bl	8002ef2 <HAL_SYSTICK_Config>
 8002810:	4603      	mov	r3, r0
 8002812:	2b00      	cmp	r3, #0
 8002814:	d001      	beq.n	800281a <HAL_InitTick+0x2e>
		return HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	e00e      	b.n	8002838 <HAL_InitTick+0x4c>
	}

	/* Configure the SysTick IRQ priority */
	if (TickPriority < (1UL << __NVIC_PRIO_BITS)) {
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2b0f      	cmp	r3, #15
 800281e:	d80a      	bhi.n	8002836 <HAL_InitTick+0x4a>
		HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002820:	2200      	movs	r2, #0
 8002822:	6879      	ldr	r1, [r7, #4]
 8002824:	f04f 30ff 	mov.w	r0, #4294967295
 8002828:	f000 fb39 	bl	8002e9e <HAL_NVIC_SetPriority>
		uwTickPrio = TickPriority;
 800282c:	4a06      	ldr	r2, [pc, #24]	; (8002848 <HAL_InitTick+0x5c>)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6013      	str	r3, [r2, #0]
	} else {
		return HAL_ERROR;
	}

	/* Return function status */
	return HAL_OK;
 8002832:	2300      	movs	r3, #0
 8002834:	e000      	b.n	8002838 <HAL_InitTick+0x4c>
		return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
}
 8002838:	4618      	mov	r0, r3
 800283a:	3708      	adds	r7, #8
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}
 8002840:	20000014 	.word	0x20000014
 8002844:	2000001c 	.word	0x2000001c
 8002848:	20000018 	.word	0x20000018

0800284c <HAL_IncTick>:
 *       in SysTick ISR.
 * @note This function is declared as __weak to be overwritten in case of other
 *      implementations in user file.
 * @retval None
 */
__weak void HAL_IncTick(void) {
 800284c:	b480      	push	{r7}
 800284e:	af00      	add	r7, sp, #0
	uwTick += uwTickFreq;
 8002850:	4b05      	ldr	r3, [pc, #20]	; (8002868 <HAL_IncTick+0x1c>)
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	461a      	mov	r2, r3
 8002856:	4b05      	ldr	r3, [pc, #20]	; (800286c <HAL_IncTick+0x20>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4413      	add	r3, r2
 800285c:	4a03      	ldr	r2, [pc, #12]	; (800286c <HAL_IncTick+0x20>)
 800285e:	6013      	str	r3, [r2, #0]
}
 8002860:	bf00      	nop
 8002862:	46bd      	mov	sp, r7
 8002864:	bc80      	pop	{r7}
 8002866:	4770      	bx	lr
 8002868:	2000001c 	.word	0x2000001c
 800286c:	20000270 	.word	0x20000270

08002870 <HAL_GetTick>:
 * @brief Provides a tick value in millisecond.
 * @note  This function is declared as __weak to be overwritten in case of other
 *       implementations in user file.
 * @retval tick value
 */
__weak uint32_t HAL_GetTick(void) {
 8002870:	b480      	push	{r7}
 8002872:	af00      	add	r7, sp, #0
	return uwTick;
 8002874:	4b02      	ldr	r3, [pc, #8]	; (8002880 <HAL_GetTick+0x10>)
 8002876:	681b      	ldr	r3, [r3, #0]
}
 8002878:	4618      	mov	r0, r3
 800287a:	46bd      	mov	sp, r7
 800287c:	bc80      	pop	{r7}
 800287e:	4770      	bx	lr
 8002880:	20000270 	.word	0x20000270

08002884 <HAL_Delay>:
 * @note This function is declared as __weak to be overwritten in case of other
 *       implementations in user file.
 * @param Delay specifies the delay time length, in milliseconds.
 * @retval None
 */
__weak void HAL_Delay(uint32_t Delay) {
 8002884:	b580      	push	{r7, lr}
 8002886:	b084      	sub	sp, #16
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = HAL_GetTick();
 800288c:	f7ff fff0 	bl	8002870 <HAL_GetTick>
 8002890:	60b8      	str	r0, [r7, #8]
	uint32_t wait = Delay;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	60fb      	str	r3, [r7, #12]

	/* Add a freq to guarantee minimum wait */
	if (wait < HAL_MAX_DELAY) {
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800289c:	d005      	beq.n	80028aa <HAL_Delay+0x26>
		wait += (uint32_t) (uwTickFreq);
 800289e:	4b0a      	ldr	r3, [pc, #40]	; (80028c8 <HAL_Delay+0x44>)
 80028a0:	781b      	ldrb	r3, [r3, #0]
 80028a2:	461a      	mov	r2, r3
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	4413      	add	r3, r2
 80028a8:	60fb      	str	r3, [r7, #12]
	}

	while ((HAL_GetTick() - tickstart) < wait) {
 80028aa:	bf00      	nop
 80028ac:	f7ff ffe0 	bl	8002870 <HAL_GetTick>
 80028b0:	4602      	mov	r2, r0
 80028b2:	68bb      	ldr	r3, [r7, #8]
 80028b4:	1ad3      	subs	r3, r2, r3
 80028b6:	68fa      	ldr	r2, [r7, #12]
 80028b8:	429a      	cmp	r2, r3
 80028ba:	d8f7      	bhi.n	80028ac <HAL_Delay+0x28>
	}
}
 80028bc:	bf00      	nop
 80028be:	bf00      	nop
 80028c0:	3710      	adds	r7, #16
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	2000001c 	.word	0x2000001c

080028cc <HAL_ADC_Init>:
 *         ADC and scope of regular group. For parameters details, see comments 
 *         of structure "ADC_InitTypeDef".
 * @param  hadc: ADC handle
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc) {
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b086      	sub	sp, #24
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028d4:	2300      	movs	r3, #0
 80028d6:	75fb      	strb	r3, [r7, #23]
	uint32_t tmp_cr1 = 0U;
 80028d8:	2300      	movs	r3, #0
 80028da:	613b      	str	r3, [r7, #16]
	uint32_t tmp_cr2 = 0U;
 80028dc:	2300      	movs	r3, #0
 80028de:	60bb      	str	r3, [r7, #8]
	uint32_t tmp_sqr1 = 0U;
 80028e0:	2300      	movs	r3, #0
 80028e2:	60fb      	str	r3, [r7, #12]

	/* Check ADC handle */
	if (hadc == NULL) {
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d101      	bne.n	80028ee <HAL_ADC_Init+0x22>
		return HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	e0be      	b.n	8002a6c <HAL_ADC_Init+0x1a0>
	assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
	assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
	assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
	assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));

	if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE) {
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	2b00      	cmp	r3, #0
	/* Refer to header of this file for more details on clock enabling          */
	/* procedure.                                                               */

	/* Actions performed only if ADC is coming from state reset:                */
	/* - Initialization of ADC MSP                                              */
	if (hadc->State == HAL_ADC_STATE_RESET) {
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d109      	bne.n	8002910 <HAL_ADC_Init+0x44>
		/* Initialize ADC error code */
		ADC_CLEAR_ERRORCODE(hadc);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2200      	movs	r2, #0
 8002900:	62da      	str	r2, [r3, #44]	; 0x2c

		/* Allocate lock resource and initialize it */
		hadc->Lock = HAL_UNLOCKED;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2200      	movs	r2, #0
 8002906:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
		/* Init the low level hardware */
		HAL_ADC_MspInit(hadc);
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f7ff fd4c 	bl	80023a8 <HAL_ADC_MspInit>
	/* Stop potential conversion on going, on regular and injected groups */
	/* Disable ADC peripheral */
	/* Note: In case of ADC already enabled, precaution to not launch an        */
	/*       unwanted conversion while modifying register CR2 by writing 1 to   */
	/*       bit ADON.                                                          */
	tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002910:	6878      	ldr	r0, [r7, #4]
 8002912:	f000 f9ab 	bl	8002c6c <ADC_ConversionStop_Disable>
 8002916:	4603      	mov	r3, r0
 8002918:	75fb      	strb	r3, [r7, #23]

	/* Configuration of ADC parameters if previous preliminary actions are      */
	/* correctly completed.                                                     */
	if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800291e:	f003 0310 	and.w	r3, r3, #16
 8002922:	2b00      	cmp	r3, #0
 8002924:	f040 8099 	bne.w	8002a5a <HAL_ADC_Init+0x18e>
			&& (tmp_hal_status == HAL_OK)) {
 8002928:	7dfb      	ldrb	r3, [r7, #23]
 800292a:	2b00      	cmp	r3, #0
 800292c:	f040 8095 	bne.w	8002a5a <HAL_ADC_Init+0x18e>
		/* Set ADC state */
		ADC_STATE_CLR_SET(hadc->State,
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002934:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002938:	f023 0302 	bic.w	r3, r3, #2
 800293c:	f043 0202 	orr.w	r2, r3, #2
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	629a      	str	r2, [r3, #40]	; 0x28
		/*  - continuous conversion mode                                          */
		/* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
		/*       HAL_ADC_Start_xxx functions because if set in this function,     */
		/*       a conversion on injected group would start a conversion also on  */
		/*       regular group after ADC enabling.                                */
		tmp_cr2 |= (hadc->Init.DataAlign
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	685a      	ldr	r2, [r3, #4]
				| ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	69db      	ldr	r3, [r3, #28]
 800294c:	431a      	orrs	r2, r3
				| ADC_CR2_CONTINUOUS((uint32_t )hadc->Init.ContinuousConvMode));
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	7b1b      	ldrb	r3, [r3, #12]
 8002952:	005b      	lsls	r3, r3, #1
 8002954:	4313      	orrs	r3, r2
		tmp_cr2 |= (hadc->Init.DataAlign
 8002956:	68ba      	ldr	r2, [r7, #8]
 8002958:	4313      	orrs	r3, r2
 800295a:	60bb      	str	r3, [r7, #8]

		/* Configuration of ADC:                                                  */
		/*  - scan mode                                                           */
		/*  - discontinuous mode disable/enable                                   */
		/*  - discontinuous mode number of conversions                            */
		tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002964:	d003      	beq.n	800296e <HAL_ADC_Init+0xa2>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	689b      	ldr	r3, [r3, #8]
 800296a:	2b01      	cmp	r3, #1
 800296c:	d102      	bne.n	8002974 <HAL_ADC_Init+0xa8>
 800296e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002972:	e000      	b.n	8002976 <HAL_ADC_Init+0xaa>
 8002974:	2300      	movs	r3, #0
 8002976:	693a      	ldr	r2, [r7, #16]
 8002978:	4313      	orrs	r3, r2
 800297a:	613b      	str	r3, [r7, #16]

		/* Enable discontinuous mode only if continuous mode is disabled */
		/* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
		/*       discontinuous is set anyway, but will have no effect on ADC HW.  */
		if (hadc->Init.DiscontinuousConvMode == ENABLE) {
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	7d1b      	ldrb	r3, [r3, #20]
 8002980:	2b01      	cmp	r3, #1
 8002982:	d119      	bne.n	80029b8 <HAL_ADC_Init+0xec>
			if (hadc->Init.ContinuousConvMode == DISABLE) {
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	7b1b      	ldrb	r3, [r3, #12]
 8002988:	2b00      	cmp	r3, #0
 800298a:	d109      	bne.n	80029a0 <HAL_ADC_Init+0xd4>
				/* Enable the selected ADC regular discontinuous mode */
				/* Set the number of channels to be converted in discontinuous mode */
				SET_BIT(tmp_cr1,
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	699b      	ldr	r3, [r3, #24]
 8002990:	3b01      	subs	r3, #1
 8002992:	035a      	lsls	r2, r3, #13
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	4313      	orrs	r3, r2
 8002998:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800299c:	613b      	str	r3, [r7, #16]
 800299e:	e00b      	b.n	80029b8 <HAL_ADC_Init+0xec>
			} else {
				/* ADC regular group settings continuous and sequencer discontinuous*/
				/* cannot be enabled simultaneously.                                */

				/* Update ADC state machine to error */
				SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029a4:	f043 0220 	orr.w	r2, r3, #32
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	629a      	str	r2, [r3, #40]	; 0x28

				/* Set ADC error code to ADC IP internal error */
				SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029b0:	f043 0201 	orr.w	r2, r3, #1
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	62da      	str	r2, [r3, #44]	; 0x2c
			}
		}

		/* Update ADC configuration register CR1 with previous settings */
		MODIFY_REG(hadc->Instance->CR1,
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	693a      	ldr	r2, [r7, #16]
 80029c8:	430a      	orrs	r2, r1
 80029ca:	605a      	str	r2, [r3, #4]
				ADC_CR1_SCAN | ADC_CR1_DISCEN | ADC_CR1_DISCNUM, tmp_cr1);

		/* Update ADC configuration register CR2 with previous settings */
		MODIFY_REG(hadc->Instance->CR2,
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	689a      	ldr	r2, [r3, #8]
 80029d2:	4b28      	ldr	r3, [pc, #160]	; (8002a74 <HAL_ADC_Init+0x1a8>)
 80029d4:	4013      	ands	r3, r2
 80029d6:	687a      	ldr	r2, [r7, #4]
 80029d8:	6812      	ldr	r2, [r2, #0]
 80029da:	68b9      	ldr	r1, [r7, #8]
 80029dc:	430b      	orrs	r3, r1
 80029de:	6093      	str	r3, [r2, #8]
		/*   Note: Scan mode is present by hardware on this device and, if        */
		/*   disabled, discards automatically nb of conversions. Anyway, nb of    */
		/*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
		/* - if scan mode is enabled, regular channels sequence length is set to  */
		/*   parameter "NbrOfConversion"                                          */
		if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE) {
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029e8:	d003      	beq.n	80029f2 <HAL_ADC_Init+0x126>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	2b01      	cmp	r3, #1
 80029f0:	d104      	bne.n	80029fc <HAL_ADC_Init+0x130>
			tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	691b      	ldr	r3, [r3, #16]
 80029f6:	3b01      	subs	r3, #1
 80029f8:	051b      	lsls	r3, r3, #20
 80029fa:	60fb      	str	r3, [r7, #12]
		}

		MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, tmp_sqr1);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a02:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	68fa      	ldr	r2, [r7, #12]
 8002a0c:	430a      	orrs	r2, r1
 8002a0e:	62da      	str	r2, [r3, #44]	; 0x2c
		/* ensure of no potential problem of ADC core IP clocking.                */
		/* Check through register CR2 (excluding bits set in other functions:     */
		/* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
		/* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
		/* measurement path bit (TSVREFE).                                        */
		if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	689a      	ldr	r2, [r3, #8]
 8002a16:	4b18      	ldr	r3, [pc, #96]	; (8002a78 <HAL_ADC_Init+0x1ac>)
 8002a18:	4013      	ands	r3, r2
 8002a1a:	68ba      	ldr	r2, [r7, #8]
 8002a1c:	429a      	cmp	r2, r3
 8002a1e:	d10b      	bne.n	8002a38 <HAL_ADC_Init+0x16c>
						ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
						ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
						ADC_CR2_TSVREFE )) == tmp_cr2) {
			/* Set ADC error code to none */
			ADC_CLEAR_ERRORCODE(hadc);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2200      	movs	r2, #0
 8002a24:	62da      	str	r2, [r3, #44]	; 0x2c

			/* Set the ADC state */
			ADC_STATE_CLR_SET(hadc->State,
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a2a:	f023 0303 	bic.w	r3, r3, #3
 8002a2e:	f043 0201 	orr.w	r2, r3, #1
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	629a      	str	r2, [r3, #40]	; 0x28
		if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002a36:	e018      	b.n	8002a6a <HAL_ADC_Init+0x19e>
					HAL_ADC_STATE_BUSY_INTERNAL,
					HAL_ADC_STATE_READY);
		} else {
			/* Update ADC state machine to error */
			ADC_STATE_CLR_SET(hadc->State,
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a3c:	f023 0312 	bic.w	r3, r3, #18
 8002a40:	f043 0210 	orr.w	r2, r3, #16
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	629a      	str	r2, [r3, #40]	; 0x28
					HAL_ADC_STATE_BUSY_INTERNAL,
					HAL_ADC_STATE_ERROR_INTERNAL);

			/* Set ADC error code to ADC IP internal error */
			SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a4c:	f043 0201 	orr.w	r2, r3, #1
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	62da      	str	r2, [r3, #44]	; 0x2c

			tmp_hal_status = HAL_ERROR;
 8002a54:	2301      	movs	r3, #1
 8002a56:	75fb      	strb	r3, [r7, #23]
		if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002a58:	e007      	b.n	8002a6a <HAL_ADC_Init+0x19e>
		}

	} else {
		/* Update ADC state machine to error */
		SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a5e:	f043 0210 	orr.w	r2, r3, #16
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	629a      	str	r2, [r3, #40]	; 0x28

		tmp_hal_status = HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	75fb      	strb	r3, [r7, #23]
	}

	/* Return function status */
	return tmp_hal_status;
 8002a6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	3718      	adds	r7, #24
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}
 8002a74:	ffe1f7fd 	.word	0xffe1f7fd
 8002a78:	ff1f0efe 	.word	0xff1f0efe

08002a7c <HAL_ADC_ConfigChannel>:
 * @param  hadc: ADC handle
 * @param  sConfig: Structure of ADC channel for regular group.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc,
		ADC_ChannelConfTypeDef *sConfig) {
 8002a7c:	b480      	push	{r7}
 8002a7e:	b085      	sub	sp, #20
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
 8002a84:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a86:	2300      	movs	r3, #0
 8002a88:	73fb      	strb	r3, [r7, #15]
	__IO uint32_t wait_loop_index = 0U;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	60bb      	str	r3, [r7, #8]
	assert_param(IS_ADC_CHANNEL(sConfig->Channel));
	assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
	assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

	/* Process locked */
	__HAL_LOCK(hadc);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d101      	bne.n	8002a9c <HAL_ADC_ConfigChannel+0x20>
 8002a98:	2302      	movs	r3, #2
 8002a9a:	e0dc      	b.n	8002c56 <HAL_ADC_ConfigChannel+0x1da>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2201      	movs	r2, #1
 8002aa0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	/* Regular sequence configuration */
	/* For Rank 1 to 6 */
	if (sConfig->Rank < 7U) {
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	2b06      	cmp	r3, #6
 8002aaa:	d81c      	bhi.n	8002ae6 <HAL_ADC_ConfigChannel+0x6a>
		MODIFY_REG(hadc->Instance->SQR3,
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	685a      	ldr	r2, [r3, #4]
 8002ab6:	4613      	mov	r3, r2
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	4413      	add	r3, r2
 8002abc:	3b05      	subs	r3, #5
 8002abe:	221f      	movs	r2, #31
 8002ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac4:	43db      	mvns	r3, r3
 8002ac6:	4019      	ands	r1, r3
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	6818      	ldr	r0, [r3, #0]
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	685a      	ldr	r2, [r3, #4]
 8002ad0:	4613      	mov	r3, r2
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	4413      	add	r3, r2
 8002ad6:	3b05      	subs	r3, #5
 8002ad8:	fa00 f203 	lsl.w	r2, r0, r3
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	430a      	orrs	r2, r1
 8002ae2:	635a      	str	r2, [r3, #52]	; 0x34
 8002ae4:	e03c      	b.n	8002b60 <HAL_ADC_ConfigChannel+0xe4>
				ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank),
				ADC_SQR3_RK(sConfig->Channel, sConfig->Rank));
	}
	/* For Rank 7 to 12 */
	else if (sConfig->Rank < 13U) {
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	2b0c      	cmp	r3, #12
 8002aec:	d81c      	bhi.n	8002b28 <HAL_ADC_ConfigChannel+0xac>
		MODIFY_REG(hadc->Instance->SQR2,
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	685a      	ldr	r2, [r3, #4]
 8002af8:	4613      	mov	r3, r2
 8002afa:	009b      	lsls	r3, r3, #2
 8002afc:	4413      	add	r3, r2
 8002afe:	3b23      	subs	r3, #35	; 0x23
 8002b00:	221f      	movs	r2, #31
 8002b02:	fa02 f303 	lsl.w	r3, r2, r3
 8002b06:	43db      	mvns	r3, r3
 8002b08:	4019      	ands	r1, r3
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	6818      	ldr	r0, [r3, #0]
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	685a      	ldr	r2, [r3, #4]
 8002b12:	4613      	mov	r3, r2
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	4413      	add	r3, r2
 8002b18:	3b23      	subs	r3, #35	; 0x23
 8002b1a:	fa00 f203 	lsl.w	r2, r0, r3
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	430a      	orrs	r2, r1
 8002b24:	631a      	str	r2, [r3, #48]	; 0x30
 8002b26:	e01b      	b.n	8002b60 <HAL_ADC_ConfigChannel+0xe4>
				ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank),
				ADC_SQR2_RK(sConfig->Channel, sConfig->Rank));
	}
	/* For Rank 13 to 16 */
	else {
		MODIFY_REG(hadc->Instance->SQR1,
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	685a      	ldr	r2, [r3, #4]
 8002b32:	4613      	mov	r3, r2
 8002b34:	009b      	lsls	r3, r3, #2
 8002b36:	4413      	add	r3, r2
 8002b38:	3b41      	subs	r3, #65	; 0x41
 8002b3a:	221f      	movs	r2, #31
 8002b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b40:	43db      	mvns	r3, r3
 8002b42:	4019      	ands	r1, r3
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	6818      	ldr	r0, [r3, #0]
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	685a      	ldr	r2, [r3, #4]
 8002b4c:	4613      	mov	r3, r2
 8002b4e:	009b      	lsls	r3, r3, #2
 8002b50:	4413      	add	r3, r2
 8002b52:	3b41      	subs	r3, #65	; 0x41
 8002b54:	fa00 f203 	lsl.w	r2, r0, r3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	430a      	orrs	r2, r1
 8002b5e:	62da      	str	r2, [r3, #44]	; 0x2c
				ADC_SQR1_RK(sConfig->Channel, sConfig->Rank));
	}

	/* Channel sampling time configuration */
	/* For channels 10 to 17 */
	if (sConfig->Channel >= ADC_CHANNEL_10) {
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	2b09      	cmp	r3, #9
 8002b66:	d91c      	bls.n	8002ba2 <HAL_ADC_ConfigChannel+0x126>
		MODIFY_REG(hadc->Instance->SMPR1,
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	68d9      	ldr	r1, [r3, #12]
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	4613      	mov	r3, r2
 8002b74:	005b      	lsls	r3, r3, #1
 8002b76:	4413      	add	r3, r2
 8002b78:	3b1e      	subs	r3, #30
 8002b7a:	2207      	movs	r2, #7
 8002b7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b80:	43db      	mvns	r3, r3
 8002b82:	4019      	ands	r1, r3
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	6898      	ldr	r0, [r3, #8]
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	4613      	mov	r3, r2
 8002b8e:	005b      	lsls	r3, r3, #1
 8002b90:	4413      	add	r3, r2
 8002b92:	3b1e      	subs	r3, #30
 8002b94:	fa00 f203 	lsl.w	r2, r0, r3
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	430a      	orrs	r2, r1
 8002b9e:	60da      	str	r2, [r3, #12]
 8002ba0:	e019      	b.n	8002bd6 <HAL_ADC_ConfigChannel+0x15a>
				ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel),
				ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel));
	} else /* For channels 0 to 9 */
	{
		MODIFY_REG(hadc->Instance->SMPR2,
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	6919      	ldr	r1, [r3, #16]
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	4613      	mov	r3, r2
 8002bae:	005b      	lsls	r3, r3, #1
 8002bb0:	4413      	add	r3, r2
 8002bb2:	2207      	movs	r2, #7
 8002bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb8:	43db      	mvns	r3, r3
 8002bba:	4019      	ands	r1, r3
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	6898      	ldr	r0, [r3, #8]
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	4613      	mov	r3, r2
 8002bc6:	005b      	lsls	r3, r3, #1
 8002bc8:	4413      	add	r3, r2
 8002bca:	fa00 f203 	lsl.w	r2, r0, r3
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	430a      	orrs	r2, r1
 8002bd4:	611a      	str	r2, [r3, #16]
				ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel));
	}

	/* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
	/* and VREFINT measurement path.                                            */
	if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	2b10      	cmp	r3, #16
 8002bdc:	d003      	beq.n	8002be6 <HAL_ADC_ConfigChannel+0x16a>
			|| (sConfig->Channel == ADC_CHANNEL_VREFINT)) {
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	2b11      	cmp	r3, #17
 8002be4:	d132      	bne.n	8002c4c <HAL_ADC_ConfigChannel+0x1d0>
		/* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
		/* measurement channels (VrefInt/TempSensor). If these channels are       */
		/* intended to be set on other ADC instances, an error is reported.       */
		if (hadc->Instance == ADC1) {
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4a1d      	ldr	r2, [pc, #116]	; (8002c60 <HAL_ADC_ConfigChannel+0x1e4>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d125      	bne.n	8002c3c <HAL_ADC_ConfigChannel+0x1c0>
			if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET) {
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	689b      	ldr	r3, [r3, #8]
 8002bf6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d126      	bne.n	8002c4c <HAL_ADC_ConfigChannel+0x1d0>
				SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	689a      	ldr	r2, [r3, #8]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002c0c:	609a      	str	r2, [r3, #8]

				if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) {
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	2b10      	cmp	r3, #16
 8002c14:	d11a      	bne.n	8002c4c <HAL_ADC_ConfigChannel+0x1d0>
					/* Delay for temperature sensor stabilization time */
					/* Compute number of CPU cycles to wait for */
					wait_loop_index = (ADC_TEMPSENSOR_DELAY_US
							* (SystemCoreClock / 1000000U));
 8002c16:	4b13      	ldr	r3, [pc, #76]	; (8002c64 <HAL_ADC_ConfigChannel+0x1e8>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a13      	ldr	r2, [pc, #76]	; (8002c68 <HAL_ADC_ConfigChannel+0x1ec>)
 8002c1c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c20:	0c9a      	lsrs	r2, r3, #18
 8002c22:	4613      	mov	r3, r2
 8002c24:	009b      	lsls	r3, r3, #2
 8002c26:	4413      	add	r3, r2
 8002c28:	005b      	lsls	r3, r3, #1
					wait_loop_index = (ADC_TEMPSENSOR_DELAY_US
 8002c2a:	60bb      	str	r3, [r7, #8]
					while (wait_loop_index != 0U) {
 8002c2c:	e002      	b.n	8002c34 <HAL_ADC_ConfigChannel+0x1b8>
						wait_loop_index--;
 8002c2e:	68bb      	ldr	r3, [r7, #8]
 8002c30:	3b01      	subs	r3, #1
 8002c32:	60bb      	str	r3, [r7, #8]
					while (wait_loop_index != 0U) {
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d1f9      	bne.n	8002c2e <HAL_ADC_ConfigChannel+0x1b2>
 8002c3a:	e007      	b.n	8002c4c <HAL_ADC_ConfigChannel+0x1d0>
					}
				}
			}
		} else {
			/* Update ADC state machine to error */
			SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c40:	f043 0220 	orr.w	r2, r3, #32
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	629a      	str	r2, [r3, #40]	; 0x28

			tmp_hal_status = HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	73fb      	strb	r3, [r7, #15]
		}
	}

	/* Process unlocked */
	__HAL_UNLOCK(hadc);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	/* Return function status */
	return tmp_hal_status;
 8002c54:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	3714      	adds	r7, #20
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bc80      	pop	{r7}
 8002c5e:	4770      	bx	lr
 8002c60:	40012400 	.word	0x40012400
 8002c64:	20000014 	.word	0x20000014
 8002c68:	431bde83 	.word	0x431bde83

08002c6c <ADC_ConversionStop_Disable>:
 * @note   Prerequisite condition to use this function: ADC conversions must be
 *         stopped to disable the ADC.
 * @param  hadc: ADC handle
 * @retval HAL status.
 */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef *hadc) {
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b084      	sub	sp, #16
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = 0U;
 8002c74:	2300      	movs	r3, #0
 8002c76:	60fb      	str	r3, [r7, #12]

	/* Verification if ADC is not already disabled */
	if (ADC_IS_ENABLE(hadc) != RESET) {
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	f003 0301 	and.w	r3, r3, #1
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	d12e      	bne.n	8002ce4 <ADC_ConversionStop_Disable+0x78>
		/* Disable the ADC peripheral */
		__HAL_ADC_DISABLE(hadc);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	689a      	ldr	r2, [r3, #8]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f022 0201 	bic.w	r2, r2, #1
 8002c94:	609a      	str	r2, [r3, #8]

		/* Get tick count */
		tickstart = HAL_GetTick();
 8002c96:	f7ff fdeb 	bl	8002870 <HAL_GetTick>
 8002c9a:	60f8      	str	r0, [r7, #12]

		/* Wait for ADC effectively disabled */
		while (ADC_IS_ENABLE(hadc) != RESET) {
 8002c9c:	e01b      	b.n	8002cd6 <ADC_ConversionStop_Disable+0x6a>
			if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT) {
 8002c9e:	f7ff fde7 	bl	8002870 <HAL_GetTick>
 8002ca2:	4602      	mov	r2, r0
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	1ad3      	subs	r3, r2, r3
 8002ca8:	2b02      	cmp	r3, #2
 8002caa:	d914      	bls.n	8002cd6 <ADC_ConversionStop_Disable+0x6a>
				/* New check to avoid false timeout detection in case of preemption */
				if (ADC_IS_ENABLE(hadc) != RESET) {
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	f003 0301 	and.w	r3, r3, #1
 8002cb6:	2b01      	cmp	r3, #1
 8002cb8:	d10d      	bne.n	8002cd6 <ADC_ConversionStop_Disable+0x6a>
					/* Update ADC state machine to error */
					SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cbe:	f043 0210 	orr.w	r2, r3, #16
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	629a      	str	r2, [r3, #40]	; 0x28

					/* Set ADC error code to ADC IP internal error */
					SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cca:	f043 0201 	orr.w	r2, r3, #1
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	62da      	str	r2, [r3, #44]	; 0x2c

					return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e007      	b.n	8002ce6 <ADC_ConversionStop_Disable+0x7a>
		while (ADC_IS_ENABLE(hadc) != RESET) {
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	f003 0301 	and.w	r3, r3, #1
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d0dc      	beq.n	8002c9e <ADC_ConversionStop_Disable+0x32>
			}
		}
	}

	/* Return HAL status */
	return HAL_OK;
 8002ce4:	2300      	movs	r3, #0
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3710      	adds	r7, #16
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
	...

08002cf0 <__NVIC_SetPriorityGrouping>:
	 Only values from 0..7 are used.
	 In case of a conflict between priority grouping and available
	 priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
	 \param [in]      PriorityGroup  Priority grouping field.
	 */
	__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) {
 8002cf0:	b480      	push	{r7}
 8002cf2:	b085      	sub	sp, #20
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
		uint32_t reg_value;
		uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t) 0x07UL); /* only values 0..7 are used          */
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	f003 0307 	and.w	r3, r3, #7
 8002cfe:	60fb      	str	r3, [r7, #12]

		reg_value = SCB->AIRCR; /* read old register configuration    */
 8002d00:	4b0c      	ldr	r3, [pc, #48]	; (8002d34 <__NVIC_SetPriorityGrouping+0x44>)
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	60bb      	str	r3, [r7, #8]
		reg_value &= ~((uint32_t) (SCB_AIRCR_VECTKEY_Msk
 8002d06:	68ba      	ldr	r2, [r7, #8]
 8002d08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	60bb      	str	r3, [r7, #8]
				| SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
		reg_value = (reg_value | ((uint32_t) 0x5FAUL << SCB_AIRCR_VECTKEY_Pos)
				| (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)); /* Insert write key and priority group */
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	021a      	lsls	r2, r3, #8
 8002d14:	68bb      	ldr	r3, [r7, #8]
 8002d16:	4313      	orrs	r3, r2
		reg_value = (reg_value | ((uint32_t) 0x5FAUL << SCB_AIRCR_VECTKEY_Pos)
 8002d18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d20:	60bb      	str	r3, [r7, #8]
		SCB->AIRCR = reg_value;
 8002d22:	4a04      	ldr	r2, [pc, #16]	; (8002d34 <__NVIC_SetPriorityGrouping+0x44>)
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	60d3      	str	r3, [r2, #12]
	}
 8002d28:	bf00      	nop
 8002d2a:	3714      	adds	r7, #20
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bc80      	pop	{r7}
 8002d30:	4770      	bx	lr
 8002d32:	bf00      	nop
 8002d34:	e000ed00 	.word	0xe000ed00

08002d38 <__NVIC_GetPriorityGrouping>:
	/**
	 \brief   Get Priority Grouping
	 \details Reads the priority grouping field from the NVIC Interrupt Controller.
	 \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
	 */
	__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) {
 8002d38:	b480      	push	{r7}
 8002d3a:	af00      	add	r7, sp, #0
		return ((uint32_t) ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk)
 8002d3c:	4b04      	ldr	r3, [pc, #16]	; (8002d50 <__NVIC_GetPriorityGrouping+0x18>)
 8002d3e:	68db      	ldr	r3, [r3, #12]
 8002d40:	0a1b      	lsrs	r3, r3, #8
 8002d42:	f003 0307 	and.w	r3, r3, #7
				>> SCB_AIRCR_PRIGROUP_Pos));
	}
 8002d46:	4618      	mov	r0, r3
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bc80      	pop	{r7}
 8002d4c:	4770      	bx	lr
 8002d4e:	bf00      	nop
 8002d50:	e000ed00 	.word	0xe000ed00

08002d54 <__NVIC_EnableIRQ>:
	 \brief   Enable Interrupt
	 \details Enables a device specific interrupt in the NVIC interrupt controller.
	 \param [in]      IRQn  Device specific interrupt number.
	 \note    IRQn must not be negative.
	 */
	__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) {
 8002d54:	b480      	push	{r7}
 8002d56:	b083      	sub	sp, #12
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	71fb      	strb	r3, [r7, #7]
		if ((int32_t) (IRQn) >= 0) {
 8002d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	db0b      	blt.n	8002d7e <__NVIC_EnableIRQ+0x2a>
			NVIC->ISER[(((uint32_t) IRQn) >> 5UL)] = (uint32_t) (1UL
					<< (((uint32_t) IRQn) & 0x1FUL));
 8002d66:	79fb      	ldrb	r3, [r7, #7]
 8002d68:	f003 021f 	and.w	r2, r3, #31
			NVIC->ISER[(((uint32_t) IRQn) >> 5UL)] = (uint32_t) (1UL
 8002d6c:	4906      	ldr	r1, [pc, #24]	; (8002d88 <__NVIC_EnableIRQ+0x34>)
 8002d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d72:	095b      	lsrs	r3, r3, #5
 8002d74:	2001      	movs	r0, #1
 8002d76:	fa00 f202 	lsl.w	r2, r0, r2
 8002d7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		}
	}
 8002d7e:	bf00      	nop
 8002d80:	370c      	adds	r7, #12
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bc80      	pop	{r7}
 8002d86:	4770      	bx	lr
 8002d88:	e000e100 	.word	0xe000e100

08002d8c <__NVIC_SetPriority>:
	 or negative to specify a processor exception.
	 \param [in]      IRQn  Interrupt number.
	 \param [in]  priority  Priority to set.
	 \note    The priority cannot be set for every processor exception.
	 */
	__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) {
 8002d8c:	b480      	push	{r7}
 8002d8e:	b083      	sub	sp, #12
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	4603      	mov	r3, r0
 8002d94:	6039      	str	r1, [r7, #0]
 8002d96:	71fb      	strb	r3, [r7, #7]
		if ((int32_t) (IRQn) >= 0) {
 8002d98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	db0a      	blt.n	8002db6 <__NVIC_SetPriority+0x2a>
			NVIC->IP[((uint32_t) IRQn)] = (uint8_t) ((priority
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	b2da      	uxtb	r2, r3
 8002da4:	490c      	ldr	r1, [pc, #48]	; (8002dd8 <__NVIC_SetPriority+0x4c>)
 8002da6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002daa:	0112      	lsls	r2, r2, #4
 8002dac:	b2d2      	uxtb	r2, r2
 8002dae:	440b      	add	r3, r1
 8002db0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
					<< (8U - __NVIC_PRIO_BITS)) & (uint32_t) 0xFFUL);
		} else {
			SCB->SHP[(((uint32_t) IRQn) & 0xFUL) - 4UL] = (uint8_t) ((priority
					<< (8U - __NVIC_PRIO_BITS)) & (uint32_t) 0xFFUL);
		}
	}
 8002db4:	e00a      	b.n	8002dcc <__NVIC_SetPriority+0x40>
			SCB->SHP[(((uint32_t) IRQn) & 0xFUL) - 4UL] = (uint8_t) ((priority
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	b2da      	uxtb	r2, r3
 8002dba:	4908      	ldr	r1, [pc, #32]	; (8002ddc <__NVIC_SetPriority+0x50>)
 8002dbc:	79fb      	ldrb	r3, [r7, #7]
 8002dbe:	f003 030f 	and.w	r3, r3, #15
 8002dc2:	3b04      	subs	r3, #4
 8002dc4:	0112      	lsls	r2, r2, #4
 8002dc6:	b2d2      	uxtb	r2, r2
 8002dc8:	440b      	add	r3, r1
 8002dca:	761a      	strb	r2, [r3, #24]
	}
 8002dcc:	bf00      	nop
 8002dce:	370c      	adds	r7, #12
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bc80      	pop	{r7}
 8002dd4:	4770      	bx	lr
 8002dd6:	bf00      	nop
 8002dd8:	e000e100 	.word	0xe000e100
 8002ddc:	e000ed00 	.word	0xe000ed00

08002de0 <NVIC_EncodePriority>:
	 \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
	 \param [in]       SubPriority  Subpriority value (starting from 0).
	 \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
	 */
	__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup,
			uint32_t PreemptPriority, uint32_t SubPriority) {
 8002de0:	b480      	push	{r7}
 8002de2:	b089      	sub	sp, #36	; 0x24
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	60f8      	str	r0, [r7, #12]
 8002de8:	60b9      	str	r1, [r7, #8]
 8002dea:	607a      	str	r2, [r7, #4]
		uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t) 0x07UL); /* only values 0..7 are used          */
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	f003 0307 	and.w	r3, r3, #7
 8002df2:	61fb      	str	r3, [r7, #28]
		uint32_t PreemptPriorityBits;
		uint32_t SubPriorityBits;

		PreemptPriorityBits =
				((7UL - PriorityGroupTmp) > (uint32_t) (__NVIC_PRIO_BITS)) ?
 8002df4:	69fb      	ldr	r3, [r7, #28]
 8002df6:	f1c3 0307 	rsb	r3, r3, #7
		PreemptPriorityBits =
 8002dfa:	2b04      	cmp	r3, #4
 8002dfc:	bf28      	it	cs
 8002dfe:	2304      	movcs	r3, #4
 8002e00:	61bb      	str	r3, [r7, #24]
						(uint32_t) (__NVIC_PRIO_BITS) :
						(uint32_t) (7UL - PriorityGroupTmp);
		SubPriorityBits =
				((PriorityGroupTmp + (uint32_t) (__NVIC_PRIO_BITS))
 8002e02:	69fb      	ldr	r3, [r7, #28]
 8002e04:	3304      	adds	r3, #4
						< (uint32_t) 7UL) ?
						(uint32_t) 0UL :
 8002e06:	2b06      	cmp	r3, #6
 8002e08:	d902      	bls.n	8002e10 <NVIC_EncodePriority+0x30>
 8002e0a:	69fb      	ldr	r3, [r7, #28]
 8002e0c:	3b03      	subs	r3, #3
 8002e0e:	e000      	b.n	8002e12 <NVIC_EncodePriority+0x32>
 8002e10:	2300      	movs	r3, #0
		SubPriorityBits =
 8002e12:	617b      	str	r3, [r7, #20]
						(uint32_t) ((PriorityGroupTmp - 7UL)
								+ (uint32_t) (__NVIC_PRIO_BITS));

		return (((PreemptPriority
				& (uint32_t) ((1UL << (PreemptPriorityBits)) - 1UL))
 8002e14:	f04f 32ff 	mov.w	r2, #4294967295
 8002e18:	69bb      	ldr	r3, [r7, #24]
 8002e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1e:	43da      	mvns	r2, r3
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	401a      	ands	r2, r3
				<< SubPriorityBits)
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	409a      	lsls	r2, r3
				| ((SubPriority & (uint32_t) ((1UL << (SubPriorityBits)) - 1UL))));
 8002e28:	f04f 31ff 	mov.w	r1, #4294967295
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	fa01 f303 	lsl.w	r3, r1, r3
 8002e32:	43d9      	mvns	r1, r3
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	400b      	ands	r3, r1
 8002e38:	4313      	orrs	r3, r2
	}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	3724      	adds	r7, #36	; 0x24
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bc80      	pop	{r7}
 8002e42:	4770      	bx	lr

08002e44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b082      	sub	sp, #8
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	3b01      	subs	r3, #1
 8002e50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e54:	d301      	bcc.n	8002e5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e56:	2301      	movs	r3, #1
 8002e58:	e00f      	b.n	8002e7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e5a:	4a0a      	ldr	r2, [pc, #40]	; (8002e84 <SysTick_Config+0x40>)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	3b01      	subs	r3, #1
 8002e60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e62:	210f      	movs	r1, #15
 8002e64:	f04f 30ff 	mov.w	r0, #4294967295
 8002e68:	f7ff ff90 	bl	8002d8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e6c:	4b05      	ldr	r3, [pc, #20]	; (8002e84 <SysTick_Config+0x40>)
 8002e6e:	2200      	movs	r2, #0
 8002e70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e72:	4b04      	ldr	r3, [pc, #16]	; (8002e84 <SysTick_Config+0x40>)
 8002e74:	2207      	movs	r2, #7
 8002e76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e78:	2300      	movs	r3, #0
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	3708      	adds	r7, #8
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	e000e010 	.word	0xe000e010

08002e88 <HAL_NVIC_SetPriorityGrouping>:
 *                                    0 bits for subpriority
 * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
 *         The pending IRQ priority will be managed only by the subpriority. 
 * @retval None
 */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup) {
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
	/* Check the parameters */
	assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

	/* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
	NVIC_SetPriorityGrouping(PriorityGroup);
 8002e90:	6878      	ldr	r0, [r7, #4]
 8002e92:	f7ff ff2d 	bl	8002cf0 <__NVIC_SetPriorityGrouping>
}
 8002e96:	bf00      	nop
 8002e98:	3708      	adds	r7, #8
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}

08002e9e <HAL_NVIC_SetPriority>:
 *         This parameter can be a value between 0 and 15
 *         A lower priority value indicates a higher priority.          
 * @retval None
 */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority,
		uint32_t SubPriority) {
 8002e9e:	b580      	push	{r7, lr}
 8002ea0:	b086      	sub	sp, #24
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	60b9      	str	r1, [r7, #8]
 8002ea8:	607a      	str	r2, [r7, #4]
 8002eaa:	73fb      	strb	r3, [r7, #15]
	uint32_t prioritygroup = 0x00U;
 8002eac:	2300      	movs	r3, #0
 8002eae:	617b      	str	r3, [r7, #20]

	/* Check the parameters */
	assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
	assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

	prioritygroup = NVIC_GetPriorityGrouping();
 8002eb0:	f7ff ff42 	bl	8002d38 <__NVIC_GetPriorityGrouping>
 8002eb4:	6178      	str	r0, [r7, #20]

	NVIC_SetPriority(IRQn,
 8002eb6:	687a      	ldr	r2, [r7, #4]
 8002eb8:	68b9      	ldr	r1, [r7, #8]
 8002eba:	6978      	ldr	r0, [r7, #20]
 8002ebc:	f7ff ff90 	bl	8002de0 <NVIC_EncodePriority>
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ec6:	4611      	mov	r1, r2
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f7ff ff5f 	bl	8002d8c <__NVIC_SetPriority>
			NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002ece:	bf00      	nop
 8002ed0:	3718      	adds	r7, #24
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}

08002ed6 <HAL_NVIC_EnableIRQ>:
 * @param  IRQn External interrupt number.
 *         This parameter can be an enumerator of IRQn_Type enumeration
 *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
 * @retval None
 */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn) {
 8002ed6:	b580      	push	{r7, lr}
 8002ed8:	b082      	sub	sp, #8
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	4603      	mov	r3, r0
 8002ede:	71fb      	strb	r3, [r7, #7]
	/* Check the parameters */
	assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

	/* Enable interrupt */
	NVIC_EnableIRQ(IRQn);
 8002ee0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f7ff ff35 	bl	8002d54 <__NVIC_EnableIRQ>
}
 8002eea:	bf00      	nop
 8002eec:	3708      	adds	r7, #8
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}

08002ef2 <HAL_SYSTICK_Config>:
 *         Counter is in free running mode to generate periodic interrupts.
 * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
 * @retval status:  - 0  Function succeeded.
 *                  - 1  Function failed.
 */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb) {
 8002ef2:	b580      	push	{r7, lr}
 8002ef4:	b082      	sub	sp, #8
 8002ef6:	af00      	add	r7, sp, #0
 8002ef8:	6078      	str	r0, [r7, #4]
	return SysTick_Config(TicksNumb);
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	f7ff ffa2 	bl	8002e44 <SysTick_Config>
 8002f00:	4603      	mov	r3, r0
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	3708      	adds	r7, #8
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
	...

08002f0c <HAL_GPIO_Init>:
 * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
 * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
 *         the configuration information for the specified GPIO peripheral.
 * @retval None
 */
void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init) {
 8002f0c:	b480      	push	{r7}
 8002f0e:	b08b      	sub	sp, #44	; 0x2c
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
 8002f14:	6039      	str	r1, [r7, #0]
	uint32_t position = 0x00u;
 8002f16:	2300      	movs	r3, #0
 8002f18:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t ioposition;
	uint32_t iocurrent;
	uint32_t temp;
	uint32_t config = 0x00u;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	623b      	str	r3, [r7, #32]
	assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
	assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
	assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

	/* Configure the port pins */
	while (((GPIO_Init->Pin) >> position) != 0x00u) {
 8002f1e:	e169      	b.n	80031f4 <HAL_GPIO_Init+0x2e8>
		/* Get the IO position */
		ioposition = (0x01uL << position);
 8002f20:	2201      	movs	r2, #1
 8002f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f24:	fa02 f303 	lsl.w	r3, r2, r3
 8002f28:	61fb      	str	r3, [r7, #28]

		/* Get the current IO position */
		iocurrent = (uint32_t) (GPIO_Init->Pin) & ioposition;
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	69fa      	ldr	r2, [r7, #28]
 8002f30:	4013      	ands	r3, r2
 8002f32:	61bb      	str	r3, [r7, #24]

		if (iocurrent == ioposition) {
 8002f34:	69ba      	ldr	r2, [r7, #24]
 8002f36:	69fb      	ldr	r3, [r7, #28]
 8002f38:	429a      	cmp	r2, r3
 8002f3a:	f040 8158 	bne.w	80031ee <HAL_GPIO_Init+0x2e2>
			/* Check the Alternate function parameters */
			assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

			/* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
			switch (GPIO_Init->Mode) {
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	4a9a      	ldr	r2, [pc, #616]	; (80031ac <HAL_GPIO_Init+0x2a0>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d05e      	beq.n	8003006 <HAL_GPIO_Init+0xfa>
 8002f48:	4a98      	ldr	r2, [pc, #608]	; (80031ac <HAL_GPIO_Init+0x2a0>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d875      	bhi.n	800303a <HAL_GPIO_Init+0x12e>
 8002f4e:	4a98      	ldr	r2, [pc, #608]	; (80031b0 <HAL_GPIO_Init+0x2a4>)
 8002f50:	4293      	cmp	r3, r2
 8002f52:	d058      	beq.n	8003006 <HAL_GPIO_Init+0xfa>
 8002f54:	4a96      	ldr	r2, [pc, #600]	; (80031b0 <HAL_GPIO_Init+0x2a4>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d86f      	bhi.n	800303a <HAL_GPIO_Init+0x12e>
 8002f5a:	4a96      	ldr	r2, [pc, #600]	; (80031b4 <HAL_GPIO_Init+0x2a8>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d052      	beq.n	8003006 <HAL_GPIO_Init+0xfa>
 8002f60:	4a94      	ldr	r2, [pc, #592]	; (80031b4 <HAL_GPIO_Init+0x2a8>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d869      	bhi.n	800303a <HAL_GPIO_Init+0x12e>
 8002f66:	4a94      	ldr	r2, [pc, #592]	; (80031b8 <HAL_GPIO_Init+0x2ac>)
 8002f68:	4293      	cmp	r3, r2
 8002f6a:	d04c      	beq.n	8003006 <HAL_GPIO_Init+0xfa>
 8002f6c:	4a92      	ldr	r2, [pc, #584]	; (80031b8 <HAL_GPIO_Init+0x2ac>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d863      	bhi.n	800303a <HAL_GPIO_Init+0x12e>
 8002f72:	4a92      	ldr	r2, [pc, #584]	; (80031bc <HAL_GPIO_Init+0x2b0>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d046      	beq.n	8003006 <HAL_GPIO_Init+0xfa>
 8002f78:	4a90      	ldr	r2, [pc, #576]	; (80031bc <HAL_GPIO_Init+0x2b0>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d85d      	bhi.n	800303a <HAL_GPIO_Init+0x12e>
 8002f7e:	2b12      	cmp	r3, #18
 8002f80:	d82a      	bhi.n	8002fd8 <HAL_GPIO_Init+0xcc>
 8002f82:	2b12      	cmp	r3, #18
 8002f84:	d859      	bhi.n	800303a <HAL_GPIO_Init+0x12e>
 8002f86:	a201      	add	r2, pc, #4	; (adr r2, 8002f8c <HAL_GPIO_Init+0x80>)
 8002f88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f8c:	08003007 	.word	0x08003007
 8002f90:	08002fe1 	.word	0x08002fe1
 8002f94:	08002ff3 	.word	0x08002ff3
 8002f98:	08003035 	.word	0x08003035
 8002f9c:	0800303b 	.word	0x0800303b
 8002fa0:	0800303b 	.word	0x0800303b
 8002fa4:	0800303b 	.word	0x0800303b
 8002fa8:	0800303b 	.word	0x0800303b
 8002fac:	0800303b 	.word	0x0800303b
 8002fb0:	0800303b 	.word	0x0800303b
 8002fb4:	0800303b 	.word	0x0800303b
 8002fb8:	0800303b 	.word	0x0800303b
 8002fbc:	0800303b 	.word	0x0800303b
 8002fc0:	0800303b 	.word	0x0800303b
 8002fc4:	0800303b 	.word	0x0800303b
 8002fc8:	0800303b 	.word	0x0800303b
 8002fcc:	0800303b 	.word	0x0800303b
 8002fd0:	08002fe9 	.word	0x08002fe9
 8002fd4:	08002ffd 	.word	0x08002ffd
 8002fd8:	4a79      	ldr	r2, [pc, #484]	; (80031c0 <HAL_GPIO_Init+0x2b4>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d013      	beq.n	8003006 <HAL_GPIO_Init+0xfa>
				config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
				break;

				/* Parameters are checked with assert_param */
			default:
				break;
 8002fde:	e02c      	b.n	800303a <HAL_GPIO_Init+0x12e>
				config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	68db      	ldr	r3, [r3, #12]
 8002fe4:	623b      	str	r3, [r7, #32]
				break;
 8002fe6:	e029      	b.n	800303c <HAL_GPIO_Init+0x130>
				config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	3304      	adds	r3, #4
 8002fee:	623b      	str	r3, [r7, #32]
				break;
 8002ff0:	e024      	b.n	800303c <HAL_GPIO_Init+0x130>
				config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	68db      	ldr	r3, [r3, #12]
 8002ff6:	3308      	adds	r3, #8
 8002ff8:	623b      	str	r3, [r7, #32]
				break;
 8002ffa:	e01f      	b.n	800303c <HAL_GPIO_Init+0x130>
				config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	68db      	ldr	r3, [r3, #12]
 8003000:	330c      	adds	r3, #12
 8003002:	623b      	str	r3, [r7, #32]
				break;
 8003004:	e01a      	b.n	800303c <HAL_GPIO_Init+0x130>
				if (GPIO_Init->Pull == GPIO_NOPULL) {
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	689b      	ldr	r3, [r3, #8]
 800300a:	2b00      	cmp	r3, #0
 800300c:	d102      	bne.n	8003014 <HAL_GPIO_Init+0x108>
					config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800300e:	2304      	movs	r3, #4
 8003010:	623b      	str	r3, [r7, #32]
				break;
 8003012:	e013      	b.n	800303c <HAL_GPIO_Init+0x130>
				} else if (GPIO_Init->Pull == GPIO_PULLUP) {
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	689b      	ldr	r3, [r3, #8]
 8003018:	2b01      	cmp	r3, #1
 800301a:	d105      	bne.n	8003028 <HAL_GPIO_Init+0x11c>
					config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800301c:	2308      	movs	r3, #8
 800301e:	623b      	str	r3, [r7, #32]
					GPIOx->BSRR = ioposition;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	69fa      	ldr	r2, [r7, #28]
 8003024:	611a      	str	r2, [r3, #16]
				break;
 8003026:	e009      	b.n	800303c <HAL_GPIO_Init+0x130>
					config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003028:	2308      	movs	r3, #8
 800302a:	623b      	str	r3, [r7, #32]
					GPIOx->BRR = ioposition;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	69fa      	ldr	r2, [r7, #28]
 8003030:	615a      	str	r2, [r3, #20]
				break;
 8003032:	e003      	b.n	800303c <HAL_GPIO_Init+0x130>
				config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003034:	2300      	movs	r3, #0
 8003036:	623b      	str	r3, [r7, #32]
				break;
 8003038:	e000      	b.n	800303c <HAL_GPIO_Init+0x130>
				break;
 800303a:	bf00      	nop
			}

			/* Check if the current bit belongs to first half or last half of the pin count number
			 in order to address CRH or CRL register*/
			configregister =
					(iocurrent < GPIO_PIN_8) ? &GPIOx->CRL : &GPIOx->CRH;
 800303c:	69bb      	ldr	r3, [r7, #24]
 800303e:	2bff      	cmp	r3, #255	; 0xff
 8003040:	d801      	bhi.n	8003046 <HAL_GPIO_Init+0x13a>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	e001      	b.n	800304a <HAL_GPIO_Init+0x13e>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	3304      	adds	r3, #4
			configregister =
 800304a:	617b      	str	r3, [r7, #20]
			registeroffset =
					(iocurrent < GPIO_PIN_8) ?
							(position << 2u) : ((position - 8u) << 2u);
 800304c:	69bb      	ldr	r3, [r7, #24]
 800304e:	2bff      	cmp	r3, #255	; 0xff
 8003050:	d802      	bhi.n	8003058 <HAL_GPIO_Init+0x14c>
 8003052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003054:	009b      	lsls	r3, r3, #2
 8003056:	e002      	b.n	800305e <HAL_GPIO_Init+0x152>
 8003058:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800305a:	3b08      	subs	r3, #8
 800305c:	009b      	lsls	r3, r3, #2
			registeroffset =
 800305e:	613b      	str	r3, [r7, #16]

			/* Apply the new configuration of the pin to the register */
			MODIFY_REG((*configregister),
 8003060:	697b      	ldr	r3, [r7, #20]
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	210f      	movs	r1, #15
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	fa01 f303 	lsl.w	r3, r1, r3
 800306c:	43db      	mvns	r3, r3
 800306e:	401a      	ands	r2, r3
 8003070:	6a39      	ldr	r1, [r7, #32]
 8003072:	693b      	ldr	r3, [r7, #16]
 8003074:	fa01 f303 	lsl.w	r3, r1, r3
 8003078:	431a      	orrs	r2, r3
 800307a:	697b      	ldr	r3, [r7, #20]
 800307c:	601a      	str	r2, [r3, #0]
					((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset),
					(config << registeroffset));

			/*--------------------- EXTI Mode Configuration ------------------------*/
			/* Configure the External Interrupt or event for the current IO */
			if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) {
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003086:	2b00      	cmp	r3, #0
 8003088:	f000 80b1 	beq.w	80031ee <HAL_GPIO_Init+0x2e2>
				/* Enable AFIO Clock */
				__HAL_RCC_AFIO_CLK_ENABLE();
 800308c:	4b4d      	ldr	r3, [pc, #308]	; (80031c4 <HAL_GPIO_Init+0x2b8>)
 800308e:	699b      	ldr	r3, [r3, #24]
 8003090:	4a4c      	ldr	r2, [pc, #304]	; (80031c4 <HAL_GPIO_Init+0x2b8>)
 8003092:	f043 0301 	orr.w	r3, r3, #1
 8003096:	6193      	str	r3, [r2, #24]
 8003098:	4b4a      	ldr	r3, [pc, #296]	; (80031c4 <HAL_GPIO_Init+0x2b8>)
 800309a:	699b      	ldr	r3, [r3, #24]
 800309c:	f003 0301 	and.w	r3, r3, #1
 80030a0:	60bb      	str	r3, [r7, #8]
 80030a2:	68bb      	ldr	r3, [r7, #8]
				temp = AFIO->EXTICR[position >> 2u];
 80030a4:	4a48      	ldr	r2, [pc, #288]	; (80031c8 <HAL_GPIO_Init+0x2bc>)
 80030a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a8:	089b      	lsrs	r3, r3, #2
 80030aa:	3302      	adds	r3, #2
 80030ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030b0:	60fb      	str	r3, [r7, #12]
				CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80030b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b4:	f003 0303 	and.w	r3, r3, #3
 80030b8:	009b      	lsls	r3, r3, #2
 80030ba:	220f      	movs	r2, #15
 80030bc:	fa02 f303 	lsl.w	r3, r2, r3
 80030c0:	43db      	mvns	r3, r3
 80030c2:	68fa      	ldr	r2, [r7, #12]
 80030c4:	4013      	ands	r3, r2
 80030c6:	60fb      	str	r3, [r7, #12]
				SET_BIT(temp,
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	4a40      	ldr	r2, [pc, #256]	; (80031cc <HAL_GPIO_Init+0x2c0>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	d013      	beq.n	80030f8 <HAL_GPIO_Init+0x1ec>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	4a3f      	ldr	r2, [pc, #252]	; (80031d0 <HAL_GPIO_Init+0x2c4>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d00d      	beq.n	80030f4 <HAL_GPIO_Init+0x1e8>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	4a3e      	ldr	r2, [pc, #248]	; (80031d4 <HAL_GPIO_Init+0x2c8>)
 80030dc:	4293      	cmp	r3, r2
 80030de:	d007      	beq.n	80030f0 <HAL_GPIO_Init+0x1e4>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	4a3d      	ldr	r2, [pc, #244]	; (80031d8 <HAL_GPIO_Init+0x2cc>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d101      	bne.n	80030ec <HAL_GPIO_Init+0x1e0>
 80030e8:	2303      	movs	r3, #3
 80030ea:	e006      	b.n	80030fa <HAL_GPIO_Init+0x1ee>
 80030ec:	2304      	movs	r3, #4
 80030ee:	e004      	b.n	80030fa <HAL_GPIO_Init+0x1ee>
 80030f0:	2302      	movs	r3, #2
 80030f2:	e002      	b.n	80030fa <HAL_GPIO_Init+0x1ee>
 80030f4:	2301      	movs	r3, #1
 80030f6:	e000      	b.n	80030fa <HAL_GPIO_Init+0x1ee>
 80030f8:	2300      	movs	r3, #0
 80030fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030fc:	f002 0203 	and.w	r2, r2, #3
 8003100:	0092      	lsls	r2, r2, #2
 8003102:	4093      	lsls	r3, r2
 8003104:	68fa      	ldr	r2, [r7, #12]
 8003106:	4313      	orrs	r3, r2
 8003108:	60fb      	str	r3, [r7, #12]
						(GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
				AFIO->EXTICR[position >> 2u] = temp;
 800310a:	492f      	ldr	r1, [pc, #188]	; (80031c8 <HAL_GPIO_Init+0x2bc>)
 800310c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800310e:	089b      	lsrs	r3, r3, #2
 8003110:	3302      	adds	r3, #2
 8003112:	68fa      	ldr	r2, [r7, #12]
 8003114:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

				/* Enable or disable the rising trigger */
				if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE) {
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003120:	2b00      	cmp	r3, #0
 8003122:	d006      	beq.n	8003132 <HAL_GPIO_Init+0x226>
					SET_BIT(EXTI->RTSR, iocurrent);
 8003124:	4b2d      	ldr	r3, [pc, #180]	; (80031dc <HAL_GPIO_Init+0x2d0>)
 8003126:	689a      	ldr	r2, [r3, #8]
 8003128:	492c      	ldr	r1, [pc, #176]	; (80031dc <HAL_GPIO_Init+0x2d0>)
 800312a:	69bb      	ldr	r3, [r7, #24]
 800312c:	4313      	orrs	r3, r2
 800312e:	608b      	str	r3, [r1, #8]
 8003130:	e006      	b.n	8003140 <HAL_GPIO_Init+0x234>
				} else {
					CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003132:	4b2a      	ldr	r3, [pc, #168]	; (80031dc <HAL_GPIO_Init+0x2d0>)
 8003134:	689a      	ldr	r2, [r3, #8]
 8003136:	69bb      	ldr	r3, [r7, #24]
 8003138:	43db      	mvns	r3, r3
 800313a:	4928      	ldr	r1, [pc, #160]	; (80031dc <HAL_GPIO_Init+0x2d0>)
 800313c:	4013      	ands	r3, r2
 800313e:	608b      	str	r3, [r1, #8]
				}

				/* Enable or disable the falling trigger */
				if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE) {
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003148:	2b00      	cmp	r3, #0
 800314a:	d006      	beq.n	800315a <HAL_GPIO_Init+0x24e>
					SET_BIT(EXTI->FTSR, iocurrent);
 800314c:	4b23      	ldr	r3, [pc, #140]	; (80031dc <HAL_GPIO_Init+0x2d0>)
 800314e:	68da      	ldr	r2, [r3, #12]
 8003150:	4922      	ldr	r1, [pc, #136]	; (80031dc <HAL_GPIO_Init+0x2d0>)
 8003152:	69bb      	ldr	r3, [r7, #24]
 8003154:	4313      	orrs	r3, r2
 8003156:	60cb      	str	r3, [r1, #12]
 8003158:	e006      	b.n	8003168 <HAL_GPIO_Init+0x25c>
				} else {
					CLEAR_BIT(EXTI->FTSR, iocurrent);
 800315a:	4b20      	ldr	r3, [pc, #128]	; (80031dc <HAL_GPIO_Init+0x2d0>)
 800315c:	68da      	ldr	r2, [r3, #12]
 800315e:	69bb      	ldr	r3, [r7, #24]
 8003160:	43db      	mvns	r3, r3
 8003162:	491e      	ldr	r1, [pc, #120]	; (80031dc <HAL_GPIO_Init+0x2d0>)
 8003164:	4013      	ands	r3, r2
 8003166:	60cb      	str	r3, [r1, #12]
				}

				/* Configure the event mask */
				if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT) {
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003170:	2b00      	cmp	r3, #0
 8003172:	d006      	beq.n	8003182 <HAL_GPIO_Init+0x276>
					SET_BIT(EXTI->EMR, iocurrent);
 8003174:	4b19      	ldr	r3, [pc, #100]	; (80031dc <HAL_GPIO_Init+0x2d0>)
 8003176:	685a      	ldr	r2, [r3, #4]
 8003178:	4918      	ldr	r1, [pc, #96]	; (80031dc <HAL_GPIO_Init+0x2d0>)
 800317a:	69bb      	ldr	r3, [r7, #24]
 800317c:	4313      	orrs	r3, r2
 800317e:	604b      	str	r3, [r1, #4]
 8003180:	e006      	b.n	8003190 <HAL_GPIO_Init+0x284>
				} else {
					CLEAR_BIT(EXTI->EMR, iocurrent);
 8003182:	4b16      	ldr	r3, [pc, #88]	; (80031dc <HAL_GPIO_Init+0x2d0>)
 8003184:	685a      	ldr	r2, [r3, #4]
 8003186:	69bb      	ldr	r3, [r7, #24]
 8003188:	43db      	mvns	r3, r3
 800318a:	4914      	ldr	r1, [pc, #80]	; (80031dc <HAL_GPIO_Init+0x2d0>)
 800318c:	4013      	ands	r3, r2
 800318e:	604b      	str	r3, [r1, #4]
				}

				/* Configure the interrupt mask */
				if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT) {
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003198:	2b00      	cmp	r3, #0
 800319a:	d021      	beq.n	80031e0 <HAL_GPIO_Init+0x2d4>
					SET_BIT(EXTI->IMR, iocurrent);
 800319c:	4b0f      	ldr	r3, [pc, #60]	; (80031dc <HAL_GPIO_Init+0x2d0>)
 800319e:	681a      	ldr	r2, [r3, #0]
 80031a0:	490e      	ldr	r1, [pc, #56]	; (80031dc <HAL_GPIO_Init+0x2d0>)
 80031a2:	69bb      	ldr	r3, [r7, #24]
 80031a4:	4313      	orrs	r3, r2
 80031a6:	600b      	str	r3, [r1, #0]
 80031a8:	e021      	b.n	80031ee <HAL_GPIO_Init+0x2e2>
 80031aa:	bf00      	nop
 80031ac:	10320000 	.word	0x10320000
 80031b0:	10310000 	.word	0x10310000
 80031b4:	10220000 	.word	0x10220000
 80031b8:	10210000 	.word	0x10210000
 80031bc:	10120000 	.word	0x10120000
 80031c0:	10110000 	.word	0x10110000
 80031c4:	40021000 	.word	0x40021000
 80031c8:	40010000 	.word	0x40010000
 80031cc:	40010800 	.word	0x40010800
 80031d0:	40010c00 	.word	0x40010c00
 80031d4:	40011000 	.word	0x40011000
 80031d8:	40011400 	.word	0x40011400
 80031dc:	40010400 	.word	0x40010400
				} else {
					CLEAR_BIT(EXTI->IMR, iocurrent);
 80031e0:	4b0b      	ldr	r3, [pc, #44]	; (8003210 <HAL_GPIO_Init+0x304>)
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	69bb      	ldr	r3, [r7, #24]
 80031e6:	43db      	mvns	r3, r3
 80031e8:	4909      	ldr	r1, [pc, #36]	; (8003210 <HAL_GPIO_Init+0x304>)
 80031ea:	4013      	ands	r3, r2
 80031ec:	600b      	str	r3, [r1, #0]
				}
			}
		}

		position++;
 80031ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031f0:	3301      	adds	r3, #1
 80031f2:	627b      	str	r3, [r7, #36]	; 0x24
	while (((GPIO_Init->Pin) >> position) != 0x00u) {
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031fa:	fa22 f303 	lsr.w	r3, r2, r3
 80031fe:	2b00      	cmp	r3, #0
 8003200:	f47f ae8e 	bne.w	8002f20 <HAL_GPIO_Init+0x14>
	}
}
 8003204:	bf00      	nop
 8003206:	bf00      	nop
 8003208:	372c      	adds	r7, #44	; 0x2c
 800320a:	46bd      	mov	sp, r7
 800320c:	bc80      	pop	{r7}
 800320e:	4770      	bx	lr
 8003210:	40010400 	.word	0x40010400

08003214 <HAL_GPIO_ReadPin>:
 * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
 * @param  GPIO_Pin: specifies the port bit to read.
 *         This parameter can be GPIO_PIN_x where x can be (0..15).
 * @retval The input port pin value.
 */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 8003214:	b480      	push	{r7}
 8003216:	b085      	sub	sp, #20
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
 800321c:	460b      	mov	r3, r1
 800321e:	807b      	strh	r3, [r7, #2]
	GPIO_PinState bitstatus;

	/* Check the parameters */
	assert_param(IS_GPIO_PIN(GPIO_Pin));

	if ((GPIOx->IDR & GPIO_Pin) != (uint32_t) GPIO_PIN_RESET) {
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	689a      	ldr	r2, [r3, #8]
 8003224:	887b      	ldrh	r3, [r7, #2]
 8003226:	4013      	ands	r3, r2
 8003228:	2b00      	cmp	r3, #0
 800322a:	d002      	beq.n	8003232 <HAL_GPIO_ReadPin+0x1e>
		bitstatus = GPIO_PIN_SET;
 800322c:	2301      	movs	r3, #1
 800322e:	73fb      	strb	r3, [r7, #15]
 8003230:	e001      	b.n	8003236 <HAL_GPIO_ReadPin+0x22>
	} else {
		bitstatus = GPIO_PIN_RESET;
 8003232:	2300      	movs	r3, #0
 8003234:	73fb      	strb	r3, [r7, #15]
	}
	return bitstatus;
 8003236:	7bfb      	ldrb	r3, [r7, #15]
}
 8003238:	4618      	mov	r0, r3
 800323a:	3714      	adds	r7, #20
 800323c:	46bd      	mov	sp, r7
 800323e:	bc80      	pop	{r7}
 8003240:	4770      	bx	lr

08003242 <HAL_GPIO_WritePin>:
 *            @arg GPIO_PIN_RESET: to clear the port pin
 *            @arg GPIO_PIN_SET: to set the port pin
 * @retval None
 */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin,
		GPIO_PinState PinState) {
 8003242:	b480      	push	{r7}
 8003244:	b083      	sub	sp, #12
 8003246:	af00      	add	r7, sp, #0
 8003248:	6078      	str	r0, [r7, #4]
 800324a:	460b      	mov	r3, r1
 800324c:	807b      	strh	r3, [r7, #2]
 800324e:	4613      	mov	r3, r2
 8003250:	707b      	strb	r3, [r7, #1]
	/* Check the parameters */
	assert_param(IS_GPIO_PIN(GPIO_Pin));
	assert_param(IS_GPIO_PIN_ACTION(PinState));

	if (PinState != GPIO_PIN_RESET) {
 8003252:	787b      	ldrb	r3, [r7, #1]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d003      	beq.n	8003260 <HAL_GPIO_WritePin+0x1e>
		GPIOx->BSRR = GPIO_Pin;
 8003258:	887a      	ldrh	r2, [r7, #2]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	611a      	str	r2, [r3, #16]
	} else {
		GPIOx->BSRR = (uint32_t) GPIO_Pin << 16u;
	}
}
 800325e:	e003      	b.n	8003268 <HAL_GPIO_WritePin+0x26>
		GPIOx->BSRR = (uint32_t) GPIO_Pin << 16u;
 8003260:	887b      	ldrh	r3, [r7, #2]
 8003262:	041a      	lsls	r2, r3, #16
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	611a      	str	r2, [r3, #16]
}
 8003268:	bf00      	nop
 800326a:	370c      	adds	r7, #12
 800326c:	46bd      	mov	sp, r7
 800326e:	bc80      	pop	{r7}
 8003270:	4770      	bx	lr
	...

08003274 <HAL_GPIO_EXTI_IRQHandler>:
/**
 * @brief  This function handles EXTI interrupt request.
 * @param  GPIO_Pin: Specifies the pins connected EXTI line
 * @retval None
 */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin) {
 8003274:	b580      	push	{r7, lr}
 8003276:	b082      	sub	sp, #8
 8003278:	af00      	add	r7, sp, #0
 800327a:	4603      	mov	r3, r0
 800327c:	80fb      	strh	r3, [r7, #6]
	/* EXTI line interrupt detected */
	if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u) {
 800327e:	4b08      	ldr	r3, [pc, #32]	; (80032a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003280:	695a      	ldr	r2, [r3, #20]
 8003282:	88fb      	ldrh	r3, [r7, #6]
 8003284:	4013      	ands	r3, r2
 8003286:	2b00      	cmp	r3, #0
 8003288:	d006      	beq.n	8003298 <HAL_GPIO_EXTI_IRQHandler+0x24>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800328a:	4a05      	ldr	r2, [pc, #20]	; (80032a0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800328c:	88fb      	ldrh	r3, [r7, #6]
 800328e:	6153      	str	r3, [r2, #20]
		HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003290:	88fb      	ldrh	r3, [r7, #6]
 8003292:	4618      	mov	r0, r3
 8003294:	f7fe f828 	bl	80012e8 <HAL_GPIO_EXTI_Callback>
	}
}
 8003298:	bf00      	nop
 800329a:	3708      	adds	r7, #8
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	40010400 	.word	0x40010400

080032a4 <HAL_I2C_Init>:
 *         in the I2C_InitTypeDef and initialize the associated handle.
 * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
 *                the configuration information for the specified I2C.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c) {
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b084      	sub	sp, #16
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
	uint32_t freqrange;
	uint32_t pclk1;

	/* Check the I2C handle allocation */
	if (hi2c == NULL) {
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d101      	bne.n	80032b6 <HAL_I2C_Init+0x12>
		return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e12b      	b.n	800350e <HAL_I2C_Init+0x26a>
	assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
	assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
	assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
	assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

	if (hi2c->State == HAL_I2C_STATE_RESET) {
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d106      	bne.n	80032d0 <HAL_I2C_Init+0x2c>
		/* Allocate lock resource and initialize it */
		hi2c->Lock = HAL_UNLOCKED;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2200      	movs	r2, #0
 80032c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
		/* Init the low level hardware : GPIO, CLOCK, NVIC */
		HAL_I2C_MspInit(hi2c);
 80032ca:	6878      	ldr	r0, [r7, #4]
 80032cc:	f7ff f8a8 	bl	8002420 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
	}

	hi2c->State = HAL_I2C_STATE_BUSY;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2224      	movs	r2, #36	; 0x24
 80032d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* Disable the selected I2C peripheral */
	__HAL_I2C_DISABLE(hi2c);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f022 0201 	bic.w	r2, r2, #1
 80032e6:	601a      	str	r2, [r3, #0]

	/*Reset I2C*/
	hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681a      	ldr	r2, [r3, #0]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80032f6:	601a      	str	r2, [r3, #0]
	hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003306:	601a      	str	r2, [r3, #0]

	/* Get PCLK1 frequency */
	pclk1 = HAL_RCC_GetPCLK1Freq();
 8003308:	f000 fce6 	bl	8003cd8 <HAL_RCC_GetPCLK1Freq>
 800330c:	60f8      	str	r0, [r7, #12]

	/* Check the minimum allowed PCLK1 frequency */
	if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U) {
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	4a81      	ldr	r2, [pc, #516]	; (8003518 <HAL_I2C_Init+0x274>)
 8003314:	4293      	cmp	r3, r2
 8003316:	d807      	bhi.n	8003328 <HAL_I2C_Init+0x84>
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	4a80      	ldr	r2, [pc, #512]	; (800351c <HAL_I2C_Init+0x278>)
 800331c:	4293      	cmp	r3, r2
 800331e:	bf94      	ite	ls
 8003320:	2301      	movls	r3, #1
 8003322:	2300      	movhi	r3, #0
 8003324:	b2db      	uxtb	r3, r3
 8003326:	e006      	b.n	8003336 <HAL_I2C_Init+0x92>
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	4a7d      	ldr	r2, [pc, #500]	; (8003520 <HAL_I2C_Init+0x27c>)
 800332c:	4293      	cmp	r3, r2
 800332e:	bf94      	ite	ls
 8003330:	2301      	movls	r3, #1
 8003332:	2300      	movhi	r3, #0
 8003334:	b2db      	uxtb	r3, r3
 8003336:	2b00      	cmp	r3, #0
 8003338:	d001      	beq.n	800333e <HAL_I2C_Init+0x9a>
		return HAL_ERROR;
 800333a:	2301      	movs	r3, #1
 800333c:	e0e7      	b.n	800350e <HAL_I2C_Init+0x26a>
	}

	/* Calculate frequency range */
	freqrange = I2C_FREQRANGE(pclk1);
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	4a78      	ldr	r2, [pc, #480]	; (8003524 <HAL_I2C_Init+0x280>)
 8003342:	fba2 2303 	umull	r2, r3, r2, r3
 8003346:	0c9b      	lsrs	r3, r3, #18
 8003348:	60bb      	str	r3, [r7, #8]

	/*---------------------------- I2Cx CR2 Configuration ----------------------*/
	/* Configure I2Cx: Frequency range */
	MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	68ba      	ldr	r2, [r7, #8]
 800335a:	430a      	orrs	r2, r1
 800335c:	605a      	str	r2, [r3, #4]

	/*---------------------------- I2Cx TRISE Configuration --------------------*/
	/* Configure I2Cx: Rise Time */
	MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE,
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	6a1b      	ldr	r3, [r3, #32]
 8003364:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	4a6a      	ldr	r2, [pc, #424]	; (8003518 <HAL_I2C_Init+0x274>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d802      	bhi.n	8003378 <HAL_I2C_Init+0xd4>
 8003372:	68bb      	ldr	r3, [r7, #8]
 8003374:	3301      	adds	r3, #1
 8003376:	e009      	b.n	800338c <HAL_I2C_Init+0xe8>
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800337e:	fb02 f303 	mul.w	r3, r2, r3
 8003382:	4a69      	ldr	r2, [pc, #420]	; (8003528 <HAL_I2C_Init+0x284>)
 8003384:	fba2 2303 	umull	r2, r3, r2, r3
 8003388:	099b      	lsrs	r3, r3, #6
 800338a:	3301      	adds	r3, #1
 800338c:	687a      	ldr	r2, [r7, #4]
 800338e:	6812      	ldr	r2, [r2, #0]
 8003390:	430b      	orrs	r3, r1
 8003392:	6213      	str	r3, [r2, #32]
			I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));

	/*---------------------------- I2Cx CCR Configuration ----------------------*/
	/* Configure I2Cx: Speed */
	MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR),
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	69db      	ldr	r3, [r3, #28]
 800339a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800339e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	495c      	ldr	r1, [pc, #368]	; (8003518 <HAL_I2C_Init+0x274>)
 80033a8:	428b      	cmp	r3, r1
 80033aa:	d819      	bhi.n	80033e0 <HAL_I2C_Init+0x13c>
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	1e59      	subs	r1, r3, #1
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	005b      	lsls	r3, r3, #1
 80033b6:	fbb1 f3f3 	udiv	r3, r1, r3
 80033ba:	1c59      	adds	r1, r3, #1
 80033bc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80033c0:	400b      	ands	r3, r1
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d00a      	beq.n	80033dc <HAL_I2C_Init+0x138>
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	1e59      	subs	r1, r3, #1
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	005b      	lsls	r3, r3, #1
 80033d0:	fbb1 f3f3 	udiv	r3, r1, r3
 80033d4:	3301      	adds	r3, #1
 80033d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033da:	e051      	b.n	8003480 <HAL_I2C_Init+0x1dc>
 80033dc:	2304      	movs	r3, #4
 80033de:	e04f      	b.n	8003480 <HAL_I2C_Init+0x1dc>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d111      	bne.n	800340c <HAL_I2C_Init+0x168>
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	1e58      	subs	r0, r3, #1
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6859      	ldr	r1, [r3, #4]
 80033f0:	460b      	mov	r3, r1
 80033f2:	005b      	lsls	r3, r3, #1
 80033f4:	440b      	add	r3, r1
 80033f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80033fa:	3301      	adds	r3, #1
 80033fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003400:	2b00      	cmp	r3, #0
 8003402:	bf0c      	ite	eq
 8003404:	2301      	moveq	r3, #1
 8003406:	2300      	movne	r3, #0
 8003408:	b2db      	uxtb	r3, r3
 800340a:	e012      	b.n	8003432 <HAL_I2C_Init+0x18e>
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	1e58      	subs	r0, r3, #1
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6859      	ldr	r1, [r3, #4]
 8003414:	460b      	mov	r3, r1
 8003416:	009b      	lsls	r3, r3, #2
 8003418:	440b      	add	r3, r1
 800341a:	0099      	lsls	r1, r3, #2
 800341c:	440b      	add	r3, r1
 800341e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003422:	3301      	adds	r3, #1
 8003424:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003428:	2b00      	cmp	r3, #0
 800342a:	bf0c      	ite	eq
 800342c:	2301      	moveq	r3, #1
 800342e:	2300      	movne	r3, #0
 8003430:	b2db      	uxtb	r3, r3
 8003432:	2b00      	cmp	r3, #0
 8003434:	d001      	beq.n	800343a <HAL_I2C_Init+0x196>
 8003436:	2301      	movs	r3, #1
 8003438:	e022      	b.n	8003480 <HAL_I2C_Init+0x1dc>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d10e      	bne.n	8003460 <HAL_I2C_Init+0x1bc>
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	1e58      	subs	r0, r3, #1
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6859      	ldr	r1, [r3, #4]
 800344a:	460b      	mov	r3, r1
 800344c:	005b      	lsls	r3, r3, #1
 800344e:	440b      	add	r3, r1
 8003450:	fbb0 f3f3 	udiv	r3, r0, r3
 8003454:	3301      	adds	r3, #1
 8003456:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800345a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800345e:	e00f      	b.n	8003480 <HAL_I2C_Init+0x1dc>
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	1e58      	subs	r0, r3, #1
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6859      	ldr	r1, [r3, #4]
 8003468:	460b      	mov	r3, r1
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	440b      	add	r3, r1
 800346e:	0099      	lsls	r1, r3, #2
 8003470:	440b      	add	r3, r1
 8003472:	fbb0 f3f3 	udiv	r3, r0, r3
 8003476:	3301      	adds	r3, #1
 8003478:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800347c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003480:	6879      	ldr	r1, [r7, #4]
 8003482:	6809      	ldr	r1, [r1, #0]
 8003484:	4313      	orrs	r3, r2
 8003486:	61cb      	str	r3, [r1, #28]
			I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));

	/*---------------------------- I2Cx CR1 Configuration ----------------------*/
	/* Configure I2Cx: Generalcall and NoStretch mode */
	MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH),
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	69da      	ldr	r2, [r3, #28]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6a1b      	ldr	r3, [r3, #32]
 800349a:	431a      	orrs	r2, r3
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	430a      	orrs	r2, r1
 80034a2:	601a      	str	r2, [r3, #0]
			(hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));

	/*---------------------------- I2Cx OAR1 Configuration ---------------------*/
	/* Configure I2Cx: Own Address1 and addressing mode */
	MODIFY_REG(hi2c->Instance->OAR1,
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80034ae:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80034b2:	687a      	ldr	r2, [r7, #4]
 80034b4:	6911      	ldr	r1, [r2, #16]
 80034b6:	687a      	ldr	r2, [r7, #4]
 80034b8:	68d2      	ldr	r2, [r2, #12]
 80034ba:	4311      	orrs	r1, r2
 80034bc:	687a      	ldr	r2, [r7, #4]
 80034be:	6812      	ldr	r2, [r2, #0]
 80034c0:	430b      	orrs	r3, r1
 80034c2:	6093      	str	r3, [r2, #8]
			(I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0),
			(hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));

	/*---------------------------- I2Cx OAR2 Configuration ---------------------*/
	/* Configure I2Cx: Dual mode and Own Address2 */
	MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2),
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	68db      	ldr	r3, [r3, #12]
 80034ca:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	695a      	ldr	r2, [r3, #20]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	699b      	ldr	r3, [r3, #24]
 80034d6:	431a      	orrs	r2, r3
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	430a      	orrs	r2, r1
 80034de:	60da      	str	r2, [r3, #12]
			(hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));

	/* Enable the selected I2C peripheral */
	__HAL_I2C_ENABLE(hi2c);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f042 0201 	orr.w	r2, r2, #1
 80034ee:	601a      	str	r2, [r3, #0]

	hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2200      	movs	r2, #0
 80034f4:	641a      	str	r2, [r3, #64]	; 0x40
	hi2c->State = HAL_I2C_STATE_READY;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2220      	movs	r2, #32
 80034fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
	hi2c->PreviousState = I2C_STATE_NONE;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2200      	movs	r2, #0
 8003502:	631a      	str	r2, [r3, #48]	; 0x30
	hi2c->Mode = HAL_I2C_MODE_NONE;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2200      	movs	r2, #0
 8003508:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

	return HAL_OK;
 800350c:	2300      	movs	r3, #0
}
 800350e:	4618      	mov	r0, r3
 8003510:	3710      	adds	r7, #16
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	000186a0 	.word	0x000186a0
 800351c:	001e847f 	.word	0x001e847f
 8003520:	003d08ff 	.word	0x003d08ff
 8003524:	431bde83 	.word	0x431bde83
 8003528:	10624dd3 	.word	0x10624dd3

0800352c <HAL_RCC_OscConfig>:
 * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 *         supported by this macro. User should request a transition to HSE Off
 *         first and then HSE On or HSE Bypass.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct) {
 800352c:	b580      	push	{r7, lr}
 800352e:	b086      	sub	sp, #24
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
	uint32_t tickstart;
	uint32_t pll_config;

	/* Check Null pointer */
	if (RCC_OscInitStruct == NULL) {
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d101      	bne.n	800353e <HAL_RCC_OscConfig+0x12>
		return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e272      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>

	/* Check the parameters */
	assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

	/*------------------------------- HSE Configuration ------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0301 	and.w	r3, r3, #1
 8003546:	2b00      	cmp	r3, #0
 8003548:	f000 8087 	beq.w	800365a <HAL_RCC_OscConfig+0x12e>
			== RCC_OSCILLATORTYPE_HSE) {
		/* Check the parameters */
		assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

		/* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
		if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800354c:	4b92      	ldr	r3, [pc, #584]	; (8003798 <HAL_RCC_OscConfig+0x26c>)
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	f003 030c 	and.w	r3, r3, #12
 8003554:	2b04      	cmp	r3, #4
 8003556:	d00c      	beq.n	8003572 <HAL_RCC_OscConfig+0x46>
				|| ((__HAL_RCC_GET_SYSCLK_SOURCE()
 8003558:	4b8f      	ldr	r3, [pc, #572]	; (8003798 <HAL_RCC_OscConfig+0x26c>)
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	f003 030c 	and.w	r3, r3, #12
 8003560:	2b08      	cmp	r3, #8
 8003562:	d112      	bne.n	800358a <HAL_RCC_OscConfig+0x5e>
						== RCC_SYSCLKSOURCE_STATUS_PLLCLK)
						&& (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE))) {
 8003564:	4b8c      	ldr	r3, [pc, #560]	; (8003798 <HAL_RCC_OscConfig+0x26c>)
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800356c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003570:	d10b      	bne.n	800358a <HAL_RCC_OscConfig+0x5e>
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003572:	4b89      	ldr	r3, [pc, #548]	; (8003798 <HAL_RCC_OscConfig+0x26c>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d06c      	beq.n	8003658 <HAL_RCC_OscConfig+0x12c>
					&& (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)) {
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	2b00      	cmp	r3, #0
 8003584:	d168      	bne.n	8003658 <HAL_RCC_OscConfig+0x12c>
				return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e24c      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
			}
		} else {
			/* Set the new HSE configuration ---------------------------------------*/
			__HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003592:	d106      	bne.n	80035a2 <HAL_RCC_OscConfig+0x76>
 8003594:	4b80      	ldr	r3, [pc, #512]	; (8003798 <HAL_RCC_OscConfig+0x26c>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a7f      	ldr	r2, [pc, #508]	; (8003798 <HAL_RCC_OscConfig+0x26c>)
 800359a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800359e:	6013      	str	r3, [r2, #0]
 80035a0:	e02e      	b.n	8003600 <HAL_RCC_OscConfig+0xd4>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d10c      	bne.n	80035c4 <HAL_RCC_OscConfig+0x98>
 80035aa:	4b7b      	ldr	r3, [pc, #492]	; (8003798 <HAL_RCC_OscConfig+0x26c>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4a7a      	ldr	r2, [pc, #488]	; (8003798 <HAL_RCC_OscConfig+0x26c>)
 80035b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035b4:	6013      	str	r3, [r2, #0]
 80035b6:	4b78      	ldr	r3, [pc, #480]	; (8003798 <HAL_RCC_OscConfig+0x26c>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	4a77      	ldr	r2, [pc, #476]	; (8003798 <HAL_RCC_OscConfig+0x26c>)
 80035bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80035c0:	6013      	str	r3, [r2, #0]
 80035c2:	e01d      	b.n	8003600 <HAL_RCC_OscConfig+0xd4>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80035cc:	d10c      	bne.n	80035e8 <HAL_RCC_OscConfig+0xbc>
 80035ce:	4b72      	ldr	r3, [pc, #456]	; (8003798 <HAL_RCC_OscConfig+0x26c>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a71      	ldr	r2, [pc, #452]	; (8003798 <HAL_RCC_OscConfig+0x26c>)
 80035d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80035d8:	6013      	str	r3, [r2, #0]
 80035da:	4b6f      	ldr	r3, [pc, #444]	; (8003798 <HAL_RCC_OscConfig+0x26c>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a6e      	ldr	r2, [pc, #440]	; (8003798 <HAL_RCC_OscConfig+0x26c>)
 80035e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035e4:	6013      	str	r3, [r2, #0]
 80035e6:	e00b      	b.n	8003600 <HAL_RCC_OscConfig+0xd4>
 80035e8:	4b6b      	ldr	r3, [pc, #428]	; (8003798 <HAL_RCC_OscConfig+0x26c>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a6a      	ldr	r2, [pc, #424]	; (8003798 <HAL_RCC_OscConfig+0x26c>)
 80035ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035f2:	6013      	str	r3, [r2, #0]
 80035f4:	4b68      	ldr	r3, [pc, #416]	; (8003798 <HAL_RCC_OscConfig+0x26c>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a67      	ldr	r2, [pc, #412]	; (8003798 <HAL_RCC_OscConfig+0x26c>)
 80035fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80035fe:	6013      	str	r3, [r2, #0]

			/* Check the HSE State */
			if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF) {
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d013      	beq.n	8003630 <HAL_RCC_OscConfig+0x104>
				/* Get Start Tick */
				tickstart = HAL_GetTick();
 8003608:	f7ff f932 	bl	8002870 <HAL_GetTick>
 800360c:	6138      	str	r0, [r7, #16]

				/* Wait till HSE is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 800360e:	e008      	b.n	8003622 <HAL_RCC_OscConfig+0xf6>
					if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) {
 8003610:	f7ff f92e 	bl	8002870 <HAL_GetTick>
 8003614:	4602      	mov	r2, r0
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	1ad3      	subs	r3, r2, r3
 800361a:	2b64      	cmp	r3, #100	; 0x64
 800361c:	d901      	bls.n	8003622 <HAL_RCC_OscConfig+0xf6>
						return HAL_TIMEOUT;
 800361e:	2303      	movs	r3, #3
 8003620:	e200      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 8003622:	4b5d      	ldr	r3, [pc, #372]	; (8003798 <HAL_RCC_OscConfig+0x26c>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800362a:	2b00      	cmp	r3, #0
 800362c:	d0f0      	beq.n	8003610 <HAL_RCC_OscConfig+0xe4>
 800362e:	e014      	b.n	800365a <HAL_RCC_OscConfig+0x12e>
					}
				}
			} else {
				/* Get Start Tick */
				tickstart = HAL_GetTick();
 8003630:	f7ff f91e 	bl	8002870 <HAL_GetTick>
 8003634:	6138      	str	r0, [r7, #16]

				/* Wait till HSE is disabled */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 8003636:	e008      	b.n	800364a <HAL_RCC_OscConfig+0x11e>
					if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) {
 8003638:	f7ff f91a 	bl	8002870 <HAL_GetTick>
 800363c:	4602      	mov	r2, r0
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	1ad3      	subs	r3, r2, r3
 8003642:	2b64      	cmp	r3, #100	; 0x64
 8003644:	d901      	bls.n	800364a <HAL_RCC_OscConfig+0x11e>
						return HAL_TIMEOUT;
 8003646:	2303      	movs	r3, #3
 8003648:	e1ec      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 800364a:	4b53      	ldr	r3, [pc, #332]	; (8003798 <HAL_RCC_OscConfig+0x26c>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003652:	2b00      	cmp	r3, #0
 8003654:	d1f0      	bne.n	8003638 <HAL_RCC_OscConfig+0x10c>
 8003656:	e000      	b.n	800365a <HAL_RCC_OscConfig+0x12e>
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003658:	bf00      	nop
				}
			}
		}
	}
	/*----------------------------- HSI Configuration --------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 0302 	and.w	r3, r3, #2
 8003662:	2b00      	cmp	r3, #0
 8003664:	d063      	beq.n	800372e <HAL_RCC_OscConfig+0x202>
		assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
		assert_param(
				IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

		/* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
		if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003666:	4b4c      	ldr	r3, [pc, #304]	; (8003798 <HAL_RCC_OscConfig+0x26c>)
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	f003 030c 	and.w	r3, r3, #12
 800366e:	2b00      	cmp	r3, #0
 8003670:	d00b      	beq.n	800368a <HAL_RCC_OscConfig+0x15e>
				|| ((__HAL_RCC_GET_SYSCLK_SOURCE()
 8003672:	4b49      	ldr	r3, [pc, #292]	; (8003798 <HAL_RCC_OscConfig+0x26c>)
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	f003 030c 	and.w	r3, r3, #12
 800367a:	2b08      	cmp	r3, #8
 800367c:	d11c      	bne.n	80036b8 <HAL_RCC_OscConfig+0x18c>
						== RCC_SYSCLKSOURCE_STATUS_PLLCLK)
						&& (__HAL_RCC_GET_PLL_OSCSOURCE()
 800367e:	4b46      	ldr	r3, [pc, #280]	; (8003798 <HAL_RCC_OscConfig+0x26c>)
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003686:	2b00      	cmp	r3, #0
 8003688:	d116      	bne.n	80036b8 <HAL_RCC_OscConfig+0x18c>
								== RCC_PLLSOURCE_HSI_DIV2))) {
			/* When HSI is used as system clock it will not disabled */
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800368a:	4b43      	ldr	r3, [pc, #268]	; (8003798 <HAL_RCC_OscConfig+0x26c>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 0302 	and.w	r3, r3, #2
 8003692:	2b00      	cmp	r3, #0
 8003694:	d005      	beq.n	80036a2 <HAL_RCC_OscConfig+0x176>
					&& (RCC_OscInitStruct->HSIState != RCC_HSI_ON)) {
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	691b      	ldr	r3, [r3, #16]
 800369a:	2b01      	cmp	r3, #1
 800369c:	d001      	beq.n	80036a2 <HAL_RCC_OscConfig+0x176>
				return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e1c0      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
			}
			/* Otherwise, just the calibration is allowed */
			else {
				/* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
				__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(
 80036a2:	4b3d      	ldr	r3, [pc, #244]	; (8003798 <HAL_RCC_OscConfig+0x26c>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	695b      	ldr	r3, [r3, #20]
 80036ae:	00db      	lsls	r3, r3, #3
 80036b0:	4939      	ldr	r1, [pc, #228]	; (8003798 <HAL_RCC_OscConfig+0x26c>)
 80036b2:	4313      	orrs	r3, r2
 80036b4:	600b      	str	r3, [r1, #0]
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036b6:	e03a      	b.n	800372e <HAL_RCC_OscConfig+0x202>
						RCC_OscInitStruct->HSICalibrationValue);
			}
		} else {
			/* Check the HSI State */
			if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF) {
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	691b      	ldr	r3, [r3, #16]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d020      	beq.n	8003702 <HAL_RCC_OscConfig+0x1d6>
				/* Enable the Internal High Speed oscillator (HSI). */
				__HAL_RCC_HSI_ENABLE();
 80036c0:	4b36      	ldr	r3, [pc, #216]	; (800379c <HAL_RCC_OscConfig+0x270>)
 80036c2:	2201      	movs	r2, #1
 80036c4:	601a      	str	r2, [r3, #0]

				/* Get Start Tick */
				tickstart = HAL_GetTick();
 80036c6:	f7ff f8d3 	bl	8002870 <HAL_GetTick>
 80036ca:	6138      	str	r0, [r7, #16]

				/* Wait till HSI is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 80036cc:	e008      	b.n	80036e0 <HAL_RCC_OscConfig+0x1b4>
					if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) {
 80036ce:	f7ff f8cf 	bl	8002870 <HAL_GetTick>
 80036d2:	4602      	mov	r2, r0
 80036d4:	693b      	ldr	r3, [r7, #16]
 80036d6:	1ad3      	subs	r3, r2, r3
 80036d8:	2b02      	cmp	r3, #2
 80036da:	d901      	bls.n	80036e0 <HAL_RCC_OscConfig+0x1b4>
						return HAL_TIMEOUT;
 80036dc:	2303      	movs	r3, #3
 80036de:	e1a1      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 80036e0:	4b2d      	ldr	r3, [pc, #180]	; (8003798 <HAL_RCC_OscConfig+0x26c>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	f003 0302 	and.w	r3, r3, #2
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d0f0      	beq.n	80036ce <HAL_RCC_OscConfig+0x1a2>
					}
				}

				/* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
				__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(
 80036ec:	4b2a      	ldr	r3, [pc, #168]	; (8003798 <HAL_RCC_OscConfig+0x26c>)
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	695b      	ldr	r3, [r3, #20]
 80036f8:	00db      	lsls	r3, r3, #3
 80036fa:	4927      	ldr	r1, [pc, #156]	; (8003798 <HAL_RCC_OscConfig+0x26c>)
 80036fc:	4313      	orrs	r3, r2
 80036fe:	600b      	str	r3, [r1, #0]
 8003700:	e015      	b.n	800372e <HAL_RCC_OscConfig+0x202>
						RCC_OscInitStruct->HSICalibrationValue);
			} else {
				/* Disable the Internal High Speed oscillator (HSI). */
				__HAL_RCC_HSI_DISABLE();
 8003702:	4b26      	ldr	r3, [pc, #152]	; (800379c <HAL_RCC_OscConfig+0x270>)
 8003704:	2200      	movs	r2, #0
 8003706:	601a      	str	r2, [r3, #0]

				/* Get Start Tick */
				tickstart = HAL_GetTick();
 8003708:	f7ff f8b2 	bl	8002870 <HAL_GetTick>
 800370c:	6138      	str	r0, [r7, #16]

				/* Wait till HSI is disabled */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) {
 800370e:	e008      	b.n	8003722 <HAL_RCC_OscConfig+0x1f6>
					if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) {
 8003710:	f7ff f8ae 	bl	8002870 <HAL_GetTick>
 8003714:	4602      	mov	r2, r0
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	1ad3      	subs	r3, r2, r3
 800371a:	2b02      	cmp	r3, #2
 800371c:	d901      	bls.n	8003722 <HAL_RCC_OscConfig+0x1f6>
						return HAL_TIMEOUT;
 800371e:	2303      	movs	r3, #3
 8003720:	e180      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) {
 8003722:	4b1d      	ldr	r3, [pc, #116]	; (8003798 <HAL_RCC_OscConfig+0x26c>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 0302 	and.w	r3, r3, #2
 800372a:	2b00      	cmp	r3, #0
 800372c:	d1f0      	bne.n	8003710 <HAL_RCC_OscConfig+0x1e4>
				}
			}
		}
	}
	/*------------------------------ LSI Configuration -------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f003 0308 	and.w	r3, r3, #8
 8003736:	2b00      	cmp	r3, #0
 8003738:	d03a      	beq.n	80037b0 <HAL_RCC_OscConfig+0x284>
			== RCC_OSCILLATORTYPE_LSI) {
		/* Check the parameters */
		assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

		/* Check the LSI State */
		if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF) {
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	699b      	ldr	r3, [r3, #24]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d019      	beq.n	8003776 <HAL_RCC_OscConfig+0x24a>
			/* Enable the Internal Low Speed oscillator (LSI). */
			__HAL_RCC_LSI_ENABLE();
 8003742:	4b17      	ldr	r3, [pc, #92]	; (80037a0 <HAL_RCC_OscConfig+0x274>)
 8003744:	2201      	movs	r2, #1
 8003746:	601a      	str	r2, [r3, #0]

			/* Get Start Tick */
			tickstart = HAL_GetTick();
 8003748:	f7ff f892 	bl	8002870 <HAL_GetTick>
 800374c:	6138      	str	r0, [r7, #16]

			/* Wait till LSI is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET) {
 800374e:	e008      	b.n	8003762 <HAL_RCC_OscConfig+0x236>
				if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE) {
 8003750:	f7ff f88e 	bl	8002870 <HAL_GetTick>
 8003754:	4602      	mov	r2, r0
 8003756:	693b      	ldr	r3, [r7, #16]
 8003758:	1ad3      	subs	r3, r2, r3
 800375a:	2b02      	cmp	r3, #2
 800375c:	d901      	bls.n	8003762 <HAL_RCC_OscConfig+0x236>
					return HAL_TIMEOUT;
 800375e:	2303      	movs	r3, #3
 8003760:	e160      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET) {
 8003762:	4b0d      	ldr	r3, [pc, #52]	; (8003798 <HAL_RCC_OscConfig+0x26c>)
 8003764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003766:	f003 0302 	and.w	r3, r3, #2
 800376a:	2b00      	cmp	r3, #0
 800376c:	d0f0      	beq.n	8003750 <HAL_RCC_OscConfig+0x224>
				}
			}
			/*  To have a fully stabilized clock in the specified range, a software delay of 1ms
			 should be added.*/
			RCC_Delay(1);
 800376e:	2001      	movs	r0, #1
 8003770:	f000 faee 	bl	8003d50 <RCC_Delay>
 8003774:	e01c      	b.n	80037b0 <HAL_RCC_OscConfig+0x284>
		} else {
			/* Disable the Internal Low Speed oscillator (LSI). */
			__HAL_RCC_LSI_DISABLE();
 8003776:	4b0a      	ldr	r3, [pc, #40]	; (80037a0 <HAL_RCC_OscConfig+0x274>)
 8003778:	2200      	movs	r2, #0
 800377a:	601a      	str	r2, [r3, #0]

			/* Get Start Tick */
			tickstart = HAL_GetTick();
 800377c:	f7ff f878 	bl	8002870 <HAL_GetTick>
 8003780:	6138      	str	r0, [r7, #16]

			/* Wait till LSI is disabled */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET) {
 8003782:	e00f      	b.n	80037a4 <HAL_RCC_OscConfig+0x278>
				if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE) {
 8003784:	f7ff f874 	bl	8002870 <HAL_GetTick>
 8003788:	4602      	mov	r2, r0
 800378a:	693b      	ldr	r3, [r7, #16]
 800378c:	1ad3      	subs	r3, r2, r3
 800378e:	2b02      	cmp	r3, #2
 8003790:	d908      	bls.n	80037a4 <HAL_RCC_OscConfig+0x278>
					return HAL_TIMEOUT;
 8003792:	2303      	movs	r3, #3
 8003794:	e146      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
 8003796:	bf00      	nop
 8003798:	40021000 	.word	0x40021000
 800379c:	42420000 	.word	0x42420000
 80037a0:	42420480 	.word	0x42420480
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET) {
 80037a4:	4b92      	ldr	r3, [pc, #584]	; (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 80037a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a8:	f003 0302 	and.w	r3, r3, #2
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d1e9      	bne.n	8003784 <HAL_RCC_OscConfig+0x258>
				}
			}
		}
	}
	/*------------------------------ LSE Configuration -------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f003 0304 	and.w	r3, r3, #4
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	f000 80a6 	beq.w	800390a <HAL_RCC_OscConfig+0x3de>
			== RCC_OSCILLATORTYPE_LSE) {
		FlagStatus pwrclkchanged = RESET;
 80037be:	2300      	movs	r3, #0
 80037c0:	75fb      	strb	r3, [r7, #23]
		/* Check the parameters */
		assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

		/* Update LSE configuration in Backup Domain control register    */
		/* Requires to enable write access to Backup Domain of necessary */
		if (__HAL_RCC_PWR_IS_CLK_DISABLED()) {
 80037c2:	4b8b      	ldr	r3, [pc, #556]	; (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 80037c4:	69db      	ldr	r3, [r3, #28]
 80037c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d10d      	bne.n	80037ea <HAL_RCC_OscConfig+0x2be>
			__HAL_RCC_PWR_CLK_ENABLE();
 80037ce:	4b88      	ldr	r3, [pc, #544]	; (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 80037d0:	69db      	ldr	r3, [r3, #28]
 80037d2:	4a87      	ldr	r2, [pc, #540]	; (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 80037d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037d8:	61d3      	str	r3, [r2, #28]
 80037da:	4b85      	ldr	r3, [pc, #532]	; (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 80037dc:	69db      	ldr	r3, [r3, #28]
 80037de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037e2:	60bb      	str	r3, [r7, #8]
 80037e4:	68bb      	ldr	r3, [r7, #8]
			pwrclkchanged = SET;
 80037e6:	2301      	movs	r3, #1
 80037e8:	75fb      	strb	r3, [r7, #23]
		}

		if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP)) {
 80037ea:	4b82      	ldr	r3, [pc, #520]	; (80039f4 <HAL_RCC_OscConfig+0x4c8>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d118      	bne.n	8003828 <HAL_RCC_OscConfig+0x2fc>
			/* Enable write access to Backup domain */
			SET_BIT(PWR->CR, PWR_CR_DBP);
 80037f6:	4b7f      	ldr	r3, [pc, #508]	; (80039f4 <HAL_RCC_OscConfig+0x4c8>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a7e      	ldr	r2, [pc, #504]	; (80039f4 <HAL_RCC_OscConfig+0x4c8>)
 80037fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003800:	6013      	str	r3, [r2, #0]

			/* Wait for Backup domain Write protection disable */
			tickstart = HAL_GetTick();
 8003802:	f7ff f835 	bl	8002870 <HAL_GetTick>
 8003806:	6138      	str	r0, [r7, #16]

			while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP)) {
 8003808:	e008      	b.n	800381c <HAL_RCC_OscConfig+0x2f0>
				if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE) {
 800380a:	f7ff f831 	bl	8002870 <HAL_GetTick>
 800380e:	4602      	mov	r2, r0
 8003810:	693b      	ldr	r3, [r7, #16]
 8003812:	1ad3      	subs	r3, r2, r3
 8003814:	2b64      	cmp	r3, #100	; 0x64
 8003816:	d901      	bls.n	800381c <HAL_RCC_OscConfig+0x2f0>
					return HAL_TIMEOUT;
 8003818:	2303      	movs	r3, #3
 800381a:	e103      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
			while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP)) {
 800381c:	4b75      	ldr	r3, [pc, #468]	; (80039f4 <HAL_RCC_OscConfig+0x4c8>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003824:	2b00      	cmp	r3, #0
 8003826:	d0f0      	beq.n	800380a <HAL_RCC_OscConfig+0x2de>
				}
			}
		}

		/* Set the new LSE configuration -----------------------------------------*/
		__HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	68db      	ldr	r3, [r3, #12]
 800382c:	2b01      	cmp	r3, #1
 800382e:	d106      	bne.n	800383e <HAL_RCC_OscConfig+0x312>
 8003830:	4b6f      	ldr	r3, [pc, #444]	; (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003832:	6a1b      	ldr	r3, [r3, #32]
 8003834:	4a6e      	ldr	r2, [pc, #440]	; (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003836:	f043 0301 	orr.w	r3, r3, #1
 800383a:	6213      	str	r3, [r2, #32]
 800383c:	e02d      	b.n	800389a <HAL_RCC_OscConfig+0x36e>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	68db      	ldr	r3, [r3, #12]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d10c      	bne.n	8003860 <HAL_RCC_OscConfig+0x334>
 8003846:	4b6a      	ldr	r3, [pc, #424]	; (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003848:	6a1b      	ldr	r3, [r3, #32]
 800384a:	4a69      	ldr	r2, [pc, #420]	; (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 800384c:	f023 0301 	bic.w	r3, r3, #1
 8003850:	6213      	str	r3, [r2, #32]
 8003852:	4b67      	ldr	r3, [pc, #412]	; (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003854:	6a1b      	ldr	r3, [r3, #32]
 8003856:	4a66      	ldr	r2, [pc, #408]	; (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003858:	f023 0304 	bic.w	r3, r3, #4
 800385c:	6213      	str	r3, [r2, #32]
 800385e:	e01c      	b.n	800389a <HAL_RCC_OscConfig+0x36e>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	68db      	ldr	r3, [r3, #12]
 8003864:	2b05      	cmp	r3, #5
 8003866:	d10c      	bne.n	8003882 <HAL_RCC_OscConfig+0x356>
 8003868:	4b61      	ldr	r3, [pc, #388]	; (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 800386a:	6a1b      	ldr	r3, [r3, #32]
 800386c:	4a60      	ldr	r2, [pc, #384]	; (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 800386e:	f043 0304 	orr.w	r3, r3, #4
 8003872:	6213      	str	r3, [r2, #32]
 8003874:	4b5e      	ldr	r3, [pc, #376]	; (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003876:	6a1b      	ldr	r3, [r3, #32]
 8003878:	4a5d      	ldr	r2, [pc, #372]	; (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 800387a:	f043 0301 	orr.w	r3, r3, #1
 800387e:	6213      	str	r3, [r2, #32]
 8003880:	e00b      	b.n	800389a <HAL_RCC_OscConfig+0x36e>
 8003882:	4b5b      	ldr	r3, [pc, #364]	; (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003884:	6a1b      	ldr	r3, [r3, #32]
 8003886:	4a5a      	ldr	r2, [pc, #360]	; (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003888:	f023 0301 	bic.w	r3, r3, #1
 800388c:	6213      	str	r3, [r2, #32]
 800388e:	4b58      	ldr	r3, [pc, #352]	; (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003890:	6a1b      	ldr	r3, [r3, #32]
 8003892:	4a57      	ldr	r2, [pc, #348]	; (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003894:	f023 0304 	bic.w	r3, r3, #4
 8003898:	6213      	str	r3, [r2, #32]
		/* Check the LSE State */
		if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF) {
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	68db      	ldr	r3, [r3, #12]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d015      	beq.n	80038ce <HAL_RCC_OscConfig+0x3a2>
			/* Get Start Tick */
			tickstart = HAL_GetTick();
 80038a2:	f7fe ffe5 	bl	8002870 <HAL_GetTick>
 80038a6:	6138      	str	r0, [r7, #16]

			/* Wait till LSE is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET) {
 80038a8:	e00a      	b.n	80038c0 <HAL_RCC_OscConfig+0x394>
				if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 80038aa:	f7fe ffe1 	bl	8002870 <HAL_GetTick>
 80038ae:	4602      	mov	r2, r0
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	1ad3      	subs	r3, r2, r3
 80038b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d901      	bls.n	80038c0 <HAL_RCC_OscConfig+0x394>
					return HAL_TIMEOUT;
 80038bc:	2303      	movs	r3, #3
 80038be:	e0b1      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET) {
 80038c0:	4b4b      	ldr	r3, [pc, #300]	; (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 80038c2:	6a1b      	ldr	r3, [r3, #32]
 80038c4:	f003 0302 	and.w	r3, r3, #2
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d0ee      	beq.n	80038aa <HAL_RCC_OscConfig+0x37e>
 80038cc:	e014      	b.n	80038f8 <HAL_RCC_OscConfig+0x3cc>
				}
			}
		} else {
			/* Get Start Tick */
			tickstart = HAL_GetTick();
 80038ce:	f7fe ffcf 	bl	8002870 <HAL_GetTick>
 80038d2:	6138      	str	r0, [r7, #16]

			/* Wait till LSE is disabled */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) {
 80038d4:	e00a      	b.n	80038ec <HAL_RCC_OscConfig+0x3c0>
				if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 80038d6:	f7fe ffcb 	bl	8002870 <HAL_GetTick>
 80038da:	4602      	mov	r2, r0
 80038dc:	693b      	ldr	r3, [r7, #16]
 80038de:	1ad3      	subs	r3, r2, r3
 80038e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d901      	bls.n	80038ec <HAL_RCC_OscConfig+0x3c0>
					return HAL_TIMEOUT;
 80038e8:	2303      	movs	r3, #3
 80038ea:	e09b      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) {
 80038ec:	4b40      	ldr	r3, [pc, #256]	; (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 80038ee:	6a1b      	ldr	r3, [r3, #32]
 80038f0:	f003 0302 	and.w	r3, r3, #2
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d1ee      	bne.n	80038d6 <HAL_RCC_OscConfig+0x3aa>
				}
			}
		}

		/* Require to disable power clock if necessary */
		if (pwrclkchanged == SET) {
 80038f8:	7dfb      	ldrb	r3, [r7, #23]
 80038fa:	2b01      	cmp	r3, #1
 80038fc:	d105      	bne.n	800390a <HAL_RCC_OscConfig+0x3de>
			__HAL_RCC_PWR_CLK_DISABLE();
 80038fe:	4b3c      	ldr	r3, [pc, #240]	; (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003900:	69db      	ldr	r3, [r3, #28]
 8003902:	4a3b      	ldr	r2, [pc, #236]	; (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003904:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003908:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
	/*-------------------------------- PLL Configuration -----------------------*/
	/* Check the parameters */
	assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
	if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE) {
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	69db      	ldr	r3, [r3, #28]
 800390e:	2b00      	cmp	r3, #0
 8003910:	f000 8087 	beq.w	8003a22 <HAL_RCC_OscConfig+0x4f6>
		/* Check if the PLL is used as system clock or not */
		if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK) {
 8003914:	4b36      	ldr	r3, [pc, #216]	; (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	f003 030c 	and.w	r3, r3, #12
 800391c:	2b08      	cmp	r3, #8
 800391e:	d061      	beq.n	80039e4 <HAL_RCC_OscConfig+0x4b8>
			if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON) {
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	69db      	ldr	r3, [r3, #28]
 8003924:	2b02      	cmp	r3, #2
 8003926:	d146      	bne.n	80039b6 <HAL_RCC_OscConfig+0x48a>
				assert_param(
						IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
				assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

				/* Disable the main PLL. */
				__HAL_RCC_PLL_DISABLE();
 8003928:	4b33      	ldr	r3, [pc, #204]	; (80039f8 <HAL_RCC_OscConfig+0x4cc>)
 800392a:	2200      	movs	r2, #0
 800392c:	601a      	str	r2, [r3, #0]

				/* Get Start Tick */
				tickstart = HAL_GetTick();
 800392e:	f7fe ff9f 	bl	8002870 <HAL_GetTick>
 8003932:	6138      	str	r0, [r7, #16]

				/* Wait till PLL is disabled */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 8003934:	e008      	b.n	8003948 <HAL_RCC_OscConfig+0x41c>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 8003936:	f7fe ff9b 	bl	8002870 <HAL_GetTick>
 800393a:	4602      	mov	r2, r0
 800393c:	693b      	ldr	r3, [r7, #16]
 800393e:	1ad3      	subs	r3, r2, r3
 8003940:	2b02      	cmp	r3, #2
 8003942:	d901      	bls.n	8003948 <HAL_RCC_OscConfig+0x41c>
						return HAL_TIMEOUT;
 8003944:	2303      	movs	r3, #3
 8003946:	e06d      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 8003948:	4b29      	ldr	r3, [pc, #164]	; (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003950:	2b00      	cmp	r3, #0
 8003952:	d1f0      	bne.n	8003936 <HAL_RCC_OscConfig+0x40a>
					}
				}

				/* Configure the HSE prediv factor --------------------------------*/
				/* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
				if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE) {
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6a1b      	ldr	r3, [r3, #32]
 8003958:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800395c:	d108      	bne.n	8003970 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

					/* Set PREDIV1 Value */
					__HAL_RCC_HSE_PREDIV_CONFIG(
 800395e:	4b24      	ldr	r3, [pc, #144]	; (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	689b      	ldr	r3, [r3, #8]
 800396a:	4921      	ldr	r1, [pc, #132]	; (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 800396c:	4313      	orrs	r3, r2
 800396e:	604b      	str	r3, [r1, #4]
							RCC_OscInitStruct->HSEPredivValue);
				}

				/* Configure the main PLL clock source and multiplication factors. */
				__HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003970:	4b1f      	ldr	r3, [pc, #124]	; (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6a19      	ldr	r1, [r3, #32]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003980:	430b      	orrs	r3, r1
 8003982:	491b      	ldr	r1, [pc, #108]	; (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 8003984:	4313      	orrs	r3, r2
 8003986:	604b      	str	r3, [r1, #4]
						RCC_OscInitStruct->PLL.PLLMUL);
				/* Enable the main PLL. */
				__HAL_RCC_PLL_ENABLE();
 8003988:	4b1b      	ldr	r3, [pc, #108]	; (80039f8 <HAL_RCC_OscConfig+0x4cc>)
 800398a:	2201      	movs	r2, #1
 800398c:	601a      	str	r2, [r3, #0]

				/* Get Start Tick */
				tickstart = HAL_GetTick();
 800398e:	f7fe ff6f 	bl	8002870 <HAL_GetTick>
 8003992:	6138      	str	r0, [r7, #16]

				/* Wait till PLL is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 8003994:	e008      	b.n	80039a8 <HAL_RCC_OscConfig+0x47c>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 8003996:	f7fe ff6b 	bl	8002870 <HAL_GetTick>
 800399a:	4602      	mov	r2, r0
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	1ad3      	subs	r3, r2, r3
 80039a0:	2b02      	cmp	r3, #2
 80039a2:	d901      	bls.n	80039a8 <HAL_RCC_OscConfig+0x47c>
						return HAL_TIMEOUT;
 80039a4:	2303      	movs	r3, #3
 80039a6:	e03d      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 80039a8:	4b11      	ldr	r3, [pc, #68]	; (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d0f0      	beq.n	8003996 <HAL_RCC_OscConfig+0x46a>
 80039b4:	e035      	b.n	8003a22 <HAL_RCC_OscConfig+0x4f6>
					}
				}
			} else {
				/* Disable the main PLL. */
				__HAL_RCC_PLL_DISABLE();
 80039b6:	4b10      	ldr	r3, [pc, #64]	; (80039f8 <HAL_RCC_OscConfig+0x4cc>)
 80039b8:	2200      	movs	r2, #0
 80039ba:	601a      	str	r2, [r3, #0]

				/* Get Start Tick */
				tickstart = HAL_GetTick();
 80039bc:	f7fe ff58 	bl	8002870 <HAL_GetTick>
 80039c0:	6138      	str	r0, [r7, #16]

				/* Wait till PLL is disabled */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 80039c2:	e008      	b.n	80039d6 <HAL_RCC_OscConfig+0x4aa>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 80039c4:	f7fe ff54 	bl	8002870 <HAL_GetTick>
 80039c8:	4602      	mov	r2, r0
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	1ad3      	subs	r3, r2, r3
 80039ce:	2b02      	cmp	r3, #2
 80039d0:	d901      	bls.n	80039d6 <HAL_RCC_OscConfig+0x4aa>
						return HAL_TIMEOUT;
 80039d2:	2303      	movs	r3, #3
 80039d4:	e026      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 80039d6:	4b06      	ldr	r3, [pc, #24]	; (80039f0 <HAL_RCC_OscConfig+0x4c4>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d1f0      	bne.n	80039c4 <HAL_RCC_OscConfig+0x498>
 80039e2:	e01e      	b.n	8003a22 <HAL_RCC_OscConfig+0x4f6>
					}
				}
			}
		} else {
			/* Check if there is a request to disable the PLL used as System clock source */
			if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) {
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	69db      	ldr	r3, [r3, #28]
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	d107      	bne.n	80039fc <HAL_RCC_OscConfig+0x4d0>
				return HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e019      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
 80039f0:	40021000 	.word	0x40021000
 80039f4:	40007000 	.word	0x40007000
 80039f8:	42420060 	.word	0x42420060
			} else {
				/* Do not return HAL_ERROR if request repeats the current configuration */
				pll_config = RCC->CFGR;
 80039fc:	4b0b      	ldr	r3, [pc, #44]	; (8003a2c <HAL_RCC_OscConfig+0x500>)
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	60fb      	str	r3, [r7, #12]
				if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC)
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
						!= RCC_OscInitStruct->PLL.PLLSource)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6a1b      	ldr	r3, [r3, #32]
				if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC)
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d106      	bne.n	8003a1e <HAL_RCC_OscConfig+0x4f2>
						|| (READ_BIT(pll_config, RCC_CFGR_PLLMULL)
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
								!= RCC_OscInitStruct->PLL.PLLMUL)) {
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
						|| (READ_BIT(pll_config, RCC_CFGR_PLLMULL)
 8003a1a:	429a      	cmp	r2, r3
 8003a1c:	d001      	beq.n	8003a22 <HAL_RCC_OscConfig+0x4f6>
					return HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e000      	b.n	8003a24 <HAL_RCC_OscConfig+0x4f8>
				}
			}
		}
	}

	return HAL_OK;
 8003a22:	2300      	movs	r3, #0
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	3718      	adds	r7, #24
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}
 8003a2c:	40021000 	.word	0x40021000

08003a30 <HAL_RCC_ClockConfig>:
 *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
 *         currently used as system clock source.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct,
		uint32_t FLatency) {
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b084      	sub	sp, #16
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
 8003a38:	6039      	str	r1, [r7, #0]
	uint32_t tickstart;

	/* Check Null pointer */
	if (RCC_ClkInitStruct == NULL) {
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d101      	bne.n	8003a44 <HAL_RCC_ClockConfig+0x14>
		return HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	e0d0      	b.n	8003be6 <HAL_RCC_ClockConfig+0x1b6>
	 must be correctly programmed according to the frequency of the CPU clock
	 (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
	/* Increasing the number of wait states because of higher CPU frequency */
	if (FLatency > __HAL_FLASH_GET_LATENCY()) {
 8003a44:	4b6a      	ldr	r3, [pc, #424]	; (8003bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 0307 	and.w	r3, r3, #7
 8003a4c:	683a      	ldr	r2, [r7, #0]
 8003a4e:	429a      	cmp	r2, r3
 8003a50:	d910      	bls.n	8003a74 <HAL_RCC_ClockConfig+0x44>
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		__HAL_FLASH_SET_LATENCY(FLatency);
 8003a52:	4b67      	ldr	r3, [pc, #412]	; (8003bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f023 0207 	bic.w	r2, r3, #7
 8003a5a:	4965      	ldr	r1, [pc, #404]	; (8003bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	600b      	str	r3, [r1, #0]

		/* Check that the new number of wait states is taken into account to access the Flash
		 memory by reading the FLASH_ACR register */
		if (__HAL_FLASH_GET_LATENCY() != FLatency) {
 8003a62:	4b63      	ldr	r3, [pc, #396]	; (8003bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0307 	and.w	r3, r3, #7
 8003a6a:	683a      	ldr	r2, [r7, #0]
 8003a6c:	429a      	cmp	r2, r3
 8003a6e:	d001      	beq.n	8003a74 <HAL_RCC_ClockConfig+0x44>
			return HAL_ERROR;
 8003a70:	2301      	movs	r3, #1
 8003a72:	e0b8      	b.n	8003be6 <HAL_RCC_ClockConfig+0x1b6>
		}
	}

#endif /* FLASH_ACR_LATENCY */
	/*-------------------------- HCLK Configuration --------------------------*/
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f003 0302 	and.w	r3, r3, #2
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d020      	beq.n	8003ac2 <HAL_RCC_ClockConfig+0x92>
			== RCC_CLOCKTYPE_HCLK) {
		/* Set the highest APBx dividers in order to ensure that we do not go through
		 a non-spec phase whatever we decrease or increase HCLK. */
		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f003 0304 	and.w	r3, r3, #4
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d005      	beq.n	8003a98 <HAL_RCC_ClockConfig+0x68>
				== RCC_CLOCKTYPE_PCLK1) {
			MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a8c:	4b59      	ldr	r3, [pc, #356]	; (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	4a58      	ldr	r2, [pc, #352]	; (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a92:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003a96:	6053      	str	r3, [r2, #4]
		}

		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f003 0308 	and.w	r3, r3, #8
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d005      	beq.n	8003ab0 <HAL_RCC_ClockConfig+0x80>
				== RCC_CLOCKTYPE_PCLK2) {
			MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003aa4:	4b53      	ldr	r3, [pc, #332]	; (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	4a52      	ldr	r2, [pc, #328]	; (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003aaa:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003aae:	6053      	str	r3, [r2, #4]
		}

		/* Set the new HCLK clock divider */
		assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
		MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ab0:	4b50      	ldr	r3, [pc, #320]	; (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	494d      	ldr	r1, [pc, #308]	; (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	604b      	str	r3, [r1, #4]
	}

	/*------------------------- SYSCLK Configuration ---------------------------*/
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 0301 	and.w	r3, r3, #1
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d040      	beq.n	8003b50 <HAL_RCC_ClockConfig+0x120>
			== RCC_CLOCKTYPE_SYSCLK) {
		assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

		/* HSE is selected as System Clock Source */
		if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) {
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	2b01      	cmp	r3, #1
 8003ad4:	d107      	bne.n	8003ae6 <HAL_RCC_ClockConfig+0xb6>
			/* Check the HSE ready flag */
			if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 8003ad6:	4b47      	ldr	r3, [pc, #284]	; (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d115      	bne.n	8003b0e <HAL_RCC_ClockConfig+0xde>
				return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e07f      	b.n	8003be6 <HAL_RCC_ClockConfig+0x1b6>
			}
		}
		/* PLL is selected as System Clock Source */
		else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK) {
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	2b02      	cmp	r3, #2
 8003aec:	d107      	bne.n	8003afe <HAL_RCC_ClockConfig+0xce>
			/* Check the PLL ready flag */
			if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 8003aee:	4b41      	ldr	r3, [pc, #260]	; (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d109      	bne.n	8003b0e <HAL_RCC_ClockConfig+0xde>
				return HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	e073      	b.n	8003be6 <HAL_RCC_ClockConfig+0x1b6>
			}
		}
		/* HSI is selected as System Clock Source */
		else {
			/* Check the HSI ready flag */
			if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 8003afe:	4b3d      	ldr	r3, [pc, #244]	; (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f003 0302 	and.w	r3, r3, #2
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d101      	bne.n	8003b0e <HAL_RCC_ClockConfig+0xde>
				return HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e06b      	b.n	8003be6 <HAL_RCC_ClockConfig+0x1b6>
			}
		}
		__HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b0e:	4b39      	ldr	r3, [pc, #228]	; (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	f023 0203 	bic.w	r2, r3, #3
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	4936      	ldr	r1, [pc, #216]	; (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	604b      	str	r3, [r1, #4]

		/* Get Start Tick */
		tickstart = HAL_GetTick();
 8003b20:	f7fe fea6 	bl	8002870 <HAL_GetTick>
 8003b24:	60f8      	str	r0, [r7, #12]

		while (__HAL_RCC_GET_SYSCLK_SOURCE()
 8003b26:	e00a      	b.n	8003b3e <HAL_RCC_ClockConfig+0x10e>
				!= (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos)) {
			if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 8003b28:	f7fe fea2 	bl	8002870 <HAL_GetTick>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	1ad3      	subs	r3, r2, r3
 8003b32:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d901      	bls.n	8003b3e <HAL_RCC_ClockConfig+0x10e>
				return HAL_TIMEOUT;
 8003b3a:	2303      	movs	r3, #3
 8003b3c:	e053      	b.n	8003be6 <HAL_RCC_ClockConfig+0x1b6>
		while (__HAL_RCC_GET_SYSCLK_SOURCE()
 8003b3e:	4b2d      	ldr	r3, [pc, #180]	; (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	f003 020c 	and.w	r2, r3, #12
				!= (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos)) {
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	009b      	lsls	r3, r3, #2
		while (__HAL_RCC_GET_SYSCLK_SOURCE()
 8003b4c:	429a      	cmp	r2, r3
 8003b4e:	d1eb      	bne.n	8003b28 <HAL_RCC_ClockConfig+0xf8>
		}
	}

#if defined(FLASH_ACR_LATENCY)
	/* Decreasing the number of wait states because of lower CPU frequency */
	if (FLatency < __HAL_FLASH_GET_LATENCY()) {
 8003b50:	4b27      	ldr	r3, [pc, #156]	; (8003bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 0307 	and.w	r3, r3, #7
 8003b58:	683a      	ldr	r2, [r7, #0]
 8003b5a:	429a      	cmp	r2, r3
 8003b5c:	d210      	bcs.n	8003b80 <HAL_RCC_ClockConfig+0x150>
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		__HAL_FLASH_SET_LATENCY(FLatency);
 8003b5e:	4b24      	ldr	r3, [pc, #144]	; (8003bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f023 0207 	bic.w	r2, r3, #7
 8003b66:	4922      	ldr	r1, [pc, #136]	; (8003bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	600b      	str	r3, [r1, #0]

		/* Check that the new number of wait states is taken into account to access the Flash
		 memory by reading the FLASH_ACR register */
		if (__HAL_FLASH_GET_LATENCY() != FLatency) {
 8003b6e:	4b20      	ldr	r3, [pc, #128]	; (8003bf0 <HAL_RCC_ClockConfig+0x1c0>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 0307 	and.w	r3, r3, #7
 8003b76:	683a      	ldr	r2, [r7, #0]
 8003b78:	429a      	cmp	r2, r3
 8003b7a:	d001      	beq.n	8003b80 <HAL_RCC_ClockConfig+0x150>
			return HAL_ERROR;
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	e032      	b.n	8003be6 <HAL_RCC_ClockConfig+0x1b6>
		}
	}
#endif /* FLASH_ACR_LATENCY */

	/*-------------------------- PCLK1 Configuration ---------------------------*/
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f003 0304 	and.w	r3, r3, #4
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d008      	beq.n	8003b9e <HAL_RCC_ClockConfig+0x16e>
			== RCC_CLOCKTYPE_PCLK1) {
		assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
		MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1,
 8003b8c:	4b19      	ldr	r3, [pc, #100]	; (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b8e:	685b      	ldr	r3, [r3, #4]
 8003b90:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	68db      	ldr	r3, [r3, #12]
 8003b98:	4916      	ldr	r1, [pc, #88]	; (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	604b      	str	r3, [r1, #4]
				RCC_ClkInitStruct->APB1CLKDivider);
	}

	/*-------------------------- PCLK2 Configuration ---------------------------*/
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f003 0308 	and.w	r3, r3, #8
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d009      	beq.n	8003bbe <HAL_RCC_ClockConfig+0x18e>
			== RCC_CLOCKTYPE_PCLK2) {
		assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
		MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2,
 8003baa:	4b12      	ldr	r3, [pc, #72]	; (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	691b      	ldr	r3, [r3, #16]
 8003bb6:	00db      	lsls	r3, r3, #3
 8003bb8:	490e      	ldr	r1, [pc, #56]	; (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	604b      	str	r3, [r1, #4]
				((RCC_ClkInitStruct->APB2CLKDivider) << 3));
	}

	/* Update the SystemCoreClock global variable */
	SystemCoreClock = HAL_RCC_GetSysClockFreq()
 8003bbe:	f000 f82d 	bl	8003c1c <HAL_RCC_GetSysClockFreq>
 8003bc2:	4602      	mov	r2, r0
			>> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003bc4:	4b0b      	ldr	r3, [pc, #44]	; (8003bf4 <HAL_RCC_ClockConfig+0x1c4>)
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	091b      	lsrs	r3, r3, #4
 8003bca:	f003 030f 	and.w	r3, r3, #15
 8003bce:	490a      	ldr	r1, [pc, #40]	; (8003bf8 <HAL_RCC_ClockConfig+0x1c8>)
 8003bd0:	5ccb      	ldrb	r3, [r1, r3]
 8003bd2:	fa22 f303 	lsr.w	r3, r2, r3
	SystemCoreClock = HAL_RCC_GetSysClockFreq()
 8003bd6:	4a09      	ldr	r2, [pc, #36]	; (8003bfc <HAL_RCC_ClockConfig+0x1cc>)
 8003bd8:	6013      	str	r3, [r2, #0]

	/* Configure the source of time base considering new system clocks settings*/
	HAL_InitTick(uwTickPrio);
 8003bda:	4b09      	ldr	r3, [pc, #36]	; (8003c00 <HAL_RCC_ClockConfig+0x1d0>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4618      	mov	r0, r3
 8003be0:	f7fe fe04 	bl	80027ec <HAL_InitTick>

	return HAL_OK;
 8003be4:	2300      	movs	r3, #0
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3710      	adds	r7, #16
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}
 8003bee:	bf00      	nop
 8003bf0:	40022000 	.word	0x40022000
 8003bf4:	40021000 	.word	0x40021000
 8003bf8:	08005c8c 	.word	0x08005c8c
 8003bfc:	20000014 	.word	0x20000014
 8003c00:	20000018 	.word	0x20000018

08003c04 <HAL_RCC_EnableCSS>:
 *         software about the failure (Clock Security System Interrupt, CSSI),
 *         allowing the MCU to perform rescue operations. The CSSI is linked to
 *         the Cortex-M3 NMI (Non-Maskable Interrupt) exception vector.
 * @retval None
 */
void HAL_RCC_EnableCSS(void) {
 8003c04:	b480      	push	{r7}
 8003c06:	af00      	add	r7, sp, #0
	*(__IO uint32_t*) RCC_CR_CSSON_BB = (uint32_t) ENABLE;
 8003c08:	4b03      	ldr	r3, [pc, #12]	; (8003c18 <HAL_RCC_EnableCSS+0x14>)
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	601a      	str	r2, [r3, #0]
}
 8003c0e:	bf00      	nop
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bc80      	pop	{r7}
 8003c14:	4770      	bx	lr
 8003c16:	bf00      	nop
 8003c18:	4242004c 	.word	0x4242004c

08003c1c <HAL_RCC_GetSysClockFreq>:
 * @note   Each time SYSCLK changes, this function must be called to update the
 *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
 *
 * @retval SYSCLK frequency
 */
uint32_t HAL_RCC_GetSysClockFreq(void) {
 8003c1c:	b480      	push	{r7}
 8003c1e:	b087      	sub	sp, #28
 8003c20:	af00      	add	r7, sp, #0
#else
	static const uint8_t aPredivFactorTable[2U] = { 1, 2 };
#endif /*RCC_CFGR2_PREDIV1*/

#endif
	uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003c22:	2300      	movs	r3, #0
 8003c24:	60fb      	str	r3, [r7, #12]
 8003c26:	2300      	movs	r3, #0
 8003c28:	60bb      	str	r3, [r7, #8]
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	617b      	str	r3, [r7, #20]
 8003c2e:	2300      	movs	r3, #0
 8003c30:	607b      	str	r3, [r7, #4]
	uint32_t sysclockfreq = 0U;
 8003c32:	2300      	movs	r3, #0
 8003c34:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

	tmpreg = RCC->CFGR;
 8003c36:	4b1e      	ldr	r3, [pc, #120]	; (8003cb0 <HAL_RCC_GetSysClockFreq+0x94>)
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	60fb      	str	r3, [r7, #12]

	/* Get SYSCLK source -------------------------------------------------------*/
	switch (tmpreg & RCC_CFGR_SWS) {
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	f003 030c 	and.w	r3, r3, #12
 8003c42:	2b04      	cmp	r3, #4
 8003c44:	d002      	beq.n	8003c4c <HAL_RCC_GetSysClockFreq+0x30>
 8003c46:	2b08      	cmp	r3, #8
 8003c48:	d003      	beq.n	8003c52 <HAL_RCC_GetSysClockFreq+0x36>
 8003c4a:	e027      	b.n	8003c9c <HAL_RCC_GetSysClockFreq+0x80>
	case RCC_SYSCLKSOURCE_STATUS_HSE: /* HSE used as system clock */
	{
		sysclockfreq = HSE_VALUE;
 8003c4c:	4b19      	ldr	r3, [pc, #100]	; (8003cb4 <HAL_RCC_GetSysClockFreq+0x98>)
 8003c4e:	613b      	str	r3, [r7, #16]
		break;
 8003c50:	e027      	b.n	8003ca2 <HAL_RCC_GetSysClockFreq+0x86>
	}
	case RCC_SYSCLKSOURCE_STATUS_PLLCLK: /* PLL used as system clock */
	{
		pllmul = aPLLMULFactorTable[(uint32_t) (tmpreg & RCC_CFGR_PLLMULL)
				>> RCC_CFGR_PLLMULL_Pos];
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	0c9b      	lsrs	r3, r3, #18
 8003c56:	f003 030f 	and.w	r3, r3, #15
		pllmul = aPLLMULFactorTable[(uint32_t) (tmpreg & RCC_CFGR_PLLMULL)
 8003c5a:	4a17      	ldr	r2, [pc, #92]	; (8003cb8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003c5c:	5cd3      	ldrb	r3, [r2, r3]
 8003c5e:	607b      	str	r3, [r7, #4]
		if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2) {
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d010      	beq.n	8003c8c <HAL_RCC_GetSysClockFreq+0x70>
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
			prediv = aPredivFactorTable[(uint32_t) (RCC->CFGR
 8003c6a:	4b11      	ldr	r3, [pc, #68]	; (8003cb0 <HAL_RCC_GetSysClockFreq+0x94>)
 8003c6c:	685b      	ldr	r3, [r3, #4]
					& RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003c6e:	0c5b      	lsrs	r3, r3, #17
 8003c70:	f003 0301 	and.w	r3, r3, #1
			prediv = aPredivFactorTable[(uint32_t) (RCC->CFGR
 8003c74:	4a11      	ldr	r2, [pc, #68]	; (8003cbc <HAL_RCC_GetSysClockFreq+0xa0>)
 8003c76:	5cd3      	ldrb	r3, [r2, r3]
 8003c78:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
			/* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
			pllclk = (uint32_t) ((HSE_VALUE * pllmul) / prediv);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	4a0d      	ldr	r2, [pc, #52]	; (8003cb4 <HAL_RCC_GetSysClockFreq+0x98>)
 8003c7e:	fb03 f202 	mul.w	r2, r3, r2
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c88:	617b      	str	r3, [r7, #20]
 8003c8a:	e004      	b.n	8003c96 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
		} else {
			/* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
			pllclk = (uint32_t) ((HSI_VALUE >> 1) * pllmul);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	4a0c      	ldr	r2, [pc, #48]	; (8003cc0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003c90:	fb02 f303 	mul.w	r3, r2, r3
 8003c94:	617b      	str	r3, [r7, #20]
		}
		sysclockfreq = pllclk;
 8003c96:	697b      	ldr	r3, [r7, #20]
 8003c98:	613b      	str	r3, [r7, #16]
		break;
 8003c9a:	e002      	b.n	8003ca2 <HAL_RCC_GetSysClockFreq+0x86>
	}
	case RCC_SYSCLKSOURCE_STATUS_HSI: /* HSI used as system clock source */
	default: /* HSI used as system clock */
	{
		sysclockfreq = HSI_VALUE;
 8003c9c:	4b05      	ldr	r3, [pc, #20]	; (8003cb4 <HAL_RCC_GetSysClockFreq+0x98>)
 8003c9e:	613b      	str	r3, [r7, #16]
		break;
 8003ca0:	bf00      	nop
	}
	}
	return sysclockfreq;
 8003ca2:	693b      	ldr	r3, [r7, #16]
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	371c      	adds	r7, #28
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bc80      	pop	{r7}
 8003cac:	4770      	bx	lr
 8003cae:	bf00      	nop
 8003cb0:	40021000 	.word	0x40021000
 8003cb4:	007a1200 	.word	0x007a1200
 8003cb8:	08005ca4 	.word	0x08005ca4
 8003cbc:	08005cb4 	.word	0x08005cb4
 8003cc0:	003d0900 	.word	0x003d0900

08003cc4 <HAL_RCC_GetHCLKFreq>:
 *
 * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
 *         and updated within this function
 * @retval HCLK frequency
 */
uint32_t HAL_RCC_GetHCLKFreq(void) {
 8003cc4:	b480      	push	{r7}
 8003cc6:	af00      	add	r7, sp, #0
	return SystemCoreClock;
 8003cc8:	4b02      	ldr	r3, [pc, #8]	; (8003cd4 <HAL_RCC_GetHCLKFreq+0x10>)
 8003cca:	681b      	ldr	r3, [r3, #0]
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bc80      	pop	{r7}
 8003cd2:	4770      	bx	lr
 8003cd4:	20000014 	.word	0x20000014

08003cd8 <HAL_RCC_GetPCLK1Freq>:
 * @brief  Returns the PCLK1 frequency
 * @note   Each time PCLK1 changes, this function must be called to update the
 *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
 * @retval PCLK1 frequency
 */
uint32_t HAL_RCC_GetPCLK1Freq(void) {
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	af00      	add	r7, sp, #0
	/* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
	return (HAL_RCC_GetHCLKFreq()
 8003cdc:	f7ff fff2 	bl	8003cc4 <HAL_RCC_GetHCLKFreq>
 8003ce0:	4602      	mov	r2, r0
			>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ce2:	4b05      	ldr	r3, [pc, #20]	; (8003cf8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	0a1b      	lsrs	r3, r3, #8
 8003ce8:	f003 0307 	and.w	r3, r3, #7
 8003cec:	4903      	ldr	r1, [pc, #12]	; (8003cfc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003cee:	5ccb      	ldrb	r3, [r1, r3]
 8003cf0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	bd80      	pop	{r7, pc}
 8003cf8:	40021000 	.word	0x40021000
 8003cfc:	08005c9c 	.word	0x08005c9c

08003d00 <HAL_RCC_GetPCLK2Freq>:
 * @brief  Returns the PCLK2 frequency
 * @note   Each time PCLK2 changes, this function must be called to update the
 *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
 * @retval PCLK2 frequency
 */
uint32_t HAL_RCC_GetPCLK2Freq(void) {
 8003d00:	b580      	push	{r7, lr}
 8003d02:	af00      	add	r7, sp, #0
	/* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
	return (HAL_RCC_GetHCLKFreq()
 8003d04:	f7ff ffde 	bl	8003cc4 <HAL_RCC_GetHCLKFreq>
 8003d08:	4602      	mov	r2, r0
			>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003d0a:	4b05      	ldr	r3, [pc, #20]	; (8003d20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	0adb      	lsrs	r3, r3, #11
 8003d10:	f003 0307 	and.w	r3, r3, #7
 8003d14:	4903      	ldr	r1, [pc, #12]	; (8003d24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d16:	5ccb      	ldrb	r3, [r1, r3]
 8003d18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	bd80      	pop	{r7, pc}
 8003d20:	40021000 	.word	0x40021000
 8003d24:	08005c9c 	.word	0x08005c9c

08003d28 <HAL_RCC_NMI_IRQHandler>:
/**
 * @brief This function handles the RCC CSS interrupt request.
 * @note This API should be called under the NMI_Handler().
 * @retval None
 */
void HAL_RCC_NMI_IRQHandler(void) {
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	af00      	add	r7, sp, #0
	/* Check RCC CSSF flag  */
	if (__HAL_RCC_GET_IT(RCC_IT_CSS)) {
 8003d2c:	4b06      	ldr	r3, [pc, #24]	; (8003d48 <HAL_RCC_NMI_IRQHandler+0x20>)
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d34:	2b80      	cmp	r3, #128	; 0x80
 8003d36:	d104      	bne.n	8003d42 <HAL_RCC_NMI_IRQHandler+0x1a>
		/* RCC Clock Security System interrupt user callback */
		HAL_RCC_CSSCallback();
 8003d38:	f000 f828 	bl	8003d8c <HAL_RCC_CSSCallback>

		/* Clear RCC CSS pending bit */
		__HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8003d3c:	4b03      	ldr	r3, [pc, #12]	; (8003d4c <HAL_RCC_NMI_IRQHandler+0x24>)
 8003d3e:	2280      	movs	r2, #128	; 0x80
 8003d40:	701a      	strb	r2, [r3, #0]
	}
}
 8003d42:	bf00      	nop
 8003d44:	bd80      	pop	{r7, pc}
 8003d46:	bf00      	nop
 8003d48:	40021000 	.word	0x40021000
 8003d4c:	4002100a 	.word	0x4002100a

08003d50 <RCC_Delay>:
/**
 * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
 * @param  mdelay: specifies the delay time length, in milliseconds.
 * @retval None
 */
static void RCC_Delay(uint32_t mdelay) {
 8003d50:	b480      	push	{r7}
 8003d52:	b085      	sub	sp, #20
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
	__IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003d58:	4b0a      	ldr	r3, [pc, #40]	; (8003d84 <RCC_Delay+0x34>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a0a      	ldr	r2, [pc, #40]	; (8003d88 <RCC_Delay+0x38>)
 8003d5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d62:	0a5b      	lsrs	r3, r3, #9
 8003d64:	687a      	ldr	r2, [r7, #4]
 8003d66:	fb02 f303 	mul.w	r3, r2, r3
 8003d6a:	60fb      	str	r3, [r7, #12]
	do {
		__NOP();
 8003d6c:	bf00      	nop
	} while (Delay--);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	1e5a      	subs	r2, r3, #1
 8003d72:	60fa      	str	r2, [r7, #12]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d1f9      	bne.n	8003d6c <RCC_Delay+0x1c>
}
 8003d78:	bf00      	nop
 8003d7a:	bf00      	nop
 8003d7c:	3714      	adds	r7, #20
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bc80      	pop	{r7}
 8003d82:	4770      	bx	lr
 8003d84:	20000014 	.word	0x20000014
 8003d88:	10624dd3 	.word	0x10624dd3

08003d8c <HAL_RCC_CSSCallback>:

/**
 * @brief  RCC Clock Security System interrupt callback
 * @retval none
 */
__weak void HAL_RCC_CSSCallback(void) {
 8003d8c:	b480      	push	{r7}
 8003d8e:	af00      	add	r7, sp, #0
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_RCC_CSSCallback could be implemented in the user file
	 */
}
 8003d90:	bf00      	nop
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bc80      	pop	{r7}
 8003d96:	4770      	bx	lr

08003d98 <HAL_RCCEx_PeriphCLKConfig>:
 *         manually disable it.
 *
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(
		RCC_PeriphCLKInitTypeDef *PeriphClkInit) {
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b086      	sub	sp, #24
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = 0U, temp_reg = 0U;
 8003da0:	2300      	movs	r3, #0
 8003da2:	613b      	str	r3, [r7, #16]
 8003da4:	2300      	movs	r3, #0
 8003da6:	60fb      	str	r3, [r7, #12]

	/* Check the parameters */
	assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

	/*------------------------------- RTC/LCD Configuration ------------------------*/
	if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 0301 	and.w	r3, r3, #1
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d07d      	beq.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x118>
			== RCC_PERIPHCLK_RTC)) {
		FlagStatus pwrclkchanged = RESET;
 8003db4:	2300      	movs	r3, #0
 8003db6:	75fb      	strb	r3, [r7, #23]
		assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

		/* As soon as function is called to change RTC clock source, activation of the
		 power domain is done. */
		/* Requires to enable write access to Backup Domain of necessary */
		if (__HAL_RCC_PWR_IS_CLK_DISABLED()) {
 8003db8:	4b4f      	ldr	r3, [pc, #316]	; (8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dba:	69db      	ldr	r3, [r3, #28]
 8003dbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d10d      	bne.n	8003de0 <HAL_RCCEx_PeriphCLKConfig+0x48>
			__HAL_RCC_PWR_CLK_ENABLE();
 8003dc4:	4b4c      	ldr	r3, [pc, #304]	; (8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dc6:	69db      	ldr	r3, [r3, #28]
 8003dc8:	4a4b      	ldr	r2, [pc, #300]	; (8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003dce:	61d3      	str	r3, [r2, #28]
 8003dd0:	4b49      	ldr	r3, [pc, #292]	; (8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dd2:	69db      	ldr	r3, [r3, #28]
 8003dd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dd8:	60bb      	str	r3, [r7, #8]
 8003dda:	68bb      	ldr	r3, [r7, #8]
			pwrclkchanged = SET;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	75fb      	strb	r3, [r7, #23]
		}

		if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP)) {
 8003de0:	4b46      	ldr	r3, [pc, #280]	; (8003efc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d118      	bne.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x86>
			/* Enable write access to Backup domain */
			SET_BIT(PWR->CR, PWR_CR_DBP);
 8003dec:	4b43      	ldr	r3, [pc, #268]	; (8003efc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a42      	ldr	r2, [pc, #264]	; (8003efc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003df2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003df6:	6013      	str	r3, [r2, #0]

			/* Wait for Backup domain Write protection disable */
			tickstart = HAL_GetTick();
 8003df8:	f7fe fd3a 	bl	8002870 <HAL_GetTick>
 8003dfc:	6138      	str	r0, [r7, #16]

			while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP)) {
 8003dfe:	e008      	b.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x7a>
				if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE) {
 8003e00:	f7fe fd36 	bl	8002870 <HAL_GetTick>
 8003e04:	4602      	mov	r2, r0
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	2b64      	cmp	r3, #100	; 0x64
 8003e0c:	d901      	bls.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x7a>
					return HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	e06d      	b.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0x156>
			while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP)) {
 8003e12:	4b3a      	ldr	r3, [pc, #232]	; (8003efc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d0f0      	beq.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x68>
				}
			}
		}

		/* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
		temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003e1e:	4b36      	ldr	r3, [pc, #216]	; (8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e20:	6a1b      	ldr	r3, [r3, #32]
 8003e22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e26:	60fb      	str	r3, [r7, #12]
		if ((temp_reg != 0x00000000U)
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d02e      	beq.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0xf4>
				&& (temp_reg
						!= (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))) {
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	f403 7340 	and.w	r3, r3, #768	; 0x300
				&& (temp_reg
 8003e36:	68fa      	ldr	r2, [r7, #12]
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d027      	beq.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0xf4>
			/* Store the content of BDCR register before the reset of Backup Domain */
			temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003e3c:	4b2e      	ldr	r3, [pc, #184]	; (8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e3e:	6a1b      	ldr	r3, [r3, #32]
 8003e40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e44:	60fb      	str	r3, [r7, #12]
			/* RTC Clock selection can be changed only if the Backup Domain is reset */
			__HAL_RCC_BACKUPRESET_FORCE();
 8003e46:	4b2e      	ldr	r3, [pc, #184]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003e48:	2201      	movs	r2, #1
 8003e4a:	601a      	str	r2, [r3, #0]
			__HAL_RCC_BACKUPRESET_RELEASE();
 8003e4c:	4b2c      	ldr	r3, [pc, #176]	; (8003f00 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003e4e:	2200      	movs	r2, #0
 8003e50:	601a      	str	r2, [r3, #0]
			/* Restore the Content of BDCR register */
			RCC->BDCR = temp_reg;
 8003e52:	4a29      	ldr	r2, [pc, #164]	; (8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	6213      	str	r3, [r2, #32]

			/* Wait for LSERDY if LSE was enabled */
			if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON)) {
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	f003 0301 	and.w	r3, r3, #1
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d014      	beq.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0xf4>
				/* Get Start Tick */
				tickstart = HAL_GetTick();
 8003e62:	f7fe fd05 	bl	8002870 <HAL_GetTick>
 8003e66:	6138      	str	r0, [r7, #16]

				/* Wait till LSE is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET) {
 8003e68:	e00a      	b.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0xe8>
					if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 8003e6a:	f7fe fd01 	bl	8002870 <HAL_GetTick>
 8003e6e:	4602      	mov	r2, r0
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	1ad3      	subs	r3, r2, r3
 8003e74:	f241 3288 	movw	r2, #5000	; 0x1388
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d901      	bls.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0xe8>
						return HAL_TIMEOUT;
 8003e7c:	2303      	movs	r3, #3
 8003e7e:	e036      	b.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0x156>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET) {
 8003e80:	4b1d      	ldr	r3, [pc, #116]	; (8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e82:	6a1b      	ldr	r3, [r3, #32]
 8003e84:	f003 0302 	and.w	r3, r3, #2
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d0ee      	beq.n	8003e6a <HAL_RCCEx_PeriphCLKConfig+0xd2>
					}
				}
			}
		}
		__HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e8c:	4b1a      	ldr	r3, [pc, #104]	; (8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e8e:	6a1b      	ldr	r3, [r3, #32]
 8003e90:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	4917      	ldr	r1, [pc, #92]	; (8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	620b      	str	r3, [r1, #32]

		/* Require to disable power clock if necessary */
		if (pwrclkchanged == SET) {
 8003e9e:	7dfb      	ldrb	r3, [r7, #23]
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d105      	bne.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0x118>
			__HAL_RCC_PWR_CLK_DISABLE();
 8003ea4:	4b14      	ldr	r3, [pc, #80]	; (8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ea6:	69db      	ldr	r3, [r3, #28]
 8003ea8:	4a13      	ldr	r2, [pc, #76]	; (8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003eaa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003eae:	61d3      	str	r3, [r2, #28]
		}
	}

	/*------------------------------ ADC clock Configuration ------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 0302 	and.w	r3, r3, #2
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d008      	beq.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x136>
			== RCC_PERIPHCLK_ADC) {
		/* Check the parameters */
		assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

		/* Configure the ADC clock source */
		__HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003ebc:	4b0e      	ldr	r3, [pc, #56]	; (8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	490b      	ldr	r1, [pc, #44]	; (8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
	/*------------------------------ USB clock Configuration ------------------*/
	if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f003 0310 	and.w	r3, r3, #16
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d008      	beq.n	8003eec <HAL_RCCEx_PeriphCLKConfig+0x154>
			== RCC_PERIPHCLK_USB) {
		/* Check the parameters */
		assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

		/* Configure the USB clock source */
		__HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003eda:	4b07      	ldr	r3, [pc, #28]	; (8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	68db      	ldr	r3, [r3, #12]
 8003ee6:	4904      	ldr	r1, [pc, #16]	; (8003ef8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	604b      	str	r3, [r1, #4]
	}
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

	return HAL_OK;
 8003eec:	2300      	movs	r3, #0
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3718      	adds	r7, #24
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}
 8003ef6:	bf00      	nop
 8003ef8:	40021000 	.word	0x40021000
 8003efc:	40007000 	.word	0x40007000
 8003f00:	42420440 	.word	0x42420440

08003f04 <HAL_TIM_Base_Init>:
 *         due to DIR bit readonly in center aligned mode.
 *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
 * @param  htim TIM Base handle
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim) {
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b082      	sub	sp, #8
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
	/* Check the TIM handle allocation */
	if (htim == NULL) {
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d101      	bne.n	8003f16 <HAL_TIM_Base_Init+0x12>
		return HAL_ERROR;
 8003f12:	2301      	movs	r3, #1
 8003f14:	e041      	b.n	8003f9a <HAL_TIM_Base_Init+0x96>
	assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
	assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
	assert_param(IS_TIM_PERIOD(htim->Init.Period));
	assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

	if (htim->State == HAL_TIM_STATE_RESET) {
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d106      	bne.n	8003f30 <HAL_TIM_Base_Init+0x2c>
		/* Allocate lock resource and initialize it */
		htim->Lock = HAL_UNLOCKED;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2200      	movs	r2, #0
 8003f26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
		/* Init the low level hardware : GPIO, CLOCK, NVIC */
		HAL_TIM_Base_MspInit(htim);
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f7fe fb08 	bl	8002540 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
	}

	/* Set the TIM state */
	htim->State = HAL_TIM_STATE_BUSY;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2202      	movs	r2, #2
 8003f34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* Set the Time Base configuration */
	TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681a      	ldr	r2, [r3, #0]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	3304      	adds	r3, #4
 8003f40:	4619      	mov	r1, r3
 8003f42:	4610      	mov	r0, r2
 8003f44:	f000 fb24 	bl	8004590 <TIM_Base_SetConfig>

	/* Initialize the DMA burst operation state */
	htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

	/* Initialize the TIM channels state */
	TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2201      	movs	r2, #1
 8003f54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2201      	movs	r2, #1
 8003f74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2201      	movs	r2, #1
 8003f7c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2201      	movs	r2, #1
 8003f84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

	/* Initialize the TIM state*/
	htim->State = HAL_TIM_STATE_READY;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2201      	movs	r2, #1
 8003f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	return HAL_OK;
 8003f98:	2300      	movs	r3, #0
}
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	3708      	adds	r7, #8
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bd80      	pop	{r7, pc}
	...

08003fa4 <HAL_TIM_Base_Start>:
/**
 * @brief  Starts the TIM Base generation.
 * @param  htim TIM Base handle
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim) {
 8003fa4:	b480      	push	{r7}
 8003fa6:	b085      	sub	sp, #20
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]

	/* Check the parameters */
	assert_param(IS_TIM_INSTANCE(htim->Instance));

	/* Check the TIM state */
	if (htim->State != HAL_TIM_STATE_READY) {
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fb2:	b2db      	uxtb	r3, r3
 8003fb4:	2b01      	cmp	r3, #1
 8003fb6:	d001      	beq.n	8003fbc <HAL_TIM_Base_Start+0x18>
		return HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	e032      	b.n	8004022 <HAL_TIM_Base_Start+0x7e>
	}

	/* Set the TIM state */
	htim->State = HAL_TIM_STATE_BUSY;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2202      	movs	r2, #2
 8003fc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
	if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) {
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	4a18      	ldr	r2, [pc, #96]	; (800402c <HAL_TIM_Base_Start+0x88>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d00e      	beq.n	8003fec <HAL_TIM_Base_Start+0x48>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fd6:	d009      	beq.n	8003fec <HAL_TIM_Base_Start+0x48>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4a14      	ldr	r2, [pc, #80]	; (8004030 <HAL_TIM_Base_Start+0x8c>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d004      	beq.n	8003fec <HAL_TIM_Base_Start+0x48>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4a13      	ldr	r2, [pc, #76]	; (8004034 <HAL_TIM_Base_Start+0x90>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d111      	bne.n	8004010 <HAL_TIM_Base_Start+0x6c>
		tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	f003 0307 	and.w	r3, r3, #7
 8003ff6:	60fb      	str	r3, [r7, #12]
		if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) {
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2b06      	cmp	r3, #6
 8003ffc:	d010      	beq.n	8004020 <HAL_TIM_Base_Start+0x7c>
			__HAL_TIM_ENABLE(htim);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f042 0201 	orr.w	r2, r2, #1
 800400c:	601a      	str	r2, [r3, #0]
		if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) {
 800400e:	e007      	b.n	8004020 <HAL_TIM_Base_Start+0x7c>
		}
	} else {
		__HAL_TIM_ENABLE(htim);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f042 0201 	orr.w	r2, r2, #1
 800401e:	601a      	str	r2, [r3, #0]
	}

	/* Return function status */
	return HAL_OK;
 8004020:	2300      	movs	r3, #0
}
 8004022:	4618      	mov	r0, r3
 8004024:	3714      	adds	r7, #20
 8004026:	46bd      	mov	sp, r7
 8004028:	bc80      	pop	{r7}
 800402a:	4770      	bx	lr
 800402c:	40012c00 	.word	0x40012c00
 8004030:	40000400 	.word	0x40000400
 8004034:	40000800 	.word	0x40000800

08004038 <HAL_TIM_OC_Init>:
 *         due to DIR bit readonly in center aligned mode.
 *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
 * @param  htim TIM Output Compare handle
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim) {
 8004038:	b580      	push	{r7, lr}
 800403a:	b082      	sub	sp, #8
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
	/* Check the TIM handle allocation */
	if (htim == NULL) {
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d101      	bne.n	800404a <HAL_TIM_OC_Init+0x12>
		return HAL_ERROR;
 8004046:	2301      	movs	r3, #1
 8004048:	e041      	b.n	80040ce <HAL_TIM_OC_Init+0x96>
	assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
	assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
	assert_param(IS_TIM_PERIOD(htim->Init.Period));
	assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

	if (htim->State == HAL_TIM_STATE_RESET) {
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004050:	b2db      	uxtb	r3, r3
 8004052:	2b00      	cmp	r3, #0
 8004054:	d106      	bne.n	8004064 <HAL_TIM_OC_Init+0x2c>
		/* Allocate lock resource and initialize it */
		htim->Lock = HAL_UNLOCKED;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2200      	movs	r2, #0
 800405a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
		/* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
		HAL_TIM_OC_MspInit(htim);
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	f000 f839 	bl	80040d6 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
	}

	/* Set the TIM state */
	htim->State = HAL_TIM_STATE_BUSY;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2202      	movs	r2, #2
 8004068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* Init the base time for the Output Compare */
	TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	3304      	adds	r3, #4
 8004074:	4619      	mov	r1, r3
 8004076:	4610      	mov	r0, r2
 8004078:	f000 fa8a 	bl	8004590 <TIM_Base_SetConfig>

	/* Initialize the DMA burst operation state */
	htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2201      	movs	r2, #1
 8004080:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

	/* Initialize the TIM channels state */
	TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2201      	movs	r2, #1
 8004088:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2201      	movs	r2, #1
 8004090:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2201      	movs	r2, #1
 80040a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2201      	movs	r2, #1
 80040a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2201      	movs	r2, #1
 80040b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2201      	movs	r2, #1
 80040c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

	/* Initialize the TIM state*/
	htim->State = HAL_TIM_STATE_READY;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2201      	movs	r2, #1
 80040c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	return HAL_OK;
 80040cc:	2300      	movs	r3, #0
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	3708      	adds	r7, #8
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}

080040d6 <HAL_TIM_OC_MspInit>:
/**
 * @brief  Initializes the TIM Output Compare MSP.
 * @param  htim TIM Output Compare handle
 * @retval None
 */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim) {
 80040d6:	b480      	push	{r7}
 80040d8:	b083      	sub	sp, #12
 80040da:	af00      	add	r7, sp, #0
 80040dc:	6078      	str	r0, [r7, #4]
	UNUSED(htim);

	/* NOTE : This function should not be modified, when the callback is needed,
	 the HAL_TIM_OC_MspInit could be implemented in the user file
	 */
}
 80040de:	bf00      	nop
 80040e0:	370c      	adds	r7, #12
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bc80      	pop	{r7}
 80040e6:	4770      	bx	lr

080040e8 <HAL_TIM_Encoder_Init>:
 * @param  htim TIM Encoder Interface handle
 * @param  sConfig TIM Encoder Interface configuration structure
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,
		const TIM_Encoder_InitTypeDef *sConfig) {
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b086      	sub	sp, #24
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	6039      	str	r1, [r7, #0]
	uint32_t tmpsmcr;
	uint32_t tmpccmr1;
	uint32_t tmpccer;

	/* Check the TIM handle allocation */
	if (htim == NULL) {
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d101      	bne.n	80040fc <HAL_TIM_Encoder_Init+0x14>
		return HAL_ERROR;
 80040f8:	2301      	movs	r3, #1
 80040fa:	e093      	b.n	8004224 <HAL_TIM_Encoder_Init+0x13c>
	assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
	assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
	assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
	assert_param(IS_TIM_PERIOD(htim->Init.Period));

	if (htim->State == HAL_TIM_STATE_RESET) {
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004102:	b2db      	uxtb	r3, r3
 8004104:	2b00      	cmp	r3, #0
 8004106:	d106      	bne.n	8004116 <HAL_TIM_Encoder_Init+0x2e>
		/* Allocate lock resource and initialize it */
		htim->Lock = HAL_UNLOCKED;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2200      	movs	r2, #0
 800410c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
		/* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
		HAL_TIM_Encoder_MspInit(htim);
 8004110:	6878      	ldr	r0, [r7, #4]
 8004112:	f7fe f9d5 	bl	80024c0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
	}

	/* Set the TIM state */
	htim->State = HAL_TIM_STATE_BUSY;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2202      	movs	r2, #2
 800411a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* Reset the SMS and ECE bits */
	htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	689b      	ldr	r3, [r3, #8]
 8004124:	687a      	ldr	r2, [r7, #4]
 8004126:	6812      	ldr	r2, [r2, #0]
 8004128:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800412c:	f023 0307 	bic.w	r3, r3, #7
 8004130:	6093      	str	r3, [r2, #8]

	/* Configure the Time base in the Encoder Mode */
	TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	3304      	adds	r3, #4
 800413a:	4619      	mov	r1, r3
 800413c:	4610      	mov	r0, r2
 800413e:	f000 fa27 	bl	8004590 <TIM_Base_SetConfig>

	/* Get the TIMx SMCR register value */
	tmpsmcr = htim->Instance->SMCR;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	617b      	str	r3, [r7, #20]

	/* Get the TIMx CCMR1 register value */
	tmpccmr1 = htim->Instance->CCMR1;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	699b      	ldr	r3, [r3, #24]
 8004150:	613b      	str	r3, [r7, #16]

	/* Get the TIMx CCER register value */
	tmpccer = htim->Instance->CCER;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	6a1b      	ldr	r3, [r3, #32]
 8004158:	60fb      	str	r3, [r7, #12]

	/* Set the encoder Mode */
	tmpsmcr |= sConfig->EncoderMode;
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	697a      	ldr	r2, [r7, #20]
 8004160:	4313      	orrs	r3, r2
 8004162:	617b      	str	r3, [r7, #20]

	/* Select the Capture Compare 1 and the Capture Compare 2 as input */
	tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800416a:	f023 0303 	bic.w	r3, r3, #3
 800416e:	613b      	str	r3, [r7, #16]
	tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	689a      	ldr	r2, [r3, #8]
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	699b      	ldr	r3, [r3, #24]
 8004178:	021b      	lsls	r3, r3, #8
 800417a:	4313      	orrs	r3, r2
 800417c:	693a      	ldr	r2, [r7, #16]
 800417e:	4313      	orrs	r3, r2
 8004180:	613b      	str	r3, [r7, #16]

	/* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
	tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004188:	f023 030c 	bic.w	r3, r3, #12
 800418c:	613b      	str	r3, [r7, #16]
	tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004194:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004198:	613b      	str	r3, [r7, #16]
	tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	68da      	ldr	r2, [r3, #12]
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	69db      	ldr	r3, [r3, #28]
 80041a2:	021b      	lsls	r3, r3, #8
 80041a4:	4313      	orrs	r3, r2
 80041a6:	693a      	ldr	r2, [r7, #16]
 80041a8:	4313      	orrs	r3, r2
 80041aa:	613b      	str	r3, [r7, #16]
	tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	691b      	ldr	r3, [r3, #16]
 80041b0:	011a      	lsls	r2, r3, #4
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	6a1b      	ldr	r3, [r3, #32]
 80041b6:	031b      	lsls	r3, r3, #12
 80041b8:	4313      	orrs	r3, r2
 80041ba:	693a      	ldr	r2, [r7, #16]
 80041bc:	4313      	orrs	r3, r2
 80041be:	613b      	str	r3, [r7, #16]

	/* Set the TI1 and the TI2 Polarities */
	tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80041c6:	60fb      	str	r3, [r7, #12]
	tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	685a      	ldr	r2, [r3, #4]
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	695b      	ldr	r3, [r3, #20]
 80041d0:	011b      	lsls	r3, r3, #4
 80041d2:	4313      	orrs	r3, r2
 80041d4:	68fa      	ldr	r2, [r7, #12]
 80041d6:	4313      	orrs	r3, r2
 80041d8:	60fb      	str	r3, [r7, #12]

	/* Write to TIMx SMCR */
	htim->Instance->SMCR = tmpsmcr;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	697a      	ldr	r2, [r7, #20]
 80041e0:	609a      	str	r2, [r3, #8]

	/* Write to TIMx CCMR1 */
	htim->Instance->CCMR1 = tmpccmr1;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	693a      	ldr	r2, [r7, #16]
 80041e8:	619a      	str	r2, [r3, #24]

	/* Write to TIMx CCER */
	htim->Instance->CCER = tmpccer;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	68fa      	ldr	r2, [r7, #12]
 80041f0:	621a      	str	r2, [r3, #32]

	/* Initialize the DMA burst operation state */
	htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2201      	movs	r2, #1
 80041f6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

	/* Set the TIM channels state */
	TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2201      	movs	r2, #1
 80041fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
	TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2201      	movs	r2, #1
 8004206:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
	TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2201      	movs	r2, #1
 800420e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2201      	movs	r2, #1
 8004216:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* Initialize the TIM state*/
	htim->State = HAL_TIM_STATE_READY;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2201      	movs	r2, #1
 800421e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	return HAL_OK;
 8004222:	2300      	movs	r3, #0
}
 8004224:	4618      	mov	r0, r3
 8004226:	3718      	adds	r7, #24
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}

0800422c <HAL_TIM_Encoder_Start>:
 *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
 *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim,
		uint32_t Channel) {
 800422c:	b580      	push	{r7, lr}
 800422e:	b084      	sub	sp, #16
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	6039      	str	r1, [r7, #0]
	HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim,
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800423c:	73fb      	strb	r3, [r7, #15]
			TIM_CHANNEL_1);
	HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim,
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004244:	73bb      	strb	r3, [r7, #14]
			TIM_CHANNEL_2);
	HAL_TIM_ChannelStateTypeDef complementary_channel_1_state =
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800424c:	737b      	strb	r3, [r7, #13]
			TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
	HAL_TIM_ChannelStateTypeDef complementary_channel_2_state =
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004254:	733b      	strb	r3, [r7, #12]

	/* Check the parameters */
	assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

	/* Set the TIM channel(s) state */
	if (Channel == TIM_CHANNEL_1) {
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d110      	bne.n	800427e <HAL_TIM_Encoder_Start+0x52>
		if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800425c:	7bfb      	ldrb	r3, [r7, #15]
 800425e:	2b01      	cmp	r3, #1
 8004260:	d102      	bne.n	8004268 <HAL_TIM_Encoder_Start+0x3c>
				|| (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)) {
 8004262:	7b7b      	ldrb	r3, [r7, #13]
 8004264:	2b01      	cmp	r3, #1
 8004266:	d001      	beq.n	800426c <HAL_TIM_Encoder_Start+0x40>
			return HAL_ERROR;
 8004268:	2301      	movs	r3, #1
 800426a:	e069      	b.n	8004340 <HAL_TIM_Encoder_Start+0x114>
		} else {
			TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1,
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2202      	movs	r2, #2
 8004270:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
					HAL_TIM_CHANNEL_STATE_BUSY);
			TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1,
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2202      	movs	r2, #2
 8004278:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800427c:	e031      	b.n	80042e2 <HAL_TIM_Encoder_Start+0xb6>
					HAL_TIM_CHANNEL_STATE_BUSY);
		}
	} else if (Channel == TIM_CHANNEL_2) {
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	2b04      	cmp	r3, #4
 8004282:	d110      	bne.n	80042a6 <HAL_TIM_Encoder_Start+0x7a>
		if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004284:	7bbb      	ldrb	r3, [r7, #14]
 8004286:	2b01      	cmp	r3, #1
 8004288:	d102      	bne.n	8004290 <HAL_TIM_Encoder_Start+0x64>
				|| (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY)) {
 800428a:	7b3b      	ldrb	r3, [r7, #12]
 800428c:	2b01      	cmp	r3, #1
 800428e:	d001      	beq.n	8004294 <HAL_TIM_Encoder_Start+0x68>
			return HAL_ERROR;
 8004290:	2301      	movs	r3, #1
 8004292:	e055      	b.n	8004340 <HAL_TIM_Encoder_Start+0x114>
		} else {
			TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2,
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2202      	movs	r2, #2
 8004298:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
					HAL_TIM_CHANNEL_STATE_BUSY);
			TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2,
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2202      	movs	r2, #2
 80042a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80042a4:	e01d      	b.n	80042e2 <HAL_TIM_Encoder_Start+0xb6>
					HAL_TIM_CHANNEL_STATE_BUSY);
		}
	} else {
		if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80042a6:	7bfb      	ldrb	r3, [r7, #15]
 80042a8:	2b01      	cmp	r3, #1
 80042aa:	d108      	bne.n	80042be <HAL_TIM_Encoder_Start+0x92>
				|| (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80042ac:	7bbb      	ldrb	r3, [r7, #14]
 80042ae:	2b01      	cmp	r3, #1
 80042b0:	d105      	bne.n	80042be <HAL_TIM_Encoder_Start+0x92>
				|| (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80042b2:	7b7b      	ldrb	r3, [r7, #13]
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d102      	bne.n	80042be <HAL_TIM_Encoder_Start+0x92>
				|| (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY)) {
 80042b8:	7b3b      	ldrb	r3, [r7, #12]
 80042ba:	2b01      	cmp	r3, #1
 80042bc:	d001      	beq.n	80042c2 <HAL_TIM_Encoder_Start+0x96>
			return HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	e03e      	b.n	8004340 <HAL_TIM_Encoder_Start+0x114>
		} else {
			TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1,
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2202      	movs	r2, #2
 80042c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
					HAL_TIM_CHANNEL_STATE_BUSY);
			TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2,
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2202      	movs	r2, #2
 80042ce:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
					HAL_TIM_CHANNEL_STATE_BUSY);
			TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1,
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2202      	movs	r2, #2
 80042d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
					HAL_TIM_CHANNEL_STATE_BUSY);
			TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2,
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2202      	movs	r2, #2
 80042de:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
					HAL_TIM_CHANNEL_STATE_BUSY);
		}
	}

	/* Enable the encoder interface channels */
	switch (Channel) {
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d003      	beq.n	80042f0 <HAL_TIM_Encoder_Start+0xc4>
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	2b04      	cmp	r3, #4
 80042ec:	d008      	beq.n	8004300 <HAL_TIM_Encoder_Start+0xd4>
 80042ee:	e00f      	b.n	8004310 <HAL_TIM_Encoder_Start+0xe4>
	case TIM_CHANNEL_1: {
		TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	2201      	movs	r2, #1
 80042f6:	2100      	movs	r1, #0
 80042f8:	4618      	mov	r0, r3
 80042fa:	f000 fbc9 	bl	8004a90 <TIM_CCxChannelCmd>
		break;
 80042fe:	e016      	b.n	800432e <HAL_TIM_Encoder_Start+0x102>
	}

	case TIM_CHANNEL_2: {
		TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	2201      	movs	r2, #1
 8004306:	2104      	movs	r1, #4
 8004308:	4618      	mov	r0, r3
 800430a:	f000 fbc1 	bl	8004a90 <TIM_CCxChannelCmd>
		break;
 800430e:	e00e      	b.n	800432e <HAL_TIM_Encoder_Start+0x102>
	}

	default: {
		TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	2201      	movs	r2, #1
 8004316:	2100      	movs	r1, #0
 8004318:	4618      	mov	r0, r3
 800431a:	f000 fbb9 	bl	8004a90 <TIM_CCxChannelCmd>
		TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	2201      	movs	r2, #1
 8004324:	2104      	movs	r1, #4
 8004326:	4618      	mov	r0, r3
 8004328:	f000 fbb2 	bl	8004a90 <TIM_CCxChannelCmd>
		break;
 800432c:	bf00      	nop
	}
	}
	/* Enable the Peripheral */
	__HAL_TIM_ENABLE(htim);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f042 0201 	orr.w	r2, r2, #1
 800433c:	601a      	str	r2, [r3, #0]

	/* Return function status */
	return HAL_OK;
 800433e:	2300      	movs	r3, #0
}
 8004340:	4618      	mov	r0, r3
 8004342:	3710      	adds	r7, #16
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}

08004348 <HAL_TIM_OC_ConfigChannel>:
 *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
 *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
		const TIM_OC_InitTypeDef *sConfig, uint32_t Channel) {
 8004348:	b580      	push	{r7, lr}
 800434a:	b086      	sub	sp, #24
 800434c:	af00      	add	r7, sp, #0
 800434e:	60f8      	str	r0, [r7, #12]
 8004350:	60b9      	str	r1, [r7, #8]
 8004352:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef status = HAL_OK;
 8004354:	2300      	movs	r3, #0
 8004356:	75fb      	strb	r3, [r7, #23]
	assert_param(IS_TIM_CHANNELS(Channel));
	assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
	assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

	/* Process Locked */
	__HAL_LOCK(htim);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800435e:	2b01      	cmp	r3, #1
 8004360:	d101      	bne.n	8004366 <HAL_TIM_OC_ConfigChannel+0x1e>
 8004362:	2302      	movs	r3, #2
 8004364:	e048      	b.n	80043f8 <HAL_TIM_OC_ConfigChannel+0xb0>
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	2201      	movs	r2, #1
 800436a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

	switch (Channel) {
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2b0c      	cmp	r3, #12
 8004372:	d839      	bhi.n	80043e8 <HAL_TIM_OC_ConfigChannel+0xa0>
 8004374:	a201      	add	r2, pc, #4	; (adr r2, 800437c <HAL_TIM_OC_ConfigChannel+0x34>)
 8004376:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800437a:	bf00      	nop
 800437c:	080043b1 	.word	0x080043b1
 8004380:	080043e9 	.word	0x080043e9
 8004384:	080043e9 	.word	0x080043e9
 8004388:	080043e9 	.word	0x080043e9
 800438c:	080043bf 	.word	0x080043bf
 8004390:	080043e9 	.word	0x080043e9
 8004394:	080043e9 	.word	0x080043e9
 8004398:	080043e9 	.word	0x080043e9
 800439c:	080043cd 	.word	0x080043cd
 80043a0:	080043e9 	.word	0x080043e9
 80043a4:	080043e9 	.word	0x080043e9
 80043a8:	080043e9 	.word	0x080043e9
 80043ac:	080043db 	.word	0x080043db
	case TIM_CHANNEL_1: {
		/* Check the parameters */
		assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

		/* Configure the TIM Channel 1 in Output Compare */
		TIM_OC1_SetConfig(htim->Instance, sConfig);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	68b9      	ldr	r1, [r7, #8]
 80043b6:	4618      	mov	r0, r3
 80043b8:	f000 f94c 	bl	8004654 <TIM_OC1_SetConfig>
		break;
 80043bc:	e017      	b.n	80043ee <HAL_TIM_OC_ConfigChannel+0xa6>
	case TIM_CHANNEL_2: {
		/* Check the parameters */
		assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

		/* Configure the TIM Channel 2 in Output Compare */
		TIM_OC2_SetConfig(htim->Instance, sConfig);
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	68b9      	ldr	r1, [r7, #8]
 80043c4:	4618      	mov	r0, r3
 80043c6:	f000 f9ab 	bl	8004720 <TIM_OC2_SetConfig>
		break;
 80043ca:	e010      	b.n	80043ee <HAL_TIM_OC_ConfigChannel+0xa6>
	case TIM_CHANNEL_3: {
		/* Check the parameters */
		assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

		/* Configure the TIM Channel 3 in Output Compare */
		TIM_OC3_SetConfig(htim->Instance, sConfig);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	68b9      	ldr	r1, [r7, #8]
 80043d2:	4618      	mov	r0, r3
 80043d4:	f000 fa0e 	bl	80047f4 <TIM_OC3_SetConfig>
		break;
 80043d8:	e009      	b.n	80043ee <HAL_TIM_OC_ConfigChannel+0xa6>
	case TIM_CHANNEL_4: {
		/* Check the parameters */
		assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

		/* Configure the TIM Channel 4 in Output Compare */
		TIM_OC4_SetConfig(htim->Instance, sConfig);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	68b9      	ldr	r1, [r7, #8]
 80043e0:	4618      	mov	r0, r3
 80043e2:	f000 fa71 	bl	80048c8 <TIM_OC4_SetConfig>
		break;
 80043e6:	e002      	b.n	80043ee <HAL_TIM_OC_ConfigChannel+0xa6>
	}

	default:
		status = HAL_ERROR;
 80043e8:	2301      	movs	r3, #1
 80043ea:	75fb      	strb	r3, [r7, #23]
		break;
 80043ec:	bf00      	nop
	}

	__HAL_UNLOCK(htim);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2200      	movs	r2, #0
 80043f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

	return status;
 80043f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80043f8:	4618      	mov	r0, r3
 80043fa:	3718      	adds	r7, #24
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bd80      	pop	{r7, pc}

08004400 <HAL_TIM_ConfigClockSource>:
 * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
 *         contains the clock source information for the TIM peripheral.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim,
		const TIM_ClockConfigTypeDef *sClockSourceConfig) {
 8004400:	b580      	push	{r7, lr}
 8004402:	b084      	sub	sp, #16
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
 8004408:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 800440a:	2300      	movs	r3, #0
 800440c:	73fb      	strb	r3, [r7, #15]
	uint32_t tmpsmcr;

	/* Process Locked */
	__HAL_LOCK(htim);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004414:	2b01      	cmp	r3, #1
 8004416:	d101      	bne.n	800441c <HAL_TIM_ConfigClockSource+0x1c>
 8004418:	2302      	movs	r3, #2
 800441a:	e0b4      	b.n	8004586 <HAL_TIM_ConfigClockSource+0x186>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2201      	movs	r2, #1
 8004420:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

	htim->State = HAL_TIM_STATE_BUSY;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2202      	movs	r2, #2
 8004428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* Check the parameters */
	assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

	/* Reset the SMS, TS, ECE, ETPS and ETRF bits */
	tmpsmcr = htim->Instance->SMCR;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	689b      	ldr	r3, [r3, #8]
 8004432:	60bb      	str	r3, [r7, #8]
	tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800443a:	60bb      	str	r3, [r7, #8]
	tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004442:	60bb      	str	r3, [r7, #8]
	htim->Instance->SMCR = tmpsmcr;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	68ba      	ldr	r2, [r7, #8]
 800444a:	609a      	str	r2, [r3, #8]

	switch (sClockSourceConfig->ClockSource) {
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004454:	d03e      	beq.n	80044d4 <HAL_TIM_ConfigClockSource+0xd4>
 8004456:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800445a:	f200 8087 	bhi.w	800456c <HAL_TIM_ConfigClockSource+0x16c>
 800445e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004462:	f000 8086 	beq.w	8004572 <HAL_TIM_ConfigClockSource+0x172>
 8004466:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800446a:	d87f      	bhi.n	800456c <HAL_TIM_ConfigClockSource+0x16c>
 800446c:	2b70      	cmp	r3, #112	; 0x70
 800446e:	d01a      	beq.n	80044a6 <HAL_TIM_ConfigClockSource+0xa6>
 8004470:	2b70      	cmp	r3, #112	; 0x70
 8004472:	d87b      	bhi.n	800456c <HAL_TIM_ConfigClockSource+0x16c>
 8004474:	2b60      	cmp	r3, #96	; 0x60
 8004476:	d050      	beq.n	800451a <HAL_TIM_ConfigClockSource+0x11a>
 8004478:	2b60      	cmp	r3, #96	; 0x60
 800447a:	d877      	bhi.n	800456c <HAL_TIM_ConfigClockSource+0x16c>
 800447c:	2b50      	cmp	r3, #80	; 0x50
 800447e:	d03c      	beq.n	80044fa <HAL_TIM_ConfigClockSource+0xfa>
 8004480:	2b50      	cmp	r3, #80	; 0x50
 8004482:	d873      	bhi.n	800456c <HAL_TIM_ConfigClockSource+0x16c>
 8004484:	2b40      	cmp	r3, #64	; 0x40
 8004486:	d058      	beq.n	800453a <HAL_TIM_ConfigClockSource+0x13a>
 8004488:	2b40      	cmp	r3, #64	; 0x40
 800448a:	d86f      	bhi.n	800456c <HAL_TIM_ConfigClockSource+0x16c>
 800448c:	2b30      	cmp	r3, #48	; 0x30
 800448e:	d064      	beq.n	800455a <HAL_TIM_ConfigClockSource+0x15a>
 8004490:	2b30      	cmp	r3, #48	; 0x30
 8004492:	d86b      	bhi.n	800456c <HAL_TIM_ConfigClockSource+0x16c>
 8004494:	2b20      	cmp	r3, #32
 8004496:	d060      	beq.n	800455a <HAL_TIM_ConfigClockSource+0x15a>
 8004498:	2b20      	cmp	r3, #32
 800449a:	d867      	bhi.n	800456c <HAL_TIM_ConfigClockSource+0x16c>
 800449c:	2b00      	cmp	r3, #0
 800449e:	d05c      	beq.n	800455a <HAL_TIM_ConfigClockSource+0x15a>
 80044a0:	2b10      	cmp	r3, #16
 80044a2:	d05a      	beq.n	800455a <HAL_TIM_ConfigClockSource+0x15a>
 80044a4:	e062      	b.n	800456c <HAL_TIM_ConfigClockSource+0x16c>
		assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
		assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
		assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

		/* Configure the ETR Clock source */
		TIM_ETR_SetConfig(htim->Instance, sClockSourceConfig->ClockPrescaler,
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6818      	ldr	r0, [r3, #0]
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	6899      	ldr	r1, [r3, #8]
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	685a      	ldr	r2, [r3, #4]
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	68db      	ldr	r3, [r3, #12]
 80044b6:	f000 facc 	bl	8004a52 <TIM_ETR_SetConfig>
				sClockSourceConfig->ClockPolarity,
				sClockSourceConfig->ClockFilter);

		/* Select the External clock mode1 and the ETRF trigger */
		tmpsmcr = htim->Instance->SMCR;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	60bb      	str	r3, [r7, #8]
		tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80044c8:	60bb      	str	r3, [r7, #8]
		/* Write to TIMx SMCR */
		htim->Instance->SMCR = tmpsmcr;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	68ba      	ldr	r2, [r7, #8]
 80044d0:	609a      	str	r2, [r3, #8]
		break;
 80044d2:	e04f      	b.n	8004574 <HAL_TIM_ConfigClockSource+0x174>
		assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
		assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
		assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

		/* Configure the ETR Clock source */
		TIM_ETR_SetConfig(htim->Instance, sClockSourceConfig->ClockPrescaler,
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6818      	ldr	r0, [r3, #0]
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	6899      	ldr	r1, [r3, #8]
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	685a      	ldr	r2, [r3, #4]
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	68db      	ldr	r3, [r3, #12]
 80044e4:	f000 fab5 	bl	8004a52 <TIM_ETR_SetConfig>
				sClockSourceConfig->ClockPolarity,
				sClockSourceConfig->ClockFilter);
		/* Enable the External clock mode2 */
		htim->Instance->SMCR |= TIM_SMCR_ECE;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	689a      	ldr	r2, [r3, #8]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80044f6:	609a      	str	r2, [r3, #8]
		break;
 80044f8:	e03c      	b.n	8004574 <HAL_TIM_ConfigClockSource+0x174>

		/* Check TI1 input conditioning related parameters */
		assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
		assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

		TIM_TI1_ConfigInputStage(htim->Instance,
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6818      	ldr	r0, [r3, #0]
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	6859      	ldr	r1, [r3, #4]
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	68db      	ldr	r3, [r3, #12]
 8004506:	461a      	mov	r2, r3
 8004508:	f000 fa2c 	bl	8004964 <TIM_TI1_ConfigInputStage>
				sClockSourceConfig->ClockPolarity,
				sClockSourceConfig->ClockFilter);
		TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	2150      	movs	r1, #80	; 0x50
 8004512:	4618      	mov	r0, r3
 8004514:	f000 fa83 	bl	8004a1e <TIM_ITRx_SetConfig>
		break;
 8004518:	e02c      	b.n	8004574 <HAL_TIM_ConfigClockSource+0x174>

		/* Check TI2 input conditioning related parameters */
		assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
		assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

		TIM_TI2_ConfigInputStage(htim->Instance,
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6818      	ldr	r0, [r3, #0]
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	6859      	ldr	r1, [r3, #4]
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	68db      	ldr	r3, [r3, #12]
 8004526:	461a      	mov	r2, r3
 8004528:	f000 fa4a 	bl	80049c0 <TIM_TI2_ConfigInputStage>
				sClockSourceConfig->ClockPolarity,
				sClockSourceConfig->ClockFilter);
		TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	2160      	movs	r1, #96	; 0x60
 8004532:	4618      	mov	r0, r3
 8004534:	f000 fa73 	bl	8004a1e <TIM_ITRx_SetConfig>
		break;
 8004538:	e01c      	b.n	8004574 <HAL_TIM_ConfigClockSource+0x174>

		/* Check TI1 input conditioning related parameters */
		assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
		assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

		TIM_TI1_ConfigInputStage(htim->Instance,
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6818      	ldr	r0, [r3, #0]
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	6859      	ldr	r1, [r3, #4]
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	68db      	ldr	r3, [r3, #12]
 8004546:	461a      	mov	r2, r3
 8004548:	f000 fa0c 	bl	8004964 <TIM_TI1_ConfigInputStage>
				sClockSourceConfig->ClockPolarity,
				sClockSourceConfig->ClockFilter);
		TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	2140      	movs	r1, #64	; 0x40
 8004552:	4618      	mov	r0, r3
 8004554:	f000 fa63 	bl	8004a1e <TIM_ITRx_SetConfig>
		break;
 8004558:	e00c      	b.n	8004574 <HAL_TIM_ConfigClockSource+0x174>
	case TIM_CLOCKSOURCE_ITR2:
	case TIM_CLOCKSOURCE_ITR3: {
		/* Check whether or not the timer instance supports internal trigger input */
		assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

		TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4619      	mov	r1, r3
 8004564:	4610      	mov	r0, r2
 8004566:	f000 fa5a 	bl	8004a1e <TIM_ITRx_SetConfig>
		break;
 800456a:	e003      	b.n	8004574 <HAL_TIM_ConfigClockSource+0x174>
	}

	default:
		status = HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	73fb      	strb	r3, [r7, #15]
		break;
 8004570:	e000      	b.n	8004574 <HAL_TIM_ConfigClockSource+0x174>
		break;
 8004572:	bf00      	nop
	}
	htim->State = HAL_TIM_STATE_READY;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	__HAL_UNLOCK(htim);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2200      	movs	r2, #0
 8004580:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

	return status;
 8004584:	7bfb      	ldrb	r3, [r7, #15]
}
 8004586:	4618      	mov	r0, r3
 8004588:	3710      	adds	r7, #16
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}
	...

08004590 <TIM_Base_SetConfig>:
 * @param  TIMx TIM peripheral
 * @param  Structure TIM Base configuration structure
 * @retval None
 */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx,
		const TIM_Base_InitTypeDef *Structure) {
 8004590:	b480      	push	{r7}
 8004592:	b085      	sub	sp, #20
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
 8004598:	6039      	str	r1, [r7, #0]
	uint32_t tmpcr1;
	tmpcr1 = TIMx->CR1;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	60fb      	str	r3, [r7, #12]

	/* Set TIM Time Base Unit parameters ---------------------------------------*/
	if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx)) {
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	4a29      	ldr	r2, [pc, #164]	; (8004648 <TIM_Base_SetConfig+0xb8>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d00b      	beq.n	80045c0 <TIM_Base_SetConfig+0x30>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045ae:	d007      	beq.n	80045c0 <TIM_Base_SetConfig+0x30>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	4a26      	ldr	r2, [pc, #152]	; (800464c <TIM_Base_SetConfig+0xbc>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	d003      	beq.n	80045c0 <TIM_Base_SetConfig+0x30>
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	4a25      	ldr	r2, [pc, #148]	; (8004650 <TIM_Base_SetConfig+0xc0>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d108      	bne.n	80045d2 <TIM_Base_SetConfig+0x42>
		/* Select the Counter Mode */
		tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045c6:	60fb      	str	r3, [r7, #12]
		tmpcr1 |= Structure->CounterMode;
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	68fa      	ldr	r2, [r7, #12]
 80045ce:	4313      	orrs	r3, r2
 80045d0:	60fb      	str	r3, [r7, #12]
	}

	if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx)) {
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	4a1c      	ldr	r2, [pc, #112]	; (8004648 <TIM_Base_SetConfig+0xb8>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d00b      	beq.n	80045f2 <TIM_Base_SetConfig+0x62>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045e0:	d007      	beq.n	80045f2 <TIM_Base_SetConfig+0x62>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	4a19      	ldr	r2, [pc, #100]	; (800464c <TIM_Base_SetConfig+0xbc>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d003      	beq.n	80045f2 <TIM_Base_SetConfig+0x62>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	4a18      	ldr	r2, [pc, #96]	; (8004650 <TIM_Base_SetConfig+0xc0>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d108      	bne.n	8004604 <TIM_Base_SetConfig+0x74>
		/* Set the clock division */
		tmpcr1 &= ~TIM_CR1_CKD;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045f8:	60fb      	str	r3, [r7, #12]
		tmpcr1 |= (uint32_t) Structure->ClockDivision;
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	68db      	ldr	r3, [r3, #12]
 80045fe:	68fa      	ldr	r2, [r7, #12]
 8004600:	4313      	orrs	r3, r2
 8004602:	60fb      	str	r3, [r7, #12]
	}

	/* Set the auto-reload preload */
	MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	695b      	ldr	r3, [r3, #20]
 800460e:	4313      	orrs	r3, r2
 8004610:	60fb      	str	r3, [r7, #12]

	TIMx->CR1 = tmpcr1;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	68fa      	ldr	r2, [r7, #12]
 8004616:	601a      	str	r2, [r3, #0]

	/* Set the Autoreload value */
	TIMx->ARR = (uint32_t) Structure->Period;
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	689a      	ldr	r2, [r3, #8]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	62da      	str	r2, [r3, #44]	; 0x2c

	/* Set the Prescaler value */
	TIMx->PSC = Structure->Prescaler;
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	629a      	str	r2, [r3, #40]	; 0x28

	if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx)) {
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	4a07      	ldr	r2, [pc, #28]	; (8004648 <TIM_Base_SetConfig+0xb8>)
 800462c:	4293      	cmp	r3, r2
 800462e:	d103      	bne.n	8004638 <TIM_Base_SetConfig+0xa8>
		/* Set the Repetition Counter value */
		TIMx->RCR = Structure->RepetitionCounter;
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	691a      	ldr	r2, [r3, #16]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	631a      	str	r2, [r3, #48]	; 0x30
	}

	/* Generate an update event to reload the Prescaler
	 and the repetition counter (only for advanced timer) value immediately */
	TIMx->EGR = TIM_EGR_UG;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2201      	movs	r2, #1
 800463c:	615a      	str	r2, [r3, #20]
}
 800463e:	bf00      	nop
 8004640:	3714      	adds	r7, #20
 8004642:	46bd      	mov	sp, r7
 8004644:	bc80      	pop	{r7}
 8004646:	4770      	bx	lr
 8004648:	40012c00 	.word	0x40012c00
 800464c:	40000400 	.word	0x40000400
 8004650:	40000800 	.word	0x40000800

08004654 <TIM_OC1_SetConfig>:
 * @param  TIMx to select the TIM peripheral
 * @param  OC_Config The output configuration structure
 * @retval None
 */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx,
		const TIM_OC_InitTypeDef *OC_Config) {
 8004654:	b480      	push	{r7}
 8004656:	b087      	sub	sp, #28
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
 800465c:	6039      	str	r1, [r7, #0]
	uint32_t tmpccmrx;
	uint32_t tmpccer;
	uint32_t tmpcr2;

	/* Get the TIMx CCER register value */
	tmpccer = TIMx->CCER;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a1b      	ldr	r3, [r3, #32]
 8004662:	617b      	str	r3, [r7, #20]

	/* Disable the Channel 1: Reset the CC1E Bit */
	TIMx->CCER &= ~TIM_CCER_CC1E;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6a1b      	ldr	r3, [r3, #32]
 8004668:	f023 0201 	bic.w	r2, r3, #1
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	621a      	str	r2, [r3, #32]

	/* Get the TIMx CR2 register value */
	tmpcr2 = TIMx->CR2;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	613b      	str	r3, [r7, #16]

	/* Get the TIMx CCMR1 register value */
	tmpccmrx = TIMx->CCMR1;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	699b      	ldr	r3, [r3, #24]
 800467a:	60fb      	str	r3, [r7, #12]

	/* Reset the Output Compare Mode Bits */
	tmpccmrx &= ~TIM_CCMR1_OC1M;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004682:	60fb      	str	r3, [r7, #12]
	tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	f023 0303 	bic.w	r3, r3, #3
 800468a:	60fb      	str	r3, [r7, #12]
	/* Select the Output Compare Mode */
	tmpccmrx |= OC_Config->OCMode;
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	68fa      	ldr	r2, [r7, #12]
 8004692:	4313      	orrs	r3, r2
 8004694:	60fb      	str	r3, [r7, #12]

	/* Reset the Output Polarity level */
	tmpccer &= ~TIM_CCER_CC1P;
 8004696:	697b      	ldr	r3, [r7, #20]
 8004698:	f023 0302 	bic.w	r3, r3, #2
 800469c:	617b      	str	r3, [r7, #20]
	/* Set the Output Compare Polarity */
	tmpccer |= OC_Config->OCPolarity;
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	689b      	ldr	r3, [r3, #8]
 80046a2:	697a      	ldr	r2, [r7, #20]
 80046a4:	4313      	orrs	r3, r2
 80046a6:	617b      	str	r3, [r7, #20]

	if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1)) {
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	4a1c      	ldr	r2, [pc, #112]	; (800471c <TIM_OC1_SetConfig+0xc8>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d10c      	bne.n	80046ca <TIM_OC1_SetConfig+0x76>
		/* Check parameters */
		assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

		/* Reset the Output N Polarity level */
		tmpccer &= ~TIM_CCER_CC1NP;
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	f023 0308 	bic.w	r3, r3, #8
 80046b6:	617b      	str	r3, [r7, #20]
		/* Set the Output N Polarity */
		tmpccer |= OC_Config->OCNPolarity;
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	68db      	ldr	r3, [r3, #12]
 80046bc:	697a      	ldr	r2, [r7, #20]
 80046be:	4313      	orrs	r3, r2
 80046c0:	617b      	str	r3, [r7, #20]
		/* Reset the Output N State */
		tmpccer &= ~TIM_CCER_CC1NE;
 80046c2:	697b      	ldr	r3, [r7, #20]
 80046c4:	f023 0304 	bic.w	r3, r3, #4
 80046c8:	617b      	str	r3, [r7, #20]
	}

	if (IS_TIM_BREAK_INSTANCE(TIMx)) {
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	4a13      	ldr	r2, [pc, #76]	; (800471c <TIM_OC1_SetConfig+0xc8>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d111      	bne.n	80046f6 <TIM_OC1_SetConfig+0xa2>
		/* Check parameters */
		assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
		assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

		/* Reset the Output Compare and Output Compare N IDLE State */
		tmpcr2 &= ~TIM_CR2_OIS1;
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80046d8:	613b      	str	r3, [r7, #16]
		tmpcr2 &= ~TIM_CR2_OIS1N;
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80046e0:	613b      	str	r3, [r7, #16]
		/* Set the Output Idle state */
		tmpcr2 |= OC_Config->OCIdleState;
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	695b      	ldr	r3, [r3, #20]
 80046e6:	693a      	ldr	r2, [r7, #16]
 80046e8:	4313      	orrs	r3, r2
 80046ea:	613b      	str	r3, [r7, #16]
		/* Set the Output N Idle state */
		tmpcr2 |= OC_Config->OCNIdleState;
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	699b      	ldr	r3, [r3, #24]
 80046f0:	693a      	ldr	r2, [r7, #16]
 80046f2:	4313      	orrs	r3, r2
 80046f4:	613b      	str	r3, [r7, #16]
	}

	/* Write to TIMx CR2 */
	TIMx->CR2 = tmpcr2;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	693a      	ldr	r2, [r7, #16]
 80046fa:	605a      	str	r2, [r3, #4]

	/* Write to TIMx CCMR1 */
	TIMx->CCMR1 = tmpccmrx;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	68fa      	ldr	r2, [r7, #12]
 8004700:	619a      	str	r2, [r3, #24]

	/* Set the Capture Compare Register value */
	TIMx->CCR1 = OC_Config->Pulse;
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	685a      	ldr	r2, [r3, #4]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	635a      	str	r2, [r3, #52]	; 0x34

	/* Write to TIMx CCER */
	TIMx->CCER = tmpccer;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	697a      	ldr	r2, [r7, #20]
 800470e:	621a      	str	r2, [r3, #32]
}
 8004710:	bf00      	nop
 8004712:	371c      	adds	r7, #28
 8004714:	46bd      	mov	sp, r7
 8004716:	bc80      	pop	{r7}
 8004718:	4770      	bx	lr
 800471a:	bf00      	nop
 800471c:	40012c00 	.word	0x40012c00

08004720 <TIM_OC2_SetConfig>:
 * @brief  Timer Output Compare 2 configuration
 * @param  TIMx to select the TIM peripheral
 * @param  OC_Config The output configuration structure
 * @retval None
 */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config) {
 8004720:	b480      	push	{r7}
 8004722:	b087      	sub	sp, #28
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
 8004728:	6039      	str	r1, [r7, #0]
	uint32_t tmpccmrx;
	uint32_t tmpccer;
	uint32_t tmpcr2;

	/* Get the TIMx CCER register value */
	tmpccer = TIMx->CCER;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6a1b      	ldr	r3, [r3, #32]
 800472e:	617b      	str	r3, [r7, #20]

	/* Disable the Channel 2: Reset the CC2E Bit */
	TIMx->CCER &= ~TIM_CCER_CC2E;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6a1b      	ldr	r3, [r3, #32]
 8004734:	f023 0210 	bic.w	r2, r3, #16
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	621a      	str	r2, [r3, #32]

	/* Get the TIMx CR2 register value */
	tmpcr2 = TIMx->CR2;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	613b      	str	r3, [r7, #16]

	/* Get the TIMx CCMR1 register value */
	tmpccmrx = TIMx->CCMR1;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	699b      	ldr	r3, [r3, #24]
 8004746:	60fb      	str	r3, [r7, #12]

	/* Reset the Output Compare mode and Capture/Compare selection Bits */
	tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800474e:	60fb      	str	r3, [r7, #12]
	tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004756:	60fb      	str	r3, [r7, #12]

	/* Select the Output Compare Mode */
	tmpccmrx |= (OC_Config->OCMode << 8U);
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	021b      	lsls	r3, r3, #8
 800475e:	68fa      	ldr	r2, [r7, #12]
 8004760:	4313      	orrs	r3, r2
 8004762:	60fb      	str	r3, [r7, #12]

	/* Reset the Output Polarity level */
	tmpccer &= ~TIM_CCER_CC2P;
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	f023 0320 	bic.w	r3, r3, #32
 800476a:	617b      	str	r3, [r7, #20]
	/* Set the Output Compare Polarity */
	tmpccer |= (OC_Config->OCPolarity << 4U);
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	011b      	lsls	r3, r3, #4
 8004772:	697a      	ldr	r2, [r7, #20]
 8004774:	4313      	orrs	r3, r2
 8004776:	617b      	str	r3, [r7, #20]

	if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2)) {
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	4a1d      	ldr	r2, [pc, #116]	; (80047f0 <TIM_OC2_SetConfig+0xd0>)
 800477c:	4293      	cmp	r3, r2
 800477e:	d10d      	bne.n	800479c <TIM_OC2_SetConfig+0x7c>
		assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

		/* Reset the Output N Polarity level */
		tmpccer &= ~TIM_CCER_CC2NP;
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004786:	617b      	str	r3, [r7, #20]
		/* Set the Output N Polarity */
		tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	68db      	ldr	r3, [r3, #12]
 800478c:	011b      	lsls	r3, r3, #4
 800478e:	697a      	ldr	r2, [r7, #20]
 8004790:	4313      	orrs	r3, r2
 8004792:	617b      	str	r3, [r7, #20]
		/* Reset the Output N State */
		tmpccer &= ~TIM_CCER_CC2NE;
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800479a:	617b      	str	r3, [r7, #20]

	}

	if (IS_TIM_BREAK_INSTANCE(TIMx)) {
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	4a14      	ldr	r2, [pc, #80]	; (80047f0 <TIM_OC2_SetConfig+0xd0>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d113      	bne.n	80047cc <TIM_OC2_SetConfig+0xac>
		/* Check parameters */
		assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
		assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

		/* Reset the Output Compare and Output Compare N IDLE State */
		tmpcr2 &= ~TIM_CR2_OIS2;
 80047a4:	693b      	ldr	r3, [r7, #16]
 80047a6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80047aa:	613b      	str	r3, [r7, #16]
		tmpcr2 &= ~TIM_CR2_OIS2N;
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80047b2:	613b      	str	r3, [r7, #16]
		/* Set the Output Idle state */
		tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	695b      	ldr	r3, [r3, #20]
 80047b8:	009b      	lsls	r3, r3, #2
 80047ba:	693a      	ldr	r2, [r7, #16]
 80047bc:	4313      	orrs	r3, r2
 80047be:	613b      	str	r3, [r7, #16]
		/* Set the Output N Idle state */
		tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	699b      	ldr	r3, [r3, #24]
 80047c4:	009b      	lsls	r3, r3, #2
 80047c6:	693a      	ldr	r2, [r7, #16]
 80047c8:	4313      	orrs	r3, r2
 80047ca:	613b      	str	r3, [r7, #16]
	}

	/* Write to TIMx CR2 */
	TIMx->CR2 = tmpcr2;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	693a      	ldr	r2, [r7, #16]
 80047d0:	605a      	str	r2, [r3, #4]

	/* Write to TIMx CCMR1 */
	TIMx->CCMR1 = tmpccmrx;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	68fa      	ldr	r2, [r7, #12]
 80047d6:	619a      	str	r2, [r3, #24]

	/* Set the Capture Compare Register value */
	TIMx->CCR2 = OC_Config->Pulse;
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	685a      	ldr	r2, [r3, #4]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	639a      	str	r2, [r3, #56]	; 0x38

	/* Write to TIMx CCER */
	TIMx->CCER = tmpccer;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	697a      	ldr	r2, [r7, #20]
 80047e4:	621a      	str	r2, [r3, #32]
}
 80047e6:	bf00      	nop
 80047e8:	371c      	adds	r7, #28
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bc80      	pop	{r7}
 80047ee:	4770      	bx	lr
 80047f0:	40012c00 	.word	0x40012c00

080047f4 <TIM_OC3_SetConfig>:
 * @param  TIMx to select the TIM peripheral
 * @param  OC_Config The output configuration structure
 * @retval None
 */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx,
		const TIM_OC_InitTypeDef *OC_Config) {
 80047f4:	b480      	push	{r7}
 80047f6:	b087      	sub	sp, #28
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	6078      	str	r0, [r7, #4]
 80047fc:	6039      	str	r1, [r7, #0]
	uint32_t tmpccmrx;
	uint32_t tmpccer;
	uint32_t tmpcr2;

	/* Get the TIMx CCER register value */
	tmpccer = TIMx->CCER;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6a1b      	ldr	r3, [r3, #32]
 8004802:	617b      	str	r3, [r7, #20]

	/* Disable the Channel 3: Reset the CC2E Bit */
	TIMx->CCER &= ~TIM_CCER_CC3E;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6a1b      	ldr	r3, [r3, #32]
 8004808:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	621a      	str	r2, [r3, #32]

	/* Get the TIMx CR2 register value */
	tmpcr2 = TIMx->CR2;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	613b      	str	r3, [r7, #16]

	/* Get the TIMx CCMR2 register value */
	tmpccmrx = TIMx->CCMR2;
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	69db      	ldr	r3, [r3, #28]
 800481a:	60fb      	str	r3, [r7, #12]

	/* Reset the Output Compare mode and Capture/Compare selection Bits */
	tmpccmrx &= ~TIM_CCMR2_OC3M;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004822:	60fb      	str	r3, [r7, #12]
	tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	f023 0303 	bic.w	r3, r3, #3
 800482a:	60fb      	str	r3, [r7, #12]
	/* Select the Output Compare Mode */
	tmpccmrx |= OC_Config->OCMode;
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	68fa      	ldr	r2, [r7, #12]
 8004832:	4313      	orrs	r3, r2
 8004834:	60fb      	str	r3, [r7, #12]

	/* Reset the Output Polarity level */
	tmpccer &= ~TIM_CCER_CC3P;
 8004836:	697b      	ldr	r3, [r7, #20]
 8004838:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800483c:	617b      	str	r3, [r7, #20]
	/* Set the Output Compare Polarity */
	tmpccer |= (OC_Config->OCPolarity << 8U);
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	021b      	lsls	r3, r3, #8
 8004844:	697a      	ldr	r2, [r7, #20]
 8004846:	4313      	orrs	r3, r2
 8004848:	617b      	str	r3, [r7, #20]

	if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3)) {
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	4a1d      	ldr	r2, [pc, #116]	; (80048c4 <TIM_OC3_SetConfig+0xd0>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d10d      	bne.n	800486e <TIM_OC3_SetConfig+0x7a>
		assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

		/* Reset the Output N Polarity level */
		tmpccer &= ~TIM_CCER_CC3NP;
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004858:	617b      	str	r3, [r7, #20]
		/* Set the Output N Polarity */
		tmpccer |= (OC_Config->OCNPolarity << 8U);
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	68db      	ldr	r3, [r3, #12]
 800485e:	021b      	lsls	r3, r3, #8
 8004860:	697a      	ldr	r2, [r7, #20]
 8004862:	4313      	orrs	r3, r2
 8004864:	617b      	str	r3, [r7, #20]
		/* Reset the Output N State */
		tmpccer &= ~TIM_CCER_CC3NE;
 8004866:	697b      	ldr	r3, [r7, #20]
 8004868:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800486c:	617b      	str	r3, [r7, #20]
	}

	if (IS_TIM_BREAK_INSTANCE(TIMx)) {
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	4a14      	ldr	r2, [pc, #80]	; (80048c4 <TIM_OC3_SetConfig+0xd0>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d113      	bne.n	800489e <TIM_OC3_SetConfig+0xaa>
		/* Check parameters */
		assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
		assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

		/* Reset the Output Compare and Output Compare N IDLE State */
		tmpcr2 &= ~TIM_CR2_OIS3;
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800487c:	613b      	str	r3, [r7, #16]
		tmpcr2 &= ~TIM_CR2_OIS3N;
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004884:	613b      	str	r3, [r7, #16]
		/* Set the Output Idle state */
		tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	695b      	ldr	r3, [r3, #20]
 800488a:	011b      	lsls	r3, r3, #4
 800488c:	693a      	ldr	r2, [r7, #16]
 800488e:	4313      	orrs	r3, r2
 8004890:	613b      	str	r3, [r7, #16]
		/* Set the Output N Idle state */
		tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	699b      	ldr	r3, [r3, #24]
 8004896:	011b      	lsls	r3, r3, #4
 8004898:	693a      	ldr	r2, [r7, #16]
 800489a:	4313      	orrs	r3, r2
 800489c:	613b      	str	r3, [r7, #16]
	}

	/* Write to TIMx CR2 */
	TIMx->CR2 = tmpcr2;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	693a      	ldr	r2, [r7, #16]
 80048a2:	605a      	str	r2, [r3, #4]

	/* Write to TIMx CCMR2 */
	TIMx->CCMR2 = tmpccmrx;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	68fa      	ldr	r2, [r7, #12]
 80048a8:	61da      	str	r2, [r3, #28]

	/* Set the Capture Compare Register value */
	TIMx->CCR3 = OC_Config->Pulse;
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	685a      	ldr	r2, [r3, #4]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	63da      	str	r2, [r3, #60]	; 0x3c

	/* Write to TIMx CCER */
	TIMx->CCER = tmpccer;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	697a      	ldr	r2, [r7, #20]
 80048b6:	621a      	str	r2, [r3, #32]
}
 80048b8:	bf00      	nop
 80048ba:	371c      	adds	r7, #28
 80048bc:	46bd      	mov	sp, r7
 80048be:	bc80      	pop	{r7}
 80048c0:	4770      	bx	lr
 80048c2:	bf00      	nop
 80048c4:	40012c00 	.word	0x40012c00

080048c8 <TIM_OC4_SetConfig>:
 * @param  TIMx to select the TIM peripheral
 * @param  OC_Config The output configuration structure
 * @retval None
 */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx,
		const TIM_OC_InitTypeDef *OC_Config) {
 80048c8:	b480      	push	{r7}
 80048ca:	b087      	sub	sp, #28
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
 80048d0:	6039      	str	r1, [r7, #0]
	uint32_t tmpccmrx;
	uint32_t tmpccer;
	uint32_t tmpcr2;

	/* Get the TIMx CCER register value */
	tmpccer = TIMx->CCER;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6a1b      	ldr	r3, [r3, #32]
 80048d6:	613b      	str	r3, [r7, #16]

	/* Disable the Channel 4: Reset the CC4E Bit */
	TIMx->CCER &= ~TIM_CCER_CC4E;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6a1b      	ldr	r3, [r3, #32]
 80048dc:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	621a      	str	r2, [r3, #32]

	/* Get the TIMx CR2 register value */
	tmpcr2 = TIMx->CR2;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	617b      	str	r3, [r7, #20]

	/* Get the TIMx CCMR2 register value */
	tmpccmrx = TIMx->CCMR2;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	69db      	ldr	r3, [r3, #28]
 80048ee:	60fb      	str	r3, [r7, #12]

	/* Reset the Output Compare mode and Capture/Compare selection Bits */
	tmpccmrx &= ~TIM_CCMR2_OC4M;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80048f6:	60fb      	str	r3, [r7, #12]
	tmpccmrx &= ~TIM_CCMR2_CC4S;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048fe:	60fb      	str	r3, [r7, #12]

	/* Select the Output Compare Mode */
	tmpccmrx |= (OC_Config->OCMode << 8U);
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	021b      	lsls	r3, r3, #8
 8004906:	68fa      	ldr	r2, [r7, #12]
 8004908:	4313      	orrs	r3, r2
 800490a:	60fb      	str	r3, [r7, #12]

	/* Reset the Output Polarity level */
	tmpccer &= ~TIM_CCER_CC4P;
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004912:	613b      	str	r3, [r7, #16]
	/* Set the Output Compare Polarity */
	tmpccer |= (OC_Config->OCPolarity << 12U);
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	689b      	ldr	r3, [r3, #8]
 8004918:	031b      	lsls	r3, r3, #12
 800491a:	693a      	ldr	r2, [r7, #16]
 800491c:	4313      	orrs	r3, r2
 800491e:	613b      	str	r3, [r7, #16]

	if (IS_TIM_BREAK_INSTANCE(TIMx)) {
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	4a0f      	ldr	r2, [pc, #60]	; (8004960 <TIM_OC4_SetConfig+0x98>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d109      	bne.n	800493c <TIM_OC4_SetConfig+0x74>
		/* Check parameters */
		assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

		/* Reset the Output Compare IDLE State */
		tmpcr2 &= ~TIM_CR2_OIS4;
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800492e:	617b      	str	r3, [r7, #20]

		/* Set the Output Idle state */
		tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	695b      	ldr	r3, [r3, #20]
 8004934:	019b      	lsls	r3, r3, #6
 8004936:	697a      	ldr	r2, [r7, #20]
 8004938:	4313      	orrs	r3, r2
 800493a:	617b      	str	r3, [r7, #20]
	}

	/* Write to TIMx CR2 */
	TIMx->CR2 = tmpcr2;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	697a      	ldr	r2, [r7, #20]
 8004940:	605a      	str	r2, [r3, #4]

	/* Write to TIMx CCMR2 */
	TIMx->CCMR2 = tmpccmrx;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	68fa      	ldr	r2, [r7, #12]
 8004946:	61da      	str	r2, [r3, #28]

	/* Set the Capture Compare Register value */
	TIMx->CCR4 = OC_Config->Pulse;
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	685a      	ldr	r2, [r3, #4]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	641a      	str	r2, [r3, #64]	; 0x40

	/* Write to TIMx CCER */
	TIMx->CCER = tmpccer;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	693a      	ldr	r2, [r7, #16]
 8004954:	621a      	str	r2, [r3, #32]
}
 8004956:	bf00      	nop
 8004958:	371c      	adds	r7, #28
 800495a:	46bd      	mov	sp, r7
 800495c:	bc80      	pop	{r7}
 800495e:	4770      	bx	lr
 8004960:	40012c00 	.word	0x40012c00

08004964 <TIM_TI1_ConfigInputStage>:
 * @param  TIM_ICFilter Specifies the Input Capture Filter.
 *          This parameter must be a value between 0x00 and 0x0F.
 * @retval None
 */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity,
		uint32_t TIM_ICFilter) {
 8004964:	b480      	push	{r7}
 8004966:	b087      	sub	sp, #28
 8004968:	af00      	add	r7, sp, #0
 800496a:	60f8      	str	r0, [r7, #12]
 800496c:	60b9      	str	r1, [r7, #8]
 800496e:	607a      	str	r2, [r7, #4]
	uint32_t tmpccmr1;
	uint32_t tmpccer;

	/* Disable the Channel 1: Reset the CC1E Bit */
	tmpccer = TIMx->CCER;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	6a1b      	ldr	r3, [r3, #32]
 8004974:	617b      	str	r3, [r7, #20]
	TIMx->CCER &= ~TIM_CCER_CC1E;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	6a1b      	ldr	r3, [r3, #32]
 800497a:	f023 0201 	bic.w	r2, r3, #1
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	621a      	str	r2, [r3, #32]
	tmpccmr1 = TIMx->CCMR1;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	699b      	ldr	r3, [r3, #24]
 8004986:	613b      	str	r3, [r7, #16]

	/* Set the filter */
	tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004988:	693b      	ldr	r3, [r7, #16]
 800498a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800498e:	613b      	str	r3, [r7, #16]
	tmpccmr1 |= (TIM_ICFilter << 4U);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	011b      	lsls	r3, r3, #4
 8004994:	693a      	ldr	r2, [r7, #16]
 8004996:	4313      	orrs	r3, r2
 8004998:	613b      	str	r3, [r7, #16]

	/* Select the Polarity and set the CC1E Bit */
	tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	f023 030a 	bic.w	r3, r3, #10
 80049a0:	617b      	str	r3, [r7, #20]
	tmpccer |= TIM_ICPolarity;
 80049a2:	697a      	ldr	r2, [r7, #20]
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	4313      	orrs	r3, r2
 80049a8:	617b      	str	r3, [r7, #20]

	/* Write to TIMx CCMR1 and CCER registers */
	TIMx->CCMR1 = tmpccmr1;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	693a      	ldr	r2, [r7, #16]
 80049ae:	619a      	str	r2, [r3, #24]
	TIMx->CCER = tmpccer;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	697a      	ldr	r2, [r7, #20]
 80049b4:	621a      	str	r2, [r3, #32]
}
 80049b6:	bf00      	nop
 80049b8:	371c      	adds	r7, #28
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bc80      	pop	{r7}
 80049be:	4770      	bx	lr

080049c0 <TIM_TI2_ConfigInputStage>:
 * @param  TIM_ICFilter Specifies the Input Capture Filter.
 *          This parameter must be a value between 0x00 and 0x0F.
 * @retval None
 */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity,
		uint32_t TIM_ICFilter) {
 80049c0:	b480      	push	{r7}
 80049c2:	b087      	sub	sp, #28
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	60f8      	str	r0, [r7, #12]
 80049c8:	60b9      	str	r1, [r7, #8]
 80049ca:	607a      	str	r2, [r7, #4]
	uint32_t tmpccmr1;
	uint32_t tmpccer;

	/* Disable the Channel 2: Reset the CC2E Bit */
	tmpccer = TIMx->CCER;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	6a1b      	ldr	r3, [r3, #32]
 80049d0:	617b      	str	r3, [r7, #20]
	TIMx->CCER &= ~TIM_CCER_CC2E;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	6a1b      	ldr	r3, [r3, #32]
 80049d6:	f023 0210 	bic.w	r2, r3, #16
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	621a      	str	r2, [r3, #32]
	tmpccmr1 = TIMx->CCMR1;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	699b      	ldr	r3, [r3, #24]
 80049e2:	613b      	str	r3, [r7, #16]

	/* Set the filter */
	tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80049e4:	693b      	ldr	r3, [r7, #16]
 80049e6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80049ea:	613b      	str	r3, [r7, #16]
	tmpccmr1 |= (TIM_ICFilter << 12U);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	031b      	lsls	r3, r3, #12
 80049f0:	693a      	ldr	r2, [r7, #16]
 80049f2:	4313      	orrs	r3, r2
 80049f4:	613b      	str	r3, [r7, #16]

	/* Select the Polarity and set the CC2E Bit */
	tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80049fc:	617b      	str	r3, [r7, #20]
	tmpccer |= (TIM_ICPolarity << 4U);
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	011b      	lsls	r3, r3, #4
 8004a02:	697a      	ldr	r2, [r7, #20]
 8004a04:	4313      	orrs	r3, r2
 8004a06:	617b      	str	r3, [r7, #20]

	/* Write to TIMx CCMR1 and CCER registers */
	TIMx->CCMR1 = tmpccmr1;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	693a      	ldr	r2, [r7, #16]
 8004a0c:	619a      	str	r2, [r3, #24]
	TIMx->CCER = tmpccer;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	697a      	ldr	r2, [r7, #20]
 8004a12:	621a      	str	r2, [r3, #32]
}
 8004a14:	bf00      	nop
 8004a16:	371c      	adds	r7, #28
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bc80      	pop	{r7}
 8004a1c:	4770      	bx	lr

08004a1e <TIM_ITRx_SetConfig>:
 *            @arg TIM_TS_TI1FP1: Filtered Timer Input 1
 *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
 *            @arg TIM_TS_ETRF: External Trigger input
 * @retval None
 */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource) {
 8004a1e:	b480      	push	{r7}
 8004a20:	b085      	sub	sp, #20
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	6078      	str	r0, [r7, #4]
 8004a26:	6039      	str	r1, [r7, #0]
	uint32_t tmpsmcr;

	/* Get the TIMx SMCR register value */
	tmpsmcr = TIMx->SMCR;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	689b      	ldr	r3, [r3, #8]
 8004a2c:	60fb      	str	r3, [r7, #12]
	/* Reset the TS Bits */
	tmpsmcr &= ~TIM_SMCR_TS;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a34:	60fb      	str	r3, [r7, #12]
	/* Set the Input Trigger source and the slave mode*/
	tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004a36:	683a      	ldr	r2, [r7, #0]
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	f043 0307 	orr.w	r3, r3, #7
 8004a40:	60fb      	str	r3, [r7, #12]
	/* Write to TIMx SMCR */
	TIMx->SMCR = tmpsmcr;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	68fa      	ldr	r2, [r7, #12]
 8004a46:	609a      	str	r2, [r3, #8]
}
 8004a48:	bf00      	nop
 8004a4a:	3714      	adds	r7, #20
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bc80      	pop	{r7}
 8004a50:	4770      	bx	lr

08004a52 <TIM_ETR_SetConfig>:
 * @param  ExtTRGFilter External Trigger Filter.
 *          This parameter must be a value between 0x00 and 0x0F
 * @retval None
 */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
		uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter) {
 8004a52:	b480      	push	{r7}
 8004a54:	b087      	sub	sp, #28
 8004a56:	af00      	add	r7, sp, #0
 8004a58:	60f8      	str	r0, [r7, #12]
 8004a5a:	60b9      	str	r1, [r7, #8]
 8004a5c:	607a      	str	r2, [r7, #4]
 8004a5e:	603b      	str	r3, [r7, #0]
	uint32_t tmpsmcr;

	tmpsmcr = TIMx->SMCR;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	689b      	ldr	r3, [r3, #8]
 8004a64:	617b      	str	r3, [r7, #20]

	/* Reset the ETR Bits */
	tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a6c:	617b      	str	r3, [r7, #20]

	/* Set the Prescaler, the Filter value and the Polarity */
	tmpsmcr |= (uint32_t) (TIM_ExtTRGPrescaler
			| (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	021a      	lsls	r2, r3, #8
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	431a      	orrs	r2, r3
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	4313      	orrs	r3, r2
	tmpsmcr |= (uint32_t) (TIM_ExtTRGPrescaler
 8004a7a:	697a      	ldr	r2, [r7, #20]
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	617b      	str	r3, [r7, #20]

	/* Write to TIMx SMCR */
	TIMx->SMCR = tmpsmcr;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	697a      	ldr	r2, [r7, #20]
 8004a84:	609a      	str	r2, [r3, #8]
}
 8004a86:	bf00      	nop
 8004a88:	371c      	adds	r7, #28
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bc80      	pop	{r7}
 8004a8e:	4770      	bx	lr

08004a90 <TIM_CCxChannelCmd>:
 * @param  ChannelState specifies the TIM Channel CCxE bit new state.
 *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
 * @retval None
 */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel,
		uint32_t ChannelState) {
 8004a90:	b480      	push	{r7}
 8004a92:	b087      	sub	sp, #28
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	60f8      	str	r0, [r7, #12]
 8004a98:	60b9      	str	r1, [r7, #8]
 8004a9a:	607a      	str	r2, [r7, #4]

	/* Check the parameters */
	assert_param(IS_TIM_CC1_INSTANCE(TIMx));
	assert_param(IS_TIM_CHANNELS(Channel));

	tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	f003 031f 	and.w	r3, r3, #31
 8004aa2:	2201      	movs	r2, #1
 8004aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8004aa8:	617b      	str	r3, [r7, #20]

	/* Reset the CCxE Bit */
	TIMx->CCER &= ~tmp;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	6a1a      	ldr	r2, [r3, #32]
 8004aae:	697b      	ldr	r3, [r7, #20]
 8004ab0:	43db      	mvns	r3, r3
 8004ab2:	401a      	ands	r2, r3
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	621a      	str	r2, [r3, #32]

	/* Set or reset the CCxE Bit */
	TIMx->CCER |= (uint32_t) (ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	6a1a      	ldr	r2, [r3, #32]
 8004abc:	68bb      	ldr	r3, [r7, #8]
 8004abe:	f003 031f 	and.w	r3, r3, #31
 8004ac2:	6879      	ldr	r1, [r7, #4]
 8004ac4:	fa01 f303 	lsl.w	r3, r1, r3
 8004ac8:	431a      	orrs	r2, r3
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	621a      	str	r2, [r3, #32]
}
 8004ace:	bf00      	nop
 8004ad0:	371c      	adds	r7, #28
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bc80      	pop	{r7}
 8004ad6:	4770      	bx	lr

08004ad8 <HAL_TIMEx_MasterConfigSynchronization>:
 *         contains the selected trigger output (TRGO) and the Master/Slave
 *         mode.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
		const TIM_MasterConfigTypeDef *sMasterConfig) {
 8004ad8:	b480      	push	{r7}
 8004ada:	b085      	sub	sp, #20
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
 8004ae0:	6039      	str	r1, [r7, #0]
	assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
	assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
	assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

	/* Check input state */
	__HAL_LOCK(htim);
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	d101      	bne.n	8004af0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004aec:	2302      	movs	r3, #2
 8004aee:	e046      	b.n	8004b7e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2201      	movs	r2, #1
 8004af4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

	/* Change the handler state */
	htim->State = HAL_TIM_STATE_BUSY;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2202      	movs	r2, #2
 8004afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* Get the TIMx CR2 register value */
	tmpcr2 = htim->Instance->CR2;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	60fb      	str	r3, [r7, #12]

	/* Get the TIMx SMCR register value */
	tmpsmcr = htim->Instance->SMCR;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	60bb      	str	r3, [r7, #8]

	/* Reset the MMS Bits */
	tmpcr2 &= ~TIM_CR2_MMS;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b16:	60fb      	str	r3, [r7, #12]
	/* Select the TRGO source */
	tmpcr2 |= sMasterConfig->MasterOutputTrigger;
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	68fa      	ldr	r2, [r7, #12]
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	60fb      	str	r3, [r7, #12]

	/* Update TIMx CR2 */
	htim->Instance->CR2 = tmpcr2;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	68fa      	ldr	r2, [r7, #12]
 8004b28:	605a      	str	r2, [r3, #4]

	if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) {
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a16      	ldr	r2, [pc, #88]	; (8004b88 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d00e      	beq.n	8004b52 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b3c:	d009      	beq.n	8004b52 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4a12      	ldr	r2, [pc, #72]	; (8004b8c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004b44:	4293      	cmp	r3, r2
 8004b46:	d004      	beq.n	8004b52 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a10      	ldr	r2, [pc, #64]	; (8004b90 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d10c      	bne.n	8004b6c <HAL_TIMEx_MasterConfigSynchronization+0x94>
		/* Reset the MSM Bit */
		tmpsmcr &= ~TIM_SMCR_MSM;
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b58:	60bb      	str	r3, [r7, #8]
		/* Set master mode */
		tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	68ba      	ldr	r2, [r7, #8]
 8004b60:	4313      	orrs	r3, r2
 8004b62:	60bb      	str	r3, [r7, #8]

		/* Update TIMx SMCR */
		htim->Instance->SMCR = tmpsmcr;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	68ba      	ldr	r2, [r7, #8]
 8004b6a:	609a      	str	r2, [r3, #8]
	}

	/* Change the htim state */
	htim->State = HAL_TIM_STATE_READY;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	__HAL_UNLOCK(htim);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2200      	movs	r2, #0
 8004b78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

	return HAL_OK;
 8004b7c:	2300      	movs	r3, #0
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3714      	adds	r7, #20
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bc80      	pop	{r7}
 8004b86:	4770      	bx	lr
 8004b88:	40012c00 	.word	0x40012c00
 8004b8c:	40000400 	.word	0x40000400
 8004b90:	40000800 	.word	0x40000800

08004b94 <HAL_UART_Init>:
 *         the UART_InitTypeDef and create the associated handle.
 * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart) {
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b082      	sub	sp, #8
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
	/* Check the UART handle allocation */
	if (huart == NULL) {
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d101      	bne.n	8004ba6 <HAL_UART_Init+0x12>
		return HAL_ERROR;
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	e042      	b.n	8004c2c <HAL_UART_Init+0x98>
	assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

	if (huart->gState == HAL_UART_STATE_RESET) {
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004bac:	b2db      	uxtb	r3, r3
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d106      	bne.n	8004bc0 <HAL_UART_Init+0x2c>
		/* Allocate lock resource and initialize it */
		huart->Lock = HAL_UNLOCKED;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
		/* Init the low level hardware : GPIO, CLOCK */
		HAL_UART_MspInit(huart);
 8004bba:	6878      	ldr	r0, [r7, #4]
 8004bbc:	f7fd fd38 	bl	8002630 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
	}

	huart->gState = HAL_UART_STATE_BUSY;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2224      	movs	r2, #36	; 0x24
 8004bc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

	/* Disable the peripheral */
	__HAL_UART_DISABLE(huart);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	68da      	ldr	r2, [r3, #12]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004bd6:	60da      	str	r2, [r3, #12]

	/* Set the UART Communication parameters */
	UART_SetConfig(huart);
 8004bd8:	6878      	ldr	r0, [r7, #4]
 8004bda:	f000 f82b 	bl	8004c34 <UART_SetConfig>

	/* In asynchronous mode, the following bits must be kept cleared:
	 - LINEN and CLKEN bits in the USART_CR2 register,
	 - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
	CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	691a      	ldr	r2, [r3, #16]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004bec:	611a      	str	r2, [r3, #16]
	CLEAR_BIT(huart->Instance->CR3,
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	695a      	ldr	r2, [r3, #20]
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004bfc:	615a      	str	r2, [r3, #20]
			(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));

	/* Enable the peripheral */
	__HAL_UART_ENABLE(huart);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	68da      	ldr	r2, [r3, #12]
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004c0c:	60da      	str	r2, [r3, #12]

	/* Initialize the UART state */
	huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2200      	movs	r2, #0
 8004c12:	645a      	str	r2, [r3, #68]	; 0x44
	huart->gState = HAL_UART_STATE_READY;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2220      	movs	r2, #32
 8004c18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	huart->RxState = HAL_UART_STATE_READY;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2220      	movs	r2, #32
 8004c20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2200      	movs	r2, #0
 8004c28:	635a      	str	r2, [r3, #52]	; 0x34

	return HAL_OK;
 8004c2a:	2300      	movs	r3, #0
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3708      	adds	r7, #8
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}

08004c34 <UART_SetConfig>:
 * @brief  Configures the UART peripheral.
 * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval None
 */
static void UART_SetConfig(UART_HandleTypeDef *huart) {
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b084      	sub	sp, #16
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
	assert_param(IS_UART_MODE(huart->Init.Mode));

	/*-------------------------- USART CR2 Configuration -----------------------*/
	/* Configure the UART Stop Bits: Set STOP[13:12] bits
	 according to huart->Init.StopBits value */
	MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	691b      	ldr	r3, [r3, #16]
 8004c42:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	68da      	ldr	r2, [r3, #12]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	430a      	orrs	r2, r1
 8004c50:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
	tmpreg = (uint32_t) huart->Init.WordLength | huart->Init.Parity
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	689a      	ldr	r2, [r3, #8]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	691b      	ldr	r3, [r3, #16]
 8004c5a:	431a      	orrs	r2, r3
			| huart->Init.Mode;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	695b      	ldr	r3, [r3, #20]
	tmpreg = (uint32_t) huart->Init.WordLength | huart->Init.Parity
 8004c60:	4313      	orrs	r3, r2
 8004c62:	60bb      	str	r3, [r7, #8]
	MODIFY_REG(huart->Instance->CR1,
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	68db      	ldr	r3, [r3, #12]
 8004c6a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004c6e:	f023 030c 	bic.w	r3, r3, #12
 8004c72:	687a      	ldr	r2, [r7, #4]
 8004c74:	6812      	ldr	r2, [r2, #0]
 8004c76:	68b9      	ldr	r1, [r7, #8]
 8004c78:	430b      	orrs	r3, r1
 8004c7a:	60d3      	str	r3, [r2, #12]
			tmpreg);
#endif /* USART_CR1_OVER8 */

	/*-------------------------- USART CR3 Configuration -----------------------*/
	/* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
	MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE),
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	695b      	ldr	r3, [r3, #20]
 8004c82:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	699a      	ldr	r2, [r3, #24]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	430a      	orrs	r2, r1
 8004c90:	615a      	str	r2, [r3, #20]
			huart->Init.HwFlowCtl);

	if (huart->Instance == USART1) {
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a2c      	ldr	r2, [pc, #176]	; (8004d48 <UART_SetConfig+0x114>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d103      	bne.n	8004ca4 <UART_SetConfig+0x70>
		pclk = HAL_RCC_GetPCLK2Freq();
 8004c9c:	f7ff f830 	bl	8003d00 <HAL_RCC_GetPCLK2Freq>
 8004ca0:	60f8      	str	r0, [r7, #12]
 8004ca2:	e002      	b.n	8004caa <UART_SetConfig+0x76>
	} else {
		pclk = HAL_RCC_GetPCLK1Freq();
 8004ca4:	f7ff f818 	bl	8003cd8 <HAL_RCC_GetPCLK1Freq>
 8004ca8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
	huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004caa:	68fa      	ldr	r2, [r7, #12]
 8004cac:	4613      	mov	r3, r2
 8004cae:	009b      	lsls	r3, r3, #2
 8004cb0:	4413      	add	r3, r2
 8004cb2:	009a      	lsls	r2, r3, #2
 8004cb4:	441a      	add	r2, r3
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	009b      	lsls	r3, r3, #2
 8004cbc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cc0:	4a22      	ldr	r2, [pc, #136]	; (8004d4c <UART_SetConfig+0x118>)
 8004cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8004cc6:	095b      	lsrs	r3, r3, #5
 8004cc8:	0119      	lsls	r1, r3, #4
 8004cca:	68fa      	ldr	r2, [r7, #12]
 8004ccc:	4613      	mov	r3, r2
 8004cce:	009b      	lsls	r3, r3, #2
 8004cd0:	4413      	add	r3, r2
 8004cd2:	009a      	lsls	r2, r3, #2
 8004cd4:	441a      	add	r2, r3
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	009b      	lsls	r3, r3, #2
 8004cdc:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ce0:	4b1a      	ldr	r3, [pc, #104]	; (8004d4c <UART_SetConfig+0x118>)
 8004ce2:	fba3 0302 	umull	r0, r3, r3, r2
 8004ce6:	095b      	lsrs	r3, r3, #5
 8004ce8:	2064      	movs	r0, #100	; 0x64
 8004cea:	fb00 f303 	mul.w	r3, r0, r3
 8004cee:	1ad3      	subs	r3, r2, r3
 8004cf0:	011b      	lsls	r3, r3, #4
 8004cf2:	3332      	adds	r3, #50	; 0x32
 8004cf4:	4a15      	ldr	r2, [pc, #84]	; (8004d4c <UART_SetConfig+0x118>)
 8004cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8004cfa:	095b      	lsrs	r3, r3, #5
 8004cfc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d00:	4419      	add	r1, r3
 8004d02:	68fa      	ldr	r2, [r7, #12]
 8004d04:	4613      	mov	r3, r2
 8004d06:	009b      	lsls	r3, r3, #2
 8004d08:	4413      	add	r3, r2
 8004d0a:	009a      	lsls	r2, r3, #2
 8004d0c:	441a      	add	r2, r3
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	685b      	ldr	r3, [r3, #4]
 8004d12:	009b      	lsls	r3, r3, #2
 8004d14:	fbb2 f2f3 	udiv	r2, r2, r3
 8004d18:	4b0c      	ldr	r3, [pc, #48]	; (8004d4c <UART_SetConfig+0x118>)
 8004d1a:	fba3 0302 	umull	r0, r3, r3, r2
 8004d1e:	095b      	lsrs	r3, r3, #5
 8004d20:	2064      	movs	r0, #100	; 0x64
 8004d22:	fb00 f303 	mul.w	r3, r0, r3
 8004d26:	1ad3      	subs	r3, r2, r3
 8004d28:	011b      	lsls	r3, r3, #4
 8004d2a:	3332      	adds	r3, #50	; 0x32
 8004d2c:	4a07      	ldr	r2, [pc, #28]	; (8004d4c <UART_SetConfig+0x118>)
 8004d2e:	fba2 2303 	umull	r2, r3, r2, r3
 8004d32:	095b      	lsrs	r3, r3, #5
 8004d34:	f003 020f 	and.w	r2, r3, #15
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	440a      	add	r2, r1
 8004d3e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004d40:	bf00      	nop
 8004d42:	3710      	adds	r7, #16
 8004d44:	46bd      	mov	sp, r7
 8004d46:	bd80      	pop	{r7, pc}
 8004d48:	40013800 	.word	0x40013800
 8004d4c:	51eb851f 	.word	0x51eb851f

08004d50 <__errno>:
 8004d50:	4b01      	ldr	r3, [pc, #4]	; (8004d58 <__errno+0x8>)
 8004d52:	6818      	ldr	r0, [r3, #0]
 8004d54:	4770      	bx	lr
 8004d56:	bf00      	nop
 8004d58:	20000020 	.word	0x20000020

08004d5c <__libc_init_array>:
 8004d5c:	b570      	push	{r4, r5, r6, lr}
 8004d5e:	2600      	movs	r6, #0
 8004d60:	4d0c      	ldr	r5, [pc, #48]	; (8004d94 <__libc_init_array+0x38>)
 8004d62:	4c0d      	ldr	r4, [pc, #52]	; (8004d98 <__libc_init_array+0x3c>)
 8004d64:	1b64      	subs	r4, r4, r5
 8004d66:	10a4      	asrs	r4, r4, #2
 8004d68:	42a6      	cmp	r6, r4
 8004d6a:	d109      	bne.n	8004d80 <__libc_init_array+0x24>
 8004d6c:	f000 ff62 	bl	8005c34 <_init>
 8004d70:	2600      	movs	r6, #0
 8004d72:	4d0a      	ldr	r5, [pc, #40]	; (8004d9c <__libc_init_array+0x40>)
 8004d74:	4c0a      	ldr	r4, [pc, #40]	; (8004da0 <__libc_init_array+0x44>)
 8004d76:	1b64      	subs	r4, r4, r5
 8004d78:	10a4      	asrs	r4, r4, #2
 8004d7a:	42a6      	cmp	r6, r4
 8004d7c:	d105      	bne.n	8004d8a <__libc_init_array+0x2e>
 8004d7e:	bd70      	pop	{r4, r5, r6, pc}
 8004d80:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d84:	4798      	blx	r3
 8004d86:	3601      	adds	r6, #1
 8004d88:	e7ee      	b.n	8004d68 <__libc_init_array+0xc>
 8004d8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d8e:	4798      	blx	r3
 8004d90:	3601      	adds	r6, #1
 8004d92:	e7f2      	b.n	8004d7a <__libc_init_array+0x1e>
 8004d94:	08005d10 	.word	0x08005d10
 8004d98:	08005d10 	.word	0x08005d10
 8004d9c:	08005d10 	.word	0x08005d10
 8004da0:	08005d14 	.word	0x08005d14

08004da4 <__itoa>:
 8004da4:	1e93      	subs	r3, r2, #2
 8004da6:	2b22      	cmp	r3, #34	; 0x22
 8004da8:	b510      	push	{r4, lr}
 8004daa:	460c      	mov	r4, r1
 8004dac:	d904      	bls.n	8004db8 <__itoa+0x14>
 8004dae:	2300      	movs	r3, #0
 8004db0:	461c      	mov	r4, r3
 8004db2:	700b      	strb	r3, [r1, #0]
 8004db4:	4620      	mov	r0, r4
 8004db6:	bd10      	pop	{r4, pc}
 8004db8:	2a0a      	cmp	r2, #10
 8004dba:	d109      	bne.n	8004dd0 <__itoa+0x2c>
 8004dbc:	2800      	cmp	r0, #0
 8004dbe:	da07      	bge.n	8004dd0 <__itoa+0x2c>
 8004dc0:	232d      	movs	r3, #45	; 0x2d
 8004dc2:	700b      	strb	r3, [r1, #0]
 8004dc4:	2101      	movs	r1, #1
 8004dc6:	4240      	negs	r0, r0
 8004dc8:	4421      	add	r1, r4
 8004dca:	f000 f80d 	bl	8004de8 <__utoa>
 8004dce:	e7f1      	b.n	8004db4 <__itoa+0x10>
 8004dd0:	2100      	movs	r1, #0
 8004dd2:	e7f9      	b.n	8004dc8 <__itoa+0x24>

08004dd4 <itoa>:
 8004dd4:	f7ff bfe6 	b.w	8004da4 <__itoa>

08004dd8 <memset>:
 8004dd8:	4603      	mov	r3, r0
 8004dda:	4402      	add	r2, r0
 8004ddc:	4293      	cmp	r3, r2
 8004dde:	d100      	bne.n	8004de2 <memset+0xa>
 8004de0:	4770      	bx	lr
 8004de2:	f803 1b01 	strb.w	r1, [r3], #1
 8004de6:	e7f9      	b.n	8004ddc <memset+0x4>

08004de8 <__utoa>:
 8004de8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004dea:	b08b      	sub	sp, #44	; 0x2c
 8004dec:	4605      	mov	r5, r0
 8004dee:	460b      	mov	r3, r1
 8004df0:	466e      	mov	r6, sp
 8004df2:	4c1d      	ldr	r4, [pc, #116]	; (8004e68 <__utoa+0x80>)
 8004df4:	f104 0c20 	add.w	ip, r4, #32
 8004df8:	4637      	mov	r7, r6
 8004dfa:	6820      	ldr	r0, [r4, #0]
 8004dfc:	6861      	ldr	r1, [r4, #4]
 8004dfe:	3408      	adds	r4, #8
 8004e00:	c703      	stmia	r7!, {r0, r1}
 8004e02:	4564      	cmp	r4, ip
 8004e04:	463e      	mov	r6, r7
 8004e06:	d1f7      	bne.n	8004df8 <__utoa+0x10>
 8004e08:	7921      	ldrb	r1, [r4, #4]
 8004e0a:	6820      	ldr	r0, [r4, #0]
 8004e0c:	7139      	strb	r1, [r7, #4]
 8004e0e:	1e91      	subs	r1, r2, #2
 8004e10:	2922      	cmp	r1, #34	; 0x22
 8004e12:	6038      	str	r0, [r7, #0]
 8004e14:	f04f 0100 	mov.w	r1, #0
 8004e18:	d904      	bls.n	8004e24 <__utoa+0x3c>
 8004e1a:	7019      	strb	r1, [r3, #0]
 8004e1c:	460b      	mov	r3, r1
 8004e1e:	4618      	mov	r0, r3
 8004e20:	b00b      	add	sp, #44	; 0x2c
 8004e22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e24:	1e58      	subs	r0, r3, #1
 8004e26:	4684      	mov	ip, r0
 8004e28:	fbb5 f7f2 	udiv	r7, r5, r2
 8004e2c:	fb02 5617 	mls	r6, r2, r7, r5
 8004e30:	3628      	adds	r6, #40	; 0x28
 8004e32:	446e      	add	r6, sp
 8004e34:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 8004e38:	460c      	mov	r4, r1
 8004e3a:	f80c 6f01 	strb.w	r6, [ip, #1]!
 8004e3e:	462e      	mov	r6, r5
 8004e40:	42b2      	cmp	r2, r6
 8004e42:	463d      	mov	r5, r7
 8004e44:	f101 0101 	add.w	r1, r1, #1
 8004e48:	d9ee      	bls.n	8004e28 <__utoa+0x40>
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	545a      	strb	r2, [r3, r1]
 8004e4e:	1919      	adds	r1, r3, r4
 8004e50:	1aa5      	subs	r5, r4, r2
 8004e52:	42aa      	cmp	r2, r5
 8004e54:	dae3      	bge.n	8004e1e <__utoa+0x36>
 8004e56:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8004e5a:	780e      	ldrb	r6, [r1, #0]
 8004e5c:	3201      	adds	r2, #1
 8004e5e:	7006      	strb	r6, [r0, #0]
 8004e60:	f801 5901 	strb.w	r5, [r1], #-1
 8004e64:	e7f4      	b.n	8004e50 <__utoa+0x68>
 8004e66:	bf00      	nop
 8004e68:	08005cb6 	.word	0x08005cb6

08004e6c <pow>:
 8004e6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004e70:	4614      	mov	r4, r2
 8004e72:	461d      	mov	r5, r3
 8004e74:	4680      	mov	r8, r0
 8004e76:	4689      	mov	r9, r1
 8004e78:	f000 f862 	bl	8004f40 <__ieee754_pow>
 8004e7c:	4622      	mov	r2, r4
 8004e7e:	4606      	mov	r6, r0
 8004e80:	460f      	mov	r7, r1
 8004e82:	462b      	mov	r3, r5
 8004e84:	4620      	mov	r0, r4
 8004e86:	4629      	mov	r1, r5
 8004e88:	f7fb fdb8 	bl	80009fc <__aeabi_dcmpun>
 8004e8c:	bbc8      	cbnz	r0, 8004f02 <pow+0x96>
 8004e8e:	2200      	movs	r2, #0
 8004e90:	2300      	movs	r3, #0
 8004e92:	4640      	mov	r0, r8
 8004e94:	4649      	mov	r1, r9
 8004e96:	f7fb fd7f 	bl	8000998 <__aeabi_dcmpeq>
 8004e9a:	b1b8      	cbz	r0, 8004ecc <pow+0x60>
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	4620      	mov	r0, r4
 8004ea2:	4629      	mov	r1, r5
 8004ea4:	f7fb fd78 	bl	8000998 <__aeabi_dcmpeq>
 8004ea8:	2800      	cmp	r0, #0
 8004eaa:	d141      	bne.n	8004f30 <pow+0xc4>
 8004eac:	4620      	mov	r0, r4
 8004eae:	4629      	mov	r1, r5
 8004eb0:	f000 fe3b 	bl	8005b2a <finite>
 8004eb4:	b328      	cbz	r0, 8004f02 <pow+0x96>
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	2300      	movs	r3, #0
 8004eba:	4620      	mov	r0, r4
 8004ebc:	4629      	mov	r1, r5
 8004ebe:	f7fb fd75 	bl	80009ac <__aeabi_dcmplt>
 8004ec2:	b1f0      	cbz	r0, 8004f02 <pow+0x96>
 8004ec4:	f7ff ff44 	bl	8004d50 <__errno>
 8004ec8:	2322      	movs	r3, #34	; 0x22
 8004eca:	e019      	b.n	8004f00 <pow+0x94>
 8004ecc:	4630      	mov	r0, r6
 8004ece:	4639      	mov	r1, r7
 8004ed0:	f000 fe2b 	bl	8005b2a <finite>
 8004ed4:	b9c8      	cbnz	r0, 8004f0a <pow+0x9e>
 8004ed6:	4640      	mov	r0, r8
 8004ed8:	4649      	mov	r1, r9
 8004eda:	f000 fe26 	bl	8005b2a <finite>
 8004ede:	b1a0      	cbz	r0, 8004f0a <pow+0x9e>
 8004ee0:	4620      	mov	r0, r4
 8004ee2:	4629      	mov	r1, r5
 8004ee4:	f000 fe21 	bl	8005b2a <finite>
 8004ee8:	b178      	cbz	r0, 8004f0a <pow+0x9e>
 8004eea:	4632      	mov	r2, r6
 8004eec:	463b      	mov	r3, r7
 8004eee:	4630      	mov	r0, r6
 8004ef0:	4639      	mov	r1, r7
 8004ef2:	f7fb fd83 	bl	80009fc <__aeabi_dcmpun>
 8004ef6:	2800      	cmp	r0, #0
 8004ef8:	d0e4      	beq.n	8004ec4 <pow+0x58>
 8004efa:	f7ff ff29 	bl	8004d50 <__errno>
 8004efe:	2321      	movs	r3, #33	; 0x21
 8004f00:	6003      	str	r3, [r0, #0]
 8004f02:	4630      	mov	r0, r6
 8004f04:	4639      	mov	r1, r7
 8004f06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	4630      	mov	r0, r6
 8004f10:	4639      	mov	r1, r7
 8004f12:	f7fb fd41 	bl	8000998 <__aeabi_dcmpeq>
 8004f16:	2800      	cmp	r0, #0
 8004f18:	d0f3      	beq.n	8004f02 <pow+0x96>
 8004f1a:	4640      	mov	r0, r8
 8004f1c:	4649      	mov	r1, r9
 8004f1e:	f000 fe04 	bl	8005b2a <finite>
 8004f22:	2800      	cmp	r0, #0
 8004f24:	d0ed      	beq.n	8004f02 <pow+0x96>
 8004f26:	4620      	mov	r0, r4
 8004f28:	4629      	mov	r1, r5
 8004f2a:	f000 fdfe 	bl	8005b2a <finite>
 8004f2e:	e7c8      	b.n	8004ec2 <pow+0x56>
 8004f30:	2600      	movs	r6, #0
 8004f32:	4f01      	ldr	r7, [pc, #4]	; (8004f38 <pow+0xcc>)
 8004f34:	e7e5      	b.n	8004f02 <pow+0x96>
 8004f36:	bf00      	nop
 8004f38:	3ff00000 	.word	0x3ff00000
 8004f3c:	00000000 	.word	0x00000000

08004f40 <__ieee754_pow>:
 8004f40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f44:	b093      	sub	sp, #76	; 0x4c
 8004f46:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004f4a:	e9dd 2702 	ldrd	r2, r7, [sp, #8]
 8004f4e:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 8004f52:	4689      	mov	r9, r1
 8004f54:	ea56 0102 	orrs.w	r1, r6, r2
 8004f58:	4680      	mov	r8, r0
 8004f5a:	d111      	bne.n	8004f80 <__ieee754_pow+0x40>
 8004f5c:	1803      	adds	r3, r0, r0
 8004f5e:	f489 2200 	eor.w	r2, r9, #524288	; 0x80000
 8004f62:	4152      	adcs	r2, r2
 8004f64:	4299      	cmp	r1, r3
 8004f66:	4b82      	ldr	r3, [pc, #520]	; (8005170 <__ieee754_pow+0x230>)
 8004f68:	4193      	sbcs	r3, r2
 8004f6a:	f080 84b9 	bcs.w	80058e0 <__ieee754_pow+0x9a0>
 8004f6e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004f72:	4640      	mov	r0, r8
 8004f74:	4649      	mov	r1, r9
 8004f76:	f7fb f8f1 	bl	800015c <__adddf3>
 8004f7a:	4683      	mov	fp, r0
 8004f7c:	468c      	mov	ip, r1
 8004f7e:	e06f      	b.n	8005060 <__ieee754_pow+0x120>
 8004f80:	4b7c      	ldr	r3, [pc, #496]	; (8005174 <__ieee754_pow+0x234>)
 8004f82:	f029 4400 	bic.w	r4, r9, #2147483648	; 0x80000000
 8004f86:	429c      	cmp	r4, r3
 8004f88:	464d      	mov	r5, r9
 8004f8a:	4682      	mov	sl, r0
 8004f8c:	dc06      	bgt.n	8004f9c <__ieee754_pow+0x5c>
 8004f8e:	d101      	bne.n	8004f94 <__ieee754_pow+0x54>
 8004f90:	2800      	cmp	r0, #0
 8004f92:	d1ec      	bne.n	8004f6e <__ieee754_pow+0x2e>
 8004f94:	429e      	cmp	r6, r3
 8004f96:	dc01      	bgt.n	8004f9c <__ieee754_pow+0x5c>
 8004f98:	d10f      	bne.n	8004fba <__ieee754_pow+0x7a>
 8004f9a:	b172      	cbz	r2, 8004fba <__ieee754_pow+0x7a>
 8004f9c:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8004fa0:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8004fa4:	ea55 050a 	orrs.w	r5, r5, sl
 8004fa8:	d1e1      	bne.n	8004f6e <__ieee754_pow+0x2e>
 8004faa:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8004fae:	18db      	adds	r3, r3, r3
 8004fb0:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8004fb4:	4152      	adcs	r2, r2
 8004fb6:	429d      	cmp	r5, r3
 8004fb8:	e7d5      	b.n	8004f66 <__ieee754_pow+0x26>
 8004fba:	2d00      	cmp	r5, #0
 8004fbc:	da39      	bge.n	8005032 <__ieee754_pow+0xf2>
 8004fbe:	4b6e      	ldr	r3, [pc, #440]	; (8005178 <__ieee754_pow+0x238>)
 8004fc0:	429e      	cmp	r6, r3
 8004fc2:	dc52      	bgt.n	800506a <__ieee754_pow+0x12a>
 8004fc4:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8004fc8:	429e      	cmp	r6, r3
 8004fca:	f340 849c 	ble.w	8005906 <__ieee754_pow+0x9c6>
 8004fce:	1533      	asrs	r3, r6, #20
 8004fd0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8004fd4:	2b14      	cmp	r3, #20
 8004fd6:	dd0f      	ble.n	8004ff8 <__ieee754_pow+0xb8>
 8004fd8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8004fdc:	fa22 f103 	lsr.w	r1, r2, r3
 8004fe0:	fa01 f303 	lsl.w	r3, r1, r3
 8004fe4:	4293      	cmp	r3, r2
 8004fe6:	f040 848e 	bne.w	8005906 <__ieee754_pow+0x9c6>
 8004fea:	f001 0101 	and.w	r1, r1, #1
 8004fee:	f1c1 0302 	rsb	r3, r1, #2
 8004ff2:	9300      	str	r3, [sp, #0]
 8004ff4:	b182      	cbz	r2, 8005018 <__ieee754_pow+0xd8>
 8004ff6:	e05d      	b.n	80050b4 <__ieee754_pow+0x174>
 8004ff8:	2a00      	cmp	r2, #0
 8004ffa:	d159      	bne.n	80050b0 <__ieee754_pow+0x170>
 8004ffc:	f1c3 0314 	rsb	r3, r3, #20
 8005000:	fa46 f103 	asr.w	r1, r6, r3
 8005004:	fa01 f303 	lsl.w	r3, r1, r3
 8005008:	42b3      	cmp	r3, r6
 800500a:	f040 8479 	bne.w	8005900 <__ieee754_pow+0x9c0>
 800500e:	f001 0101 	and.w	r1, r1, #1
 8005012:	f1c1 0302 	rsb	r3, r1, #2
 8005016:	9300      	str	r3, [sp, #0]
 8005018:	4b58      	ldr	r3, [pc, #352]	; (800517c <__ieee754_pow+0x23c>)
 800501a:	429e      	cmp	r6, r3
 800501c:	d132      	bne.n	8005084 <__ieee754_pow+0x144>
 800501e:	2f00      	cmp	r7, #0
 8005020:	f280 846a 	bge.w	80058f8 <__ieee754_pow+0x9b8>
 8005024:	4642      	mov	r2, r8
 8005026:	464b      	mov	r3, r9
 8005028:	2000      	movs	r0, #0
 800502a:	4954      	ldr	r1, [pc, #336]	; (800517c <__ieee754_pow+0x23c>)
 800502c:	f7fb fb76 	bl	800071c <__aeabi_ddiv>
 8005030:	e7a3      	b.n	8004f7a <__ieee754_pow+0x3a>
 8005032:	2300      	movs	r3, #0
 8005034:	9300      	str	r3, [sp, #0]
 8005036:	2a00      	cmp	r2, #0
 8005038:	d13c      	bne.n	80050b4 <__ieee754_pow+0x174>
 800503a:	4b4e      	ldr	r3, [pc, #312]	; (8005174 <__ieee754_pow+0x234>)
 800503c:	429e      	cmp	r6, r3
 800503e:	d1eb      	bne.n	8005018 <__ieee754_pow+0xd8>
 8005040:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8005044:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8005048:	ea53 030a 	orrs.w	r3, r3, sl
 800504c:	f000 8448 	beq.w	80058e0 <__ieee754_pow+0x9a0>
 8005050:	4b4b      	ldr	r3, [pc, #300]	; (8005180 <__ieee754_pow+0x240>)
 8005052:	429c      	cmp	r4, r3
 8005054:	dd0b      	ble.n	800506e <__ieee754_pow+0x12e>
 8005056:	2f00      	cmp	r7, #0
 8005058:	f2c0 8448 	blt.w	80058ec <__ieee754_pow+0x9ac>
 800505c:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8005060:	4658      	mov	r0, fp
 8005062:	4661      	mov	r1, ip
 8005064:	b013      	add	sp, #76	; 0x4c
 8005066:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800506a:	2302      	movs	r3, #2
 800506c:	e7e2      	b.n	8005034 <__ieee754_pow+0xf4>
 800506e:	2f00      	cmp	r7, #0
 8005070:	f04f 0b00 	mov.w	fp, #0
 8005074:	f04f 0c00 	mov.w	ip, #0
 8005078:	daf2      	bge.n	8005060 <__ieee754_pow+0x120>
 800507a:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 800507e:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 8005082:	e7ed      	b.n	8005060 <__ieee754_pow+0x120>
 8005084:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 8005088:	d106      	bne.n	8005098 <__ieee754_pow+0x158>
 800508a:	4642      	mov	r2, r8
 800508c:	464b      	mov	r3, r9
 800508e:	4640      	mov	r0, r8
 8005090:	4649      	mov	r1, r9
 8005092:	f7fb fa19 	bl	80004c8 <__aeabi_dmul>
 8005096:	e770      	b.n	8004f7a <__ieee754_pow+0x3a>
 8005098:	4b3a      	ldr	r3, [pc, #232]	; (8005184 <__ieee754_pow+0x244>)
 800509a:	429f      	cmp	r7, r3
 800509c:	d10a      	bne.n	80050b4 <__ieee754_pow+0x174>
 800509e:	2d00      	cmp	r5, #0
 80050a0:	db08      	blt.n	80050b4 <__ieee754_pow+0x174>
 80050a2:	4640      	mov	r0, r8
 80050a4:	4649      	mov	r1, r9
 80050a6:	b013      	add	sp, #76	; 0x4c
 80050a8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050ac:	f000 bc5e 	b.w	800596c <__ieee754_sqrt>
 80050b0:	2300      	movs	r3, #0
 80050b2:	9300      	str	r3, [sp, #0]
 80050b4:	4640      	mov	r0, r8
 80050b6:	4649      	mov	r1, r9
 80050b8:	f000 fd34 	bl	8005b24 <fabs>
 80050bc:	4683      	mov	fp, r0
 80050be:	468c      	mov	ip, r1
 80050c0:	f1ba 0f00 	cmp.w	sl, #0
 80050c4:	d128      	bne.n	8005118 <__ieee754_pow+0x1d8>
 80050c6:	b124      	cbz	r4, 80050d2 <__ieee754_pow+0x192>
 80050c8:	4b2c      	ldr	r3, [pc, #176]	; (800517c <__ieee754_pow+0x23c>)
 80050ca:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 80050ce:	429a      	cmp	r2, r3
 80050d0:	d122      	bne.n	8005118 <__ieee754_pow+0x1d8>
 80050d2:	2f00      	cmp	r7, #0
 80050d4:	da07      	bge.n	80050e6 <__ieee754_pow+0x1a6>
 80050d6:	465a      	mov	r2, fp
 80050d8:	4663      	mov	r3, ip
 80050da:	2000      	movs	r0, #0
 80050dc:	4927      	ldr	r1, [pc, #156]	; (800517c <__ieee754_pow+0x23c>)
 80050de:	f7fb fb1d 	bl	800071c <__aeabi_ddiv>
 80050e2:	4683      	mov	fp, r0
 80050e4:	468c      	mov	ip, r1
 80050e6:	2d00      	cmp	r5, #0
 80050e8:	daba      	bge.n	8005060 <__ieee754_pow+0x120>
 80050ea:	9b00      	ldr	r3, [sp, #0]
 80050ec:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80050f0:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80050f4:	4323      	orrs	r3, r4
 80050f6:	d108      	bne.n	800510a <__ieee754_pow+0x1ca>
 80050f8:	465a      	mov	r2, fp
 80050fa:	4663      	mov	r3, ip
 80050fc:	4658      	mov	r0, fp
 80050fe:	4661      	mov	r1, ip
 8005100:	f7fb f82a 	bl	8000158 <__aeabi_dsub>
 8005104:	4602      	mov	r2, r0
 8005106:	460b      	mov	r3, r1
 8005108:	e790      	b.n	800502c <__ieee754_pow+0xec>
 800510a:	9b00      	ldr	r3, [sp, #0]
 800510c:	2b01      	cmp	r3, #1
 800510e:	d1a7      	bne.n	8005060 <__ieee754_pow+0x120>
 8005110:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 8005114:	469c      	mov	ip, r3
 8005116:	e7a3      	b.n	8005060 <__ieee754_pow+0x120>
 8005118:	0feb      	lsrs	r3, r5, #31
 800511a:	3b01      	subs	r3, #1
 800511c:	930c      	str	r3, [sp, #48]	; 0x30
 800511e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005120:	9b00      	ldr	r3, [sp, #0]
 8005122:	4313      	orrs	r3, r2
 8005124:	d104      	bne.n	8005130 <__ieee754_pow+0x1f0>
 8005126:	4642      	mov	r2, r8
 8005128:	464b      	mov	r3, r9
 800512a:	4640      	mov	r0, r8
 800512c:	4649      	mov	r1, r9
 800512e:	e7e7      	b.n	8005100 <__ieee754_pow+0x1c0>
 8005130:	4b15      	ldr	r3, [pc, #84]	; (8005188 <__ieee754_pow+0x248>)
 8005132:	429e      	cmp	r6, r3
 8005134:	f340 80f6 	ble.w	8005324 <__ieee754_pow+0x3e4>
 8005138:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800513c:	429e      	cmp	r6, r3
 800513e:	4b10      	ldr	r3, [pc, #64]	; (8005180 <__ieee754_pow+0x240>)
 8005140:	dd09      	ble.n	8005156 <__ieee754_pow+0x216>
 8005142:	429c      	cmp	r4, r3
 8005144:	dc0c      	bgt.n	8005160 <__ieee754_pow+0x220>
 8005146:	2f00      	cmp	r7, #0
 8005148:	da0c      	bge.n	8005164 <__ieee754_pow+0x224>
 800514a:	2000      	movs	r0, #0
 800514c:	b013      	add	sp, #76	; 0x4c
 800514e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005152:	f000 bce2 	b.w	8005b1a <__math_oflow>
 8005156:	429c      	cmp	r4, r3
 8005158:	dbf5      	blt.n	8005146 <__ieee754_pow+0x206>
 800515a:	4b08      	ldr	r3, [pc, #32]	; (800517c <__ieee754_pow+0x23c>)
 800515c:	429c      	cmp	r4, r3
 800515e:	dd15      	ble.n	800518c <__ieee754_pow+0x24c>
 8005160:	2f00      	cmp	r7, #0
 8005162:	dcf2      	bgt.n	800514a <__ieee754_pow+0x20a>
 8005164:	2000      	movs	r0, #0
 8005166:	b013      	add	sp, #76	; 0x4c
 8005168:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800516c:	f000 bcd0 	b.w	8005b10 <__math_uflow>
 8005170:	fff00000 	.word	0xfff00000
 8005174:	7ff00000 	.word	0x7ff00000
 8005178:	433fffff 	.word	0x433fffff
 800517c:	3ff00000 	.word	0x3ff00000
 8005180:	3fefffff 	.word	0x3fefffff
 8005184:	3fe00000 	.word	0x3fe00000
 8005188:	41e00000 	.word	0x41e00000
 800518c:	4661      	mov	r1, ip
 800518e:	2200      	movs	r2, #0
 8005190:	4658      	mov	r0, fp
 8005192:	4b5f      	ldr	r3, [pc, #380]	; (8005310 <__ieee754_pow+0x3d0>)
 8005194:	f7fa ffe0 	bl	8000158 <__aeabi_dsub>
 8005198:	a355      	add	r3, pc, #340	; (adr r3, 80052f0 <__ieee754_pow+0x3b0>)
 800519a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800519e:	4604      	mov	r4, r0
 80051a0:	460d      	mov	r5, r1
 80051a2:	f7fb f991 	bl	80004c8 <__aeabi_dmul>
 80051a6:	a354      	add	r3, pc, #336	; (adr r3, 80052f8 <__ieee754_pow+0x3b8>)
 80051a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051ac:	4606      	mov	r6, r0
 80051ae:	460f      	mov	r7, r1
 80051b0:	4620      	mov	r0, r4
 80051b2:	4629      	mov	r1, r5
 80051b4:	f7fb f988 	bl	80004c8 <__aeabi_dmul>
 80051b8:	2200      	movs	r2, #0
 80051ba:	4682      	mov	sl, r0
 80051bc:	468b      	mov	fp, r1
 80051be:	4620      	mov	r0, r4
 80051c0:	4629      	mov	r1, r5
 80051c2:	4b54      	ldr	r3, [pc, #336]	; (8005314 <__ieee754_pow+0x3d4>)
 80051c4:	f7fb f980 	bl	80004c8 <__aeabi_dmul>
 80051c8:	4602      	mov	r2, r0
 80051ca:	460b      	mov	r3, r1
 80051cc:	a14c      	add	r1, pc, #304	; (adr r1, 8005300 <__ieee754_pow+0x3c0>)
 80051ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80051d2:	f7fa ffc1 	bl	8000158 <__aeabi_dsub>
 80051d6:	4622      	mov	r2, r4
 80051d8:	462b      	mov	r3, r5
 80051da:	f7fb f975 	bl	80004c8 <__aeabi_dmul>
 80051de:	4602      	mov	r2, r0
 80051e0:	460b      	mov	r3, r1
 80051e2:	2000      	movs	r0, #0
 80051e4:	494c      	ldr	r1, [pc, #304]	; (8005318 <__ieee754_pow+0x3d8>)
 80051e6:	f7fa ffb7 	bl	8000158 <__aeabi_dsub>
 80051ea:	4622      	mov	r2, r4
 80051ec:	462b      	mov	r3, r5
 80051ee:	4680      	mov	r8, r0
 80051f0:	4689      	mov	r9, r1
 80051f2:	4620      	mov	r0, r4
 80051f4:	4629      	mov	r1, r5
 80051f6:	f7fb f967 	bl	80004c8 <__aeabi_dmul>
 80051fa:	4602      	mov	r2, r0
 80051fc:	460b      	mov	r3, r1
 80051fe:	4640      	mov	r0, r8
 8005200:	4649      	mov	r1, r9
 8005202:	f7fb f961 	bl	80004c8 <__aeabi_dmul>
 8005206:	a340      	add	r3, pc, #256	; (adr r3, 8005308 <__ieee754_pow+0x3c8>)
 8005208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800520c:	f7fb f95c 	bl	80004c8 <__aeabi_dmul>
 8005210:	4602      	mov	r2, r0
 8005212:	460b      	mov	r3, r1
 8005214:	4650      	mov	r0, sl
 8005216:	4659      	mov	r1, fp
 8005218:	f7fa ff9e 	bl	8000158 <__aeabi_dsub>
 800521c:	f04f 0a00 	mov.w	sl, #0
 8005220:	4602      	mov	r2, r0
 8005222:	460b      	mov	r3, r1
 8005224:	4604      	mov	r4, r0
 8005226:	460d      	mov	r5, r1
 8005228:	4630      	mov	r0, r6
 800522a:	4639      	mov	r1, r7
 800522c:	f7fa ff96 	bl	800015c <__adddf3>
 8005230:	4632      	mov	r2, r6
 8005232:	463b      	mov	r3, r7
 8005234:	4650      	mov	r0, sl
 8005236:	468b      	mov	fp, r1
 8005238:	f7fa ff8e 	bl	8000158 <__aeabi_dsub>
 800523c:	4602      	mov	r2, r0
 800523e:	460b      	mov	r3, r1
 8005240:	4620      	mov	r0, r4
 8005242:	4629      	mov	r1, r5
 8005244:	f7fa ff88 	bl	8000158 <__aeabi_dsub>
 8005248:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800524c:	9b00      	ldr	r3, [sp, #0]
 800524e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005250:	3b01      	subs	r3, #1
 8005252:	4313      	orrs	r3, r2
 8005254:	f04f 0600 	mov.w	r6, #0
 8005258:	f04f 0200 	mov.w	r2, #0
 800525c:	bf0c      	ite	eq
 800525e:	4b2f      	ldreq	r3, [pc, #188]	; (800531c <__ieee754_pow+0x3dc>)
 8005260:	4b2b      	ldrne	r3, [pc, #172]	; (8005310 <__ieee754_pow+0x3d0>)
 8005262:	4604      	mov	r4, r0
 8005264:	460d      	mov	r5, r1
 8005266:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800526a:	e9cd 2300 	strd	r2, r3, [sp]
 800526e:	4632      	mov	r2, r6
 8005270:	463b      	mov	r3, r7
 8005272:	f7fa ff71 	bl	8000158 <__aeabi_dsub>
 8005276:	4652      	mov	r2, sl
 8005278:	465b      	mov	r3, fp
 800527a:	f7fb f925 	bl	80004c8 <__aeabi_dmul>
 800527e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005282:	4680      	mov	r8, r0
 8005284:	4689      	mov	r9, r1
 8005286:	4620      	mov	r0, r4
 8005288:	4629      	mov	r1, r5
 800528a:	f7fb f91d 	bl	80004c8 <__aeabi_dmul>
 800528e:	4602      	mov	r2, r0
 8005290:	460b      	mov	r3, r1
 8005292:	4640      	mov	r0, r8
 8005294:	4649      	mov	r1, r9
 8005296:	f7fa ff61 	bl	800015c <__adddf3>
 800529a:	4632      	mov	r2, r6
 800529c:	463b      	mov	r3, r7
 800529e:	4680      	mov	r8, r0
 80052a0:	4689      	mov	r9, r1
 80052a2:	4650      	mov	r0, sl
 80052a4:	4659      	mov	r1, fp
 80052a6:	f7fb f90f 	bl	80004c8 <__aeabi_dmul>
 80052aa:	4604      	mov	r4, r0
 80052ac:	460d      	mov	r5, r1
 80052ae:	460b      	mov	r3, r1
 80052b0:	4602      	mov	r2, r0
 80052b2:	4649      	mov	r1, r9
 80052b4:	4640      	mov	r0, r8
 80052b6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80052ba:	f7fa ff4f 	bl	800015c <__adddf3>
 80052be:	4b18      	ldr	r3, [pc, #96]	; (8005320 <__ieee754_pow+0x3e0>)
 80052c0:	4682      	mov	sl, r0
 80052c2:	4299      	cmp	r1, r3
 80052c4:	460f      	mov	r7, r1
 80052c6:	460e      	mov	r6, r1
 80052c8:	f340 82e5 	ble.w	8005896 <__ieee754_pow+0x956>
 80052cc:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80052d0:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80052d4:	4303      	orrs	r3, r0
 80052d6:	f000 81df 	beq.w	8005698 <__ieee754_pow+0x758>
 80052da:	e9dd 0100 	ldrd	r0, r1, [sp]
 80052de:	2200      	movs	r2, #0
 80052e0:	2300      	movs	r3, #0
 80052e2:	f7fb fb63 	bl	80009ac <__aeabi_dcmplt>
 80052e6:	3800      	subs	r0, #0
 80052e8:	bf18      	it	ne
 80052ea:	2001      	movne	r0, #1
 80052ec:	e72e      	b.n	800514c <__ieee754_pow+0x20c>
 80052ee:	bf00      	nop
 80052f0:	60000000 	.word	0x60000000
 80052f4:	3ff71547 	.word	0x3ff71547
 80052f8:	f85ddf44 	.word	0xf85ddf44
 80052fc:	3e54ae0b 	.word	0x3e54ae0b
 8005300:	55555555 	.word	0x55555555
 8005304:	3fd55555 	.word	0x3fd55555
 8005308:	652b82fe 	.word	0x652b82fe
 800530c:	3ff71547 	.word	0x3ff71547
 8005310:	3ff00000 	.word	0x3ff00000
 8005314:	3fd00000 	.word	0x3fd00000
 8005318:	3fe00000 	.word	0x3fe00000
 800531c:	bff00000 	.word	0xbff00000
 8005320:	408fffff 	.word	0x408fffff
 8005324:	4bd2      	ldr	r3, [pc, #840]	; (8005670 <__ieee754_pow+0x730>)
 8005326:	2200      	movs	r2, #0
 8005328:	402b      	ands	r3, r5
 800532a:	b943      	cbnz	r3, 800533e <__ieee754_pow+0x3fe>
 800532c:	4658      	mov	r0, fp
 800532e:	4661      	mov	r1, ip
 8005330:	4bd0      	ldr	r3, [pc, #832]	; (8005674 <__ieee754_pow+0x734>)
 8005332:	f7fb f8c9 	bl	80004c8 <__aeabi_dmul>
 8005336:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800533a:	4683      	mov	fp, r0
 800533c:	460c      	mov	r4, r1
 800533e:	1523      	asrs	r3, r4, #20
 8005340:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8005344:	4413      	add	r3, r2
 8005346:	930b      	str	r3, [sp, #44]	; 0x2c
 8005348:	4bcb      	ldr	r3, [pc, #812]	; (8005678 <__ieee754_pow+0x738>)
 800534a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800534e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8005352:	429c      	cmp	r4, r3
 8005354:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8005358:	dd08      	ble.n	800536c <__ieee754_pow+0x42c>
 800535a:	4bc8      	ldr	r3, [pc, #800]	; (800567c <__ieee754_pow+0x73c>)
 800535c:	429c      	cmp	r4, r3
 800535e:	f340 8199 	ble.w	8005694 <__ieee754_pow+0x754>
 8005362:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005364:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8005368:	3301      	adds	r3, #1
 800536a:	930b      	str	r3, [sp, #44]	; 0x2c
 800536c:	2600      	movs	r6, #0
 800536e:	00f3      	lsls	r3, r6, #3
 8005370:	930d      	str	r3, [sp, #52]	; 0x34
 8005372:	4bc3      	ldr	r3, [pc, #780]	; (8005680 <__ieee754_pow+0x740>)
 8005374:	4658      	mov	r0, fp
 8005376:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800537a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800537e:	4629      	mov	r1, r5
 8005380:	461a      	mov	r2, r3
 8005382:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8005386:	4623      	mov	r3, r4
 8005388:	f7fa fee6 	bl	8000158 <__aeabi_dsub>
 800538c:	46da      	mov	sl, fp
 800538e:	462b      	mov	r3, r5
 8005390:	4652      	mov	r2, sl
 8005392:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8005396:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800539a:	f7fa fedf 	bl	800015c <__adddf3>
 800539e:	4602      	mov	r2, r0
 80053a0:	460b      	mov	r3, r1
 80053a2:	2000      	movs	r0, #0
 80053a4:	49b7      	ldr	r1, [pc, #732]	; (8005684 <__ieee754_pow+0x744>)
 80053a6:	f7fb f9b9 	bl	800071c <__aeabi_ddiv>
 80053aa:	4602      	mov	r2, r0
 80053ac:	460b      	mov	r3, r1
 80053ae:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80053b2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80053b6:	f7fb f887 	bl	80004c8 <__aeabi_dmul>
 80053ba:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80053be:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 80053c2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80053c6:	2300      	movs	r3, #0
 80053c8:	2200      	movs	r2, #0
 80053ca:	46ab      	mov	fp, r5
 80053cc:	106d      	asrs	r5, r5, #1
 80053ce:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80053d2:	9304      	str	r3, [sp, #16]
 80053d4:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80053d8:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80053dc:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 80053e0:	4640      	mov	r0, r8
 80053e2:	4649      	mov	r1, r9
 80053e4:	4614      	mov	r4, r2
 80053e6:	461d      	mov	r5, r3
 80053e8:	f7fb f86e 	bl	80004c8 <__aeabi_dmul>
 80053ec:	4602      	mov	r2, r0
 80053ee:	460b      	mov	r3, r1
 80053f0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80053f4:	f7fa feb0 	bl	8000158 <__aeabi_dsub>
 80053f8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80053fc:	4606      	mov	r6, r0
 80053fe:	460f      	mov	r7, r1
 8005400:	4620      	mov	r0, r4
 8005402:	4629      	mov	r1, r5
 8005404:	f7fa fea8 	bl	8000158 <__aeabi_dsub>
 8005408:	4602      	mov	r2, r0
 800540a:	460b      	mov	r3, r1
 800540c:	4650      	mov	r0, sl
 800540e:	4659      	mov	r1, fp
 8005410:	f7fa fea2 	bl	8000158 <__aeabi_dsub>
 8005414:	4642      	mov	r2, r8
 8005416:	464b      	mov	r3, r9
 8005418:	f7fb f856 	bl	80004c8 <__aeabi_dmul>
 800541c:	4602      	mov	r2, r0
 800541e:	460b      	mov	r3, r1
 8005420:	4630      	mov	r0, r6
 8005422:	4639      	mov	r1, r7
 8005424:	f7fa fe98 	bl	8000158 <__aeabi_dsub>
 8005428:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800542c:	f7fb f84c 	bl	80004c8 <__aeabi_dmul>
 8005430:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005434:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005438:	4610      	mov	r0, r2
 800543a:	4619      	mov	r1, r3
 800543c:	f7fb f844 	bl	80004c8 <__aeabi_dmul>
 8005440:	a379      	add	r3, pc, #484	; (adr r3, 8005628 <__ieee754_pow+0x6e8>)
 8005442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005446:	4604      	mov	r4, r0
 8005448:	460d      	mov	r5, r1
 800544a:	f7fb f83d 	bl	80004c8 <__aeabi_dmul>
 800544e:	a378      	add	r3, pc, #480	; (adr r3, 8005630 <__ieee754_pow+0x6f0>)
 8005450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005454:	f7fa fe82 	bl	800015c <__adddf3>
 8005458:	4622      	mov	r2, r4
 800545a:	462b      	mov	r3, r5
 800545c:	f7fb f834 	bl	80004c8 <__aeabi_dmul>
 8005460:	a375      	add	r3, pc, #468	; (adr r3, 8005638 <__ieee754_pow+0x6f8>)
 8005462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005466:	f7fa fe79 	bl	800015c <__adddf3>
 800546a:	4622      	mov	r2, r4
 800546c:	462b      	mov	r3, r5
 800546e:	f7fb f82b 	bl	80004c8 <__aeabi_dmul>
 8005472:	a373      	add	r3, pc, #460	; (adr r3, 8005640 <__ieee754_pow+0x700>)
 8005474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005478:	f7fa fe70 	bl	800015c <__adddf3>
 800547c:	4622      	mov	r2, r4
 800547e:	462b      	mov	r3, r5
 8005480:	f7fb f822 	bl	80004c8 <__aeabi_dmul>
 8005484:	a370      	add	r3, pc, #448	; (adr r3, 8005648 <__ieee754_pow+0x708>)
 8005486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800548a:	f7fa fe67 	bl	800015c <__adddf3>
 800548e:	4622      	mov	r2, r4
 8005490:	462b      	mov	r3, r5
 8005492:	f7fb f819 	bl	80004c8 <__aeabi_dmul>
 8005496:	a36e      	add	r3, pc, #440	; (adr r3, 8005650 <__ieee754_pow+0x710>)
 8005498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800549c:	f7fa fe5e 	bl	800015c <__adddf3>
 80054a0:	4622      	mov	r2, r4
 80054a2:	4606      	mov	r6, r0
 80054a4:	460f      	mov	r7, r1
 80054a6:	462b      	mov	r3, r5
 80054a8:	4620      	mov	r0, r4
 80054aa:	4629      	mov	r1, r5
 80054ac:	f7fb f80c 	bl	80004c8 <__aeabi_dmul>
 80054b0:	4602      	mov	r2, r0
 80054b2:	460b      	mov	r3, r1
 80054b4:	4630      	mov	r0, r6
 80054b6:	4639      	mov	r1, r7
 80054b8:	f7fb f806 	bl	80004c8 <__aeabi_dmul>
 80054bc:	4604      	mov	r4, r0
 80054be:	460d      	mov	r5, r1
 80054c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80054c4:	4642      	mov	r2, r8
 80054c6:	464b      	mov	r3, r9
 80054c8:	f7fa fe48 	bl	800015c <__adddf3>
 80054cc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80054d0:	f7fa fffa 	bl	80004c8 <__aeabi_dmul>
 80054d4:	4622      	mov	r2, r4
 80054d6:	462b      	mov	r3, r5
 80054d8:	f7fa fe40 	bl	800015c <__adddf3>
 80054dc:	4642      	mov	r2, r8
 80054de:	4606      	mov	r6, r0
 80054e0:	460f      	mov	r7, r1
 80054e2:	464b      	mov	r3, r9
 80054e4:	4640      	mov	r0, r8
 80054e6:	4649      	mov	r1, r9
 80054e8:	f7fa ffee 	bl	80004c8 <__aeabi_dmul>
 80054ec:	2200      	movs	r2, #0
 80054ee:	4b66      	ldr	r3, [pc, #408]	; (8005688 <__ieee754_pow+0x748>)
 80054f0:	4682      	mov	sl, r0
 80054f2:	468b      	mov	fp, r1
 80054f4:	f7fa fe32 	bl	800015c <__adddf3>
 80054f8:	4632      	mov	r2, r6
 80054fa:	463b      	mov	r3, r7
 80054fc:	f7fa fe2e 	bl	800015c <__adddf3>
 8005500:	2400      	movs	r4, #0
 8005502:	460d      	mov	r5, r1
 8005504:	4622      	mov	r2, r4
 8005506:	460b      	mov	r3, r1
 8005508:	4640      	mov	r0, r8
 800550a:	4649      	mov	r1, r9
 800550c:	f7fa ffdc 	bl	80004c8 <__aeabi_dmul>
 8005510:	2200      	movs	r2, #0
 8005512:	4680      	mov	r8, r0
 8005514:	4689      	mov	r9, r1
 8005516:	4620      	mov	r0, r4
 8005518:	4629      	mov	r1, r5
 800551a:	4b5b      	ldr	r3, [pc, #364]	; (8005688 <__ieee754_pow+0x748>)
 800551c:	f7fa fe1c 	bl	8000158 <__aeabi_dsub>
 8005520:	4652      	mov	r2, sl
 8005522:	465b      	mov	r3, fp
 8005524:	f7fa fe18 	bl	8000158 <__aeabi_dsub>
 8005528:	4602      	mov	r2, r0
 800552a:	460b      	mov	r3, r1
 800552c:	4630      	mov	r0, r6
 800552e:	4639      	mov	r1, r7
 8005530:	f7fa fe12 	bl	8000158 <__aeabi_dsub>
 8005534:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005538:	f7fa ffc6 	bl	80004c8 <__aeabi_dmul>
 800553c:	4622      	mov	r2, r4
 800553e:	4606      	mov	r6, r0
 8005540:	460f      	mov	r7, r1
 8005542:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005546:	462b      	mov	r3, r5
 8005548:	f7fa ffbe 	bl	80004c8 <__aeabi_dmul>
 800554c:	4602      	mov	r2, r0
 800554e:	460b      	mov	r3, r1
 8005550:	4630      	mov	r0, r6
 8005552:	4639      	mov	r1, r7
 8005554:	f7fa fe02 	bl	800015c <__adddf3>
 8005558:	2400      	movs	r4, #0
 800555a:	4606      	mov	r6, r0
 800555c:	460f      	mov	r7, r1
 800555e:	4602      	mov	r2, r0
 8005560:	460b      	mov	r3, r1
 8005562:	4640      	mov	r0, r8
 8005564:	4649      	mov	r1, r9
 8005566:	f7fa fdf9 	bl	800015c <__adddf3>
 800556a:	a33b      	add	r3, pc, #236	; (adr r3, 8005658 <__ieee754_pow+0x718>)
 800556c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005570:	4620      	mov	r0, r4
 8005572:	460d      	mov	r5, r1
 8005574:	f7fa ffa8 	bl	80004c8 <__aeabi_dmul>
 8005578:	4642      	mov	r2, r8
 800557a:	464b      	mov	r3, r9
 800557c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005580:	4620      	mov	r0, r4
 8005582:	4629      	mov	r1, r5
 8005584:	f7fa fde8 	bl	8000158 <__aeabi_dsub>
 8005588:	4602      	mov	r2, r0
 800558a:	460b      	mov	r3, r1
 800558c:	4630      	mov	r0, r6
 800558e:	4639      	mov	r1, r7
 8005590:	f7fa fde2 	bl	8000158 <__aeabi_dsub>
 8005594:	a332      	add	r3, pc, #200	; (adr r3, 8005660 <__ieee754_pow+0x720>)
 8005596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800559a:	f7fa ff95 	bl	80004c8 <__aeabi_dmul>
 800559e:	a332      	add	r3, pc, #200	; (adr r3, 8005668 <__ieee754_pow+0x728>)
 80055a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055a4:	4606      	mov	r6, r0
 80055a6:	460f      	mov	r7, r1
 80055a8:	4620      	mov	r0, r4
 80055aa:	4629      	mov	r1, r5
 80055ac:	f7fa ff8c 	bl	80004c8 <__aeabi_dmul>
 80055b0:	4602      	mov	r2, r0
 80055b2:	460b      	mov	r3, r1
 80055b4:	4630      	mov	r0, r6
 80055b6:	4639      	mov	r1, r7
 80055b8:	f7fa fdd0 	bl	800015c <__adddf3>
 80055bc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80055be:	4b33      	ldr	r3, [pc, #204]	; (800568c <__ieee754_pow+0x74c>)
 80055c0:	f04f 0a00 	mov.w	sl, #0
 80055c4:	4413      	add	r3, r2
 80055c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ca:	f7fa fdc7 	bl	800015c <__adddf3>
 80055ce:	4680      	mov	r8, r0
 80055d0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80055d2:	4689      	mov	r9, r1
 80055d4:	f7fa ff0e 	bl	80003f4 <__aeabi_i2d>
 80055d8:	4604      	mov	r4, r0
 80055da:	460d      	mov	r5, r1
 80055dc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80055de:	4b2c      	ldr	r3, [pc, #176]	; (8005690 <__ieee754_pow+0x750>)
 80055e0:	4413      	add	r3, r2
 80055e2:	e9d3 6700 	ldrd	r6, r7, [r3]
 80055e6:	4642      	mov	r2, r8
 80055e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80055ec:	464b      	mov	r3, r9
 80055ee:	f7fa fdb5 	bl	800015c <__adddf3>
 80055f2:	4632      	mov	r2, r6
 80055f4:	463b      	mov	r3, r7
 80055f6:	f7fa fdb1 	bl	800015c <__adddf3>
 80055fa:	4622      	mov	r2, r4
 80055fc:	462b      	mov	r3, r5
 80055fe:	f7fa fdad 	bl	800015c <__adddf3>
 8005602:	4622      	mov	r2, r4
 8005604:	462b      	mov	r3, r5
 8005606:	4650      	mov	r0, sl
 8005608:	468b      	mov	fp, r1
 800560a:	f7fa fda5 	bl	8000158 <__aeabi_dsub>
 800560e:	4632      	mov	r2, r6
 8005610:	463b      	mov	r3, r7
 8005612:	f7fa fda1 	bl	8000158 <__aeabi_dsub>
 8005616:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800561a:	f7fa fd9d 	bl	8000158 <__aeabi_dsub>
 800561e:	4602      	mov	r2, r0
 8005620:	460b      	mov	r3, r1
 8005622:	4640      	mov	r0, r8
 8005624:	4649      	mov	r1, r9
 8005626:	e60d      	b.n	8005244 <__ieee754_pow+0x304>
 8005628:	4a454eef 	.word	0x4a454eef
 800562c:	3fca7e28 	.word	0x3fca7e28
 8005630:	93c9db65 	.word	0x93c9db65
 8005634:	3fcd864a 	.word	0x3fcd864a
 8005638:	a91d4101 	.word	0xa91d4101
 800563c:	3fd17460 	.word	0x3fd17460
 8005640:	518f264d 	.word	0x518f264d
 8005644:	3fd55555 	.word	0x3fd55555
 8005648:	db6fabff 	.word	0xdb6fabff
 800564c:	3fdb6db6 	.word	0x3fdb6db6
 8005650:	33333303 	.word	0x33333303
 8005654:	3fe33333 	.word	0x3fe33333
 8005658:	e0000000 	.word	0xe0000000
 800565c:	3feec709 	.word	0x3feec709
 8005660:	dc3a03fd 	.word	0xdc3a03fd
 8005664:	3feec709 	.word	0x3feec709
 8005668:	145b01f5 	.word	0x145b01f5
 800566c:	be3e2fe0 	.word	0xbe3e2fe0
 8005670:	7ff00000 	.word	0x7ff00000
 8005674:	43400000 	.word	0x43400000
 8005678:	0003988e 	.word	0x0003988e
 800567c:	000bb679 	.word	0x000bb679
 8005680:	08005ce0 	.word	0x08005ce0
 8005684:	3ff00000 	.word	0x3ff00000
 8005688:	40080000 	.word	0x40080000
 800568c:	08005d00 	.word	0x08005d00
 8005690:	08005cf0 	.word	0x08005cf0
 8005694:	2601      	movs	r6, #1
 8005696:	e66a      	b.n	800536e <__ieee754_pow+0x42e>
 8005698:	a39d      	add	r3, pc, #628	; (adr r3, 8005910 <__ieee754_pow+0x9d0>)
 800569a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800569e:	4640      	mov	r0, r8
 80056a0:	4649      	mov	r1, r9
 80056a2:	f7fa fd5b 	bl	800015c <__adddf3>
 80056a6:	4622      	mov	r2, r4
 80056a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80056ac:	462b      	mov	r3, r5
 80056ae:	4650      	mov	r0, sl
 80056b0:	4639      	mov	r1, r7
 80056b2:	f7fa fd51 	bl	8000158 <__aeabi_dsub>
 80056b6:	4602      	mov	r2, r0
 80056b8:	460b      	mov	r3, r1
 80056ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80056be:	f7fb f993 	bl	80009e8 <__aeabi_dcmpgt>
 80056c2:	2800      	cmp	r0, #0
 80056c4:	f47f ae09 	bne.w	80052da <__ieee754_pow+0x39a>
 80056c8:	4aa3      	ldr	r2, [pc, #652]	; (8005958 <__ieee754_pow+0xa18>)
 80056ca:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 80056ce:	4293      	cmp	r3, r2
 80056d0:	f340 8101 	ble.w	80058d6 <__ieee754_pow+0x996>
 80056d4:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80056d8:	2000      	movs	r0, #0
 80056da:	151b      	asrs	r3, r3, #20
 80056dc:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80056e0:	fa4a f303 	asr.w	r3, sl, r3
 80056e4:	4433      	add	r3, r6
 80056e6:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80056ea:	4f9c      	ldr	r7, [pc, #624]	; (800595c <__ieee754_pow+0xa1c>)
 80056ec:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80056f0:	4117      	asrs	r7, r2
 80056f2:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80056f6:	ea23 0107 	bic.w	r1, r3, r7
 80056fa:	f1c2 0214 	rsb	r2, r2, #20
 80056fe:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8005702:	460b      	mov	r3, r1
 8005704:	fa4a fa02 	asr.w	sl, sl, r2
 8005708:	2e00      	cmp	r6, #0
 800570a:	4602      	mov	r2, r0
 800570c:	4629      	mov	r1, r5
 800570e:	4620      	mov	r0, r4
 8005710:	bfb8      	it	lt
 8005712:	f1ca 0a00 	rsblt	sl, sl, #0
 8005716:	f7fa fd1f 	bl	8000158 <__aeabi_dsub>
 800571a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800571e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005722:	2400      	movs	r4, #0
 8005724:	4642      	mov	r2, r8
 8005726:	464b      	mov	r3, r9
 8005728:	f7fa fd18 	bl	800015c <__adddf3>
 800572c:	a37a      	add	r3, pc, #488	; (adr r3, 8005918 <__ieee754_pow+0x9d8>)
 800572e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005732:	4620      	mov	r0, r4
 8005734:	460d      	mov	r5, r1
 8005736:	f7fa fec7 	bl	80004c8 <__aeabi_dmul>
 800573a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800573e:	4606      	mov	r6, r0
 8005740:	460f      	mov	r7, r1
 8005742:	4620      	mov	r0, r4
 8005744:	4629      	mov	r1, r5
 8005746:	f7fa fd07 	bl	8000158 <__aeabi_dsub>
 800574a:	4602      	mov	r2, r0
 800574c:	460b      	mov	r3, r1
 800574e:	4640      	mov	r0, r8
 8005750:	4649      	mov	r1, r9
 8005752:	f7fa fd01 	bl	8000158 <__aeabi_dsub>
 8005756:	a372      	add	r3, pc, #456	; (adr r3, 8005920 <__ieee754_pow+0x9e0>)
 8005758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800575c:	f7fa feb4 	bl	80004c8 <__aeabi_dmul>
 8005760:	a371      	add	r3, pc, #452	; (adr r3, 8005928 <__ieee754_pow+0x9e8>)
 8005762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005766:	4680      	mov	r8, r0
 8005768:	4689      	mov	r9, r1
 800576a:	4620      	mov	r0, r4
 800576c:	4629      	mov	r1, r5
 800576e:	f7fa feab 	bl	80004c8 <__aeabi_dmul>
 8005772:	4602      	mov	r2, r0
 8005774:	460b      	mov	r3, r1
 8005776:	4640      	mov	r0, r8
 8005778:	4649      	mov	r1, r9
 800577a:	f7fa fcef 	bl	800015c <__adddf3>
 800577e:	4604      	mov	r4, r0
 8005780:	460d      	mov	r5, r1
 8005782:	4602      	mov	r2, r0
 8005784:	460b      	mov	r3, r1
 8005786:	4630      	mov	r0, r6
 8005788:	4639      	mov	r1, r7
 800578a:	f7fa fce7 	bl	800015c <__adddf3>
 800578e:	4632      	mov	r2, r6
 8005790:	463b      	mov	r3, r7
 8005792:	4680      	mov	r8, r0
 8005794:	4689      	mov	r9, r1
 8005796:	f7fa fcdf 	bl	8000158 <__aeabi_dsub>
 800579a:	4602      	mov	r2, r0
 800579c:	460b      	mov	r3, r1
 800579e:	4620      	mov	r0, r4
 80057a0:	4629      	mov	r1, r5
 80057a2:	f7fa fcd9 	bl	8000158 <__aeabi_dsub>
 80057a6:	4642      	mov	r2, r8
 80057a8:	4606      	mov	r6, r0
 80057aa:	460f      	mov	r7, r1
 80057ac:	464b      	mov	r3, r9
 80057ae:	4640      	mov	r0, r8
 80057b0:	4649      	mov	r1, r9
 80057b2:	f7fa fe89 	bl	80004c8 <__aeabi_dmul>
 80057b6:	a35e      	add	r3, pc, #376	; (adr r3, 8005930 <__ieee754_pow+0x9f0>)
 80057b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057bc:	4604      	mov	r4, r0
 80057be:	460d      	mov	r5, r1
 80057c0:	f7fa fe82 	bl	80004c8 <__aeabi_dmul>
 80057c4:	a35c      	add	r3, pc, #368	; (adr r3, 8005938 <__ieee754_pow+0x9f8>)
 80057c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ca:	f7fa fcc5 	bl	8000158 <__aeabi_dsub>
 80057ce:	4622      	mov	r2, r4
 80057d0:	462b      	mov	r3, r5
 80057d2:	f7fa fe79 	bl	80004c8 <__aeabi_dmul>
 80057d6:	a35a      	add	r3, pc, #360	; (adr r3, 8005940 <__ieee754_pow+0xa00>)
 80057d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057dc:	f7fa fcbe 	bl	800015c <__adddf3>
 80057e0:	4622      	mov	r2, r4
 80057e2:	462b      	mov	r3, r5
 80057e4:	f7fa fe70 	bl	80004c8 <__aeabi_dmul>
 80057e8:	a357      	add	r3, pc, #348	; (adr r3, 8005948 <__ieee754_pow+0xa08>)
 80057ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ee:	f7fa fcb3 	bl	8000158 <__aeabi_dsub>
 80057f2:	4622      	mov	r2, r4
 80057f4:	462b      	mov	r3, r5
 80057f6:	f7fa fe67 	bl	80004c8 <__aeabi_dmul>
 80057fa:	a355      	add	r3, pc, #340	; (adr r3, 8005950 <__ieee754_pow+0xa10>)
 80057fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005800:	f7fa fcac 	bl	800015c <__adddf3>
 8005804:	4622      	mov	r2, r4
 8005806:	462b      	mov	r3, r5
 8005808:	f7fa fe5e 	bl	80004c8 <__aeabi_dmul>
 800580c:	4602      	mov	r2, r0
 800580e:	460b      	mov	r3, r1
 8005810:	4640      	mov	r0, r8
 8005812:	4649      	mov	r1, r9
 8005814:	f7fa fca0 	bl	8000158 <__aeabi_dsub>
 8005818:	4604      	mov	r4, r0
 800581a:	460d      	mov	r5, r1
 800581c:	4602      	mov	r2, r0
 800581e:	460b      	mov	r3, r1
 8005820:	4640      	mov	r0, r8
 8005822:	4649      	mov	r1, r9
 8005824:	f7fa fe50 	bl	80004c8 <__aeabi_dmul>
 8005828:	2200      	movs	r2, #0
 800582a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800582e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005832:	4620      	mov	r0, r4
 8005834:	4629      	mov	r1, r5
 8005836:	f7fa fc8f 	bl	8000158 <__aeabi_dsub>
 800583a:	4602      	mov	r2, r0
 800583c:	460b      	mov	r3, r1
 800583e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005842:	f7fa ff6b 	bl	800071c <__aeabi_ddiv>
 8005846:	4632      	mov	r2, r6
 8005848:	4604      	mov	r4, r0
 800584a:	460d      	mov	r5, r1
 800584c:	463b      	mov	r3, r7
 800584e:	4640      	mov	r0, r8
 8005850:	4649      	mov	r1, r9
 8005852:	f7fa fe39 	bl	80004c8 <__aeabi_dmul>
 8005856:	4632      	mov	r2, r6
 8005858:	463b      	mov	r3, r7
 800585a:	f7fa fc7f 	bl	800015c <__adddf3>
 800585e:	4602      	mov	r2, r0
 8005860:	460b      	mov	r3, r1
 8005862:	4620      	mov	r0, r4
 8005864:	4629      	mov	r1, r5
 8005866:	f7fa fc77 	bl	8000158 <__aeabi_dsub>
 800586a:	4642      	mov	r2, r8
 800586c:	464b      	mov	r3, r9
 800586e:	f7fa fc73 	bl	8000158 <__aeabi_dsub>
 8005872:	4602      	mov	r2, r0
 8005874:	460b      	mov	r3, r1
 8005876:	2000      	movs	r0, #0
 8005878:	4939      	ldr	r1, [pc, #228]	; (8005960 <__ieee754_pow+0xa20>)
 800587a:	f7fa fc6d 	bl	8000158 <__aeabi_dsub>
 800587e:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8005882:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8005886:	da29      	bge.n	80058dc <__ieee754_pow+0x99c>
 8005888:	4652      	mov	r2, sl
 800588a:	f000 f955 	bl	8005b38 <scalbn>
 800588e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005892:	f7ff bbfe 	b.w	8005092 <__ieee754_pow+0x152>
 8005896:	4b33      	ldr	r3, [pc, #204]	; (8005964 <__ieee754_pow+0xa24>)
 8005898:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800589c:	429f      	cmp	r7, r3
 800589e:	f77f af13 	ble.w	80056c8 <__ieee754_pow+0x788>
 80058a2:	4b31      	ldr	r3, [pc, #196]	; (8005968 <__ieee754_pow+0xa28>)
 80058a4:	440b      	add	r3, r1
 80058a6:	4303      	orrs	r3, r0
 80058a8:	d009      	beq.n	80058be <__ieee754_pow+0x97e>
 80058aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80058ae:	2200      	movs	r2, #0
 80058b0:	2300      	movs	r3, #0
 80058b2:	f7fb f87b 	bl	80009ac <__aeabi_dcmplt>
 80058b6:	3800      	subs	r0, #0
 80058b8:	bf18      	it	ne
 80058ba:	2001      	movne	r0, #1
 80058bc:	e453      	b.n	8005166 <__ieee754_pow+0x226>
 80058be:	4622      	mov	r2, r4
 80058c0:	462b      	mov	r3, r5
 80058c2:	f7fa fc49 	bl	8000158 <__aeabi_dsub>
 80058c6:	4642      	mov	r2, r8
 80058c8:	464b      	mov	r3, r9
 80058ca:	f7fb f883 	bl	80009d4 <__aeabi_dcmpge>
 80058ce:	2800      	cmp	r0, #0
 80058d0:	f43f aefa 	beq.w	80056c8 <__ieee754_pow+0x788>
 80058d4:	e7e9      	b.n	80058aa <__ieee754_pow+0x96a>
 80058d6:	f04f 0a00 	mov.w	sl, #0
 80058da:	e720      	b.n	800571e <__ieee754_pow+0x7de>
 80058dc:	4621      	mov	r1, r4
 80058de:	e7d6      	b.n	800588e <__ieee754_pow+0x94e>
 80058e0:	f04f 0b00 	mov.w	fp, #0
 80058e4:	f8df c078 	ldr.w	ip, [pc, #120]	; 8005960 <__ieee754_pow+0xa20>
 80058e8:	f7ff bbba 	b.w	8005060 <__ieee754_pow+0x120>
 80058ec:	f04f 0b00 	mov.w	fp, #0
 80058f0:	f04f 0c00 	mov.w	ip, #0
 80058f4:	f7ff bbb4 	b.w	8005060 <__ieee754_pow+0x120>
 80058f8:	4640      	mov	r0, r8
 80058fa:	4649      	mov	r1, r9
 80058fc:	f7ff bb3d 	b.w	8004f7a <__ieee754_pow+0x3a>
 8005900:	9200      	str	r2, [sp, #0]
 8005902:	f7ff bb89 	b.w	8005018 <__ieee754_pow+0xd8>
 8005906:	2300      	movs	r3, #0
 8005908:	f7ff bb73 	b.w	8004ff2 <__ieee754_pow+0xb2>
 800590c:	f3af 8000 	nop.w
 8005910:	652b82fe 	.word	0x652b82fe
 8005914:	3c971547 	.word	0x3c971547
 8005918:	00000000 	.word	0x00000000
 800591c:	3fe62e43 	.word	0x3fe62e43
 8005920:	fefa39ef 	.word	0xfefa39ef
 8005924:	3fe62e42 	.word	0x3fe62e42
 8005928:	0ca86c39 	.word	0x0ca86c39
 800592c:	be205c61 	.word	0xbe205c61
 8005930:	72bea4d0 	.word	0x72bea4d0
 8005934:	3e663769 	.word	0x3e663769
 8005938:	c5d26bf1 	.word	0xc5d26bf1
 800593c:	3ebbbd41 	.word	0x3ebbbd41
 8005940:	af25de2c 	.word	0xaf25de2c
 8005944:	3f11566a 	.word	0x3f11566a
 8005948:	16bebd93 	.word	0x16bebd93
 800594c:	3f66c16c 	.word	0x3f66c16c
 8005950:	5555553e 	.word	0x5555553e
 8005954:	3fc55555 	.word	0x3fc55555
 8005958:	3fe00000 	.word	0x3fe00000
 800595c:	000fffff 	.word	0x000fffff
 8005960:	3ff00000 	.word	0x3ff00000
 8005964:	4090cbff 	.word	0x4090cbff
 8005968:	3f6f3400 	.word	0x3f6f3400

0800596c <__ieee754_sqrt>:
 800596c:	f8df c158 	ldr.w	ip, [pc, #344]	; 8005ac8 <__ieee754_sqrt+0x15c>
 8005970:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005974:	ea3c 0c01 	bics.w	ip, ip, r1
 8005978:	4606      	mov	r6, r0
 800597a:	460d      	mov	r5, r1
 800597c:	460c      	mov	r4, r1
 800597e:	460a      	mov	r2, r1
 8005980:	4607      	mov	r7, r0
 8005982:	4603      	mov	r3, r0
 8005984:	d10f      	bne.n	80059a6 <__ieee754_sqrt+0x3a>
 8005986:	4602      	mov	r2, r0
 8005988:	460b      	mov	r3, r1
 800598a:	f7fa fd9d 	bl	80004c8 <__aeabi_dmul>
 800598e:	4602      	mov	r2, r0
 8005990:	460b      	mov	r3, r1
 8005992:	4630      	mov	r0, r6
 8005994:	4629      	mov	r1, r5
 8005996:	f7fa fbe1 	bl	800015c <__adddf3>
 800599a:	4606      	mov	r6, r0
 800599c:	460d      	mov	r5, r1
 800599e:	4630      	mov	r0, r6
 80059a0:	4629      	mov	r1, r5
 80059a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80059a6:	2900      	cmp	r1, #0
 80059a8:	dc0e      	bgt.n	80059c8 <__ieee754_sqrt+0x5c>
 80059aa:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 80059ae:	ea5c 0707 	orrs.w	r7, ip, r7
 80059b2:	d0f4      	beq.n	800599e <__ieee754_sqrt+0x32>
 80059b4:	b141      	cbz	r1, 80059c8 <__ieee754_sqrt+0x5c>
 80059b6:	4602      	mov	r2, r0
 80059b8:	460b      	mov	r3, r1
 80059ba:	f7fa fbcd 	bl	8000158 <__aeabi_dsub>
 80059be:	4602      	mov	r2, r0
 80059c0:	460b      	mov	r3, r1
 80059c2:	f7fa feab 	bl	800071c <__aeabi_ddiv>
 80059c6:	e7e8      	b.n	800599a <__ieee754_sqrt+0x2e>
 80059c8:	1521      	asrs	r1, r4, #20
 80059ca:	d075      	beq.n	8005ab8 <__ieee754_sqrt+0x14c>
 80059cc:	07cc      	lsls	r4, r1, #31
 80059ce:	f04f 0400 	mov.w	r4, #0
 80059d2:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80059d6:	f2a1 37ff 	subw	r7, r1, #1023	; 0x3ff
 80059da:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80059de:	bf5e      	ittt	pl
 80059e0:	0fd9      	lsrpl	r1, r3, #31
 80059e2:	005b      	lslpl	r3, r3, #1
 80059e4:	eb01 0242 	addpl.w	r2, r1, r2, lsl #1
 80059e8:	0fd9      	lsrs	r1, r3, #31
 80059ea:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 80059ee:	2516      	movs	r5, #22
 80059f0:	4620      	mov	r0, r4
 80059f2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80059f6:	107f      	asrs	r7, r7, #1
 80059f8:	005b      	lsls	r3, r3, #1
 80059fa:	1846      	adds	r6, r0, r1
 80059fc:	4296      	cmp	r6, r2
 80059fe:	bfde      	ittt	le
 8005a00:	1b92      	suble	r2, r2, r6
 8005a02:	1870      	addle	r0, r6, r1
 8005a04:	1864      	addle	r4, r4, r1
 8005a06:	0052      	lsls	r2, r2, #1
 8005a08:	3d01      	subs	r5, #1
 8005a0a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8005a0e:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8005a12:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005a16:	d1f0      	bne.n	80059fa <__ieee754_sqrt+0x8e>
 8005a18:	4629      	mov	r1, r5
 8005a1a:	f04f 0e20 	mov.w	lr, #32
 8005a1e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8005a22:	4282      	cmp	r2, r0
 8005a24:	eb06 0c05 	add.w	ip, r6, r5
 8005a28:	dc02      	bgt.n	8005a30 <__ieee754_sqrt+0xc4>
 8005a2a:	d113      	bne.n	8005a54 <__ieee754_sqrt+0xe8>
 8005a2c:	459c      	cmp	ip, r3
 8005a2e:	d811      	bhi.n	8005a54 <__ieee754_sqrt+0xe8>
 8005a30:	f1bc 0f00 	cmp.w	ip, #0
 8005a34:	eb0c 0506 	add.w	r5, ip, r6
 8005a38:	da43      	bge.n	8005ac2 <__ieee754_sqrt+0x156>
 8005a3a:	2d00      	cmp	r5, #0
 8005a3c:	db41      	blt.n	8005ac2 <__ieee754_sqrt+0x156>
 8005a3e:	f100 0801 	add.w	r8, r0, #1
 8005a42:	1a12      	subs	r2, r2, r0
 8005a44:	4640      	mov	r0, r8
 8005a46:	459c      	cmp	ip, r3
 8005a48:	bf88      	it	hi
 8005a4a:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8005a4e:	eba3 030c 	sub.w	r3, r3, ip
 8005a52:	4431      	add	r1, r6
 8005a54:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8005a58:	f1be 0e01 	subs.w	lr, lr, #1
 8005a5c:	eb0c 0242 	add.w	r2, ip, r2, lsl #1
 8005a60:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005a64:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8005a68:	d1db      	bne.n	8005a22 <__ieee754_sqrt+0xb6>
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	d006      	beq.n	8005a7c <__ieee754_sqrt+0x110>
 8005a6e:	1c48      	adds	r0, r1, #1
 8005a70:	bf0b      	itete	eq
 8005a72:	4671      	moveq	r1, lr
 8005a74:	3101      	addne	r1, #1
 8005a76:	3401      	addeq	r4, #1
 8005a78:	f021 0101 	bicne.w	r1, r1, #1
 8005a7c:	1063      	asrs	r3, r4, #1
 8005a7e:	0849      	lsrs	r1, r1, #1
 8005a80:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8005a84:	07e2      	lsls	r2, r4, #31
 8005a86:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8005a8a:	bf48      	it	mi
 8005a8c:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8005a90:	460e      	mov	r6, r1
 8005a92:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8005a96:	e782      	b.n	800599e <__ieee754_sqrt+0x32>
 8005a98:	0ada      	lsrs	r2, r3, #11
 8005a9a:	3815      	subs	r0, #21
 8005a9c:	055b      	lsls	r3, r3, #21
 8005a9e:	2a00      	cmp	r2, #0
 8005aa0:	d0fa      	beq.n	8005a98 <__ieee754_sqrt+0x12c>
 8005aa2:	02d5      	lsls	r5, r2, #11
 8005aa4:	d50a      	bpl.n	8005abc <__ieee754_sqrt+0x150>
 8005aa6:	f1c1 0420 	rsb	r4, r1, #32
 8005aaa:	fa23 f404 	lsr.w	r4, r3, r4
 8005aae:	1e4d      	subs	r5, r1, #1
 8005ab0:	408b      	lsls	r3, r1
 8005ab2:	4322      	orrs	r2, r4
 8005ab4:	1b41      	subs	r1, r0, r5
 8005ab6:	e789      	b.n	80059cc <__ieee754_sqrt+0x60>
 8005ab8:	4608      	mov	r0, r1
 8005aba:	e7f0      	b.n	8005a9e <__ieee754_sqrt+0x132>
 8005abc:	0052      	lsls	r2, r2, #1
 8005abe:	3101      	adds	r1, #1
 8005ac0:	e7ef      	b.n	8005aa2 <__ieee754_sqrt+0x136>
 8005ac2:	4680      	mov	r8, r0
 8005ac4:	e7bd      	b.n	8005a42 <__ieee754_sqrt+0xd6>
 8005ac6:	bf00      	nop
 8005ac8:	7ff00000 	.word	0x7ff00000

08005acc <with_errno>:
 8005acc:	b570      	push	{r4, r5, r6, lr}
 8005ace:	4604      	mov	r4, r0
 8005ad0:	460d      	mov	r5, r1
 8005ad2:	4616      	mov	r6, r2
 8005ad4:	f7ff f93c 	bl	8004d50 <__errno>
 8005ad8:	4629      	mov	r1, r5
 8005ada:	6006      	str	r6, [r0, #0]
 8005adc:	4620      	mov	r0, r4
 8005ade:	bd70      	pop	{r4, r5, r6, pc}

08005ae0 <xflow>:
 8005ae0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005ae2:	4615      	mov	r5, r2
 8005ae4:	461c      	mov	r4, r3
 8005ae6:	b180      	cbz	r0, 8005b0a <xflow+0x2a>
 8005ae8:	4610      	mov	r0, r2
 8005aea:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8005aee:	e9cd 0100 	strd	r0, r1, [sp]
 8005af2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005af6:	4628      	mov	r0, r5
 8005af8:	4621      	mov	r1, r4
 8005afa:	f7fa fce5 	bl	80004c8 <__aeabi_dmul>
 8005afe:	2222      	movs	r2, #34	; 0x22
 8005b00:	b003      	add	sp, #12
 8005b02:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005b06:	f7ff bfe1 	b.w	8005acc <with_errno>
 8005b0a:	4610      	mov	r0, r2
 8005b0c:	4619      	mov	r1, r3
 8005b0e:	e7ee      	b.n	8005aee <xflow+0xe>

08005b10 <__math_uflow>:
 8005b10:	2200      	movs	r2, #0
 8005b12:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005b16:	f7ff bfe3 	b.w	8005ae0 <xflow>

08005b1a <__math_oflow>:
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8005b20:	f7ff bfde 	b.w	8005ae0 <xflow>

08005b24 <fabs>:
 8005b24:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8005b28:	4770      	bx	lr

08005b2a <finite>:
 8005b2a:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 8005b2e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8005b32:	0fc0      	lsrs	r0, r0, #31
 8005b34:	4770      	bx	lr
	...

08005b38 <scalbn>:
 8005b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b3a:	f3c1 560a 	ubfx	r6, r1, #20, #11
 8005b3e:	4604      	mov	r4, r0
 8005b40:	460d      	mov	r5, r1
 8005b42:	4617      	mov	r7, r2
 8005b44:	460b      	mov	r3, r1
 8005b46:	b996      	cbnz	r6, 8005b6e <scalbn+0x36>
 8005b48:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005b4c:	4303      	orrs	r3, r0
 8005b4e:	d039      	beq.n	8005bc4 <scalbn+0x8c>
 8005b50:	4b33      	ldr	r3, [pc, #204]	; (8005c20 <scalbn+0xe8>)
 8005b52:	2200      	movs	r2, #0
 8005b54:	f7fa fcb8 	bl	80004c8 <__aeabi_dmul>
 8005b58:	4b32      	ldr	r3, [pc, #200]	; (8005c24 <scalbn+0xec>)
 8005b5a:	4604      	mov	r4, r0
 8005b5c:	429f      	cmp	r7, r3
 8005b5e:	460d      	mov	r5, r1
 8005b60:	da0f      	bge.n	8005b82 <scalbn+0x4a>
 8005b62:	a32b      	add	r3, pc, #172	; (adr r3, 8005c10 <scalbn+0xd8>)
 8005b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b68:	f7fa fcae 	bl	80004c8 <__aeabi_dmul>
 8005b6c:	e006      	b.n	8005b7c <scalbn+0x44>
 8005b6e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8005b72:	4296      	cmp	r6, r2
 8005b74:	d10a      	bne.n	8005b8c <scalbn+0x54>
 8005b76:	4602      	mov	r2, r0
 8005b78:	f7fa faf0 	bl	800015c <__adddf3>
 8005b7c:	4604      	mov	r4, r0
 8005b7e:	460d      	mov	r5, r1
 8005b80:	e020      	b.n	8005bc4 <scalbn+0x8c>
 8005b82:	460b      	mov	r3, r1
 8005b84:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8005b88:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 8005b8c:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8005b90:	19b9      	adds	r1, r7, r6
 8005b92:	4291      	cmp	r1, r2
 8005b94:	dd0e      	ble.n	8005bb4 <scalbn+0x7c>
 8005b96:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8005b9a:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 8005b9e:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 8005ba2:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8005ba6:	4820      	ldr	r0, [pc, #128]	; (8005c28 <scalbn+0xf0>)
 8005ba8:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 8005bac:	a31a      	add	r3, pc, #104	; (adr r3, 8005c18 <scalbn+0xe0>)
 8005bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bb2:	e7d9      	b.n	8005b68 <scalbn+0x30>
 8005bb4:	2900      	cmp	r1, #0
 8005bb6:	dd08      	ble.n	8005bca <scalbn+0x92>
 8005bb8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005bbc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005bc0:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8005bc4:	4620      	mov	r0, r4
 8005bc6:	4629      	mov	r1, r5
 8005bc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005bca:	f111 0f35 	cmn.w	r1, #53	; 0x35
 8005bce:	da12      	bge.n	8005bf6 <scalbn+0xbe>
 8005bd0:	f24c 3350 	movw	r3, #50000	; 0xc350
 8005bd4:	429f      	cmp	r7, r3
 8005bd6:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 8005bda:	ea4f 74c3 	mov.w	r4, r3, lsl #31
 8005bde:	dcdc      	bgt.n	8005b9a <scalbn+0x62>
 8005be0:	a30b      	add	r3, pc, #44	; (adr r3, 8005c10 <scalbn+0xd8>)
 8005be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005be6:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 8005bea:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 8005bee:	480f      	ldr	r0, [pc, #60]	; (8005c2c <scalbn+0xf4>)
 8005bf0:	f041 011f 	orr.w	r1, r1, #31
 8005bf4:	e7b8      	b.n	8005b68 <scalbn+0x30>
 8005bf6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005bfa:	3136      	adds	r1, #54	; 0x36
 8005bfc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005c00:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 8005c04:	4620      	mov	r0, r4
 8005c06:	4629      	mov	r1, r5
 8005c08:	2200      	movs	r2, #0
 8005c0a:	4b09      	ldr	r3, [pc, #36]	; (8005c30 <scalbn+0xf8>)
 8005c0c:	e7ac      	b.n	8005b68 <scalbn+0x30>
 8005c0e:	bf00      	nop
 8005c10:	c2f8f359 	.word	0xc2f8f359
 8005c14:	01a56e1f 	.word	0x01a56e1f
 8005c18:	8800759c 	.word	0x8800759c
 8005c1c:	7e37e43c 	.word	0x7e37e43c
 8005c20:	43500000 	.word	0x43500000
 8005c24:	ffff3cb0 	.word	0xffff3cb0
 8005c28:	8800759c 	.word	0x8800759c
 8005c2c:	c2f8f359 	.word	0xc2f8f359
 8005c30:	3c900000 	.word	0x3c900000

08005c34 <_init>:
 8005c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c36:	bf00      	nop
 8005c38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c3a:	bc08      	pop	{r3}
 8005c3c:	469e      	mov	lr, r3
 8005c3e:	4770      	bx	lr

08005c40 <_fini>:
 8005c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c42:	bf00      	nop
 8005c44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c46:	bc08      	pop	{r3}
 8005c48:	469e      	mov	lr, r3
 8005c4a:	4770      	bx	lr
