// Seed: 1535743640
module module_0 (
    input wire id_0,
    input tri id_1,
    input wire id_2,
    input tri0 id_3,
    output supply0 id_4
);
  wire id_6;
  assign module_1.id_24 = 0;
endmodule
module module_1 (
    input tri id_0,
    output wor id_1,
    input tri id_2,
    output supply1 id_3,
    output tri id_4,
    input supply0 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input supply0 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input supply1 id_11,
    input tri0 id_12,
    input tri1 id_13,
    input wor id_14,
    input supply0 id_15,
    output wire id_16,
    output supply0 id_17,
    input wand id_18
    , id_27,
    input tri id_19,
    output logic id_20,
    input tri0 id_21,
    output logic id_22,
    output supply1 id_23,
    input wire id_24,
    input tri0 id_25
);
  initial begin : LABEL_0
    $clog2(70);
    ;
    id_22 = -1;
    id_20 <= #1 -1;
  end
  module_0 modCall_1 (
      id_0,
      id_11,
      id_25,
      id_11,
      id_17
  );
  assign id_20 = id_24 - id_9;
  assign id_1  = id_15;
endmodule
