<stg><name>resnet50_2</name>


<trans_list>

<trans id="489" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="50" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="52" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="176">
<![CDATA[
._crit_edge:0  call void (...)* @_ssdm_op_SpecBitsMap(i176* %sw0in_V), !map !194

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="176">
<![CDATA[
._crit_edge:1  call void (...)* @_ssdm_op_SpecBitsMap(i176* %sw0out_V), !map !200

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
._crit_edge:2  call void (...)* @_ssdm_op_SpecBitsMap(i128* %ddr_V), !map !204

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
._crit_edge:3  call void (...)* @_ssdm_op_SpecBitsMap(i8* %startt_V), !map !210

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
._crit_edge:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %stopt_V), !map !214

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge:5  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @resnet50_2_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:6  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str23, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln254"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="176" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:7  call void (...)* @_ssdm_op_SpecInterface(i176* %sw0in_V, [5 x i8]* @p_str24, i32 1, i32 1, [5 x i8]* @p_str25, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln255"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="176" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:8  call void (...)* @_ssdm_op_SpecInterface(i176* %sw0out_V, [5 x i8]* @p_str24, i32 1, i32 1, [5 x i8]* @p_str25, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln256"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:9  call void (...)* @_ssdm_op_SpecInterface(i8* %startt_V, [5 x i8]* @p_str24, i32 1, i32 1, [5 x i8]* @p_str25, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln257"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:10  call void (...)* @_ssdm_op_SpecInterface(i8* %stopt_V, [5 x i8]* @p_str24, i32 1, i32 1, [5 x i8]* @p_str25, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln258"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:11  call void (...)* @_ssdm_op_SpecInterface(i128* %ddr_V, [6 x i8]* @p_str26, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1024, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln259"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
._crit_edge:12  call void (...)* @_ssdm_op_SpecMemCore([6272 x i288]* @buf0_V, [1 x i8]* @p_str, [12 x i8]* @p_str27, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
._crit_edge:13  call void (...)* @_ssdm_op_SpecMemCore([6272 x i288]* @buf1_V, [1 x i8]* @p_str, [12 x i8]* @p_str27, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
._crit_edge:14  call void (...)* @_ssdm_op_SpecMemCore([6272 x i288]* @buf2_V, [1 x i8]* @p_str, [12 x i8]* @p_str27, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1536" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
._crit_edge:15  call void (...)* @_ssdm_op_SpecMemCore([3136 x i1536]* @outbuf_V, [1 x i8]* @p_str, [12 x i8]* @p_str28, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:16  br label %0

]]></Node>
<StgValue><ssdm name="br_ln276"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:0  %l_0 = phi i13 [ 0, %._crit_edge ], [ %l, %hls_label_17 ]

]]></Node>
<StgValue><ssdm name="l_0"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1  %icmp_ln276 = icmp eq i13 %l_0, -1920

]]></Node>
<StgValue><ssdm name="icmp_ln276"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 6272, i64 6272, i64 6272)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %l = add i13 %l_0, 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln276, label %1, label %hls_label_17

]]></Node>
<StgValue><ssdm name="br_ln276"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
hls_label_17:3  %sw0in_V_read = call i176 @_ssdm_op_Read.axis.volatile.i176P(i176* %sw0in_V)

]]></Node>
<StgValue><ssdm name="sw0in_V_read"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="176">
<![CDATA[
hls_label_17:4  %trunc_ln647 = trunc i176 %sw0in_V_read to i8

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_17:7  %p_Result_0_1 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_0_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_17:9  %p_Result_0_2 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_0_2"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_17:11  %p_Result_0_3 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_0_3"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_17:13  %p_Result_0_4 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_0_4"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_17:15  %p_Result_0_5 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_0_5"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_17:17  %p_Result_0_6 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_0_6"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_17:19  %p_Result_0_7 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_0_7"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_17:21  %p_Result_0_8 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="p_Result_0_8"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_17:23  %p_Result_0_9 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 72, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_0_9"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_17:25  %p_Result_0_s = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 80, i32 87)

]]></Node>
<StgValue><ssdm name="p_Result_0_s"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_17:27  %p_Result_0_10 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 88, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_0_10"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_17:29  %p_Result_0_11 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 96, i32 103)

]]></Node>
<StgValue><ssdm name="p_Result_0_11"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_17:31  %p_Result_0_12 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 104, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_0_12"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_17:33  %p_Result_0_13 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 112, i32 119)

]]></Node>
<StgValue><ssdm name="p_Result_0_13"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln276" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_17:35  %p_Result_0_14 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 120, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_0_14"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_17:0  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_17:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln277"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="13">
<![CDATA[
hls_label_17:2  %zext_ln284 = zext i13 %l_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln284"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="8">
<![CDATA[
hls_label_17:5  %zext_ln78 = zext i8 %trunc_ln647 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="13" op_0_bw="288" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_17:6  %buf2_V_addr = getelementptr [6272 x i288]* @buf2_V, i64 0, i64 %zext_ln284

]]></Node>
<StgValue><ssdm name="buf2_V_addr"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="8">
<![CDATA[
hls_label_17:8  %zext_ln78_1 = zext i8 %p_Result_0_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="8">
<![CDATA[
hls_label_17:10  %zext_ln78_2 = zext i8 %p_Result_0_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_2"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="8">
<![CDATA[
hls_label_17:12  %zext_ln78_3 = zext i8 %p_Result_0_3 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_3"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="8">
<![CDATA[
hls_label_17:14  %zext_ln78_4 = zext i8 %p_Result_0_4 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_4"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="8">
<![CDATA[
hls_label_17:16  %zext_ln78_5 = zext i8 %p_Result_0_5 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_5"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="8">
<![CDATA[
hls_label_17:18  %zext_ln78_6 = zext i8 %p_Result_0_6 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_6"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="8">
<![CDATA[
hls_label_17:20  %zext_ln78_7 = zext i8 %p_Result_0_7 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_7"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="8">
<![CDATA[
hls_label_17:22  %zext_ln78_8 = zext i8 %p_Result_0_8 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_8"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="8">
<![CDATA[
hls_label_17:24  %zext_ln78_9 = zext i8 %p_Result_0_9 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_9"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="8">
<![CDATA[
hls_label_17:26  %zext_ln78_10 = zext i8 %p_Result_0_s to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_10"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="8">
<![CDATA[
hls_label_17:28  %zext_ln78_11 = zext i8 %p_Result_0_10 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_11"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="8">
<![CDATA[
hls_label_17:30  %zext_ln78_12 = zext i8 %p_Result_0_11 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_12"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="8">
<![CDATA[
hls_label_17:32  %zext_ln78_13 = zext i8 %p_Result_0_12 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_13"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="8">
<![CDATA[
hls_label_17:34  %zext_ln78_14 = zext i8 %p_Result_0_13 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_14"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="8">
<![CDATA[
hls_label_17:36  %zext_ln78_15 = zext i8 %p_Result_0_14 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_15"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="176" op_0_bw="176" op_1_bw="176" op_2_bw="176">
<![CDATA[
hls_label_17:37  %sw0in_V_read_1 = call i176 @_ssdm_op_Read.axis.volatile.i176P(i176* %sw0in_V)

]]></Node>
<StgValue><ssdm name="sw0in_V_read_1"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="176">
<![CDATA[
hls_label_17:38  %trunc_ln647_1 = trunc i176 %sw0in_V_read_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln647_1"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="8">
<![CDATA[
hls_label_17:39  %zext_ln78_16 = zext i8 %trunc_ln647_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_16"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_17:40  %p_Result_1_1 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_1_1"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="8">
<![CDATA[
hls_label_17:41  %zext_ln78_17 = zext i8 %p_Result_1_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_17"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_17:42  %p_Result_1_2 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_1_2"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="8">
<![CDATA[
hls_label_17:43  %zext_ln78_18 = zext i8 %p_Result_1_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_18"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_17:44  %p_Result_1_3 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_1_3"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="8">
<![CDATA[
hls_label_17:45  %zext_ln78_19 = zext i8 %p_Result_1_3 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_19"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_17:46  %p_Result_1_4 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_1_4"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="8">
<![CDATA[
hls_label_17:47  %zext_ln78_20 = zext i8 %p_Result_1_4 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_20"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_17:48  %p_Result_1_5 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_1_5"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="8">
<![CDATA[
hls_label_17:49  %zext_ln78_21 = zext i8 %p_Result_1_5 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_21"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_17:50  %p_Result_1_6 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_1_6"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="8">
<![CDATA[
hls_label_17:51  %zext_ln78_22 = zext i8 %p_Result_1_6 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_22"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_17:52  %p_Result_1_7 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_1_7"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="8">
<![CDATA[
hls_label_17:53  %zext_ln78_23 = zext i8 %p_Result_1_7 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_23"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_17:54  %p_Result_1_8 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="p_Result_1_8"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="8">
<![CDATA[
hls_label_17:55  %zext_ln78_24 = zext i8 %p_Result_1_8 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_24"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_17:56  %p_Result_1_9 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 72, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_1_9"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="8">
<![CDATA[
hls_label_17:57  %zext_ln78_25 = zext i8 %p_Result_1_9 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_25"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_17:58  %p_Result_1_s = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 80, i32 87)

]]></Node>
<StgValue><ssdm name="p_Result_1_s"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="8">
<![CDATA[
hls_label_17:59  %zext_ln78_26 = zext i8 %p_Result_1_s to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_26"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_17:60  %p_Result_1_10 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 88, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_1_10"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="8">
<![CDATA[
hls_label_17:61  %zext_ln78_27 = zext i8 %p_Result_1_10 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_27"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_17:62  %p_Result_1_11 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 96, i32 103)

]]></Node>
<StgValue><ssdm name="p_Result_1_11"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="8">
<![CDATA[
hls_label_17:63  %zext_ln78_28 = zext i8 %p_Result_1_11 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_28"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_17:64  %p_Result_1_12 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 104, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_1_12"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="8">
<![CDATA[
hls_label_17:65  %zext_ln78_29 = zext i8 %p_Result_1_12 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_29"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_17:66  %p_Result_1_13 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 112, i32 119)

]]></Node>
<StgValue><ssdm name="p_Result_1_13"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="8">
<![CDATA[
hls_label_17:67  %zext_ln78_30 = zext i8 %p_Result_1_13 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_30"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_17:68  %p_Result_1_14 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 120, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_1_14"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="287" op_0_bw="287" op_1_bw="8" op_2_bw="9" op_3_bw="9" op_4_bw="9" op_5_bw="9" op_6_bw="9" op_7_bw="9" op_8_bw="9" op_9_bw="9" op_10_bw="9" op_11_bw="9" op_12_bw="9" op_13_bw="9" op_14_bw="9" op_15_bw="9" op_16_bw="9" op_17_bw="9" op_18_bw="9" op_19_bw="9" op_20_bw="9" op_21_bw="9" op_22_bw="9" op_23_bw="9" op_24_bw="9" op_25_bw="9" op_26_bw="9" op_27_bw="9" op_28_bw="9" op_29_bw="9" op_30_bw="9" op_31_bw="9" op_32_bw="9">
<![CDATA[
hls_label_17:69  %tmp = call i287 @_ssdm_op_BitConcatenate.i287.i8.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9(i8 %p_Result_1_14, i9 %zext_ln78_30, i9 %zext_ln78_29, i9 %zext_ln78_28, i9 %zext_ln78_27, i9 %zext_ln78_26, i9 %zext_ln78_25, i9 %zext_ln78_24, i9 %zext_ln78_23, i9 %zext_ln78_22, i9 %zext_ln78_21, i9 %zext_ln78_20, i9 %zext_ln78_19, i9 %zext_ln78_18, i9 %zext_ln78_17, i9 %zext_ln78_16, i9 %zext_ln78_15, i9 %zext_ln78_14, i9 %zext_ln78_13, i9 %zext_ln78_12, i9 %zext_ln78_11, i9 %zext_ln78_10, i9 %zext_ln78_9, i9 %zext_ln78_8, i9 %zext_ln78_7, i9 %zext_ln78_6, i9 %zext_ln78_5, i9 %zext_ln78_4, i9 %zext_ln78_3, i9 %zext_ln78_2, i9 %zext_ln78_1, i9 %zext_ln78)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="288" op_0_bw="287">
<![CDATA[
hls_label_17:70  %zext_ln180 = zext i287 %tmp to i288

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="288" op_1_bw="13">
<![CDATA[
hls_label_17:71  store i288 %zext_ln180, i288* %buf2_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln284"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_17:72  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
hls_label_17:73  br label %0

]]></Node>
<StgValue><ssdm name="br_ln276"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="152" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="288" op_0_bw="288">
<![CDATA[
:0  %buf2_V_load = load i288* getelementptr inbounds ([6272 x i288]* @buf2_V, i64 0, i64 6271), align 8

]]></Node>
<StgValue><ssdm name="buf2_V_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="153" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="288" op_0_bw="288">
<![CDATA[
:0  %buf2_V_load = load i288* getelementptr inbounds ([6272 x i288]* @buf2_V, i64 0, i64 6271), align 8

]]></Node>
<StgValue><ssdm name="buf2_V_load"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="4" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %trunc_ln = call i4 @_ssdm_op_PartSelect.i4.i288.i32.i32(i288 %buf2_V_load, i32 279, i32 282)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="4">
<![CDATA[
:2  %zext_ln321 = zext i4 %trunc_ln to i8

]]></Node>
<StgValue><ssdm name="zext_ln321"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %startt_V, i8 %zext_ln321)

]]></Node>
<StgValue><ssdm name="write_ln289"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="157" st_id="6" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %startt_V, i8 %zext_ln321)

]]></Node>
<StgValue><ssdm name="write_ln289"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %2

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %i1_0 = phi i12 [ 0, %1 ], [ %i, %hls_label_18 ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln291 = icmp eq i12 %i1_0, -960

]]></Node>
<StgValue><ssdm name="icmp_ln291"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3136, i64 3136, i64 3136)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %i = add i12 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln291, label %3, label %hls_label_18

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_18:0  %tmp_354 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str30)

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_18:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln292"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="12">
<![CDATA[
hls_label_18:2  %zext_ln294 = zext i12 %i1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln294"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="1536" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_18:3  %outbuf_V_addr = getelementptr [3136 x i1536]* @outbuf_V, i64 0, i64 %zext_ln294

]]></Node>
<StgValue><ssdm name="outbuf_V_addr"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1536" op_1_bw="12">
<![CDATA[
hls_label_18:4  store i1536 0, i1536* %outbuf_V_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln294"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_18:5  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str30, i32 %tmp_354)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
hls_label_18:6  br label %2

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="169" op_0_bw="32">
<![CDATA[
:0  %p_0114_1 = alloca i169

]]></Node>
<StgValue><ssdm name="p_0114_1"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24">
<![CDATA[
:1  call fastcc void @conv_layer([6272 x i288]* @buf2_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 32, i4 1, i4 1, i1 false, i25 0)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="173" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24">
<![CDATA[
:1  call fastcc void @conv_layer([6272 x i288]* @buf2_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 32, i4 1, i4 1, i1 false, i25 0)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="174" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2  call fastcc void @conv_layer([6272 x i288]* @buf1_V, [6272 x i288]* @buf0_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 8, i4 3, i4 1, i1 true, i25 264192)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="175" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2  call fastcc void @conv_layer([6272 x i288]* @buf1_V, [6272 x i288]* @buf0_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 8, i4 3, i4 1, i1 true, i25 264192)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="176" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  call fastcc void @conv_layer([6272 x i288]* @buf0_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 16, i7 8, i4 1, i4 1, i1 false, i25 856064)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="177" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  call fastcc void @conv_layer([6272 x i288]* @buf0_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 16, i7 8, i4 1, i4 1, i1 false, i25 856064)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="178" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="288" op_4_bw="5" op_5_bw="8" op_6_bw="32" op_7_bw="32" op_8_bw="23" op_9_bw="24" op_10_bw="0" op_11_bw="0">
<![CDATA[
:4  call fastcc void @add([6272 x i288]* @buf2_V, [6272 x i288]* @buf1_V, [6272 x i288]* @buf0_V, i5 14, i8 32, float 0x3FF3D99FA0000000, float 0x3FE2E62C00000000)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="179" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="288" op_4_bw="5" op_5_bw="8" op_6_bw="32" op_7_bw="32" op_8_bw="23" op_9_bw="24" op_10_bw="0" op_11_bw="0">
<![CDATA[
:4  call fastcc void @add([6272 x i288]* @buf2_V, [6272 x i288]* @buf1_V, [6272 x i288]* @buf0_V, i5 14, i8 32, float 0x3FF3D99FA0000000, float 0x3FE2E62C00000000)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="180" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call fastcc void @conv_layer([6272 x i288]* @buf0_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 32, i4 1, i4 1, i1 false, i25 1126400)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="181" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call fastcc void @conv_layer([6272 x i288]* @buf0_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 32, i4 1, i4 1, i1 false, i25 1126400)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="182" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call fastcc void @conv_layer([6272 x i288]* @buf1_V, [6272 x i288]* @buf2_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 8, i4 3, i4 1, i1 true, i25 1390592)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="183" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call fastcc void @conv_layer([6272 x i288]* @buf1_V, [6272 x i288]* @buf2_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 8, i4 3, i4 1, i1 true, i25 1390592)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="184" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call fastcc void @conv_layer([6272 x i288]* @buf2_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 16, i7 8, i4 1, i4 1, i1 false, i25 1982464)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="185" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call fastcc void @conv_layer([6272 x i288]* @buf2_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 16, i7 8, i4 1, i4 1, i1 false, i25 1982464)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="186" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="288" op_4_bw="5" op_5_bw="8" op_6_bw="32" op_7_bw="32" op_8_bw="23" op_9_bw="24" op_10_bw="0" op_11_bw="0">
<![CDATA[
:8  call fastcc void @add([6272 x i288]* @buf0_V, [6272 x i288]* @buf1_V, [6272 x i288]* @buf2_V, i5 14, i8 32, float 0x3FECA06A60000000, float 0x3FE7437B00000000)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="187" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="288" op_4_bw="5" op_5_bw="8" op_6_bw="32" op_7_bw="32" op_8_bw="23" op_9_bw="24" op_10_bw="0" op_11_bw="0">
<![CDATA[
:8  call fastcc void @add([6272 x i288]* @buf0_V, [6272 x i288]* @buf1_V, [6272 x i288]* @buf2_V, i5 14, i8 32, float 0x3FECA06A60000000, float 0x3FE7437B00000000)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="188" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call fastcc void @conv_layer([6272 x i288]* @buf2_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 32, i4 1, i4 1, i1 false, i25 2252800)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="189" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call fastcc void @conv_layer([6272 x i288]* @buf2_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 32, i4 1, i4 1, i1 false, i25 2252800)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="190" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10  call fastcc void @conv_layer([6272 x i288]* @buf1_V, [6272 x i288]* @buf0_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 8, i4 3, i4 1, i1 true, i25 2516992)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="191" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10  call fastcc void @conv_layer([6272 x i288]* @buf1_V, [6272 x i288]* @buf0_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 8, i4 3, i4 1, i1 true, i25 2516992)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="192" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call fastcc void @conv_layer([6272 x i288]* @buf0_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 16, i7 8, i4 1, i4 1, i1 false, i25 3108864)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="193" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call fastcc void @conv_layer([6272 x i288]* @buf0_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 16, i7 8, i4 1, i4 1, i1 false, i25 3108864)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="194" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="288" op_4_bw="5" op_5_bw="8" op_6_bw="32" op_7_bw="32" op_8_bw="23" op_9_bw="24" op_10_bw="0" op_11_bw="0">
<![CDATA[
:12  call fastcc void @add([6272 x i288]* @buf2_V, [6272 x i288]* @buf1_V, [6272 x i288]* @buf0_V, i5 14, i8 32, float 0x3FEEAB0300000000, float 0x3FE5DCCA60000000)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="195" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="288" op_4_bw="5" op_5_bw="8" op_6_bw="32" op_7_bw="32" op_8_bw="23" op_9_bw="24" op_10_bw="0" op_11_bw="0">
<![CDATA[
:12  call fastcc void @add([6272 x i288]* @buf2_V, [6272 x i288]* @buf1_V, [6272 x i288]* @buf0_V, i5 14, i8 32, float 0x3FEEAB0300000000, float 0x3FE5DCCA60000000)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="196" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call fastcc void @conv_layer([6272 x i288]* @buf0_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 32, i4 1, i4 1, i1 false, i25 3379200)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="197" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call fastcc void @conv_layer([6272 x i288]* @buf0_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 32, i4 1, i4 1, i1 false, i25 3379200)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="198" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call fastcc void @conv_layer([6272 x i288]* @buf1_V, [6272 x i288]* @buf2_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 8, i4 3, i4 1, i1 true, i25 3643392)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="199" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call fastcc void @conv_layer([6272 x i288]* @buf1_V, [6272 x i288]* @buf2_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 8, i4 3, i4 1, i1 true, i25 3643392)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="200" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call fastcc void @conv_layer([6272 x i288]* @buf2_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 16, i7 8, i4 1, i4 1, i1 false, i25 4235264)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="201" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call fastcc void @conv_layer([6272 x i288]* @buf2_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 16, i7 8, i4 1, i4 1, i1 false, i25 4235264)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="202" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="288" op_4_bw="5" op_5_bw="8" op_6_bw="32" op_7_bw="32" op_8_bw="23" op_9_bw="24" op_10_bw="0" op_11_bw="0">
<![CDATA[
:16  call fastcc void @add([6272 x i288]* @buf0_V, [6272 x i288]* @buf1_V, [6272 x i288]* @buf2_V, i5 14, i8 32, float 0x3FEA9AB100000000, float 0x3FE9FF0EC0000000)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="203" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="288" op_4_bw="5" op_5_bw="8" op_6_bw="32" op_7_bw="32" op_8_bw="23" op_9_bw="24" op_10_bw="0" op_11_bw="0">
<![CDATA[
:16  call fastcc void @add([6272 x i288]* @buf0_V, [6272 x i288]* @buf1_V, [6272 x i288]* @buf2_V, i5 14, i8 32, float 0x3FEA9AB100000000, float 0x3FE9FF0EC0000000)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="204" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17  call fastcc void @conv_layer([6272 x i288]* @buf2_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 7, i7 32, i7 32, i4 1, i4 2, i1 false, i25 4505600)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="205" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17  call fastcc void @conv_layer([6272 x i288]* @buf2_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 7, i7 32, i7 32, i4 1, i4 2, i1 false, i25 4505600)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="206" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18  call fastcc void @conv_layer([6272 x i288]* @buf2_V, [6272 x i288]* @buf0_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 8, i7 32, i4 1, i4 1, i1 false, i25 6619136)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="207" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18  call fastcc void @conv_layer([6272 x i288]* @buf2_V, [6272 x i288]* @buf0_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 8, i7 32, i4 1, i4 1, i1 false, i25 6619136)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="208" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19  call fastcc void @conv_layer([6272 x i288]* @buf0_V, [6272 x i288]* @buf2_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 7, i7 8, i7 16, i4 3, i4 2, i1 true, i25 7147520)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="209" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19  call fastcc void @conv_layer([6272 x i288]* @buf0_V, [6272 x i288]* @buf2_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 7, i7 8, i7 16, i4 3, i4 2, i1 true, i25 7147520)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="210" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20  call fastcc void @conv_layer([6272 x i288]* @buf2_V, [6272 x i288]* @buf0_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 7, i7 32, i7 16, i4 1, i4 1, i1 false, i25 9510912)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="211" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="5" op_6_bw="7" op_7_bw="7" op_8_bw="4" op_9_bw="4" op_10_bw="1" op_11_bw="25" op_12_bw="23" op_13_bw="24" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20  call fastcc void @conv_layer([6272 x i288]* @buf2_V, [6272 x i288]* @buf0_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 7, i7 32, i7 16, i4 1, i4 1, i1 false, i25 9510912)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="212" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="288" op_4_bw="5" op_5_bw="8" op_6_bw="32" op_7_bw="32" op_8_bw="23" op_9_bw="24" op_10_bw="0" op_11_bw="0">
<![CDATA[
:21  call fastcc void @add([6272 x i288]* @buf1_V, [6272 x i288]* @buf0_V, [6272 x i288]* @buf2_V, i5 7, i8 64, float 0x3FE70EBF60000000, float 0x3FE8D9D1E0000000)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="213" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="288" op_4_bw="5" op_5_bw="8" op_6_bw="32" op_7_bw="32" op_8_bw="23" op_9_bw="24" op_10_bw="0" op_11_bw="0">
<![CDATA[
:21  call fastcc void @add([6272 x i288]* @buf1_V, [6272 x i288]* @buf0_V, [6272 x i288]* @buf2_V, i5 7, i8 64, float 0x3FE70EBF60000000, float 0x3FE8D9D1E0000000)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="214" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="215" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i13 [ 0, %3 ], [ %add_ln324, %hls_label_19 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="216" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader:1  %s_0 = phi i12 [ 0, %3 ], [ %select_ln330_1, %hls_label_19 ]

]]></Node>
<StgValue><ssdm name="s_0"/></StgValue>
</operation>

<operation id="217" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:2  %i3_0 = phi i2 [ 0, %3 ], [ %i_1, %hls_label_19 ]

]]></Node>
<StgValue><ssdm name="i3_0"/></StgValue>
</operation>

<operation id="218" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:3  %icmp_ln324 = icmp eq i13 %indvar_flatten, -1920

]]></Node>
<StgValue><ssdm name="icmp_ln324"/></StgValue>
</operation>

<operation id="219" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:4  %add_ln324 = add i13 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln324"/></StgValue>
</operation>

<operation id="220" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln324, label %4, label %hls_label_19

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="221" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_19:2  %icmp_ln325 = icmp eq i2 %i3_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln325"/></StgValue>
</operation>

<operation id="222" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_19:3  %select_ln330 = select i1 %icmp_ln325, i2 0, i2 %i3_0

]]></Node>
<StgValue><ssdm name="select_ln330"/></StgValue>
</operation>

<operation id="223" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_19:4  %add_ln324_1 = add i12 %s_0, 1

]]></Node>
<StgValue><ssdm name="add_ln324_1"/></StgValue>
</operation>

<operation id="224" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_19:5  %select_ln330_1 = select i1 %icmp_ln325, i12 %add_ln324_1, i12 %s_0

]]></Node>
<StgValue><ssdm name="select_ln330_1"/></StgValue>
</operation>

<operation id="225" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="12">
<![CDATA[
hls_label_19:6  %zext_ln330 = zext i12 %select_ln330_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln330"/></StgValue>
</operation>

<operation id="226" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="2">
<![CDATA[
hls_label_19:9  %trunc_ln214 = trunc i2 %select_ln330 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln214"/></StgValue>
</operation>

<operation id="227" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="13" op_0_bw="288" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_19:11  %buf2_V_addr_1 = getelementptr [6272 x i288]* @buf2_V, i64 0, i64 %zext_ln330

]]></Node>
<StgValue><ssdm name="buf2_V_addr_1"/></StgValue>
</operation>

<operation id="228" st_id="50" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="288" op_0_bw="13">
<![CDATA[
hls_label_19:12  %buf2_V_load_2 = load i288* %buf2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="buf2_V_load_2"/></StgValue>
</operation>

<operation id="229" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_19:256  %i_1 = add i2 %select_ln330, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="230" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="169" op_0_bw="169">
<![CDATA[
hls_label_19:0  %p_0114_1_load = load i169* %p_0114_1

]]></Node>
<StgValue><ssdm name="p_0114_1_load"/></StgValue>
</operation>

<operation id="231" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
hls_label_19:10  %shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %trunc_ln214, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="232" st_id="51" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="288" op_0_bw="13">
<![CDATA[
hls_label_19:12  %buf2_V_load_2 = load i288* %buf2_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="buf2_V_load_2"/></StgValue>
</operation>

<operation id="233" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="2" op_3_bw="1" op_4_bw="4">
<![CDATA[
hls_label_19:13  %tmp_358 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i2.i1.i4(i1 %trunc_ln214, i2 0, i1 %trunc_ln214, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="234" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_19:14  %empty_30 = or i8 %tmp_358, 8

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="235" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_19:15  %icmp_ln214 = icmp ugt i8 %tmp_358, %empty_30

]]></Node>
<StgValue><ssdm name="icmp_ln214"/></StgValue>
</operation>

<operation id="236" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="8">
<![CDATA[
hls_label_19:16  %zext_ln214 = zext i8 %tmp_358 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214"/></StgValue>
</operation>

<operation id="237" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="9" op_0_bw="8">
<![CDATA[
hls_label_19:17  %zext_ln214_1 = zext i8 %empty_30 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_1"/></StgValue>
</operation>

<operation id="238" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="288" op_0_bw="288" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:18  %tmp_517 = call i288 @llvm.part.select.i288(i288 %buf2_V_load_2, i32 287, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_517"/></StgValue>
</operation>

<operation id="239" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:19  %sub_ln214 = sub i9 %zext_ln214, %zext_ln214_1

]]></Node>
<StgValue><ssdm name="sub_ln214"/></StgValue>
</operation>

<operation id="240" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:20  %sub_ln214_1 = sub i9 -225, %zext_ln214

]]></Node>
<StgValue><ssdm name="sub_ln214_1"/></StgValue>
</operation>

<operation id="241" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:21  %sub_ln214_2 = sub i9 %zext_ln214_1, %zext_ln214

]]></Node>
<StgValue><ssdm name="sub_ln214_2"/></StgValue>
</operation>

<operation id="242" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_19:22  %select_ln214 = select i1 %icmp_ln214, i9 %sub_ln214, i9 %sub_ln214_2

]]></Node>
<StgValue><ssdm name="select_ln214"/></StgValue>
</operation>

<operation id="243" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="288" op_0_bw="1" op_1_bw="288" op_2_bw="288">
<![CDATA[
hls_label_19:23  %select_ln214_1 = select i1 %icmp_ln214, i288 %tmp_517, i288 %buf2_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln214_1"/></StgValue>
</operation>

<operation id="244" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_19:24  %select_ln214_2 = select i1 %icmp_ln214, i9 %sub_ln214_1, i9 %zext_ln214

]]></Node>
<StgValue><ssdm name="select_ln214_2"/></StgValue>
</operation>

<operation id="245" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:25  %sub_ln214_3 = sub i9 -225, %select_ln214

]]></Node>
<StgValue><ssdm name="sub_ln214_3"/></StgValue>
</operation>

<operation id="246" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="288" op_0_bw="9">
<![CDATA[
hls_label_19:26  %zext_ln214_2 = zext i9 %select_ln214_2 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_2"/></StgValue>
</operation>

<operation id="247" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="288" op_0_bw="9">
<![CDATA[
hls_label_19:27  %zext_ln214_3 = zext i9 %sub_ln214_3 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_3"/></StgValue>
</operation>

<operation id="248" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:28  %lshr_ln214 = lshr i288 %select_ln214_1, %zext_ln214_2

]]></Node>
<StgValue><ssdm name="lshr_ln214"/></StgValue>
</operation>

<operation id="249" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:29  %lshr_ln214_1 = lshr i288 -1, %zext_ln214_3

]]></Node>
<StgValue><ssdm name="lshr_ln214_1"/></StgValue>
</operation>

<operation id="250" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:30  %and_ln214 = and i288 %lshr_ln214, %lshr_ln214_1

]]></Node>
<StgValue><ssdm name="and_ln214"/></StgValue>
</operation>

<operation id="251" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="288">
<![CDATA[
hls_label_19:31  %trunc_ln214_1 = trunc i288 %and_ln214 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_1"/></StgValue>
</operation>

<operation id="252" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_19:32  %or_ln214 = or i5 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln214"/></StgValue>
</operation>

<operation id="253" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_19:33  %empty_31 = or i5 %shl_ln, 9

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="254" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:34  %tmp_359 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %or_ln214, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="255" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
hls_label_19:35  %tmp_360 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_359, i5 %empty_31)

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="256" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="8">
<![CDATA[
hls_label_19:36  %p_cast227 = zext i8 %tmp_360 to i10

]]></Node>
<StgValue><ssdm name="p_cast227"/></StgValue>
</operation>

<operation id="257" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="8">
<![CDATA[
hls_label_19:37  %p_cast226 = zext i8 %tmp_360 to i9

]]></Node>
<StgValue><ssdm name="p_cast226"/></StgValue>
</operation>

<operation id="258" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:38  %empty_32 = add i9 %p_cast226, 8

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="259" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="9">
<![CDATA[
hls_label_19:39  %p_cast225 = zext i9 %empty_32 to i10

]]></Node>
<StgValue><ssdm name="p_cast225"/></StgValue>
</operation>

<operation id="260" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_19:40  %icmp_ln214_1 = icmp ugt i10 %p_cast227, %p_cast225

]]></Node>
<StgValue><ssdm name="icmp_ln214_1"/></StgValue>
</operation>

<operation id="261" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="8">
<![CDATA[
hls_label_19:41  %zext_ln214_4 = zext i8 %tmp_360 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_4"/></StgValue>
</operation>

<operation id="262" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="288" op_0_bw="288" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:42  %tmp_518 = call i288 @llvm.part.select.i288(i288 %buf2_V_load_2, i32 287, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>

<operation id="263" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:43  %sub_ln214_4 = sub i9 %zext_ln214_4, %empty_32

]]></Node>
<StgValue><ssdm name="sub_ln214_4"/></StgValue>
</operation>

<operation id="264" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:44  %sub_ln214_5 = sub i9 -225, %zext_ln214_4

]]></Node>
<StgValue><ssdm name="sub_ln214_5"/></StgValue>
</operation>

<operation id="265" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:45  %sub_ln214_6 = sub i9 %empty_32, %zext_ln214_4

]]></Node>
<StgValue><ssdm name="sub_ln214_6"/></StgValue>
</operation>

<operation id="266" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_19:46  %select_ln214_3 = select i1 %icmp_ln214_1, i9 %sub_ln214_4, i9 %sub_ln214_6

]]></Node>
<StgValue><ssdm name="select_ln214_3"/></StgValue>
</operation>

<operation id="267" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="288" op_0_bw="1" op_1_bw="288" op_2_bw="288">
<![CDATA[
hls_label_19:47  %select_ln214_4 = select i1 %icmp_ln214_1, i288 %tmp_518, i288 %buf2_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln214_4"/></StgValue>
</operation>

<operation id="268" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_19:48  %select_ln214_5 = select i1 %icmp_ln214_1, i9 %sub_ln214_5, i9 %zext_ln214_4

]]></Node>
<StgValue><ssdm name="select_ln214_5"/></StgValue>
</operation>

<operation id="269" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:49  %sub_ln214_7 = sub i9 -225, %select_ln214_3

]]></Node>
<StgValue><ssdm name="sub_ln214_7"/></StgValue>
</operation>

<operation id="270" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="288" op_0_bw="9">
<![CDATA[
hls_label_19:50  %zext_ln214_5 = zext i9 %select_ln214_5 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_5"/></StgValue>
</operation>

<operation id="271" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="288" op_0_bw="9">
<![CDATA[
hls_label_19:51  %zext_ln214_6 = zext i9 %sub_ln214_7 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_6"/></StgValue>
</operation>

<operation id="272" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:52  %lshr_ln214_2 = lshr i288 %select_ln214_4, %zext_ln214_5

]]></Node>
<StgValue><ssdm name="lshr_ln214_2"/></StgValue>
</operation>

<operation id="273" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:53  %lshr_ln214_3 = lshr i288 -1, %zext_ln214_6

]]></Node>
<StgValue><ssdm name="lshr_ln214_3"/></StgValue>
</operation>

<operation id="274" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:54  %and_ln214_1 = and i288 %lshr_ln214_2, %lshr_ln214_3

]]></Node>
<StgValue><ssdm name="and_ln214_1"/></StgValue>
</operation>

<operation id="275" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="288">
<![CDATA[
hls_label_19:55  %trunc_ln214_2 = trunc i288 %and_ln214_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_2"/></StgValue>
</operation>

<operation id="276" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_19:56  %or_ln214_1 = or i5 %shl_ln, 2

]]></Node>
<StgValue><ssdm name="or_ln214_1"/></StgValue>
</operation>

<operation id="277" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="5">
<![CDATA[
hls_label_19:57  %zext_ln214_2_cast224 = zext i5 %or_ln214_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_2_cast224"/></StgValue>
</operation>

<operation id="278" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
hls_label_19:58  %p_shl1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_1, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="279" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="8">
<![CDATA[
hls_label_19:59  %p_shl181_cast = zext i8 %p_shl1 to i9

]]></Node>
<StgValue><ssdm name="p_shl181_cast"/></StgValue>
</operation>

<operation id="280" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:60  %empty_33 = add i9 %zext_ln214_2_cast224, %p_shl181_cast

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="281" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:61  %empty_34 = or i9 %empty_33, 8

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="282" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:62  %icmp_ln214_2 = icmp ugt i9 %empty_33, %empty_34

]]></Node>
<StgValue><ssdm name="icmp_ln214_2"/></StgValue>
</operation>

<operation id="283" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="288" op_0_bw="288" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:63  %tmp_519 = call i288 @llvm.part.select.i288(i288 %buf2_V_load_2, i32 287, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_519"/></StgValue>
</operation>

<operation id="284" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:64  %sub_ln214_8 = sub i9 %empty_33, %empty_34

]]></Node>
<StgValue><ssdm name="sub_ln214_8"/></StgValue>
</operation>

<operation id="285" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:65  %sub_ln214_9 = sub i9 -225, %empty_33

]]></Node>
<StgValue><ssdm name="sub_ln214_9"/></StgValue>
</operation>

<operation id="286" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:66  %sub_ln214_10 = sub i9 %empty_34, %empty_33

]]></Node>
<StgValue><ssdm name="sub_ln214_10"/></StgValue>
</operation>

<operation id="287" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_19:67  %select_ln214_6 = select i1 %icmp_ln214_2, i9 %sub_ln214_8, i9 %sub_ln214_10

]]></Node>
<StgValue><ssdm name="select_ln214_6"/></StgValue>
</operation>

<operation id="288" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="288" op_0_bw="1" op_1_bw="288" op_2_bw="288">
<![CDATA[
hls_label_19:68  %select_ln214_7 = select i1 %icmp_ln214_2, i288 %tmp_519, i288 %buf2_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln214_7"/></StgValue>
</operation>

<operation id="289" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_19:69  %select_ln214_8 = select i1 %icmp_ln214_2, i9 %sub_ln214_9, i9 %empty_33

]]></Node>
<StgValue><ssdm name="select_ln214_8"/></StgValue>
</operation>

<operation id="290" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:70  %sub_ln214_11 = sub i9 -225, %select_ln214_6

]]></Node>
<StgValue><ssdm name="sub_ln214_11"/></StgValue>
</operation>

<operation id="291" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="288" op_0_bw="9">
<![CDATA[
hls_label_19:71  %zext_ln214_7 = zext i9 %select_ln214_8 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_7"/></StgValue>
</operation>

<operation id="292" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="288" op_0_bw="9">
<![CDATA[
hls_label_19:72  %zext_ln214_8 = zext i9 %sub_ln214_11 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_8"/></StgValue>
</operation>

<operation id="293" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:73  %lshr_ln214_4 = lshr i288 %select_ln214_7, %zext_ln214_7

]]></Node>
<StgValue><ssdm name="lshr_ln214_4"/></StgValue>
</operation>

<operation id="294" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:74  %lshr_ln214_5 = lshr i288 -1, %zext_ln214_8

]]></Node>
<StgValue><ssdm name="lshr_ln214_5"/></StgValue>
</operation>

<operation id="295" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:75  %and_ln214_2 = and i288 %lshr_ln214_4, %lshr_ln214_5

]]></Node>
<StgValue><ssdm name="and_ln214_2"/></StgValue>
</operation>

<operation id="296" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="288">
<![CDATA[
hls_label_19:76  %trunc_ln214_3 = trunc i288 %and_ln214_2 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_3"/></StgValue>
</operation>

<operation id="297" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_19:77  %or_ln214_2 = or i5 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="or_ln214_2"/></StgValue>
</operation>

<operation id="298" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="5">
<![CDATA[
hls_label_19:78  %zext_ln214_3_cast221 = zext i5 %or_ln214_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_3_cast221"/></StgValue>
</operation>

<operation id="299" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
hls_label_19:79  %p_shl2 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_2, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="300" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="9" op_0_bw="8">
<![CDATA[
hls_label_19:80  %p_shl180_cast = zext i8 %p_shl2 to i9

]]></Node>
<StgValue><ssdm name="p_shl180_cast"/></StgValue>
</operation>

<operation id="301" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:81  %empty_35 = add i9 %zext_ln214_3_cast221, %p_shl180_cast

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="302" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="288" op_0_bw="9">
<![CDATA[
hls_label_19:82  %zext_ln214_9 = zext i9 %empty_35 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_9"/></StgValue>
</operation>

<operation id="303" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:83  %lshr_ln214_6 = lshr i288 %buf2_V_load_2, %zext_ln214_9

]]></Node>
<StgValue><ssdm name="lshr_ln214_6"/></StgValue>
</operation>

<operation id="304" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="288">
<![CDATA[
hls_label_19:84  %trunc_ln214_4 = trunc i288 %lshr_ln214_6 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_4"/></StgValue>
</operation>

<operation id="305" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_19:85  %or_ln214_3 = or i5 %shl_ln, 4

]]></Node>
<StgValue><ssdm name="or_ln214_3"/></StgValue>
</operation>

<operation id="306" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:86  %tmp_361 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %or_ln214_3, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="307" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
hls_label_19:87  %tmp_362 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_361, i5 %or_ln214_3)

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="308" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_19:88  %empty_36 = or i8 %tmp_362, 8

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="309" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_19:89  %icmp_ln214_3 = icmp ugt i8 %tmp_362, %empty_36

]]></Node>
<StgValue><ssdm name="icmp_ln214_3"/></StgValue>
</operation>

<operation id="310" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="8">
<![CDATA[
hls_label_19:90  %zext_ln214_10 = zext i8 %tmp_362 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_10"/></StgValue>
</operation>

<operation id="311" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="8">
<![CDATA[
hls_label_19:91  %zext_ln214_11 = zext i8 %empty_36 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_11"/></StgValue>
</operation>

<operation id="312" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="288" op_0_bw="288" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:92  %tmp_520 = call i288 @llvm.part.select.i288(i288 %buf2_V_load_2, i32 287, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_520"/></StgValue>
</operation>

<operation id="313" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:93  %sub_ln214_12 = sub i9 %zext_ln214_10, %zext_ln214_11

]]></Node>
<StgValue><ssdm name="sub_ln214_12"/></StgValue>
</operation>

<operation id="314" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:94  %sub_ln214_13 = sub i9 -225, %zext_ln214_10

]]></Node>
<StgValue><ssdm name="sub_ln214_13"/></StgValue>
</operation>

<operation id="315" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:95  %sub_ln214_14 = sub i9 %zext_ln214_11, %zext_ln214_10

]]></Node>
<StgValue><ssdm name="sub_ln214_14"/></StgValue>
</operation>

<operation id="316" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_19:96  %select_ln214_9 = select i1 %icmp_ln214_3, i9 %sub_ln214_12, i9 %sub_ln214_14

]]></Node>
<StgValue><ssdm name="select_ln214_9"/></StgValue>
</operation>

<operation id="317" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="288" op_0_bw="1" op_1_bw="288" op_2_bw="288">
<![CDATA[
hls_label_19:97  %select_ln214_10 = select i1 %icmp_ln214_3, i288 %tmp_520, i288 %buf2_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln214_10"/></StgValue>
</operation>

<operation id="318" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_19:98  %select_ln214_11 = select i1 %icmp_ln214_3, i9 %sub_ln214_13, i9 %zext_ln214_10

]]></Node>
<StgValue><ssdm name="select_ln214_11"/></StgValue>
</operation>

<operation id="319" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:99  %sub_ln214_15 = sub i9 -225, %select_ln214_9

]]></Node>
<StgValue><ssdm name="sub_ln214_15"/></StgValue>
</operation>

<operation id="320" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="288" op_0_bw="9">
<![CDATA[
hls_label_19:100  %zext_ln214_12 = zext i9 %select_ln214_11 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_12"/></StgValue>
</operation>

<operation id="321" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="288" op_0_bw="9">
<![CDATA[
hls_label_19:101  %zext_ln214_13 = zext i9 %sub_ln214_15 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_13"/></StgValue>
</operation>

<operation id="322" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:102  %lshr_ln214_7 = lshr i288 %select_ln214_10, %zext_ln214_12

]]></Node>
<StgValue><ssdm name="lshr_ln214_7"/></StgValue>
</operation>

<operation id="323" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:103  %lshr_ln214_8 = lshr i288 -1, %zext_ln214_13

]]></Node>
<StgValue><ssdm name="lshr_ln214_8"/></StgValue>
</operation>

<operation id="324" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:104  %and_ln214_3 = and i288 %lshr_ln214_7, %lshr_ln214_8

]]></Node>
<StgValue><ssdm name="and_ln214_3"/></StgValue>
</operation>

<operation id="325" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="288">
<![CDATA[
hls_label_19:105  %trunc_ln214_5 = trunc i288 %and_ln214_3 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_5"/></StgValue>
</operation>

<operation id="326" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_19:106  %or_ln214_4 = or i5 %shl_ln, 5

]]></Node>
<StgValue><ssdm name="or_ln214_4"/></StgValue>
</operation>

<operation id="327" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_19:107  %empty_37 = or i5 %shl_ln, 13

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="328" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:108  %tmp_363 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %or_ln214_4, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="329" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
hls_label_19:109  %tmp_364 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_363, i5 %empty_37)

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="330" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="8">
<![CDATA[
hls_label_19:110  %empty_38 = zext i8 %tmp_364 to i9

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="331" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="8">
<![CDATA[
hls_label_19:111  %p_cast214 = zext i8 %tmp_364 to i10

]]></Node>
<StgValue><ssdm name="p_cast214"/></StgValue>
</operation>

<operation id="332" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:112  %empty_39 = add i9 %empty_38, 8

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="333" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="9">
<![CDATA[
hls_label_19:113  %p_cast213 = zext i9 %empty_39 to i10

]]></Node>
<StgValue><ssdm name="p_cast213"/></StgValue>
</operation>

<operation id="334" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_19:114  %icmp_ln214_4 = icmp ugt i10 %p_cast214, %p_cast213

]]></Node>
<StgValue><ssdm name="icmp_ln214_4"/></StgValue>
</operation>

<operation id="335" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="9" op_0_bw="8">
<![CDATA[
hls_label_19:115  %zext_ln214_14 = zext i8 %tmp_364 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_14"/></StgValue>
</operation>

<operation id="336" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="288" op_0_bw="288" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:116  %tmp_521 = call i288 @llvm.part.select.i288(i288 %buf2_V_load_2, i32 287, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>

<operation id="337" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:117  %sub_ln214_16 = sub i9 %zext_ln214_14, %empty_39

]]></Node>
<StgValue><ssdm name="sub_ln214_16"/></StgValue>
</operation>

<operation id="338" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:118  %sub_ln214_17 = sub i9 -225, %zext_ln214_14

]]></Node>
<StgValue><ssdm name="sub_ln214_17"/></StgValue>
</operation>

<operation id="339" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:119  %sub_ln214_18 = sub i9 %empty_39, %zext_ln214_14

]]></Node>
<StgValue><ssdm name="sub_ln214_18"/></StgValue>
</operation>

<operation id="340" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_19:120  %select_ln214_12 = select i1 %icmp_ln214_4, i9 %sub_ln214_16, i9 %sub_ln214_18

]]></Node>
<StgValue><ssdm name="select_ln214_12"/></StgValue>
</operation>

<operation id="341" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="288" op_0_bw="1" op_1_bw="288" op_2_bw="288">
<![CDATA[
hls_label_19:121  %select_ln214_13 = select i1 %icmp_ln214_4, i288 %tmp_521, i288 %buf2_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln214_13"/></StgValue>
</operation>

<operation id="342" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_19:122  %select_ln214_14 = select i1 %icmp_ln214_4, i9 %sub_ln214_17, i9 %zext_ln214_14

]]></Node>
<StgValue><ssdm name="select_ln214_14"/></StgValue>
</operation>

<operation id="343" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:123  %sub_ln214_19 = sub i9 -225, %select_ln214_12

]]></Node>
<StgValue><ssdm name="sub_ln214_19"/></StgValue>
</operation>

<operation id="344" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="288" op_0_bw="9">
<![CDATA[
hls_label_19:124  %zext_ln214_15 = zext i9 %select_ln214_14 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_15"/></StgValue>
</operation>

<operation id="345" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="288" op_0_bw="9">
<![CDATA[
hls_label_19:125  %zext_ln214_16 = zext i9 %sub_ln214_19 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_16"/></StgValue>
</operation>

<operation id="346" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:126  %lshr_ln214_9 = lshr i288 %select_ln214_13, %zext_ln214_15

]]></Node>
<StgValue><ssdm name="lshr_ln214_9"/></StgValue>
</operation>

<operation id="347" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:127  %lshr_ln214_10 = lshr i288 -1, %zext_ln214_16

]]></Node>
<StgValue><ssdm name="lshr_ln214_10"/></StgValue>
</operation>

<operation id="348" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:128  %and_ln214_4 = and i288 %lshr_ln214_9, %lshr_ln214_10

]]></Node>
<StgValue><ssdm name="and_ln214_4"/></StgValue>
</operation>

<operation id="349" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="288">
<![CDATA[
hls_label_19:129  %trunc_ln214_6 = trunc i288 %and_ln214_4 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_6"/></StgValue>
</operation>

<operation id="350" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_19:130  %or_ln214_5 = or i5 %shl_ln, 6

]]></Node>
<StgValue><ssdm name="or_ln214_5"/></StgValue>
</operation>

<operation id="351" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="5">
<![CDATA[
hls_label_19:131  %zext_ln214_6_cast212 = zext i5 %or_ln214_5 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_6_cast212"/></StgValue>
</operation>

<operation id="352" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
hls_label_19:132  %p_shl3 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_5, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="353" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="8">
<![CDATA[
hls_label_19:133  %p_shl177_cast = zext i8 %p_shl3 to i9

]]></Node>
<StgValue><ssdm name="p_shl177_cast"/></StgValue>
</operation>

<operation id="354" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:134  %empty_40 = add i9 %zext_ln214_6_cast212, %p_shl177_cast

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="355" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:135  %empty_41 = or i9 %empty_40, 8

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="356" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:136  %icmp_ln214_5 = icmp ugt i9 %empty_40, %empty_41

]]></Node>
<StgValue><ssdm name="icmp_ln214_5"/></StgValue>
</operation>

<operation id="357" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="288" op_0_bw="288" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:137  %tmp_522 = call i288 @llvm.part.select.i288(i288 %buf2_V_load_2, i32 287, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_522"/></StgValue>
</operation>

<operation id="358" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:138  %sub_ln214_20 = sub i9 %empty_40, %empty_41

]]></Node>
<StgValue><ssdm name="sub_ln214_20"/></StgValue>
</operation>

<operation id="359" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:139  %sub_ln214_21 = sub i9 -225, %empty_40

]]></Node>
<StgValue><ssdm name="sub_ln214_21"/></StgValue>
</operation>

<operation id="360" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:140  %sub_ln214_22 = sub i9 %empty_41, %empty_40

]]></Node>
<StgValue><ssdm name="sub_ln214_22"/></StgValue>
</operation>

<operation id="361" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_19:141  %select_ln214_15 = select i1 %icmp_ln214_5, i9 %sub_ln214_20, i9 %sub_ln214_22

]]></Node>
<StgValue><ssdm name="select_ln214_15"/></StgValue>
</operation>

<operation id="362" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="288" op_0_bw="1" op_1_bw="288" op_2_bw="288">
<![CDATA[
hls_label_19:142  %select_ln214_16 = select i1 %icmp_ln214_5, i288 %tmp_522, i288 %buf2_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln214_16"/></StgValue>
</operation>

<operation id="363" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_19:143  %select_ln214_17 = select i1 %icmp_ln214_5, i9 %sub_ln214_21, i9 %empty_40

]]></Node>
<StgValue><ssdm name="select_ln214_17"/></StgValue>
</operation>

<operation id="364" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:144  %sub_ln214_23 = sub i9 -225, %select_ln214_15

]]></Node>
<StgValue><ssdm name="sub_ln214_23"/></StgValue>
</operation>

<operation id="365" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="288" op_0_bw="9">
<![CDATA[
hls_label_19:145  %zext_ln214_17 = zext i9 %select_ln214_17 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_17"/></StgValue>
</operation>

<operation id="366" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="288" op_0_bw="9">
<![CDATA[
hls_label_19:146  %zext_ln214_18 = zext i9 %sub_ln214_23 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_18"/></StgValue>
</operation>

<operation id="367" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:147  %lshr_ln214_11 = lshr i288 %select_ln214_16, %zext_ln214_17

]]></Node>
<StgValue><ssdm name="lshr_ln214_11"/></StgValue>
</operation>

<operation id="368" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:148  %lshr_ln214_12 = lshr i288 -1, %zext_ln214_18

]]></Node>
<StgValue><ssdm name="lshr_ln214_12"/></StgValue>
</operation>

<operation id="369" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:149  %and_ln214_5 = and i288 %lshr_ln214_11, %lshr_ln214_12

]]></Node>
<StgValue><ssdm name="and_ln214_5"/></StgValue>
</operation>

<operation id="370" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="288">
<![CDATA[
hls_label_19:150  %trunc_ln214_7 = trunc i288 %and_ln214_5 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_7"/></StgValue>
</operation>

<operation id="371" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_19:151  %or_ln214_6 = or i5 %shl_ln, 7

]]></Node>
<StgValue><ssdm name="or_ln214_6"/></StgValue>
</operation>

<operation id="372" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="9" op_0_bw="5">
<![CDATA[
hls_label_19:152  %zext_ln214_7_cast209 = zext i5 %or_ln214_6 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_7_cast209"/></StgValue>
</operation>

<operation id="373" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
hls_label_19:153  %p_shl4 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_6, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="374" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="9" op_0_bw="8">
<![CDATA[
hls_label_19:154  %p_shl176_cast = zext i8 %p_shl4 to i9

]]></Node>
<StgValue><ssdm name="p_shl176_cast"/></StgValue>
</operation>

<operation id="375" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:155  %empty_42 = add i9 %zext_ln214_7_cast209, %p_shl176_cast

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="376" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="288" op_0_bw="9">
<![CDATA[
hls_label_19:156  %zext_ln214_19 = zext i9 %empty_42 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_19"/></StgValue>
</operation>

<operation id="377" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:157  %lshr_ln214_13 = lshr i288 %buf2_V_load_2, %zext_ln214_19

]]></Node>
<StgValue><ssdm name="lshr_ln214_13"/></StgValue>
</operation>

<operation id="378" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="288">
<![CDATA[
hls_label_19:158  %trunc_ln214_8 = trunc i288 %lshr_ln214_13 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_8"/></StgValue>
</operation>

<operation id="379" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_19:159  %or_ln214_7 = or i5 %shl_ln, 8

]]></Node>
<StgValue><ssdm name="or_ln214_7"/></StgValue>
</operation>

<operation id="380" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:160  %tmp_365 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %or_ln214_7, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="381" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
hls_label_19:161  %tmp_366 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_365, i5 %or_ln214_7)

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="382" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="8">
<![CDATA[
hls_label_19:162  %empty_43 = zext i8 %tmp_366 to i9

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="383" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="8">
<![CDATA[
hls_label_19:163  %p_cast205 = zext i8 %tmp_366 to i10

]]></Node>
<StgValue><ssdm name="p_cast205"/></StgValue>
</operation>

<operation id="384" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:164  %empty_44 = add i9 %empty_43, 8

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="385" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="10" op_0_bw="9">
<![CDATA[
hls_label_19:165  %p_cast204 = zext i9 %empty_44 to i10

]]></Node>
<StgValue><ssdm name="p_cast204"/></StgValue>
</operation>

<operation id="386" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_19:166  %icmp_ln214_6 = icmp ugt i10 %p_cast205, %p_cast204

]]></Node>
<StgValue><ssdm name="icmp_ln214_6"/></StgValue>
</operation>

<operation id="387" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="9" op_0_bw="8">
<![CDATA[
hls_label_19:167  %zext_ln214_20 = zext i8 %tmp_366 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_20"/></StgValue>
</operation>

<operation id="388" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="288" op_0_bw="288" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:168  %tmp_523 = call i288 @llvm.part.select.i288(i288 %buf2_V_load_2, i32 287, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="389" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:169  %sub_ln214_24 = sub i9 %zext_ln214_20, %empty_44

]]></Node>
<StgValue><ssdm name="sub_ln214_24"/></StgValue>
</operation>

<operation id="390" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:170  %sub_ln214_25 = sub i9 -225, %zext_ln214_20

]]></Node>
<StgValue><ssdm name="sub_ln214_25"/></StgValue>
</operation>

<operation id="391" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:171  %sub_ln214_26 = sub i9 %empty_44, %zext_ln214_20

]]></Node>
<StgValue><ssdm name="sub_ln214_26"/></StgValue>
</operation>

<operation id="392" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_19:172  %select_ln214_18 = select i1 %icmp_ln214_6, i9 %sub_ln214_24, i9 %sub_ln214_26

]]></Node>
<StgValue><ssdm name="select_ln214_18"/></StgValue>
</operation>

<operation id="393" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="288" op_0_bw="1" op_1_bw="288" op_2_bw="288">
<![CDATA[
hls_label_19:173  %select_ln214_19 = select i1 %icmp_ln214_6, i288 %tmp_523, i288 %buf2_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln214_19"/></StgValue>
</operation>

<operation id="394" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_19:174  %select_ln214_20 = select i1 %icmp_ln214_6, i9 %sub_ln214_25, i9 %zext_ln214_20

]]></Node>
<StgValue><ssdm name="select_ln214_20"/></StgValue>
</operation>

<operation id="395" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:175  %sub_ln214_27 = sub i9 -225, %select_ln214_18

]]></Node>
<StgValue><ssdm name="sub_ln214_27"/></StgValue>
</operation>

<operation id="396" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="288" op_0_bw="9">
<![CDATA[
hls_label_19:176  %zext_ln214_21 = zext i9 %select_ln214_20 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_21"/></StgValue>
</operation>

<operation id="397" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="288" op_0_bw="9">
<![CDATA[
hls_label_19:177  %zext_ln214_22 = zext i9 %sub_ln214_27 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_22"/></StgValue>
</operation>

<operation id="398" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:178  %lshr_ln214_14 = lshr i288 %select_ln214_19, %zext_ln214_21

]]></Node>
<StgValue><ssdm name="lshr_ln214_14"/></StgValue>
</operation>

<operation id="399" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:179  %lshr_ln214_15 = lshr i288 -1, %zext_ln214_22

]]></Node>
<StgValue><ssdm name="lshr_ln214_15"/></StgValue>
</operation>

<operation id="400" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:180  %and_ln214_6 = and i288 %lshr_ln214_14, %lshr_ln214_15

]]></Node>
<StgValue><ssdm name="and_ln214_6"/></StgValue>
</operation>

<operation id="401" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="288">
<![CDATA[
hls_label_19:181  %trunc_ln214_9 = trunc i288 %and_ln214_6 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_9"/></StgValue>
</operation>

<operation id="402" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="9" op_0_bw="5">
<![CDATA[
hls_label_19:182  %zext_ln214_9_cast203 = zext i5 %empty_31 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_9_cast203"/></StgValue>
</operation>

<operation id="403" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
hls_label_19:183  %p_shl5 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %empty_31, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="404" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="9" op_0_bw="8">
<![CDATA[
hls_label_19:184  %p_shl174_cast = zext i8 %p_shl5 to i9

]]></Node>
<StgValue><ssdm name="p_shl174_cast"/></StgValue>
</operation>

<operation id="405" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:185  %empty_45 = add i9 %zext_ln214_9_cast203, %p_shl174_cast

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="406" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="288" op_0_bw="9">
<![CDATA[
hls_label_19:186  %zext_ln214_23 = zext i9 %empty_45 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_23"/></StgValue>
</operation>

<operation id="407" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:187  %lshr_ln214_16 = lshr i288 %buf2_V_load_2, %zext_ln214_23

]]></Node>
<StgValue><ssdm name="lshr_ln214_16"/></StgValue>
</operation>

<operation id="408" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="288">
<![CDATA[
hls_label_19:188  %trunc_ln214_10 = trunc i288 %lshr_ln214_16 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_10"/></StgValue>
</operation>

<operation id="409" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_19:189  %or_ln214_8 = or i5 %shl_ln, 10

]]></Node>
<StgValue><ssdm name="or_ln214_8"/></StgValue>
</operation>

<operation id="410" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="5">
<![CDATA[
hls_label_19:190  %zext_ln214_10_cast20 = zext i5 %or_ln214_8 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_10_cast20"/></StgValue>
</operation>

<operation id="411" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
hls_label_19:191  %p_shl6 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_8, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="412" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="9" op_0_bw="8">
<![CDATA[
hls_label_19:192  %p_shl173_cast = zext i8 %p_shl6 to i9

]]></Node>
<StgValue><ssdm name="p_shl173_cast"/></StgValue>
</operation>

<operation id="413" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:193  %empty_46 = add i9 %zext_ln214_10_cast20, %p_shl173_cast

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="414" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="288" op_0_bw="9">
<![CDATA[
hls_label_19:194  %zext_ln214_24 = zext i9 %empty_46 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_24"/></StgValue>
</operation>

<operation id="415" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:195  %lshr_ln214_17 = lshr i288 %buf2_V_load_2, %zext_ln214_24

]]></Node>
<StgValue><ssdm name="lshr_ln214_17"/></StgValue>
</operation>

<operation id="416" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="288">
<![CDATA[
hls_label_19:196  %trunc_ln214_11 = trunc i288 %lshr_ln214_17 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_11"/></StgValue>
</operation>

<operation id="417" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_19:197  %or_ln214_9 = or i5 %shl_ln, 11

]]></Node>
<StgValue><ssdm name="or_ln214_9"/></StgValue>
</operation>

<operation id="418" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="9" op_0_bw="5">
<![CDATA[
hls_label_19:198  %zext_ln214_11_cast19 = zext i5 %or_ln214_9 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_11_cast19"/></StgValue>
</operation>

<operation id="419" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
hls_label_19:199  %p_shl7 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_9, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="420" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="9" op_0_bw="8">
<![CDATA[
hls_label_19:200  %p_shl172_cast = zext i8 %p_shl7 to i9

]]></Node>
<StgValue><ssdm name="p_shl172_cast"/></StgValue>
</operation>

<operation id="421" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:201  %empty_47 = add i9 %zext_ln214_11_cast19, %p_shl172_cast

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="422" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="288" op_0_bw="9">
<![CDATA[
hls_label_19:202  %zext_ln214_25 = zext i9 %empty_47 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_25"/></StgValue>
</operation>

<operation id="423" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:203  %lshr_ln214_18 = lshr i288 %buf2_V_load_2, %zext_ln214_25

]]></Node>
<StgValue><ssdm name="lshr_ln214_18"/></StgValue>
</operation>

<operation id="424" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="8" op_0_bw="288">
<![CDATA[
hls_label_19:204  %trunc_ln214_12 = trunc i288 %lshr_ln214_18 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_12"/></StgValue>
</operation>

<operation id="425" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_19:205  %or_ln214_10 = or i5 %shl_ln, 12

]]></Node>
<StgValue><ssdm name="or_ln214_10"/></StgValue>
</operation>

<operation id="426" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:206  %tmp_367 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %or_ln214_10, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="427" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
hls_label_19:207  %tmp_368 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_367, i5 %or_ln214_10)

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="428" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="9" op_0_bw="8">
<![CDATA[
hls_label_19:208  %empty_48 = zext i8 %tmp_368 to i9

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="429" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="10" op_0_bw="8">
<![CDATA[
hls_label_19:209  %p_cast193 = zext i8 %tmp_368 to i10

]]></Node>
<StgValue><ssdm name="p_cast193"/></StgValue>
</operation>

<operation id="430" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:210  %empty_49 = add i9 %empty_48, 8

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="431" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="10" op_0_bw="9">
<![CDATA[
hls_label_19:211  %p_cast192 = zext i9 %empty_49 to i10

]]></Node>
<StgValue><ssdm name="p_cast192"/></StgValue>
</operation>

<operation id="432" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_19:212  %icmp_ln214_7 = icmp ugt i10 %p_cast193, %p_cast192

]]></Node>
<StgValue><ssdm name="icmp_ln214_7"/></StgValue>
</operation>

<operation id="433" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="9" op_0_bw="8">
<![CDATA[
hls_label_19:213  %zext_ln214_26 = zext i8 %tmp_368 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_26"/></StgValue>
</operation>

<operation id="434" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="288" op_0_bw="288" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19:214  %tmp_524 = call i288 @llvm.part.select.i288(i288 %buf2_V_load_2, i32 287, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>

<operation id="435" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:215  %sub_ln214_28 = sub i9 %zext_ln214_26, %empty_49

]]></Node>
<StgValue><ssdm name="sub_ln214_28"/></StgValue>
</operation>

<operation id="436" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:216  %sub_ln214_29 = sub i9 -225, %zext_ln214_26

]]></Node>
<StgValue><ssdm name="sub_ln214_29"/></StgValue>
</operation>

<operation id="437" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:217  %sub_ln214_30 = sub i9 %empty_49, %zext_ln214_26

]]></Node>
<StgValue><ssdm name="sub_ln214_30"/></StgValue>
</operation>

<operation id="438" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_19:218  %select_ln214_21 = select i1 %icmp_ln214_7, i9 %sub_ln214_28, i9 %sub_ln214_30

]]></Node>
<StgValue><ssdm name="select_ln214_21"/></StgValue>
</operation>

<operation id="439" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="288" op_0_bw="1" op_1_bw="288" op_2_bw="288">
<![CDATA[
hls_label_19:219  %select_ln214_22 = select i1 %icmp_ln214_7, i288 %tmp_524, i288 %buf2_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln214_22"/></StgValue>
</operation>

<operation id="440" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_19:220  %select_ln214_23 = select i1 %icmp_ln214_7, i9 %sub_ln214_29, i9 %zext_ln214_26

]]></Node>
<StgValue><ssdm name="select_ln214_23"/></StgValue>
</operation>

<operation id="441" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:221  %sub_ln214_31 = sub i9 -225, %select_ln214_21

]]></Node>
<StgValue><ssdm name="sub_ln214_31"/></StgValue>
</operation>

<operation id="442" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="288" op_0_bw="9">
<![CDATA[
hls_label_19:222  %zext_ln214_27 = zext i9 %select_ln214_23 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_27"/></StgValue>
</operation>

<operation id="443" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="288" op_0_bw="9">
<![CDATA[
hls_label_19:223  %zext_ln214_28 = zext i9 %sub_ln214_31 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_28"/></StgValue>
</operation>

<operation id="444" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:224  %lshr_ln214_19 = lshr i288 %select_ln214_22, %zext_ln214_27

]]></Node>
<StgValue><ssdm name="lshr_ln214_19"/></StgValue>
</operation>

<operation id="445" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:225  %lshr_ln214_20 = lshr i288 -1, %zext_ln214_28

]]></Node>
<StgValue><ssdm name="lshr_ln214_20"/></StgValue>
</operation>

<operation id="446" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:226  %and_ln214_7 = and i288 %lshr_ln214_19, %lshr_ln214_20

]]></Node>
<StgValue><ssdm name="and_ln214_7"/></StgValue>
</operation>

<operation id="447" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="288">
<![CDATA[
hls_label_19:227  %trunc_ln214_13 = trunc i288 %and_ln214_7 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_13"/></StgValue>
</operation>

<operation id="448" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="9" op_0_bw="5">
<![CDATA[
hls_label_19:228  %zext_ln214_13_cast19 = zext i5 %empty_37 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_13_cast19"/></StgValue>
</operation>

<operation id="449" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
hls_label_19:229  %p_shl8 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %empty_37, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="450" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="8">
<![CDATA[
hls_label_19:230  %p_shl170_cast = zext i8 %p_shl8 to i9

]]></Node>
<StgValue><ssdm name="p_shl170_cast"/></StgValue>
</operation>

<operation id="451" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:231  %empty_50 = add i9 %zext_ln214_13_cast19, %p_shl170_cast

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="452" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="288" op_0_bw="9">
<![CDATA[
hls_label_19:232  %zext_ln214_29 = zext i9 %empty_50 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_29"/></StgValue>
</operation>

<operation id="453" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:233  %lshr_ln214_21 = lshr i288 %buf2_V_load_2, %zext_ln214_29

]]></Node>
<StgValue><ssdm name="lshr_ln214_21"/></StgValue>
</operation>

<operation id="454" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="288">
<![CDATA[
hls_label_19:234  %trunc_ln214_14 = trunc i288 %lshr_ln214_21 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_14"/></StgValue>
</operation>

<operation id="455" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_19:235  %or_ln214_11 = or i5 %shl_ln, 14

]]></Node>
<StgValue><ssdm name="or_ln214_11"/></StgValue>
</operation>

<operation id="456" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="9" op_0_bw="5">
<![CDATA[
hls_label_19:236  %zext_ln214_14_cast18 = zext i5 %or_ln214_11 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_14_cast18"/></StgValue>
</operation>

<operation id="457" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
hls_label_19:237  %p_shl9 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_11, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="458" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="9" op_0_bw="8">
<![CDATA[
hls_label_19:238  %p_shl169_cast = zext i8 %p_shl9 to i9

]]></Node>
<StgValue><ssdm name="p_shl169_cast"/></StgValue>
</operation>

<operation id="459" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:239  %empty_51 = add i9 %zext_ln214_14_cast18, %p_shl169_cast

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="460" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="288" op_0_bw="9">
<![CDATA[
hls_label_19:240  %zext_ln214_30 = zext i9 %empty_51 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_30"/></StgValue>
</operation>

<operation id="461" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:241  %lshr_ln214_22 = lshr i288 %buf2_V_load_2, %zext_ln214_30

]]></Node>
<StgValue><ssdm name="lshr_ln214_22"/></StgValue>
</operation>

<operation id="462" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="8" op_0_bw="288">
<![CDATA[
hls_label_19:242  %trunc_ln214_15 = trunc i288 %lshr_ln214_22 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_15"/></StgValue>
</operation>

<operation id="463" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_19:243  %or_ln214_12 = or i5 %shl_ln, 15

]]></Node>
<StgValue><ssdm name="or_ln214_12"/></StgValue>
</operation>

<operation id="464" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="9" op_0_bw="5">
<![CDATA[
hls_label_19:244  %zext_ln214_15_cast18 = zext i5 %or_ln214_12 to i9

]]></Node>
<StgValue><ssdm name="zext_ln214_15_cast18"/></StgValue>
</operation>

<operation id="465" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
hls_label_19:245  %p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_12, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="466" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="9" op_0_bw="8">
<![CDATA[
hls_label_19:246  %p_shl_cast = zext i8 %p_shl to i9

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="467" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19:247  %empty_52 = add i9 %zext_ln214_15_cast18, %p_shl_cast

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="468" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="288" op_0_bw="9">
<![CDATA[
hls_label_19:248  %zext_ln214_31 = zext i9 %empty_52 to i288

]]></Node>
<StgValue><ssdm name="zext_ln214_31"/></StgValue>
</operation>

<operation id="469" st_id="51" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
hls_label_19:249  %lshr_ln214_23 = lshr i288 %buf2_V_load_2, %zext_ln214_31

]]></Node>
<StgValue><ssdm name="lshr_ln214_23"/></StgValue>
</operation>

<operation id="470" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="288">
<![CDATA[
hls_label_19:250  %trunc_ln214_16 = trunc i288 %lshr_ln214_23 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln214_16"/></StgValue>
</operation>

<operation id="471" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="128" op_0_bw="128" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8">
<![CDATA[
hls_label_19:251  %tmp_369 = call i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8(i8 %trunc_ln214_16, i8 %trunc_ln214_15, i8 %trunc_ln214_14, i8 %trunc_ln214_13, i8 %trunc_ln214_12, i8 %trunc_ln214_11, i8 %trunc_ln214_10, i8 %trunc_ln214_9, i8 %trunc_ln214_8, i8 %trunc_ln214_7, i8 %trunc_ln214_6, i8 %trunc_ln214_5, i8 %trunc_ln214_4, i8 %trunc_ln214_3, i8 %trunc_ln214_2, i8 %trunc_ln214_1)

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="472" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="169" op_0_bw="169" op_1_bw="169" op_2_bw="128" op_3_bw="32" op_4_bw="32">
<![CDATA[
hls_label_19:252  %p_Result_22_s = call i169 @_ssdm_op_PartSet.i169.i169.i128.i32.i32(i169 %p_0114_1_load, i128 %tmp_369, i32 0, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_22_s"/></StgValue>
</operation>

<operation id="473" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="176" op_0_bw="169">
<![CDATA[
hls_label_19:253  %zext_ln332 = zext i169 %p_Result_22_s to i176

]]></Node>
<StgValue><ssdm name="zext_ln332"/></StgValue>
</operation>

<operation id="474" st_id="51" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="176" op_2_bw="176">
<![CDATA[
hls_label_19:254  call void @_ssdm_op_Write.axis.volatile.i176P(i176* %sw0out_V, i176 %zext_ln332)

]]></Node>
<StgValue><ssdm name="write_ln333"/></StgValue>
</operation>

<operation id="475" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="169" op_1_bw="169" op_2_bw="169">
<![CDATA[
hls_label_19:257  store i169 %p_Result_22_s, i169* %p_0114_1

]]></Node>
<StgValue><ssdm name="store_ln325"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="476" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_19:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 6272, i64 6272, i64 6272)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="477" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_19:7  %tmp_355 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31)

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="478" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_19:8  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln326"/></StgValue>
</operation>

<operation id="479" st_id="52" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="176" op_2_bw="176">
<![CDATA[
hls_label_19:254  call void @_ssdm_op_Write.axis.volatile.i176P(i176* %sw0out_V, i176 %zext_ln332)

]]></Node>
<StgValue><ssdm name="write_ln333"/></StgValue>
</operation>

<operation id="480" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_19:255  %empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31, i32 %tmp_355)

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="481" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
hls_label_19:258  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln325"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="482" st_id="53" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="288" op_0_bw="288">
<![CDATA[
:0  %buf2_V_load_1 = load i288* getelementptr inbounds ([6272 x i288]* @buf2_V, i64 0, i64 3135), align 8

]]></Node>
<StgValue><ssdm name="buf2_V_load_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="483" st_id="54" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="288" op_0_bw="288">
<![CDATA[
:0  %buf2_V_load_1 = load i288* getelementptr inbounds ([6272 x i288]* @buf2_V, i64 0, i64 3135), align 8

]]></Node>
<StgValue><ssdm name="buf2_V_load_1"/></StgValue>
</operation>

<operation id="484" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="4" op_0_bw="4" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %trunc_ln296_2 = call i4 @_ssdm_op_PartSelect.i4.i288.i32.i32(i288 %buf2_V_load_1, i32 279, i32 282)

]]></Node>
<StgValue><ssdm name="trunc_ln296_2"/></StgValue>
</operation>

<operation id="485" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="4">
<![CDATA[
:2  %zext_ln321_1 = zext i4 %trunc_ln296_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln321_1"/></StgValue>
</operation>

<operation id="486" st_id="54" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %stopt_V, i8 %zext_ln321_1)

]]></Node>
<StgValue><ssdm name="write_ln337"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="487" st_id="55" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %stopt_V, i8 %zext_ln321_1)

]]></Node>
<StgValue><ssdm name="write_ln337"/></StgValue>
</operation>

<operation id="488" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0">
<![CDATA[
:4  ret void

]]></Node>
<StgValue><ssdm name="ret_ln339"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
