ARM GAS  /tmp/cczYbEKu.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 2
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"dma.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_DMA_Init,"ax",%progbits
  16              		.align	1
  17              		.p2align 2,,3
  18              		.global	MX_DMA_Init
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_DMA_Init:
  25              	.LFB64:
  26              		.file 1 "src/HAL/dma.c"
   1:src/HAL/dma.c **** /**
   2:src/HAL/dma.c ****   ******************************************************************************
   3:src/HAL/dma.c ****   * File Name          : dma.c
   4:src/HAL/dma.c ****   * Description        : This file provides code for the configuration
   5:src/HAL/dma.c ****   *                      of all the requested memory to memory DMA transfers.
   6:src/HAL/dma.c ****   ******************************************************************************
   7:src/HAL/dma.c ****   ** This notice applies to any and all portions of this file
   8:src/HAL/dma.c ****   * that are not between comment pairs USER CODE BEGIN and
   9:src/HAL/dma.c ****   * USER CODE END. Other portions of this file, whether 
  10:src/HAL/dma.c ****   * inserted by the user or by software development tools
  11:src/HAL/dma.c ****   * are owned by their respective copyright owners.
  12:src/HAL/dma.c ****   *
  13:src/HAL/dma.c ****   * COPYRIGHT(c) 2018 STMicroelectronics
  14:src/HAL/dma.c ****   *
  15:src/HAL/dma.c ****   * Redistribution and use in source and binary forms, with or without modification,
  16:src/HAL/dma.c ****   * are permitted provided that the following conditions are met:
  17:src/HAL/dma.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  18:src/HAL/dma.c ****   *      this list of conditions and the following disclaimer.
  19:src/HAL/dma.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  20:src/HAL/dma.c ****   *      this list of conditions and the following disclaimer in the documentation
  21:src/HAL/dma.c ****   *      and/or other materials provided with the distribution.
  22:src/HAL/dma.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  23:src/HAL/dma.c ****   *      may be used to endorse or promote products derived from this software
  24:src/HAL/dma.c ****   *      without specific prior written permission.
  25:src/HAL/dma.c ****   *
  26:src/HAL/dma.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:src/HAL/dma.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  28:src/HAL/dma.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  29:src/HAL/dma.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  30:src/HAL/dma.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  31:src/HAL/dma.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  32:src/HAL/dma.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
ARM GAS  /tmp/cczYbEKu.s 			page 2


  33:src/HAL/dma.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  34:src/HAL/dma.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  35:src/HAL/dma.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  36:src/HAL/dma.c ****   *
  37:src/HAL/dma.c ****   ******************************************************************************
  38:src/HAL/dma.c ****   */
  39:src/HAL/dma.c **** /* Includes ------------------------------------------------------------------*/
  40:src/HAL/dma.c **** #include "dma.h"
  41:src/HAL/dma.c **** 
  42:src/HAL/dma.c **** /* USER CODE BEGIN 0 */
  43:src/HAL/dma.c **** 
  44:src/HAL/dma.c **** /* USER CODE END 0 */
  45:src/HAL/dma.c **** 
  46:src/HAL/dma.c **** /*----------------------------------------------------------------------------*/
  47:src/HAL/dma.c **** /* Configure DMA                                                              */
  48:src/HAL/dma.c **** /*----------------------------------------------------------------------------*/
  49:src/HAL/dma.c **** 
  50:src/HAL/dma.c **** /* USER CODE BEGIN 1 */
  51:src/HAL/dma.c **** 
  52:src/HAL/dma.c **** /* USER CODE END 1 */
  53:src/HAL/dma.c **** 
  54:src/HAL/dma.c **** /** 
  55:src/HAL/dma.c ****   * Enable DMA controller clock
  56:src/HAL/dma.c ****   */
  57:src/HAL/dma.c **** void MX_DMA_Init(void) 
  58:src/HAL/dma.c **** {
  27              		.loc 1 58 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  59:src/HAL/dma.c ****   /* DMA controller clock enable */
  60:src/HAL/dma.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
  61:src/HAL/dma.c **** 
  62:src/HAL/dma.c ****   /* DMA interrupt init */
  63:src/HAL/dma.c ****   /* DMA1_Channel1_IRQn interrupt configuration */
  64:src/HAL/dma.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
  31              		.loc 1 64 0
  32 0000 0022     		movs	r2, #0
  33              	.LBB2:
  60:src/HAL/dma.c **** 
  34              		.loc 1 60 0
  35 0002 1A4B     		ldr	r3, .L3
  36              	.LBE2:
  58:src/HAL/dma.c ****   /* DMA controller clock enable */
  37              		.loc 1 58 0
  38 0004 10B5     		push	{r4, lr}
  39              		.cfi_def_cfa_offset 8
  40              		.cfi_offset 4, -8
  41              		.cfi_offset 14, -4
  42              	.LBB3:
  60:src/HAL/dma.c **** 
  43              		.loc 1 60 0
  44 0006 5C69     		ldr	r4, [r3, #20]
  45              	.LBE3:
  58:src/HAL/dma.c ****   /* DMA controller clock enable */
  46              		.loc 1 58 0
  47 0008 82B0     		sub	sp, sp, #8
ARM GAS  /tmp/cczYbEKu.s 			page 3


  48              		.cfi_def_cfa_offset 16
  49              	.LBB4:
  60:src/HAL/dma.c **** 
  50              		.loc 1 60 0
  51 000a 44F00104 		orr	r4, r4, #1
  52 000e 5C61     		str	r4, [r3, #20]
  53 0010 5B69     		ldr	r3, [r3, #20]
  54              	.LBE4:
  55              		.loc 1 64 0
  56 0012 1146     		mov	r1, r2
  57              	.LBB5:
  60:src/HAL/dma.c **** 
  58              		.loc 1 60 0
  59 0014 03F00103 		and	r3, r3, #1
  60 0018 0193     		str	r3, [sp, #4]
  61              	.LBE5:
  62              		.loc 1 64 0
  63 001a 0B20     		movs	r0, #11
  64              	.LBB6:
  60:src/HAL/dma.c **** 
  65              		.loc 1 60 0
  66 001c 019B     		ldr	r3, [sp, #4]
  67              	.LBE6:
  68              		.loc 1 64 0
  69 001e FFF7FEFF 		bl	HAL_NVIC_SetPriority
  70              	.LVL0:
  65:src/HAL/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
  71              		.loc 1 65 0
  72 0022 0B20     		movs	r0, #11
  73 0024 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  74              	.LVL1:
  66:src/HAL/dma.c ****   /* DMA1_Channel2_IRQn interrupt configuration */
  67:src/HAL/dma.c ****   HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
  75              		.loc 1 67 0
  76 0028 0022     		movs	r2, #0
  77 002a 0C20     		movs	r0, #12
  78 002c 1146     		mov	r1, r2
  79 002e FFF7FEFF 		bl	HAL_NVIC_SetPriority
  80              	.LVL2:
  68:src/HAL/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
  81              		.loc 1 68 0
  82 0032 0C20     		movs	r0, #12
  83 0034 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  84              	.LVL3:
  69:src/HAL/dma.c ****   /* DMA1_Channel3_IRQn interrupt configuration */
  70:src/HAL/dma.c ****   HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
  85              		.loc 1 70 0
  86 0038 0022     		movs	r2, #0
  87 003a 0D20     		movs	r0, #13
  88 003c 1146     		mov	r1, r2
  89 003e FFF7FEFF 		bl	HAL_NVIC_SetPriority
  90              	.LVL4:
  71:src/HAL/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
  91              		.loc 1 71 0
  92 0042 0D20     		movs	r0, #13
  93 0044 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  94              	.LVL5:
ARM GAS  /tmp/cczYbEKu.s 			page 4


  72:src/HAL/dma.c ****   /* DMA1_Channel4_IRQn interrupt configuration */
  73:src/HAL/dma.c ****   HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
  95              		.loc 1 73 0
  96 0048 0022     		movs	r2, #0
  97 004a 0E20     		movs	r0, #14
  98 004c 1146     		mov	r1, r2
  99 004e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 100              	.LVL6:
  74:src/HAL/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 101              		.loc 1 74 0
 102 0052 0E20     		movs	r0, #14
 103 0054 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 104              	.LVL7:
  75:src/HAL/dma.c ****   /* DMA1_Channel5_IRQn interrupt configuration */
  76:src/HAL/dma.c ****   HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 105              		.loc 1 76 0
 106 0058 0022     		movs	r2, #0
 107 005a 0F20     		movs	r0, #15
 108 005c 1146     		mov	r1, r2
 109 005e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 110              	.LVL8:
  77:src/HAL/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 111              		.loc 1 77 0
 112 0062 0F20     		movs	r0, #15
 113 0064 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 114              	.LVL9:
  78:src/HAL/dma.c **** 
  79:src/HAL/dma.c **** }
 115              		.loc 1 79 0
 116 0068 02B0     		add	sp, sp, #8
 117              		.cfi_def_cfa_offset 8
 118              		@ sp needed
 119 006a 10BD     		pop	{r4, pc}
 120              	.L4:
 121              		.align	2
 122              	.L3:
 123 006c 00100240 		.word	1073876992
 124              		.cfi_endproc
 125              	.LFE64:
 127              		.text
 128              	.Letext0:
 129              		.file 2 "/home/vdykyy/Install/STM-32/gcc-arm-none-eabi-6-2017-q2-update/lib/gcc/arm-none-eabi/6.3.
 130              		.file 3 "drivers/CMSIS/Include/core_cm3.h"
 131              		.file 4 "drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 132              		.file 5 "drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 133              		.file 6 "/home/vdykyy/Install/STM-32/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/
 134              		.file 7 "/home/vdykyy/Install/STM-32/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/
 135              		.file 8 "/home/vdykyy/Install/STM-32/gcc-arm-none-eabi-6-2017-q2-update/lib/gcc/arm-none-eabi/6.3.
 136              		.file 9 "/home/vdykyy/Install/STM-32/gcc-arm-none-eabi-6-2017-q2-update/arm-none-eabi/include/sys/
 137              		.file 10 "drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/cczYbEKu.s 			page 5


DEFINED SYMBOLS
                            *ABS*:0000000000000000 dma.c
     /tmp/cczYbEKu.s:16     .text.MX_DMA_Init:0000000000000000 $t
     /tmp/cczYbEKu.s:24     .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
     /tmp/cczYbEKu.s:123    .text.MX_DMA_Init:000000000000006c $d
                     .debug_frame:0000000000000010 $d
                           .group:0000000000000000 wm4.0.04924adcfdc7a6cf00118bdef9d1ce8d
                           .group:0000000000000000 wm4.main.h.40.6fe808b6568aa38f66585b648d7167ef
                           .group:0000000000000000 wm4.stm32f1xx_hal_conf.h.52.96cb61986c8bfeb3a4fa629a7a7441f6
                           .group:0000000000000000 wm4.stm32f1xx.h.57.c2a10934f4c6830aeb7e4997f02806f1
                           .group:0000000000000000 wm4.stm32f103xb.h.56.66305a77cea9d5300aac997a78930076
                           .group:0000000000000000 wm4.stdintgcc.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:0000000000000000 wm4.core_cm3.h.74.7d5fecd6d4522d755d10a23d1542f805
                           .group:0000000000000000 wm4.cmsis_gcc.h.36.67d2dcde6a14ff518eedc1d545d89a76
                           .group:0000000000000000 wm4.core_cm3.h.175.a6c441adf1a05ce96eea3cf78e6687ab
                           .group:0000000000000000 wm4.stm32f103xb.h.619.382b3c85cac6f0350ee5bfaff32e1ebc
                           .group:0000000000000000 wm4.stm32f1xx.h.180.c0013e6ebd6ad07f67c298190b8eac92
                           .group:0000000000000000 wm4._newlib_version.h.4.3572908597b70d672d181fc7fc501c19
                           .group:0000000000000000 wm4.newlib.h.21.59901f4bf241ab46c63694665baa7297
                           .group:0000000000000000 wm4.features.h.22.5cdadbb3efe495d1c9e38350b8c376c7
                           .group:0000000000000000 wm4.config.h.219.65a553ab5bef5482f0d7880b0d33015e
                           .group:0000000000000000 wm4._ansi.h.23.9f8fcfa20193763fcf364fb91705c94b
                           .group:0000000000000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:0000000000000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:0000000000000000 wm4.stddef.h.187.2ff233552538c6ff9b8575ca8ea52cb3
                           .group:0000000000000000 wm4.cdefs.h.47.e658329a094974ebad41b40c60502de7
                           .group:0000000000000000 wm4.stddef.h.39.ec95e8feac892e292b69dc7ae75b0d64
                           .group:0000000000000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:0000000000000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:0000000000000000 wm4._types.h.125.5cf8a495f1f7ef36777ad868a1e32068
                           .group:0000000000000000 wm4.stddef.h.161.5349cb105733e8777bfb0cf53c4e3f34
                           .group:0000000000000000 wm4._types.h.183.c226d164ceca1f2ecb9ae9360c54a098
                           .group:0000000000000000 wm4.reent.h.17.23b059516345f8f5abfa01ddc379570f
                           .group:0000000000000000 wm4.types.h.40.e8c16e7ec36ba55f133d0616070e25fc
                           .group:0000000000000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:0000000000000000 wm4._endian.h.31.65a10590763c3dde1ac4a7f66d7d4891
                           .group:0000000000000000 wm4.endian.h.9.49f3a4695c1b61e8a0808de3c4a106cb
                           .group:0000000000000000 wm4._timeval.h.30.0e8bfd94e85db17dda3286ee81496fe6
                           .group:0000000000000000 wm4.timespec.h.41.d855182eb0e690443ab8651bcedca6e1
                           .group:0000000000000000 wm4.select.h.30.bbece7fa40993a78092dcc5805132560
                           .group:0000000000000000 wm4.types.h.69.ed3eae3cf73030a737515151ebcab7a1
                           .group:0000000000000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:0000000000000000 wm4.stdio.h.81.8188691c2279eac7a223caa50f6694b9
                           .group:0000000000000000 wm4.stm32f1xx_hal_def.h.77.f54bfbbe3e3696aae97b05a3f338caf7
                           .group:0000000000000000 wm4.stm32f1xx_hal_rcc.h.112.09261d6ad0eef5abae6b9147d0cf5cbf
                           .group:0000000000000000 wm4.stm32f1xx_hal_rcc_ex.h.40.bb785d717afc4d2d2b63a3608cb5a0c5
                           .group:0000000000000000 wm4.stm32f1xx_hal_rcc.h.1219.902328474751456408f7d18f6caace93
                           .group:0000000000000000 wm4.stm32f1xx_hal_gpio.h.40.f1cf5d2dd589e1675a9fcd6b008c2bb6
                           .group:0000000000000000 wm4.stm32f1xx_hal_gpio_ex.h.40.30d74584c89dcd3d86d10bdbbb06cc31
                           .group:0000000000000000 wm4.stm32f1xx_hal_gpio.h.281.b26a95114b989e6edaf48d72c8710b9d
                           .group:0000000000000000 wm4.stm32f1xx_hal_dma.h.40.b1d5b41c58b583c31c61335e4c8e1bdd
                           .group:0000000000000000 wm4.stm32f1xx_hal_dma_ex.h.40.7ac05bbf95f5a25a3f4a9b9c2a14f835
                           .group:0000000000000000 wm4.stm32f1xx_hal_dma.h.427.daddf65c60854feb2dc9660a62f55b8c
                           .group:0000000000000000 wm4.stm32f1xx_hal_cortex.h.40.4f649a8bf316b7aa5d02077abd9b8999
                           .group:0000000000000000 wm4.stm32f1xx_hal_adc.h.40.3ad40e622f0cef64228eb182e4bbe00f
                           .group:0000000000000000 wm4.stm32f1xx_hal_adc_ex.h.40.3118796521817cc82626257e9c7ab79c
                           .group:0000000000000000 wm4.stm32f1xx_hal_flash.h.40.12aaef98e1fbb85e3a8f79f98532d04a
ARM GAS  /tmp/cczYbEKu.s 			page 6


                           .group:0000000000000000 wm4.stm32f1xx_hal_flash_ex.h.40.ad66c77e153bc5a4a1d60e46727f4ae5
                           .group:0000000000000000 wm4.stm32f1xx_hal_pwr.h.40.ecccf9071314b0ab3f6ffcfd7c596e95
                           .group:0000000000000000 wm4.stm32f1xx_hal_spi.h.40.5dd367ee94b0bb430a3842862fe7d7da
                           .group:0000000000000000 wm4.stm32f1xx_hal_tim.h.40.ac3feb225ff72b119eeddfe8acac07a3
                           .group:0000000000000000 wm4.stm32f1xx_hal_tim_ex.h.40.9b926a51c24898708ad2e47fd5ff9d32
                           .group:0000000000000000 wm4.stm32f1xx_hal_uart.h.40.9914ca79b81d8b23b4e5425c156b0acd
                           .group:0000000000000000 wm4.stm32f1xx_hal.h.82.f2fd9c01c6f8c9e676a37d84eb9dc553

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
