Running: xsim.dir/simTester_verilog_behav/xsimk.exe -simmode gui -wdb simTester_verilog_behav.wdb -simrunnum 0 -socket 51397
Design successfully loaded
Design Loading Memory Usage: 53140 KB (Peak: 53140 KB)
Design Loading CPU Usage: 187 ms
Simulation completed
Simulation Memory Usage: 67832 KB (Peak: 67832 KB)
Simulation CPU Usage: 15765 ms
