Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Jan 15 01:27:06 2022
| Host         : YNB running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file tetris_timing_summary_routed.rpt -pb tetris_timing_summary_routed.pb -rpx tetris_timing_summary_routed.rpx -warn_on_violation
| Design       : tetris
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (62)
5. checking no_input_delay (3)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: divs/div_reg[12]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: divs/div_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (62)
-------------------------------------------------
 There are 62 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.707        0.000                      0                  340        0.163        0.000                      0                  340        4.500        0.000                       0                   272  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.707        0.000                      0                  340        0.163        0.000                      0                  340        4.500        0.000                       0                   272  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 keypress_controller_inst/r_hold/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/r_hold/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.927ns  (logic 1.276ns (25.900%)  route 3.651ns (74.100%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.632     5.153    keypress_controller_inst/r_hold/clk
    SLICE_X60Y36         FDCE                                         r  keypress_controller_inst/r_hold/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDCE (Prop_fdce_C_Q)         0.518     5.671 r  keypress_controller_inst/r_hold/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.989     6.660    keypress_controller_inst/r_hold/state[0]
    SLICE_X58Y34         LUT3 (Prop_lut3_I1_O)        0.152     6.812 r  keypress_controller_inst/r_hold/counter[27]_i_4/O
                         net (fo=4, routed)           0.548     7.360    keypress_controller_inst/r_hold/counter[27]_i_4_n_0
    SLICE_X60Y35         LUT6 (Prop_lut6_I2_O)        0.332     7.692 r  keypress_controller_inst/r_hold/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.676     8.368    keypress_controller_inst/r_hold/counter[0]_i_6__0_n_0
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.124     8.492 r  keypress_controller_inst/r_hold/counter[0]_i_2__0/O
                         net (fo=2, routed)           0.791     9.283    keypress_controller_inst/r_hold/counter[0]_i_2__0_n_0
    SLICE_X58Y34         LUT5 (Prop_lut5_I0_O)        0.150     9.433 r  keypress_controller_inst/r_hold/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.647    10.080    keypress_controller_inst/r_hold/counter[0]_i_1__0_n_0
    SLICE_X59Y34         FDCE                                         r  keypress_controller_inst/r_hold/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.512    14.853    keypress_controller_inst/r_hold/clk
    SLICE_X59Y34         FDCE                                         r  keypress_controller_inst/r_hold/counter_reg[0]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X59Y34         FDCE (Setup_fdce_C_D)       -0.305    14.787    keypress_controller_inst/r_hold/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.721ns  (required time - arrival time)
  Source:                 keypress_controller_inst/down_hold/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/down_hold/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.428ns (27.212%)  route 3.820ns (72.788%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.636     5.157    keypress_controller_inst/down_hold/clk
    SLICE_X63Y39         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDCE (Prop_fdce_C_Q)         0.456     5.613 r  keypress_controller_inst/down_hold/counter_reg[19]/Q
                         net (fo=2, routed)           0.700     6.314    keypress_controller_inst/down_hold/counter[19]
    SLICE_X63Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.438 r  keypress_controller_inst/down_hold/counter[0]_i_11__1/O
                         net (fo=1, routed)           0.439     6.876    keypress_controller_inst/down_hold/counter[0]_i_11__1_n_0
    SLICE_X61Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.000 r  keypress_controller_inst/down_hold/counter[0]_i_9__1/O
                         net (fo=1, routed)           0.572     7.572    keypress_controller_inst/down_hold/counter[0]_i_9__1_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.696 r  keypress_controller_inst/down_hold/counter[0]_i_4__1/O
                         net (fo=2, routed)           0.579     8.275    keypress_controller_inst/down_hold/counter[0]_i_4__1_n_0
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.150     8.425 r  keypress_controller_inst/down_hold/FSM_sequential_state[1]_i_2__1/O
                         net (fo=4, routed)           0.608     9.033    keypress_controller_inst/down_hold/FSM_sequential_state[1]_i_2__1_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I4_O)        0.326     9.359 r  keypress_controller_inst/down_hold/counter[27]_i_2__1/O
                         net (fo=27, routed)          0.922    10.281    keypress_controller_inst/down_hold/counter[27]_i_2__1_n_0
    SLICE_X63Y40         LUT2 (Prop_lut2_I0_O)        0.124    10.405 r  keypress_controller_inst/down_hold/counter[22]_i_1__1/O
                         net (fo=1, routed)           0.000    10.405    keypress_controller_inst/down_hold/counter[22]_i_1__1_n_0
    SLICE_X63Y40         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.517    14.858    keypress_controller_inst/down_hold/clk
    SLICE_X63Y40         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[22]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X63Y40         FDCE (Setup_fdce_C_D)        0.029    15.126    keypress_controller_inst/down_hold/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -10.405    
  -------------------------------------------------------------------
                         slack                                  4.721    

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 keypress_controller_inst/down_hold/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/down_hold/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.246ns  (logic 1.428ns (27.222%)  route 3.818ns (72.778%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.636     5.157    keypress_controller_inst/down_hold/clk
    SLICE_X63Y39         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDCE (Prop_fdce_C_Q)         0.456     5.613 r  keypress_controller_inst/down_hold/counter_reg[19]/Q
                         net (fo=2, routed)           0.700     6.314    keypress_controller_inst/down_hold/counter[19]
    SLICE_X63Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.438 r  keypress_controller_inst/down_hold/counter[0]_i_11__1/O
                         net (fo=1, routed)           0.439     6.876    keypress_controller_inst/down_hold/counter[0]_i_11__1_n_0
    SLICE_X61Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.000 r  keypress_controller_inst/down_hold/counter[0]_i_9__1/O
                         net (fo=1, routed)           0.572     7.572    keypress_controller_inst/down_hold/counter[0]_i_9__1_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.696 r  keypress_controller_inst/down_hold/counter[0]_i_4__1/O
                         net (fo=2, routed)           0.579     8.275    keypress_controller_inst/down_hold/counter[0]_i_4__1_n_0
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.150     8.425 r  keypress_controller_inst/down_hold/FSM_sequential_state[1]_i_2__1/O
                         net (fo=4, routed)           0.608     9.033    keypress_controller_inst/down_hold/FSM_sequential_state[1]_i_2__1_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I4_O)        0.326     9.359 r  keypress_controller_inst/down_hold/counter[27]_i_2__1/O
                         net (fo=27, routed)          0.920    10.279    keypress_controller_inst/down_hold/counter[27]_i_2__1_n_0
    SLICE_X63Y40         LUT2 (Prop_lut2_I0_O)        0.124    10.403 r  keypress_controller_inst/down_hold/counter[23]_i_1__1/O
                         net (fo=1, routed)           0.000    10.403    keypress_controller_inst/down_hold/counter[23]_i_1__1_n_0
    SLICE_X63Y40         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.517    14.858    keypress_controller_inst/down_hold/clk
    SLICE_X63Y40         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[23]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X63Y40         FDCE (Setup_fdce_C_D)        0.031    15.128    keypress_controller_inst/down_hold/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                  4.725    

Slack (MET) :             4.741ns  (required time - arrival time)
  Source:                 keypress_controller_inst/down_hold/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/down_hold/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.274ns  (logic 1.454ns (27.571%)  route 3.820ns (72.429%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.636     5.157    keypress_controller_inst/down_hold/clk
    SLICE_X63Y39         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDCE (Prop_fdce_C_Q)         0.456     5.613 r  keypress_controller_inst/down_hold/counter_reg[19]/Q
                         net (fo=2, routed)           0.700     6.314    keypress_controller_inst/down_hold/counter[19]
    SLICE_X63Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.438 r  keypress_controller_inst/down_hold/counter[0]_i_11__1/O
                         net (fo=1, routed)           0.439     6.876    keypress_controller_inst/down_hold/counter[0]_i_11__1_n_0
    SLICE_X61Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.000 r  keypress_controller_inst/down_hold/counter[0]_i_9__1/O
                         net (fo=1, routed)           0.572     7.572    keypress_controller_inst/down_hold/counter[0]_i_9__1_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.696 r  keypress_controller_inst/down_hold/counter[0]_i_4__1/O
                         net (fo=2, routed)           0.579     8.275    keypress_controller_inst/down_hold/counter[0]_i_4__1_n_0
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.150     8.425 r  keypress_controller_inst/down_hold/FSM_sequential_state[1]_i_2__1/O
                         net (fo=4, routed)           0.608     9.033    keypress_controller_inst/down_hold/FSM_sequential_state[1]_i_2__1_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I4_O)        0.326     9.359 r  keypress_controller_inst/down_hold/counter[27]_i_2__1/O
                         net (fo=27, routed)          0.922    10.281    keypress_controller_inst/down_hold/counter[27]_i_2__1_n_0
    SLICE_X63Y40         LUT2 (Prop_lut2_I0_O)        0.150    10.431 r  keypress_controller_inst/down_hold/counter[25]_i_1__1/O
                         net (fo=1, routed)           0.000    10.431    keypress_controller_inst/down_hold/counter[25]_i_1__1_n_0
    SLICE_X63Y40         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.517    14.858    keypress_controller_inst/down_hold/clk
    SLICE_X63Y40         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[25]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X63Y40         FDCE (Setup_fdce_C_D)        0.075    15.172    keypress_controller_inst/down_hold/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -10.431    
  -------------------------------------------------------------------
                         slack                                  4.741    

Slack (MET) :             4.743ns  (required time - arrival time)
  Source:                 keypress_controller_inst/down_hold/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/down_hold/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.272ns  (logic 1.454ns (27.581%)  route 3.818ns (72.419%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.636     5.157    keypress_controller_inst/down_hold/clk
    SLICE_X63Y39         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDCE (Prop_fdce_C_Q)         0.456     5.613 r  keypress_controller_inst/down_hold/counter_reg[19]/Q
                         net (fo=2, routed)           0.700     6.314    keypress_controller_inst/down_hold/counter[19]
    SLICE_X63Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.438 r  keypress_controller_inst/down_hold/counter[0]_i_11__1/O
                         net (fo=1, routed)           0.439     6.876    keypress_controller_inst/down_hold/counter[0]_i_11__1_n_0
    SLICE_X61Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.000 r  keypress_controller_inst/down_hold/counter[0]_i_9__1/O
                         net (fo=1, routed)           0.572     7.572    keypress_controller_inst/down_hold/counter[0]_i_9__1_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.696 r  keypress_controller_inst/down_hold/counter[0]_i_4__1/O
                         net (fo=2, routed)           0.579     8.275    keypress_controller_inst/down_hold/counter[0]_i_4__1_n_0
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.150     8.425 r  keypress_controller_inst/down_hold/FSM_sequential_state[1]_i_2__1/O
                         net (fo=4, routed)           0.608     9.033    keypress_controller_inst/down_hold/FSM_sequential_state[1]_i_2__1_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I4_O)        0.326     9.359 r  keypress_controller_inst/down_hold/counter[27]_i_2__1/O
                         net (fo=27, routed)          0.920    10.279    keypress_controller_inst/down_hold/counter[27]_i_2__1_n_0
    SLICE_X63Y40         LUT2 (Prop_lut2_I0_O)        0.150    10.429 r  keypress_controller_inst/down_hold/counter[24]_i_1__1/O
                         net (fo=1, routed)           0.000    10.429    keypress_controller_inst/down_hold/counter[24]_i_1__1_n_0
    SLICE_X63Y40         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.517    14.858    keypress_controller_inst/down_hold/clk
    SLICE_X63Y40         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[24]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X63Y40         FDCE (Setup_fdce_C_D)        0.075    15.172    keypress_controller_inst/down_hold/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -10.429    
  -------------------------------------------------------------------
                         slack                                  4.743    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 keypress_controller_inst/down_hold/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/down_hold/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.189ns  (logic 1.439ns (27.733%)  route 3.750ns (72.267%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.636     5.157    keypress_controller_inst/down_hold/clk
    SLICE_X63Y40         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDCE (Prop_fdce_C_Q)         0.419     5.576 r  keypress_controller_inst/down_hold/counter_reg[24]/Q
                         net (fo=2, routed)           1.064     6.641    keypress_controller_inst/down_hold/counter[24]
    SLICE_X63Y40         LUT6 (Prop_lut6_I3_O)        0.296     6.937 r  keypress_controller_inst/down_hold/counter[0]_i_8__1/O
                         net (fo=1, routed)           0.621     7.557    keypress_controller_inst/down_hold/counter[0]_i_8__1_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I4_O)        0.124     7.681 r  keypress_controller_inst/down_hold/counter[0]_i_4__1/O
                         net (fo=2, routed)           0.579     8.261    keypress_controller_inst/down_hold/counter[0]_i_4__1_n_0
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.150     8.411 r  keypress_controller_inst/down_hold/FSM_sequential_state[1]_i_2__1/O
                         net (fo=4, routed)           0.608     9.019    keypress_controller_inst/down_hold/FSM_sequential_state[1]_i_2__1_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I4_O)        0.326     9.345 r  keypress_controller_inst/down_hold/counter[27]_i_2__1/O
                         net (fo=27, routed)          0.877    10.222    keypress_controller_inst/down_hold/counter[27]_i_2__1_n_0
    SLICE_X63Y39         LUT2 (Prop_lut2_I0_O)        0.124    10.346 r  keypress_controller_inst/down_hold/counter[19]_i_1__1/O
                         net (fo=1, routed)           0.000    10.346    keypress_controller_inst/down_hold/counter[19]_i_1__1_n_0
    SLICE_X63Y39         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.517    14.858    keypress_controller_inst/down_hold/clk
    SLICE_X63Y39         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[19]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X63Y39         FDCE (Setup_fdce_C_D)        0.031    15.128    keypress_controller_inst/down_hold/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -10.346    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 keypress_controller_inst/down_hold/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/down_hold/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.187ns  (logic 1.439ns (27.744%)  route 3.748ns (72.256%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.636     5.157    keypress_controller_inst/down_hold/clk
    SLICE_X63Y40         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDCE (Prop_fdce_C_Q)         0.419     5.576 r  keypress_controller_inst/down_hold/counter_reg[24]/Q
                         net (fo=2, routed)           1.064     6.641    keypress_controller_inst/down_hold/counter[24]
    SLICE_X63Y40         LUT6 (Prop_lut6_I3_O)        0.296     6.937 r  keypress_controller_inst/down_hold/counter[0]_i_8__1/O
                         net (fo=1, routed)           0.621     7.557    keypress_controller_inst/down_hold/counter[0]_i_8__1_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I4_O)        0.124     7.681 r  keypress_controller_inst/down_hold/counter[0]_i_4__1/O
                         net (fo=2, routed)           0.579     8.261    keypress_controller_inst/down_hold/counter[0]_i_4__1_n_0
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.150     8.411 r  keypress_controller_inst/down_hold/FSM_sequential_state[1]_i_2__1/O
                         net (fo=4, routed)           0.608     9.019    keypress_controller_inst/down_hold/FSM_sequential_state[1]_i_2__1_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I4_O)        0.326     9.345 r  keypress_controller_inst/down_hold/counter[27]_i_2__1/O
                         net (fo=27, routed)          0.875    10.220    keypress_controller_inst/down_hold/counter[27]_i_2__1_n_0
    SLICE_X63Y39         LUT2 (Prop_lut2_I0_O)        0.124    10.344 r  keypress_controller_inst/down_hold/counter[18]_i_1__1/O
                         net (fo=1, routed)           0.000    10.344    keypress_controller_inst/down_hold/counter[18]_i_1__1_n_0
    SLICE_X63Y39         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.517    14.858    keypress_controller_inst/down_hold/clk
    SLICE_X63Y39         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[18]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X63Y39         FDCE (Setup_fdce_C_D)        0.029    15.126    keypress_controller_inst/down_hold/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             4.798ns  (required time - arrival time)
  Source:                 keypress_controller_inst/down_hold/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/down_hold/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 1.467ns (28.121%)  route 3.750ns (71.879%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.636     5.157    keypress_controller_inst/down_hold/clk
    SLICE_X63Y40         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDCE (Prop_fdce_C_Q)         0.419     5.576 r  keypress_controller_inst/down_hold/counter_reg[24]/Q
                         net (fo=2, routed)           1.064     6.641    keypress_controller_inst/down_hold/counter[24]
    SLICE_X63Y40         LUT6 (Prop_lut6_I3_O)        0.296     6.937 r  keypress_controller_inst/down_hold/counter[0]_i_8__1/O
                         net (fo=1, routed)           0.621     7.557    keypress_controller_inst/down_hold/counter[0]_i_8__1_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I4_O)        0.124     7.681 r  keypress_controller_inst/down_hold/counter[0]_i_4__1/O
                         net (fo=2, routed)           0.579     8.261    keypress_controller_inst/down_hold/counter[0]_i_4__1_n_0
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.150     8.411 r  keypress_controller_inst/down_hold/FSM_sequential_state[1]_i_2__1/O
                         net (fo=4, routed)           0.608     9.019    keypress_controller_inst/down_hold/FSM_sequential_state[1]_i_2__1_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I4_O)        0.326     9.345 r  keypress_controller_inst/down_hold/counter[27]_i_2__1/O
                         net (fo=27, routed)          0.877    10.222    keypress_controller_inst/down_hold/counter[27]_i_2__1_n_0
    SLICE_X63Y39         LUT2 (Prop_lut2_I0_O)        0.152    10.374 r  keypress_controller_inst/down_hold/counter[20]_i_1__1/O
                         net (fo=1, routed)           0.000    10.374    keypress_controller_inst/down_hold/counter[20]_i_1__1_n_0
    SLICE_X63Y39         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.517    14.858    keypress_controller_inst/down_hold/clk
    SLICE_X63Y39         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[20]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X63Y39         FDCE (Setup_fdce_C_D)        0.075    15.172    keypress_controller_inst/down_hold/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                  4.798    

Slack (MET) :             4.800ns  (required time - arrival time)
  Source:                 keypress_controller_inst/down_hold/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/down_hold/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.215ns  (logic 1.467ns (28.132%)  route 3.748ns (71.868%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.636     5.157    keypress_controller_inst/down_hold/clk
    SLICE_X63Y40         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDCE (Prop_fdce_C_Q)         0.419     5.576 r  keypress_controller_inst/down_hold/counter_reg[24]/Q
                         net (fo=2, routed)           1.064     6.641    keypress_controller_inst/down_hold/counter[24]
    SLICE_X63Y40         LUT6 (Prop_lut6_I3_O)        0.296     6.937 r  keypress_controller_inst/down_hold/counter[0]_i_8__1/O
                         net (fo=1, routed)           0.621     7.557    keypress_controller_inst/down_hold/counter[0]_i_8__1_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I4_O)        0.124     7.681 r  keypress_controller_inst/down_hold/counter[0]_i_4__1/O
                         net (fo=2, routed)           0.579     8.261    keypress_controller_inst/down_hold/counter[0]_i_4__1_n_0
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.150     8.411 r  keypress_controller_inst/down_hold/FSM_sequential_state[1]_i_2__1/O
                         net (fo=4, routed)           0.608     9.019    keypress_controller_inst/down_hold/FSM_sequential_state[1]_i_2__1_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I4_O)        0.326     9.345 r  keypress_controller_inst/down_hold/counter[27]_i_2__1/O
                         net (fo=27, routed)          0.875    10.220    keypress_controller_inst/down_hold/counter[27]_i_2__1_n_0
    SLICE_X63Y39         LUT2 (Prop_lut2_I0_O)        0.152    10.372 r  keypress_controller_inst/down_hold/counter[21]_i_1__1/O
                         net (fo=1, routed)           0.000    10.372    keypress_controller_inst/down_hold/counter[21]_i_1__1_n_0
    SLICE_X63Y39         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.517    14.858    keypress_controller_inst/down_hold/clk
    SLICE_X63Y39         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[21]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X63Y39         FDCE (Setup_fdce_C_D)        0.075    15.172    keypress_controller_inst/down_hold/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -10.372    
  -------------------------------------------------------------------
                         slack                                  4.800    

Slack (MET) :             4.858ns  (required time - arrival time)
  Source:                 keypress_controller_inst/down_hold/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/down_hold/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.095ns  (logic 1.428ns (28.030%)  route 3.667ns (71.970%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.636     5.157    keypress_controller_inst/down_hold/clk
    SLICE_X63Y39         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDCE (Prop_fdce_C_Q)         0.456     5.613 r  keypress_controller_inst/down_hold/counter_reg[19]/Q
                         net (fo=2, routed)           0.700     6.314    keypress_controller_inst/down_hold/counter[19]
    SLICE_X63Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.438 r  keypress_controller_inst/down_hold/counter[0]_i_11__1/O
                         net (fo=1, routed)           0.439     6.876    keypress_controller_inst/down_hold/counter[0]_i_11__1_n_0
    SLICE_X61Y38         LUT5 (Prop_lut5_I4_O)        0.124     7.000 r  keypress_controller_inst/down_hold/counter[0]_i_9__1/O
                         net (fo=1, routed)           0.572     7.572    keypress_controller_inst/down_hold/counter[0]_i_9__1_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I5_O)        0.124     7.696 r  keypress_controller_inst/down_hold/counter[0]_i_4__1/O
                         net (fo=2, routed)           0.579     8.275    keypress_controller_inst/down_hold/counter[0]_i_4__1_n_0
    SLICE_X63Y36         LUT2 (Prop_lut2_I0_O)        0.150     8.425 r  keypress_controller_inst/down_hold/FSM_sequential_state[1]_i_2__1/O
                         net (fo=4, routed)           0.608     9.033    keypress_controller_inst/down_hold/FSM_sequential_state[1]_i_2__1_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I4_O)        0.326     9.359 r  keypress_controller_inst/down_hold/counter[27]_i_2__1/O
                         net (fo=27, routed)          0.769    10.128    keypress_controller_inst/down_hold/counter[27]_i_2__1_n_0
    SLICE_X61Y36         LUT2 (Prop_lut2_I0_O)        0.124    10.252 r  keypress_controller_inst/down_hold/counter[6]_i_1__1/O
                         net (fo=1, routed)           0.000    10.252    keypress_controller_inst/down_hold/counter[6]_i_1__1_n_0
    SLICE_X61Y36         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         1.513    14.854    keypress_controller_inst/down_hold/clk
    SLICE_X61Y36         FDCE                                         r  keypress_controller_inst/down_hold/counter_reg[6]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X61Y36         FDCE (Setup_fdce_C_D)        0.031    15.110    keypress_controller_inst/down_hold/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -10.252    
  -------------------------------------------------------------------
                         slack                                  4.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 tetris_controller_inst/active_rot_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tetris_controller_inst/active_rot_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.584     1.467    tetris_controller_inst/clk
    SLICE_X61Y27         FDCE                                         r  tetris_controller_inst/active_rot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  tetris_controller_inst/active_rot_reg[0]/Q
                         net (fo=10, routed)          0.110     1.718    tetris_controller_inst/active_rot[0]
    SLICE_X60Y27         LUT5 (Prop_lut5_I1_O)        0.045     1.763 r  tetris_controller_inst/active_rot[1]_i_1/O
                         net (fo=1, routed)           0.000     1.763    tetris_controller_inst/active_rot[1]_i_1_n_0
    SLICE_X60Y27         FDCE                                         r  tetris_controller_inst/active_rot_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.851     1.978    tetris_controller_inst/clk
    SLICE_X60Y27         FDCE                                         r  tetris_controller_inst/active_rot_reg[1]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X60Y27         FDCE (Hold_fdce_C_D)         0.120     1.600    tetris_controller_inst/active_rot_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/is_break_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/been_break_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.915%)  route 0.114ns (38.085%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.563     1.446    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X55Y37         FDPE                                         r  keypress_controller_inst/key_de/inst/inst/is_break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y37         FDPE (Prop_fdpe_C_Q)         0.141     1.587 r  keypress_controller_inst/key_de/inst/inst/is_break_reg/Q
                         net (fo=1, routed)           0.114     1.702    keypress_controller_inst/key_de/is_break
    SLICE_X54Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.747 r  keypress_controller_inst/key_de/been_break_i_1/O
                         net (fo=1, routed)           0.000     1.747    keypress_controller_inst/key_de/been_break_i_1_n_0
    SLICE_X54Y35         FDCE                                         r  keypress_controller_inst/key_de/been_break_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.832     1.959    keypress_controller_inst/key_de/clk
    SLICE_X54Y35         FDCE                                         r  keypress_controller_inst/key_de/been_break_reg/C
                         clock pessimism             -0.499     1.460    
    SLICE_X54Y35         FDCE (Hold_fdce_C_D)         0.121     1.581    keypress_controller_inst/key_de/been_break_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.111%)  route 0.095ns (33.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.561     1.444    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X48Y33         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.095     1.680    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk_count[3]
    SLICE_X49Y33         LUT6 (Prop_lut6_I0_O)        0.045     1.725 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_s_i_1/O
                         net (fo=1, routed)           0.000     1.725    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_s_i_1_n_0
    SLICE_X49Y33         FDPE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.829     1.956    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X49Y33         FDPE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism             -0.499     1.457    
    SLICE_X49Y33         FDPE (Hold_fdpe_C_D)         0.092     1.549    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/key_down_reg[107]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_press_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.473%)  route 0.122ns (39.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.562     1.445    keypress_controller_inst/key_de/clk
    SLICE_X55Y35         FDCE                                         r  keypress_controller_inst/key_de/key_down_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y35         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  keypress_controller_inst/key_de/key_down_reg[107]/Q
                         net (fo=2, routed)           0.122     1.708    keypress_controller_inst/key_de/key_down[107]
    SLICE_X57Y36         LUT6 (Prop_lut6_I0_O)        0.045     1.753 r  keypress_controller_inst/key_de/key_press[0]_i_1/O
                         net (fo=1, routed)           0.000     1.753    keypress_controller_inst/key_de_n_11
    SLICE_X57Y36         FDCE                                         r  keypress_controller_inst/key_press_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.832     1.959    keypress_controller_inst/clk
    SLICE_X57Y36         FDCE                                         r  keypress_controller_inst/key_press_reg[0]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X57Y36         FDCE (Hold_fdce_C_D)         0.091     1.572    keypress_controller_inst/key_press_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/op/delay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/op/op_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.562     1.445    keypress_controller_inst/key_de/op/clk
    SLICE_X54Y34         FDRE                                         r  keypress_controller_inst/key_de/op/delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDRE (Prop_fdre_C_Q)         0.148     1.593 f  keypress_controller_inst/key_de/op/delay_reg/Q
                         net (fo=1, routed)           0.059     1.652    keypress_controller_inst/key_de/op/delay
    SLICE_X54Y34         LUT2 (Prop_lut2_I1_O)        0.098     1.750 r  keypress_controller_inst/key_de/op/op_i_1/O
                         net (fo=1, routed)           0.000     1.750    keypress_controller_inst/key_de/op/op_i_1_n_0
    SLICE_X54Y34         FDRE                                         r  keypress_controller_inst/key_de/op/op_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.831     1.958    keypress_controller_inst/key_de/op/clk
    SLICE_X54Y34         FDRE                                         r  keypress_controller_inst/key_de/op/op_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X54Y34         FDRE (Hold_fdre_C_D)         0.120     1.565    keypress_controller_inst/key_de/op/op_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/key_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/key_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.485%)  route 0.155ns (45.515%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.564     1.447    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X55Y38         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y38         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  keypress_controller_inst/key_de/inst/inst/key_in_reg[6]/Q
                         net (fo=2, routed)           0.155     1.744    keypress_controller_inst/key_de/key_in[6]
    SLICE_X56Y37         LUT2 (Prop_lut2_I1_O)        0.045     1.789 r  keypress_controller_inst/key_de/key[6]_i_1/O
                         net (fo=1, routed)           0.000     1.789    keypress_controller_inst/key_de/key0_in[6]
    SLICE_X56Y37         FDCE                                         r  keypress_controller_inst/key_de/key_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.833     1.960    keypress_controller_inst/key_de/clk
    SLICE_X56Y37         FDCE                                         r  keypress_controller_inst/key_de/key_reg[6]/C
                         clock pessimism             -0.478     1.482    
    SLICE_X56Y37         FDCE (Hold_fdce_C_D)         0.120     1.602    keypress_controller_inst/key_de/key_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_press_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.958%)  route 0.086ns (29.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.565     1.448    keypress_controller_inst/key_de/clk
    SLICE_X56Y37         FDCE                                         r  keypress_controller_inst/key_de/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  keypress_controller_inst/key_de/key_reg[0]/Q
                         net (fo=15, routed)          0.086     1.698    keypress_controller_inst/key_de/Q[0]
    SLICE_X57Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.743 r  keypress_controller_inst/key_de/key_press[6]_i_1/O
                         net (fo=1, routed)           0.000     1.743    keypress_controller_inst/key_de_n_16
    SLICE_X57Y37         FDCE                                         r  keypress_controller_inst/key_press_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.833     1.960    keypress_controller_inst/clk
    SLICE_X57Y37         FDCE                                         r  keypress_controller_inst/key_press_reg[6]/C
                         clock pessimism             -0.499     1.461    
    SLICE_X57Y37         FDCE (Hold_fdce_C_D)         0.092     1.553    keypress_controller_inst/key_press_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (70.981%)  route 0.085ns (29.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.564     1.447    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X52Y39         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/Q
                         net (fo=5, routed)           0.085     1.697    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[0]
    SLICE_X53Y39         LUT6 (Prop_lut6_I2_O)        0.045     1.742 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.742    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count[2]_i_1_n_0
    SLICE_X53Y39         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.835     1.962    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X53Y39         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X53Y39         FDCE (Hold_fdce_C_D)         0.091     1.551    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_press_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.209ns (70.718%)  route 0.087ns (29.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.565     1.448    keypress_controller_inst/key_de/clk
    SLICE_X56Y37         FDCE                                         r  keypress_controller_inst/key_de/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y37         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  keypress_controller_inst/key_de/key_reg[0]/Q
                         net (fo=15, routed)          0.087     1.699    keypress_controller_inst/key_de/Q[0]
    SLICE_X57Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.744 r  keypress_controller_inst/key_de/key_press[5]_i_1/O
                         net (fo=1, routed)           0.000     1.744    keypress_controller_inst/key_de_n_15
    SLICE_X57Y37         FDCE                                         r  keypress_controller_inst/key_press_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.833     1.960    keypress_controller_inst/clk
    SLICE_X57Y37         FDCE                                         r  keypress_controller_inst/key_press_reg[5]/C
                         clock pessimism             -0.499     1.461    
    SLICE_X57Y37         FDCE (Hold_fdce_C_D)         0.091     1.552    keypress_controller_inst/key_press_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypress_controller_inst/key_de/inst/inst/key_in_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.894%)  route 0.119ns (42.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.563     1.446    keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X54Y37         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[2]/Q
                         net (fo=3, routed)           0.119     1.729    keypress_controller_inst/key_de/inst/inst/rx_data[2]
    SLICE_X54Y36         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=271, routed)         0.832     1.959    keypress_controller_inst/key_de/inst/inst/clk
    SLICE_X54Y36         FDCE                                         r  keypress_controller_inst/key_de/inst/inst/key_in_reg[2]/C
                         clock pessimism             -0.499     1.460    
    SLICE_X54Y36         FDCE (Hold_fdce_C_D)         0.076     1.536    keypress_controller_inst/key_de/inst/inst/key_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y24   divs/div_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y26   divs/div_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y26   divs/div_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y27   divs/div_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y25   divs/div_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y25   divs/div_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y25   divs/div_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y26   divs/div_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y26   divs/div_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y35   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y34   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y34   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y34   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y34   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y33   keypress_controller_inst/lc_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y33   keypress_controller_inst/lc_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y33   keypress_controller_inst/lc_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   keypress_controller_inst/lc_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y33   keypress_controller_inst/lc_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y27   divs/div_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y38   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y39   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y38   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y38   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[9]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X50Y40   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_en_reg_inv/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y39   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_out_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X49Y33   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_clk_s_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X50Y39   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_data_en_reg_inv/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y40   keypress_controller_inst/key_de/inst/inst/Ps2Interface_i/ps2_data_out_reg/C



