Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9b960eeeb73d41f6a0bc9ef2348e0517 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab2_2_1_partA_tb_behav xil_defaultlib.lab2_2_1_partA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bcdto7segment_dataflow
Compiling module xil_defaultlib.c_counter_binary_0
Compiling module xil_defaultlib.lab2_2_1
Compiling module xil_defaultlib.lab2_2_1_partA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab2_2_1_partA_tb_behav
