{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598313070275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598313070276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 25 00:51:10 2020 " "Processing started: Tue Aug 25 00:51:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598313070276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313070276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off USB-to-I2S-Converter -c USB-to-I2S-Converter " "Command: quartus_map --read_settings_files=on --write_settings_files=off USB-to-I2S-Converter -c USB-to-I2S-Converter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313070276 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1598313071054 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1598313071054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/my_nios.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/my_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios " "Found entity 1: my_nios" {  } { { "nios_custom/synthesis/my_nios.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/my_nios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_custom/synthesis/submodules/altera_reset_controller.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_custom/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_irq_mapper " "Found entity 1: my_nios_irq_mapper" {  } { { "nios_custom/synthesis/submodules/my_nios_irq_mapper.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0 " "Found entity 1: my_nios_mm_interconnect_0" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: my_nios_mm_interconnect_0_avalon_st_adapter_006" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: my_nios_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: my_nios_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios_custom/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios_custom/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_custom/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_rsp_mux_001 " "Found entity 1: my_nios_mm_interconnect_0_rsp_mux_001" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_custom/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_custom/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082851 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_custom/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_rsp_mux " "Found entity 1: my_nios_mm_interconnect_0_rsp_mux" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_mux.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_rsp_demux_002 " "Found entity 1: my_nios_mm_interconnect_0_rsp_demux_002" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_demux_002.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_rsp_demux " "Found entity 1: my_nios_mm_interconnect_0_rsp_demux" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_demux.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_cmd_mux_002 " "Found entity 1: my_nios_mm_interconnect_0_cmd_mux_002" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_mux_002.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_cmd_mux " "Found entity 1: my_nios_mm_interconnect_0_cmd_mux" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_mux.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_cmd_demux_001 " "Found entity 1: my_nios_mm_interconnect_0_cmd_demux_001" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_cmd_demux " "Found entity 1: my_nios_mm_interconnect_0_cmd_demux" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_demux.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "nios_custom/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082868 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082868 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082868 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082868 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082868 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598313082873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "nios_custom/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "nios_custom/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082876 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "nios_custom/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598313082878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "nios_custom/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "nios_custom/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nios_custom/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_custom/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082884 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel my_nios_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at my_nios_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_008.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598313082887 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel my_nios_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at my_nios_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_008.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598313082887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_router_008_default_decode " "Found entity 1: my_nios_mm_interconnect_0_router_008_default_decode" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_008.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082888 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_nios_mm_interconnect_0_router_008 " "Found entity 2: my_nios_mm_interconnect_0_router_008" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_008.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel my_nios_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at my_nios_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_004.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598313082889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel my_nios_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at my_nios_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_004.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598313082889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_router_004_default_decode " "Found entity 1: my_nios_mm_interconnect_0_router_004_default_decode" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_004.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082890 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_nios_mm_interconnect_0_router_004 " "Found entity 2: my_nios_mm_interconnect_0_router_004" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_004.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082890 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel my_nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at my_nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_002.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598313082891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel my_nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at my_nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_002.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598313082891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: my_nios_mm_interconnect_0_router_002_default_decode" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_002.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082892 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_nios_mm_interconnect_0_router_002 " "Found entity 2: my_nios_mm_interconnect_0_router_002" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_002.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082892 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel my_nios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at my_nios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_001.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598313082893 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel my_nios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at my_nios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_001.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598313082893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_router_001_default_decode " "Found entity 1: my_nios_mm_interconnect_0_router_001_default_decode" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_001.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082894 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_nios_mm_interconnect_0_router_001 " "Found entity 2: my_nios_mm_interconnect_0_router_001" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_001.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082894 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel my_nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at my_nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598313082895 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel my_nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at my_nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598313082895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_mm_interconnect_0_router_default_decode " "Found entity 1: my_nios_mm_interconnect_0_router_default_decode" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082896 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_nios_mm_interconnect_0_router " "Found entity 2: my_nios_mm_interconnect_0_router" {  } { { "nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_custom/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_custom/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_custom/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_custom/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_custom/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_timer_0 " "Found entity 1: my_nios_timer_0" {  } { { "nios_custom/synthesis/submodules/my_nios_timer_0.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_sysid_qsys_0 " "Found entity 1: my_nios_sysid_qsys_0" {  } { { "nios_custom/synthesis/submodules/my_nios_sysid_qsys_0.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_pio_1 " "Found entity 1: my_nios_pio_1" {  } { { "nios_custom/synthesis/submodules/my_nios_pio_1.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_pio_0 " "Found entity 1: my_nios_pio_0" {  } { { "nios_custom/synthesis/submodules/my_nios_pio_0.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_onchip_memory2_0 " "Found entity 1: my_nios_onchip_memory2_0" {  } { { "nios_custom/synthesis/submodules/my_nios_onchip_memory2_0.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_nios2_gen2_0 " "Found entity 1: my_nios_nios2_gen2_0" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: my_nios_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082937 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_nios_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: my_nios_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082937 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_nios_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: my_nios_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082937 ""} { "Info" "ISGN_ENTITY_NAME" "4 my_nios_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: my_nios_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082937 ""} { "Info" "ISGN_ENTITY_NAME" "5 my_nios_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: my_nios_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082937 ""} { "Info" "ISGN_ENTITY_NAME" "6 my_nios_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: my_nios_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082937 ""} { "Info" "ISGN_ENTITY_NAME" "7 my_nios_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: my_nios_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082937 ""} { "Info" "ISGN_ENTITY_NAME" "8 my_nios_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: my_nios_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082937 ""} { "Info" "ISGN_ENTITY_NAME" "9 my_nios_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: my_nios_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082937 ""} { "Info" "ISGN_ENTITY_NAME" "10 my_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: my_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082937 ""} { "Info" "ISGN_ENTITY_NAME" "11 my_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: my_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082937 ""} { "Info" "ISGN_ENTITY_NAME" "12 my_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: my_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082937 ""} { "Info" "ISGN_ENTITY_NAME" "13 my_nios_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: my_nios_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082937 ""} { "Info" "ISGN_ENTITY_NAME" "14 my_nios_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: my_nios_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082937 ""} { "Info" "ISGN_ENTITY_NAME" "15 my_nios_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: my_nios_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082937 ""} { "Info" "ISGN_ENTITY_NAME" "16 my_nios_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: my_nios_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082937 ""} { "Info" "ISGN_ENTITY_NAME" "17 my_nios_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: my_nios_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082937 ""} { "Info" "ISGN_ENTITY_NAME" "18 my_nios_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: my_nios_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082937 ""} { "Info" "ISGN_ENTITY_NAME" "19 my_nios_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: my_nios_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082937 ""} { "Info" "ISGN_ENTITY_NAME" "20 my_nios_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: my_nios_nios2_gen2_0_cpu_nios2_oci" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082937 ""} { "Info" "ISGN_ENTITY_NAME" "21 my_nios_nios2_gen2_0_cpu " "Found entity 21: my_nios_nios2_gen2_0_cpu" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: my_nios_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: my_nios_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: my_nios_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_nios2_gen2_0_cpu_test_bench " "Found entity 1: my_nios_nios2_gen2_0_cpu_test_bench" {  } { { "nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_test_bench.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_new_sdram_controller_0_input_efifo_module " "Found entity 1: my_nios_new_sdram_controller_0_input_efifo_module" {  } { { "nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082950 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_nios_new_sdram_controller_0 " "Found entity 2: my_nios_new_sdram_controller_0" {  } { { "nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nios_jtag_uart_0_sim_scfifo_w " "Found entity 1: my_nios_jtag_uart_0_sim_scfifo_w" {  } { { "nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082953 ""} { "Info" "ISGN_ENTITY_NAME" "2 my_nios_jtag_uart_0_scfifo_w " "Found entity 2: my_nios_jtag_uart_0_scfifo_w" {  } { { "nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082953 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_nios_jtag_uart_0_sim_scfifo_r " "Found entity 3: my_nios_jtag_uart_0_sim_scfifo_r" {  } { { "nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082953 ""} { "Info" "ISGN_ENTITY_NAME" "4 my_nios_jtag_uart_0_scfifo_r " "Found entity 4: my_nios_jtag_uart_0_scfifo_r" {  } { { "nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082953 ""} { "Info" "ISGN_ENTITY_NAME" "5 my_nios_jtag_uart_0 " "Found entity 5: my_nios_jtag_uart_0" {  } { { "nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb-to-i2s-converter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file usb-to-i2s-converter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 USB-to-I2S-Converter " "Found entity 1: USB-to-I2S-Converter" {  } { { "USB-to-I2S-Converter.bdf" "" { Schematic "F:/Documents/GitHub/FPG USB to I2S Converter/src/USB-to-I2S-Converter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_Manager " "Found entity 1: FIFO_Manager" {  } { { "FIFO_Manager.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/FIFO_Manager.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s_shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "I2S_shift_register.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/I2S_shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_shift_register_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s_shift_register_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_shift_register_tb " "Found entity 1: I2S_shift_register_tb" {  } { { "I2S_shift_register_tb.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/I2S_shift_register_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598313082960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313082960 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "my_nios_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at my_nios_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1598313082962 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "my_nios_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at my_nios_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1598313082962 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "my_nios_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at my_nios_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1598313082962 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "my_nios_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at my_nios_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1598313082964 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2S_shift_register_tb " "Elaborating entity \"I2S_shift_register_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1598313083088 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RST I2S_shift_register_tb.v(11) " "Verilog HDL or VHDL warning at I2S_shift_register_tb.v(11): object \"RST\" assigned a value but never read" {  } { { "I2S_shift_register_tb.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/I2S_shift_register_tb.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598313083100 "|I2S_shift_register_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "I2S_shift_register_tb.v(35) " "Verilog HDL warning at I2S_shift_register_tb.v(35): ignoring unsupported system task" {  } { { "I2S_shift_register_tb.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/I2S_shift_register_tb.v" 35 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1598313083101 "|I2S_shift_register_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "I2S_shift_register_tb.v(36) " "Verilog HDL warning at I2S_shift_register_tb.v(36): ignoring unsupported system task" {  } { { "I2S_shift_register_tb.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/I2S_shift_register_tb.v" 36 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1598313083101 "|I2S_shift_register_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 I2S_shift_register_tb.v(42) " "Verilog HDL assignment warning at I2S_shift_register_tb.v(42): truncated value with size 32 to match size of target (4)" {  } { { "I2S_shift_register_tb.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/I2S_shift_register_tb.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598313083102 "|I2S_shift_register_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register shift_register:uut " "Elaborating entity \"shift_register\" for hierarchy \"shift_register:uut\"" {  } { { "I2S_shift_register_tb.v" "uut" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/I2S_shift_register_tb.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598313083139 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2S_shift_register.v(92) " "Verilog HDL assignment warning at I2S_shift_register.v(92): truncated value with size 32 to match size of target (1)" {  } { { "I2S_shift_register.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/I2S_shift_register.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598313083142 "|I2S_shift_register_tb|shift_register:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2S_shift_register.v(103) " "Verilog HDL assignment warning at I2S_shift_register.v(103): truncated value with size 32 to match size of target (1)" {  } { { "I2S_shift_register.v" "" { Text "F:/Documents/GitHub/FPG USB to I2S Converter/src/I2S_shift_register.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598313083142 "|I2S_shift_register_tb|shift_register:uut"}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1598313083829 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1598313083837 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Documents/GitHub/FPG USB to I2S Converter/src/output_files/USB-to-I2S-Converter.map.smsg " "Generated suppressed messages file F:/Documents/GitHub/FPG USB to I2S Converter/src/output_files/USB-to-I2S-Converter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313083894 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598313085476 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug 25 00:51:25 2020 " "Processing ended: Tue Aug 25 00:51:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598313085476 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598313085476 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598313085476 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598313085476 ""}
