# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/interrupt-controller/intel,ce4100-ioapic.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: Interrupt chips

maintainers:
  - Rob Herring <robh@kernel.org>
description: |+
  * Intel I/O Advanced Programmable Interrupt Controller (IO APIC)

             

properties:
  compatible:
    items:
      - const: intel,ce4100-ioapic
    minItems: 1
    maxItems: 1
    additionalItems: false
  '#interrupt-cells':
    const: 0x2
  interrupt-controller: {}
  reg:
    minItems: 1
    maxItems: 1
    additionalItems: false
  assigned-addresses: {}
historical: |
  Interrupt chips
  ---------------

  * Intel I/O Advanced Programmable Interrupt Controller (IO APIC)

    Required properties:
    --------------------
       compatible = "intel,ce4100-ioapic";
       #interrupt-cells = <2>;

    Device's interrupt property:

       interrupts = <P S>;

    The first number (P) represents the interrupt pin which is wired to the
    IO APIC. The second number (S) represents the sense of interrupt which
    should be configured and can be one of:
      0 - Edge Rising
      1 - Level Low
      2 - Level High
      3 - Edge Falling

  * Local APIC
    Required property:

       compatible = "intel,ce4100-lapic";
