Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Apr  5 14:23:37 2022
| Host         : DESKTOP-2M97PUP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file demo_timing_summary_routed.rpt -pb demo_timing_summary_routed.pb -rpx demo_timing_summary_routed.rpx -warn_on_violation
| Design       : demo
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    204         
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (612)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (966)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (612)
--------------------------
 There are 204 register/latch pins with no clock driven by root clock pin: clockdebouncer/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 204 register/latch pins with no clock driven by root clock pin: clockdebouncer/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 204 register/latch pins with no clock driven by root clock pin: clockdebouncer/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (966)
--------------------------------------------------
 There are 966 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.128        0.000                      0                  192        0.043        0.000                      0                  192        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.128        0.000                      0                  192        0.043        0.000                      0                  192        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 clockdebouncer/CNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdebouncer/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 1.076ns (28.287%)  route 2.728ns (71.713%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.554     5.075    clockdebouncer/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  clockdebouncer/CNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clockdebouncer/CNT_reg[24]/Q
                         net (fo=3, routed)           0.721     6.252    clockdebouncer/CNT_reg_n_1_[24]
    SLICE_X30Y51         LUT4 (Prop_lut4_I1_O)        0.124     6.376 f  clockdebouncer/FSM_sequential_state[2]_i_8/O
                         net (fo=1, routed)           0.307     6.684    clockdebouncer/FSM_sequential_state[2]_i_8_n_1
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.808 f  clockdebouncer/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.667     7.475    clockdebouncer/FSM_sequential_state[2]_i_7_n_1
    SLICE_X30Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.599 f  clockdebouncer/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.431     8.029    clockdebouncer/FSM_sequential_state[2]_i_4_n_1
    SLICE_X30Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.153 r  clockdebouncer/FSM_sequential_state[2]_i_2/O
                         net (fo=2, routed)           0.601     8.755    clockdebouncer/cnt_zero__26
    SLICE_X34Y46         LUT5 (Prop_lut5_I3_O)        0.124     8.879 r  clockdebouncer/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.879    clockdebouncer/FSM_sequential_state[0]_i_1_n_1
    SLICE_X34Y46         FDRE                                         r  clockdebouncer/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.444    14.785    clockdebouncer/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clockdebouncer/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.077    15.007    clockdebouncer/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                          -8.879    
  -------------------------------------------------------------------
                         slack                                  6.128    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 clockdebouncer/CNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdebouncer/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 1.102ns (28.774%)  route 2.728ns (71.226%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.554     5.075    clockdebouncer/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  clockdebouncer/CNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  clockdebouncer/CNT_reg[24]/Q
                         net (fo=3, routed)           0.721     6.252    clockdebouncer/CNT_reg_n_1_[24]
    SLICE_X30Y51         LUT4 (Prop_lut4_I1_O)        0.124     6.376 r  clockdebouncer/FSM_sequential_state[2]_i_8/O
                         net (fo=1, routed)           0.307     6.684    clockdebouncer/FSM_sequential_state[2]_i_8_n_1
    SLICE_X30Y50         LUT5 (Prop_lut5_I4_O)        0.124     6.808 r  clockdebouncer/FSM_sequential_state[2]_i_7/O
                         net (fo=1, routed)           0.667     7.475    clockdebouncer/FSM_sequential_state[2]_i_7_n_1
    SLICE_X30Y48         LUT6 (Prop_lut6_I5_O)        0.124     7.599 r  clockdebouncer/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.431     8.029    clockdebouncer/FSM_sequential_state[2]_i_4_n_1
    SLICE_X30Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.153 f  clockdebouncer/FSM_sequential_state[2]_i_2/O
                         net (fo=2, routed)           0.601     8.755    clockdebouncer/cnt_zero__26
    SLICE_X34Y46         LUT5 (Prop_lut5_I0_O)        0.150     8.905 r  clockdebouncer/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.905    clockdebouncer/nextstate[2]
    SLICE_X34Y46         FDRE                                         r  clockdebouncer/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.444    14.785    clockdebouncer/clk_IBUF_BUFG
    SLICE_X34Y46         FDRE                                         r  clockdebouncer/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)        0.118    15.048    clockdebouncer/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -8.905    
  -------------------------------------------------------------------
                         slack                                  6.143    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 resetdebouncer/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetdebouncer/CNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.748ns (24.912%)  route 2.255ns (75.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.625     5.146    resetdebouncer/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  resetdebouncer/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.419     5.565 f  resetdebouncer/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.882     6.446    resetdebouncer/state[2]
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.329     6.775 r  resetdebouncer/CNT[27]_i_1/O
                         net (fo=28, routed)          1.373     8.148    resetdebouncer/CNT[27]_i_1_n_1
    SLICE_X64Y62         FDRE                                         r  resetdebouncer/CNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.505    14.846    resetdebouncer/clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  resetdebouncer/CNT_reg[25]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X64Y62         FDRE (Setup_fdre_C_R)       -0.727    14.356    resetdebouncer/CNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.356    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 resetdebouncer/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetdebouncer/CNT_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.748ns (24.912%)  route 2.255ns (75.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.625     5.146    resetdebouncer/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  resetdebouncer/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.419     5.565 f  resetdebouncer/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.882     6.446    resetdebouncer/state[2]
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.329     6.775 r  resetdebouncer/CNT[27]_i_1/O
                         net (fo=28, routed)          1.373     8.148    resetdebouncer/CNT[27]_i_1_n_1
    SLICE_X64Y62         FDRE                                         r  resetdebouncer/CNT_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.505    14.846    resetdebouncer/clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  resetdebouncer/CNT_reg[26]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X64Y62         FDRE (Setup_fdre_C_R)       -0.727    14.356    resetdebouncer/CNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.356    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 resetdebouncer/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetdebouncer/CNT_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 0.748ns (24.912%)  route 2.255ns (75.088%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.625     5.146    resetdebouncer/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  resetdebouncer/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.419     5.565 f  resetdebouncer/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.882     6.446    resetdebouncer/state[2]
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.329     6.775 r  resetdebouncer/CNT[27]_i_1/O
                         net (fo=28, routed)          1.373     8.148    resetdebouncer/CNT[27]_i_1_n_1
    SLICE_X64Y62         FDRE                                         r  resetdebouncer/CNT_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.505    14.846    resetdebouncer/clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  resetdebouncer/CNT_reg[27]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X64Y62         FDRE (Setup_fdre_C_R)       -0.727    14.356    resetdebouncer/CNT_reg[27]
  -------------------------------------------------------------------
                         required time                         14.356    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.233ns  (required time - arrival time)
  Source:                 resetdebouncer/CNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetdebouncer/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.738ns  (logic 1.138ns (30.448%)  route 2.600ns (69.552%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.623     5.144    resetdebouncer/clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  resetdebouncer/CNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  resetdebouncer/CNT_reg[24]/Q
                         net (fo=3, routed)           0.819     6.481    resetdebouncer/CNT_reg_n_1_[24]
    SLICE_X65Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.605 f  resetdebouncer/FSM_sequential_state[2]_i_8__0/O
                         net (fo=1, routed)           0.401     7.006    resetdebouncer/FSM_sequential_state[2]_i_8__0_n_1
    SLICE_X65Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.130 f  resetdebouncer/FSM_sequential_state[2]_i_7__0/O
                         net (fo=1, routed)           0.405     7.535    resetdebouncer/FSM_sequential_state[2]_i_7__0_n_1
    SLICE_X65Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.659 f  resetdebouncer/FSM_sequential_state[2]_i_4__0/O
                         net (fo=1, routed)           0.409     8.067    resetdebouncer/FSM_sequential_state[2]_i_4__0_n_1
    SLICE_X65Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.191 r  resetdebouncer/FSM_sequential_state[2]_i_2__0/O
                         net (fo=2, routed)           0.566     8.757    resetdebouncer/cnt_zero__26
    SLICE_X63Y57         LUT5 (Prop_lut5_I3_O)        0.124     8.881 r  resetdebouncer/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.881    resetdebouncer/FSM_sequential_state[0]_i_1__0_n_1
    SLICE_X63Y57         FDRE                                         r  resetdebouncer/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.508    14.849    resetdebouncer/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  resetdebouncer/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X63Y57         FDRE (Setup_fdre_C_D)        0.029    15.115    resetdebouncer/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -8.881    
  -------------------------------------------------------------------
                         slack                                  6.233    

Slack (MET) :             6.253ns  (required time - arrival time)
  Source:                 resetdebouncer/CNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetdebouncer/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 1.164ns (30.928%)  route 2.600ns (69.072%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.623     5.144    resetdebouncer/clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  resetdebouncer/CNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  resetdebouncer/CNT_reg[24]/Q
                         net (fo=3, routed)           0.819     6.481    resetdebouncer/CNT_reg_n_1_[24]
    SLICE_X65Y62         LUT4 (Prop_lut4_I1_O)        0.124     6.605 r  resetdebouncer/FSM_sequential_state[2]_i_8__0/O
                         net (fo=1, routed)           0.401     7.006    resetdebouncer/FSM_sequential_state[2]_i_8__0_n_1
    SLICE_X65Y61         LUT5 (Prop_lut5_I4_O)        0.124     7.130 r  resetdebouncer/FSM_sequential_state[2]_i_7__0/O
                         net (fo=1, routed)           0.405     7.535    resetdebouncer/FSM_sequential_state[2]_i_7__0_n_1
    SLICE_X65Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.659 r  resetdebouncer/FSM_sequential_state[2]_i_4__0/O
                         net (fo=1, routed)           0.409     8.067    resetdebouncer/FSM_sequential_state[2]_i_4__0_n_1
    SLICE_X65Y57         LUT6 (Prop_lut6_I5_O)        0.124     8.191 f  resetdebouncer/FSM_sequential_state[2]_i_2__0/O
                         net (fo=2, routed)           0.566     8.757    resetdebouncer/cnt_zero__26
    SLICE_X63Y57         LUT5 (Prop_lut5_I0_O)        0.150     8.907 r  resetdebouncer/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.907    resetdebouncer/nextstate[2]
    SLICE_X63Y57         FDRE                                         r  resetdebouncer/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.508    14.849    resetdebouncer/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  resetdebouncer/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X63Y57         FDRE (Setup_fdre_C_D)        0.075    15.161    resetdebouncer/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                  6.253    

Slack (MET) :             6.347ns  (required time - arrival time)
  Source:                 resetdebouncer/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetdebouncer/CNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.748ns (26.116%)  route 2.116ns (73.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.625     5.146    resetdebouncer/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  resetdebouncer/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.419     5.565 f  resetdebouncer/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.882     6.446    resetdebouncer/state[2]
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.329     6.775 r  resetdebouncer/CNT[27]_i_1/O
                         net (fo=28, routed)          1.235     8.010    resetdebouncer/CNT[27]_i_1_n_1
    SLICE_X64Y61         FDRE                                         r  resetdebouncer/CNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.506    14.847    resetdebouncer/clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  resetdebouncer/CNT_reg[21]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y61         FDRE (Setup_fdre_C_R)       -0.727    14.357    resetdebouncer/CNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                  6.347    

Slack (MET) :             6.347ns  (required time - arrival time)
  Source:                 resetdebouncer/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetdebouncer/CNT_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.748ns (26.116%)  route 2.116ns (73.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.625     5.146    resetdebouncer/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  resetdebouncer/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.419     5.565 f  resetdebouncer/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.882     6.446    resetdebouncer/state[2]
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.329     6.775 r  resetdebouncer/CNT[27]_i_1/O
                         net (fo=28, routed)          1.235     8.010    resetdebouncer/CNT[27]_i_1_n_1
    SLICE_X64Y61         FDRE                                         r  resetdebouncer/CNT_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.506    14.847    resetdebouncer/clk_IBUF_BUFG
    SLICE_X64Y61         FDRE                                         r  resetdebouncer/CNT_reg[22]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y61         FDRE (Setup_fdre_C_R)       -0.727    14.357    resetdebouncer/CNT_reg[22]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                  6.347    

Slack (MET) :             6.347ns  (required time - arrival time)
  Source:                 resetdebouncer/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetdebouncer/CNT_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.748ns (26.116%)  route 2.116ns (73.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.625     5.146    resetdebouncer/clk_IBUF_BUFG
    SLICE_X63Y57         FDRE                                         r  resetdebouncer/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y57         FDRE (Prop_fdre_C_Q)         0.419     5.565 f  resetdebouncer/FSM_sequential_state_reg[2]/Q
                         net (fo=6, routed)           0.882     6.446    resetdebouncer/state[2]
    SLICE_X63Y57         LUT2 (Prop_lut2_I0_O)        0.329     6.775 r  resetdebouncer/CNT[27]_i_1/O
                         net (fo=28, routed)          1.235     8.010    resetdebouncer/CNT[27]_i_1_n_1
    SLICE_X64Y61         FDSE                                         r  resetdebouncer/CNT_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.506    14.847    resetdebouncer/clk_IBUF_BUFG
    SLICE_X64Y61         FDSE                                         r  resetdebouncer/CNT_reg[23]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y61         FDSE (Setup_fdse_C_S)       -0.727    14.357    resetdebouncer/CNT_reg[23]
  -------------------------------------------------------------------
                         required time                         14.357    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                  6.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 clockdebouncer/CNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdebouncer/CNT_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.347ns (83.676%)  route 0.068ns (16.324%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.564     1.447    clockdebouncer/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  clockdebouncer/CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clockdebouncer/CNT_reg[16]/Q
                         net (fo=3, routed)           0.067     1.655    clockdebouncer/CNT_reg_n_1_[16]
    SLICE_X31Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.768 r  clockdebouncer/CNT0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.768    clockdebouncer/CNT0_carry__2_n_1
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.807 r  clockdebouncer/CNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.808    clockdebouncer/CNT0_carry__3_n_1
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.862 r  clockdebouncer/CNT0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.862    clockdebouncer/in4[21]
    SLICE_X31Y50         FDRE                                         r  clockdebouncer/CNT_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.958    clockdebouncer/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  clockdebouncer/CNT_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clockdebouncer/CNT_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 clockdebouncer/CNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdebouncer/CNT_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.358ns (84.098%)  route 0.068ns (15.902%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.564     1.447    clockdebouncer/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  clockdebouncer/CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clockdebouncer/CNT_reg[16]/Q
                         net (fo=3, routed)           0.067     1.655    clockdebouncer/CNT_reg_n_1_[16]
    SLICE_X31Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.768 r  clockdebouncer/CNT0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.768    clockdebouncer/CNT0_carry__2_n_1
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.807 r  clockdebouncer/CNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.808    clockdebouncer/CNT0_carry__3_n_1
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.873 r  clockdebouncer/CNT0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.873    clockdebouncer/in4[23]
    SLICE_X31Y50         FDSE                                         r  clockdebouncer/CNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.958    clockdebouncer/clk_IBUF_BUFG
    SLICE_X31Y50         FDSE                                         r  clockdebouncer/CNT_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDSE (Hold_fdse_C_D)         0.105     1.819    clockdebouncer/CNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 clockdebouncer/CNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdebouncer/CNT_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.383ns (84.980%)  route 0.068ns (15.020%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.564     1.447    clockdebouncer/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  clockdebouncer/CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clockdebouncer/CNT_reg[16]/Q
                         net (fo=3, routed)           0.067     1.655    clockdebouncer/CNT_reg_n_1_[16]
    SLICE_X31Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.768 r  clockdebouncer/CNT0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.768    clockdebouncer/CNT0_carry__2_n_1
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.807 r  clockdebouncer/CNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.808    clockdebouncer/CNT0_carry__3_n_1
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.898 r  clockdebouncer/CNT0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.898    clockdebouncer/in4[22]
    SLICE_X31Y50         FDRE                                         r  clockdebouncer/CNT_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.958    clockdebouncer/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  clockdebouncer/CNT_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clockdebouncer/CNT_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 clockdebouncer/CNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdebouncer/CNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.383ns (84.980%)  route 0.068ns (15.020%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.564     1.447    clockdebouncer/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  clockdebouncer/CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clockdebouncer/CNT_reg[16]/Q
                         net (fo=3, routed)           0.067     1.655    clockdebouncer/CNT_reg_n_1_[16]
    SLICE_X31Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.768 r  clockdebouncer/CNT0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.768    clockdebouncer/CNT0_carry__2_n_1
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.807 r  clockdebouncer/CNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.808    clockdebouncer/CNT0_carry__3_n_1
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.898 r  clockdebouncer/CNT0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.898    clockdebouncer/in4[24]
    SLICE_X31Y50         FDRE                                         r  clockdebouncer/CNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.958    clockdebouncer/clk_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  clockdebouncer/CNT_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clockdebouncer/CNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 clockdebouncer/CNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdebouncer/CNT_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.386ns (85.079%)  route 0.068ns (14.921%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.564     1.447    clockdebouncer/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  clockdebouncer/CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clockdebouncer/CNT_reg[16]/Q
                         net (fo=3, routed)           0.067     1.655    clockdebouncer/CNT_reg_n_1_[16]
    SLICE_X31Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.768 r  clockdebouncer/CNT0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.768    clockdebouncer/CNT0_carry__2_n_1
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.807 r  clockdebouncer/CNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.808    clockdebouncer/CNT0_carry__3_n_1
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.847 r  clockdebouncer/CNT0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.847    clockdebouncer/CNT0_carry__4_n_1
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.901 r  clockdebouncer/CNT0_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.901    clockdebouncer/in4[25]
    SLICE_X31Y51         FDRE                                         r  clockdebouncer/CNT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.958    clockdebouncer/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  clockdebouncer/CNT_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    clockdebouncer/CNT_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 clockdebouncer/CNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdebouncer/CNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.397ns (85.432%)  route 0.068ns (14.568%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.564     1.447    clockdebouncer/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  clockdebouncer/CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clockdebouncer/CNT_reg[16]/Q
                         net (fo=3, routed)           0.067     1.655    clockdebouncer/CNT_reg_n_1_[16]
    SLICE_X31Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.768 r  clockdebouncer/CNT0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.768    clockdebouncer/CNT0_carry__2_n_1
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.807 r  clockdebouncer/CNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.808    clockdebouncer/CNT0_carry__3_n_1
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.847 r  clockdebouncer/CNT0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.847    clockdebouncer/CNT0_carry__4_n_1
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.912 r  clockdebouncer/CNT0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.912    clockdebouncer/in4[27]
    SLICE_X31Y51         FDRE                                         r  clockdebouncer/CNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.958    clockdebouncer/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  clockdebouncer/CNT_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    clockdebouncer/CNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 clockdebouncer/CNT_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdebouncer/CNT_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.422ns (86.176%)  route 0.068ns (13.824%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.564     1.447    clockdebouncer/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  clockdebouncer/CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clockdebouncer/CNT_reg[16]/Q
                         net (fo=3, routed)           0.067     1.655    clockdebouncer/CNT_reg_n_1_[16]
    SLICE_X31Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.768 r  clockdebouncer/CNT0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.768    clockdebouncer/CNT0_carry__2_n_1
    SLICE_X31Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.807 r  clockdebouncer/CNT0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.808    clockdebouncer/CNT0_carry__3_n_1
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.847 r  clockdebouncer/CNT0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.847    clockdebouncer/CNT0_carry__4_n_1
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.937 r  clockdebouncer/CNT0_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.937    clockdebouncer/in4[26]
    SLICE_X31Y51         FDRE                                         r  clockdebouncer/CNT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.830     1.958    clockdebouncer/clk_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  clockdebouncer/CNT_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    clockdebouncer/CNT_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 clockdebouncer/CNT_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockdebouncer/CNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.564     1.447    clockdebouncer/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  clockdebouncer/CNT_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clockdebouncer/CNT_reg[13]/Q
                         net (fo=3, routed)           0.067     1.655    clockdebouncer/CNT_reg_n_1_[13]
    SLICE_X31Y48         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.779 r  clockdebouncer/CNT0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.779    clockdebouncer/in4[14]
    SLICE_X31Y48         FDRE                                         r  clockdebouncer/CNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.833     1.960    clockdebouncer/clk_IBUF_BUFG
    SLICE_X31Y48         FDRE                                         r  clockdebouncer/CNT_reg[14]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X31Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    clockdebouncer/CNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 resetdebouncer/CNT_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetdebouncer/CNT_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.590     1.473    resetdebouncer/clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  resetdebouncer/CNT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  resetdebouncer/CNT_reg[25]/Q
                         net (fo=3, routed)           0.078     1.715    resetdebouncer/CNT_reg_n_1_[25]
    SLICE_X64Y62         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.844 r  resetdebouncer/CNT0_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.844    resetdebouncer/CNT0_carry__5_n_7
    SLICE_X64Y62         FDRE                                         r  resetdebouncer/CNT_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.859     1.987    resetdebouncer/clk_IBUF_BUFG
    SLICE_X64Y62         FDRE                                         r  resetdebouncer/CNT_reg[26]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X64Y62         FDRE (Hold_fdre_C_D)         0.134     1.607    resetdebouncer/CNT_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 resetdebouncer/CNT_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetdebouncer/CNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.293ns (78.953%)  route 0.078ns (21.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.591     1.474    resetdebouncer/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  resetdebouncer/CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  resetdebouncer/CNT_reg[17]/Q
                         net (fo=3, routed)           0.078     1.716    resetdebouncer/CNT_reg_n_1_[17]
    SLICE_X64Y60         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.845 r  resetdebouncer/CNT0_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.845    resetdebouncer/CNT0_carry__3_n_7
    SLICE_X64Y60         FDRE                                         r  resetdebouncer/CNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.861     1.989    resetdebouncer/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  resetdebouncer/CNT_reg[18]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.134     1.608    resetdebouncer/CNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y46   clockdebouncer/CNT_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X31Y47   clockdebouncer/CNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y47   clockdebouncer/CNT_reg[11]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X31Y47   clockdebouncer/CNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y48   clockdebouncer/CNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y48   clockdebouncer/CNT_reg[14]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X31Y48   clockdebouncer/CNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y48   clockdebouncer/CNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y49   clockdebouncer/CNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   clockdebouncer/CNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   clockdebouncer/CNT_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   clockdebouncer/CNT_reg[10]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   clockdebouncer/CNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   clockdebouncer/CNT_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   clockdebouncer/CNT_reg[11]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   clockdebouncer/CNT_reg[12]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   clockdebouncer/CNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   clockdebouncer/CNT_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   clockdebouncer/CNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   clockdebouncer/CNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y46   clockdebouncer/CNT_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   clockdebouncer/CNT_reg[10]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   clockdebouncer/CNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   clockdebouncer/CNT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   clockdebouncer/CNT_reg[11]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   clockdebouncer/CNT_reg[12]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X31Y47   clockdebouncer/CNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   clockdebouncer/CNT_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y48   clockdebouncer/CNT_reg[13]/C



