// Seed: 3821342783
`timescale 1 ps / 1ps
`define pp_4 0
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    output supply1 id_2,
    input id_3
);
  assign id_2[1] = 1;
  logic id_4;
  logic id_5;
endmodule
