
TermProject_Code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008290  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b8  08008430  08008430  00009430  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080086e8  080086e8  0000a0b8  2**0
                  CONTENTS
  4 .ARM          00000008  080086e8  080086e8  000096e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080086f0  080086f0  0000a0b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080086f0  080086f0  000096f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080086f4  080086f4  000096f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b8  20000000  080086f8  0000a000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000454  200000b8  080087b0  0000a0b8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000050c  080087b0  0000a50c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a0b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011100  00000000  00000000  0000a0e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023e0  00000000  00000000  0001b1e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010b8  00000000  00000000  0001d5c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d41  00000000  00000000  0001e680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000181f3  00000000  00000000  0001f3c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013107  00000000  00000000  000375b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000944fe  00000000  00000000  0004a6bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000debb9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005484  00000000  00000000  000debfc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  000e4080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000b8 	.word	0x200000b8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008418 	.word	0x08008418

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000bc 	.word	0x200000bc
 80001dc:	08008418 	.word	0x08008418

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <bno055_setPage>:
uint16_t angularRateScale = 16;
uint16_t eulerScale = 16;
uint16_t magScale = 16;
uint16_t quaScale = (1<<14);    // 2^14

void bno055_setPage(uint8_t page) { bno055_writeData(BNO055_PAGE_ID, page); }
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	71fb      	strb	r3, [r7, #7]
 8000ea2:	79fb      	ldrb	r3, [r7, #7]
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	2007      	movs	r0, #7
 8000ea8:	f000 fa44 	bl	8001334 <bno055_writeData>
 8000eac:	bf00      	nop
 8000eae:	3708      	adds	r7, #8
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}

08000eb4 <bno055_setOperationMode>:
  bno055_opmode_t mode;
  bno055_readData(BNO055_OPR_MODE, &mode, 1);
  return mode;
}

void bno055_setOperationMode(bno055_opmode_t mode) {
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	4603      	mov	r3, r0
 8000ebc:	71fb      	strb	r3, [r7, #7]
  bno055_writeData(BNO055_OPR_MODE, mode);
 8000ebe:	79fb      	ldrb	r3, [r7, #7]
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	203d      	movs	r0, #61	@ 0x3d
 8000ec4:	f000 fa36 	bl	8001334 <bno055_writeData>
  if (mode == BNO055_OPERATION_MODE_CONFIG) {
 8000ec8:	79fb      	ldrb	r3, [r7, #7]
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d103      	bne.n	8000ed6 <bno055_setOperationMode+0x22>
    bno055_delay(19);
 8000ece:	2013      	movs	r0, #19
 8000ed0:	f000 fa24 	bl	800131c <bno055_delay>
  } else {
    bno055_delay(7);
  }
}
 8000ed4:	e002      	b.n	8000edc <bno055_setOperationMode+0x28>
    bno055_delay(7);
 8000ed6:	2007      	movs	r0, #7
 8000ed8:	f000 fa20 	bl	800131c <bno055_delay>
}
 8000edc:	bf00      	nop
 8000ede:	3708      	adds	r7, #8
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}

08000ee4 <bno055_setOperationModeConfig>:

void bno055_setOperationModeConfig() {
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_CONFIG);
 8000ee8:	2000      	movs	r0, #0
 8000eea:	f7ff ffe3 	bl	8000eb4 <bno055_setOperationMode>
}
 8000eee:	bf00      	nop
 8000ef0:	bd80      	pop	{r7, pc}

08000ef2 <bno055_setOperationModeNDOF>:

void bno055_setOperationModeNDOF() {
 8000ef2:	b580      	push	{r7, lr}
 8000ef4:	af00      	add	r7, sp, #0
  bno055_setOperationMode(BNO055_OPERATION_MODE_NDOF);
 8000ef6:	200c      	movs	r0, #12
 8000ef8:	f7ff ffdc 	bl	8000eb4 <bno055_setOperationMode>
}
 8000efc:	bf00      	nop
 8000efe:	bd80      	pop	{r7, pc}

08000f00 <bno055_reset>:
}

void bno055_enableExternalCrystal() { bno055_setExternalCrystalUse(true); }
void bno055_disableExternalCrystal() { bno055_setExternalCrystalUse(false); }

void bno055_reset() {
 8000f00:	b580      	push	{r7, lr}
 8000f02:	af00      	add	r7, sp, #0
  bno055_writeData(BNO055_SYS_TRIGGER, 0x20);
 8000f04:	2120      	movs	r1, #32
 8000f06:	203f      	movs	r0, #63	@ 0x3f
 8000f08:	f000 fa14 	bl	8001334 <bno055_writeData>
  bno055_delay(700);
 8000f0c:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 8000f10:	f000 fa04 	bl	800131c <bno055_delay>
}
 8000f14:	bf00      	nop
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <bno055_setup>:
  uint8_t t;
  bno055_readData(BNO055_TEMP, &t, 1);
  return t;
}

void bno055_setup() {
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
  bno055_reset();
 8000f1e:	f7ff ffef 	bl	8000f00 <bno055_reset>

  uint8_t id = 0;
 8000f22:	2300      	movs	r3, #0
 8000f24:	71fb      	strb	r3, [r7, #7]
  bno055_readData(BNO055_CHIP_ID, &id, 1);
 8000f26:	1dfb      	adds	r3, r7, #7
 8000f28:	2201      	movs	r2, #1
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	2000      	movs	r0, #0
 8000f2e:	f000 faed 	bl	800150c <bno055_readData>
  if (id != BNO055_ID) {
 8000f32:	79fb      	ldrb	r3, [r7, #7]
 8000f34:	2ba0      	cmp	r3, #160	@ 0xa0
 8000f36:	d004      	beq.n	8000f42 <bno055_setup+0x2a>
    printf("Can't find BNO055, id: 0x%02x. Please check your wiring.\r\n", id);
 8000f38:	79fb      	ldrb	r3, [r7, #7]
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	4809      	ldr	r0, [pc, #36]	@ (8000f64 <bno055_setup+0x4c>)
 8000f3e:	f005 fc15 	bl	800676c <iprintf>
  }
  bno055_setPage(0);
 8000f42:	2000      	movs	r0, #0
 8000f44:	f7ff ffa8 	bl	8000e98 <bno055_setPage>
  bno055_writeData(BNO055_SYS_TRIGGER, 0x0);
 8000f48:	2100      	movs	r1, #0
 8000f4a:	203f      	movs	r0, #63	@ 0x3f
 8000f4c:	f000 f9f2 	bl	8001334 <bno055_writeData>

  // Select BNO055 config mode
  bno055_setOperationModeConfig();
 8000f50:	f7ff ffc8 	bl	8000ee4 <bno055_setOperationModeConfig>
  bno055_delay(10);
 8000f54:	200a      	movs	r0, #10
 8000f56:	f000 f9e1 	bl	800131c <bno055_delay>
}
 8000f5a:	bf00      	nop
 8000f5c:	3708      	adds	r7, #8
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	08008430 	.word	0x08008430

08000f68 <bno055_getVector>:
  }

  bno055_setOperationMode(operationMode);
}

bno055_vector_t bno055_getVector(uint8_t vec) {
 8000f68:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000f6c:	b09e      	sub	sp, #120	@ 0x78
 8000f6e:	af00      	add	r7, sp, #0
 8000f70:	4603      	mov	r3, r0
 8000f72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  bno055_setPage(0);
 8000f76:	2000      	movs	r0, #0
 8000f78:	f7ff ff8e 	bl	8000e98 <bno055_setPage>
  uint8_t buffer[8];    // Quaternion need 8 bytes

  if (vec == BNO055_VECTOR_QUATERNION)
 8000f7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000f80:	2b20      	cmp	r3, #32
 8000f82:	d108      	bne.n	8000f96 <bno055_getVector+0x2e>
    bno055_readData(vec, buffer, 8);
 8000f84:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8000f88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000f8c:	2208      	movs	r2, #8
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f000 fabc 	bl	800150c <bno055_readData>
 8000f94:	e007      	b.n	8000fa6 <bno055_getVector+0x3e>
  else
    bno055_readData(vec, buffer, 6);
 8000f96:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 8000f9a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000f9e:	2206      	movs	r2, #6
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f000 fab3 	bl	800150c <bno055_readData>

  double scale = 1;
 8000fa6:	f04f 0200 	mov.w	r2, #0
 8000faa:	4b8b      	ldr	r3, [pc, #556]	@ (80011d8 <bno055_getVector+0x270>)
 8000fac:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70

  if (vec == BNO055_VECTOR_MAGNETOMETER) {
 8000fb0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000fb4:	2b0e      	cmp	r3, #14
 8000fb6:	d109      	bne.n	8000fcc <bno055_getVector+0x64>
    scale = magScale;
 8000fb8:	4b88      	ldr	r3, [pc, #544]	@ (80011dc <bno055_getVector+0x274>)
 8000fba:	881b      	ldrh	r3, [r3, #0]
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f7ff faa1 	bl	8000504 <__aeabi_ui2d>
 8000fc2:	4602      	mov	r2, r0
 8000fc4:	460b      	mov	r3, r1
 8000fc6:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
 8000fca:	e03e      	b.n	800104a <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_ACCELEROMETER ||
 8000fcc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000fd0:	2b08      	cmp	r3, #8
 8000fd2:	d007      	beq.n	8000fe4 <bno055_getVector+0x7c>
 8000fd4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000fd8:	2b28      	cmp	r3, #40	@ 0x28
 8000fda:	d003      	beq.n	8000fe4 <bno055_getVector+0x7c>
           vec == BNO055_VECTOR_LINEARACCEL || vec == BNO055_VECTOR_GRAVITY) {
 8000fdc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000fe0:	2b2e      	cmp	r3, #46	@ 0x2e
 8000fe2:	d109      	bne.n	8000ff8 <bno055_getVector+0x90>
    scale = accelScale;
 8000fe4:	4b7e      	ldr	r3, [pc, #504]	@ (80011e0 <bno055_getVector+0x278>)
 8000fe6:	881b      	ldrh	r3, [r3, #0]
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f7ff fa8b 	bl	8000504 <__aeabi_ui2d>
 8000fee:	4602      	mov	r2, r0
 8000ff0:	460b      	mov	r3, r1
 8000ff2:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
 8000ff6:	e028      	b.n	800104a <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_GYROSCOPE) {
 8000ff8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000ffc:	2b14      	cmp	r3, #20
 8000ffe:	d109      	bne.n	8001014 <bno055_getVector+0xac>
    scale = angularRateScale;
 8001000:	4b78      	ldr	r3, [pc, #480]	@ (80011e4 <bno055_getVector+0x27c>)
 8001002:	881b      	ldrh	r3, [r3, #0]
 8001004:	4618      	mov	r0, r3
 8001006:	f7ff fa7d 	bl	8000504 <__aeabi_ui2d>
 800100a:	4602      	mov	r2, r0
 800100c:	460b      	mov	r3, r1
 800100e:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
 8001012:	e01a      	b.n	800104a <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_EULER) {
 8001014:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001018:	2b1a      	cmp	r3, #26
 800101a:	d109      	bne.n	8001030 <bno055_getVector+0xc8>
    scale = eulerScale;
 800101c:	4b72      	ldr	r3, [pc, #456]	@ (80011e8 <bno055_getVector+0x280>)
 800101e:	881b      	ldrh	r3, [r3, #0]
 8001020:	4618      	mov	r0, r3
 8001022:	f7ff fa6f 	bl	8000504 <__aeabi_ui2d>
 8001026:	4602      	mov	r2, r0
 8001028:	460b      	mov	r3, r1
 800102a:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
 800102e:	e00c      	b.n	800104a <bno055_getVector+0xe2>
  } else if (vec == BNO055_VECTOR_QUATERNION) {
 8001030:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001034:	2b20      	cmp	r3, #32
 8001036:	d108      	bne.n	800104a <bno055_getVector+0xe2>
    scale = quaScale;
 8001038:	4b6c      	ldr	r3, [pc, #432]	@ (80011ec <bno055_getVector+0x284>)
 800103a:	881b      	ldrh	r3, [r3, #0]
 800103c:	4618      	mov	r0, r3
 800103e:	f7ff fa61 	bl	8000504 <__aeabi_ui2d>
 8001042:	4602      	mov	r2, r0
 8001044:	460b      	mov	r3, r1
 8001046:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
  }

  bno055_vector_t xyz = {.w = 0, .x = 0, .y = 0, .z = 0};
 800104a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800104e:	2220      	movs	r2, #32
 8001050:	2100      	movs	r1, #0
 8001052:	4618      	mov	r0, r3
 8001054:	f005 fcd2 	bl	80069fc <memset>
  if (vec == BNO055_VECTOR_QUATERNION) {
 8001058:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800105c:	2b20      	cmp	r3, #32
 800105e:	d150      	bne.n	8001102 <bno055_getVector+0x19a>
    xyz.w = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 8001060:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8001064:	021b      	lsls	r3, r3, #8
 8001066:	b21a      	sxth	r2, r3
 8001068:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800106c:	b21b      	sxth	r3, r3
 800106e:	4313      	orrs	r3, r2
 8001070:	b21b      	sxth	r3, r3
 8001072:	4618      	mov	r0, r3
 8001074:	f7ff fa56 	bl	8000524 <__aeabi_i2d>
 8001078:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800107c:	f7ff fbe6 	bl	800084c <__aeabi_ddiv>
 8001080:	4602      	mov	r2, r0
 8001082:	460b      	mov	r3, r1
 8001084:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    xyz.x = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 8001088:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800108c:	021b      	lsls	r3, r3, #8
 800108e:	b21a      	sxth	r2, r3
 8001090:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8001094:	b21b      	sxth	r3, r3
 8001096:	4313      	orrs	r3, r2
 8001098:	b21b      	sxth	r3, r3
 800109a:	4618      	mov	r0, r3
 800109c:	f7ff fa42 	bl	8000524 <__aeabi_i2d>
 80010a0:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80010a4:	f7ff fbd2 	bl	800084c <__aeabi_ddiv>
 80010a8:	4602      	mov	r2, r0
 80010aa:	460b      	mov	r3, r1
 80010ac:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    xyz.y = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 80010b0:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80010b4:	021b      	lsls	r3, r3, #8
 80010b6:	b21a      	sxth	r2, r3
 80010b8:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 80010bc:	b21b      	sxth	r3, r3
 80010be:	4313      	orrs	r3, r2
 80010c0:	b21b      	sxth	r3, r3
 80010c2:	4618      	mov	r0, r3
 80010c4:	f7ff fa2e 	bl	8000524 <__aeabi_i2d>
 80010c8:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80010cc:	f7ff fbbe 	bl	800084c <__aeabi_ddiv>
 80010d0:	4602      	mov	r2, r0
 80010d2:	460b      	mov	r3, r1
 80010d4:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    xyz.z = (int16_t)((buffer[7] << 8) | buffer[6]) / scale;
 80010d8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80010dc:	021b      	lsls	r3, r3, #8
 80010de:	b21a      	sxth	r2, r3
 80010e0:	f897 304e 	ldrb.w	r3, [r7, #78]	@ 0x4e
 80010e4:	b21b      	sxth	r3, r3
 80010e6:	4313      	orrs	r3, r2
 80010e8:	b21b      	sxth	r3, r3
 80010ea:	4618      	mov	r0, r3
 80010ec:	f7ff fa1a 	bl	8000524 <__aeabi_i2d>
 80010f0:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80010f4:	f7ff fbaa 	bl	800084c <__aeabi_ddiv>
 80010f8:	4602      	mov	r2, r0
 80010fa:	460b      	mov	r3, r1
 80010fc:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
 8001100:	e03b      	b.n	800117a <bno055_getVector+0x212>
  } else {
    xyz.x = (int16_t)((buffer[1] << 8) | buffer[0]) / scale;
 8001102:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8001106:	021b      	lsls	r3, r3, #8
 8001108:	b21a      	sxth	r2, r3
 800110a:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800110e:	b21b      	sxth	r3, r3
 8001110:	4313      	orrs	r3, r2
 8001112:	b21b      	sxth	r3, r3
 8001114:	4618      	mov	r0, r3
 8001116:	f7ff fa05 	bl	8000524 <__aeabi_i2d>
 800111a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800111e:	f7ff fb95 	bl	800084c <__aeabi_ddiv>
 8001122:	4602      	mov	r2, r0
 8001124:	460b      	mov	r3, r1
 8001126:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    xyz.y = (int16_t)((buffer[3] << 8) | buffer[2]) / scale;
 800112a:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800112e:	021b      	lsls	r3, r3, #8
 8001130:	b21a      	sxth	r2, r3
 8001132:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 8001136:	b21b      	sxth	r3, r3
 8001138:	4313      	orrs	r3, r2
 800113a:	b21b      	sxth	r3, r3
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff f9f1 	bl	8000524 <__aeabi_i2d>
 8001142:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001146:	f7ff fb81 	bl	800084c <__aeabi_ddiv>
 800114a:	4602      	mov	r2, r0
 800114c:	460b      	mov	r3, r1
 800114e:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    xyz.z = (int16_t)((buffer[5] << 8) | buffer[4]) / scale;
 8001152:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8001156:	021b      	lsls	r3, r3, #8
 8001158:	b21a      	sxth	r2, r3
 800115a:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 800115e:	b21b      	sxth	r3, r3
 8001160:	4313      	orrs	r3, r2
 8001162:	b21b      	sxth	r3, r3
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff f9dd 	bl	8000524 <__aeabi_i2d>
 800116a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800116e:	f7ff fb6d 	bl	800084c <__aeabi_ddiv>
 8001172:	4602      	mov	r2, r0
 8001174:	460b      	mov	r3, r1
 8001176:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
  }

  return xyz;
 800117a:	f107 0450 	add.w	r4, r7, #80	@ 0x50
 800117e:	f107 0528 	add.w	r5, r7, #40	@ 0x28
 8001182:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001184:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001186:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800118a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800118e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001192:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8001196:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 800119a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800119e:	ec49 8b14 	vmov	d4, r8, r9
 80011a2:	ec45 4b15 	vmov	d5, r4, r5
 80011a6:	ec41 0b16 	vmov	d6, r0, r1
 80011aa:	ec43 2b17 	vmov	d7, r2, r3
}
 80011ae:	eeb0 0a44 	vmov.f32	s0, s8
 80011b2:	eef0 0a64 	vmov.f32	s1, s9
 80011b6:	eeb0 1a45 	vmov.f32	s2, s10
 80011ba:	eef0 1a65 	vmov.f32	s3, s11
 80011be:	eeb0 2a46 	vmov.f32	s4, s12
 80011c2:	eef0 2a66 	vmov.f32	s5, s13
 80011c6:	eeb0 3a47 	vmov.f32	s6, s14
 80011ca:	eef0 3a67 	vmov.f32	s7, s15
 80011ce:	3778      	adds	r7, #120	@ 0x78
 80011d0:	46bd      	mov	sp, r7
 80011d2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80011d6:	bf00      	nop
 80011d8:	3ff00000 	.word	0x3ff00000
 80011dc:	20000006 	.word	0x20000006
 80011e0:	20000000 	.word	0x20000000
 80011e4:	20000002 	.word	0x20000002
 80011e8:	20000004 	.word	0x20000004
 80011ec:	20000008 	.word	0x20000008

080011f0 <bno055_getVectorEuler>:
  return bno055_getVector(BNO055_VECTOR_MAGNETOMETER);
}
bno055_vector_t bno055_getVectorGyroscope() {
  return bno055_getVector(BNO055_VECTOR_GYROSCOPE);
}
bno055_vector_t bno055_getVectorEuler() {
 80011f0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80011f4:	b090      	sub	sp, #64	@ 0x40
 80011f6:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_EULER);
 80011f8:	201a      	movs	r0, #26
 80011fa:	f7ff feb5 	bl	8000f68 <bno055_getVector>
 80011fe:	eeb0 4a40 	vmov.f32	s8, s0
 8001202:	eef0 4a60 	vmov.f32	s9, s1
 8001206:	eeb0 5a41 	vmov.f32	s10, s2
 800120a:	eef0 5a61 	vmov.f32	s11, s3
 800120e:	eeb0 6a42 	vmov.f32	s12, s4
 8001212:	eef0 6a62 	vmov.f32	s13, s5
 8001216:	eeb0 7a43 	vmov.f32	s14, s6
 800121a:	eef0 7a63 	vmov.f32	s15, s7
 800121e:	ed87 4b08 	vstr	d4, [r7, #32]
 8001222:	ed87 5b0a 	vstr	d5, [r7, #40]	@ 0x28
 8001226:	ed87 6b0c 	vstr	d6, [r7, #48]	@ 0x30
 800122a:	ed87 7b0e 	vstr	d7, [r7, #56]	@ 0x38
 800122e:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001232:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 8001236:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 800123a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800123e:	ec49 8b14 	vmov	d4, r8, r9
 8001242:	ec45 4b15 	vmov	d5, r4, r5
 8001246:	ec41 0b16 	vmov	d6, r0, r1
 800124a:	ec43 2b17 	vmov	d7, r2, r3
}
 800124e:	eeb0 0a44 	vmov.f32	s0, s8
 8001252:	eef0 0a64 	vmov.f32	s1, s9
 8001256:	eeb0 1a45 	vmov.f32	s2, s10
 800125a:	eef0 1a65 	vmov.f32	s3, s11
 800125e:	eeb0 2a46 	vmov.f32	s4, s12
 8001262:	eef0 2a66 	vmov.f32	s5, s13
 8001266:	eeb0 3a47 	vmov.f32	s6, s14
 800126a:	eef0 3a67 	vmov.f32	s7, s15
 800126e:	3740      	adds	r7, #64	@ 0x40
 8001270:	46bd      	mov	sp, r7
 8001272:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

08001276 <bno055_getVectorLinearAccel>:
bno055_vector_t bno055_getVectorLinearAccel() {
 8001276:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800127a:	b090      	sub	sp, #64	@ 0x40
 800127c:	af00      	add	r7, sp, #0
  return bno055_getVector(BNO055_VECTOR_LINEARACCEL);
 800127e:	2028      	movs	r0, #40	@ 0x28
 8001280:	f7ff fe72 	bl	8000f68 <bno055_getVector>
 8001284:	eeb0 4a40 	vmov.f32	s8, s0
 8001288:	eef0 4a60 	vmov.f32	s9, s1
 800128c:	eeb0 5a41 	vmov.f32	s10, s2
 8001290:	eef0 5a61 	vmov.f32	s11, s3
 8001294:	eeb0 6a42 	vmov.f32	s12, s4
 8001298:	eef0 6a62 	vmov.f32	s13, s5
 800129c:	eeb0 7a43 	vmov.f32	s14, s6
 80012a0:	eef0 7a63 	vmov.f32	s15, s7
 80012a4:	ed87 4b08 	vstr	d4, [r7, #32]
 80012a8:	ed87 5b0a 	vstr	d5, [r7, #40]	@ 0x28
 80012ac:	ed87 6b0c 	vstr	d6, [r7, #48]	@ 0x30
 80012b0:	ed87 7b0e 	vstr	d7, [r7, #56]	@ 0x38
 80012b4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80012b8:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	@ 0x28
 80012bc:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 80012c0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80012c4:	ec49 8b14 	vmov	d4, r8, r9
 80012c8:	ec45 4b15 	vmov	d5, r4, r5
 80012cc:	ec41 0b16 	vmov	d6, r0, r1
 80012d0:	ec43 2b17 	vmov	d7, r2, r3
}
 80012d4:	eeb0 0a44 	vmov.f32	s0, s8
 80012d8:	eef0 0a64 	vmov.f32	s1, s9
 80012dc:	eeb0 1a45 	vmov.f32	s2, s10
 80012e0:	eef0 1a65 	vmov.f32	s3, s11
 80012e4:	eeb0 2a46 	vmov.f32	s4, s12
 80012e8:	eef0 2a66 	vmov.f32	s5, s13
 80012ec:	eeb0 3a47 	vmov.f32	s6, s14
 80012f0:	eef0 3a67 	vmov.f32	s7, s15
 80012f4:	3740      	adds	r7, #64	@ 0x40
 80012f6:	46bd      	mov	sp, r7
 80012f8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

080012fc <bno055_assignI2C>:

#include "bno055.h"

I2C_HandleTypeDef *_bno055_i2c_port;

void bno055_assignI2C(I2C_HandleTypeDef *hi2c_device) {
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  _bno055_i2c_port = hi2c_device;
 8001304:	4a04      	ldr	r2, [pc, #16]	@ (8001318 <bno055_assignI2C+0x1c>)
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6013      	str	r3, [r2, #0]
}
 800130a:	bf00      	nop
 800130c:	370c      	adds	r7, #12
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	200000d4 	.word	0x200000d4

0800131c <bno055_delay>:

void bno055_delay(int time) {
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
#ifdef FREERTOS_ENABLED
  osDelay(time);
#else
  HAL_Delay(time);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	4618      	mov	r0, r3
 8001328:	f001 fb08 	bl	800293c <HAL_Delay>
#endif
}
 800132c:	bf00      	nop
 800132e:	3708      	adds	r7, #8
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}

08001334 <bno055_writeData>:

void bno055_writeData(uint8_t reg, uint8_t data) {
 8001334:	b580      	push	{r7, lr}
 8001336:	b088      	sub	sp, #32
 8001338:	af02      	add	r7, sp, #8
 800133a:	4603      	mov	r3, r0
 800133c:	460a      	mov	r2, r1
 800133e:	71fb      	strb	r3, [r7, #7]
 8001340:	4613      	mov	r3, r2
 8001342:	71bb      	strb	r3, [r7, #6]
  uint8_t txdata[2] = {reg, data};
 8001344:	79fb      	ldrb	r3, [r7, #7]
 8001346:	733b      	strb	r3, [r7, #12]
 8001348:	79bb      	ldrb	r3, [r7, #6]
 800134a:	737b      	strb	r3, [r7, #13]
  uint8_t status;
  status = HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1,
 800134c:	4b5a      	ldr	r3, [pc, #360]	@ (80014b8 <bno055_writeData+0x184>)
 800134e:	6818      	ldr	r0, [r3, #0]
 8001350:	f107 020c 	add.w	r2, r7, #12
 8001354:	230a      	movs	r3, #10
 8001356:	9300      	str	r3, [sp, #0]
 8001358:	2302      	movs	r3, #2
 800135a:	2150      	movs	r1, #80	@ 0x50
 800135c:	f001 ff06 	bl	800316c <HAL_I2C_Master_Transmit>
 8001360:	4603      	mov	r3, r0
 8001362:	75fb      	strb	r3, [r7, #23]
                                   txdata, sizeof(txdata), 10);
  if (status == HAL_OK) {
 8001364:	7dfb      	ldrb	r3, [r7, #23]
 8001366:	2b00      	cmp	r3, #0
 8001368:	f000 80a0 	beq.w	80014ac <bno055_writeData+0x178>
    return;
  }

  if (status == HAL_ERROR) {
 800136c:	7dfb      	ldrb	r3, [r7, #23]
 800136e:	2b01      	cmp	r3, #1
 8001370:	d103      	bne.n	800137a <bno055_writeData+0x46>
    printf("HAL_I2C_Master_Transmit HAL_ERROR\r\n");
 8001372:	4852      	ldr	r0, [pc, #328]	@ (80014bc <bno055_writeData+0x188>)
 8001374:	f005 fa62 	bl	800683c <puts>
 8001378:	e012      	b.n	80013a0 <bno055_writeData+0x6c>
  } else if (status == HAL_TIMEOUT) {
 800137a:	7dfb      	ldrb	r3, [r7, #23]
 800137c:	2b03      	cmp	r3, #3
 800137e:	d103      	bne.n	8001388 <bno055_writeData+0x54>
    printf("HAL_I2C_Master_Transmit HAL_TIMEOUT\r\n");
 8001380:	484f      	ldr	r0, [pc, #316]	@ (80014c0 <bno055_writeData+0x18c>)
 8001382:	f005 fa5b 	bl	800683c <puts>
 8001386:	e00b      	b.n	80013a0 <bno055_writeData+0x6c>
  } else if (status == HAL_BUSY) {
 8001388:	7dfb      	ldrb	r3, [r7, #23]
 800138a:	2b02      	cmp	r3, #2
 800138c:	d103      	bne.n	8001396 <bno055_writeData+0x62>
    printf("HAL_I2C_Master_Transmit HAL_BUSY\r\n");
 800138e:	484d      	ldr	r0, [pc, #308]	@ (80014c4 <bno055_writeData+0x190>)
 8001390:	f005 fa54 	bl	800683c <puts>
 8001394:	e004      	b.n	80013a0 <bno055_writeData+0x6c>
  } else {
    printf("Unknown status data %d", status);
 8001396:	7dfb      	ldrb	r3, [r7, #23]
 8001398:	4619      	mov	r1, r3
 800139a:	484b      	ldr	r0, [pc, #300]	@ (80014c8 <bno055_writeData+0x194>)
 800139c:	f005 f9e6 	bl	800676c <iprintf>
  }

  uint32_t error = HAL_I2C_GetError(_bno055_i2c_port);
 80013a0:	4b45      	ldr	r3, [pc, #276]	@ (80014b8 <bno055_writeData+0x184>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4618      	mov	r0, r3
 80013a6:	f002 fa1f 	bl	80037e8 <HAL_I2C_GetError>
 80013aa:	6138      	str	r0, [r7, #16]
  if (error == HAL_I2C_ERROR_NONE) {
 80013ac:	693b      	ldr	r3, [r7, #16]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d07e      	beq.n	80014b0 <bno055_writeData+0x17c>
    return;
  } else if (error == HAL_I2C_ERROR_BERR) {
 80013b2:	693b      	ldr	r3, [r7, #16]
 80013b4:	2b01      	cmp	r3, #1
 80013b6:	d103      	bne.n	80013c0 <bno055_writeData+0x8c>
    printf("HAL_I2C_ERROR_BERR\r\n");
 80013b8:	4844      	ldr	r0, [pc, #272]	@ (80014cc <bno055_writeData+0x198>)
 80013ba:	f005 fa3f 	bl	800683c <puts>
 80013be:	e021      	b.n	8001404 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_ARLO) {
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	2b02      	cmp	r3, #2
 80013c4:	d103      	bne.n	80013ce <bno055_writeData+0x9a>
    printf("HAL_I2C_ERROR_ARLO\r\n");
 80013c6:	4842      	ldr	r0, [pc, #264]	@ (80014d0 <bno055_writeData+0x19c>)
 80013c8:	f005 fa38 	bl	800683c <puts>
 80013cc:	e01a      	b.n	8001404 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_AF) {
 80013ce:	693b      	ldr	r3, [r7, #16]
 80013d0:	2b04      	cmp	r3, #4
 80013d2:	d103      	bne.n	80013dc <bno055_writeData+0xa8>
    printf("HAL_I2C_ERROR_AF\r\n");
 80013d4:	483f      	ldr	r0, [pc, #252]	@ (80014d4 <bno055_writeData+0x1a0>)
 80013d6:	f005 fa31 	bl	800683c <puts>
 80013da:	e013      	b.n	8001404 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_OVR) {
 80013dc:	693b      	ldr	r3, [r7, #16]
 80013de:	2b08      	cmp	r3, #8
 80013e0:	d103      	bne.n	80013ea <bno055_writeData+0xb6>
    printf("HAL_I2C_ERROR_OVR\r\n");
 80013e2:	483d      	ldr	r0, [pc, #244]	@ (80014d8 <bno055_writeData+0x1a4>)
 80013e4:	f005 fa2a 	bl	800683c <puts>
 80013e8:	e00c      	b.n	8001404 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_DMA) {
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	2b10      	cmp	r3, #16
 80013ee:	d103      	bne.n	80013f8 <bno055_writeData+0xc4>
    printf("HAL_I2C_ERROR_DMA\r\n");
 80013f0:	483a      	ldr	r0, [pc, #232]	@ (80014dc <bno055_writeData+0x1a8>)
 80013f2:	f005 fa23 	bl	800683c <puts>
 80013f6:	e005      	b.n	8001404 <bno055_writeData+0xd0>
  } else if (error == HAL_I2C_ERROR_TIMEOUT) {
 80013f8:	693b      	ldr	r3, [r7, #16]
 80013fa:	2b20      	cmp	r3, #32
 80013fc:	d102      	bne.n	8001404 <bno055_writeData+0xd0>
    printf("HAL_I2C_ERROR_TIMEOUT\r\n");
 80013fe:	4838      	ldr	r0, [pc, #224]	@ (80014e0 <bno055_writeData+0x1ac>)
 8001400:	f005 fa1c 	bl	800683c <puts>
  }

  HAL_I2C_StateTypeDef state = HAL_I2C_GetState(_bno055_i2c_port);
 8001404:	4b2c      	ldr	r3, [pc, #176]	@ (80014b8 <bno055_writeData+0x184>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4618      	mov	r0, r3
 800140a:	f002 f9df 	bl	80037cc <HAL_I2C_GetState>
 800140e:	4603      	mov	r3, r0
 8001410:	73fb      	strb	r3, [r7, #15]
  if (state == HAL_I2C_STATE_RESET) {
 8001412:	7bfb      	ldrb	r3, [r7, #15]
 8001414:	2b00      	cmp	r3, #0
 8001416:	d103      	bne.n	8001420 <bno055_writeData+0xec>
    printf("HAL_I2C_STATE_RESET\r\n");
 8001418:	4832      	ldr	r0, [pc, #200]	@ (80014e4 <bno055_writeData+0x1b0>)
 800141a:	f005 fa0f 	bl	800683c <puts>
 800141e:	e048      	b.n	80014b2 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_READY) {
 8001420:	7bfb      	ldrb	r3, [r7, #15]
 8001422:	2b20      	cmp	r3, #32
 8001424:	d103      	bne.n	800142e <bno055_writeData+0xfa>
    printf("HAL_I2C_STATE_RESET\r\n");
 8001426:	482f      	ldr	r0, [pc, #188]	@ (80014e4 <bno055_writeData+0x1b0>)
 8001428:	f005 fa08 	bl	800683c <puts>
 800142c:	e041      	b.n	80014b2 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY) {
 800142e:	7bfb      	ldrb	r3, [r7, #15]
 8001430:	2b24      	cmp	r3, #36	@ 0x24
 8001432:	d103      	bne.n	800143c <bno055_writeData+0x108>
    printf("HAL_I2C_STATE_BUSY\r\n");
 8001434:	482c      	ldr	r0, [pc, #176]	@ (80014e8 <bno055_writeData+0x1b4>)
 8001436:	f005 fa01 	bl	800683c <puts>
 800143a:	e03a      	b.n	80014b2 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_TX) {
 800143c:	7bfb      	ldrb	r3, [r7, #15]
 800143e:	2b21      	cmp	r3, #33	@ 0x21
 8001440:	d103      	bne.n	800144a <bno055_writeData+0x116>
    printf("HAL_I2C_STATE_BUSY_TX\r\n");
 8001442:	482a      	ldr	r0, [pc, #168]	@ (80014ec <bno055_writeData+0x1b8>)
 8001444:	f005 f9fa 	bl	800683c <puts>
 8001448:	e033      	b.n	80014b2 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_RX) {
 800144a:	7bfb      	ldrb	r3, [r7, #15]
 800144c:	2b22      	cmp	r3, #34	@ 0x22
 800144e:	d103      	bne.n	8001458 <bno055_writeData+0x124>
    printf("HAL_I2C_STATE_BUSY_RX\r\n");
 8001450:	4827      	ldr	r0, [pc, #156]	@ (80014f0 <bno055_writeData+0x1bc>)
 8001452:	f005 f9f3 	bl	800683c <puts>
 8001456:	e02c      	b.n	80014b2 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_LISTEN) {
 8001458:	7bfb      	ldrb	r3, [r7, #15]
 800145a:	2b28      	cmp	r3, #40	@ 0x28
 800145c:	d103      	bne.n	8001466 <bno055_writeData+0x132>
    printf("HAL_I2C_STATE_LISTEN\r\n");
 800145e:	4825      	ldr	r0, [pc, #148]	@ (80014f4 <bno055_writeData+0x1c0>)
 8001460:	f005 f9ec 	bl	800683c <puts>
 8001464:	e025      	b.n	80014b2 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_TX_LISTEN) {
 8001466:	7bfb      	ldrb	r3, [r7, #15]
 8001468:	2b29      	cmp	r3, #41	@ 0x29
 800146a:	d103      	bne.n	8001474 <bno055_writeData+0x140>
    printf("HAL_I2C_STATE_BUSY_TX_LISTEN\r\n");
 800146c:	4822      	ldr	r0, [pc, #136]	@ (80014f8 <bno055_writeData+0x1c4>)
 800146e:	f005 f9e5 	bl	800683c <puts>
 8001472:	e01e      	b.n	80014b2 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_BUSY_RX_LISTEN) {
 8001474:	7bfb      	ldrb	r3, [r7, #15]
 8001476:	2b2a      	cmp	r3, #42	@ 0x2a
 8001478:	d103      	bne.n	8001482 <bno055_writeData+0x14e>
    printf("HAL_I2C_STATE_BUSY_RX_LISTEN\r\n");
 800147a:	4820      	ldr	r0, [pc, #128]	@ (80014fc <bno055_writeData+0x1c8>)
 800147c:	f005 f9de 	bl	800683c <puts>
 8001480:	e017      	b.n	80014b2 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_ABORT) {
 8001482:	7bfb      	ldrb	r3, [r7, #15]
 8001484:	2b60      	cmp	r3, #96	@ 0x60
 8001486:	d103      	bne.n	8001490 <bno055_writeData+0x15c>
    printf("HAL_I2C_STATE_ABORT\r\n");
 8001488:	481d      	ldr	r0, [pc, #116]	@ (8001500 <bno055_writeData+0x1cc>)
 800148a:	f005 f9d7 	bl	800683c <puts>
 800148e:	e010      	b.n	80014b2 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_TIMEOUT) {
 8001490:	7bfb      	ldrb	r3, [r7, #15]
 8001492:	2ba0      	cmp	r3, #160	@ 0xa0
 8001494:	d103      	bne.n	800149e <bno055_writeData+0x16a>
    printf("HAL_I2C_STATE_TIMEOUT\r\n");
 8001496:	481b      	ldr	r0, [pc, #108]	@ (8001504 <bno055_writeData+0x1d0>)
 8001498:	f005 f9d0 	bl	800683c <puts>
 800149c:	e009      	b.n	80014b2 <bno055_writeData+0x17e>
  } else if (state == HAL_I2C_STATE_ERROR) {
 800149e:	7bfb      	ldrb	r3, [r7, #15]
 80014a0:	2be0      	cmp	r3, #224	@ 0xe0
 80014a2:	d106      	bne.n	80014b2 <bno055_writeData+0x17e>
    printf("HAL_I2C_STATE_ERROR\r\n");
 80014a4:	4818      	ldr	r0, [pc, #96]	@ (8001508 <bno055_writeData+0x1d4>)
 80014a6:	f005 f9c9 	bl	800683c <puts>
 80014aa:	e002      	b.n	80014b2 <bno055_writeData+0x17e>
    return;
 80014ac:	bf00      	nop
 80014ae:	e000      	b.n	80014b2 <bno055_writeData+0x17e>
    return;
 80014b0:	bf00      	nop
  }
  // while (HAL_I2C_GetState(_bno055_i2c_port) != HAL_I2C_STATE_READY) {}
  // return;
}
 80014b2:	3718      	adds	r7, #24
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	200000d4 	.word	0x200000d4
 80014bc:	0800846c 	.word	0x0800846c
 80014c0:	08008490 	.word	0x08008490
 80014c4:	080084b8 	.word	0x080084b8
 80014c8:	080084dc 	.word	0x080084dc
 80014cc:	080084f4 	.word	0x080084f4
 80014d0:	08008508 	.word	0x08008508
 80014d4:	0800851c 	.word	0x0800851c
 80014d8:	08008530 	.word	0x08008530
 80014dc:	08008544 	.word	0x08008544
 80014e0:	08008558 	.word	0x08008558
 80014e4:	08008570 	.word	0x08008570
 80014e8:	08008588 	.word	0x08008588
 80014ec:	0800859c 	.word	0x0800859c
 80014f0:	080085b4 	.word	0x080085b4
 80014f4:	080085cc 	.word	0x080085cc
 80014f8:	080085e4 	.word	0x080085e4
 80014fc:	08008604 	.word	0x08008604
 8001500:	08008624 	.word	0x08008624
 8001504:	0800863c 	.word	0x0800863c
 8001508:	08008654 	.word	0x08008654

0800150c <bno055_readData>:

void bno055_readData(uint8_t reg, uint8_t *data, uint8_t len) {
 800150c:	b580      	push	{r7, lr}
 800150e:	b084      	sub	sp, #16
 8001510:	af02      	add	r7, sp, #8
 8001512:	4603      	mov	r3, r0
 8001514:	6039      	str	r1, [r7, #0]
 8001516:	71fb      	strb	r3, [r7, #7]
 8001518:	4613      	mov	r3, r2
 800151a:	71bb      	strb	r3, [r7, #6]
  HAL_I2C_Master_Transmit(_bno055_i2c_port, BNO055_I2C_ADDR << 1, &reg, 1,
 800151c:	4b0b      	ldr	r3, [pc, #44]	@ (800154c <bno055_readData+0x40>)
 800151e:	6818      	ldr	r0, [r3, #0]
 8001520:	1dfa      	adds	r2, r7, #7
 8001522:	2364      	movs	r3, #100	@ 0x64
 8001524:	9300      	str	r3, [sp, #0]
 8001526:	2301      	movs	r3, #1
 8001528:	2150      	movs	r1, #80	@ 0x50
 800152a:	f001 fe1f 	bl	800316c <HAL_I2C_Master_Transmit>
                          100);
  HAL_I2C_Master_Receive(_bno055_i2c_port, BNO055_I2C_ADDR << 1, data, len,
 800152e:	4b07      	ldr	r3, [pc, #28]	@ (800154c <bno055_readData+0x40>)
 8001530:	6818      	ldr	r0, [r3, #0]
 8001532:	79bb      	ldrb	r3, [r7, #6]
 8001534:	b29b      	uxth	r3, r3
 8001536:	2264      	movs	r2, #100	@ 0x64
 8001538:	9200      	str	r2, [sp, #0]
 800153a:	683a      	ldr	r2, [r7, #0]
 800153c:	2150      	movs	r1, #80	@ 0x50
 800153e:	f001 ff13 	bl	8003368 <HAL_I2C_Master_Receive>
                         100);
  // HAL_I2C_Mem_Read(_bno055_i2c_port, BNO055_I2C_ADDR_LO<<1, reg,
  // I2C_MEMADD_SIZE_8BIT, data, len, 100);
}
 8001542:	bf00      	nop
 8001544:	3708      	adds	r7, #8
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	200000d4 	.word	0x200000d4

08001550 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001550:	b5b0      	push	{r4, r5, r7, lr}
 8001552:	b090      	sub	sp, #64	@ 0x40
 8001554:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001556:	f001 f97f 	bl	8002858 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800155a:	f000 f96d 	bl	8001838 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800155e:	f000 fbc1 	bl	8001ce4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001562:	f000 fb95 	bl	8001c90 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8001566:	f000 f9cf 	bl	8001908 <MX_I2C1_Init>
  MX_I2C2_Init();
 800156a:	f000 f9fb 	bl	8001964 <MX_I2C2_Init>
  MX_TIM3_Init();
 800156e:	f000 facd 	bl	8001b0c <MX_TIM3_Init>
  MX_TIM4_Init();
 8001572:	f000 fb29 	bl	8001bc8 <MX_TIM4_Init>
  MX_TIM1_Init();
 8001576:	f000 fa23 	bl	80019c0 <MX_TIM1_Init>
  MX_TIM2_Init();
 800157a:	f000 fa79 	bl	8001a70 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  // Initialize BNO

  bno055_assignI2C(&hi2c2);
 800157e:	4896      	ldr	r0, [pc, #600]	@ (80017d8 <main+0x288>)
 8001580:	f7ff febc 	bl	80012fc <bno055_assignI2C>
  bno055_setup();
 8001584:	f7ff fcc8 	bl	8000f18 <bno055_setup>
  bno055_setOperationModeNDOF();
 8001588:	f7ff fcb3 	bl	8000ef2 <bno055_setOperationModeNDOF>
//  PID_SetSampleTime(&PITCH_PID, 500);
//  PID_SetOutputLimits(&PITCH_PID, 250,500);
//
//  PID(&PITCH_PID, &Roll, &PITCH_PIDOut, &ACC_PIDOut, 1, 0, 0, _PID_P_ON_E, _PID_CD_DIRECT);

  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL); // Enable Encoder mode on TIM3
 800158c:	213c      	movs	r1, #60	@ 0x3c
 800158e:	4893      	ldr	r0, [pc, #588]	@ (80017dc <main+0x28c>)
 8001590:	f003 fcd6 	bl	8004f40 <HAL_TIM_Encoder_Start>

  HAL_TIM_Base_Start_IT(&htim2);
 8001594:	4892      	ldr	r0, [pc, #584]	@ (80017e0 <main+0x290>)
 8001596:	f003 f961 	bl	800485c <HAL_TIM_Base_Start_IT>

  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_3);  // Enable Interrupts for E-Stop
 800159a:	2108      	movs	r1, #8
 800159c:	4891      	ldr	r0, [pc, #580]	@ (80017e4 <main+0x294>)
 800159e:	f003 fb0f 	bl	8004bc0 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_4);
 80015a2:	210c      	movs	r1, #12
 80015a4:	488f      	ldr	r0, [pc, #572]	@ (80017e4 <main+0x294>)
 80015a6:	f003 fb0b 	bl	8004bc0 <HAL_TIM_IC_Start_IT>

  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);    // Enable PWM for motor driver input
 80015aa:	2108      	movs	r1, #8
 80015ac:	488e      	ldr	r0, [pc, #568]	@ (80017e8 <main+0x298>)
 80015ae:	f003 fa07 	bl	80049c0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 80015b2:	210c      	movs	r1, #12
 80015b4:	488c      	ldr	r0, [pc, #560]	@ (80017e8 <main+0x298>)
 80015b6:	f003 fa03 	bl	80049c0 <HAL_TIM_PWM_Start>
	  //HAL_UART_Transmit(&huart1,buffer,n,400);
//	  n = sprintf(buffer, "Chan 2 Width: %d \r\n", usWidth2);
//	  HAL_UART_Transmit(&huart1,buffer,n,400);
	  //HAL_Delay(250);

	  if ((usWidth2 > 500)&&(usWidth2 < 850)){
 80015ba:	4b8c      	ldr	r3, [pc, #560]	@ (80017ec <main+0x29c>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80015c2:	d90c      	bls.n	80015de <main+0x8e>
 80015c4:	4b89      	ldr	r3, [pc, #548]	@ (80017ec <main+0x29c>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	f240 3251 	movw	r2, #849	@ 0x351
 80015cc:	4293      	cmp	r3, r2
 80015ce:	d806      	bhi.n	80015de <main+0x8e>
		  set_duty(&mot1,0);
 80015d0:	2100      	movs	r1, #0
 80015d2:	4887      	ldr	r0, [pc, #540]	@ (80017f0 <main+0x2a0>)
 80015d4:	f000 fda6 	bl	8002124 <set_duty>
		  exit(0);
 80015d8:	2000      	movs	r0, #0
 80015da:	f004 fff3 	bl	80065c4 <exit>


	  // Get BNO Angles for PID
	  // (Really only need the pitch; Also depends on where we secure it)

	  bno055_vector_t a = bno055_getVectorEuler();
 80015de:	f7ff fe07 	bl	80011f0 <bno055_getVectorEuler>
 80015e2:	eeb0 4a40 	vmov.f32	s8, s0
 80015e6:	eef0 4a60 	vmov.f32	s9, s1
 80015ea:	eeb0 5a41 	vmov.f32	s10, s2
 80015ee:	eef0 5a61 	vmov.f32	s11, s3
 80015f2:	eeb0 6a42 	vmov.f32	s12, s4
 80015f6:	eef0 6a62 	vmov.f32	s13, s5
 80015fa:	eeb0 7a43 	vmov.f32	s14, s6
 80015fe:	eef0 7a63 	vmov.f32	s15, s7
 8001602:	ed87 4b00 	vstr	d4, [r7]
 8001606:	ed87 5b02 	vstr	d5, [r7, #8]
 800160a:	ed87 6b04 	vstr	d6, [r7, #16]
 800160e:	ed87 7b06 	vstr	d7, [r7, #24]
	  Heading = a.x;
 8001612:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001616:	4610      	mov	r0, r2
 8001618:	4619      	mov	r1, r3
 800161a:	f7ff fa9d 	bl	8000b58 <__aeabi_d2iz>
 800161e:	4603      	mov	r3, r0
 8001620:	4a74      	ldr	r2, [pc, #464]	@ (80017f4 <main+0x2a4>)
 8001622:	6013      	str	r3, [r2, #0]
	  Roll = a.y;
 8001624:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001628:	4973      	ldr	r1, [pc, #460]	@ (80017f8 <main+0x2a8>)
 800162a:	e9c1 2300 	strd	r2, r3, [r1]
	  Pitch = a.z;
 800162e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001632:	4972      	ldr	r1, [pc, #456]	@ (80017fc <main+0x2ac>)
 8001634:	e9c1 2300 	strd	r2, r3, [r1]

	  // Get BNO055 Linear Accel Data to Calculate Vel for PID
	  // And use Accel for other PID

	  bno055_vector_t v = bno055_getVectorLinearAccel();
 8001638:	f7ff fe1d 	bl	8001276 <bno055_getVectorLinearAccel>
 800163c:	eeb0 4a40 	vmov.f32	s8, s0
 8001640:	eef0 4a60 	vmov.f32	s9, s1
 8001644:	eeb0 5a41 	vmov.f32	s10, s2
 8001648:	eef0 5a61 	vmov.f32	s11, s3
 800164c:	eeb0 6a42 	vmov.f32	s12, s4
 8001650:	eef0 6a62 	vmov.f32	s13, s5
 8001654:	eeb0 7a43 	vmov.f32	s14, s6
 8001658:	eef0 7a63 	vmov.f32	s15, s7
 800165c:	ed87 4b08 	vstr	d4, [r7, #32]
 8001660:	ed87 5b0a 	vstr	d5, [r7, #40]	@ 0x28
 8001664:	ed87 6b0c 	vstr	d6, [r7, #48]	@ 0x30
 8001668:	ed87 7b0e 	vstr	d7, [r7, #56]	@ 0x38

	  Vel_x_Cap = v.x;  // First Captures for Vel Calcs
 800166c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001670:	4610      	mov	r0, r2
 8001672:	4619      	mov	r1, r3
 8001674:	f7ff fa70 	bl	8000b58 <__aeabi_d2iz>
 8001678:	4603      	mov	r3, r0
 800167a:	4a61      	ldr	r2, [pc, #388]	@ (8001800 <main+0x2b0>)
 800167c:	6013      	str	r3, [r2, #0]
	  Vel_y_Cap = v.y;
 800167e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001682:	4610      	mov	r0, r2
 8001684:	4619      	mov	r1, r3
 8001686:	f7ff fa67 	bl	8000b58 <__aeabi_d2iz>
 800168a:	4603      	mov	r3, r0
 800168c:	4a5d      	ldr	r2, [pc, #372]	@ (8001804 <main+0x2b4>)
 800168e:	6013      	str	r3, [r2, #0]
	  Vel_z_Cap = v.z;
 8001690:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001694:	4610      	mov	r0, r2
 8001696:	4619      	mov	r1, r3
 8001698:	f7ff fa5e 	bl	8000b58 <__aeabi_d2iz>
 800169c:	4603      	mov	r3, r0
 800169e:	4a5a      	ldr	r2, [pc, #360]	@ (8001808 <main+0x2b8>)
 80016a0:	6013      	str	r3, [r2, #0]

	  Accel_Total = sqrt(pow(Vel_x_Cap,2) + pow(Vel_y_Cap,2));
 80016a2:	4b57      	ldr	r3, [pc, #348]	@ (8001800 <main+0x2b0>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7fe ff3c 	bl	8000524 <__aeabi_i2d>
 80016ac:	4602      	mov	r2, r0
 80016ae:	460b      	mov	r3, r1
 80016b0:	ed9f 1b47 	vldr	d1, [pc, #284]	@ 80017d0 <main+0x280>
 80016b4:	ec43 2b10 	vmov	d0, r2, r3
 80016b8:	f005 ff24 	bl	8007504 <pow>
 80016bc:	ec55 4b10 	vmov	r4, r5, d0
 80016c0:	4b50      	ldr	r3, [pc, #320]	@ (8001804 <main+0x2b4>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4618      	mov	r0, r3
 80016c6:	f7fe ff2d 	bl	8000524 <__aeabi_i2d>
 80016ca:	4602      	mov	r2, r0
 80016cc:	460b      	mov	r3, r1
 80016ce:	ed9f 1b40 	vldr	d1, [pc, #256]	@ 80017d0 <main+0x280>
 80016d2:	ec43 2b10 	vmov	d0, r2, r3
 80016d6:	f005 ff15 	bl	8007504 <pow>
 80016da:	ec53 2b10 	vmov	r2, r3, d0
 80016de:	4620      	mov	r0, r4
 80016e0:	4629      	mov	r1, r5
 80016e2:	f7fe fdd3 	bl	800028c <__adddf3>
 80016e6:	4602      	mov	r2, r0
 80016e8:	460b      	mov	r3, r1
 80016ea:	ec43 2b17 	vmov	d7, r2, r3
 80016ee:	eeb0 0a47 	vmov.f32	s0, s14
 80016f2:	eef0 0a67 	vmov.f32	s1, s15
 80016f6:	f005 ff75 	bl	80075e4 <sqrt>
 80016fa:	eeb0 7a40 	vmov.f32	s14, s0
 80016fe:	eef0 7a60 	vmov.f32	s15, s1
 8001702:	4b42      	ldr	r3, [pc, #264]	@ (800180c <main+0x2bc>)
 8001704:	ed83 7b00 	vstr	d7, [r3]
//	  PID_Compute(&VEL_PID);			// Might need to have some sort of delays in all of this
//	  PID_Compute(&ACCEL_PID);			// But the idea is there for sure
//	  PID_Compute(&PITCH_PID);


	  Vel_Output = (vel_gain*velocity) + Derivative_Vel;
 8001708:	4b41      	ldr	r3, [pc, #260]	@ (8001810 <main+0x2c0>)
 800170a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800170e:	4b41      	ldr	r3, [pc, #260]	@ (8001814 <main+0x2c4>)
 8001710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001714:	f7fe ff70 	bl	80005f8 <__aeabi_dmul>
 8001718:	4602      	mov	r2, r0
 800171a:	460b      	mov	r3, r1
 800171c:	4610      	mov	r0, r2
 800171e:	4619      	mov	r1, r3
 8001720:	4b3d      	ldr	r3, [pc, #244]	@ (8001818 <main+0x2c8>)
 8001722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001726:	f7fe fdb1 	bl	800028c <__adddf3>
 800172a:	4602      	mov	r2, r0
 800172c:	460b      	mov	r3, r1
 800172e:	4610      	mov	r0, r2
 8001730:	4619      	mov	r1, r3
 8001732:	f7ff fa11 	bl	8000b58 <__aeabi_d2iz>
 8001736:	4603      	mov	r3, r0
 8001738:	4a38      	ldr	r2, [pc, #224]	@ (800181c <main+0x2cc>)
 800173a:	6013      	str	r3, [r2, #0]

	  Vel_Output = Vel_Output - vel_offset;
 800173c:	4b37      	ldr	r3, [pc, #220]	@ (800181c <main+0x2cc>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4618      	mov	r0, r3
 8001742:	f7fe feef 	bl	8000524 <__aeabi_i2d>
 8001746:	4b36      	ldr	r3, [pc, #216]	@ (8001820 <main+0x2d0>)
 8001748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800174c:	f7fe fd9c 	bl	8000288 <__aeabi_dsub>
 8001750:	4602      	mov	r2, r0
 8001752:	460b      	mov	r3, r1
 8001754:	4610      	mov	r0, r2
 8001756:	4619      	mov	r1, r3
 8001758:	f7ff f9fe 	bl	8000b58 <__aeabi_d2iz>
 800175c:	4603      	mov	r3, r0
 800175e:	4a2f      	ldr	r2, [pc, #188]	@ (800181c <main+0x2cc>)
 8001760:	6013      	str	r3, [r2, #0]

//	  Acc_Diff = Vel_Output - Vel_z_Cap;
//
//	  Acc_Output = acc_gain*Acc_Diff;

	  Diff = Vel_Output - Pitch;
 8001762:	4b2e      	ldr	r3, [pc, #184]	@ (800181c <main+0x2cc>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4618      	mov	r0, r3
 8001768:	f7fe fedc 	bl	8000524 <__aeabi_i2d>
 800176c:	4b23      	ldr	r3, [pc, #140]	@ (80017fc <main+0x2ac>)
 800176e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001772:	f7fe fd89 	bl	8000288 <__aeabi_dsub>
 8001776:	4602      	mov	r2, r0
 8001778:	460b      	mov	r3, r1
 800177a:	492a      	ldr	r1, [pc, #168]	@ (8001824 <main+0x2d4>)
 800177c:	e9c1 2300 	strd	r2, r3, [r1]

	  Angle_Output = (ang_gain * Diff) + Derivative_Ang;
 8001780:	4b29      	ldr	r3, [pc, #164]	@ (8001828 <main+0x2d8>)
 8001782:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001786:	4b27      	ldr	r3, [pc, #156]	@ (8001824 <main+0x2d4>)
 8001788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800178c:	f7fe ff34 	bl	80005f8 <__aeabi_dmul>
 8001790:	4602      	mov	r2, r0
 8001792:	460b      	mov	r3, r1
 8001794:	4610      	mov	r0, r2
 8001796:	4619      	mov	r1, r3
 8001798:	4b24      	ldr	r3, [pc, #144]	@ (800182c <main+0x2dc>)
 800179a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800179e:	f7fe fd75 	bl	800028c <__adddf3>
 80017a2:	4602      	mov	r2, r0
 80017a4:	460b      	mov	r3, r1
 80017a6:	4610      	mov	r0, r2
 80017a8:	4619      	mov	r1, r3
 80017aa:	f7ff f9d5 	bl	8000b58 <__aeabi_d2iz>
 80017ae:	4603      	mov	r3, r0
 80017b0:	4a1f      	ldr	r2, [pc, #124]	@ (8001830 <main+0x2e0>)
 80017b2:	6013      	str	r3, [r2, #0]

      duty = (int) -Angle_Output;   // Not sure about the types here for the pointer
 80017b4:	4b1e      	ldr	r3, [pc, #120]	@ (8001830 <main+0x2e0>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	425b      	negs	r3, r3
 80017ba:	4a1e      	ldr	r2, [pc, #120]	@ (8001834 <main+0x2e4>)
 80017bc:	6013      	str	r3, [r2, #0]
	  	  	  	  	  	  	  // (It's only a warning but idk if it'll mess up the code)
	  set_duty(&mot1,duty);	// Set Duty Cycles to Output of Final PID in Cascade
 80017be:	4b1d      	ldr	r3, [pc, #116]	@ (8001834 <main+0x2e4>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4619      	mov	r1, r3
 80017c4:	480a      	ldr	r0, [pc, #40]	@ (80017f0 <main+0x2a0>)
 80017c6:	f000 fcad 	bl	8002124 <set_duty>
  {
 80017ca:	e6f6      	b.n	80015ba <main+0x6a>
 80017cc:	f3af 8000 	nop.w
 80017d0:	00000000 	.word	0x00000000
 80017d4:	40000000 	.word	0x40000000
 80017d8:	2000012c 	.word	0x2000012c
 80017dc:	20000180 	.word	0x20000180
 80017e0:	200001c8 	.word	0x200001c8
 80017e4:	20000210 	.word	0x20000210
 80017e8:	20000258 	.word	0x20000258
 80017ec:	20000314 	.word	0x20000314
 80017f0:	2000000c 	.word	0x2000000c
 80017f4:	20000318 	.word	0x20000318
 80017f8:	20000320 	.word	0x20000320
 80017fc:	20000328 	.word	0x20000328
 8001800:	20000330 	.word	0x20000330
 8001804:	20000334 	.word	0x20000334
 8001808:	20000338 	.word	0x20000338
 800180c:	20000340 	.word	0x20000340
 8001810:	20000018 	.word	0x20000018
 8001814:	20000368 	.word	0x20000368
 8001818:	200003a8 	.word	0x200003a8
 800181c:	20000374 	.word	0x20000374
 8001820:	20000028 	.word	0x20000028
 8001824:	20000380 	.word	0x20000380
 8001828:	20000020 	.word	0x20000020
 800182c:	200003b0 	.word	0x200003b0
 8001830:	20000378 	.word	0x20000378
 8001834:	20000370 	.word	0x20000370

08001838 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b094      	sub	sp, #80	@ 0x50
 800183c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800183e:	f107 0320 	add.w	r3, r7, #32
 8001842:	2230      	movs	r2, #48	@ 0x30
 8001844:	2100      	movs	r1, #0
 8001846:	4618      	mov	r0, r3
 8001848:	f005 f8d8 	bl	80069fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800184c:	f107 030c 	add.w	r3, r7, #12
 8001850:	2200      	movs	r2, #0
 8001852:	601a      	str	r2, [r3, #0]
 8001854:	605a      	str	r2, [r3, #4]
 8001856:	609a      	str	r2, [r3, #8]
 8001858:	60da      	str	r2, [r3, #12]
 800185a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800185c:	2300      	movs	r3, #0
 800185e:	60bb      	str	r3, [r7, #8]
 8001860:	4b27      	ldr	r3, [pc, #156]	@ (8001900 <SystemClock_Config+0xc8>)
 8001862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001864:	4a26      	ldr	r2, [pc, #152]	@ (8001900 <SystemClock_Config+0xc8>)
 8001866:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800186a:	6413      	str	r3, [r2, #64]	@ 0x40
 800186c:	4b24      	ldr	r3, [pc, #144]	@ (8001900 <SystemClock_Config+0xc8>)
 800186e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001870:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001874:	60bb      	str	r3, [r7, #8]
 8001876:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001878:	2300      	movs	r3, #0
 800187a:	607b      	str	r3, [r7, #4]
 800187c:	4b21      	ldr	r3, [pc, #132]	@ (8001904 <SystemClock_Config+0xcc>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	4a20      	ldr	r2, [pc, #128]	@ (8001904 <SystemClock_Config+0xcc>)
 8001882:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001886:	6013      	str	r3, [r2, #0]
 8001888:	4b1e      	ldr	r3, [pc, #120]	@ (8001904 <SystemClock_Config+0xcc>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001890:	607b      	str	r3, [r7, #4]
 8001892:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001894:	2301      	movs	r3, #1
 8001896:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001898:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800189c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800189e:	2302      	movs	r3, #2
 80018a0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018a2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80018a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80018a8:	2319      	movs	r3, #25
 80018aa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80018ac:	23c0      	movs	r3, #192	@ 0xc0
 80018ae:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018b0:	2302      	movs	r3, #2
 80018b2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80018b4:	2304      	movs	r3, #4
 80018b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018b8:	f107 0320 	add.w	r3, r7, #32
 80018bc:	4618      	mov	r0, r3
 80018be:	f002 fb25 	bl	8003f0c <HAL_RCC_OscConfig>
 80018c2:	4603      	mov	r3, r0
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80018c8:	f000 fc26 	bl	8002118 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018cc:	230f      	movs	r3, #15
 80018ce:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018d0:	2302      	movs	r3, #2
 80018d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80018d4:	2380      	movs	r3, #128	@ 0x80
 80018d6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018dc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018de:	2300      	movs	r3, #0
 80018e0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80018e2:	f107 030c 	add.w	r3, r7, #12
 80018e6:	2101      	movs	r1, #1
 80018e8:	4618      	mov	r0, r3
 80018ea:	f002 fd87 	bl	80043fc <HAL_RCC_ClockConfig>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80018f4:	f000 fc10 	bl	8002118 <Error_Handler>
  }
}
 80018f8:	bf00      	nop
 80018fa:	3750      	adds	r7, #80	@ 0x50
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	40023800 	.word	0x40023800
 8001904:	40007000 	.word	0x40007000

08001908 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800190c:	4b12      	ldr	r3, [pc, #72]	@ (8001958 <MX_I2C1_Init+0x50>)
 800190e:	4a13      	ldr	r2, [pc, #76]	@ (800195c <MX_I2C1_Init+0x54>)
 8001910:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001912:	4b11      	ldr	r3, [pc, #68]	@ (8001958 <MX_I2C1_Init+0x50>)
 8001914:	4a12      	ldr	r2, [pc, #72]	@ (8001960 <MX_I2C1_Init+0x58>)
 8001916:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001918:	4b0f      	ldr	r3, [pc, #60]	@ (8001958 <MX_I2C1_Init+0x50>)
 800191a:	2200      	movs	r2, #0
 800191c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800191e:	4b0e      	ldr	r3, [pc, #56]	@ (8001958 <MX_I2C1_Init+0x50>)
 8001920:	2200      	movs	r2, #0
 8001922:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001924:	4b0c      	ldr	r3, [pc, #48]	@ (8001958 <MX_I2C1_Init+0x50>)
 8001926:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800192a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800192c:	4b0a      	ldr	r3, [pc, #40]	@ (8001958 <MX_I2C1_Init+0x50>)
 800192e:	2200      	movs	r2, #0
 8001930:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001932:	4b09      	ldr	r3, [pc, #36]	@ (8001958 <MX_I2C1_Init+0x50>)
 8001934:	2200      	movs	r2, #0
 8001936:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001938:	4b07      	ldr	r3, [pc, #28]	@ (8001958 <MX_I2C1_Init+0x50>)
 800193a:	2200      	movs	r2, #0
 800193c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800193e:	4b06      	ldr	r3, [pc, #24]	@ (8001958 <MX_I2C1_Init+0x50>)
 8001940:	2200      	movs	r2, #0
 8001942:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001944:	4804      	ldr	r0, [pc, #16]	@ (8001958 <MX_I2C1_Init+0x50>)
 8001946:	f001 facd 	bl	8002ee4 <HAL_I2C_Init>
 800194a:	4603      	mov	r3, r0
 800194c:	2b00      	cmp	r3, #0
 800194e:	d001      	beq.n	8001954 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001950:	f000 fbe2 	bl	8002118 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001954:	bf00      	nop
 8001956:	bd80      	pop	{r7, pc}
 8001958:	200000d8 	.word	0x200000d8
 800195c:	40005400 	.word	0x40005400
 8001960:	000186a0 	.word	0x000186a0

08001964 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001968:	4b12      	ldr	r3, [pc, #72]	@ (80019b4 <MX_I2C2_Init+0x50>)
 800196a:	4a13      	ldr	r2, [pc, #76]	@ (80019b8 <MX_I2C2_Init+0x54>)
 800196c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800196e:	4b11      	ldr	r3, [pc, #68]	@ (80019b4 <MX_I2C2_Init+0x50>)
 8001970:	4a12      	ldr	r2, [pc, #72]	@ (80019bc <MX_I2C2_Init+0x58>)
 8001972:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001974:	4b0f      	ldr	r3, [pc, #60]	@ (80019b4 <MX_I2C2_Init+0x50>)
 8001976:	2200      	movs	r2, #0
 8001978:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800197a:	4b0e      	ldr	r3, [pc, #56]	@ (80019b4 <MX_I2C2_Init+0x50>)
 800197c:	2200      	movs	r2, #0
 800197e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001980:	4b0c      	ldr	r3, [pc, #48]	@ (80019b4 <MX_I2C2_Init+0x50>)
 8001982:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001986:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001988:	4b0a      	ldr	r3, [pc, #40]	@ (80019b4 <MX_I2C2_Init+0x50>)
 800198a:	2200      	movs	r2, #0
 800198c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800198e:	4b09      	ldr	r3, [pc, #36]	@ (80019b4 <MX_I2C2_Init+0x50>)
 8001990:	2200      	movs	r2, #0
 8001992:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001994:	4b07      	ldr	r3, [pc, #28]	@ (80019b4 <MX_I2C2_Init+0x50>)
 8001996:	2200      	movs	r2, #0
 8001998:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800199a:	4b06      	ldr	r3, [pc, #24]	@ (80019b4 <MX_I2C2_Init+0x50>)
 800199c:	2200      	movs	r2, #0
 800199e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80019a0:	4804      	ldr	r0, [pc, #16]	@ (80019b4 <MX_I2C2_Init+0x50>)
 80019a2:	f001 fa9f 	bl	8002ee4 <HAL_I2C_Init>
 80019a6:	4603      	mov	r3, r0
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d001      	beq.n	80019b0 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80019ac:	f000 fbb4 	bl	8002118 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80019b0:	bf00      	nop
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	2000012c 	.word	0x2000012c
 80019b8:	40005800 	.word	0x40005800
 80019bc:	000186a0 	.word	0x000186a0

080019c0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b08c      	sub	sp, #48	@ 0x30
 80019c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80019c6:	f107 030c 	add.w	r3, r7, #12
 80019ca:	2224      	movs	r2, #36	@ 0x24
 80019cc:	2100      	movs	r1, #0
 80019ce:	4618      	mov	r0, r3
 80019d0:	f005 f814 	bl	80069fc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019d4:	1d3b      	adds	r3, r7, #4
 80019d6:	2200      	movs	r2, #0
 80019d8:	601a      	str	r2, [r3, #0]
 80019da:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80019dc:	4b22      	ldr	r3, [pc, #136]	@ (8001a68 <MX_TIM1_Init+0xa8>)
 80019de:	4a23      	ldr	r2, [pc, #140]	@ (8001a6c <MX_TIM1_Init+0xac>)
 80019e0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80019e2:	4b21      	ldr	r3, [pc, #132]	@ (8001a68 <MX_TIM1_Init+0xa8>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019e8:	4b1f      	ldr	r3, [pc, #124]	@ (8001a68 <MX_TIM1_Init+0xa8>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80019ee:	4b1e      	ldr	r3, [pc, #120]	@ (8001a68 <MX_TIM1_Init+0xa8>)
 80019f0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80019f4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001a68 <MX_TIM1_Init+0xa8>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80019fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001a68 <MX_TIM1_Init+0xa8>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a02:	4b19      	ldr	r3, [pc, #100]	@ (8001a68 <MX_TIM1_Init+0xa8>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a10:	2301      	movs	r3, #1
 8001a12:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a14:	2300      	movs	r3, #0
 8001a16:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a20:	2301      	movs	r3, #1
 8001a22:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a24:	2300      	movs	r3, #0
 8001a26:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001a2c:	f107 030c 	add.w	r3, r7, #12
 8001a30:	4619      	mov	r1, r3
 8001a32:	480d      	ldr	r0, [pc, #52]	@ (8001a68 <MX_TIM1_Init+0xa8>)
 8001a34:	f003 f9de 	bl	8004df4 <HAL_TIM_Encoder_Init>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d001      	beq.n	8001a42 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001a3e:	f000 fb6b 	bl	8002118 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a42:	2300      	movs	r3, #0
 8001a44:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a46:	2300      	movs	r3, #0
 8001a48:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a4a:	1d3b      	adds	r3, r7, #4
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	4806      	ldr	r0, [pc, #24]	@ (8001a68 <MX_TIM1_Init+0xa8>)
 8001a50:	f004 fa72 	bl	8005f38 <HAL_TIMEx_MasterConfigSynchronization>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d001      	beq.n	8001a5e <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001a5a:	f000 fb5d 	bl	8002118 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001a5e:	bf00      	nop
 8001a60:	3730      	adds	r7, #48	@ 0x30
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	20000180 	.word	0x20000180
 8001a6c:	40010000 	.word	0x40010000

08001a70 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b086      	sub	sp, #24
 8001a74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a76:	f107 0308 	add.w	r3, r7, #8
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	601a      	str	r2, [r3, #0]
 8001a7e:	605a      	str	r2, [r3, #4]
 8001a80:	609a      	str	r2, [r3, #8]
 8001a82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a84:	463b      	mov	r3, r7
 8001a86:	2200      	movs	r2, #0
 8001a88:	601a      	str	r2, [r3, #0]
 8001a8a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a8c:	4b1d      	ldr	r3, [pc, #116]	@ (8001b04 <MX_TIM2_Init+0x94>)
 8001a8e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a92:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001a94:	4b1b      	ldr	r3, [pc, #108]	@ (8001b04 <MX_TIM2_Init+0x94>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a9a:	4b1a      	ldr	r3, [pc, #104]	@ (8001b04 <MX_TIM2_Init+0x94>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000000;
 8001aa0:	4b18      	ldr	r3, [pc, #96]	@ (8001b04 <MX_TIM2_Init+0x94>)
 8001aa2:	4a19      	ldr	r2, [pc, #100]	@ (8001b08 <MX_TIM2_Init+0x98>)
 8001aa4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aa6:	4b17      	ldr	r3, [pc, #92]	@ (8001b04 <MX_TIM2_Init+0x94>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aac:	4b15      	ldr	r3, [pc, #84]	@ (8001b04 <MX_TIM2_Init+0x94>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ab2:	4814      	ldr	r0, [pc, #80]	@ (8001b04 <MX_TIM2_Init+0x94>)
 8001ab4:	f002 fe82 	bl	80047bc <HAL_TIM_Base_Init>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d001      	beq.n	8001ac2 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8001abe:	f000 fb2b 	bl	8002118 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ac2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ac6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ac8:	f107 0308 	add.w	r3, r7, #8
 8001acc:	4619      	mov	r1, r3
 8001ace:	480d      	ldr	r0, [pc, #52]	@ (8001b04 <MX_TIM2_Init+0x94>)
 8001ad0:	f003 fd12 	bl	80054f8 <HAL_TIM_ConfigClockSource>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8001ada:	f000 fb1d 	bl	8002118 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ae6:	463b      	mov	r3, r7
 8001ae8:	4619      	mov	r1, r3
 8001aea:	4806      	ldr	r0, [pc, #24]	@ (8001b04 <MX_TIM2_Init+0x94>)
 8001aec:	f004 fa24 	bl	8005f38 <HAL_TIMEx_MasterConfigSynchronization>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8001af6:	f000 fb0f 	bl	8002118 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001afa:	bf00      	nop
 8001afc:	3718      	adds	r7, #24
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	200001c8 	.word	0x200001c8
 8001b08:	000f4240 	.word	0x000f4240

08001b0c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b086      	sub	sp, #24
 8001b10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b12:	f107 0310 	add.w	r3, r7, #16
 8001b16:	2200      	movs	r2, #0
 8001b18:	601a      	str	r2, [r3, #0]
 8001b1a:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001b1c:	463b      	mov	r3, r7
 8001b1e:	2200      	movs	r2, #0
 8001b20:	601a      	str	r2, [r3, #0]
 8001b22:	605a      	str	r2, [r3, #4]
 8001b24:	609a      	str	r2, [r3, #8]
 8001b26:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b28:	4b25      	ldr	r3, [pc, #148]	@ (8001bc0 <MX_TIM3_Init+0xb4>)
 8001b2a:	4a26      	ldr	r2, [pc, #152]	@ (8001bc4 <MX_TIM3_Init+0xb8>)
 8001b2c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001b2e:	4b24      	ldr	r3, [pc, #144]	@ (8001bc0 <MX_TIM3_Init+0xb4>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b34:	4b22      	ldr	r3, [pc, #136]	@ (8001bc0 <MX_TIM3_Init+0xb4>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001b3a:	4b21      	ldr	r3, [pc, #132]	@ (8001bc0 <MX_TIM3_Init+0xb4>)
 8001b3c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b40:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b42:	4b1f      	ldr	r3, [pc, #124]	@ (8001bc0 <MX_TIM3_Init+0xb4>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b48:	4b1d      	ldr	r3, [pc, #116]	@ (8001bc0 <MX_TIM3_Init+0xb4>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001b4e:	481c      	ldr	r0, [pc, #112]	@ (8001bc0 <MX_TIM3_Init+0xb4>)
 8001b50:	f002 ffe6 	bl	8004b20 <HAL_TIM_IC_Init>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d001      	beq.n	8001b5e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001b5a:	f000 fadd 	bl	8002118 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b62:	2300      	movs	r3, #0
 8001b64:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b66:	f107 0310 	add.w	r3, r7, #16
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	4814      	ldr	r0, [pc, #80]	@ (8001bc0 <MX_TIM3_Init+0xb4>)
 8001b6e:	f004 f9e3 	bl	8005f38 <HAL_TIMEx_MasterConfigSynchronization>
 8001b72:	4603      	mov	r3, r0
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d001      	beq.n	8001b7c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001b78:	f000 face 	bl	8002118 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001b7c:	230a      	movs	r3, #10
 8001b7e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001b80:	2301      	movs	r3, #1
 8001b82:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001b84:	2300      	movs	r3, #0
 8001b86:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001b8c:	463b      	mov	r3, r7
 8001b8e:	2208      	movs	r2, #8
 8001b90:	4619      	mov	r1, r3
 8001b92:	480b      	ldr	r0, [pc, #44]	@ (8001bc0 <MX_TIM3_Init+0xb4>)
 8001b94:	f003 fb52 	bl	800523c <HAL_TIM_IC_ConfigChannel>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8001b9e:	f000 fabb 	bl	8002118 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8001ba2:	463b      	mov	r3, r7
 8001ba4:	220c      	movs	r2, #12
 8001ba6:	4619      	mov	r1, r3
 8001ba8:	4805      	ldr	r0, [pc, #20]	@ (8001bc0 <MX_TIM3_Init+0xb4>)
 8001baa:	f003 fb47 	bl	800523c <HAL_TIM_IC_ConfigChannel>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d001      	beq.n	8001bb8 <MX_TIM3_Init+0xac>
  {
    Error_Handler();
 8001bb4:	f000 fab0 	bl	8002118 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001bb8:	bf00      	nop
 8001bba:	3718      	adds	r7, #24
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	20000210 	.word	0x20000210
 8001bc4:	40000400 	.word	0x40000400

08001bc8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b08a      	sub	sp, #40	@ 0x28
 8001bcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bce:	f107 0320 	add.w	r3, r7, #32
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	601a      	str	r2, [r3, #0]
 8001bd6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bd8:	1d3b      	adds	r3, r7, #4
 8001bda:	2200      	movs	r2, #0
 8001bdc:	601a      	str	r2, [r3, #0]
 8001bde:	605a      	str	r2, [r3, #4]
 8001be0:	609a      	str	r2, [r3, #8]
 8001be2:	60da      	str	r2, [r3, #12]
 8001be4:	611a      	str	r2, [r3, #16]
 8001be6:	615a      	str	r2, [r3, #20]
 8001be8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001bea:	4b27      	ldr	r3, [pc, #156]	@ (8001c88 <MX_TIM4_Init+0xc0>)
 8001bec:	4a27      	ldr	r2, [pc, #156]	@ (8001c8c <MX_TIM4_Init+0xc4>)
 8001bee:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001bf0:	4b25      	ldr	r3, [pc, #148]	@ (8001c88 <MX_TIM4_Init+0xc0>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bf6:	4b24      	ldr	r3, [pc, #144]	@ (8001c88 <MX_TIM4_Init+0xc0>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 500;
 8001bfc:	4b22      	ldr	r3, [pc, #136]	@ (8001c88 <MX_TIM4_Init+0xc0>)
 8001bfe:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001c02:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c04:	4b20      	ldr	r3, [pc, #128]	@ (8001c88 <MX_TIM4_Init+0xc0>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c0a:	4b1f      	ldr	r3, [pc, #124]	@ (8001c88 <MX_TIM4_Init+0xc0>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001c10:	481d      	ldr	r0, [pc, #116]	@ (8001c88 <MX_TIM4_Init+0xc0>)
 8001c12:	f002 fe85 	bl	8004920 <HAL_TIM_PWM_Init>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d001      	beq.n	8001c20 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8001c1c:	f000 fa7c 	bl	8002118 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c20:	2300      	movs	r3, #0
 8001c22:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c24:	2300      	movs	r3, #0
 8001c26:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001c28:	f107 0320 	add.w	r3, r7, #32
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	4816      	ldr	r0, [pc, #88]	@ (8001c88 <MX_TIM4_Init+0xc0>)
 8001c30:	f004 f982 	bl	8005f38 <HAL_TIMEx_MasterConfigSynchronization>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d001      	beq.n	8001c3e <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8001c3a:	f000 fa6d 	bl	8002118 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c3e:	2360      	movs	r3, #96	@ 0x60
 8001c40:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001c42:	2300      	movs	r3, #0
 8001c44:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c46:	2300      	movs	r3, #0
 8001c48:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001c4e:	1d3b      	adds	r3, r7, #4
 8001c50:	2208      	movs	r2, #8
 8001c52:	4619      	mov	r1, r3
 8001c54:	480c      	ldr	r0, [pc, #48]	@ (8001c88 <MX_TIM4_Init+0xc0>)
 8001c56:	f003 fb8d 	bl	8005374 <HAL_TIM_PWM_ConfigChannel>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d001      	beq.n	8001c64 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8001c60:	f000 fa5a 	bl	8002118 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001c64:	1d3b      	adds	r3, r7, #4
 8001c66:	220c      	movs	r2, #12
 8001c68:	4619      	mov	r1, r3
 8001c6a:	4807      	ldr	r0, [pc, #28]	@ (8001c88 <MX_TIM4_Init+0xc0>)
 8001c6c:	f003 fb82 	bl	8005374 <HAL_TIM_PWM_ConfigChannel>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8001c76:	f000 fa4f 	bl	8002118 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001c7a:	4803      	ldr	r0, [pc, #12]	@ (8001c88 <MX_TIM4_Init+0xc0>)
 8001c7c:	f000 fc2c 	bl	80024d8 <HAL_TIM_MspPostInit>

}
 8001c80:	bf00      	nop
 8001c82:	3728      	adds	r7, #40	@ 0x28
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	20000258 	.word	0x20000258
 8001c8c:	40000800 	.word	0x40000800

08001c90 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001c94:	4b11      	ldr	r3, [pc, #68]	@ (8001cdc <MX_USART1_UART_Init+0x4c>)
 8001c96:	4a12      	ldr	r2, [pc, #72]	@ (8001ce0 <MX_USART1_UART_Init+0x50>)
 8001c98:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001c9a:	4b10      	ldr	r3, [pc, #64]	@ (8001cdc <MX_USART1_UART_Init+0x4c>)
 8001c9c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ca0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ca2:	4b0e      	ldr	r3, [pc, #56]	@ (8001cdc <MX_USART1_UART_Init+0x4c>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ca8:	4b0c      	ldr	r3, [pc, #48]	@ (8001cdc <MX_USART1_UART_Init+0x4c>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001cae:	4b0b      	ldr	r3, [pc, #44]	@ (8001cdc <MX_USART1_UART_Init+0x4c>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001cb4:	4b09      	ldr	r3, [pc, #36]	@ (8001cdc <MX_USART1_UART_Init+0x4c>)
 8001cb6:	220c      	movs	r2, #12
 8001cb8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cba:	4b08      	ldr	r3, [pc, #32]	@ (8001cdc <MX_USART1_UART_Init+0x4c>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cc0:	4b06      	ldr	r3, [pc, #24]	@ (8001cdc <MX_USART1_UART_Init+0x4c>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001cc6:	4805      	ldr	r0, [pc, #20]	@ (8001cdc <MX_USART1_UART_Init+0x4c>)
 8001cc8:	f004 f9b8 	bl	800603c <HAL_UART_Init>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001cd2:	f000 fa21 	bl	8002118 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001cd6:	bf00      	nop
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	200002a0 	.word	0x200002a0
 8001ce0:	40011000 	.word	0x40011000

08001ce4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b088      	sub	sp, #32
 8001ce8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cea:	f107 030c 	add.w	r3, r7, #12
 8001cee:	2200      	movs	r2, #0
 8001cf0:	601a      	str	r2, [r3, #0]
 8001cf2:	605a      	str	r2, [r3, #4]
 8001cf4:	609a      	str	r2, [r3, #8]
 8001cf6:	60da      	str	r2, [r3, #12]
 8001cf8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	60bb      	str	r3, [r7, #8]
 8001cfe:	4b1f      	ldr	r3, [pc, #124]	@ (8001d7c <MX_GPIO_Init+0x98>)
 8001d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d02:	4a1e      	ldr	r2, [pc, #120]	@ (8001d7c <MX_GPIO_Init+0x98>)
 8001d04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d08:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d0a:	4b1c      	ldr	r3, [pc, #112]	@ (8001d7c <MX_GPIO_Init+0x98>)
 8001d0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d12:	60bb      	str	r3, [r7, #8]
 8001d14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d16:	2300      	movs	r3, #0
 8001d18:	607b      	str	r3, [r7, #4]
 8001d1a:	4b18      	ldr	r3, [pc, #96]	@ (8001d7c <MX_GPIO_Init+0x98>)
 8001d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d1e:	4a17      	ldr	r2, [pc, #92]	@ (8001d7c <MX_GPIO_Init+0x98>)
 8001d20:	f043 0301 	orr.w	r3, r3, #1
 8001d24:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d26:	4b15      	ldr	r3, [pc, #84]	@ (8001d7c <MX_GPIO_Init+0x98>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d2a:	f003 0301 	and.w	r3, r3, #1
 8001d2e:	607b      	str	r3, [r7, #4]
 8001d30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d32:	2300      	movs	r3, #0
 8001d34:	603b      	str	r3, [r7, #0]
 8001d36:	4b11      	ldr	r3, [pc, #68]	@ (8001d7c <MX_GPIO_Init+0x98>)
 8001d38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d3a:	4a10      	ldr	r2, [pc, #64]	@ (8001d7c <MX_GPIO_Init+0x98>)
 8001d3c:	f043 0302 	orr.w	r3, r3, #2
 8001d40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d42:	4b0e      	ldr	r3, [pc, #56]	@ (8001d7c <MX_GPIO_Init+0x98>)
 8001d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d46:	f003 0302 	and.w	r3, r3, #2
 8001d4a:	603b      	str	r3, [r7, #0]
 8001d4c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8001d4e:	2200      	movs	r2, #0
 8001d50:	211e      	movs	r1, #30
 8001d52:	480b      	ldr	r0, [pc, #44]	@ (8001d80 <MX_GPIO_Init+0x9c>)
 8001d54:	f001 f8ac 	bl	8002eb0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA1 PA2 PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8001d58:	231e      	movs	r3, #30
 8001d5a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d60:	2300      	movs	r3, #0
 8001d62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d64:	2300      	movs	r3, #0
 8001d66:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d68:	f107 030c 	add.w	r3, r7, #12
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	4804      	ldr	r0, [pc, #16]	@ (8001d80 <MX_GPIO_Init+0x9c>)
 8001d70:	f000 ff1a 	bl	8002ba8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001d74:	bf00      	nop
 8001d76:	3720      	adds	r7, #32
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	40023800 	.word	0x40023800
 8001d80:	40020000 	.word	0x40020000

08001d84 <HAL_TIM_IC_CaptureCallback>:
	Output = *Kp * *Error;

	return Output;
}

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b086      	sub	sp, #24
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]

	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)  // if the interrupt source is channel1
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	7f1b      	ldrb	r3, [r3, #28]
 8001d90:	2b04      	cmp	r3, #4
 8001d92:	d153      	bne.n	8001e3c <HAL_TIM_IC_CaptureCallback+0xb8>
			{
				if (Is_First_Captured==0) // if the first value is not captured
 8001d94:	4b57      	ldr	r3, [pc, #348]	@ (8001ef4 <HAL_TIM_IC_CaptureCallback+0x170>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d10a      	bne.n	8001db2 <HAL_TIM_IC_CaptureCallback+0x2e>
				{
					IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3); // read the first value
 8001d9c:	2108      	movs	r1, #8
 8001d9e:	6878      	ldr	r0, [r7, #4]
 8001da0:	f003 fc72 	bl	8005688 <HAL_TIM_ReadCapturedValue>
 8001da4:	4603      	mov	r3, r0
 8001da6:	4a54      	ldr	r2, [pc, #336]	@ (8001ef8 <HAL_TIM_IC_CaptureCallback+0x174>)
 8001da8:	6013      	str	r3, [r2, #0]
					Is_First_Captured = 1;  // set the first captured as true
 8001daa:	4b52      	ldr	r3, [pc, #328]	@ (8001ef4 <HAL_TIM_IC_CaptureCallback+0x170>)
 8001dac:	2201      	movs	r2, #1
 8001dae:	601a      	str	r2, [r3, #0]
 8001db0:	e044      	b.n	8001e3c <HAL_TIM_IC_CaptureCallback+0xb8>
				}

				else   // if the first is already captured
				{
					IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_3);  // read second value
 8001db2:	2108      	movs	r1, #8
 8001db4:	6878      	ldr	r0, [r7, #4]
 8001db6:	f003 fc67 	bl	8005688 <HAL_TIM_ReadCapturedValue>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	4a4f      	ldr	r2, [pc, #316]	@ (8001efc <HAL_TIM_IC_CaptureCallback+0x178>)
 8001dbe:	6013      	str	r3, [r2, #0]


					Difference = IC_Val2-IC_Val1;
 8001dc0:	4b4e      	ldr	r3, [pc, #312]	@ (8001efc <HAL_TIM_IC_CaptureCallback+0x178>)
 8001dc2:	681a      	ldr	r2, [r3, #0]
 8001dc4:	4b4c      	ldr	r3, [pc, #304]	@ (8001ef8 <HAL_TIM_IC_CaptureCallback+0x174>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	1ad3      	subs	r3, r2, r3
 8001dca:	4a4d      	ldr	r2, [pc, #308]	@ (8001f00 <HAL_TIM_IC_CaptureCallback+0x17c>)
 8001dcc:	6013      	str	r3, [r2, #0]


					float refClock = TIMCLOCK;
 8001dce:	4b4d      	ldr	r3, [pc, #308]	@ (8001f04 <HAL_TIM_IC_CaptureCallback+0x180>)
 8001dd0:	617b      	str	r3, [r7, #20]
					float mFactor = 1000000/refClock;
 8001dd2:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 8001f08 <HAL_TIM_IC_CaptureCallback+0x184>
 8001dd6:	ed97 7a05 	vldr	s14, [r7, #20]
 8001dda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001dde:	edc7 7a04 	vstr	s15, [r7, #16]

					usWidth = Difference*mFactor;
 8001de2:	4b47      	ldr	r3, [pc, #284]	@ (8001f00 <HAL_TIM_IC_CaptureCallback+0x17c>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	ee07 3a90 	vmov	s15, r3
 8001dea:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001dee:	edd7 7a04 	vldr	s15, [r7, #16]
 8001df2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001df6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001dfa:	ee17 2a90 	vmov	r2, s15
 8001dfe:	4b43      	ldr	r3, [pc, #268]	@ (8001f0c <HAL_TIM_IC_CaptureCallback+0x188>)
 8001e00:	601a      	str	r2, [r3, #0]
					if (usWidth > 2050){
 8001e02:	4b42      	ldr	r3, [pc, #264]	@ (8001f0c <HAL_TIM_IC_CaptureCallback+0x188>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f640 0202 	movw	r2, #2050	@ 0x802
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d904      	bls.n	8001e18 <HAL_TIM_IC_CaptureCallback+0x94>
						IC_Val1 = IC_Val2;
 8001e0e:	4b3b      	ldr	r3, [pc, #236]	@ (8001efc <HAL_TIM_IC_CaptureCallback+0x178>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4a39      	ldr	r2, [pc, #228]	@ (8001ef8 <HAL_TIM_IC_CaptureCallback+0x174>)
 8001e14:	6013      	str	r3, [r2, #0]
 8001e16:	e011      	b.n	8001e3c <HAL_TIM_IC_CaptureCallback+0xb8>

					}
					else{
						//__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
						Is_First_Captured = 0; // set it back to false
 8001e18:	4b36      	ldr	r3, [pc, #216]	@ (8001ef4 <HAL_TIM_IC_CaptureCallback+0x170>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	601a      	str	r2, [r3, #0]
						dc = usWidth;
 8001e1e:	4b3b      	ldr	r3, [pc, #236]	@ (8001f0c <HAL_TIM_IC_CaptureCallback+0x188>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	461a      	mov	r2, r3
 8001e24:	4b3a      	ldr	r3, [pc, #232]	@ (8001f10 <HAL_TIM_IC_CaptureCallback+0x18c>)
 8001e26:	601a      	str	r2, [r3, #0]
						dc = (dc - 1500)/2;
 8001e28:	4b39      	ldr	r3, [pc, #228]	@ (8001f10 <HAL_TIM_IC_CaptureCallback+0x18c>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 8001e30:	0fda      	lsrs	r2, r3, #31
 8001e32:	4413      	add	r3, r2
 8001e34:	105b      	asrs	r3, r3, #1
 8001e36:	461a      	mov	r2, r3
 8001e38:	4b35      	ldr	r3, [pc, #212]	@ (8001f10 <HAL_TIM_IC_CaptureCallback+0x18c>)
 8001e3a:	601a      	str	r2, [r3, #0]
						//set_duty(&mot1,dc);
					}

				}
			}
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)  // if the interrupt source is channel1
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	7f1b      	ldrb	r3, [r3, #28]
 8001e40:	2b08      	cmp	r3, #8
 8001e42:	d153      	bne.n	8001eec <HAL_TIM_IC_CaptureCallback+0x168>
		{
			if (ifc==0) // if the first value is not captured
 8001e44:	4b33      	ldr	r3, [pc, #204]	@ (8001f14 <HAL_TIM_IC_CaptureCallback+0x190>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d10a      	bne.n	8001e62 <HAL_TIM_IC_CaptureCallback+0xde>
			{
				IC_Val12 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4); // read the first value
 8001e4c:	210c      	movs	r1, #12
 8001e4e:	6878      	ldr	r0, [r7, #4]
 8001e50:	f003 fc1a 	bl	8005688 <HAL_TIM_ReadCapturedValue>
 8001e54:	4603      	mov	r3, r0
 8001e56:	4a30      	ldr	r2, [pc, #192]	@ (8001f18 <HAL_TIM_IC_CaptureCallback+0x194>)
 8001e58:	6013      	str	r3, [r2, #0]
				ifc = 1;  // set the first captured as true
 8001e5a:	4b2e      	ldr	r3, [pc, #184]	@ (8001f14 <HAL_TIM_IC_CaptureCallback+0x190>)
 8001e5c:	2201      	movs	r2, #1
 8001e5e:	601a      	str	r2, [r3, #0]
					//dc = 0;
					//set_duty(&mot2,dc2);
				}
			}
		}
}
 8001e60:	e044      	b.n	8001eec <HAL_TIM_IC_CaptureCallback+0x168>
				IC_Val22 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_4);  // read second value
 8001e62:	210c      	movs	r1, #12
 8001e64:	6878      	ldr	r0, [r7, #4]
 8001e66:	f003 fc0f 	bl	8005688 <HAL_TIM_ReadCapturedValue>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	4a2b      	ldr	r2, [pc, #172]	@ (8001f1c <HAL_TIM_IC_CaptureCallback+0x198>)
 8001e6e:	6013      	str	r3, [r2, #0]
				Difference2 = IC_Val22-IC_Val12;
 8001e70:	4b2a      	ldr	r3, [pc, #168]	@ (8001f1c <HAL_TIM_IC_CaptureCallback+0x198>)
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	4b28      	ldr	r3, [pc, #160]	@ (8001f18 <HAL_TIM_IC_CaptureCallback+0x194>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	1ad3      	subs	r3, r2, r3
 8001e7a:	4a29      	ldr	r2, [pc, #164]	@ (8001f20 <HAL_TIM_IC_CaptureCallback+0x19c>)
 8001e7c:	6013      	str	r3, [r2, #0]
				float refClock2 = TIMCLOCK2;
 8001e7e:	4b21      	ldr	r3, [pc, #132]	@ (8001f04 <HAL_TIM_IC_CaptureCallback+0x180>)
 8001e80:	60fb      	str	r3, [r7, #12]
				float mFactor2 = 1000000/refClock2;
 8001e82:	eddf 6a21 	vldr	s13, [pc, #132]	@ 8001f08 <HAL_TIM_IC_CaptureCallback+0x184>
 8001e86:	ed97 7a03 	vldr	s14, [r7, #12]
 8001e8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e8e:	edc7 7a02 	vstr	s15, [r7, #8]
				usWidth2 = Difference2*mFactor2;
 8001e92:	4b23      	ldr	r3, [pc, #140]	@ (8001f20 <HAL_TIM_IC_CaptureCallback+0x19c>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	ee07 3a90 	vmov	s15, r3
 8001e9a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001e9e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ea2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ea6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001eaa:	ee17 2a90 	vmov	r2, s15
 8001eae:	4b1d      	ldr	r3, [pc, #116]	@ (8001f24 <HAL_TIM_IC_CaptureCallback+0x1a0>)
 8001eb0:	601a      	str	r2, [r3, #0]
				if (usWidth2 > 2050){
 8001eb2:	4b1c      	ldr	r3, [pc, #112]	@ (8001f24 <HAL_TIM_IC_CaptureCallback+0x1a0>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f640 0202 	movw	r2, #2050	@ 0x802
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d904      	bls.n	8001ec8 <HAL_TIM_IC_CaptureCallback+0x144>
					IC_Val12 = IC_Val22;
 8001ebe:	4b17      	ldr	r3, [pc, #92]	@ (8001f1c <HAL_TIM_IC_CaptureCallback+0x198>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4a15      	ldr	r2, [pc, #84]	@ (8001f18 <HAL_TIM_IC_CaptureCallback+0x194>)
 8001ec4:	6013      	str	r3, [r2, #0]
}
 8001ec6:	e011      	b.n	8001eec <HAL_TIM_IC_CaptureCallback+0x168>
					ifc = 0; // set it back to false
 8001ec8:	4b12      	ldr	r3, [pc, #72]	@ (8001f14 <HAL_TIM_IC_CaptureCallback+0x190>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	601a      	str	r2, [r3, #0]
					dc2 = usWidth2;
 8001ece:	4b15      	ldr	r3, [pc, #84]	@ (8001f24 <HAL_TIM_IC_CaptureCallback+0x1a0>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	461a      	mov	r2, r3
 8001ed4:	4b14      	ldr	r3, [pc, #80]	@ (8001f28 <HAL_TIM_IC_CaptureCallback+0x1a4>)
 8001ed6:	601a      	str	r2, [r3, #0]
					dc2 = (dc2 - 1500)/2;
 8001ed8:	4b13      	ldr	r3, [pc, #76]	@ (8001f28 <HAL_TIM_IC_CaptureCallback+0x1a4>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 8001ee0:	0fda      	lsrs	r2, r3, #31
 8001ee2:	4413      	add	r3, r2
 8001ee4:	105b      	asrs	r3, r3, #1
 8001ee6:	461a      	mov	r2, r3
 8001ee8:	4b0f      	ldr	r3, [pc, #60]	@ (8001f28 <HAL_TIM_IC_CaptureCallback+0x1a4>)
 8001eea:	601a      	str	r2, [r3, #0]
}
 8001eec:	bf00      	nop
 8001eee:	3718      	adds	r7, #24
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	200002fc 	.word	0x200002fc
 8001ef8:	200002f0 	.word	0x200002f0
 8001efc:	200002f4 	.word	0x200002f4
 8001f00:	200002f8 	.word	0x200002f8
 8001f04:	4c371b00 	.word	0x4c371b00
 8001f08:	49742400 	.word	0x49742400
 8001f0c:	20000310 	.word	0x20000310
 8001f10:	200002e8 	.word	0x200002e8
 8001f14:	20000300 	.word	0x20000300
 8001f18:	20000304 	.word	0x20000304
 8001f1c:	20000308 	.word	0x20000308
 8001f20:	2000030c 	.word	0x2000030c
 8001f24:	20000314 	.word	0x20000314
 8001f28:	200002ec 	.word	0x200002ec

08001f2c <HAL_TIM_PeriodElapsedCallback>:

// Encoder Updating Function

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f2c:	b5b0      	push	{r4, r5, r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]

	  if (first_t == 0){
 8001f34:	4b68      	ldr	r3, [pc, #416]	@ (80020d8 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8001f36:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001f3a:	f04f 0200 	mov.w	r2, #0
 8001f3e:	f04f 0300 	mov.w	r3, #0
 8001f42:	f7fe fdc1 	bl	8000ac8 <__aeabi_dcmpeq>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d015      	beq.n	8001f78 <HAL_TIM_PeriodElapsedCallback+0x4c>
		  first_t = HAL_GetTick();
 8001f4c:	f000 fcea 	bl	8002924 <HAL_GetTick>
 8001f50:	4603      	mov	r3, r0
 8001f52:	4618      	mov	r0, r3
 8001f54:	f7fe fad6 	bl	8000504 <__aeabi_ui2d>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	460b      	mov	r3, r1
 8001f5c:	495e      	ldr	r1, [pc, #376]	@ (80020d8 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8001f5e:	e9c1 2300 	strd	r2, r3, [r1]
		  encoder_ticks_1 = TIM1->CNT;
 8001f62:	4b5e      	ldr	r3, [pc, #376]	@ (80020dc <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8001f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f66:	4618      	mov	r0, r3
 8001f68:	f7fe facc 	bl	8000504 <__aeabi_ui2d>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	460b      	mov	r3, r1
 8001f70:	495b      	ldr	r1, [pc, #364]	@ (80020e0 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8001f72:	e9c1 2300 	strd	r2, r3, [r1]
 8001f76:	e043      	b.n	8002000 <HAL_TIM_PeriodElapsedCallback+0xd4>

	  }
	  else{
		  second_t = HAL_GetTick();
 8001f78:	f000 fcd4 	bl	8002924 <HAL_GetTick>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f7fe fac0 	bl	8000504 <__aeabi_ui2d>
 8001f84:	4602      	mov	r2, r0
 8001f86:	460b      	mov	r3, r1
 8001f88:	4956      	ldr	r1, [pc, #344]	@ (80020e4 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001f8a:	e9c1 2300 	strd	r2, r3, [r1]
		  encoder_ticks_2 = TIM1->CNT;
 8001f8e:	4b53      	ldr	r3, [pc, #332]	@ (80020dc <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8001f90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f92:	4618      	mov	r0, r3
 8001f94:	f7fe fab6 	bl	8000504 <__aeabi_ui2d>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	460b      	mov	r3, r1
 8001f9c:	4952      	ldr	r1, [pc, #328]	@ (80020e8 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8001f9e:	e9c1 2300 	strd	r2, r3, [r1]
		  velocity = ((encoder_ticks_2-encoder_ticks_1)/(second_t-first_t))/20;
 8001fa2:	4b51      	ldr	r3, [pc, #324]	@ (80020e8 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8001fa4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001fa8:	4b4d      	ldr	r3, [pc, #308]	@ (80020e0 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8001faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fae:	f7fe f96b 	bl	8000288 <__aeabi_dsub>
 8001fb2:	4602      	mov	r2, r0
 8001fb4:	460b      	mov	r3, r1
 8001fb6:	4614      	mov	r4, r2
 8001fb8:	461d      	mov	r5, r3
 8001fba:	4b4a      	ldr	r3, [pc, #296]	@ (80020e4 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001fbc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001fc0:	4b45      	ldr	r3, [pc, #276]	@ (80020d8 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8001fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fc6:	f7fe f95f 	bl	8000288 <__aeabi_dsub>
 8001fca:	4602      	mov	r2, r0
 8001fcc:	460b      	mov	r3, r1
 8001fce:	4620      	mov	r0, r4
 8001fd0:	4629      	mov	r1, r5
 8001fd2:	f7fe fc3b 	bl	800084c <__aeabi_ddiv>
 8001fd6:	4602      	mov	r2, r0
 8001fd8:	460b      	mov	r3, r1
 8001fda:	4610      	mov	r0, r2
 8001fdc:	4619      	mov	r1, r3
 8001fde:	f04f 0200 	mov.w	r2, #0
 8001fe2:	4b42      	ldr	r3, [pc, #264]	@ (80020ec <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8001fe4:	f7fe fc32 	bl	800084c <__aeabi_ddiv>
 8001fe8:	4602      	mov	r2, r0
 8001fea:	460b      	mov	r3, r1
 8001fec:	4940      	ldr	r1, [pc, #256]	@ (80020f0 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 8001fee:	e9c1 2300 	strd	r2, r3, [r1]
		  first_t = 0;
 8001ff2:	4939      	ldr	r1, [pc, #228]	@ (80020d8 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8001ff4:	f04f 0200 	mov.w	r2, #0
 8001ff8:	f04f 0300 	mov.w	r3, #0
 8001ffc:	e9c1 2300 	strd	r2, r3, [r1]




	  }
	  second_error_vel = first_error_vel;
 8002000:	4b3c      	ldr	r3, [pc, #240]	@ (80020f4 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8002002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002006:	493c      	ldr	r1, [pc, #240]	@ (80020f8 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8002008:	e9c1 2300 	strd	r2, r3, [r1]
	  first_error_vel = velocity;
 800200c:	4b38      	ldr	r3, [pc, #224]	@ (80020f0 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 800200e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002012:	4938      	ldr	r1, [pc, #224]	@ (80020f4 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8002014:	e9c1 2300 	strd	r2, r3, [r1]
	  second_error_ang = first_error_ang;
 8002018:	4b38      	ldr	r3, [pc, #224]	@ (80020fc <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 800201a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800201e:	4938      	ldr	r1, [pc, #224]	@ (8002100 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8002020:	e9c1 2300 	strd	r2, r3, [r1]
	  first_error_ang = Diff;
 8002024:	4b37      	ldr	r3, [pc, #220]	@ (8002104 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8002026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800202a:	4934      	ldr	r1, [pc, #208]	@ (80020fc <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 800202c:	e9c1 2300 	strd	r2, r3, [r1]
	  Derivative_Vel = vel_d_gain * ((second_error_vel-first_error_vel)/(second_t-first_t));
 8002030:	4b31      	ldr	r3, [pc, #196]	@ (80020f8 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8002032:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002036:	4b2f      	ldr	r3, [pc, #188]	@ (80020f4 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8002038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800203c:	f7fe f924 	bl	8000288 <__aeabi_dsub>
 8002040:	4602      	mov	r2, r0
 8002042:	460b      	mov	r3, r1
 8002044:	4614      	mov	r4, r2
 8002046:	461d      	mov	r5, r3
 8002048:	4b26      	ldr	r3, [pc, #152]	@ (80020e4 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 800204a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800204e:	4b22      	ldr	r3, [pc, #136]	@ (80020d8 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8002050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002054:	f7fe f918 	bl	8000288 <__aeabi_dsub>
 8002058:	4602      	mov	r2, r0
 800205a:	460b      	mov	r3, r1
 800205c:	4620      	mov	r0, r4
 800205e:	4629      	mov	r1, r5
 8002060:	f7fe fbf4 	bl	800084c <__aeabi_ddiv>
 8002064:	4602      	mov	r2, r0
 8002066:	460b      	mov	r3, r1
 8002068:	4610      	mov	r0, r2
 800206a:	4619      	mov	r1, r3
 800206c:	4b26      	ldr	r3, [pc, #152]	@ (8002108 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 800206e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002072:	f7fe fac1 	bl	80005f8 <__aeabi_dmul>
 8002076:	4602      	mov	r2, r0
 8002078:	460b      	mov	r3, r1
 800207a:	4924      	ldr	r1, [pc, #144]	@ (800210c <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 800207c:	e9c1 2300 	strd	r2, r3, [r1]
	  Derivative_Ang = ang_d_gain * ((second_error_ang-first_error_ang)/(second_t-first_t));
 8002080:	4b1f      	ldr	r3, [pc, #124]	@ (8002100 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8002082:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002086:	4b1d      	ldr	r3, [pc, #116]	@ (80020fc <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8002088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800208c:	f7fe f8fc 	bl	8000288 <__aeabi_dsub>
 8002090:	4602      	mov	r2, r0
 8002092:	460b      	mov	r3, r1
 8002094:	4614      	mov	r4, r2
 8002096:	461d      	mov	r5, r3
 8002098:	4b12      	ldr	r3, [pc, #72]	@ (80020e4 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 800209a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800209e:	4b0e      	ldr	r3, [pc, #56]	@ (80020d8 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 80020a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020a4:	f7fe f8f0 	bl	8000288 <__aeabi_dsub>
 80020a8:	4602      	mov	r2, r0
 80020aa:	460b      	mov	r3, r1
 80020ac:	4620      	mov	r0, r4
 80020ae:	4629      	mov	r1, r5
 80020b0:	f7fe fbcc 	bl	800084c <__aeabi_ddiv>
 80020b4:	4602      	mov	r2, r0
 80020b6:	460b      	mov	r3, r1
 80020b8:	4610      	mov	r0, r2
 80020ba:	4619      	mov	r1, r3
 80020bc:	4b14      	ldr	r3, [pc, #80]	@ (8002110 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80020be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020c2:	f7fe fa99 	bl	80005f8 <__aeabi_dmul>
 80020c6:	4602      	mov	r2, r0
 80020c8:	460b      	mov	r3, r1
 80020ca:	4912      	ldr	r1, [pc, #72]	@ (8002114 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 80020cc:	e9c1 2300 	strd	r2, r3, [r1]
}
 80020d0:	bf00      	nop
 80020d2:	3708      	adds	r7, #8
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bdb0      	pop	{r4, r5, r7, pc}
 80020d8:	20000358 	.word	0x20000358
 80020dc:	40010000 	.word	0x40010000
 80020e0:	20000348 	.word	0x20000348
 80020e4:	20000360 	.word	0x20000360
 80020e8:	20000350 	.word	0x20000350
 80020ec:	40340000 	.word	0x40340000
 80020f0:	20000368 	.word	0x20000368
 80020f4:	20000388 	.word	0x20000388
 80020f8:	20000398 	.word	0x20000398
 80020fc:	20000390 	.word	0x20000390
 8002100:	200003a0 	.word	0x200003a0
 8002104:	20000380 	.word	0x20000380
 8002108:	20000030 	.word	0x20000030
 800210c:	200003a8 	.word	0x200003a8
 8002110:	20000038 	.word	0x20000038
 8002114:	200003b0 	.word	0x200003b0

08002118 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800211c:	b672      	cpsid	i
}
 800211e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002120:	bf00      	nop
 8002122:	e7fd      	b.n	8002120 <Error_Handler+0x8>

08002124 <set_duty>:


#include "motor_driver.h"

// The implementation of the motor object method should go in the .c file
void set_duty(motor_t* p_mot, int32_t duty){
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
 800212c:	6039      	str	r1, [r7, #0]

    // Print to the console so we can see what's happening

    // printf("Setting Motor Duty Cycle to %d", duty);

    p_mot->duty = duty;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	683a      	ldr	r2, [r7, #0]
 8002132:	601a      	str	r2, [r3, #0]

    // Assign the duty cycle to a field in the structure

      if (duty>=0){
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	2b00      	cmp	r3, #0
 8002138:	db14      	blt.n	8002164 <set_duty+0x40>

            HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1,GPIO_PIN_SET);
 800213a:	2201      	movs	r2, #1
 800213c:	2102      	movs	r1, #2
 800213e:	481b      	ldr	r0, [pc, #108]	@ (80021ac <set_duty+0x88>)
 8002140:	f000 feb6 	bl	8002eb0 <HAL_GPIO_WritePin>

            HAL_GPIO_WritePin(GPIOA,GPIO_PIN_2,GPIO_PIN_RESET);
 8002144:	2200      	movs	r2, #0
 8002146:	2104      	movs	r1, #4
 8002148:	4818      	ldr	r0, [pc, #96]	@ (80021ac <set_duty+0x88>)
 800214a:	f000 feb1 	bl	8002eb0 <HAL_GPIO_WritePin>

            HAL_GPIO_WritePin(GPIOA,GPIO_PIN_3,GPIO_PIN_RESET);
 800214e:	2200      	movs	r2, #0
 8002150:	2108      	movs	r1, #8
 8002152:	4816      	ldr	r0, [pc, #88]	@ (80021ac <set_duty+0x88>)
 8002154:	f000 feac 	bl	8002eb0 <HAL_GPIO_WritePin>

            HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_SET);
 8002158:	2201      	movs	r2, #1
 800215a:	2110      	movs	r1, #16
 800215c:	4813      	ldr	r0, [pc, #76]	@ (80021ac <set_duty+0x88>)
 800215e:	f000 fea7 	bl	8002eb0 <HAL_GPIO_WritePin>
 8002162:	e016      	b.n	8002192 <set_duty+0x6e>

      }

      else{

    	    duty = -duty;
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	425b      	negs	r3, r3
 8002168:	603b      	str	r3, [r7, #0]

            HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1,GPIO_PIN_RESET);
 800216a:	2200      	movs	r2, #0
 800216c:	2102      	movs	r1, #2
 800216e:	480f      	ldr	r0, [pc, #60]	@ (80021ac <set_duty+0x88>)
 8002170:	f000 fe9e 	bl	8002eb0 <HAL_GPIO_WritePin>

            HAL_GPIO_WritePin(GPIOA,GPIO_PIN_2,GPIO_PIN_SET);
 8002174:	2201      	movs	r2, #1
 8002176:	2104      	movs	r1, #4
 8002178:	480c      	ldr	r0, [pc, #48]	@ (80021ac <set_duty+0x88>)
 800217a:	f000 fe99 	bl	8002eb0 <HAL_GPIO_WritePin>

            HAL_GPIO_WritePin(GPIOA,GPIO_PIN_3,GPIO_PIN_SET);
 800217e:	2201      	movs	r2, #1
 8002180:	2108      	movs	r1, #8
 8002182:	480a      	ldr	r0, [pc, #40]	@ (80021ac <set_duty+0x88>)
 8002184:	f000 fe94 	bl	8002eb0 <HAL_GPIO_WritePin>

            HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_RESET);
 8002188:	2200      	movs	r2, #0
 800218a:	2110      	movs	r1, #16
 800218c:	4807      	ldr	r0, [pc, #28]	@ (80021ac <set_duty+0x88>)
 800218e:	f000 fe8f 	bl	8002eb0 <HAL_GPIO_WritePin>

      }

      p_mot->timer->CCR3 = duty;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	683a      	ldr	r2, [r7, #0]
 8002198:	63da      	str	r2, [r3, #60]	@ 0x3c

      p_mot->timer->CCR4 = duty;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	689b      	ldr	r3, [r3, #8]
 800219e:	683a      	ldr	r2, [r7, #0]
 80021a0:	641a      	str	r2, [r3, #64]	@ 0x40

}
 80021a2:	bf00      	nop
 80021a4:	3708      	adds	r7, #8
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	40020000 	.word	0x40020000

080021b0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021b6:	2300      	movs	r3, #0
 80021b8:	607b      	str	r3, [r7, #4]
 80021ba:	4b10      	ldr	r3, [pc, #64]	@ (80021fc <HAL_MspInit+0x4c>)
 80021bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021be:	4a0f      	ldr	r2, [pc, #60]	@ (80021fc <HAL_MspInit+0x4c>)
 80021c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80021c6:	4b0d      	ldr	r3, [pc, #52]	@ (80021fc <HAL_MspInit+0x4c>)
 80021c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021ce:	607b      	str	r3, [r7, #4]
 80021d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021d2:	2300      	movs	r3, #0
 80021d4:	603b      	str	r3, [r7, #0]
 80021d6:	4b09      	ldr	r3, [pc, #36]	@ (80021fc <HAL_MspInit+0x4c>)
 80021d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021da:	4a08      	ldr	r2, [pc, #32]	@ (80021fc <HAL_MspInit+0x4c>)
 80021dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80021e2:	4b06      	ldr	r3, [pc, #24]	@ (80021fc <HAL_MspInit+0x4c>)
 80021e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021ea:	603b      	str	r3, [r7, #0]
 80021ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021ee:	bf00      	nop
 80021f0:	370c      	adds	r7, #12
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	40023800 	.word	0x40023800

08002200 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b08c      	sub	sp, #48	@ 0x30
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002208:	f107 031c 	add.w	r3, r7, #28
 800220c:	2200      	movs	r2, #0
 800220e:	601a      	str	r2, [r3, #0]
 8002210:	605a      	str	r2, [r3, #4]
 8002212:	609a      	str	r2, [r3, #8]
 8002214:	60da      	str	r2, [r3, #12]
 8002216:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a3a      	ldr	r2, [pc, #232]	@ (8002308 <HAL_I2C_MspInit+0x108>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d12c      	bne.n	800227c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002222:	2300      	movs	r3, #0
 8002224:	61bb      	str	r3, [r7, #24]
 8002226:	4b39      	ldr	r3, [pc, #228]	@ (800230c <HAL_I2C_MspInit+0x10c>)
 8002228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800222a:	4a38      	ldr	r2, [pc, #224]	@ (800230c <HAL_I2C_MspInit+0x10c>)
 800222c:	f043 0302 	orr.w	r3, r3, #2
 8002230:	6313      	str	r3, [r2, #48]	@ 0x30
 8002232:	4b36      	ldr	r3, [pc, #216]	@ (800230c <HAL_I2C_MspInit+0x10c>)
 8002234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002236:	f003 0302 	and.w	r3, r3, #2
 800223a:	61bb      	str	r3, [r7, #24]
 800223c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800223e:	23c0      	movs	r3, #192	@ 0xc0
 8002240:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002242:	2312      	movs	r3, #18
 8002244:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002246:	2300      	movs	r3, #0
 8002248:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800224a:	2303      	movs	r3, #3
 800224c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800224e:	2304      	movs	r3, #4
 8002250:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002252:	f107 031c 	add.w	r3, r7, #28
 8002256:	4619      	mov	r1, r3
 8002258:	482d      	ldr	r0, [pc, #180]	@ (8002310 <HAL_I2C_MspInit+0x110>)
 800225a:	f000 fca5 	bl	8002ba8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800225e:	2300      	movs	r3, #0
 8002260:	617b      	str	r3, [r7, #20]
 8002262:	4b2a      	ldr	r3, [pc, #168]	@ (800230c <HAL_I2C_MspInit+0x10c>)
 8002264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002266:	4a29      	ldr	r2, [pc, #164]	@ (800230c <HAL_I2C_MspInit+0x10c>)
 8002268:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800226c:	6413      	str	r3, [r2, #64]	@ 0x40
 800226e:	4b27      	ldr	r3, [pc, #156]	@ (800230c <HAL_I2C_MspInit+0x10c>)
 8002270:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002272:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002276:	617b      	str	r3, [r7, #20]
 8002278:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800227a:	e041      	b.n	8002300 <HAL_I2C_MspInit+0x100>
  else if(hi2c->Instance==I2C2)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a24      	ldr	r2, [pc, #144]	@ (8002314 <HAL_I2C_MspInit+0x114>)
 8002282:	4293      	cmp	r3, r2
 8002284:	d13c      	bne.n	8002300 <HAL_I2C_MspInit+0x100>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002286:	2300      	movs	r3, #0
 8002288:	613b      	str	r3, [r7, #16]
 800228a:	4b20      	ldr	r3, [pc, #128]	@ (800230c <HAL_I2C_MspInit+0x10c>)
 800228c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228e:	4a1f      	ldr	r2, [pc, #124]	@ (800230c <HAL_I2C_MspInit+0x10c>)
 8002290:	f043 0302 	orr.w	r3, r3, #2
 8002294:	6313      	str	r3, [r2, #48]	@ 0x30
 8002296:	4b1d      	ldr	r3, [pc, #116]	@ (800230c <HAL_I2C_MspInit+0x10c>)
 8002298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229a:	f003 0302 	and.w	r3, r3, #2
 800229e:	613b      	str	r3, [r7, #16]
 80022a0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80022a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80022a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022a8:	2312      	movs	r3, #18
 80022aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ac:	2300      	movs	r3, #0
 80022ae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022b0:	2303      	movs	r3, #3
 80022b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80022b4:	2304      	movs	r3, #4
 80022b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022b8:	f107 031c 	add.w	r3, r7, #28
 80022bc:	4619      	mov	r1, r3
 80022be:	4814      	ldr	r0, [pc, #80]	@ (8002310 <HAL_I2C_MspInit+0x110>)
 80022c0:	f000 fc72 	bl	8002ba8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80022c4:	2308      	movs	r3, #8
 80022c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80022c8:	2312      	movs	r3, #18
 80022ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022cc:	2300      	movs	r3, #0
 80022ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022d0:	2303      	movs	r3, #3
 80022d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 80022d4:	2309      	movs	r3, #9
 80022d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022d8:	f107 031c 	add.w	r3, r7, #28
 80022dc:	4619      	mov	r1, r3
 80022de:	480c      	ldr	r0, [pc, #48]	@ (8002310 <HAL_I2C_MspInit+0x110>)
 80022e0:	f000 fc62 	bl	8002ba8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80022e4:	2300      	movs	r3, #0
 80022e6:	60fb      	str	r3, [r7, #12]
 80022e8:	4b08      	ldr	r3, [pc, #32]	@ (800230c <HAL_I2C_MspInit+0x10c>)
 80022ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ec:	4a07      	ldr	r2, [pc, #28]	@ (800230c <HAL_I2C_MspInit+0x10c>)
 80022ee:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80022f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80022f4:	4b05      	ldr	r3, [pc, #20]	@ (800230c <HAL_I2C_MspInit+0x10c>)
 80022f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80022fc:	60fb      	str	r3, [r7, #12]
 80022fe:	68fb      	ldr	r3, [r7, #12]
}
 8002300:	bf00      	nop
 8002302:	3730      	adds	r7, #48	@ 0x30
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}
 8002308:	40005400 	.word	0x40005400
 800230c:	40023800 	.word	0x40023800
 8002310:	40020400 	.word	0x40020400
 8002314:	40005800 	.word	0x40005800

08002318 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b08a      	sub	sp, #40	@ 0x28
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002320:	f107 0314 	add.w	r3, r7, #20
 8002324:	2200      	movs	r2, #0
 8002326:	601a      	str	r2, [r3, #0]
 8002328:	605a      	str	r2, [r3, #4]
 800232a:	609a      	str	r2, [r3, #8]
 800232c:	60da      	str	r2, [r3, #12]
 800232e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	4a19      	ldr	r2, [pc, #100]	@ (800239c <HAL_TIM_Encoder_MspInit+0x84>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d12c      	bne.n	8002394 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800233a:	2300      	movs	r3, #0
 800233c:	613b      	str	r3, [r7, #16]
 800233e:	4b18      	ldr	r3, [pc, #96]	@ (80023a0 <HAL_TIM_Encoder_MspInit+0x88>)
 8002340:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002342:	4a17      	ldr	r2, [pc, #92]	@ (80023a0 <HAL_TIM_Encoder_MspInit+0x88>)
 8002344:	f043 0301 	orr.w	r3, r3, #1
 8002348:	6453      	str	r3, [r2, #68]	@ 0x44
 800234a:	4b15      	ldr	r3, [pc, #84]	@ (80023a0 <HAL_TIM_Encoder_MspInit+0x88>)
 800234c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800234e:	f003 0301 	and.w	r3, r3, #1
 8002352:	613b      	str	r3, [r7, #16]
 8002354:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002356:	2300      	movs	r3, #0
 8002358:	60fb      	str	r3, [r7, #12]
 800235a:	4b11      	ldr	r3, [pc, #68]	@ (80023a0 <HAL_TIM_Encoder_MspInit+0x88>)
 800235c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800235e:	4a10      	ldr	r2, [pc, #64]	@ (80023a0 <HAL_TIM_Encoder_MspInit+0x88>)
 8002360:	f043 0301 	orr.w	r3, r3, #1
 8002364:	6313      	str	r3, [r2, #48]	@ 0x30
 8002366:	4b0e      	ldr	r3, [pc, #56]	@ (80023a0 <HAL_TIM_Encoder_MspInit+0x88>)
 8002368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800236a:	f003 0301 	and.w	r3, r3, #1
 800236e:	60fb      	str	r3, [r7, #12]
 8002370:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002372:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002376:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002378:	2302      	movs	r3, #2
 800237a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237c:	2300      	movs	r3, #0
 800237e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002380:	2300      	movs	r3, #0
 8002382:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002384:	2301      	movs	r3, #1
 8002386:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002388:	f107 0314 	add.w	r3, r7, #20
 800238c:	4619      	mov	r1, r3
 800238e:	4805      	ldr	r0, [pc, #20]	@ (80023a4 <HAL_TIM_Encoder_MspInit+0x8c>)
 8002390:	f000 fc0a 	bl	8002ba8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002394:	bf00      	nop
 8002396:	3728      	adds	r7, #40	@ 0x28
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}
 800239c:	40010000 	.word	0x40010000
 80023a0:	40023800 	.word	0x40023800
 80023a4:	40020000 	.word	0x40020000

080023a8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b084      	sub	sp, #16
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023b8:	d115      	bne.n	80023e6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023ba:	2300      	movs	r3, #0
 80023bc:	60fb      	str	r3, [r7, #12]
 80023be:	4b0c      	ldr	r3, [pc, #48]	@ (80023f0 <HAL_TIM_Base_MspInit+0x48>)
 80023c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c2:	4a0b      	ldr	r2, [pc, #44]	@ (80023f0 <HAL_TIM_Base_MspInit+0x48>)
 80023c4:	f043 0301 	orr.w	r3, r3, #1
 80023c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80023ca:	4b09      	ldr	r3, [pc, #36]	@ (80023f0 <HAL_TIM_Base_MspInit+0x48>)
 80023cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ce:	f003 0301 	and.w	r3, r3, #1
 80023d2:	60fb      	str	r3, [r7, #12]
 80023d4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80023d6:	2200      	movs	r2, #0
 80023d8:	2100      	movs	r1, #0
 80023da:	201c      	movs	r0, #28
 80023dc:	f000 fbad 	bl	8002b3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80023e0:	201c      	movs	r0, #28
 80023e2:	f000 fbc6 	bl	8002b72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80023e6:	bf00      	nop
 80023e8:	3710      	adds	r7, #16
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	40023800 	.word	0x40023800

080023f4 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b08a      	sub	sp, #40	@ 0x28
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023fc:	f107 0314 	add.w	r3, r7, #20
 8002400:	2200      	movs	r2, #0
 8002402:	601a      	str	r2, [r3, #0]
 8002404:	605a      	str	r2, [r3, #4]
 8002406:	609a      	str	r2, [r3, #8]
 8002408:	60da      	str	r2, [r3, #12]
 800240a:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM3)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a1d      	ldr	r2, [pc, #116]	@ (8002488 <HAL_TIM_IC_MspInit+0x94>)
 8002412:	4293      	cmp	r3, r2
 8002414:	d133      	bne.n	800247e <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002416:	2300      	movs	r3, #0
 8002418:	613b      	str	r3, [r7, #16]
 800241a:	4b1c      	ldr	r3, [pc, #112]	@ (800248c <HAL_TIM_IC_MspInit+0x98>)
 800241c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800241e:	4a1b      	ldr	r2, [pc, #108]	@ (800248c <HAL_TIM_IC_MspInit+0x98>)
 8002420:	f043 0302 	orr.w	r3, r3, #2
 8002424:	6413      	str	r3, [r2, #64]	@ 0x40
 8002426:	4b19      	ldr	r3, [pc, #100]	@ (800248c <HAL_TIM_IC_MspInit+0x98>)
 8002428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800242a:	f003 0302 	and.w	r3, r3, #2
 800242e:	613b      	str	r3, [r7, #16]
 8002430:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002432:	2300      	movs	r3, #0
 8002434:	60fb      	str	r3, [r7, #12]
 8002436:	4b15      	ldr	r3, [pc, #84]	@ (800248c <HAL_TIM_IC_MspInit+0x98>)
 8002438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800243a:	4a14      	ldr	r2, [pc, #80]	@ (800248c <HAL_TIM_IC_MspInit+0x98>)
 800243c:	f043 0302 	orr.w	r3, r3, #2
 8002440:	6313      	str	r3, [r2, #48]	@ 0x30
 8002442:	4b12      	ldr	r3, [pc, #72]	@ (800248c <HAL_TIM_IC_MspInit+0x98>)
 8002444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002446:	f003 0302 	and.w	r3, r3, #2
 800244a:	60fb      	str	r3, [r7, #12]
 800244c:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800244e:	2303      	movs	r3, #3
 8002450:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002452:	2302      	movs	r3, #2
 8002454:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002456:	2300      	movs	r3, #0
 8002458:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800245a:	2300      	movs	r3, #0
 800245c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800245e:	2302      	movs	r3, #2
 8002460:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002462:	f107 0314 	add.w	r3, r7, #20
 8002466:	4619      	mov	r1, r3
 8002468:	4809      	ldr	r0, [pc, #36]	@ (8002490 <HAL_TIM_IC_MspInit+0x9c>)
 800246a:	f000 fb9d 	bl	8002ba8 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800246e:	2200      	movs	r2, #0
 8002470:	2100      	movs	r1, #0
 8002472:	201d      	movs	r0, #29
 8002474:	f000 fb61 	bl	8002b3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002478:	201d      	movs	r0, #29
 800247a:	f000 fb7a 	bl	8002b72 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800247e:	bf00      	nop
 8002480:	3728      	adds	r7, #40	@ 0x28
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	40000400 	.word	0x40000400
 800248c:	40023800 	.word	0x40023800
 8002490:	40020400 	.word	0x40020400

08002494 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002494:	b480      	push	{r7}
 8002496:	b085      	sub	sp, #20
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a0b      	ldr	r2, [pc, #44]	@ (80024d0 <HAL_TIM_PWM_MspInit+0x3c>)
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d10d      	bne.n	80024c2 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80024a6:	2300      	movs	r3, #0
 80024a8:	60fb      	str	r3, [r7, #12]
 80024aa:	4b0a      	ldr	r3, [pc, #40]	@ (80024d4 <HAL_TIM_PWM_MspInit+0x40>)
 80024ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ae:	4a09      	ldr	r2, [pc, #36]	@ (80024d4 <HAL_TIM_PWM_MspInit+0x40>)
 80024b0:	f043 0304 	orr.w	r3, r3, #4
 80024b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80024b6:	4b07      	ldr	r3, [pc, #28]	@ (80024d4 <HAL_TIM_PWM_MspInit+0x40>)
 80024b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ba:	f003 0304 	and.w	r3, r3, #4
 80024be:	60fb      	str	r3, [r7, #12]
 80024c0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80024c2:	bf00      	nop
 80024c4:	3714      	adds	r7, #20
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr
 80024ce:	bf00      	nop
 80024d0:	40000800 	.word	0x40000800
 80024d4:	40023800 	.word	0x40023800

080024d8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b088      	sub	sp, #32
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024e0:	f107 030c 	add.w	r3, r7, #12
 80024e4:	2200      	movs	r2, #0
 80024e6:	601a      	str	r2, [r3, #0]
 80024e8:	605a      	str	r2, [r3, #4]
 80024ea:	609a      	str	r2, [r3, #8]
 80024ec:	60da      	str	r2, [r3, #12]
 80024ee:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a12      	ldr	r2, [pc, #72]	@ (8002540 <HAL_TIM_MspPostInit+0x68>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d11e      	bne.n	8002538 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024fa:	2300      	movs	r3, #0
 80024fc:	60bb      	str	r3, [r7, #8]
 80024fe:	4b11      	ldr	r3, [pc, #68]	@ (8002544 <HAL_TIM_MspPostInit+0x6c>)
 8002500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002502:	4a10      	ldr	r2, [pc, #64]	@ (8002544 <HAL_TIM_MspPostInit+0x6c>)
 8002504:	f043 0302 	orr.w	r3, r3, #2
 8002508:	6313      	str	r3, [r2, #48]	@ 0x30
 800250a:	4b0e      	ldr	r3, [pc, #56]	@ (8002544 <HAL_TIM_MspPostInit+0x6c>)
 800250c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800250e:	f003 0302 	and.w	r3, r3, #2
 8002512:	60bb      	str	r3, [r7, #8]
 8002514:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002516:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800251a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800251c:	2302      	movs	r3, #2
 800251e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002520:	2300      	movs	r3, #0
 8002522:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002524:	2300      	movs	r3, #0
 8002526:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002528:	2302      	movs	r3, #2
 800252a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800252c:	f107 030c 	add.w	r3, r7, #12
 8002530:	4619      	mov	r1, r3
 8002532:	4805      	ldr	r0, [pc, #20]	@ (8002548 <HAL_TIM_MspPostInit+0x70>)
 8002534:	f000 fb38 	bl	8002ba8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002538:	bf00      	nop
 800253a:	3720      	adds	r7, #32
 800253c:	46bd      	mov	sp, r7
 800253e:	bd80      	pop	{r7, pc}
 8002540:	40000800 	.word	0x40000800
 8002544:	40023800 	.word	0x40023800
 8002548:	40020400 	.word	0x40020400

0800254c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b08a      	sub	sp, #40	@ 0x28
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002554:	f107 0314 	add.w	r3, r7, #20
 8002558:	2200      	movs	r2, #0
 800255a:	601a      	str	r2, [r3, #0]
 800255c:	605a      	str	r2, [r3, #4]
 800255e:	609a      	str	r2, [r3, #8]
 8002560:	60da      	str	r2, [r3, #12]
 8002562:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a19      	ldr	r2, [pc, #100]	@ (80025d0 <HAL_UART_MspInit+0x84>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d12c      	bne.n	80025c8 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800256e:	2300      	movs	r3, #0
 8002570:	613b      	str	r3, [r7, #16]
 8002572:	4b18      	ldr	r3, [pc, #96]	@ (80025d4 <HAL_UART_MspInit+0x88>)
 8002574:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002576:	4a17      	ldr	r2, [pc, #92]	@ (80025d4 <HAL_UART_MspInit+0x88>)
 8002578:	f043 0310 	orr.w	r3, r3, #16
 800257c:	6453      	str	r3, [r2, #68]	@ 0x44
 800257e:	4b15      	ldr	r3, [pc, #84]	@ (80025d4 <HAL_UART_MspInit+0x88>)
 8002580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002582:	f003 0310 	and.w	r3, r3, #16
 8002586:	613b      	str	r3, [r7, #16]
 8002588:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800258a:	2300      	movs	r3, #0
 800258c:	60fb      	str	r3, [r7, #12]
 800258e:	4b11      	ldr	r3, [pc, #68]	@ (80025d4 <HAL_UART_MspInit+0x88>)
 8002590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002592:	4a10      	ldr	r2, [pc, #64]	@ (80025d4 <HAL_UART_MspInit+0x88>)
 8002594:	f043 0301 	orr.w	r3, r3, #1
 8002598:	6313      	str	r3, [r2, #48]	@ 0x30
 800259a:	4b0e      	ldr	r3, [pc, #56]	@ (80025d4 <HAL_UART_MspInit+0x88>)
 800259c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800259e:	f003 0301 	and.w	r3, r3, #1
 80025a2:	60fb      	str	r3, [r7, #12]
 80025a4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA15     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 80025a6:	f44f 4304 	mov.w	r3, #33792	@ 0x8400
 80025aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ac:	2302      	movs	r3, #2
 80025ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b0:	2300      	movs	r3, #0
 80025b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025b4:	2303      	movs	r3, #3
 80025b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80025b8:	2307      	movs	r3, #7
 80025ba:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025bc:	f107 0314 	add.w	r3, r7, #20
 80025c0:	4619      	mov	r1, r3
 80025c2:	4805      	ldr	r0, [pc, #20]	@ (80025d8 <HAL_UART_MspInit+0x8c>)
 80025c4:	f000 faf0 	bl	8002ba8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80025c8:	bf00      	nop
 80025ca:	3728      	adds	r7, #40	@ 0x28
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	40011000 	.word	0x40011000
 80025d4:	40023800 	.word	0x40023800
 80025d8:	40020000 	.word	0x40020000

080025dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025dc:	b480      	push	{r7}
 80025de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80025e0:	bf00      	nop
 80025e2:	e7fd      	b.n	80025e0 <NMI_Handler+0x4>

080025e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025e8:	bf00      	nop
 80025ea:	e7fd      	b.n	80025e8 <HardFault_Handler+0x4>

080025ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025ec:	b480      	push	{r7}
 80025ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025f0:	bf00      	nop
 80025f2:	e7fd      	b.n	80025f0 <MemManage_Handler+0x4>

080025f4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025f4:	b480      	push	{r7}
 80025f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025f8:	bf00      	nop
 80025fa:	e7fd      	b.n	80025f8 <BusFault_Handler+0x4>

080025fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025fc:	b480      	push	{r7}
 80025fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002600:	bf00      	nop
 8002602:	e7fd      	b.n	8002600 <UsageFault_Handler+0x4>

08002604 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002608:	bf00      	nop
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr

08002612 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002612:	b480      	push	{r7}
 8002614:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002616:	bf00      	nop
 8002618:	46bd      	mov	sp, r7
 800261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261e:	4770      	bx	lr

08002620 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002620:	b480      	push	{r7}
 8002622:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002624:	bf00      	nop
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr

0800262e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800262e:	b580      	push	{r7, lr}
 8002630:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002632:	f000 f963 	bl	80028fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002636:	bf00      	nop
 8002638:	bd80      	pop	{r7, pc}
	...

0800263c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002640:	4802      	ldr	r0, [pc, #8]	@ (800264c <TIM2_IRQHandler+0x10>)
 8002642:	f002 fd0b 	bl	800505c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002646:	bf00      	nop
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	200001c8 	.word	0x200001c8

08002650 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002654:	4802      	ldr	r0, [pc, #8]	@ (8002660 <TIM3_IRQHandler+0x10>)
 8002656:	f002 fd01 	bl	800505c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800265a:	bf00      	nop
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	20000210 	.word	0x20000210

08002664 <_kill>:
{
  return 1;
}

int _kill(int pid, int sig)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b082      	sub	sp, #8
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
 800266c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800266e:	f004 fa13 	bl	8006a98 <__errno>
 8002672:	4603      	mov	r3, r0
 8002674:	2216      	movs	r2, #22
 8002676:	601a      	str	r2, [r3, #0]
  return -1;
 8002678:	f04f 33ff 	mov.w	r3, #4294967295
}
 800267c:	4618      	mov	r0, r3
 800267e:	3708      	adds	r7, #8
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}

08002684 <_exit>:

void _exit (int status)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b082      	sub	sp, #8
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800268c:	f04f 31ff 	mov.w	r1, #4294967295
 8002690:	6878      	ldr	r0, [r7, #4]
 8002692:	f7ff ffe7 	bl	8002664 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002696:	bf00      	nop
 8002698:	e7fd      	b.n	8002696 <_exit+0x12>

0800269a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800269a:	b580      	push	{r7, lr}
 800269c:	b086      	sub	sp, #24
 800269e:	af00      	add	r7, sp, #0
 80026a0:	60f8      	str	r0, [r7, #12]
 80026a2:	60b9      	str	r1, [r7, #8]
 80026a4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026a6:	2300      	movs	r3, #0
 80026a8:	617b      	str	r3, [r7, #20]
 80026aa:	e00a      	b.n	80026c2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80026ac:	f3af 8000 	nop.w
 80026b0:	4601      	mov	r1, r0
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	1c5a      	adds	r2, r3, #1
 80026b6:	60ba      	str	r2, [r7, #8]
 80026b8:	b2ca      	uxtb	r2, r1
 80026ba:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	3301      	adds	r3, #1
 80026c0:	617b      	str	r3, [r7, #20]
 80026c2:	697a      	ldr	r2, [r7, #20]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	429a      	cmp	r2, r3
 80026c8:	dbf0      	blt.n	80026ac <_read+0x12>
  }

  return len;
 80026ca:	687b      	ldr	r3, [r7, #4]
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	3718      	adds	r7, #24
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}

080026d4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b086      	sub	sp, #24
 80026d8:	af00      	add	r7, sp, #0
 80026da:	60f8      	str	r0, [r7, #12]
 80026dc:	60b9      	str	r1, [r7, #8]
 80026de:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026e0:	2300      	movs	r3, #0
 80026e2:	617b      	str	r3, [r7, #20]
 80026e4:	e009      	b.n	80026fa <_write+0x26>
  {
    __io_putchar(*ptr++);
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	1c5a      	adds	r2, r3, #1
 80026ea:	60ba      	str	r2, [r7, #8]
 80026ec:	781b      	ldrb	r3, [r3, #0]
 80026ee:	4618      	mov	r0, r3
 80026f0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	3301      	adds	r3, #1
 80026f8:	617b      	str	r3, [r7, #20]
 80026fa:	697a      	ldr	r2, [r7, #20]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	429a      	cmp	r2, r3
 8002700:	dbf1      	blt.n	80026e6 <_write+0x12>
  }
  return len;
 8002702:	687b      	ldr	r3, [r7, #4]
}
 8002704:	4618      	mov	r0, r3
 8002706:	3718      	adds	r7, #24
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}

0800270c <_close>:

int _close(int file)
{
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002714:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002718:	4618      	mov	r0, r3
 800271a:	370c      	adds	r7, #12
 800271c:	46bd      	mov	sp, r7
 800271e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002722:	4770      	bx	lr

08002724 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
 800272c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002734:	605a      	str	r2, [r3, #4]
  return 0;
 8002736:	2300      	movs	r3, #0
}
 8002738:	4618      	mov	r0, r3
 800273a:	370c      	adds	r7, #12
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr

08002744 <_isatty>:

int _isatty(int file)
{
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800274c:	2301      	movs	r3, #1
}
 800274e:	4618      	mov	r0, r3
 8002750:	370c      	adds	r7, #12
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr

0800275a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800275a:	b480      	push	{r7}
 800275c:	b085      	sub	sp, #20
 800275e:	af00      	add	r7, sp, #0
 8002760:	60f8      	str	r0, [r7, #12]
 8002762:	60b9      	str	r1, [r7, #8]
 8002764:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002766:	2300      	movs	r3, #0
}
 8002768:	4618      	mov	r0, r3
 800276a:	3714      	adds	r7, #20
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr

08002774 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b086      	sub	sp, #24
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800277c:	4a14      	ldr	r2, [pc, #80]	@ (80027d0 <_sbrk+0x5c>)
 800277e:	4b15      	ldr	r3, [pc, #84]	@ (80027d4 <_sbrk+0x60>)
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002788:	4b13      	ldr	r3, [pc, #76]	@ (80027d8 <_sbrk+0x64>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d102      	bne.n	8002796 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002790:	4b11      	ldr	r3, [pc, #68]	@ (80027d8 <_sbrk+0x64>)
 8002792:	4a12      	ldr	r2, [pc, #72]	@ (80027dc <_sbrk+0x68>)
 8002794:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002796:	4b10      	ldr	r3, [pc, #64]	@ (80027d8 <_sbrk+0x64>)
 8002798:	681a      	ldr	r2, [r3, #0]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	4413      	add	r3, r2
 800279e:	693a      	ldr	r2, [r7, #16]
 80027a0:	429a      	cmp	r2, r3
 80027a2:	d207      	bcs.n	80027b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80027a4:	f004 f978 	bl	8006a98 <__errno>
 80027a8:	4603      	mov	r3, r0
 80027aa:	220c      	movs	r2, #12
 80027ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80027ae:	f04f 33ff 	mov.w	r3, #4294967295
 80027b2:	e009      	b.n	80027c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80027b4:	4b08      	ldr	r3, [pc, #32]	@ (80027d8 <_sbrk+0x64>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80027ba:	4b07      	ldr	r3, [pc, #28]	@ (80027d8 <_sbrk+0x64>)
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	4413      	add	r3, r2
 80027c2:	4a05      	ldr	r2, [pc, #20]	@ (80027d8 <_sbrk+0x64>)
 80027c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80027c6:	68fb      	ldr	r3, [r7, #12]
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	3718      	adds	r7, #24
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bd80      	pop	{r7, pc}
 80027d0:	20020000 	.word	0x20020000
 80027d4:	00000400 	.word	0x00000400
 80027d8:	200003b8 	.word	0x200003b8
 80027dc:	20000510 	.word	0x20000510

080027e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80027e0:	b480      	push	{r7}
 80027e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80027e4:	4b06      	ldr	r3, [pc, #24]	@ (8002800 <SystemInit+0x20>)
 80027e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027ea:	4a05      	ldr	r2, [pc, #20]	@ (8002800 <SystemInit+0x20>)
 80027ec:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80027f0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027f4:	bf00      	nop
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr
 80027fe:	bf00      	nop
 8002800:	e000ed00 	.word	0xe000ed00

08002804 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002804:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800283c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002808:	f7ff ffea 	bl	80027e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800280c:	480c      	ldr	r0, [pc, #48]	@ (8002840 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800280e:	490d      	ldr	r1, [pc, #52]	@ (8002844 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002810:	4a0d      	ldr	r2, [pc, #52]	@ (8002848 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002812:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002814:	e002      	b.n	800281c <LoopCopyDataInit>

08002816 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002816:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002818:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800281a:	3304      	adds	r3, #4

0800281c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800281c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800281e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002820:	d3f9      	bcc.n	8002816 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002822:	4a0a      	ldr	r2, [pc, #40]	@ (800284c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002824:	4c0a      	ldr	r4, [pc, #40]	@ (8002850 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002826:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002828:	e001      	b.n	800282e <LoopFillZerobss>

0800282a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800282a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800282c:	3204      	adds	r2, #4

0800282e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800282e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002830:	d3fb      	bcc.n	800282a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002832:	f004 f937 	bl	8006aa4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002836:	f7fe fe8b 	bl	8001550 <main>
  bx  lr    
 800283a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800283c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002840:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002844:	200000b8 	.word	0x200000b8
  ldr r2, =_sidata
 8002848:	080086f8 	.word	0x080086f8
  ldr r2, =_sbss
 800284c:	200000b8 	.word	0x200000b8
  ldr r4, =_ebss
 8002850:	2000050c 	.word	0x2000050c

08002854 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002854:	e7fe      	b.n	8002854 <ADC_IRQHandler>
	...

08002858 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800285c:	4b0e      	ldr	r3, [pc, #56]	@ (8002898 <HAL_Init+0x40>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a0d      	ldr	r2, [pc, #52]	@ (8002898 <HAL_Init+0x40>)
 8002862:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002866:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002868:	4b0b      	ldr	r3, [pc, #44]	@ (8002898 <HAL_Init+0x40>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a0a      	ldr	r2, [pc, #40]	@ (8002898 <HAL_Init+0x40>)
 800286e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002872:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002874:	4b08      	ldr	r3, [pc, #32]	@ (8002898 <HAL_Init+0x40>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a07      	ldr	r2, [pc, #28]	@ (8002898 <HAL_Init+0x40>)
 800287a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800287e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002880:	2003      	movs	r0, #3
 8002882:	f000 f94f 	bl	8002b24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002886:	200f      	movs	r0, #15
 8002888:	f000 f808 	bl	800289c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800288c:	f7ff fc90 	bl	80021b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002890:	2300      	movs	r3, #0
}
 8002892:	4618      	mov	r0, r3
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	40023c00 	.word	0x40023c00

0800289c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b082      	sub	sp, #8
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028a4:	4b12      	ldr	r3, [pc, #72]	@ (80028f0 <HAL_InitTick+0x54>)
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	4b12      	ldr	r3, [pc, #72]	@ (80028f4 <HAL_InitTick+0x58>)
 80028aa:	781b      	ldrb	r3, [r3, #0]
 80028ac:	4619      	mov	r1, r3
 80028ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80028b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80028ba:	4618      	mov	r0, r3
 80028bc:	f000 f967 	bl	8002b8e <HAL_SYSTICK_Config>
 80028c0:	4603      	mov	r3, r0
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d001      	beq.n	80028ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	e00e      	b.n	80028e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2b0f      	cmp	r3, #15
 80028ce:	d80a      	bhi.n	80028e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028d0:	2200      	movs	r2, #0
 80028d2:	6879      	ldr	r1, [r7, #4]
 80028d4:	f04f 30ff 	mov.w	r0, #4294967295
 80028d8:	f000 f92f 	bl	8002b3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80028dc:	4a06      	ldr	r2, [pc, #24]	@ (80028f8 <HAL_InitTick+0x5c>)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80028e2:	2300      	movs	r3, #0
 80028e4:	e000      	b.n	80028e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3708      	adds	r7, #8
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}
 80028f0:	20000040 	.word	0x20000040
 80028f4:	20000048 	.word	0x20000048
 80028f8:	20000044 	.word	0x20000044

080028fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002900:	4b06      	ldr	r3, [pc, #24]	@ (800291c <HAL_IncTick+0x20>)
 8002902:	781b      	ldrb	r3, [r3, #0]
 8002904:	461a      	mov	r2, r3
 8002906:	4b06      	ldr	r3, [pc, #24]	@ (8002920 <HAL_IncTick+0x24>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4413      	add	r3, r2
 800290c:	4a04      	ldr	r2, [pc, #16]	@ (8002920 <HAL_IncTick+0x24>)
 800290e:	6013      	str	r3, [r2, #0]
}
 8002910:	bf00      	nop
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr
 800291a:	bf00      	nop
 800291c:	20000048 	.word	0x20000048
 8002920:	200003bc 	.word	0x200003bc

08002924 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002924:	b480      	push	{r7}
 8002926:	af00      	add	r7, sp, #0
  return uwTick;
 8002928:	4b03      	ldr	r3, [pc, #12]	@ (8002938 <HAL_GetTick+0x14>)
 800292a:	681b      	ldr	r3, [r3, #0]
}
 800292c:	4618      	mov	r0, r3
 800292e:	46bd      	mov	sp, r7
 8002930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002934:	4770      	bx	lr
 8002936:	bf00      	nop
 8002938:	200003bc 	.word	0x200003bc

0800293c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b084      	sub	sp, #16
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002944:	f7ff ffee 	bl	8002924 <HAL_GetTick>
 8002948:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002954:	d005      	beq.n	8002962 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002956:	4b0a      	ldr	r3, [pc, #40]	@ (8002980 <HAL_Delay+0x44>)
 8002958:	781b      	ldrb	r3, [r3, #0]
 800295a:	461a      	mov	r2, r3
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	4413      	add	r3, r2
 8002960:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002962:	bf00      	nop
 8002964:	f7ff ffde 	bl	8002924 <HAL_GetTick>
 8002968:	4602      	mov	r2, r0
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	1ad3      	subs	r3, r2, r3
 800296e:	68fa      	ldr	r2, [r7, #12]
 8002970:	429a      	cmp	r2, r3
 8002972:	d8f7      	bhi.n	8002964 <HAL_Delay+0x28>
  {
  }
}
 8002974:	bf00      	nop
 8002976:	bf00      	nop
 8002978:	3710      	adds	r7, #16
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	20000048 	.word	0x20000048

08002984 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002984:	b480      	push	{r7}
 8002986:	b085      	sub	sp, #20
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	f003 0307 	and.w	r3, r3, #7
 8002992:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002994:	4b0c      	ldr	r3, [pc, #48]	@ (80029c8 <__NVIC_SetPriorityGrouping+0x44>)
 8002996:	68db      	ldr	r3, [r3, #12]
 8002998:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800299a:	68ba      	ldr	r2, [r7, #8]
 800299c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80029a0:	4013      	ands	r3, r2
 80029a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80029b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029b6:	4a04      	ldr	r2, [pc, #16]	@ (80029c8 <__NVIC_SetPriorityGrouping+0x44>)
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	60d3      	str	r3, [r2, #12]
}
 80029bc:	bf00      	nop
 80029be:	3714      	adds	r7, #20
 80029c0:	46bd      	mov	sp, r7
 80029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c6:	4770      	bx	lr
 80029c8:	e000ed00 	.word	0xe000ed00

080029cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029cc:	b480      	push	{r7}
 80029ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029d0:	4b04      	ldr	r3, [pc, #16]	@ (80029e4 <__NVIC_GetPriorityGrouping+0x18>)
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	0a1b      	lsrs	r3, r3, #8
 80029d6:	f003 0307 	and.w	r3, r3, #7
}
 80029da:	4618      	mov	r0, r3
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr
 80029e4:	e000ed00 	.word	0xe000ed00

080029e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b083      	sub	sp, #12
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	4603      	mov	r3, r0
 80029f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	db0b      	blt.n	8002a12 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029fa:	79fb      	ldrb	r3, [r7, #7]
 80029fc:	f003 021f 	and.w	r2, r3, #31
 8002a00:	4907      	ldr	r1, [pc, #28]	@ (8002a20 <__NVIC_EnableIRQ+0x38>)
 8002a02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a06:	095b      	lsrs	r3, r3, #5
 8002a08:	2001      	movs	r0, #1
 8002a0a:	fa00 f202 	lsl.w	r2, r0, r2
 8002a0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002a12:	bf00      	nop
 8002a14:	370c      	adds	r7, #12
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr
 8002a1e:	bf00      	nop
 8002a20:	e000e100 	.word	0xe000e100

08002a24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b083      	sub	sp, #12
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	6039      	str	r1, [r7, #0]
 8002a2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	db0a      	blt.n	8002a4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	b2da      	uxtb	r2, r3
 8002a3c:	490c      	ldr	r1, [pc, #48]	@ (8002a70 <__NVIC_SetPriority+0x4c>)
 8002a3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a42:	0112      	lsls	r2, r2, #4
 8002a44:	b2d2      	uxtb	r2, r2
 8002a46:	440b      	add	r3, r1
 8002a48:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a4c:	e00a      	b.n	8002a64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a4e:	683b      	ldr	r3, [r7, #0]
 8002a50:	b2da      	uxtb	r2, r3
 8002a52:	4908      	ldr	r1, [pc, #32]	@ (8002a74 <__NVIC_SetPriority+0x50>)
 8002a54:	79fb      	ldrb	r3, [r7, #7]
 8002a56:	f003 030f 	and.w	r3, r3, #15
 8002a5a:	3b04      	subs	r3, #4
 8002a5c:	0112      	lsls	r2, r2, #4
 8002a5e:	b2d2      	uxtb	r2, r2
 8002a60:	440b      	add	r3, r1
 8002a62:	761a      	strb	r2, [r3, #24]
}
 8002a64:	bf00      	nop
 8002a66:	370c      	adds	r7, #12
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6e:	4770      	bx	lr
 8002a70:	e000e100 	.word	0xe000e100
 8002a74:	e000ed00 	.word	0xe000ed00

08002a78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b089      	sub	sp, #36	@ 0x24
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	60f8      	str	r0, [r7, #12]
 8002a80:	60b9      	str	r1, [r7, #8]
 8002a82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	f003 0307 	and.w	r3, r3, #7
 8002a8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a8c:	69fb      	ldr	r3, [r7, #28]
 8002a8e:	f1c3 0307 	rsb	r3, r3, #7
 8002a92:	2b04      	cmp	r3, #4
 8002a94:	bf28      	it	cs
 8002a96:	2304      	movcs	r3, #4
 8002a98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a9a:	69fb      	ldr	r3, [r7, #28]
 8002a9c:	3304      	adds	r3, #4
 8002a9e:	2b06      	cmp	r3, #6
 8002aa0:	d902      	bls.n	8002aa8 <NVIC_EncodePriority+0x30>
 8002aa2:	69fb      	ldr	r3, [r7, #28]
 8002aa4:	3b03      	subs	r3, #3
 8002aa6:	e000      	b.n	8002aaa <NVIC_EncodePriority+0x32>
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002aac:	f04f 32ff 	mov.w	r2, #4294967295
 8002ab0:	69bb      	ldr	r3, [r7, #24]
 8002ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab6:	43da      	mvns	r2, r3
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	401a      	ands	r2, r3
 8002abc:	697b      	ldr	r3, [r7, #20]
 8002abe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ac0:	f04f 31ff 	mov.w	r1, #4294967295
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	fa01 f303 	lsl.w	r3, r1, r3
 8002aca:	43d9      	mvns	r1, r3
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ad0:	4313      	orrs	r3, r2
         );
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	3724      	adds	r7, #36	@ 0x24
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002adc:	4770      	bx	lr
	...

08002ae0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b082      	sub	sp, #8
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	3b01      	subs	r3, #1
 8002aec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002af0:	d301      	bcc.n	8002af6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002af2:	2301      	movs	r3, #1
 8002af4:	e00f      	b.n	8002b16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002af6:	4a0a      	ldr	r2, [pc, #40]	@ (8002b20 <SysTick_Config+0x40>)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	3b01      	subs	r3, #1
 8002afc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002afe:	210f      	movs	r1, #15
 8002b00:	f04f 30ff 	mov.w	r0, #4294967295
 8002b04:	f7ff ff8e 	bl	8002a24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b08:	4b05      	ldr	r3, [pc, #20]	@ (8002b20 <SysTick_Config+0x40>)
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b0e:	4b04      	ldr	r3, [pc, #16]	@ (8002b20 <SysTick_Config+0x40>)
 8002b10:	2207      	movs	r2, #7
 8002b12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b14:	2300      	movs	r3, #0
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3708      	adds	r7, #8
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	e000e010 	.word	0xe000e010

08002b24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b082      	sub	sp, #8
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b2c:	6878      	ldr	r0, [r7, #4]
 8002b2e:	f7ff ff29 	bl	8002984 <__NVIC_SetPriorityGrouping>
}
 8002b32:	bf00      	nop
 8002b34:	3708      	adds	r7, #8
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}

08002b3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b3a:	b580      	push	{r7, lr}
 8002b3c:	b086      	sub	sp, #24
 8002b3e:	af00      	add	r7, sp, #0
 8002b40:	4603      	mov	r3, r0
 8002b42:	60b9      	str	r1, [r7, #8]
 8002b44:	607a      	str	r2, [r7, #4]
 8002b46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b48:	2300      	movs	r3, #0
 8002b4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b4c:	f7ff ff3e 	bl	80029cc <__NVIC_GetPriorityGrouping>
 8002b50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b52:	687a      	ldr	r2, [r7, #4]
 8002b54:	68b9      	ldr	r1, [r7, #8]
 8002b56:	6978      	ldr	r0, [r7, #20]
 8002b58:	f7ff ff8e 	bl	8002a78 <NVIC_EncodePriority>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b62:	4611      	mov	r1, r2
 8002b64:	4618      	mov	r0, r3
 8002b66:	f7ff ff5d 	bl	8002a24 <__NVIC_SetPriority>
}
 8002b6a:	bf00      	nop
 8002b6c:	3718      	adds	r7, #24
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}

08002b72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b72:	b580      	push	{r7, lr}
 8002b74:	b082      	sub	sp, #8
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	4603      	mov	r3, r0
 8002b7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b80:	4618      	mov	r0, r3
 8002b82:	f7ff ff31 	bl	80029e8 <__NVIC_EnableIRQ>
}
 8002b86:	bf00      	nop
 8002b88:	3708      	adds	r7, #8
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}

08002b8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b8e:	b580      	push	{r7, lr}
 8002b90:	b082      	sub	sp, #8
 8002b92:	af00      	add	r7, sp, #0
 8002b94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b96:	6878      	ldr	r0, [r7, #4]
 8002b98:	f7ff ffa2 	bl	8002ae0 <SysTick_Config>
 8002b9c:	4603      	mov	r3, r0
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3708      	adds	r7, #8
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}
	...

08002ba8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b089      	sub	sp, #36	@ 0x24
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
 8002bb0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	61fb      	str	r3, [r7, #28]
 8002bc2:	e159      	b.n	8002e78 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	69fb      	ldr	r3, [r7, #28]
 8002bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bcc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	697a      	ldr	r2, [r7, #20]
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002bd8:	693a      	ldr	r2, [r7, #16]
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	429a      	cmp	r2, r3
 8002bde:	f040 8148 	bne.w	8002e72 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	f003 0303 	and.w	r3, r3, #3
 8002bea:	2b01      	cmp	r3, #1
 8002bec:	d005      	beq.n	8002bfa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002bf6:	2b02      	cmp	r3, #2
 8002bf8:	d130      	bne.n	8002c5c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002c00:	69fb      	ldr	r3, [r7, #28]
 8002c02:	005b      	lsls	r3, r3, #1
 8002c04:	2203      	movs	r2, #3
 8002c06:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0a:	43db      	mvns	r3, r3
 8002c0c:	69ba      	ldr	r2, [r7, #24]
 8002c0e:	4013      	ands	r3, r2
 8002c10:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	68da      	ldr	r2, [r3, #12]
 8002c16:	69fb      	ldr	r3, [r7, #28]
 8002c18:	005b      	lsls	r3, r3, #1
 8002c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1e:	69ba      	ldr	r2, [r7, #24]
 8002c20:	4313      	orrs	r3, r2
 8002c22:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	69ba      	ldr	r2, [r7, #24]
 8002c28:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c30:	2201      	movs	r2, #1
 8002c32:	69fb      	ldr	r3, [r7, #28]
 8002c34:	fa02 f303 	lsl.w	r3, r2, r3
 8002c38:	43db      	mvns	r3, r3
 8002c3a:	69ba      	ldr	r2, [r7, #24]
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	091b      	lsrs	r3, r3, #4
 8002c46:	f003 0201 	and.w	r2, r3, #1
 8002c4a:	69fb      	ldr	r3, [r7, #28]
 8002c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c50:	69ba      	ldr	r2, [r7, #24]
 8002c52:	4313      	orrs	r3, r2
 8002c54:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	69ba      	ldr	r2, [r7, #24]
 8002c5a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	f003 0303 	and.w	r3, r3, #3
 8002c64:	2b03      	cmp	r3, #3
 8002c66:	d017      	beq.n	8002c98 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002c6e:	69fb      	ldr	r3, [r7, #28]
 8002c70:	005b      	lsls	r3, r3, #1
 8002c72:	2203      	movs	r2, #3
 8002c74:	fa02 f303 	lsl.w	r3, r2, r3
 8002c78:	43db      	mvns	r3, r3
 8002c7a:	69ba      	ldr	r2, [r7, #24]
 8002c7c:	4013      	ands	r3, r2
 8002c7e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	689a      	ldr	r2, [r3, #8]
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	005b      	lsls	r3, r3, #1
 8002c88:	fa02 f303 	lsl.w	r3, r2, r3
 8002c8c:	69ba      	ldr	r2, [r7, #24]
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	69ba      	ldr	r2, [r7, #24]
 8002c96:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	f003 0303 	and.w	r3, r3, #3
 8002ca0:	2b02      	cmp	r3, #2
 8002ca2:	d123      	bne.n	8002cec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ca4:	69fb      	ldr	r3, [r7, #28]
 8002ca6:	08da      	lsrs	r2, r3, #3
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	3208      	adds	r2, #8
 8002cac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cb0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002cb2:	69fb      	ldr	r3, [r7, #28]
 8002cb4:	f003 0307 	and.w	r3, r3, #7
 8002cb8:	009b      	lsls	r3, r3, #2
 8002cba:	220f      	movs	r2, #15
 8002cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002cc0:	43db      	mvns	r3, r3
 8002cc2:	69ba      	ldr	r2, [r7, #24]
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	691a      	ldr	r2, [r3, #16]
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	f003 0307 	and.w	r3, r3, #7
 8002cd2:	009b      	lsls	r3, r3, #2
 8002cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd8:	69ba      	ldr	r2, [r7, #24]
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002cde:	69fb      	ldr	r3, [r7, #28]
 8002ce0:	08da      	lsrs	r2, r3, #3
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	3208      	adds	r2, #8
 8002ce6:	69b9      	ldr	r1, [r7, #24]
 8002ce8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	005b      	lsls	r3, r3, #1
 8002cf6:	2203      	movs	r2, #3
 8002cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfc:	43db      	mvns	r3, r3
 8002cfe:	69ba      	ldr	r2, [r7, #24]
 8002d00:	4013      	ands	r3, r2
 8002d02:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	f003 0203 	and.w	r2, r3, #3
 8002d0c:	69fb      	ldr	r3, [r7, #28]
 8002d0e:	005b      	lsls	r3, r3, #1
 8002d10:	fa02 f303 	lsl.w	r3, r2, r3
 8002d14:	69ba      	ldr	r2, [r7, #24]
 8002d16:	4313      	orrs	r3, r2
 8002d18:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	69ba      	ldr	r2, [r7, #24]
 8002d1e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	f000 80a2 	beq.w	8002e72 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d2e:	2300      	movs	r3, #0
 8002d30:	60fb      	str	r3, [r7, #12]
 8002d32:	4b57      	ldr	r3, [pc, #348]	@ (8002e90 <HAL_GPIO_Init+0x2e8>)
 8002d34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d36:	4a56      	ldr	r2, [pc, #344]	@ (8002e90 <HAL_GPIO_Init+0x2e8>)
 8002d38:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d3e:	4b54      	ldr	r3, [pc, #336]	@ (8002e90 <HAL_GPIO_Init+0x2e8>)
 8002d40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d46:	60fb      	str	r3, [r7, #12]
 8002d48:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d4a:	4a52      	ldr	r2, [pc, #328]	@ (8002e94 <HAL_GPIO_Init+0x2ec>)
 8002d4c:	69fb      	ldr	r3, [r7, #28]
 8002d4e:	089b      	lsrs	r3, r3, #2
 8002d50:	3302      	adds	r3, #2
 8002d52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d56:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002d58:	69fb      	ldr	r3, [r7, #28]
 8002d5a:	f003 0303 	and.w	r3, r3, #3
 8002d5e:	009b      	lsls	r3, r3, #2
 8002d60:	220f      	movs	r2, #15
 8002d62:	fa02 f303 	lsl.w	r3, r2, r3
 8002d66:	43db      	mvns	r3, r3
 8002d68:	69ba      	ldr	r2, [r7, #24]
 8002d6a:	4013      	ands	r3, r2
 8002d6c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	4a49      	ldr	r2, [pc, #292]	@ (8002e98 <HAL_GPIO_Init+0x2f0>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d019      	beq.n	8002daa <HAL_GPIO_Init+0x202>
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	4a48      	ldr	r2, [pc, #288]	@ (8002e9c <HAL_GPIO_Init+0x2f4>)
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d013      	beq.n	8002da6 <HAL_GPIO_Init+0x1fe>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	4a47      	ldr	r2, [pc, #284]	@ (8002ea0 <HAL_GPIO_Init+0x2f8>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d00d      	beq.n	8002da2 <HAL_GPIO_Init+0x1fa>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	4a46      	ldr	r2, [pc, #280]	@ (8002ea4 <HAL_GPIO_Init+0x2fc>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d007      	beq.n	8002d9e <HAL_GPIO_Init+0x1f6>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	4a45      	ldr	r2, [pc, #276]	@ (8002ea8 <HAL_GPIO_Init+0x300>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d101      	bne.n	8002d9a <HAL_GPIO_Init+0x1f2>
 8002d96:	2304      	movs	r3, #4
 8002d98:	e008      	b.n	8002dac <HAL_GPIO_Init+0x204>
 8002d9a:	2307      	movs	r3, #7
 8002d9c:	e006      	b.n	8002dac <HAL_GPIO_Init+0x204>
 8002d9e:	2303      	movs	r3, #3
 8002da0:	e004      	b.n	8002dac <HAL_GPIO_Init+0x204>
 8002da2:	2302      	movs	r3, #2
 8002da4:	e002      	b.n	8002dac <HAL_GPIO_Init+0x204>
 8002da6:	2301      	movs	r3, #1
 8002da8:	e000      	b.n	8002dac <HAL_GPIO_Init+0x204>
 8002daa:	2300      	movs	r3, #0
 8002dac:	69fa      	ldr	r2, [r7, #28]
 8002dae:	f002 0203 	and.w	r2, r2, #3
 8002db2:	0092      	lsls	r2, r2, #2
 8002db4:	4093      	lsls	r3, r2
 8002db6:	69ba      	ldr	r2, [r7, #24]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002dbc:	4935      	ldr	r1, [pc, #212]	@ (8002e94 <HAL_GPIO_Init+0x2ec>)
 8002dbe:	69fb      	ldr	r3, [r7, #28]
 8002dc0:	089b      	lsrs	r3, r3, #2
 8002dc2:	3302      	adds	r3, #2
 8002dc4:	69ba      	ldr	r2, [r7, #24]
 8002dc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002dca:	4b38      	ldr	r3, [pc, #224]	@ (8002eac <HAL_GPIO_Init+0x304>)
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	43db      	mvns	r3, r3
 8002dd4:	69ba      	ldr	r2, [r7, #24]
 8002dd6:	4013      	ands	r3, r2
 8002dd8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d003      	beq.n	8002dee <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002de6:	69ba      	ldr	r2, [r7, #24]
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	4313      	orrs	r3, r2
 8002dec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002dee:	4a2f      	ldr	r2, [pc, #188]	@ (8002eac <HAL_GPIO_Init+0x304>)
 8002df0:	69bb      	ldr	r3, [r7, #24]
 8002df2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002df4:	4b2d      	ldr	r3, [pc, #180]	@ (8002eac <HAL_GPIO_Init+0x304>)
 8002df6:	68db      	ldr	r3, [r3, #12]
 8002df8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	43db      	mvns	r3, r3
 8002dfe:	69ba      	ldr	r2, [r7, #24]
 8002e00:	4013      	ands	r3, r2
 8002e02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d003      	beq.n	8002e18 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002e10:	69ba      	ldr	r2, [r7, #24]
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	4313      	orrs	r3, r2
 8002e16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002e18:	4a24      	ldr	r2, [pc, #144]	@ (8002eac <HAL_GPIO_Init+0x304>)
 8002e1a:	69bb      	ldr	r3, [r7, #24]
 8002e1c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002e1e:	4b23      	ldr	r3, [pc, #140]	@ (8002eac <HAL_GPIO_Init+0x304>)
 8002e20:	685b      	ldr	r3, [r3, #4]
 8002e22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	43db      	mvns	r3, r3
 8002e28:	69ba      	ldr	r2, [r7, #24]
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d003      	beq.n	8002e42 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002e3a:	69ba      	ldr	r2, [r7, #24]
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e42:	4a1a      	ldr	r2, [pc, #104]	@ (8002eac <HAL_GPIO_Init+0x304>)
 8002e44:	69bb      	ldr	r3, [r7, #24]
 8002e46:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e48:	4b18      	ldr	r3, [pc, #96]	@ (8002eac <HAL_GPIO_Init+0x304>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	43db      	mvns	r3, r3
 8002e52:	69ba      	ldr	r2, [r7, #24]
 8002e54:	4013      	ands	r3, r2
 8002e56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d003      	beq.n	8002e6c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002e64:	69ba      	ldr	r2, [r7, #24]
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e6c:	4a0f      	ldr	r2, [pc, #60]	@ (8002eac <HAL_GPIO_Init+0x304>)
 8002e6e:	69bb      	ldr	r3, [r7, #24]
 8002e70:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e72:	69fb      	ldr	r3, [r7, #28]
 8002e74:	3301      	adds	r3, #1
 8002e76:	61fb      	str	r3, [r7, #28]
 8002e78:	69fb      	ldr	r3, [r7, #28]
 8002e7a:	2b0f      	cmp	r3, #15
 8002e7c:	f67f aea2 	bls.w	8002bc4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002e80:	bf00      	nop
 8002e82:	bf00      	nop
 8002e84:	3724      	adds	r7, #36	@ 0x24
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr
 8002e8e:	bf00      	nop
 8002e90:	40023800 	.word	0x40023800
 8002e94:	40013800 	.word	0x40013800
 8002e98:	40020000 	.word	0x40020000
 8002e9c:	40020400 	.word	0x40020400
 8002ea0:	40020800 	.word	0x40020800
 8002ea4:	40020c00 	.word	0x40020c00
 8002ea8:	40021000 	.word	0x40021000
 8002eac:	40013c00 	.word	0x40013c00

08002eb0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b083      	sub	sp, #12
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
 8002eb8:	460b      	mov	r3, r1
 8002eba:	807b      	strh	r3, [r7, #2]
 8002ebc:	4613      	mov	r3, r2
 8002ebe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ec0:	787b      	ldrb	r3, [r7, #1]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d003      	beq.n	8002ece <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ec6:	887a      	ldrh	r2, [r7, #2]
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002ecc:	e003      	b.n	8002ed6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002ece:	887b      	ldrh	r3, [r7, #2]
 8002ed0:	041a      	lsls	r2, r3, #16
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	619a      	str	r2, [r3, #24]
}
 8002ed6:	bf00      	nop
 8002ed8:	370c      	adds	r7, #12
 8002eda:	46bd      	mov	sp, r7
 8002edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee0:	4770      	bx	lr
	...

08002ee4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b084      	sub	sp, #16
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d101      	bne.n	8002ef6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e12b      	b.n	800314e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d106      	bne.n	8002f10 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2200      	movs	r2, #0
 8002f06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002f0a:	6878      	ldr	r0, [r7, #4]
 8002f0c:	f7ff f978 	bl	8002200 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2224      	movs	r2, #36	@ 0x24
 8002f14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f022 0201 	bic.w	r2, r2, #1
 8002f26:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	681a      	ldr	r2, [r3, #0]
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002f36:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	681a      	ldr	r2, [r3, #0]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002f46:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002f48:	f001 fc10 	bl	800476c <HAL_RCC_GetPCLK1Freq>
 8002f4c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	4a81      	ldr	r2, [pc, #516]	@ (8003158 <HAL_I2C_Init+0x274>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d807      	bhi.n	8002f68 <HAL_I2C_Init+0x84>
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	4a80      	ldr	r2, [pc, #512]	@ (800315c <HAL_I2C_Init+0x278>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	bf94      	ite	ls
 8002f60:	2301      	movls	r3, #1
 8002f62:	2300      	movhi	r3, #0
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	e006      	b.n	8002f76 <HAL_I2C_Init+0x92>
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	4a7d      	ldr	r2, [pc, #500]	@ (8003160 <HAL_I2C_Init+0x27c>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	bf94      	ite	ls
 8002f70:	2301      	movls	r3, #1
 8002f72:	2300      	movhi	r3, #0
 8002f74:	b2db      	uxtb	r3, r3
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d001      	beq.n	8002f7e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e0e7      	b.n	800314e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	4a78      	ldr	r2, [pc, #480]	@ (8003164 <HAL_I2C_Init+0x280>)
 8002f82:	fba2 2303 	umull	r2, r3, r2, r3
 8002f86:	0c9b      	lsrs	r3, r3, #18
 8002f88:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	68ba      	ldr	r2, [r7, #8]
 8002f9a:	430a      	orrs	r2, r1
 8002f9c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	6a1b      	ldr	r3, [r3, #32]
 8002fa4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	4a6a      	ldr	r2, [pc, #424]	@ (8003158 <HAL_I2C_Init+0x274>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d802      	bhi.n	8002fb8 <HAL_I2C_Init+0xd4>
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	3301      	adds	r3, #1
 8002fb6:	e009      	b.n	8002fcc <HAL_I2C_Init+0xe8>
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002fbe:	fb02 f303 	mul.w	r3, r2, r3
 8002fc2:	4a69      	ldr	r2, [pc, #420]	@ (8003168 <HAL_I2C_Init+0x284>)
 8002fc4:	fba2 2303 	umull	r2, r3, r2, r3
 8002fc8:	099b      	lsrs	r3, r3, #6
 8002fca:	3301      	adds	r3, #1
 8002fcc:	687a      	ldr	r2, [r7, #4]
 8002fce:	6812      	ldr	r2, [r2, #0]
 8002fd0:	430b      	orrs	r3, r1
 8002fd2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	69db      	ldr	r3, [r3, #28]
 8002fda:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002fde:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	495c      	ldr	r1, [pc, #368]	@ (8003158 <HAL_I2C_Init+0x274>)
 8002fe8:	428b      	cmp	r3, r1
 8002fea:	d819      	bhi.n	8003020 <HAL_I2C_Init+0x13c>
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	1e59      	subs	r1, r3, #1
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	005b      	lsls	r3, r3, #1
 8002ff6:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ffa:	1c59      	adds	r1, r3, #1
 8002ffc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003000:	400b      	ands	r3, r1
 8003002:	2b00      	cmp	r3, #0
 8003004:	d00a      	beq.n	800301c <HAL_I2C_Init+0x138>
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	1e59      	subs	r1, r3, #1
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	005b      	lsls	r3, r3, #1
 8003010:	fbb1 f3f3 	udiv	r3, r1, r3
 8003014:	3301      	adds	r3, #1
 8003016:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800301a:	e051      	b.n	80030c0 <HAL_I2C_Init+0x1dc>
 800301c:	2304      	movs	r3, #4
 800301e:	e04f      	b.n	80030c0 <HAL_I2C_Init+0x1dc>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d111      	bne.n	800304c <HAL_I2C_Init+0x168>
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	1e58      	subs	r0, r3, #1
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6859      	ldr	r1, [r3, #4]
 8003030:	460b      	mov	r3, r1
 8003032:	005b      	lsls	r3, r3, #1
 8003034:	440b      	add	r3, r1
 8003036:	fbb0 f3f3 	udiv	r3, r0, r3
 800303a:	3301      	adds	r3, #1
 800303c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003040:	2b00      	cmp	r3, #0
 8003042:	bf0c      	ite	eq
 8003044:	2301      	moveq	r3, #1
 8003046:	2300      	movne	r3, #0
 8003048:	b2db      	uxtb	r3, r3
 800304a:	e012      	b.n	8003072 <HAL_I2C_Init+0x18e>
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	1e58      	subs	r0, r3, #1
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6859      	ldr	r1, [r3, #4]
 8003054:	460b      	mov	r3, r1
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	440b      	add	r3, r1
 800305a:	0099      	lsls	r1, r3, #2
 800305c:	440b      	add	r3, r1
 800305e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003062:	3301      	adds	r3, #1
 8003064:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003068:	2b00      	cmp	r3, #0
 800306a:	bf0c      	ite	eq
 800306c:	2301      	moveq	r3, #1
 800306e:	2300      	movne	r3, #0
 8003070:	b2db      	uxtb	r3, r3
 8003072:	2b00      	cmp	r3, #0
 8003074:	d001      	beq.n	800307a <HAL_I2C_Init+0x196>
 8003076:	2301      	movs	r3, #1
 8003078:	e022      	b.n	80030c0 <HAL_I2C_Init+0x1dc>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d10e      	bne.n	80030a0 <HAL_I2C_Init+0x1bc>
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	1e58      	subs	r0, r3, #1
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6859      	ldr	r1, [r3, #4]
 800308a:	460b      	mov	r3, r1
 800308c:	005b      	lsls	r3, r3, #1
 800308e:	440b      	add	r3, r1
 8003090:	fbb0 f3f3 	udiv	r3, r0, r3
 8003094:	3301      	adds	r3, #1
 8003096:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800309a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800309e:	e00f      	b.n	80030c0 <HAL_I2C_Init+0x1dc>
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	1e58      	subs	r0, r3, #1
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6859      	ldr	r1, [r3, #4]
 80030a8:	460b      	mov	r3, r1
 80030aa:	009b      	lsls	r3, r3, #2
 80030ac:	440b      	add	r3, r1
 80030ae:	0099      	lsls	r1, r3, #2
 80030b0:	440b      	add	r3, r1
 80030b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80030b6:	3301      	adds	r3, #1
 80030b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80030bc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80030c0:	6879      	ldr	r1, [r7, #4]
 80030c2:	6809      	ldr	r1, [r1, #0]
 80030c4:	4313      	orrs	r3, r2
 80030c6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	69da      	ldr	r2, [r3, #28]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6a1b      	ldr	r3, [r3, #32]
 80030da:	431a      	orrs	r2, r3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	430a      	orrs	r2, r1
 80030e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80030ee:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80030f2:	687a      	ldr	r2, [r7, #4]
 80030f4:	6911      	ldr	r1, [r2, #16]
 80030f6:	687a      	ldr	r2, [r7, #4]
 80030f8:	68d2      	ldr	r2, [r2, #12]
 80030fa:	4311      	orrs	r1, r2
 80030fc:	687a      	ldr	r2, [r7, #4]
 80030fe:	6812      	ldr	r2, [r2, #0]
 8003100:	430b      	orrs	r3, r1
 8003102:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	68db      	ldr	r3, [r3, #12]
 800310a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	695a      	ldr	r2, [r3, #20]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	699b      	ldr	r3, [r3, #24]
 8003116:	431a      	orrs	r2, r3
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	430a      	orrs	r2, r1
 800311e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	681a      	ldr	r2, [r3, #0]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f042 0201 	orr.w	r2, r2, #1
 800312e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2200      	movs	r2, #0
 8003134:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2220      	movs	r2, #32
 800313a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2200      	movs	r2, #0
 8003142:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2200      	movs	r2, #0
 8003148:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800314c:	2300      	movs	r3, #0
}
 800314e:	4618      	mov	r0, r3
 8003150:	3710      	adds	r7, #16
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}
 8003156:	bf00      	nop
 8003158:	000186a0 	.word	0x000186a0
 800315c:	001e847f 	.word	0x001e847f
 8003160:	003d08ff 	.word	0x003d08ff
 8003164:	431bde83 	.word	0x431bde83
 8003168:	10624dd3 	.word	0x10624dd3

0800316c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b088      	sub	sp, #32
 8003170:	af02      	add	r7, sp, #8
 8003172:	60f8      	str	r0, [r7, #12]
 8003174:	607a      	str	r2, [r7, #4]
 8003176:	461a      	mov	r2, r3
 8003178:	460b      	mov	r3, r1
 800317a:	817b      	strh	r3, [r7, #10]
 800317c:	4613      	mov	r3, r2
 800317e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003180:	f7ff fbd0 	bl	8002924 <HAL_GetTick>
 8003184:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800318c:	b2db      	uxtb	r3, r3
 800318e:	2b20      	cmp	r3, #32
 8003190:	f040 80e0 	bne.w	8003354 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003194:	697b      	ldr	r3, [r7, #20]
 8003196:	9300      	str	r3, [sp, #0]
 8003198:	2319      	movs	r3, #25
 800319a:	2201      	movs	r2, #1
 800319c:	4970      	ldr	r1, [pc, #448]	@ (8003360 <HAL_I2C_Master_Transmit+0x1f4>)
 800319e:	68f8      	ldr	r0, [r7, #12]
 80031a0:	f000 fc7e 	bl	8003aa0 <I2C_WaitOnFlagUntilTimeout>
 80031a4:	4603      	mov	r3, r0
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d001      	beq.n	80031ae <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80031aa:	2302      	movs	r3, #2
 80031ac:	e0d3      	b.n	8003356 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80031b4:	2b01      	cmp	r3, #1
 80031b6:	d101      	bne.n	80031bc <HAL_I2C_Master_Transmit+0x50>
 80031b8:	2302      	movs	r3, #2
 80031ba:	e0cc      	b.n	8003356 <HAL_I2C_Master_Transmit+0x1ea>
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2201      	movs	r2, #1
 80031c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 0301 	and.w	r3, r3, #1
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	d007      	beq.n	80031e2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f042 0201 	orr.w	r2, r2, #1
 80031e0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80031f0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2221      	movs	r2, #33	@ 0x21
 80031f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	2210      	movs	r2, #16
 80031fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2200      	movs	r2, #0
 8003206:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	687a      	ldr	r2, [r7, #4]
 800320c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	893a      	ldrh	r2, [r7, #8]
 8003212:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003218:	b29a      	uxth	r2, r3
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	4a50      	ldr	r2, [pc, #320]	@ (8003364 <HAL_I2C_Master_Transmit+0x1f8>)
 8003222:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003224:	8979      	ldrh	r1, [r7, #10]
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	6a3a      	ldr	r2, [r7, #32]
 800322a:	68f8      	ldr	r0, [r7, #12]
 800322c:	f000 fae8 	bl	8003800 <I2C_MasterRequestWrite>
 8003230:	4603      	mov	r3, r0
 8003232:	2b00      	cmp	r3, #0
 8003234:	d001      	beq.n	800323a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	e08d      	b.n	8003356 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800323a:	2300      	movs	r3, #0
 800323c:	613b      	str	r3, [r7, #16]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	695b      	ldr	r3, [r3, #20]
 8003244:	613b      	str	r3, [r7, #16]
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	699b      	ldr	r3, [r3, #24]
 800324c:	613b      	str	r3, [r7, #16]
 800324e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003250:	e066      	b.n	8003320 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003252:	697a      	ldr	r2, [r7, #20]
 8003254:	6a39      	ldr	r1, [r7, #32]
 8003256:	68f8      	ldr	r0, [r7, #12]
 8003258:	f000 fd3c 	bl	8003cd4 <I2C_WaitOnTXEFlagUntilTimeout>
 800325c:	4603      	mov	r3, r0
 800325e:	2b00      	cmp	r3, #0
 8003260:	d00d      	beq.n	800327e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003266:	2b04      	cmp	r3, #4
 8003268:	d107      	bne.n	800327a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	681a      	ldr	r2, [r3, #0]
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003278:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	e06b      	b.n	8003356 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003282:	781a      	ldrb	r2, [r3, #0]
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800328e:	1c5a      	adds	r2, r3, #1
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003298:	b29b      	uxth	r3, r3
 800329a:	3b01      	subs	r3, #1
 800329c:	b29a      	uxth	r2, r3
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032a6:	3b01      	subs	r3, #1
 80032a8:	b29a      	uxth	r2, r3
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	695b      	ldr	r3, [r3, #20]
 80032b4:	f003 0304 	and.w	r3, r3, #4
 80032b8:	2b04      	cmp	r3, #4
 80032ba:	d11b      	bne.n	80032f4 <HAL_I2C_Master_Transmit+0x188>
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d017      	beq.n	80032f4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c8:	781a      	ldrb	r2, [r3, #0]
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032d4:	1c5a      	adds	r2, r3, #1
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032de:	b29b      	uxth	r3, r3
 80032e0:	3b01      	subs	r3, #1
 80032e2:	b29a      	uxth	r2, r3
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032ec:	3b01      	subs	r3, #1
 80032ee:	b29a      	uxth	r2, r3
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032f4:	697a      	ldr	r2, [r7, #20]
 80032f6:	6a39      	ldr	r1, [r7, #32]
 80032f8:	68f8      	ldr	r0, [r7, #12]
 80032fa:	f000 fd33 	bl	8003d64 <I2C_WaitOnBTFFlagUntilTimeout>
 80032fe:	4603      	mov	r3, r0
 8003300:	2b00      	cmp	r3, #0
 8003302:	d00d      	beq.n	8003320 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003308:	2b04      	cmp	r3, #4
 800330a:	d107      	bne.n	800331c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681a      	ldr	r2, [r3, #0]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800331a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800331c:	2301      	movs	r3, #1
 800331e:	e01a      	b.n	8003356 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003324:	2b00      	cmp	r3, #0
 8003326:	d194      	bne.n	8003252 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003336:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2220      	movs	r2, #32
 800333c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2200      	movs	r2, #0
 8003344:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2200      	movs	r2, #0
 800334c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003350:	2300      	movs	r3, #0
 8003352:	e000      	b.n	8003356 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003354:	2302      	movs	r3, #2
  }
}
 8003356:	4618      	mov	r0, r3
 8003358:	3718      	adds	r7, #24
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	00100002 	.word	0x00100002
 8003364:	ffff0000 	.word	0xffff0000

08003368 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b08c      	sub	sp, #48	@ 0x30
 800336c:	af02      	add	r7, sp, #8
 800336e:	60f8      	str	r0, [r7, #12]
 8003370:	607a      	str	r2, [r7, #4]
 8003372:	461a      	mov	r2, r3
 8003374:	460b      	mov	r3, r1
 8003376:	817b      	strh	r3, [r7, #10]
 8003378:	4613      	mov	r3, r2
 800337a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800337c:	f7ff fad2 	bl	8002924 <HAL_GetTick>
 8003380:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003388:	b2db      	uxtb	r3, r3
 800338a:	2b20      	cmp	r3, #32
 800338c:	f040 8217 	bne.w	80037be <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003392:	9300      	str	r3, [sp, #0]
 8003394:	2319      	movs	r3, #25
 8003396:	2201      	movs	r2, #1
 8003398:	497c      	ldr	r1, [pc, #496]	@ (800358c <HAL_I2C_Master_Receive+0x224>)
 800339a:	68f8      	ldr	r0, [r7, #12]
 800339c:	f000 fb80 	bl	8003aa0 <I2C_WaitOnFlagUntilTimeout>
 80033a0:	4603      	mov	r3, r0
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d001      	beq.n	80033aa <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80033a6:	2302      	movs	r3, #2
 80033a8:	e20a      	b.n	80037c0 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d101      	bne.n	80033b8 <HAL_I2C_Master_Receive+0x50>
 80033b4:	2302      	movs	r3, #2
 80033b6:	e203      	b.n	80037c0 <HAL_I2C_Master_Receive+0x458>
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2201      	movs	r2, #1
 80033bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f003 0301 	and.w	r3, r3, #1
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	d007      	beq.n	80033de <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f042 0201 	orr.w	r2, r2, #1
 80033dc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033ec:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2222      	movs	r2, #34	@ 0x22
 80033f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2210      	movs	r2, #16
 80033fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2200      	movs	r2, #0
 8003402:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	687a      	ldr	r2, [r7, #4]
 8003408:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	893a      	ldrh	r2, [r7, #8]
 800340e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003414:	b29a      	uxth	r2, r3
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	4a5c      	ldr	r2, [pc, #368]	@ (8003590 <HAL_I2C_Master_Receive+0x228>)
 800341e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003420:	8979      	ldrh	r1, [r7, #10]
 8003422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003424:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003426:	68f8      	ldr	r0, [r7, #12]
 8003428:	f000 fa6c 	bl	8003904 <I2C_MasterRequestRead>
 800342c:	4603      	mov	r3, r0
 800342e:	2b00      	cmp	r3, #0
 8003430:	d001      	beq.n	8003436 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e1c4      	b.n	80037c0 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800343a:	2b00      	cmp	r3, #0
 800343c:	d113      	bne.n	8003466 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800343e:	2300      	movs	r3, #0
 8003440:	623b      	str	r3, [r7, #32]
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	695b      	ldr	r3, [r3, #20]
 8003448:	623b      	str	r3, [r7, #32]
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	699b      	ldr	r3, [r3, #24]
 8003450:	623b      	str	r3, [r7, #32]
 8003452:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003462:	601a      	str	r2, [r3, #0]
 8003464:	e198      	b.n	8003798 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800346a:	2b01      	cmp	r3, #1
 800346c:	d11b      	bne.n	80034a6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800347c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800347e:	2300      	movs	r3, #0
 8003480:	61fb      	str	r3, [r7, #28]
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	695b      	ldr	r3, [r3, #20]
 8003488:	61fb      	str	r3, [r7, #28]
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	699b      	ldr	r3, [r3, #24]
 8003490:	61fb      	str	r3, [r7, #28]
 8003492:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034a2:	601a      	str	r2, [r3, #0]
 80034a4:	e178      	b.n	8003798 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034aa:	2b02      	cmp	r3, #2
 80034ac:	d11b      	bne.n	80034e6 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034bc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	681a      	ldr	r2, [r3, #0]
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80034cc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034ce:	2300      	movs	r3, #0
 80034d0:	61bb      	str	r3, [r7, #24]
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	695b      	ldr	r3, [r3, #20]
 80034d8:	61bb      	str	r3, [r7, #24]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	699b      	ldr	r3, [r3, #24]
 80034e0:	61bb      	str	r3, [r7, #24]
 80034e2:	69bb      	ldr	r3, [r7, #24]
 80034e4:	e158      	b.n	8003798 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	681a      	ldr	r2, [r3, #0]
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80034f4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034f6:	2300      	movs	r3, #0
 80034f8:	617b      	str	r3, [r7, #20]
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	695b      	ldr	r3, [r3, #20]
 8003500:	617b      	str	r3, [r7, #20]
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	699b      	ldr	r3, [r3, #24]
 8003508:	617b      	str	r3, [r7, #20]
 800350a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800350c:	e144      	b.n	8003798 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003512:	2b03      	cmp	r3, #3
 8003514:	f200 80f1 	bhi.w	80036fa <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800351c:	2b01      	cmp	r3, #1
 800351e:	d123      	bne.n	8003568 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003520:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003522:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003524:	68f8      	ldr	r0, [r7, #12]
 8003526:	f000 fc65 	bl	8003df4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800352a:	4603      	mov	r3, r0
 800352c:	2b00      	cmp	r3, #0
 800352e:	d001      	beq.n	8003534 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8003530:	2301      	movs	r3, #1
 8003532:	e145      	b.n	80037c0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	691a      	ldr	r2, [r3, #16]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800353e:	b2d2      	uxtb	r2, r2
 8003540:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003546:	1c5a      	adds	r2, r3, #1
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003550:	3b01      	subs	r3, #1
 8003552:	b29a      	uxth	r2, r3
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800355c:	b29b      	uxth	r3, r3
 800355e:	3b01      	subs	r3, #1
 8003560:	b29a      	uxth	r2, r3
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003566:	e117      	b.n	8003798 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800356c:	2b02      	cmp	r3, #2
 800356e:	d14e      	bne.n	800360e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003572:	9300      	str	r3, [sp, #0]
 8003574:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003576:	2200      	movs	r2, #0
 8003578:	4906      	ldr	r1, [pc, #24]	@ (8003594 <HAL_I2C_Master_Receive+0x22c>)
 800357a:	68f8      	ldr	r0, [r7, #12]
 800357c:	f000 fa90 	bl	8003aa0 <I2C_WaitOnFlagUntilTimeout>
 8003580:	4603      	mov	r3, r0
 8003582:	2b00      	cmp	r3, #0
 8003584:	d008      	beq.n	8003598 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e11a      	b.n	80037c0 <HAL_I2C_Master_Receive+0x458>
 800358a:	bf00      	nop
 800358c:	00100002 	.word	0x00100002
 8003590:	ffff0000 	.word	0xffff0000
 8003594:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	681a      	ldr	r2, [r3, #0]
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035a6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	691a      	ldr	r2, [r3, #16]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035b2:	b2d2      	uxtb	r2, r2
 80035b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ba:	1c5a      	adds	r2, r3, #1
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035c4:	3b01      	subs	r3, #1
 80035c6:	b29a      	uxth	r2, r3
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035d0:	b29b      	uxth	r3, r3
 80035d2:	3b01      	subs	r3, #1
 80035d4:	b29a      	uxth	r2, r3
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	691a      	ldr	r2, [r3, #16]
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035e4:	b2d2      	uxtb	r2, r2
 80035e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ec:	1c5a      	adds	r2, r3, #1
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035f6:	3b01      	subs	r3, #1
 80035f8:	b29a      	uxth	r2, r3
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003602:	b29b      	uxth	r3, r3
 8003604:	3b01      	subs	r3, #1
 8003606:	b29a      	uxth	r2, r3
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800360c:	e0c4      	b.n	8003798 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800360e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003610:	9300      	str	r3, [sp, #0]
 8003612:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003614:	2200      	movs	r2, #0
 8003616:	496c      	ldr	r1, [pc, #432]	@ (80037c8 <HAL_I2C_Master_Receive+0x460>)
 8003618:	68f8      	ldr	r0, [r7, #12]
 800361a:	f000 fa41 	bl	8003aa0 <I2C_WaitOnFlagUntilTimeout>
 800361e:	4603      	mov	r3, r0
 8003620:	2b00      	cmp	r3, #0
 8003622:	d001      	beq.n	8003628 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003624:	2301      	movs	r3, #1
 8003626:	e0cb      	b.n	80037c0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003636:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	691a      	ldr	r2, [r3, #16]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003642:	b2d2      	uxtb	r2, r2
 8003644:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800364a:	1c5a      	adds	r2, r3, #1
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003654:	3b01      	subs	r3, #1
 8003656:	b29a      	uxth	r2, r3
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003660:	b29b      	uxth	r3, r3
 8003662:	3b01      	subs	r3, #1
 8003664:	b29a      	uxth	r2, r3
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800366a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800366c:	9300      	str	r3, [sp, #0]
 800366e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003670:	2200      	movs	r2, #0
 8003672:	4955      	ldr	r1, [pc, #340]	@ (80037c8 <HAL_I2C_Master_Receive+0x460>)
 8003674:	68f8      	ldr	r0, [r7, #12]
 8003676:	f000 fa13 	bl	8003aa0 <I2C_WaitOnFlagUntilTimeout>
 800367a:	4603      	mov	r3, r0
 800367c:	2b00      	cmp	r3, #0
 800367e:	d001      	beq.n	8003684 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003680:	2301      	movs	r3, #1
 8003682:	e09d      	b.n	80037c0 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003692:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	691a      	ldr	r2, [r3, #16]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800369e:	b2d2      	uxtb	r2, r2
 80036a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036a6:	1c5a      	adds	r2, r3, #1
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036b0:	3b01      	subs	r3, #1
 80036b2:	b29a      	uxth	r2, r3
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036bc:	b29b      	uxth	r3, r3
 80036be:	3b01      	subs	r3, #1
 80036c0:	b29a      	uxth	r2, r3
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	691a      	ldr	r2, [r3, #16]
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036d0:	b2d2      	uxtb	r2, r2
 80036d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036d8:	1c5a      	adds	r2, r3, #1
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036e2:	3b01      	subs	r3, #1
 80036e4:	b29a      	uxth	r2, r3
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036ee:	b29b      	uxth	r3, r3
 80036f0:	3b01      	subs	r3, #1
 80036f2:	b29a      	uxth	r2, r3
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80036f8:	e04e      	b.n	8003798 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80036fc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80036fe:	68f8      	ldr	r0, [r7, #12]
 8003700:	f000 fb78 	bl	8003df4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003704:	4603      	mov	r3, r0
 8003706:	2b00      	cmp	r3, #0
 8003708:	d001      	beq.n	800370e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800370a:	2301      	movs	r3, #1
 800370c:	e058      	b.n	80037c0 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	691a      	ldr	r2, [r3, #16]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003718:	b2d2      	uxtb	r2, r2
 800371a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003720:	1c5a      	adds	r2, r3, #1
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800372a:	3b01      	subs	r3, #1
 800372c:	b29a      	uxth	r2, r3
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003736:	b29b      	uxth	r3, r3
 8003738:	3b01      	subs	r3, #1
 800373a:	b29a      	uxth	r2, r3
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	695b      	ldr	r3, [r3, #20]
 8003746:	f003 0304 	and.w	r3, r3, #4
 800374a:	2b04      	cmp	r3, #4
 800374c:	d124      	bne.n	8003798 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003752:	2b03      	cmp	r3, #3
 8003754:	d107      	bne.n	8003766 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	681a      	ldr	r2, [r3, #0]
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003764:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	691a      	ldr	r2, [r3, #16]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003770:	b2d2      	uxtb	r2, r2
 8003772:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003778:	1c5a      	adds	r2, r3, #1
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003782:	3b01      	subs	r3, #1
 8003784:	b29a      	uxth	r2, r3
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800378e:	b29b      	uxth	r3, r3
 8003790:	3b01      	subs	r3, #1
 8003792:	b29a      	uxth	r2, r3
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800379c:	2b00      	cmp	r3, #0
 800379e:	f47f aeb6 	bne.w	800350e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2220      	movs	r2, #32
 80037a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2200      	movs	r2, #0
 80037ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	2200      	movs	r2, #0
 80037b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80037ba:	2300      	movs	r3, #0
 80037bc:	e000      	b.n	80037c0 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 80037be:	2302      	movs	r3, #2
  }
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	3728      	adds	r7, #40	@ 0x28
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}
 80037c8:	00010004 	.word	0x00010004

080037cc <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b083      	sub	sp, #12
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80037da:	b2db      	uxtb	r3, r3
}
 80037dc:	4618      	mov	r0, r3
 80037de:	370c      	adds	r7, #12
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr

080037e8 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b083      	sub	sp, #12
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80037f4:	4618      	mov	r0, r3
 80037f6:	370c      	adds	r7, #12
 80037f8:	46bd      	mov	sp, r7
 80037fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fe:	4770      	bx	lr

08003800 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b088      	sub	sp, #32
 8003804:	af02      	add	r7, sp, #8
 8003806:	60f8      	str	r0, [r7, #12]
 8003808:	607a      	str	r2, [r7, #4]
 800380a:	603b      	str	r3, [r7, #0]
 800380c:	460b      	mov	r3, r1
 800380e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003814:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	2b08      	cmp	r3, #8
 800381a:	d006      	beq.n	800382a <I2C_MasterRequestWrite+0x2a>
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	2b01      	cmp	r3, #1
 8003820:	d003      	beq.n	800382a <I2C_MasterRequestWrite+0x2a>
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003828:	d108      	bne.n	800383c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003838:	601a      	str	r2, [r3, #0]
 800383a:	e00b      	b.n	8003854 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003840:	2b12      	cmp	r3, #18
 8003842:	d107      	bne.n	8003854 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003852:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	9300      	str	r3, [sp, #0]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2200      	movs	r2, #0
 800385c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003860:	68f8      	ldr	r0, [r7, #12]
 8003862:	f000 f91d 	bl	8003aa0 <I2C_WaitOnFlagUntilTimeout>
 8003866:	4603      	mov	r3, r0
 8003868:	2b00      	cmp	r3, #0
 800386a:	d00d      	beq.n	8003888 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003876:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800387a:	d103      	bne.n	8003884 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003882:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003884:	2303      	movs	r3, #3
 8003886:	e035      	b.n	80038f4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	691b      	ldr	r3, [r3, #16]
 800388c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003890:	d108      	bne.n	80038a4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003892:	897b      	ldrh	r3, [r7, #10]
 8003894:	b2db      	uxtb	r3, r3
 8003896:	461a      	mov	r2, r3
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80038a0:	611a      	str	r2, [r3, #16]
 80038a2:	e01b      	b.n	80038dc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80038a4:	897b      	ldrh	r3, [r7, #10]
 80038a6:	11db      	asrs	r3, r3, #7
 80038a8:	b2db      	uxtb	r3, r3
 80038aa:	f003 0306 	and.w	r3, r3, #6
 80038ae:	b2db      	uxtb	r3, r3
 80038b0:	f063 030f 	orn	r3, r3, #15
 80038b4:	b2da      	uxtb	r2, r3
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	687a      	ldr	r2, [r7, #4]
 80038c0:	490e      	ldr	r1, [pc, #56]	@ (80038fc <I2C_MasterRequestWrite+0xfc>)
 80038c2:	68f8      	ldr	r0, [r7, #12]
 80038c4:	f000 f966 	bl	8003b94 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038c8:	4603      	mov	r3, r0
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d001      	beq.n	80038d2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e010      	b.n	80038f4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80038d2:	897b      	ldrh	r3, [r7, #10]
 80038d4:	b2da      	uxtb	r2, r3
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	687a      	ldr	r2, [r7, #4]
 80038e0:	4907      	ldr	r1, [pc, #28]	@ (8003900 <I2C_MasterRequestWrite+0x100>)
 80038e2:	68f8      	ldr	r0, [r7, #12]
 80038e4:	f000 f956 	bl	8003b94 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038e8:	4603      	mov	r3, r0
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d001      	beq.n	80038f2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	e000      	b.n	80038f4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80038f2:	2300      	movs	r3, #0
}
 80038f4:	4618      	mov	r0, r3
 80038f6:	3718      	adds	r7, #24
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bd80      	pop	{r7, pc}
 80038fc:	00010008 	.word	0x00010008
 8003900:	00010002 	.word	0x00010002

08003904 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	b088      	sub	sp, #32
 8003908:	af02      	add	r7, sp, #8
 800390a:	60f8      	str	r0, [r7, #12]
 800390c:	607a      	str	r2, [r7, #4]
 800390e:	603b      	str	r3, [r7, #0]
 8003910:	460b      	mov	r3, r1
 8003912:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003918:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003928:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	2b08      	cmp	r3, #8
 800392e:	d006      	beq.n	800393e <I2C_MasterRequestRead+0x3a>
 8003930:	697b      	ldr	r3, [r7, #20]
 8003932:	2b01      	cmp	r3, #1
 8003934:	d003      	beq.n	800393e <I2C_MasterRequestRead+0x3a>
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800393c:	d108      	bne.n	8003950 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	681a      	ldr	r2, [r3, #0]
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800394c:	601a      	str	r2, [r3, #0]
 800394e:	e00b      	b.n	8003968 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003954:	2b11      	cmp	r3, #17
 8003956:	d107      	bne.n	8003968 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003966:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	9300      	str	r3, [sp, #0]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2200      	movs	r2, #0
 8003970:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003974:	68f8      	ldr	r0, [r7, #12]
 8003976:	f000 f893 	bl	8003aa0 <I2C_WaitOnFlagUntilTimeout>
 800397a:	4603      	mov	r3, r0
 800397c:	2b00      	cmp	r3, #0
 800397e:	d00d      	beq.n	800399c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800398a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800398e:	d103      	bne.n	8003998 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003996:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003998:	2303      	movs	r3, #3
 800399a:	e079      	b.n	8003a90 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	691b      	ldr	r3, [r3, #16]
 80039a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039a4:	d108      	bne.n	80039b8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80039a6:	897b      	ldrh	r3, [r7, #10]
 80039a8:	b2db      	uxtb	r3, r3
 80039aa:	f043 0301 	orr.w	r3, r3, #1
 80039ae:	b2da      	uxtb	r2, r3
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	611a      	str	r2, [r3, #16]
 80039b6:	e05f      	b.n	8003a78 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80039b8:	897b      	ldrh	r3, [r7, #10]
 80039ba:	11db      	asrs	r3, r3, #7
 80039bc:	b2db      	uxtb	r3, r3
 80039be:	f003 0306 	and.w	r3, r3, #6
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	f063 030f 	orn	r3, r3, #15
 80039c8:	b2da      	uxtb	r2, r3
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	687a      	ldr	r2, [r7, #4]
 80039d4:	4930      	ldr	r1, [pc, #192]	@ (8003a98 <I2C_MasterRequestRead+0x194>)
 80039d6:	68f8      	ldr	r0, [r7, #12]
 80039d8:	f000 f8dc 	bl	8003b94 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039dc:	4603      	mov	r3, r0
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d001      	beq.n	80039e6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80039e2:	2301      	movs	r3, #1
 80039e4:	e054      	b.n	8003a90 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80039e6:	897b      	ldrh	r3, [r7, #10]
 80039e8:	b2da      	uxtb	r2, r3
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	687a      	ldr	r2, [r7, #4]
 80039f4:	4929      	ldr	r1, [pc, #164]	@ (8003a9c <I2C_MasterRequestRead+0x198>)
 80039f6:	68f8      	ldr	r0, [r7, #12]
 80039f8:	f000 f8cc 	bl	8003b94 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039fc:	4603      	mov	r3, r0
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d001      	beq.n	8003a06 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	e044      	b.n	8003a90 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a06:	2300      	movs	r3, #0
 8003a08:	613b      	str	r3, [r7, #16]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	695b      	ldr	r3, [r3, #20]
 8003a10:	613b      	str	r3, [r7, #16]
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	699b      	ldr	r3, [r3, #24]
 8003a18:	613b      	str	r3, [r7, #16]
 8003a1a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	681a      	ldr	r2, [r3, #0]
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a2a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	9300      	str	r3, [sp, #0]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2200      	movs	r2, #0
 8003a34:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003a38:	68f8      	ldr	r0, [r7, #12]
 8003a3a:	f000 f831 	bl	8003aa0 <I2C_WaitOnFlagUntilTimeout>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d00d      	beq.n	8003a60 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a4e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a52:	d103      	bne.n	8003a5c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a5a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003a5c:	2303      	movs	r3, #3
 8003a5e:	e017      	b.n	8003a90 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003a60:	897b      	ldrh	r3, [r7, #10]
 8003a62:	11db      	asrs	r3, r3, #7
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	f003 0306 	and.w	r3, r3, #6
 8003a6a:	b2db      	uxtb	r3, r3
 8003a6c:	f063 030e 	orn	r3, r3, #14
 8003a70:	b2da      	uxtb	r2, r3
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	687a      	ldr	r2, [r7, #4]
 8003a7c:	4907      	ldr	r1, [pc, #28]	@ (8003a9c <I2C_MasterRequestRead+0x198>)
 8003a7e:	68f8      	ldr	r0, [r7, #12]
 8003a80:	f000 f888 	bl	8003b94 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a84:	4603      	mov	r3, r0
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d001      	beq.n	8003a8e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e000      	b.n	8003a90 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003a8e:	2300      	movs	r3, #0
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	3718      	adds	r7, #24
 8003a94:	46bd      	mov	sp, r7
 8003a96:	bd80      	pop	{r7, pc}
 8003a98:	00010008 	.word	0x00010008
 8003a9c:	00010002 	.word	0x00010002

08003aa0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b084      	sub	sp, #16
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	60f8      	str	r0, [r7, #12]
 8003aa8:	60b9      	str	r1, [r7, #8]
 8003aaa:	603b      	str	r3, [r7, #0]
 8003aac:	4613      	mov	r3, r2
 8003aae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ab0:	e048      	b.n	8003b44 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ab8:	d044      	beq.n	8003b44 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003aba:	f7fe ff33 	bl	8002924 <HAL_GetTick>
 8003abe:	4602      	mov	r2, r0
 8003ac0:	69bb      	ldr	r3, [r7, #24]
 8003ac2:	1ad3      	subs	r3, r2, r3
 8003ac4:	683a      	ldr	r2, [r7, #0]
 8003ac6:	429a      	cmp	r2, r3
 8003ac8:	d302      	bcc.n	8003ad0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d139      	bne.n	8003b44 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	0c1b      	lsrs	r3, r3, #16
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d10d      	bne.n	8003af6 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	695b      	ldr	r3, [r3, #20]
 8003ae0:	43da      	mvns	r2, r3
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	4013      	ands	r3, r2
 8003ae6:	b29b      	uxth	r3, r3
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	bf0c      	ite	eq
 8003aec:	2301      	moveq	r3, #1
 8003aee:	2300      	movne	r3, #0
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	461a      	mov	r2, r3
 8003af4:	e00c      	b.n	8003b10 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	699b      	ldr	r3, [r3, #24]
 8003afc:	43da      	mvns	r2, r3
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	4013      	ands	r3, r2
 8003b02:	b29b      	uxth	r3, r3
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	bf0c      	ite	eq
 8003b08:	2301      	moveq	r3, #1
 8003b0a:	2300      	movne	r3, #0
 8003b0c:	b2db      	uxtb	r3, r3
 8003b0e:	461a      	mov	r2, r3
 8003b10:	79fb      	ldrb	r3, [r7, #7]
 8003b12:	429a      	cmp	r2, r3
 8003b14:	d116      	bne.n	8003b44 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2200      	movs	r2, #0
 8003b1a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	2220      	movs	r2, #32
 8003b20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2200      	movs	r2, #0
 8003b28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b30:	f043 0220 	orr.w	r2, r3, #32
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003b40:	2301      	movs	r3, #1
 8003b42:	e023      	b.n	8003b8c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	0c1b      	lsrs	r3, r3, #16
 8003b48:	b2db      	uxtb	r3, r3
 8003b4a:	2b01      	cmp	r3, #1
 8003b4c:	d10d      	bne.n	8003b6a <I2C_WaitOnFlagUntilTimeout+0xca>
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	695b      	ldr	r3, [r3, #20]
 8003b54:	43da      	mvns	r2, r3
 8003b56:	68bb      	ldr	r3, [r7, #8]
 8003b58:	4013      	ands	r3, r2
 8003b5a:	b29b      	uxth	r3, r3
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	bf0c      	ite	eq
 8003b60:	2301      	moveq	r3, #1
 8003b62:	2300      	movne	r3, #0
 8003b64:	b2db      	uxtb	r3, r3
 8003b66:	461a      	mov	r2, r3
 8003b68:	e00c      	b.n	8003b84 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	699b      	ldr	r3, [r3, #24]
 8003b70:	43da      	mvns	r2, r3
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	4013      	ands	r3, r2
 8003b76:	b29b      	uxth	r3, r3
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	bf0c      	ite	eq
 8003b7c:	2301      	moveq	r3, #1
 8003b7e:	2300      	movne	r3, #0
 8003b80:	b2db      	uxtb	r3, r3
 8003b82:	461a      	mov	r2, r3
 8003b84:	79fb      	ldrb	r3, [r7, #7]
 8003b86:	429a      	cmp	r2, r3
 8003b88:	d093      	beq.n	8003ab2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b8a:	2300      	movs	r3, #0
}
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	3710      	adds	r7, #16
 8003b90:	46bd      	mov	sp, r7
 8003b92:	bd80      	pop	{r7, pc}

08003b94 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b084      	sub	sp, #16
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	60f8      	str	r0, [r7, #12]
 8003b9c:	60b9      	str	r1, [r7, #8]
 8003b9e:	607a      	str	r2, [r7, #4]
 8003ba0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ba2:	e071      	b.n	8003c88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	695b      	ldr	r3, [r3, #20]
 8003baa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bb2:	d123      	bne.n	8003bfc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003bc2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003bcc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2220      	movs	r2, #32
 8003bd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2200      	movs	r2, #0
 8003be0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003be8:	f043 0204 	orr.w	r2, r3, #4
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	e067      	b.n	8003ccc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c02:	d041      	beq.n	8003c88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c04:	f7fe fe8e 	bl	8002924 <HAL_GetTick>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	1ad3      	subs	r3, r2, r3
 8003c0e:	687a      	ldr	r2, [r7, #4]
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d302      	bcc.n	8003c1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d136      	bne.n	8003c88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003c1a:	68bb      	ldr	r3, [r7, #8]
 8003c1c:	0c1b      	lsrs	r3, r3, #16
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d10c      	bne.n	8003c3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	695b      	ldr	r3, [r3, #20]
 8003c2a:	43da      	mvns	r2, r3
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	4013      	ands	r3, r2
 8003c30:	b29b      	uxth	r3, r3
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	bf14      	ite	ne
 8003c36:	2301      	movne	r3, #1
 8003c38:	2300      	moveq	r3, #0
 8003c3a:	b2db      	uxtb	r3, r3
 8003c3c:	e00b      	b.n	8003c56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	699b      	ldr	r3, [r3, #24]
 8003c44:	43da      	mvns	r2, r3
 8003c46:	68bb      	ldr	r3, [r7, #8]
 8003c48:	4013      	ands	r3, r2
 8003c4a:	b29b      	uxth	r3, r3
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	bf14      	ite	ne
 8003c50:	2301      	movne	r3, #1
 8003c52:	2300      	moveq	r3, #0
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d016      	beq.n	8003c88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2220      	movs	r2, #32
 8003c64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c74:	f043 0220 	orr.w	r2, r3, #32
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	e021      	b.n	8003ccc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	0c1b      	lsrs	r3, r3, #16
 8003c8c:	b2db      	uxtb	r3, r3
 8003c8e:	2b01      	cmp	r3, #1
 8003c90:	d10c      	bne.n	8003cac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	695b      	ldr	r3, [r3, #20]
 8003c98:	43da      	mvns	r2, r3
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	4013      	ands	r3, r2
 8003c9e:	b29b      	uxth	r3, r3
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	bf14      	ite	ne
 8003ca4:	2301      	movne	r3, #1
 8003ca6:	2300      	moveq	r3, #0
 8003ca8:	b2db      	uxtb	r3, r3
 8003caa:	e00b      	b.n	8003cc4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	699b      	ldr	r3, [r3, #24]
 8003cb2:	43da      	mvns	r2, r3
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	b29b      	uxth	r3, r3
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	bf14      	ite	ne
 8003cbe:	2301      	movne	r3, #1
 8003cc0:	2300      	moveq	r3, #0
 8003cc2:	b2db      	uxtb	r3, r3
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	f47f af6d 	bne.w	8003ba4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003cca:	2300      	movs	r3, #0
}
 8003ccc:	4618      	mov	r0, r3
 8003cce:	3710      	adds	r7, #16
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bd80      	pop	{r7, pc}

08003cd4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b084      	sub	sp, #16
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	60f8      	str	r0, [r7, #12]
 8003cdc:	60b9      	str	r1, [r7, #8]
 8003cde:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ce0:	e034      	b.n	8003d4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003ce2:	68f8      	ldr	r0, [r7, #12]
 8003ce4:	f000 f8e3 	bl	8003eae <I2C_IsAcknowledgeFailed>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d001      	beq.n	8003cf2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e034      	b.n	8003d5c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cf8:	d028      	beq.n	8003d4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cfa:	f7fe fe13 	bl	8002924 <HAL_GetTick>
 8003cfe:	4602      	mov	r2, r0
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	1ad3      	subs	r3, r2, r3
 8003d04:	68ba      	ldr	r2, [r7, #8]
 8003d06:	429a      	cmp	r2, r3
 8003d08:	d302      	bcc.n	8003d10 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d11d      	bne.n	8003d4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	695b      	ldr	r3, [r3, #20]
 8003d16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d1a:	2b80      	cmp	r3, #128	@ 0x80
 8003d1c:	d016      	beq.n	8003d4c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2200      	movs	r2, #0
 8003d22:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	2220      	movs	r2, #32
 8003d28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d38:	f043 0220 	orr.w	r2, r3, #32
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	2200      	movs	r2, #0
 8003d44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e007      	b.n	8003d5c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	695b      	ldr	r3, [r3, #20]
 8003d52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d56:	2b80      	cmp	r3, #128	@ 0x80
 8003d58:	d1c3      	bne.n	8003ce2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003d5a:	2300      	movs	r3, #0
}
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	3710      	adds	r7, #16
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bd80      	pop	{r7, pc}

08003d64 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b084      	sub	sp, #16
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	60f8      	str	r0, [r7, #12]
 8003d6c:	60b9      	str	r1, [r7, #8]
 8003d6e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003d70:	e034      	b.n	8003ddc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d72:	68f8      	ldr	r0, [r7, #12]
 8003d74:	f000 f89b 	bl	8003eae <I2C_IsAcknowledgeFailed>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d001      	beq.n	8003d82 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e034      	b.n	8003dec <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d88:	d028      	beq.n	8003ddc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d8a:	f7fe fdcb 	bl	8002924 <HAL_GetTick>
 8003d8e:	4602      	mov	r2, r0
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	1ad3      	subs	r3, r2, r3
 8003d94:	68ba      	ldr	r2, [r7, #8]
 8003d96:	429a      	cmp	r2, r3
 8003d98:	d302      	bcc.n	8003da0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d11d      	bne.n	8003ddc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	695b      	ldr	r3, [r3, #20]
 8003da6:	f003 0304 	and.w	r3, r3, #4
 8003daa:	2b04      	cmp	r3, #4
 8003dac:	d016      	beq.n	8003ddc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2200      	movs	r2, #0
 8003db2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2220      	movs	r2, #32
 8003db8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dc8:	f043 0220 	orr.w	r2, r3, #32
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	e007      	b.n	8003dec <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	695b      	ldr	r3, [r3, #20]
 8003de2:	f003 0304 	and.w	r3, r3, #4
 8003de6:	2b04      	cmp	r3, #4
 8003de8:	d1c3      	bne.n	8003d72 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003dea:	2300      	movs	r3, #0
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	3710      	adds	r7, #16
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd80      	pop	{r7, pc}

08003df4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b084      	sub	sp, #16
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	60f8      	str	r0, [r7, #12]
 8003dfc:	60b9      	str	r1, [r7, #8]
 8003dfe:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e00:	e049      	b.n	8003e96 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	695b      	ldr	r3, [r3, #20]
 8003e08:	f003 0310 	and.w	r3, r3, #16
 8003e0c:	2b10      	cmp	r3, #16
 8003e0e:	d119      	bne.n	8003e44 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f06f 0210 	mvn.w	r2, #16
 8003e18:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2220      	movs	r2, #32
 8003e24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003e40:	2301      	movs	r3, #1
 8003e42:	e030      	b.n	8003ea6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e44:	f7fe fd6e 	bl	8002924 <HAL_GetTick>
 8003e48:	4602      	mov	r2, r0
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	1ad3      	subs	r3, r2, r3
 8003e4e:	68ba      	ldr	r2, [r7, #8]
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d302      	bcc.n	8003e5a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d11d      	bne.n	8003e96 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	695b      	ldr	r3, [r3, #20]
 8003e60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e64:	2b40      	cmp	r3, #64	@ 0x40
 8003e66:	d016      	beq.n	8003e96 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	2220      	movs	r2, #32
 8003e72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e82:	f043 0220 	orr.w	r2, r3, #32
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	e007      	b.n	8003ea6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	695b      	ldr	r3, [r3, #20]
 8003e9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ea0:	2b40      	cmp	r3, #64	@ 0x40
 8003ea2:	d1ae      	bne.n	8003e02 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003ea4:	2300      	movs	r3, #0
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3710      	adds	r7, #16
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	bd80      	pop	{r7, pc}

08003eae <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003eae:	b480      	push	{r7}
 8003eb0:	b083      	sub	sp, #12
 8003eb2:	af00      	add	r7, sp, #0
 8003eb4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	695b      	ldr	r3, [r3, #20]
 8003ebc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ec0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003ec4:	d11b      	bne.n	8003efe <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003ece:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	2220      	movs	r2, #32
 8003eda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eea:	f043 0204 	orr.w	r2, r3, #4
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003efa:	2301      	movs	r3, #1
 8003efc:	e000      	b.n	8003f00 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003efe:	2300      	movs	r3, #0
}
 8003f00:	4618      	mov	r0, r3
 8003f02:	370c      	adds	r7, #12
 8003f04:	46bd      	mov	sp, r7
 8003f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0a:	4770      	bx	lr

08003f0c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b086      	sub	sp, #24
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d101      	bne.n	8003f1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e267      	b.n	80043ee <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f003 0301 	and.w	r3, r3, #1
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d075      	beq.n	8004016 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003f2a:	4b88      	ldr	r3, [pc, #544]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	f003 030c 	and.w	r3, r3, #12
 8003f32:	2b04      	cmp	r3, #4
 8003f34:	d00c      	beq.n	8003f50 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f36:	4b85      	ldr	r3, [pc, #532]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003f3e:	2b08      	cmp	r3, #8
 8003f40:	d112      	bne.n	8003f68 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f42:	4b82      	ldr	r3, [pc, #520]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f4a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f4e:	d10b      	bne.n	8003f68 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f50:	4b7e      	ldr	r3, [pc, #504]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d05b      	beq.n	8004014 <HAL_RCC_OscConfig+0x108>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d157      	bne.n	8004014 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e242      	b.n	80043ee <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f70:	d106      	bne.n	8003f80 <HAL_RCC_OscConfig+0x74>
 8003f72:	4b76      	ldr	r3, [pc, #472]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a75      	ldr	r2, [pc, #468]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8003f78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f7c:	6013      	str	r3, [r2, #0]
 8003f7e:	e01d      	b.n	8003fbc <HAL_RCC_OscConfig+0xb0>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003f88:	d10c      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x98>
 8003f8a:	4b70      	ldr	r3, [pc, #448]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a6f      	ldr	r2, [pc, #444]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8003f90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f94:	6013      	str	r3, [r2, #0]
 8003f96:	4b6d      	ldr	r3, [pc, #436]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	4a6c      	ldr	r2, [pc, #432]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8003f9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fa0:	6013      	str	r3, [r2, #0]
 8003fa2:	e00b      	b.n	8003fbc <HAL_RCC_OscConfig+0xb0>
 8003fa4:	4b69      	ldr	r3, [pc, #420]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a68      	ldr	r2, [pc, #416]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8003faa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fae:	6013      	str	r3, [r2, #0]
 8003fb0:	4b66      	ldr	r3, [pc, #408]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a65      	ldr	r2, [pc, #404]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8003fb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003fba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d013      	beq.n	8003fec <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fc4:	f7fe fcae 	bl	8002924 <HAL_GetTick>
 8003fc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fca:	e008      	b.n	8003fde <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003fcc:	f7fe fcaa 	bl	8002924 <HAL_GetTick>
 8003fd0:	4602      	mov	r2, r0
 8003fd2:	693b      	ldr	r3, [r7, #16]
 8003fd4:	1ad3      	subs	r3, r2, r3
 8003fd6:	2b64      	cmp	r3, #100	@ 0x64
 8003fd8:	d901      	bls.n	8003fde <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003fda:	2303      	movs	r3, #3
 8003fdc:	e207      	b.n	80043ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fde:	4b5b      	ldr	r3, [pc, #364]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d0f0      	beq.n	8003fcc <HAL_RCC_OscConfig+0xc0>
 8003fea:	e014      	b.n	8004016 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fec:	f7fe fc9a 	bl	8002924 <HAL_GetTick>
 8003ff0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ff2:	e008      	b.n	8004006 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ff4:	f7fe fc96 	bl	8002924 <HAL_GetTick>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	1ad3      	subs	r3, r2, r3
 8003ffe:	2b64      	cmp	r3, #100	@ 0x64
 8004000:	d901      	bls.n	8004006 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004002:	2303      	movs	r3, #3
 8004004:	e1f3      	b.n	80043ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004006:	4b51      	ldr	r3, [pc, #324]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800400e:	2b00      	cmp	r3, #0
 8004010:	d1f0      	bne.n	8003ff4 <HAL_RCC_OscConfig+0xe8>
 8004012:	e000      	b.n	8004016 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004014:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f003 0302 	and.w	r3, r3, #2
 800401e:	2b00      	cmp	r3, #0
 8004020:	d063      	beq.n	80040ea <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004022:	4b4a      	ldr	r3, [pc, #296]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	f003 030c 	and.w	r3, r3, #12
 800402a:	2b00      	cmp	r3, #0
 800402c:	d00b      	beq.n	8004046 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800402e:	4b47      	ldr	r3, [pc, #284]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8004030:	689b      	ldr	r3, [r3, #8]
 8004032:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004036:	2b08      	cmp	r3, #8
 8004038:	d11c      	bne.n	8004074 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800403a:	4b44      	ldr	r3, [pc, #272]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004042:	2b00      	cmp	r3, #0
 8004044:	d116      	bne.n	8004074 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004046:	4b41      	ldr	r3, [pc, #260]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f003 0302 	and.w	r3, r3, #2
 800404e:	2b00      	cmp	r3, #0
 8004050:	d005      	beq.n	800405e <HAL_RCC_OscConfig+0x152>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	68db      	ldr	r3, [r3, #12]
 8004056:	2b01      	cmp	r3, #1
 8004058:	d001      	beq.n	800405e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800405a:	2301      	movs	r3, #1
 800405c:	e1c7      	b.n	80043ee <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800405e:	4b3b      	ldr	r3, [pc, #236]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	691b      	ldr	r3, [r3, #16]
 800406a:	00db      	lsls	r3, r3, #3
 800406c:	4937      	ldr	r1, [pc, #220]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 800406e:	4313      	orrs	r3, r2
 8004070:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004072:	e03a      	b.n	80040ea <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	68db      	ldr	r3, [r3, #12]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d020      	beq.n	80040be <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800407c:	4b34      	ldr	r3, [pc, #208]	@ (8004150 <HAL_RCC_OscConfig+0x244>)
 800407e:	2201      	movs	r2, #1
 8004080:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004082:	f7fe fc4f 	bl	8002924 <HAL_GetTick>
 8004086:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004088:	e008      	b.n	800409c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800408a:	f7fe fc4b 	bl	8002924 <HAL_GetTick>
 800408e:	4602      	mov	r2, r0
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	1ad3      	subs	r3, r2, r3
 8004094:	2b02      	cmp	r3, #2
 8004096:	d901      	bls.n	800409c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004098:	2303      	movs	r3, #3
 800409a:	e1a8      	b.n	80043ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800409c:	4b2b      	ldr	r3, [pc, #172]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 0302 	and.w	r3, r3, #2
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d0f0      	beq.n	800408a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040a8:	4b28      	ldr	r3, [pc, #160]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	691b      	ldr	r3, [r3, #16]
 80040b4:	00db      	lsls	r3, r3, #3
 80040b6:	4925      	ldr	r1, [pc, #148]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 80040b8:	4313      	orrs	r3, r2
 80040ba:	600b      	str	r3, [r1, #0]
 80040bc:	e015      	b.n	80040ea <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040be:	4b24      	ldr	r3, [pc, #144]	@ (8004150 <HAL_RCC_OscConfig+0x244>)
 80040c0:	2200      	movs	r2, #0
 80040c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040c4:	f7fe fc2e 	bl	8002924 <HAL_GetTick>
 80040c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040ca:	e008      	b.n	80040de <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80040cc:	f7fe fc2a 	bl	8002924 <HAL_GetTick>
 80040d0:	4602      	mov	r2, r0
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	2b02      	cmp	r3, #2
 80040d8:	d901      	bls.n	80040de <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80040da:	2303      	movs	r3, #3
 80040dc:	e187      	b.n	80043ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040de:	4b1b      	ldr	r3, [pc, #108]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f003 0302 	and.w	r3, r3, #2
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d1f0      	bne.n	80040cc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f003 0308 	and.w	r3, r3, #8
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d036      	beq.n	8004164 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	695b      	ldr	r3, [r3, #20]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d016      	beq.n	800412c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040fe:	4b15      	ldr	r3, [pc, #84]	@ (8004154 <HAL_RCC_OscConfig+0x248>)
 8004100:	2201      	movs	r2, #1
 8004102:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004104:	f7fe fc0e 	bl	8002924 <HAL_GetTick>
 8004108:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800410a:	e008      	b.n	800411e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800410c:	f7fe fc0a 	bl	8002924 <HAL_GetTick>
 8004110:	4602      	mov	r2, r0
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	1ad3      	subs	r3, r2, r3
 8004116:	2b02      	cmp	r3, #2
 8004118:	d901      	bls.n	800411e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800411a:	2303      	movs	r3, #3
 800411c:	e167      	b.n	80043ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800411e:	4b0b      	ldr	r3, [pc, #44]	@ (800414c <HAL_RCC_OscConfig+0x240>)
 8004120:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004122:	f003 0302 	and.w	r3, r3, #2
 8004126:	2b00      	cmp	r3, #0
 8004128:	d0f0      	beq.n	800410c <HAL_RCC_OscConfig+0x200>
 800412a:	e01b      	b.n	8004164 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800412c:	4b09      	ldr	r3, [pc, #36]	@ (8004154 <HAL_RCC_OscConfig+0x248>)
 800412e:	2200      	movs	r2, #0
 8004130:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004132:	f7fe fbf7 	bl	8002924 <HAL_GetTick>
 8004136:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004138:	e00e      	b.n	8004158 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800413a:	f7fe fbf3 	bl	8002924 <HAL_GetTick>
 800413e:	4602      	mov	r2, r0
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	1ad3      	subs	r3, r2, r3
 8004144:	2b02      	cmp	r3, #2
 8004146:	d907      	bls.n	8004158 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004148:	2303      	movs	r3, #3
 800414a:	e150      	b.n	80043ee <HAL_RCC_OscConfig+0x4e2>
 800414c:	40023800 	.word	0x40023800
 8004150:	42470000 	.word	0x42470000
 8004154:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004158:	4b88      	ldr	r3, [pc, #544]	@ (800437c <HAL_RCC_OscConfig+0x470>)
 800415a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800415c:	f003 0302 	and.w	r3, r3, #2
 8004160:	2b00      	cmp	r3, #0
 8004162:	d1ea      	bne.n	800413a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f003 0304 	and.w	r3, r3, #4
 800416c:	2b00      	cmp	r3, #0
 800416e:	f000 8097 	beq.w	80042a0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004172:	2300      	movs	r3, #0
 8004174:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004176:	4b81      	ldr	r3, [pc, #516]	@ (800437c <HAL_RCC_OscConfig+0x470>)
 8004178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800417a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800417e:	2b00      	cmp	r3, #0
 8004180:	d10f      	bne.n	80041a2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004182:	2300      	movs	r3, #0
 8004184:	60bb      	str	r3, [r7, #8]
 8004186:	4b7d      	ldr	r3, [pc, #500]	@ (800437c <HAL_RCC_OscConfig+0x470>)
 8004188:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800418a:	4a7c      	ldr	r2, [pc, #496]	@ (800437c <HAL_RCC_OscConfig+0x470>)
 800418c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004190:	6413      	str	r3, [r2, #64]	@ 0x40
 8004192:	4b7a      	ldr	r3, [pc, #488]	@ (800437c <HAL_RCC_OscConfig+0x470>)
 8004194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004196:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800419a:	60bb      	str	r3, [r7, #8]
 800419c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800419e:	2301      	movs	r3, #1
 80041a0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041a2:	4b77      	ldr	r3, [pc, #476]	@ (8004380 <HAL_RCC_OscConfig+0x474>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d118      	bne.n	80041e0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041ae:	4b74      	ldr	r3, [pc, #464]	@ (8004380 <HAL_RCC_OscConfig+0x474>)
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a73      	ldr	r2, [pc, #460]	@ (8004380 <HAL_RCC_OscConfig+0x474>)
 80041b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041ba:	f7fe fbb3 	bl	8002924 <HAL_GetTick>
 80041be:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041c0:	e008      	b.n	80041d4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041c2:	f7fe fbaf 	bl	8002924 <HAL_GetTick>
 80041c6:	4602      	mov	r2, r0
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	1ad3      	subs	r3, r2, r3
 80041cc:	2b02      	cmp	r3, #2
 80041ce:	d901      	bls.n	80041d4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80041d0:	2303      	movs	r3, #3
 80041d2:	e10c      	b.n	80043ee <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041d4:	4b6a      	ldr	r3, [pc, #424]	@ (8004380 <HAL_RCC_OscConfig+0x474>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d0f0      	beq.n	80041c2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d106      	bne.n	80041f6 <HAL_RCC_OscConfig+0x2ea>
 80041e8:	4b64      	ldr	r3, [pc, #400]	@ (800437c <HAL_RCC_OscConfig+0x470>)
 80041ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041ec:	4a63      	ldr	r2, [pc, #396]	@ (800437c <HAL_RCC_OscConfig+0x470>)
 80041ee:	f043 0301 	orr.w	r3, r3, #1
 80041f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80041f4:	e01c      	b.n	8004230 <HAL_RCC_OscConfig+0x324>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	689b      	ldr	r3, [r3, #8]
 80041fa:	2b05      	cmp	r3, #5
 80041fc:	d10c      	bne.n	8004218 <HAL_RCC_OscConfig+0x30c>
 80041fe:	4b5f      	ldr	r3, [pc, #380]	@ (800437c <HAL_RCC_OscConfig+0x470>)
 8004200:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004202:	4a5e      	ldr	r2, [pc, #376]	@ (800437c <HAL_RCC_OscConfig+0x470>)
 8004204:	f043 0304 	orr.w	r3, r3, #4
 8004208:	6713      	str	r3, [r2, #112]	@ 0x70
 800420a:	4b5c      	ldr	r3, [pc, #368]	@ (800437c <HAL_RCC_OscConfig+0x470>)
 800420c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800420e:	4a5b      	ldr	r2, [pc, #364]	@ (800437c <HAL_RCC_OscConfig+0x470>)
 8004210:	f043 0301 	orr.w	r3, r3, #1
 8004214:	6713      	str	r3, [r2, #112]	@ 0x70
 8004216:	e00b      	b.n	8004230 <HAL_RCC_OscConfig+0x324>
 8004218:	4b58      	ldr	r3, [pc, #352]	@ (800437c <HAL_RCC_OscConfig+0x470>)
 800421a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800421c:	4a57      	ldr	r2, [pc, #348]	@ (800437c <HAL_RCC_OscConfig+0x470>)
 800421e:	f023 0301 	bic.w	r3, r3, #1
 8004222:	6713      	str	r3, [r2, #112]	@ 0x70
 8004224:	4b55      	ldr	r3, [pc, #340]	@ (800437c <HAL_RCC_OscConfig+0x470>)
 8004226:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004228:	4a54      	ldr	r2, [pc, #336]	@ (800437c <HAL_RCC_OscConfig+0x470>)
 800422a:	f023 0304 	bic.w	r3, r3, #4
 800422e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	2b00      	cmp	r3, #0
 8004236:	d015      	beq.n	8004264 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004238:	f7fe fb74 	bl	8002924 <HAL_GetTick>
 800423c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800423e:	e00a      	b.n	8004256 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004240:	f7fe fb70 	bl	8002924 <HAL_GetTick>
 8004244:	4602      	mov	r2, r0
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	1ad3      	subs	r3, r2, r3
 800424a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800424e:	4293      	cmp	r3, r2
 8004250:	d901      	bls.n	8004256 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004252:	2303      	movs	r3, #3
 8004254:	e0cb      	b.n	80043ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004256:	4b49      	ldr	r3, [pc, #292]	@ (800437c <HAL_RCC_OscConfig+0x470>)
 8004258:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800425a:	f003 0302 	and.w	r3, r3, #2
 800425e:	2b00      	cmp	r3, #0
 8004260:	d0ee      	beq.n	8004240 <HAL_RCC_OscConfig+0x334>
 8004262:	e014      	b.n	800428e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004264:	f7fe fb5e 	bl	8002924 <HAL_GetTick>
 8004268:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800426a:	e00a      	b.n	8004282 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800426c:	f7fe fb5a 	bl	8002924 <HAL_GetTick>
 8004270:	4602      	mov	r2, r0
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	1ad3      	subs	r3, r2, r3
 8004276:	f241 3288 	movw	r2, #5000	@ 0x1388
 800427a:	4293      	cmp	r3, r2
 800427c:	d901      	bls.n	8004282 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800427e:	2303      	movs	r3, #3
 8004280:	e0b5      	b.n	80043ee <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004282:	4b3e      	ldr	r3, [pc, #248]	@ (800437c <HAL_RCC_OscConfig+0x470>)
 8004284:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004286:	f003 0302 	and.w	r3, r3, #2
 800428a:	2b00      	cmp	r3, #0
 800428c:	d1ee      	bne.n	800426c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800428e:	7dfb      	ldrb	r3, [r7, #23]
 8004290:	2b01      	cmp	r3, #1
 8004292:	d105      	bne.n	80042a0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004294:	4b39      	ldr	r3, [pc, #228]	@ (800437c <HAL_RCC_OscConfig+0x470>)
 8004296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004298:	4a38      	ldr	r2, [pc, #224]	@ (800437c <HAL_RCC_OscConfig+0x470>)
 800429a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800429e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	699b      	ldr	r3, [r3, #24]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	f000 80a1 	beq.w	80043ec <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80042aa:	4b34      	ldr	r3, [pc, #208]	@ (800437c <HAL_RCC_OscConfig+0x470>)
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	f003 030c 	and.w	r3, r3, #12
 80042b2:	2b08      	cmp	r3, #8
 80042b4:	d05c      	beq.n	8004370 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	699b      	ldr	r3, [r3, #24]
 80042ba:	2b02      	cmp	r3, #2
 80042bc:	d141      	bne.n	8004342 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042be:	4b31      	ldr	r3, [pc, #196]	@ (8004384 <HAL_RCC_OscConfig+0x478>)
 80042c0:	2200      	movs	r2, #0
 80042c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042c4:	f7fe fb2e 	bl	8002924 <HAL_GetTick>
 80042c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042ca:	e008      	b.n	80042de <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80042cc:	f7fe fb2a 	bl	8002924 <HAL_GetTick>
 80042d0:	4602      	mov	r2, r0
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	1ad3      	subs	r3, r2, r3
 80042d6:	2b02      	cmp	r3, #2
 80042d8:	d901      	bls.n	80042de <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80042da:	2303      	movs	r3, #3
 80042dc:	e087      	b.n	80043ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042de:	4b27      	ldr	r3, [pc, #156]	@ (800437c <HAL_RCC_OscConfig+0x470>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d1f0      	bne.n	80042cc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	69da      	ldr	r2, [r3, #28]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6a1b      	ldr	r3, [r3, #32]
 80042f2:	431a      	orrs	r2, r3
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f8:	019b      	lsls	r3, r3, #6
 80042fa:	431a      	orrs	r2, r3
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004300:	085b      	lsrs	r3, r3, #1
 8004302:	3b01      	subs	r3, #1
 8004304:	041b      	lsls	r3, r3, #16
 8004306:	431a      	orrs	r2, r3
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800430c:	061b      	lsls	r3, r3, #24
 800430e:	491b      	ldr	r1, [pc, #108]	@ (800437c <HAL_RCC_OscConfig+0x470>)
 8004310:	4313      	orrs	r3, r2
 8004312:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004314:	4b1b      	ldr	r3, [pc, #108]	@ (8004384 <HAL_RCC_OscConfig+0x478>)
 8004316:	2201      	movs	r2, #1
 8004318:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800431a:	f7fe fb03 	bl	8002924 <HAL_GetTick>
 800431e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004320:	e008      	b.n	8004334 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004322:	f7fe faff 	bl	8002924 <HAL_GetTick>
 8004326:	4602      	mov	r2, r0
 8004328:	693b      	ldr	r3, [r7, #16]
 800432a:	1ad3      	subs	r3, r2, r3
 800432c:	2b02      	cmp	r3, #2
 800432e:	d901      	bls.n	8004334 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004330:	2303      	movs	r3, #3
 8004332:	e05c      	b.n	80043ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004334:	4b11      	ldr	r3, [pc, #68]	@ (800437c <HAL_RCC_OscConfig+0x470>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800433c:	2b00      	cmp	r3, #0
 800433e:	d0f0      	beq.n	8004322 <HAL_RCC_OscConfig+0x416>
 8004340:	e054      	b.n	80043ec <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004342:	4b10      	ldr	r3, [pc, #64]	@ (8004384 <HAL_RCC_OscConfig+0x478>)
 8004344:	2200      	movs	r2, #0
 8004346:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004348:	f7fe faec 	bl	8002924 <HAL_GetTick>
 800434c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800434e:	e008      	b.n	8004362 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004350:	f7fe fae8 	bl	8002924 <HAL_GetTick>
 8004354:	4602      	mov	r2, r0
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	1ad3      	subs	r3, r2, r3
 800435a:	2b02      	cmp	r3, #2
 800435c:	d901      	bls.n	8004362 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800435e:	2303      	movs	r3, #3
 8004360:	e045      	b.n	80043ee <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004362:	4b06      	ldr	r3, [pc, #24]	@ (800437c <HAL_RCC_OscConfig+0x470>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800436a:	2b00      	cmp	r3, #0
 800436c:	d1f0      	bne.n	8004350 <HAL_RCC_OscConfig+0x444>
 800436e:	e03d      	b.n	80043ec <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	699b      	ldr	r3, [r3, #24]
 8004374:	2b01      	cmp	r3, #1
 8004376:	d107      	bne.n	8004388 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	e038      	b.n	80043ee <HAL_RCC_OscConfig+0x4e2>
 800437c:	40023800 	.word	0x40023800
 8004380:	40007000 	.word	0x40007000
 8004384:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004388:	4b1b      	ldr	r3, [pc, #108]	@ (80043f8 <HAL_RCC_OscConfig+0x4ec>)
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	699b      	ldr	r3, [r3, #24]
 8004392:	2b01      	cmp	r3, #1
 8004394:	d028      	beq.n	80043e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043a0:	429a      	cmp	r2, r3
 80043a2:	d121      	bne.n	80043e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043ae:	429a      	cmp	r2, r3
 80043b0:	d11a      	bne.n	80043e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80043b2:	68fa      	ldr	r2, [r7, #12]
 80043b4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80043b8:	4013      	ands	r3, r2
 80043ba:	687a      	ldr	r2, [r7, #4]
 80043bc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80043be:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d111      	bne.n	80043e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043ce:	085b      	lsrs	r3, r3, #1
 80043d0:	3b01      	subs	r3, #1
 80043d2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80043d4:	429a      	cmp	r2, r3
 80043d6:	d107      	bne.n	80043e8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043e2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80043e4:	429a      	cmp	r2, r3
 80043e6:	d001      	beq.n	80043ec <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80043e8:	2301      	movs	r3, #1
 80043ea:	e000      	b.n	80043ee <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80043ec:	2300      	movs	r3, #0
}
 80043ee:	4618      	mov	r0, r3
 80043f0:	3718      	adds	r7, #24
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bd80      	pop	{r7, pc}
 80043f6:	bf00      	nop
 80043f8:	40023800 	.word	0x40023800

080043fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b084      	sub	sp, #16
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
 8004404:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d101      	bne.n	8004410 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800440c:	2301      	movs	r3, #1
 800440e:	e0cc      	b.n	80045aa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004410:	4b68      	ldr	r3, [pc, #416]	@ (80045b4 <HAL_RCC_ClockConfig+0x1b8>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f003 0307 	and.w	r3, r3, #7
 8004418:	683a      	ldr	r2, [r7, #0]
 800441a:	429a      	cmp	r2, r3
 800441c:	d90c      	bls.n	8004438 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800441e:	4b65      	ldr	r3, [pc, #404]	@ (80045b4 <HAL_RCC_ClockConfig+0x1b8>)
 8004420:	683a      	ldr	r2, [r7, #0]
 8004422:	b2d2      	uxtb	r2, r2
 8004424:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004426:	4b63      	ldr	r3, [pc, #396]	@ (80045b4 <HAL_RCC_ClockConfig+0x1b8>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f003 0307 	and.w	r3, r3, #7
 800442e:	683a      	ldr	r2, [r7, #0]
 8004430:	429a      	cmp	r2, r3
 8004432:	d001      	beq.n	8004438 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004434:	2301      	movs	r3, #1
 8004436:	e0b8      	b.n	80045aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f003 0302 	and.w	r3, r3, #2
 8004440:	2b00      	cmp	r3, #0
 8004442:	d020      	beq.n	8004486 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 0304 	and.w	r3, r3, #4
 800444c:	2b00      	cmp	r3, #0
 800444e:	d005      	beq.n	800445c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004450:	4b59      	ldr	r3, [pc, #356]	@ (80045b8 <HAL_RCC_ClockConfig+0x1bc>)
 8004452:	689b      	ldr	r3, [r3, #8]
 8004454:	4a58      	ldr	r2, [pc, #352]	@ (80045b8 <HAL_RCC_ClockConfig+0x1bc>)
 8004456:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800445a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 0308 	and.w	r3, r3, #8
 8004464:	2b00      	cmp	r3, #0
 8004466:	d005      	beq.n	8004474 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004468:	4b53      	ldr	r3, [pc, #332]	@ (80045b8 <HAL_RCC_ClockConfig+0x1bc>)
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	4a52      	ldr	r2, [pc, #328]	@ (80045b8 <HAL_RCC_ClockConfig+0x1bc>)
 800446e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004472:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004474:	4b50      	ldr	r3, [pc, #320]	@ (80045b8 <HAL_RCC_ClockConfig+0x1bc>)
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	494d      	ldr	r1, [pc, #308]	@ (80045b8 <HAL_RCC_ClockConfig+0x1bc>)
 8004482:	4313      	orrs	r3, r2
 8004484:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 0301 	and.w	r3, r3, #1
 800448e:	2b00      	cmp	r3, #0
 8004490:	d044      	beq.n	800451c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	2b01      	cmp	r3, #1
 8004498:	d107      	bne.n	80044aa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800449a:	4b47      	ldr	r3, [pc, #284]	@ (80045b8 <HAL_RCC_ClockConfig+0x1bc>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d119      	bne.n	80044da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044a6:	2301      	movs	r3, #1
 80044a8:	e07f      	b.n	80045aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	685b      	ldr	r3, [r3, #4]
 80044ae:	2b02      	cmp	r3, #2
 80044b0:	d003      	beq.n	80044ba <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044b6:	2b03      	cmp	r3, #3
 80044b8:	d107      	bne.n	80044ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044ba:	4b3f      	ldr	r3, [pc, #252]	@ (80045b8 <HAL_RCC_ClockConfig+0x1bc>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d109      	bne.n	80044da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044c6:	2301      	movs	r3, #1
 80044c8:	e06f      	b.n	80045aa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044ca:	4b3b      	ldr	r3, [pc, #236]	@ (80045b8 <HAL_RCC_ClockConfig+0x1bc>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f003 0302 	and.w	r3, r3, #2
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d101      	bne.n	80044da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044d6:	2301      	movs	r3, #1
 80044d8:	e067      	b.n	80045aa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044da:	4b37      	ldr	r3, [pc, #220]	@ (80045b8 <HAL_RCC_ClockConfig+0x1bc>)
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	f023 0203 	bic.w	r2, r3, #3
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	4934      	ldr	r1, [pc, #208]	@ (80045b8 <HAL_RCC_ClockConfig+0x1bc>)
 80044e8:	4313      	orrs	r3, r2
 80044ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80044ec:	f7fe fa1a 	bl	8002924 <HAL_GetTick>
 80044f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044f2:	e00a      	b.n	800450a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044f4:	f7fe fa16 	bl	8002924 <HAL_GetTick>
 80044f8:	4602      	mov	r2, r0
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	1ad3      	subs	r3, r2, r3
 80044fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004502:	4293      	cmp	r3, r2
 8004504:	d901      	bls.n	800450a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004506:	2303      	movs	r3, #3
 8004508:	e04f      	b.n	80045aa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800450a:	4b2b      	ldr	r3, [pc, #172]	@ (80045b8 <HAL_RCC_ClockConfig+0x1bc>)
 800450c:	689b      	ldr	r3, [r3, #8]
 800450e:	f003 020c 	and.w	r2, r3, #12
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	685b      	ldr	r3, [r3, #4]
 8004516:	009b      	lsls	r3, r3, #2
 8004518:	429a      	cmp	r2, r3
 800451a:	d1eb      	bne.n	80044f4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800451c:	4b25      	ldr	r3, [pc, #148]	@ (80045b4 <HAL_RCC_ClockConfig+0x1b8>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f003 0307 	and.w	r3, r3, #7
 8004524:	683a      	ldr	r2, [r7, #0]
 8004526:	429a      	cmp	r2, r3
 8004528:	d20c      	bcs.n	8004544 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800452a:	4b22      	ldr	r3, [pc, #136]	@ (80045b4 <HAL_RCC_ClockConfig+0x1b8>)
 800452c:	683a      	ldr	r2, [r7, #0]
 800452e:	b2d2      	uxtb	r2, r2
 8004530:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004532:	4b20      	ldr	r3, [pc, #128]	@ (80045b4 <HAL_RCC_ClockConfig+0x1b8>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 0307 	and.w	r3, r3, #7
 800453a:	683a      	ldr	r2, [r7, #0]
 800453c:	429a      	cmp	r2, r3
 800453e:	d001      	beq.n	8004544 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004540:	2301      	movs	r3, #1
 8004542:	e032      	b.n	80045aa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f003 0304 	and.w	r3, r3, #4
 800454c:	2b00      	cmp	r3, #0
 800454e:	d008      	beq.n	8004562 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004550:	4b19      	ldr	r3, [pc, #100]	@ (80045b8 <HAL_RCC_ClockConfig+0x1bc>)
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	68db      	ldr	r3, [r3, #12]
 800455c:	4916      	ldr	r1, [pc, #88]	@ (80045b8 <HAL_RCC_ClockConfig+0x1bc>)
 800455e:	4313      	orrs	r3, r2
 8004560:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f003 0308 	and.w	r3, r3, #8
 800456a:	2b00      	cmp	r3, #0
 800456c:	d009      	beq.n	8004582 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800456e:	4b12      	ldr	r3, [pc, #72]	@ (80045b8 <HAL_RCC_ClockConfig+0x1bc>)
 8004570:	689b      	ldr	r3, [r3, #8]
 8004572:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	691b      	ldr	r3, [r3, #16]
 800457a:	00db      	lsls	r3, r3, #3
 800457c:	490e      	ldr	r1, [pc, #56]	@ (80045b8 <HAL_RCC_ClockConfig+0x1bc>)
 800457e:	4313      	orrs	r3, r2
 8004580:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004582:	f000 f821 	bl	80045c8 <HAL_RCC_GetSysClockFreq>
 8004586:	4602      	mov	r2, r0
 8004588:	4b0b      	ldr	r3, [pc, #44]	@ (80045b8 <HAL_RCC_ClockConfig+0x1bc>)
 800458a:	689b      	ldr	r3, [r3, #8]
 800458c:	091b      	lsrs	r3, r3, #4
 800458e:	f003 030f 	and.w	r3, r3, #15
 8004592:	490a      	ldr	r1, [pc, #40]	@ (80045bc <HAL_RCC_ClockConfig+0x1c0>)
 8004594:	5ccb      	ldrb	r3, [r1, r3]
 8004596:	fa22 f303 	lsr.w	r3, r2, r3
 800459a:	4a09      	ldr	r2, [pc, #36]	@ (80045c0 <HAL_RCC_ClockConfig+0x1c4>)
 800459c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800459e:	4b09      	ldr	r3, [pc, #36]	@ (80045c4 <HAL_RCC_ClockConfig+0x1c8>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	4618      	mov	r0, r3
 80045a4:	f7fe f97a 	bl	800289c <HAL_InitTick>

  return HAL_OK;
 80045a8:	2300      	movs	r3, #0
}
 80045aa:	4618      	mov	r0, r3
 80045ac:	3710      	adds	r7, #16
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}
 80045b2:	bf00      	nop
 80045b4:	40023c00 	.word	0x40023c00
 80045b8:	40023800 	.word	0x40023800
 80045bc:	0800866c 	.word	0x0800866c
 80045c0:	20000040 	.word	0x20000040
 80045c4:	20000044 	.word	0x20000044

080045c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045cc:	b090      	sub	sp, #64	@ 0x40
 80045ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80045d0:	2300      	movs	r3, #0
 80045d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80045d4:	2300      	movs	r3, #0
 80045d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80045d8:	2300      	movs	r3, #0
 80045da:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80045dc:	2300      	movs	r3, #0
 80045de:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80045e0:	4b59      	ldr	r3, [pc, #356]	@ (8004748 <HAL_RCC_GetSysClockFreq+0x180>)
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	f003 030c 	and.w	r3, r3, #12
 80045e8:	2b08      	cmp	r3, #8
 80045ea:	d00d      	beq.n	8004608 <HAL_RCC_GetSysClockFreq+0x40>
 80045ec:	2b08      	cmp	r3, #8
 80045ee:	f200 80a1 	bhi.w	8004734 <HAL_RCC_GetSysClockFreq+0x16c>
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d002      	beq.n	80045fc <HAL_RCC_GetSysClockFreq+0x34>
 80045f6:	2b04      	cmp	r3, #4
 80045f8:	d003      	beq.n	8004602 <HAL_RCC_GetSysClockFreq+0x3a>
 80045fa:	e09b      	b.n	8004734 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80045fc:	4b53      	ldr	r3, [pc, #332]	@ (800474c <HAL_RCC_GetSysClockFreq+0x184>)
 80045fe:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8004600:	e09b      	b.n	800473a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004602:	4b53      	ldr	r3, [pc, #332]	@ (8004750 <HAL_RCC_GetSysClockFreq+0x188>)
 8004604:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004606:	e098      	b.n	800473a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004608:	4b4f      	ldr	r3, [pc, #316]	@ (8004748 <HAL_RCC_GetSysClockFreq+0x180>)
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004610:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004612:	4b4d      	ldr	r3, [pc, #308]	@ (8004748 <HAL_RCC_GetSysClockFreq+0x180>)
 8004614:	685b      	ldr	r3, [r3, #4]
 8004616:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800461a:	2b00      	cmp	r3, #0
 800461c:	d028      	beq.n	8004670 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800461e:	4b4a      	ldr	r3, [pc, #296]	@ (8004748 <HAL_RCC_GetSysClockFreq+0x180>)
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	099b      	lsrs	r3, r3, #6
 8004624:	2200      	movs	r2, #0
 8004626:	623b      	str	r3, [r7, #32]
 8004628:	627a      	str	r2, [r7, #36]	@ 0x24
 800462a:	6a3b      	ldr	r3, [r7, #32]
 800462c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004630:	2100      	movs	r1, #0
 8004632:	4b47      	ldr	r3, [pc, #284]	@ (8004750 <HAL_RCC_GetSysClockFreq+0x188>)
 8004634:	fb03 f201 	mul.w	r2, r3, r1
 8004638:	2300      	movs	r3, #0
 800463a:	fb00 f303 	mul.w	r3, r0, r3
 800463e:	4413      	add	r3, r2
 8004640:	4a43      	ldr	r2, [pc, #268]	@ (8004750 <HAL_RCC_GetSysClockFreq+0x188>)
 8004642:	fba0 1202 	umull	r1, r2, r0, r2
 8004646:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004648:	460a      	mov	r2, r1
 800464a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800464c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800464e:	4413      	add	r3, r2
 8004650:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004652:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004654:	2200      	movs	r2, #0
 8004656:	61bb      	str	r3, [r7, #24]
 8004658:	61fa      	str	r2, [r7, #28]
 800465a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800465e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004662:	f7fc faa1 	bl	8000ba8 <__aeabi_uldivmod>
 8004666:	4602      	mov	r2, r0
 8004668:	460b      	mov	r3, r1
 800466a:	4613      	mov	r3, r2
 800466c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800466e:	e053      	b.n	8004718 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004670:	4b35      	ldr	r3, [pc, #212]	@ (8004748 <HAL_RCC_GetSysClockFreq+0x180>)
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	099b      	lsrs	r3, r3, #6
 8004676:	2200      	movs	r2, #0
 8004678:	613b      	str	r3, [r7, #16]
 800467a:	617a      	str	r2, [r7, #20]
 800467c:	693b      	ldr	r3, [r7, #16]
 800467e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004682:	f04f 0b00 	mov.w	fp, #0
 8004686:	4652      	mov	r2, sl
 8004688:	465b      	mov	r3, fp
 800468a:	f04f 0000 	mov.w	r0, #0
 800468e:	f04f 0100 	mov.w	r1, #0
 8004692:	0159      	lsls	r1, r3, #5
 8004694:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004698:	0150      	lsls	r0, r2, #5
 800469a:	4602      	mov	r2, r0
 800469c:	460b      	mov	r3, r1
 800469e:	ebb2 080a 	subs.w	r8, r2, sl
 80046a2:	eb63 090b 	sbc.w	r9, r3, fp
 80046a6:	f04f 0200 	mov.w	r2, #0
 80046aa:	f04f 0300 	mov.w	r3, #0
 80046ae:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80046b2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80046b6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80046ba:	ebb2 0408 	subs.w	r4, r2, r8
 80046be:	eb63 0509 	sbc.w	r5, r3, r9
 80046c2:	f04f 0200 	mov.w	r2, #0
 80046c6:	f04f 0300 	mov.w	r3, #0
 80046ca:	00eb      	lsls	r3, r5, #3
 80046cc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80046d0:	00e2      	lsls	r2, r4, #3
 80046d2:	4614      	mov	r4, r2
 80046d4:	461d      	mov	r5, r3
 80046d6:	eb14 030a 	adds.w	r3, r4, sl
 80046da:	603b      	str	r3, [r7, #0]
 80046dc:	eb45 030b 	adc.w	r3, r5, fp
 80046e0:	607b      	str	r3, [r7, #4]
 80046e2:	f04f 0200 	mov.w	r2, #0
 80046e6:	f04f 0300 	mov.w	r3, #0
 80046ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80046ee:	4629      	mov	r1, r5
 80046f0:	028b      	lsls	r3, r1, #10
 80046f2:	4621      	mov	r1, r4
 80046f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80046f8:	4621      	mov	r1, r4
 80046fa:	028a      	lsls	r2, r1, #10
 80046fc:	4610      	mov	r0, r2
 80046fe:	4619      	mov	r1, r3
 8004700:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004702:	2200      	movs	r2, #0
 8004704:	60bb      	str	r3, [r7, #8]
 8004706:	60fa      	str	r2, [r7, #12]
 8004708:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800470c:	f7fc fa4c 	bl	8000ba8 <__aeabi_uldivmod>
 8004710:	4602      	mov	r2, r0
 8004712:	460b      	mov	r3, r1
 8004714:	4613      	mov	r3, r2
 8004716:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004718:	4b0b      	ldr	r3, [pc, #44]	@ (8004748 <HAL_RCC_GetSysClockFreq+0x180>)
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	0c1b      	lsrs	r3, r3, #16
 800471e:	f003 0303 	and.w	r3, r3, #3
 8004722:	3301      	adds	r3, #1
 8004724:	005b      	lsls	r3, r3, #1
 8004726:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8004728:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800472a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800472c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004730:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004732:	e002      	b.n	800473a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004734:	4b05      	ldr	r3, [pc, #20]	@ (800474c <HAL_RCC_GetSysClockFreq+0x184>)
 8004736:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004738:	bf00      	nop
    }
  }
  return sysclockfreq;
 800473a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800473c:	4618      	mov	r0, r3
 800473e:	3740      	adds	r7, #64	@ 0x40
 8004740:	46bd      	mov	sp, r7
 8004742:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004746:	bf00      	nop
 8004748:	40023800 	.word	0x40023800
 800474c:	00f42400 	.word	0x00f42400
 8004750:	017d7840 	.word	0x017d7840

08004754 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004754:	b480      	push	{r7}
 8004756:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004758:	4b03      	ldr	r3, [pc, #12]	@ (8004768 <HAL_RCC_GetHCLKFreq+0x14>)
 800475a:	681b      	ldr	r3, [r3, #0]
}
 800475c:	4618      	mov	r0, r3
 800475e:	46bd      	mov	sp, r7
 8004760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004764:	4770      	bx	lr
 8004766:	bf00      	nop
 8004768:	20000040 	.word	0x20000040

0800476c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004770:	f7ff fff0 	bl	8004754 <HAL_RCC_GetHCLKFreq>
 8004774:	4602      	mov	r2, r0
 8004776:	4b05      	ldr	r3, [pc, #20]	@ (800478c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	0a9b      	lsrs	r3, r3, #10
 800477c:	f003 0307 	and.w	r3, r3, #7
 8004780:	4903      	ldr	r1, [pc, #12]	@ (8004790 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004782:	5ccb      	ldrb	r3, [r1, r3]
 8004784:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004788:	4618      	mov	r0, r3
 800478a:	bd80      	pop	{r7, pc}
 800478c:	40023800 	.word	0x40023800
 8004790:	0800867c 	.word	0x0800867c

08004794 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004798:	f7ff ffdc 	bl	8004754 <HAL_RCC_GetHCLKFreq>
 800479c:	4602      	mov	r2, r0
 800479e:	4b05      	ldr	r3, [pc, #20]	@ (80047b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	0b5b      	lsrs	r3, r3, #13
 80047a4:	f003 0307 	and.w	r3, r3, #7
 80047a8:	4903      	ldr	r1, [pc, #12]	@ (80047b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80047aa:	5ccb      	ldrb	r3, [r1, r3]
 80047ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	bd80      	pop	{r7, pc}
 80047b4:	40023800 	.word	0x40023800
 80047b8:	0800867c 	.word	0x0800867c

080047bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b082      	sub	sp, #8
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d101      	bne.n	80047ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	e041      	b.n	8004852 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d106      	bne.n	80047e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2200      	movs	r2, #0
 80047de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80047e2:	6878      	ldr	r0, [r7, #4]
 80047e4:	f7fd fde0 	bl	80023a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2202      	movs	r2, #2
 80047ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	3304      	adds	r3, #4
 80047f8:	4619      	mov	r1, r3
 80047fa:	4610      	mov	r0, r2
 80047fc:	f000 ffa6 	bl	800574c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2201      	movs	r2, #1
 8004804:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2201      	movs	r2, #1
 800480c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2201      	movs	r2, #1
 8004814:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2201      	movs	r2, #1
 800481c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2201      	movs	r2, #1
 8004824:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2201      	movs	r2, #1
 800482c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2201      	movs	r2, #1
 8004834:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2201      	movs	r2, #1
 800483c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2201      	movs	r2, #1
 8004844:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2201      	movs	r2, #1
 800484c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004850:	2300      	movs	r3, #0
}
 8004852:	4618      	mov	r0, r3
 8004854:	3708      	adds	r7, #8
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}
	...

0800485c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800485c:	b480      	push	{r7}
 800485e:	b085      	sub	sp, #20
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800486a:	b2db      	uxtb	r3, r3
 800486c:	2b01      	cmp	r3, #1
 800486e:	d001      	beq.n	8004874 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	e044      	b.n	80048fe <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2202      	movs	r2, #2
 8004878:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	68da      	ldr	r2, [r3, #12]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f042 0201 	orr.w	r2, r2, #1
 800488a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a1e      	ldr	r2, [pc, #120]	@ (800490c <HAL_TIM_Base_Start_IT+0xb0>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d018      	beq.n	80048c8 <HAL_TIM_Base_Start_IT+0x6c>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800489e:	d013      	beq.n	80048c8 <HAL_TIM_Base_Start_IT+0x6c>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4a1a      	ldr	r2, [pc, #104]	@ (8004910 <HAL_TIM_Base_Start_IT+0xb4>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d00e      	beq.n	80048c8 <HAL_TIM_Base_Start_IT+0x6c>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4a19      	ldr	r2, [pc, #100]	@ (8004914 <HAL_TIM_Base_Start_IT+0xb8>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d009      	beq.n	80048c8 <HAL_TIM_Base_Start_IT+0x6c>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a17      	ldr	r2, [pc, #92]	@ (8004918 <HAL_TIM_Base_Start_IT+0xbc>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d004      	beq.n	80048c8 <HAL_TIM_Base_Start_IT+0x6c>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a16      	ldr	r2, [pc, #88]	@ (800491c <HAL_TIM_Base_Start_IT+0xc0>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d111      	bne.n	80048ec <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	f003 0307 	and.w	r3, r3, #7
 80048d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2b06      	cmp	r3, #6
 80048d8:	d010      	beq.n	80048fc <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	681a      	ldr	r2, [r3, #0]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f042 0201 	orr.w	r2, r2, #1
 80048e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048ea:	e007      	b.n	80048fc <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f042 0201 	orr.w	r2, r2, #1
 80048fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80048fc:	2300      	movs	r3, #0
}
 80048fe:	4618      	mov	r0, r3
 8004900:	3714      	adds	r7, #20
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr
 800490a:	bf00      	nop
 800490c:	40010000 	.word	0x40010000
 8004910:	40000400 	.word	0x40000400
 8004914:	40000800 	.word	0x40000800
 8004918:	40000c00 	.word	0x40000c00
 800491c:	40014000 	.word	0x40014000

08004920 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b082      	sub	sp, #8
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d101      	bne.n	8004932 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e041      	b.n	80049b6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004938:	b2db      	uxtb	r3, r3
 800493a:	2b00      	cmp	r3, #0
 800493c:	d106      	bne.n	800494c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2200      	movs	r2, #0
 8004942:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004946:	6878      	ldr	r0, [r7, #4]
 8004948:	f7fd fda4 	bl	8002494 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2202      	movs	r2, #2
 8004950:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681a      	ldr	r2, [r3, #0]
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	3304      	adds	r3, #4
 800495c:	4619      	mov	r1, r3
 800495e:	4610      	mov	r0, r2
 8004960:	f000 fef4 	bl	800574c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2201      	movs	r2, #1
 8004968:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2201      	movs	r2, #1
 8004970:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2201      	movs	r2, #1
 8004978:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2201      	movs	r2, #1
 8004980:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2201      	movs	r2, #1
 8004988:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2201      	movs	r2, #1
 8004990:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2201      	movs	r2, #1
 8004998:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2201      	movs	r2, #1
 80049a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2201      	movs	r2, #1
 80049a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	2201      	movs	r2, #1
 80049b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80049b4:	2300      	movs	r3, #0
}
 80049b6:	4618      	mov	r0, r3
 80049b8:	3708      	adds	r7, #8
 80049ba:	46bd      	mov	sp, r7
 80049bc:	bd80      	pop	{r7, pc}
	...

080049c0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b084      	sub	sp, #16
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	6078      	str	r0, [r7, #4]
 80049c8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d109      	bne.n	80049e4 <HAL_TIM_PWM_Start+0x24>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80049d6:	b2db      	uxtb	r3, r3
 80049d8:	2b01      	cmp	r3, #1
 80049da:	bf14      	ite	ne
 80049dc:	2301      	movne	r3, #1
 80049de:	2300      	moveq	r3, #0
 80049e0:	b2db      	uxtb	r3, r3
 80049e2:	e022      	b.n	8004a2a <HAL_TIM_PWM_Start+0x6a>
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	2b04      	cmp	r3, #4
 80049e8:	d109      	bne.n	80049fe <HAL_TIM_PWM_Start+0x3e>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	bf14      	ite	ne
 80049f6:	2301      	movne	r3, #1
 80049f8:	2300      	moveq	r3, #0
 80049fa:	b2db      	uxtb	r3, r3
 80049fc:	e015      	b.n	8004a2a <HAL_TIM_PWM_Start+0x6a>
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	2b08      	cmp	r3, #8
 8004a02:	d109      	bne.n	8004a18 <HAL_TIM_PWM_Start+0x58>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a0a:	b2db      	uxtb	r3, r3
 8004a0c:	2b01      	cmp	r3, #1
 8004a0e:	bf14      	ite	ne
 8004a10:	2301      	movne	r3, #1
 8004a12:	2300      	moveq	r3, #0
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	e008      	b.n	8004a2a <HAL_TIM_PWM_Start+0x6a>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a1e:	b2db      	uxtb	r3, r3
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	bf14      	ite	ne
 8004a24:	2301      	movne	r3, #1
 8004a26:	2300      	moveq	r3, #0
 8004a28:	b2db      	uxtb	r3, r3
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d001      	beq.n	8004a32 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e068      	b.n	8004b04 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d104      	bne.n	8004a42 <HAL_TIM_PWM_Start+0x82>
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2202      	movs	r2, #2
 8004a3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a40:	e013      	b.n	8004a6a <HAL_TIM_PWM_Start+0xaa>
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	2b04      	cmp	r3, #4
 8004a46:	d104      	bne.n	8004a52 <HAL_TIM_PWM_Start+0x92>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2202      	movs	r2, #2
 8004a4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a50:	e00b      	b.n	8004a6a <HAL_TIM_PWM_Start+0xaa>
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	2b08      	cmp	r3, #8
 8004a56:	d104      	bne.n	8004a62 <HAL_TIM_PWM_Start+0xa2>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2202      	movs	r2, #2
 8004a5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a60:	e003      	b.n	8004a6a <HAL_TIM_PWM_Start+0xaa>
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2202      	movs	r2, #2
 8004a66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	2201      	movs	r2, #1
 8004a70:	6839      	ldr	r1, [r7, #0]
 8004a72:	4618      	mov	r0, r3
 8004a74:	f001 fa3a 	bl	8005eec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a23      	ldr	r2, [pc, #140]	@ (8004b0c <HAL_TIM_PWM_Start+0x14c>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d107      	bne.n	8004a92 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004a90:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4a1d      	ldr	r2, [pc, #116]	@ (8004b0c <HAL_TIM_PWM_Start+0x14c>)
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d018      	beq.n	8004ace <HAL_TIM_PWM_Start+0x10e>
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004aa4:	d013      	beq.n	8004ace <HAL_TIM_PWM_Start+0x10e>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	4a19      	ldr	r2, [pc, #100]	@ (8004b10 <HAL_TIM_PWM_Start+0x150>)
 8004aac:	4293      	cmp	r3, r2
 8004aae:	d00e      	beq.n	8004ace <HAL_TIM_PWM_Start+0x10e>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4a17      	ldr	r2, [pc, #92]	@ (8004b14 <HAL_TIM_PWM_Start+0x154>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d009      	beq.n	8004ace <HAL_TIM_PWM_Start+0x10e>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	4a16      	ldr	r2, [pc, #88]	@ (8004b18 <HAL_TIM_PWM_Start+0x158>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d004      	beq.n	8004ace <HAL_TIM_PWM_Start+0x10e>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4a14      	ldr	r2, [pc, #80]	@ (8004b1c <HAL_TIM_PWM_Start+0x15c>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d111      	bne.n	8004af2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	689b      	ldr	r3, [r3, #8]
 8004ad4:	f003 0307 	and.w	r3, r3, #7
 8004ad8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2b06      	cmp	r3, #6
 8004ade:	d010      	beq.n	8004b02 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	681a      	ldr	r2, [r3, #0]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f042 0201 	orr.w	r2, r2, #1
 8004aee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004af0:	e007      	b.n	8004b02 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	681a      	ldr	r2, [r3, #0]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f042 0201 	orr.w	r2, r2, #1
 8004b00:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b02:	2300      	movs	r3, #0
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	3710      	adds	r7, #16
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	bd80      	pop	{r7, pc}
 8004b0c:	40010000 	.word	0x40010000
 8004b10:	40000400 	.word	0x40000400
 8004b14:	40000800 	.word	0x40000800
 8004b18:	40000c00 	.word	0x40000c00
 8004b1c:	40014000 	.word	0x40014000

08004b20 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b082      	sub	sp, #8
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d101      	bne.n	8004b32 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e041      	b.n	8004bb6 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d106      	bne.n	8004b4c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2200      	movs	r2, #0
 8004b42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f7fd fc54 	bl	80023f4 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2202      	movs	r2, #2
 8004b50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681a      	ldr	r2, [r3, #0]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	3304      	adds	r3, #4
 8004b5c:	4619      	mov	r1, r3
 8004b5e:	4610      	mov	r0, r2
 8004b60:	f000 fdf4 	bl	800574c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2201      	movs	r2, #1
 8004b78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2201      	movs	r2, #1
 8004b80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2201      	movs	r2, #1
 8004b98:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004bb4:	2300      	movs	r3, #0
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3708      	adds	r7, #8
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
	...

08004bc0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b084      	sub	sp, #16
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
 8004bc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d104      	bne.n	8004bde <HAL_TIM_IC_Start_IT+0x1e>
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004bda:	b2db      	uxtb	r3, r3
 8004bdc:	e013      	b.n	8004c06 <HAL_TIM_IC_Start_IT+0x46>
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	2b04      	cmp	r3, #4
 8004be2:	d104      	bne.n	8004bee <HAL_TIM_IC_Start_IT+0x2e>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004bea:	b2db      	uxtb	r3, r3
 8004bec:	e00b      	b.n	8004c06 <HAL_TIM_IC_Start_IT+0x46>
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	2b08      	cmp	r3, #8
 8004bf2:	d104      	bne.n	8004bfe <HAL_TIM_IC_Start_IT+0x3e>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004bfa:	b2db      	uxtb	r3, r3
 8004bfc:	e003      	b.n	8004c06 <HAL_TIM_IC_Start_IT+0x46>
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d104      	bne.n	8004c18 <HAL_TIM_IC_Start_IT+0x58>
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c14:	b2db      	uxtb	r3, r3
 8004c16:	e013      	b.n	8004c40 <HAL_TIM_IC_Start_IT+0x80>
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	2b04      	cmp	r3, #4
 8004c1c:	d104      	bne.n	8004c28 <HAL_TIM_IC_Start_IT+0x68>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	e00b      	b.n	8004c40 <HAL_TIM_IC_Start_IT+0x80>
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	2b08      	cmp	r3, #8
 8004c2c:	d104      	bne.n	8004c38 <HAL_TIM_IC_Start_IT+0x78>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004c34:	b2db      	uxtb	r3, r3
 8004c36:	e003      	b.n	8004c40 <HAL_TIM_IC_Start_IT+0x80>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004c3e:	b2db      	uxtb	r3, r3
 8004c40:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004c42:	7bbb      	ldrb	r3, [r7, #14]
 8004c44:	2b01      	cmp	r3, #1
 8004c46:	d102      	bne.n	8004c4e <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004c48:	7b7b      	ldrb	r3, [r7, #13]
 8004c4a:	2b01      	cmp	r3, #1
 8004c4c:	d001      	beq.n	8004c52 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	e0c2      	b.n	8004dd8 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d104      	bne.n	8004c62 <HAL_TIM_IC_Start_IT+0xa2>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2202      	movs	r2, #2
 8004c5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c60:	e013      	b.n	8004c8a <HAL_TIM_IC_Start_IT+0xca>
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	2b04      	cmp	r3, #4
 8004c66:	d104      	bne.n	8004c72 <HAL_TIM_IC_Start_IT+0xb2>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2202      	movs	r2, #2
 8004c6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c70:	e00b      	b.n	8004c8a <HAL_TIM_IC_Start_IT+0xca>
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	2b08      	cmp	r3, #8
 8004c76:	d104      	bne.n	8004c82 <HAL_TIM_IC_Start_IT+0xc2>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2202      	movs	r2, #2
 8004c7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c80:	e003      	b.n	8004c8a <HAL_TIM_IC_Start_IT+0xca>
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2202      	movs	r2, #2
 8004c86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d104      	bne.n	8004c9a <HAL_TIM_IC_Start_IT+0xda>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2202      	movs	r2, #2
 8004c94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c98:	e013      	b.n	8004cc2 <HAL_TIM_IC_Start_IT+0x102>
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	2b04      	cmp	r3, #4
 8004c9e:	d104      	bne.n	8004caa <HAL_TIM_IC_Start_IT+0xea>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2202      	movs	r2, #2
 8004ca4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004ca8:	e00b      	b.n	8004cc2 <HAL_TIM_IC_Start_IT+0x102>
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	2b08      	cmp	r3, #8
 8004cae:	d104      	bne.n	8004cba <HAL_TIM_IC_Start_IT+0xfa>
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2202      	movs	r2, #2
 8004cb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004cb8:	e003      	b.n	8004cc2 <HAL_TIM_IC_Start_IT+0x102>
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2202      	movs	r2, #2
 8004cbe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	2b0c      	cmp	r3, #12
 8004cc6:	d841      	bhi.n	8004d4c <HAL_TIM_IC_Start_IT+0x18c>
 8004cc8:	a201      	add	r2, pc, #4	@ (adr r2, 8004cd0 <HAL_TIM_IC_Start_IT+0x110>)
 8004cca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cce:	bf00      	nop
 8004cd0:	08004d05 	.word	0x08004d05
 8004cd4:	08004d4d 	.word	0x08004d4d
 8004cd8:	08004d4d 	.word	0x08004d4d
 8004cdc:	08004d4d 	.word	0x08004d4d
 8004ce0:	08004d17 	.word	0x08004d17
 8004ce4:	08004d4d 	.word	0x08004d4d
 8004ce8:	08004d4d 	.word	0x08004d4d
 8004cec:	08004d4d 	.word	0x08004d4d
 8004cf0:	08004d29 	.word	0x08004d29
 8004cf4:	08004d4d 	.word	0x08004d4d
 8004cf8:	08004d4d 	.word	0x08004d4d
 8004cfc:	08004d4d 	.word	0x08004d4d
 8004d00:	08004d3b 	.word	0x08004d3b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	68da      	ldr	r2, [r3, #12]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f042 0202 	orr.w	r2, r2, #2
 8004d12:	60da      	str	r2, [r3, #12]
      break;
 8004d14:	e01d      	b.n	8004d52 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	68da      	ldr	r2, [r3, #12]
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f042 0204 	orr.w	r2, r2, #4
 8004d24:	60da      	str	r2, [r3, #12]
      break;
 8004d26:	e014      	b.n	8004d52 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	68da      	ldr	r2, [r3, #12]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f042 0208 	orr.w	r2, r2, #8
 8004d36:	60da      	str	r2, [r3, #12]
      break;
 8004d38:	e00b      	b.n	8004d52 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	68da      	ldr	r2, [r3, #12]
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f042 0210 	orr.w	r2, r2, #16
 8004d48:	60da      	str	r2, [r3, #12]
      break;
 8004d4a:	e002      	b.n	8004d52 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	73fb      	strb	r3, [r7, #15]
      break;
 8004d50:	bf00      	nop
  }

  if (status == HAL_OK)
 8004d52:	7bfb      	ldrb	r3, [r7, #15]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d13e      	bne.n	8004dd6 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	2201      	movs	r2, #1
 8004d5e:	6839      	ldr	r1, [r7, #0]
 8004d60:	4618      	mov	r0, r3
 8004d62:	f001 f8c3 	bl	8005eec <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	4a1d      	ldr	r2, [pc, #116]	@ (8004de0 <HAL_TIM_IC_Start_IT+0x220>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d018      	beq.n	8004da2 <HAL_TIM_IC_Start_IT+0x1e2>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d78:	d013      	beq.n	8004da2 <HAL_TIM_IC_Start_IT+0x1e2>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	4a19      	ldr	r2, [pc, #100]	@ (8004de4 <HAL_TIM_IC_Start_IT+0x224>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d00e      	beq.n	8004da2 <HAL_TIM_IC_Start_IT+0x1e2>
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a17      	ldr	r2, [pc, #92]	@ (8004de8 <HAL_TIM_IC_Start_IT+0x228>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d009      	beq.n	8004da2 <HAL_TIM_IC_Start_IT+0x1e2>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a16      	ldr	r2, [pc, #88]	@ (8004dec <HAL_TIM_IC_Start_IT+0x22c>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d004      	beq.n	8004da2 <HAL_TIM_IC_Start_IT+0x1e2>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4a14      	ldr	r2, [pc, #80]	@ (8004df0 <HAL_TIM_IC_Start_IT+0x230>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d111      	bne.n	8004dc6 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	f003 0307 	and.w	r3, r3, #7
 8004dac:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	2b06      	cmp	r3, #6
 8004db2:	d010      	beq.n	8004dd6 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	681a      	ldr	r2, [r3, #0]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f042 0201 	orr.w	r2, r2, #1
 8004dc2:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dc4:	e007      	b.n	8004dd6 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	681a      	ldr	r2, [r3, #0]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f042 0201 	orr.w	r2, r2, #1
 8004dd4:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004dd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dd8:	4618      	mov	r0, r3
 8004dda:	3710      	adds	r7, #16
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}
 8004de0:	40010000 	.word	0x40010000
 8004de4:	40000400 	.word	0x40000400
 8004de8:	40000800 	.word	0x40000800
 8004dec:	40000c00 	.word	0x40000c00
 8004df0:	40014000 	.word	0x40014000

08004df4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b086      	sub	sp, #24
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
 8004dfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d101      	bne.n	8004e08 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004e04:	2301      	movs	r3, #1
 8004e06:	e097      	b.n	8004f38 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e0e:	b2db      	uxtb	r3, r3
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d106      	bne.n	8004e22 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2200      	movs	r2, #0
 8004e18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004e1c:	6878      	ldr	r0, [r7, #4]
 8004e1e:	f7fd fa7b 	bl	8002318 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2202      	movs	r2, #2
 8004e26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	687a      	ldr	r2, [r7, #4]
 8004e32:	6812      	ldr	r2, [r2, #0]
 8004e34:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004e38:	f023 0307 	bic.w	r3, r3, #7
 8004e3c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681a      	ldr	r2, [r3, #0]
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	3304      	adds	r3, #4
 8004e46:	4619      	mov	r1, r3
 8004e48:	4610      	mov	r0, r2
 8004e4a:	f000 fc7f 	bl	800574c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	689b      	ldr	r3, [r3, #8]
 8004e54:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	699b      	ldr	r3, [r3, #24]
 8004e5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	6a1b      	ldr	r3, [r3, #32]
 8004e64:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	697a      	ldr	r2, [r7, #20]
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004e70:	693b      	ldr	r3, [r7, #16]
 8004e72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e76:	f023 0303 	bic.w	r3, r3, #3
 8004e7a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	689a      	ldr	r2, [r3, #8]
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	699b      	ldr	r3, [r3, #24]
 8004e84:	021b      	lsls	r3, r3, #8
 8004e86:	4313      	orrs	r3, r2
 8004e88:	693a      	ldr	r2, [r7, #16]
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004e94:	f023 030c 	bic.w	r3, r3, #12
 8004e98:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004e9a:	693b      	ldr	r3, [r7, #16]
 8004e9c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004ea0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ea4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	68da      	ldr	r2, [r3, #12]
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	69db      	ldr	r3, [r3, #28]
 8004eae:	021b      	lsls	r3, r3, #8
 8004eb0:	4313      	orrs	r3, r2
 8004eb2:	693a      	ldr	r2, [r7, #16]
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	691b      	ldr	r3, [r3, #16]
 8004ebc:	011a      	lsls	r2, r3, #4
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	6a1b      	ldr	r3, [r3, #32]
 8004ec2:	031b      	lsls	r3, r3, #12
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	693a      	ldr	r2, [r7, #16]
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004ed2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8004eda:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	685a      	ldr	r2, [r3, #4]
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	695b      	ldr	r3, [r3, #20]
 8004ee4:	011b      	lsls	r3, r3, #4
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	68fa      	ldr	r2, [r7, #12]
 8004eea:	4313      	orrs	r3, r2
 8004eec:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	697a      	ldr	r2, [r7, #20]
 8004ef4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	693a      	ldr	r2, [r7, #16]
 8004efc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	68fa      	ldr	r2, [r7, #12]
 8004f04:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2201      	movs	r2, #1
 8004f0a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2201      	movs	r2, #1
 8004f12:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2201      	movs	r2, #1
 8004f1a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2201      	movs	r2, #1
 8004f22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2201      	movs	r2, #1
 8004f2a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2201      	movs	r2, #1
 8004f32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f36:	2300      	movs	r3, #0
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	3718      	adds	r7, #24
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}

08004f40 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b084      	sub	sp, #16
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
 8004f48:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004f50:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004f58:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004f60:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004f68:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d110      	bne.n	8004f92 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004f70:	7bfb      	ldrb	r3, [r7, #15]
 8004f72:	2b01      	cmp	r3, #1
 8004f74:	d102      	bne.n	8004f7c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004f76:	7b7b      	ldrb	r3, [r7, #13]
 8004f78:	2b01      	cmp	r3, #1
 8004f7a:	d001      	beq.n	8004f80 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	e069      	b.n	8005054 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2202      	movs	r2, #2
 8004f84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2202      	movs	r2, #2
 8004f8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f90:	e031      	b.n	8004ff6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	2b04      	cmp	r3, #4
 8004f96:	d110      	bne.n	8004fba <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004f98:	7bbb      	ldrb	r3, [r7, #14]
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	d102      	bne.n	8004fa4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004f9e:	7b3b      	ldrb	r3, [r7, #12]
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	d001      	beq.n	8004fa8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	e055      	b.n	8005054 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2202      	movs	r2, #2
 8004fac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2202      	movs	r2, #2
 8004fb4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004fb8:	e01d      	b.n	8004ff6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004fba:	7bfb      	ldrb	r3, [r7, #15]
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d108      	bne.n	8004fd2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004fc0:	7bbb      	ldrb	r3, [r7, #14]
 8004fc2:	2b01      	cmp	r3, #1
 8004fc4:	d105      	bne.n	8004fd2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004fc6:	7b7b      	ldrb	r3, [r7, #13]
 8004fc8:	2b01      	cmp	r3, #1
 8004fca:	d102      	bne.n	8004fd2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004fcc:	7b3b      	ldrb	r3, [r7, #12]
 8004fce:	2b01      	cmp	r3, #1
 8004fd0:	d001      	beq.n	8004fd6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
 8004fd4:	e03e      	b.n	8005054 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2202      	movs	r2, #2
 8004fda:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2202      	movs	r2, #2
 8004fe2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2202      	movs	r2, #2
 8004fea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	2202      	movs	r2, #2
 8004ff2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d003      	beq.n	8005004 <HAL_TIM_Encoder_Start+0xc4>
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	2b04      	cmp	r3, #4
 8005000:	d008      	beq.n	8005014 <HAL_TIM_Encoder_Start+0xd4>
 8005002:	e00f      	b.n	8005024 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	2201      	movs	r2, #1
 800500a:	2100      	movs	r1, #0
 800500c:	4618      	mov	r0, r3
 800500e:	f000 ff6d 	bl	8005eec <TIM_CCxChannelCmd>
      break;
 8005012:	e016      	b.n	8005042 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	2201      	movs	r2, #1
 800501a:	2104      	movs	r1, #4
 800501c:	4618      	mov	r0, r3
 800501e:	f000 ff65 	bl	8005eec <TIM_CCxChannelCmd>
      break;
 8005022:	e00e      	b.n	8005042 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	2201      	movs	r2, #1
 800502a:	2100      	movs	r1, #0
 800502c:	4618      	mov	r0, r3
 800502e:	f000 ff5d 	bl	8005eec <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	2201      	movs	r2, #1
 8005038:	2104      	movs	r1, #4
 800503a:	4618      	mov	r0, r3
 800503c:	f000 ff56 	bl	8005eec <TIM_CCxChannelCmd>
      break;
 8005040:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	681a      	ldr	r2, [r3, #0]
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f042 0201 	orr.w	r2, r2, #1
 8005050:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005052:	2300      	movs	r3, #0
}
 8005054:	4618      	mov	r0, r3
 8005056:	3710      	adds	r7, #16
 8005058:	46bd      	mov	sp, r7
 800505a:	bd80      	pop	{r7, pc}

0800505c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b084      	sub	sp, #16
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	68db      	ldr	r3, [r3, #12]
 800506a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	691b      	ldr	r3, [r3, #16]
 8005072:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	f003 0302 	and.w	r3, r3, #2
 800507a:	2b00      	cmp	r3, #0
 800507c:	d020      	beq.n	80050c0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	f003 0302 	and.w	r3, r3, #2
 8005084:	2b00      	cmp	r3, #0
 8005086:	d01b      	beq.n	80050c0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f06f 0202 	mvn.w	r2, #2
 8005090:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2201      	movs	r2, #1
 8005096:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	699b      	ldr	r3, [r3, #24]
 800509e:	f003 0303 	and.w	r3, r3, #3
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d003      	beq.n	80050ae <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	f7fc fe6c 	bl	8001d84 <HAL_TIM_IC_CaptureCallback>
 80050ac:	e005      	b.n	80050ba <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f000 fb2e 	bl	8005710 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	f000 fb35 	bl	8005724 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2200      	movs	r2, #0
 80050be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	f003 0304 	and.w	r3, r3, #4
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d020      	beq.n	800510c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	f003 0304 	and.w	r3, r3, #4
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d01b      	beq.n	800510c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f06f 0204 	mvn.w	r2, #4
 80050dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2202      	movs	r2, #2
 80050e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	699b      	ldr	r3, [r3, #24]
 80050ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d003      	beq.n	80050fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050f2:	6878      	ldr	r0, [r7, #4]
 80050f4:	f7fc fe46 	bl	8001d84 <HAL_TIM_IC_CaptureCallback>
 80050f8:	e005      	b.n	8005106 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f000 fb08 	bl	8005710 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005100:	6878      	ldr	r0, [r7, #4]
 8005102:	f000 fb0f 	bl	8005724 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2200      	movs	r2, #0
 800510a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	f003 0308 	and.w	r3, r3, #8
 8005112:	2b00      	cmp	r3, #0
 8005114:	d020      	beq.n	8005158 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	f003 0308 	and.w	r3, r3, #8
 800511c:	2b00      	cmp	r3, #0
 800511e:	d01b      	beq.n	8005158 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f06f 0208 	mvn.w	r2, #8
 8005128:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2204      	movs	r2, #4
 800512e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	69db      	ldr	r3, [r3, #28]
 8005136:	f003 0303 	and.w	r3, r3, #3
 800513a:	2b00      	cmp	r3, #0
 800513c:	d003      	beq.n	8005146 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800513e:	6878      	ldr	r0, [r7, #4]
 8005140:	f7fc fe20 	bl	8001d84 <HAL_TIM_IC_CaptureCallback>
 8005144:	e005      	b.n	8005152 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	f000 fae2 	bl	8005710 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800514c:	6878      	ldr	r0, [r7, #4]
 800514e:	f000 fae9 	bl	8005724 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2200      	movs	r2, #0
 8005156:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005158:	68bb      	ldr	r3, [r7, #8]
 800515a:	f003 0310 	and.w	r3, r3, #16
 800515e:	2b00      	cmp	r3, #0
 8005160:	d020      	beq.n	80051a4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	f003 0310 	and.w	r3, r3, #16
 8005168:	2b00      	cmp	r3, #0
 800516a:	d01b      	beq.n	80051a4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f06f 0210 	mvn.w	r2, #16
 8005174:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2208      	movs	r2, #8
 800517a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	69db      	ldr	r3, [r3, #28]
 8005182:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005186:	2b00      	cmp	r3, #0
 8005188:	d003      	beq.n	8005192 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800518a:	6878      	ldr	r0, [r7, #4]
 800518c:	f7fc fdfa 	bl	8001d84 <HAL_TIM_IC_CaptureCallback>
 8005190:	e005      	b.n	800519e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005192:	6878      	ldr	r0, [r7, #4]
 8005194:	f000 fabc 	bl	8005710 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005198:	6878      	ldr	r0, [r7, #4]
 800519a:	f000 fac3 	bl	8005724 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2200      	movs	r2, #0
 80051a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	f003 0301 	and.w	r3, r3, #1
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d00c      	beq.n	80051c8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	f003 0301 	and.w	r3, r3, #1
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d007      	beq.n	80051c8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f06f 0201 	mvn.w	r2, #1
 80051c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80051c2:	6878      	ldr	r0, [r7, #4]
 80051c4:	f7fc feb2 	bl	8001f2c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d00c      	beq.n	80051ec <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d007      	beq.n	80051ec <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80051e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80051e6:	6878      	ldr	r0, [r7, #4]
 80051e8:	f000 ff1e 	bl	8006028 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80051ec:	68bb      	ldr	r3, [r7, #8]
 80051ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d00c      	beq.n	8005210 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d007      	beq.n	8005210 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005208:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800520a:	6878      	ldr	r0, [r7, #4]
 800520c:	f000 fa94 	bl	8005738 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005210:	68bb      	ldr	r3, [r7, #8]
 8005212:	f003 0320 	and.w	r3, r3, #32
 8005216:	2b00      	cmp	r3, #0
 8005218:	d00c      	beq.n	8005234 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	f003 0320 	and.w	r3, r3, #32
 8005220:	2b00      	cmp	r3, #0
 8005222:	d007      	beq.n	8005234 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f06f 0220 	mvn.w	r2, #32
 800522c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800522e:	6878      	ldr	r0, [r7, #4]
 8005230:	f000 fef0 	bl	8006014 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005234:	bf00      	nop
 8005236:	3710      	adds	r7, #16
 8005238:	46bd      	mov	sp, r7
 800523a:	bd80      	pop	{r7, pc}

0800523c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b086      	sub	sp, #24
 8005240:	af00      	add	r7, sp, #0
 8005242:	60f8      	str	r0, [r7, #12]
 8005244:	60b9      	str	r1, [r7, #8]
 8005246:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005248:	2300      	movs	r3, #0
 800524a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005252:	2b01      	cmp	r3, #1
 8005254:	d101      	bne.n	800525a <HAL_TIM_IC_ConfigChannel+0x1e>
 8005256:	2302      	movs	r3, #2
 8005258:	e088      	b.n	800536c <HAL_TIM_IC_ConfigChannel+0x130>
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	2201      	movs	r2, #1
 800525e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d11b      	bne.n	80052a0 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005278:	f000 fc80 	bl	8005b7c <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	699a      	ldr	r2, [r3, #24]
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f022 020c 	bic.w	r2, r2, #12
 800528a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	6999      	ldr	r1, [r3, #24]
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	689a      	ldr	r2, [r3, #8]
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	430a      	orrs	r2, r1
 800529c:	619a      	str	r2, [r3, #24]
 800529e:	e060      	b.n	8005362 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2b04      	cmp	r3, #4
 80052a4:	d11c      	bne.n	80052e0 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80052b6:	f000 fcf8 	bl	8005caa <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	699a      	ldr	r2, [r3, #24]
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80052c8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	6999      	ldr	r1, [r3, #24]
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	689b      	ldr	r3, [r3, #8]
 80052d4:	021a      	lsls	r2, r3, #8
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	430a      	orrs	r2, r1
 80052dc:	619a      	str	r2, [r3, #24]
 80052de:	e040      	b.n	8005362 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2b08      	cmp	r3, #8
 80052e4:	d11b      	bne.n	800531e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80052ee:	68bb      	ldr	r3, [r7, #8]
 80052f0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80052f6:	f000 fd45 	bl	8005d84 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	69da      	ldr	r2, [r3, #28]
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f022 020c 	bic.w	r2, r2, #12
 8005308:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	69d9      	ldr	r1, [r3, #28]
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	689a      	ldr	r2, [r3, #8]
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	430a      	orrs	r2, r1
 800531a:	61da      	str	r2, [r3, #28]
 800531c:	e021      	b.n	8005362 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2b0c      	cmp	r3, #12
 8005322:	d11c      	bne.n	800535e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005328:	68bb      	ldr	r3, [r7, #8]
 800532a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8005334:	f000 fd62 	bl	8005dfc <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	69da      	ldr	r2, [r3, #28]
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005346:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	69d9      	ldr	r1, [r3, #28]
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	021a      	lsls	r2, r3, #8
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	430a      	orrs	r2, r1
 800535a:	61da      	str	r2, [r3, #28]
 800535c:	e001      	b.n	8005362 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800535e:	2301      	movs	r3, #1
 8005360:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	2200      	movs	r2, #0
 8005366:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800536a:	7dfb      	ldrb	r3, [r7, #23]
}
 800536c:	4618      	mov	r0, r3
 800536e:	3718      	adds	r7, #24
 8005370:	46bd      	mov	sp, r7
 8005372:	bd80      	pop	{r7, pc}

08005374 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b086      	sub	sp, #24
 8005378:	af00      	add	r7, sp, #0
 800537a:	60f8      	str	r0, [r7, #12]
 800537c:	60b9      	str	r1, [r7, #8]
 800537e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005380:	2300      	movs	r3, #0
 8005382:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800538a:	2b01      	cmp	r3, #1
 800538c:	d101      	bne.n	8005392 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800538e:	2302      	movs	r3, #2
 8005390:	e0ae      	b.n	80054f0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	2201      	movs	r2, #1
 8005396:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2b0c      	cmp	r3, #12
 800539e:	f200 809f 	bhi.w	80054e0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80053a2:	a201      	add	r2, pc, #4	@ (adr r2, 80053a8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80053a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053a8:	080053dd 	.word	0x080053dd
 80053ac:	080054e1 	.word	0x080054e1
 80053b0:	080054e1 	.word	0x080054e1
 80053b4:	080054e1 	.word	0x080054e1
 80053b8:	0800541d 	.word	0x0800541d
 80053bc:	080054e1 	.word	0x080054e1
 80053c0:	080054e1 	.word	0x080054e1
 80053c4:	080054e1 	.word	0x080054e1
 80053c8:	0800545f 	.word	0x0800545f
 80053cc:	080054e1 	.word	0x080054e1
 80053d0:	080054e1 	.word	0x080054e1
 80053d4:	080054e1 	.word	0x080054e1
 80053d8:	0800549f 	.word	0x0800549f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	68b9      	ldr	r1, [r7, #8]
 80053e2:	4618      	mov	r0, r3
 80053e4:	f000 fa3e 	bl	8005864 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	699a      	ldr	r2, [r3, #24]
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f042 0208 	orr.w	r2, r2, #8
 80053f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	699a      	ldr	r2, [r3, #24]
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f022 0204 	bic.w	r2, r2, #4
 8005406:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	6999      	ldr	r1, [r3, #24]
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	691a      	ldr	r2, [r3, #16]
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	430a      	orrs	r2, r1
 8005418:	619a      	str	r2, [r3, #24]
      break;
 800541a:	e064      	b.n	80054e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	68b9      	ldr	r1, [r7, #8]
 8005422:	4618      	mov	r0, r3
 8005424:	f000 fa84 	bl	8005930 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	699a      	ldr	r2, [r3, #24]
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005436:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	699a      	ldr	r2, [r3, #24]
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005446:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	6999      	ldr	r1, [r3, #24]
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	691b      	ldr	r3, [r3, #16]
 8005452:	021a      	lsls	r2, r3, #8
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	430a      	orrs	r2, r1
 800545a:	619a      	str	r2, [r3, #24]
      break;
 800545c:	e043      	b.n	80054e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	68b9      	ldr	r1, [r7, #8]
 8005464:	4618      	mov	r0, r3
 8005466:	f000 facf 	bl	8005a08 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	69da      	ldr	r2, [r3, #28]
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f042 0208 	orr.w	r2, r2, #8
 8005478:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	69da      	ldr	r2, [r3, #28]
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f022 0204 	bic.w	r2, r2, #4
 8005488:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	69d9      	ldr	r1, [r3, #28]
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	691a      	ldr	r2, [r3, #16]
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	430a      	orrs	r2, r1
 800549a:	61da      	str	r2, [r3, #28]
      break;
 800549c:	e023      	b.n	80054e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	68b9      	ldr	r1, [r7, #8]
 80054a4:	4618      	mov	r0, r3
 80054a6:	f000 fb19 	bl	8005adc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	69da      	ldr	r2, [r3, #28]
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80054b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	69da      	ldr	r2, [r3, #28]
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	69d9      	ldr	r1, [r3, #28]
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	691b      	ldr	r3, [r3, #16]
 80054d4:	021a      	lsls	r2, r3, #8
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	430a      	orrs	r2, r1
 80054dc:	61da      	str	r2, [r3, #28]
      break;
 80054de:	e002      	b.n	80054e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80054e0:	2301      	movs	r3, #1
 80054e2:	75fb      	strb	r3, [r7, #23]
      break;
 80054e4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2200      	movs	r2, #0
 80054ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80054ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80054f0:	4618      	mov	r0, r3
 80054f2:	3718      	adds	r7, #24
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bd80      	pop	{r7, pc}

080054f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b084      	sub	sp, #16
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
 8005500:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005502:	2300      	movs	r3, #0
 8005504:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800550c:	2b01      	cmp	r3, #1
 800550e:	d101      	bne.n	8005514 <HAL_TIM_ConfigClockSource+0x1c>
 8005510:	2302      	movs	r3, #2
 8005512:	e0b4      	b.n	800567e <HAL_TIM_ConfigClockSource+0x186>
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2201      	movs	r2, #1
 8005518:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2202      	movs	r2, #2
 8005520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	689b      	ldr	r3, [r3, #8]
 800552a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005532:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005534:	68bb      	ldr	r3, [r7, #8]
 8005536:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800553a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	68ba      	ldr	r2, [r7, #8]
 8005542:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800554c:	d03e      	beq.n	80055cc <HAL_TIM_ConfigClockSource+0xd4>
 800554e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005552:	f200 8087 	bhi.w	8005664 <HAL_TIM_ConfigClockSource+0x16c>
 8005556:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800555a:	f000 8086 	beq.w	800566a <HAL_TIM_ConfigClockSource+0x172>
 800555e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005562:	d87f      	bhi.n	8005664 <HAL_TIM_ConfigClockSource+0x16c>
 8005564:	2b70      	cmp	r3, #112	@ 0x70
 8005566:	d01a      	beq.n	800559e <HAL_TIM_ConfigClockSource+0xa6>
 8005568:	2b70      	cmp	r3, #112	@ 0x70
 800556a:	d87b      	bhi.n	8005664 <HAL_TIM_ConfigClockSource+0x16c>
 800556c:	2b60      	cmp	r3, #96	@ 0x60
 800556e:	d050      	beq.n	8005612 <HAL_TIM_ConfigClockSource+0x11a>
 8005570:	2b60      	cmp	r3, #96	@ 0x60
 8005572:	d877      	bhi.n	8005664 <HAL_TIM_ConfigClockSource+0x16c>
 8005574:	2b50      	cmp	r3, #80	@ 0x50
 8005576:	d03c      	beq.n	80055f2 <HAL_TIM_ConfigClockSource+0xfa>
 8005578:	2b50      	cmp	r3, #80	@ 0x50
 800557a:	d873      	bhi.n	8005664 <HAL_TIM_ConfigClockSource+0x16c>
 800557c:	2b40      	cmp	r3, #64	@ 0x40
 800557e:	d058      	beq.n	8005632 <HAL_TIM_ConfigClockSource+0x13a>
 8005580:	2b40      	cmp	r3, #64	@ 0x40
 8005582:	d86f      	bhi.n	8005664 <HAL_TIM_ConfigClockSource+0x16c>
 8005584:	2b30      	cmp	r3, #48	@ 0x30
 8005586:	d064      	beq.n	8005652 <HAL_TIM_ConfigClockSource+0x15a>
 8005588:	2b30      	cmp	r3, #48	@ 0x30
 800558a:	d86b      	bhi.n	8005664 <HAL_TIM_ConfigClockSource+0x16c>
 800558c:	2b20      	cmp	r3, #32
 800558e:	d060      	beq.n	8005652 <HAL_TIM_ConfigClockSource+0x15a>
 8005590:	2b20      	cmp	r3, #32
 8005592:	d867      	bhi.n	8005664 <HAL_TIM_ConfigClockSource+0x16c>
 8005594:	2b00      	cmp	r3, #0
 8005596:	d05c      	beq.n	8005652 <HAL_TIM_ConfigClockSource+0x15a>
 8005598:	2b10      	cmp	r3, #16
 800559a:	d05a      	beq.n	8005652 <HAL_TIM_ConfigClockSource+0x15a>
 800559c:	e062      	b.n	8005664 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80055ae:	f000 fc7d 	bl	8005eac <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80055c0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	68ba      	ldr	r2, [r7, #8]
 80055c8:	609a      	str	r2, [r3, #8]
      break;
 80055ca:	e04f      	b.n	800566c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80055dc:	f000 fc66 	bl	8005eac <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	689a      	ldr	r2, [r3, #8]
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80055ee:	609a      	str	r2, [r3, #8]
      break;
 80055f0:	e03c      	b.n	800566c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80055fe:	461a      	mov	r2, r3
 8005600:	f000 fb24 	bl	8005c4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	2150      	movs	r1, #80	@ 0x50
 800560a:	4618      	mov	r0, r3
 800560c:	f000 fc33 	bl	8005e76 <TIM_ITRx_SetConfig>
      break;
 8005610:	e02c      	b.n	800566c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800561e:	461a      	mov	r2, r3
 8005620:	f000 fb80 	bl	8005d24 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	2160      	movs	r1, #96	@ 0x60
 800562a:	4618      	mov	r0, r3
 800562c:	f000 fc23 	bl	8005e76 <TIM_ITRx_SetConfig>
      break;
 8005630:	e01c      	b.n	800566c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800563e:	461a      	mov	r2, r3
 8005640:	f000 fb04 	bl	8005c4c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	2140      	movs	r1, #64	@ 0x40
 800564a:	4618      	mov	r0, r3
 800564c:	f000 fc13 	bl	8005e76 <TIM_ITRx_SetConfig>
      break;
 8005650:	e00c      	b.n	800566c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681a      	ldr	r2, [r3, #0]
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	4619      	mov	r1, r3
 800565c:	4610      	mov	r0, r2
 800565e:	f000 fc0a 	bl	8005e76 <TIM_ITRx_SetConfig>
      break;
 8005662:	e003      	b.n	800566c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005664:	2301      	movs	r3, #1
 8005666:	73fb      	strb	r3, [r7, #15]
      break;
 8005668:	e000      	b.n	800566c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800566a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2201      	movs	r2, #1
 8005670:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2200      	movs	r2, #0
 8005678:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800567c:	7bfb      	ldrb	r3, [r7, #15]
}
 800567e:	4618      	mov	r0, r3
 8005680:	3710      	adds	r7, #16
 8005682:	46bd      	mov	sp, r7
 8005684:	bd80      	pop	{r7, pc}
	...

08005688 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005688:	b480      	push	{r7}
 800568a:	b085      	sub	sp, #20
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
 8005690:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005692:	2300      	movs	r3, #0
 8005694:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	2b0c      	cmp	r3, #12
 800569a:	d831      	bhi.n	8005700 <HAL_TIM_ReadCapturedValue+0x78>
 800569c:	a201      	add	r2, pc, #4	@ (adr r2, 80056a4 <HAL_TIM_ReadCapturedValue+0x1c>)
 800569e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056a2:	bf00      	nop
 80056a4:	080056d9 	.word	0x080056d9
 80056a8:	08005701 	.word	0x08005701
 80056ac:	08005701 	.word	0x08005701
 80056b0:	08005701 	.word	0x08005701
 80056b4:	080056e3 	.word	0x080056e3
 80056b8:	08005701 	.word	0x08005701
 80056bc:	08005701 	.word	0x08005701
 80056c0:	08005701 	.word	0x08005701
 80056c4:	080056ed 	.word	0x080056ed
 80056c8:	08005701 	.word	0x08005701
 80056cc:	08005701 	.word	0x08005701
 80056d0:	08005701 	.word	0x08005701
 80056d4:	080056f7 	.word	0x080056f7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056de:	60fb      	str	r3, [r7, #12]

      break;
 80056e0:	e00f      	b.n	8005702 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056e8:	60fb      	str	r3, [r7, #12]

      break;
 80056ea:	e00a      	b.n	8005702 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056f2:	60fb      	str	r3, [r7, #12]

      break;
 80056f4:	e005      	b.n	8005702 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056fc:	60fb      	str	r3, [r7, #12]

      break;
 80056fe:	e000      	b.n	8005702 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005700:	bf00      	nop
  }

  return tmpreg;
 8005702:	68fb      	ldr	r3, [r7, #12]
}
 8005704:	4618      	mov	r0, r3
 8005706:	3714      	adds	r7, #20
 8005708:	46bd      	mov	sp, r7
 800570a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570e:	4770      	bx	lr

08005710 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005710:	b480      	push	{r7}
 8005712:	b083      	sub	sp, #12
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005718:	bf00      	nop
 800571a:	370c      	adds	r7, #12
 800571c:	46bd      	mov	sp, r7
 800571e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005722:	4770      	bx	lr

08005724 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005724:	b480      	push	{r7}
 8005726:	b083      	sub	sp, #12
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800572c:	bf00      	nop
 800572e:	370c      	adds	r7, #12
 8005730:	46bd      	mov	sp, r7
 8005732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005736:	4770      	bx	lr

08005738 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005738:	b480      	push	{r7}
 800573a:	b083      	sub	sp, #12
 800573c:	af00      	add	r7, sp, #0
 800573e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005740:	bf00      	nop
 8005742:	370c      	adds	r7, #12
 8005744:	46bd      	mov	sp, r7
 8005746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574a:	4770      	bx	lr

0800574c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800574c:	b480      	push	{r7}
 800574e:	b085      	sub	sp, #20
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
 8005754:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	4a3a      	ldr	r2, [pc, #232]	@ (8005848 <TIM_Base_SetConfig+0xfc>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d00f      	beq.n	8005784 <TIM_Base_SetConfig+0x38>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800576a:	d00b      	beq.n	8005784 <TIM_Base_SetConfig+0x38>
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	4a37      	ldr	r2, [pc, #220]	@ (800584c <TIM_Base_SetConfig+0x100>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d007      	beq.n	8005784 <TIM_Base_SetConfig+0x38>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	4a36      	ldr	r2, [pc, #216]	@ (8005850 <TIM_Base_SetConfig+0x104>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d003      	beq.n	8005784 <TIM_Base_SetConfig+0x38>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	4a35      	ldr	r2, [pc, #212]	@ (8005854 <TIM_Base_SetConfig+0x108>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d108      	bne.n	8005796 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800578a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	68fa      	ldr	r2, [r7, #12]
 8005792:	4313      	orrs	r3, r2
 8005794:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	4a2b      	ldr	r2, [pc, #172]	@ (8005848 <TIM_Base_SetConfig+0xfc>)
 800579a:	4293      	cmp	r3, r2
 800579c:	d01b      	beq.n	80057d6 <TIM_Base_SetConfig+0x8a>
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057a4:	d017      	beq.n	80057d6 <TIM_Base_SetConfig+0x8a>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	4a28      	ldr	r2, [pc, #160]	@ (800584c <TIM_Base_SetConfig+0x100>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d013      	beq.n	80057d6 <TIM_Base_SetConfig+0x8a>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	4a27      	ldr	r2, [pc, #156]	@ (8005850 <TIM_Base_SetConfig+0x104>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d00f      	beq.n	80057d6 <TIM_Base_SetConfig+0x8a>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	4a26      	ldr	r2, [pc, #152]	@ (8005854 <TIM_Base_SetConfig+0x108>)
 80057ba:	4293      	cmp	r3, r2
 80057bc:	d00b      	beq.n	80057d6 <TIM_Base_SetConfig+0x8a>
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	4a25      	ldr	r2, [pc, #148]	@ (8005858 <TIM_Base_SetConfig+0x10c>)
 80057c2:	4293      	cmp	r3, r2
 80057c4:	d007      	beq.n	80057d6 <TIM_Base_SetConfig+0x8a>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	4a24      	ldr	r2, [pc, #144]	@ (800585c <TIM_Base_SetConfig+0x110>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d003      	beq.n	80057d6 <TIM_Base_SetConfig+0x8a>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	4a23      	ldr	r2, [pc, #140]	@ (8005860 <TIM_Base_SetConfig+0x114>)
 80057d2:	4293      	cmp	r3, r2
 80057d4:	d108      	bne.n	80057e8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	68db      	ldr	r3, [r3, #12]
 80057e2:	68fa      	ldr	r2, [r7, #12]
 80057e4:	4313      	orrs	r3, r2
 80057e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	695b      	ldr	r3, [r3, #20]
 80057f2:	4313      	orrs	r3, r2
 80057f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	68fa      	ldr	r2, [r7, #12]
 80057fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	689a      	ldr	r2, [r3, #8]
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	4a0e      	ldr	r2, [pc, #56]	@ (8005848 <TIM_Base_SetConfig+0xfc>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d103      	bne.n	800581c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	691a      	ldr	r2, [r3, #16]
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2201      	movs	r2, #1
 8005820:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	691b      	ldr	r3, [r3, #16]
 8005826:	f003 0301 	and.w	r3, r3, #1
 800582a:	2b01      	cmp	r3, #1
 800582c:	d105      	bne.n	800583a <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	691b      	ldr	r3, [r3, #16]
 8005832:	f023 0201 	bic.w	r2, r3, #1
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	611a      	str	r2, [r3, #16]
  }
}
 800583a:	bf00      	nop
 800583c:	3714      	adds	r7, #20
 800583e:	46bd      	mov	sp, r7
 8005840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005844:	4770      	bx	lr
 8005846:	bf00      	nop
 8005848:	40010000 	.word	0x40010000
 800584c:	40000400 	.word	0x40000400
 8005850:	40000800 	.word	0x40000800
 8005854:	40000c00 	.word	0x40000c00
 8005858:	40014000 	.word	0x40014000
 800585c:	40014400 	.word	0x40014400
 8005860:	40014800 	.word	0x40014800

08005864 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005864:	b480      	push	{r7}
 8005866:	b087      	sub	sp, #28
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
 800586c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6a1b      	ldr	r3, [r3, #32]
 8005872:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6a1b      	ldr	r3, [r3, #32]
 8005878:	f023 0201 	bic.w	r2, r3, #1
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	699b      	ldr	r3, [r3, #24]
 800588a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005892:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	f023 0303 	bic.w	r3, r3, #3
 800589a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800589c:	683b      	ldr	r3, [r7, #0]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	68fa      	ldr	r2, [r7, #12]
 80058a2:	4313      	orrs	r3, r2
 80058a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80058a6:	697b      	ldr	r3, [r7, #20]
 80058a8:	f023 0302 	bic.w	r3, r3, #2
 80058ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	689b      	ldr	r3, [r3, #8]
 80058b2:	697a      	ldr	r2, [r7, #20]
 80058b4:	4313      	orrs	r3, r2
 80058b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	4a1c      	ldr	r2, [pc, #112]	@ (800592c <TIM_OC1_SetConfig+0xc8>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d10c      	bne.n	80058da <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80058c0:	697b      	ldr	r3, [r7, #20]
 80058c2:	f023 0308 	bic.w	r3, r3, #8
 80058c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	68db      	ldr	r3, [r3, #12]
 80058cc:	697a      	ldr	r2, [r7, #20]
 80058ce:	4313      	orrs	r3, r2
 80058d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80058d2:	697b      	ldr	r3, [r7, #20]
 80058d4:	f023 0304 	bic.w	r3, r3, #4
 80058d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	4a13      	ldr	r2, [pc, #76]	@ (800592c <TIM_OC1_SetConfig+0xc8>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d111      	bne.n	8005906 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80058e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80058f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	695b      	ldr	r3, [r3, #20]
 80058f6:	693a      	ldr	r2, [r7, #16]
 80058f8:	4313      	orrs	r3, r2
 80058fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	699b      	ldr	r3, [r3, #24]
 8005900:	693a      	ldr	r2, [r7, #16]
 8005902:	4313      	orrs	r3, r2
 8005904:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	693a      	ldr	r2, [r7, #16]
 800590a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	68fa      	ldr	r2, [r7, #12]
 8005910:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	685a      	ldr	r2, [r3, #4]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	697a      	ldr	r2, [r7, #20]
 800591e:	621a      	str	r2, [r3, #32]
}
 8005920:	bf00      	nop
 8005922:	371c      	adds	r7, #28
 8005924:	46bd      	mov	sp, r7
 8005926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592a:	4770      	bx	lr
 800592c:	40010000 	.word	0x40010000

08005930 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005930:	b480      	push	{r7}
 8005932:	b087      	sub	sp, #28
 8005934:	af00      	add	r7, sp, #0
 8005936:	6078      	str	r0, [r7, #4]
 8005938:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6a1b      	ldr	r3, [r3, #32]
 800593e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	6a1b      	ldr	r3, [r3, #32]
 8005944:	f023 0210 	bic.w	r2, r3, #16
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	699b      	ldr	r3, [r3, #24]
 8005956:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800595e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005966:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	021b      	lsls	r3, r3, #8
 800596e:	68fa      	ldr	r2, [r7, #12]
 8005970:	4313      	orrs	r3, r2
 8005972:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	f023 0320 	bic.w	r3, r3, #32
 800597a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	689b      	ldr	r3, [r3, #8]
 8005980:	011b      	lsls	r3, r3, #4
 8005982:	697a      	ldr	r2, [r7, #20]
 8005984:	4313      	orrs	r3, r2
 8005986:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	4a1e      	ldr	r2, [pc, #120]	@ (8005a04 <TIM_OC2_SetConfig+0xd4>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d10d      	bne.n	80059ac <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005990:	697b      	ldr	r3, [r7, #20]
 8005992:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005996:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	68db      	ldr	r3, [r3, #12]
 800599c:	011b      	lsls	r3, r3, #4
 800599e:	697a      	ldr	r2, [r7, #20]
 80059a0:	4313      	orrs	r3, r2
 80059a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80059a4:	697b      	ldr	r3, [r7, #20]
 80059a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059aa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	4a15      	ldr	r2, [pc, #84]	@ (8005a04 <TIM_OC2_SetConfig+0xd4>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d113      	bne.n	80059dc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80059ba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80059bc:	693b      	ldr	r3, [r7, #16]
 80059be:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80059c2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	695b      	ldr	r3, [r3, #20]
 80059c8:	009b      	lsls	r3, r3, #2
 80059ca:	693a      	ldr	r2, [r7, #16]
 80059cc:	4313      	orrs	r3, r2
 80059ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	699b      	ldr	r3, [r3, #24]
 80059d4:	009b      	lsls	r3, r3, #2
 80059d6:	693a      	ldr	r2, [r7, #16]
 80059d8:	4313      	orrs	r3, r2
 80059da:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	693a      	ldr	r2, [r7, #16]
 80059e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	68fa      	ldr	r2, [r7, #12]
 80059e6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	685a      	ldr	r2, [r3, #4]
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	697a      	ldr	r2, [r7, #20]
 80059f4:	621a      	str	r2, [r3, #32]
}
 80059f6:	bf00      	nop
 80059f8:	371c      	adds	r7, #28
 80059fa:	46bd      	mov	sp, r7
 80059fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a00:	4770      	bx	lr
 8005a02:	bf00      	nop
 8005a04:	40010000 	.word	0x40010000

08005a08 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b087      	sub	sp, #28
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
 8005a10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6a1b      	ldr	r3, [r3, #32]
 8005a16:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6a1b      	ldr	r3, [r3, #32]
 8005a1c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	69db      	ldr	r3, [r3, #28]
 8005a2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	f023 0303 	bic.w	r3, r3, #3
 8005a3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	68fa      	ldr	r2, [r7, #12]
 8005a46:	4313      	orrs	r3, r2
 8005a48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005a4a:	697b      	ldr	r3, [r7, #20]
 8005a4c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005a50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	021b      	lsls	r3, r3, #8
 8005a58:	697a      	ldr	r2, [r7, #20]
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	4a1d      	ldr	r2, [pc, #116]	@ (8005ad8 <TIM_OC3_SetConfig+0xd0>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d10d      	bne.n	8005a82 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005a66:	697b      	ldr	r3, [r7, #20]
 8005a68:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005a6c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	68db      	ldr	r3, [r3, #12]
 8005a72:	021b      	lsls	r3, r3, #8
 8005a74:	697a      	ldr	r2, [r7, #20]
 8005a76:	4313      	orrs	r3, r2
 8005a78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005a80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	4a14      	ldr	r2, [pc, #80]	@ (8005ad8 <TIM_OC3_SetConfig+0xd0>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d113      	bne.n	8005ab2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005a8a:	693b      	ldr	r3, [r7, #16]
 8005a8c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005a90:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005a98:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	695b      	ldr	r3, [r3, #20]
 8005a9e:	011b      	lsls	r3, r3, #4
 8005aa0:	693a      	ldr	r2, [r7, #16]
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005aa6:	683b      	ldr	r3, [r7, #0]
 8005aa8:	699b      	ldr	r3, [r3, #24]
 8005aaa:	011b      	lsls	r3, r3, #4
 8005aac:	693a      	ldr	r2, [r7, #16]
 8005aae:	4313      	orrs	r3, r2
 8005ab0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	693a      	ldr	r2, [r7, #16]
 8005ab6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	68fa      	ldr	r2, [r7, #12]
 8005abc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	685a      	ldr	r2, [r3, #4]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	697a      	ldr	r2, [r7, #20]
 8005aca:	621a      	str	r2, [r3, #32]
}
 8005acc:	bf00      	nop
 8005ace:	371c      	adds	r7, #28
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad6:	4770      	bx	lr
 8005ad8:	40010000 	.word	0x40010000

08005adc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b087      	sub	sp, #28
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
 8005ae4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6a1b      	ldr	r3, [r3, #32]
 8005aea:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6a1b      	ldr	r3, [r3, #32]
 8005af0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	685b      	ldr	r3, [r3, #4]
 8005afc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	69db      	ldr	r3, [r3, #28]
 8005b02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005b0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	021b      	lsls	r3, r3, #8
 8005b1a:	68fa      	ldr	r2, [r7, #12]
 8005b1c:	4313      	orrs	r3, r2
 8005b1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005b20:	693b      	ldr	r3, [r7, #16]
 8005b22:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005b26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	689b      	ldr	r3, [r3, #8]
 8005b2c:	031b      	lsls	r3, r3, #12
 8005b2e:	693a      	ldr	r2, [r7, #16]
 8005b30:	4313      	orrs	r3, r2
 8005b32:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	4a10      	ldr	r2, [pc, #64]	@ (8005b78 <TIM_OC4_SetConfig+0x9c>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d109      	bne.n	8005b50 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005b3c:	697b      	ldr	r3, [r7, #20]
 8005b3e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005b42:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	695b      	ldr	r3, [r3, #20]
 8005b48:	019b      	lsls	r3, r3, #6
 8005b4a:	697a      	ldr	r2, [r7, #20]
 8005b4c:	4313      	orrs	r3, r2
 8005b4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	697a      	ldr	r2, [r7, #20]
 8005b54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	68fa      	ldr	r2, [r7, #12]
 8005b5a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005b5c:	683b      	ldr	r3, [r7, #0]
 8005b5e:	685a      	ldr	r2, [r3, #4]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	693a      	ldr	r2, [r7, #16]
 8005b68:	621a      	str	r2, [r3, #32]
}
 8005b6a:	bf00      	nop
 8005b6c:	371c      	adds	r7, #28
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b74:	4770      	bx	lr
 8005b76:	bf00      	nop
 8005b78:	40010000 	.word	0x40010000

08005b7c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	b087      	sub	sp, #28
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	60f8      	str	r0, [r7, #12]
 8005b84:	60b9      	str	r1, [r7, #8]
 8005b86:	607a      	str	r2, [r7, #4]
 8005b88:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	6a1b      	ldr	r3, [r3, #32]
 8005b8e:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	6a1b      	ldr	r3, [r3, #32]
 8005b94:	f023 0201 	bic.w	r2, r3, #1
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	699b      	ldr	r3, [r3, #24]
 8005ba0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	4a24      	ldr	r2, [pc, #144]	@ (8005c38 <TIM_TI1_SetConfig+0xbc>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d013      	beq.n	8005bd2 <TIM_TI1_SetConfig+0x56>
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bb0:	d00f      	beq.n	8005bd2 <TIM_TI1_SetConfig+0x56>
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	4a21      	ldr	r2, [pc, #132]	@ (8005c3c <TIM_TI1_SetConfig+0xc0>)
 8005bb6:	4293      	cmp	r3, r2
 8005bb8:	d00b      	beq.n	8005bd2 <TIM_TI1_SetConfig+0x56>
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	4a20      	ldr	r2, [pc, #128]	@ (8005c40 <TIM_TI1_SetConfig+0xc4>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d007      	beq.n	8005bd2 <TIM_TI1_SetConfig+0x56>
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	4a1f      	ldr	r2, [pc, #124]	@ (8005c44 <TIM_TI1_SetConfig+0xc8>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d003      	beq.n	8005bd2 <TIM_TI1_SetConfig+0x56>
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	4a1e      	ldr	r2, [pc, #120]	@ (8005c48 <TIM_TI1_SetConfig+0xcc>)
 8005bce:	4293      	cmp	r3, r2
 8005bd0:	d101      	bne.n	8005bd6 <TIM_TI1_SetConfig+0x5a>
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	e000      	b.n	8005bd8 <TIM_TI1_SetConfig+0x5c>
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d008      	beq.n	8005bee <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005bdc:	697b      	ldr	r3, [r7, #20]
 8005bde:	f023 0303 	bic.w	r3, r3, #3
 8005be2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005be4:	697a      	ldr	r2, [r7, #20]
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	4313      	orrs	r3, r2
 8005bea:	617b      	str	r3, [r7, #20]
 8005bec:	e003      	b.n	8005bf6 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005bee:	697b      	ldr	r3, [r7, #20]
 8005bf0:	f043 0301 	orr.w	r3, r3, #1
 8005bf4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005bf6:	697b      	ldr	r3, [r7, #20]
 8005bf8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005bfc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	011b      	lsls	r3, r3, #4
 8005c02:	b2db      	uxtb	r3, r3
 8005c04:	697a      	ldr	r2, [r7, #20]
 8005c06:	4313      	orrs	r3, r2
 8005c08:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	f023 030a 	bic.w	r3, r3, #10
 8005c10:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	f003 030a 	and.w	r3, r3, #10
 8005c18:	693a      	ldr	r2, [r7, #16]
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	697a      	ldr	r2, [r7, #20]
 8005c22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	693a      	ldr	r2, [r7, #16]
 8005c28:	621a      	str	r2, [r3, #32]
}
 8005c2a:	bf00      	nop
 8005c2c:	371c      	adds	r7, #28
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c34:	4770      	bx	lr
 8005c36:	bf00      	nop
 8005c38:	40010000 	.word	0x40010000
 8005c3c:	40000400 	.word	0x40000400
 8005c40:	40000800 	.word	0x40000800
 8005c44:	40000c00 	.word	0x40000c00
 8005c48:	40014000 	.word	0x40014000

08005c4c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b087      	sub	sp, #28
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	60f8      	str	r0, [r7, #12]
 8005c54:	60b9      	str	r1, [r7, #8]
 8005c56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	6a1b      	ldr	r3, [r3, #32]
 8005c5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	6a1b      	ldr	r3, [r3, #32]
 8005c62:	f023 0201 	bic.w	r2, r3, #1
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	699b      	ldr	r3, [r3, #24]
 8005c6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c70:	693b      	ldr	r3, [r7, #16]
 8005c72:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	011b      	lsls	r3, r3, #4
 8005c7c:	693a      	ldr	r2, [r7, #16]
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	f023 030a 	bic.w	r3, r3, #10
 8005c88:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c8a:	697a      	ldr	r2, [r7, #20]
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	4313      	orrs	r3, r2
 8005c90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	693a      	ldr	r2, [r7, #16]
 8005c96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	697a      	ldr	r2, [r7, #20]
 8005c9c:	621a      	str	r2, [r3, #32]
}
 8005c9e:	bf00      	nop
 8005ca0:	371c      	adds	r7, #28
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca8:	4770      	bx	lr

08005caa <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005caa:	b480      	push	{r7}
 8005cac:	b087      	sub	sp, #28
 8005cae:	af00      	add	r7, sp, #0
 8005cb0:	60f8      	str	r0, [r7, #12]
 8005cb2:	60b9      	str	r1, [r7, #8]
 8005cb4:	607a      	str	r2, [r7, #4]
 8005cb6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	6a1b      	ldr	r3, [r3, #32]
 8005cbc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	6a1b      	ldr	r3, [r3, #32]
 8005cc2:	f023 0210 	bic.w	r2, r3, #16
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	699b      	ldr	r3, [r3, #24]
 8005cce:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005cd0:	693b      	ldr	r3, [r7, #16]
 8005cd2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cd6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	021b      	lsls	r3, r3, #8
 8005cdc:	693a      	ldr	r2, [r7, #16]
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005ce2:	693b      	ldr	r3, [r7, #16]
 8005ce4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005ce8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	031b      	lsls	r3, r3, #12
 8005cee:	b29b      	uxth	r3, r3
 8005cf0:	693a      	ldr	r2, [r7, #16]
 8005cf2:	4313      	orrs	r3, r2
 8005cf4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005cf6:	697b      	ldr	r3, [r7, #20]
 8005cf8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005cfc:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	011b      	lsls	r3, r3, #4
 8005d02:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005d06:	697a      	ldr	r2, [r7, #20]
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	693a      	ldr	r2, [r7, #16]
 8005d10:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	697a      	ldr	r2, [r7, #20]
 8005d16:	621a      	str	r2, [r3, #32]
}
 8005d18:	bf00      	nop
 8005d1a:	371c      	adds	r7, #28
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d22:	4770      	bx	lr

08005d24 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d24:	b480      	push	{r7}
 8005d26:	b087      	sub	sp, #28
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	60f8      	str	r0, [r7, #12]
 8005d2c:	60b9      	str	r1, [r7, #8]
 8005d2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	6a1b      	ldr	r3, [r3, #32]
 8005d34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	6a1b      	ldr	r3, [r3, #32]
 8005d3a:	f023 0210 	bic.w	r2, r3, #16
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	699b      	ldr	r3, [r3, #24]
 8005d46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005d48:	693b      	ldr	r3, [r7, #16]
 8005d4a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005d4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	031b      	lsls	r3, r3, #12
 8005d54:	693a      	ldr	r2, [r7, #16]
 8005d56:	4313      	orrs	r3, r2
 8005d58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d5a:	697b      	ldr	r3, [r7, #20]
 8005d5c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005d60:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005d62:	68bb      	ldr	r3, [r7, #8]
 8005d64:	011b      	lsls	r3, r3, #4
 8005d66:	697a      	ldr	r2, [r7, #20]
 8005d68:	4313      	orrs	r3, r2
 8005d6a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	693a      	ldr	r2, [r7, #16]
 8005d70:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	697a      	ldr	r2, [r7, #20]
 8005d76:	621a      	str	r2, [r3, #32]
}
 8005d78:	bf00      	nop
 8005d7a:	371c      	adds	r7, #28
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d82:	4770      	bx	lr

08005d84 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005d84:	b480      	push	{r7}
 8005d86:	b087      	sub	sp, #28
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	60f8      	str	r0, [r7, #12]
 8005d8c:	60b9      	str	r1, [r7, #8]
 8005d8e:	607a      	str	r2, [r7, #4]
 8005d90:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	6a1b      	ldr	r3, [r3, #32]
 8005d96:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	6a1b      	ldr	r3, [r3, #32]
 8005d9c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	69db      	ldr	r3, [r3, #28]
 8005da8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	f023 0303 	bic.w	r3, r3, #3
 8005db0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005db2:	693a      	ldr	r2, [r7, #16]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	4313      	orrs	r3, r2
 8005db8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005dba:	693b      	ldr	r3, [r7, #16]
 8005dbc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005dc0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	011b      	lsls	r3, r3, #4
 8005dc6:	b2db      	uxtb	r3, r3
 8005dc8:	693a      	ldr	r2, [r7, #16]
 8005dca:	4313      	orrs	r3, r2
 8005dcc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8005dd4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	021b      	lsls	r3, r3, #8
 8005dda:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8005dde:	697a      	ldr	r2, [r7, #20]
 8005de0:	4313      	orrs	r3, r2
 8005de2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	693a      	ldr	r2, [r7, #16]
 8005de8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	697a      	ldr	r2, [r7, #20]
 8005dee:	621a      	str	r2, [r3, #32]
}
 8005df0:	bf00      	nop
 8005df2:	371c      	adds	r7, #28
 8005df4:	46bd      	mov	sp, r7
 8005df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfa:	4770      	bx	lr

08005dfc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005dfc:	b480      	push	{r7}
 8005dfe:	b087      	sub	sp, #28
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	60f8      	str	r0, [r7, #12]
 8005e04:	60b9      	str	r1, [r7, #8]
 8005e06:	607a      	str	r2, [r7, #4]
 8005e08:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	6a1b      	ldr	r3, [r3, #32]
 8005e0e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	6a1b      	ldr	r3, [r3, #32]
 8005e14:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	69db      	ldr	r3, [r3, #28]
 8005e20:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e28:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	021b      	lsls	r3, r3, #8
 8005e2e:	693a      	ldr	r2, [r7, #16]
 8005e30:	4313      	orrs	r3, r2
 8005e32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005e34:	693b      	ldr	r3, [r7, #16]
 8005e36:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005e3a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	031b      	lsls	r3, r3, #12
 8005e40:	b29b      	uxth	r3, r3
 8005e42:	693a      	ldr	r2, [r7, #16]
 8005e44:	4313      	orrs	r3, r2
 8005e46:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005e48:	697b      	ldr	r3, [r7, #20]
 8005e4a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8005e4e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	031b      	lsls	r3, r3, #12
 8005e54:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8005e58:	697a      	ldr	r2, [r7, #20]
 8005e5a:	4313      	orrs	r3, r2
 8005e5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	693a      	ldr	r2, [r7, #16]
 8005e62:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	697a      	ldr	r2, [r7, #20]
 8005e68:	621a      	str	r2, [r3, #32]
}
 8005e6a:	bf00      	nop
 8005e6c:	371c      	adds	r7, #28
 8005e6e:	46bd      	mov	sp, r7
 8005e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e74:	4770      	bx	lr

08005e76 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e76:	b480      	push	{r7}
 8005e78:	b085      	sub	sp, #20
 8005e7a:	af00      	add	r7, sp, #0
 8005e7c:	6078      	str	r0, [r7, #4]
 8005e7e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	689b      	ldr	r3, [r3, #8]
 8005e84:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e8c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e8e:	683a      	ldr	r2, [r7, #0]
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	4313      	orrs	r3, r2
 8005e94:	f043 0307 	orr.w	r3, r3, #7
 8005e98:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	68fa      	ldr	r2, [r7, #12]
 8005e9e:	609a      	str	r2, [r3, #8]
}
 8005ea0:	bf00      	nop
 8005ea2:	3714      	adds	r7, #20
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eaa:	4770      	bx	lr

08005eac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005eac:	b480      	push	{r7}
 8005eae:	b087      	sub	sp, #28
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	60f8      	str	r0, [r7, #12]
 8005eb4:	60b9      	str	r1, [r7, #8]
 8005eb6:	607a      	str	r2, [r7, #4]
 8005eb8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	689b      	ldr	r3, [r3, #8]
 8005ebe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005ec6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	021a      	lsls	r2, r3, #8
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	431a      	orrs	r2, r3
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	697a      	ldr	r2, [r7, #20]
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	697a      	ldr	r2, [r7, #20]
 8005ede:	609a      	str	r2, [r3, #8]
}
 8005ee0:	bf00      	nop
 8005ee2:	371c      	adds	r7, #28
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eea:	4770      	bx	lr

08005eec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b087      	sub	sp, #28
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	60f8      	str	r0, [r7, #12]
 8005ef4:	60b9      	str	r1, [r7, #8]
 8005ef6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005ef8:	68bb      	ldr	r3, [r7, #8]
 8005efa:	f003 031f 	and.w	r3, r3, #31
 8005efe:	2201      	movs	r2, #1
 8005f00:	fa02 f303 	lsl.w	r3, r2, r3
 8005f04:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	6a1a      	ldr	r2, [r3, #32]
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	43db      	mvns	r3, r3
 8005f0e:	401a      	ands	r2, r3
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	6a1a      	ldr	r2, [r3, #32]
 8005f18:	68bb      	ldr	r3, [r7, #8]
 8005f1a:	f003 031f 	and.w	r3, r3, #31
 8005f1e:	6879      	ldr	r1, [r7, #4]
 8005f20:	fa01 f303 	lsl.w	r3, r1, r3
 8005f24:	431a      	orrs	r2, r3
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	621a      	str	r2, [r3, #32]
}
 8005f2a:	bf00      	nop
 8005f2c:	371c      	adds	r7, #28
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f34:	4770      	bx	lr
	...

08005f38 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f38:	b480      	push	{r7}
 8005f3a:	b085      	sub	sp, #20
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
 8005f40:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f48:	2b01      	cmp	r3, #1
 8005f4a:	d101      	bne.n	8005f50 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f4c:	2302      	movs	r3, #2
 8005f4e:	e050      	b.n	8005ff2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2201      	movs	r2, #1
 8005f54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2202      	movs	r2, #2
 8005f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	685b      	ldr	r3, [r3, #4]
 8005f66:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	689b      	ldr	r3, [r3, #8]
 8005f6e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f76:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	68fa      	ldr	r2, [r7, #12]
 8005f7e:	4313      	orrs	r3, r2
 8005f80:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	68fa      	ldr	r2, [r7, #12]
 8005f88:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	4a1c      	ldr	r2, [pc, #112]	@ (8006000 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d018      	beq.n	8005fc6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f9c:	d013      	beq.n	8005fc6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4a18      	ldr	r2, [pc, #96]	@ (8006004 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d00e      	beq.n	8005fc6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a16      	ldr	r2, [pc, #88]	@ (8006008 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d009      	beq.n	8005fc6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4a15      	ldr	r2, [pc, #84]	@ (800600c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d004      	beq.n	8005fc6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4a13      	ldr	r2, [pc, #76]	@ (8006010 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d10c      	bne.n	8005fe0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005fc6:	68bb      	ldr	r3, [r7, #8]
 8005fc8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005fcc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005fce:	683b      	ldr	r3, [r7, #0]
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	68ba      	ldr	r2, [r7, #8]
 8005fd4:	4313      	orrs	r3, r2
 8005fd6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	68ba      	ldr	r2, [r7, #8]
 8005fde:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2200      	movs	r2, #0
 8005fec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005ff0:	2300      	movs	r3, #0
}
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	3714      	adds	r7, #20
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffc:	4770      	bx	lr
 8005ffe:	bf00      	nop
 8006000:	40010000 	.word	0x40010000
 8006004:	40000400 	.word	0x40000400
 8006008:	40000800 	.word	0x40000800
 800600c:	40000c00 	.word	0x40000c00
 8006010:	40014000 	.word	0x40014000

08006014 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006014:	b480      	push	{r7}
 8006016:	b083      	sub	sp, #12
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800601c:	bf00      	nop
 800601e:	370c      	adds	r7, #12
 8006020:	46bd      	mov	sp, r7
 8006022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006026:	4770      	bx	lr

08006028 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006028:	b480      	push	{r7}
 800602a:	b083      	sub	sp, #12
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006030:	bf00      	nop
 8006032:	370c      	adds	r7, #12
 8006034:	46bd      	mov	sp, r7
 8006036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603a:	4770      	bx	lr

0800603c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b082      	sub	sp, #8
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d101      	bne.n	800604e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800604a:	2301      	movs	r3, #1
 800604c:	e042      	b.n	80060d4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006054:	b2db      	uxtb	r3, r3
 8006056:	2b00      	cmp	r3, #0
 8006058:	d106      	bne.n	8006068 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2200      	movs	r2, #0
 800605e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006062:	6878      	ldr	r0, [r7, #4]
 8006064:	f7fc fa72 	bl	800254c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2224      	movs	r2, #36	@ 0x24
 800606c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	68da      	ldr	r2, [r3, #12]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800607e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006080:	6878      	ldr	r0, [r7, #4]
 8006082:	f000 f82b 	bl	80060dc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	691a      	ldr	r2, [r3, #16]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006094:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	695a      	ldr	r2, [r3, #20]
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80060a4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	68da      	ldr	r2, [r3, #12]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80060b4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2200      	movs	r2, #0
 80060ba:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2220      	movs	r2, #32
 80060c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2220      	movs	r2, #32
 80060c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2200      	movs	r2, #0
 80060d0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80060d2:	2300      	movs	r3, #0
}
 80060d4:	4618      	mov	r0, r3
 80060d6:	3708      	adds	r7, #8
 80060d8:	46bd      	mov	sp, r7
 80060da:	bd80      	pop	{r7, pc}

080060dc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80060dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80060e0:	b0c0      	sub	sp, #256	@ 0x100
 80060e2:	af00      	add	r7, sp, #0
 80060e4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80060e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	691b      	ldr	r3, [r3, #16]
 80060f0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80060f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060f8:	68d9      	ldr	r1, [r3, #12]
 80060fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060fe:	681a      	ldr	r2, [r3, #0]
 8006100:	ea40 0301 	orr.w	r3, r0, r1
 8006104:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006106:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800610a:	689a      	ldr	r2, [r3, #8]
 800610c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006110:	691b      	ldr	r3, [r3, #16]
 8006112:	431a      	orrs	r2, r3
 8006114:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006118:	695b      	ldr	r3, [r3, #20]
 800611a:	431a      	orrs	r2, r3
 800611c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006120:	69db      	ldr	r3, [r3, #28]
 8006122:	4313      	orrs	r3, r2
 8006124:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006128:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	68db      	ldr	r3, [r3, #12]
 8006130:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006134:	f021 010c 	bic.w	r1, r1, #12
 8006138:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800613c:	681a      	ldr	r2, [r3, #0]
 800613e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006142:	430b      	orrs	r3, r1
 8006144:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006146:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	695b      	ldr	r3, [r3, #20]
 800614e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006152:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006156:	6999      	ldr	r1, [r3, #24]
 8006158:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800615c:	681a      	ldr	r2, [r3, #0]
 800615e:	ea40 0301 	orr.w	r3, r0, r1
 8006162:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006168:	681a      	ldr	r2, [r3, #0]
 800616a:	4b8f      	ldr	r3, [pc, #572]	@ (80063a8 <UART_SetConfig+0x2cc>)
 800616c:	429a      	cmp	r2, r3
 800616e:	d005      	beq.n	800617c <UART_SetConfig+0xa0>
 8006170:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006174:	681a      	ldr	r2, [r3, #0]
 8006176:	4b8d      	ldr	r3, [pc, #564]	@ (80063ac <UART_SetConfig+0x2d0>)
 8006178:	429a      	cmp	r2, r3
 800617a:	d104      	bne.n	8006186 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800617c:	f7fe fb0a 	bl	8004794 <HAL_RCC_GetPCLK2Freq>
 8006180:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006184:	e003      	b.n	800618e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006186:	f7fe faf1 	bl	800476c <HAL_RCC_GetPCLK1Freq>
 800618a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800618e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006192:	69db      	ldr	r3, [r3, #28]
 8006194:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006198:	f040 810c 	bne.w	80063b4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800619c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061a0:	2200      	movs	r2, #0
 80061a2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80061a6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80061aa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80061ae:	4622      	mov	r2, r4
 80061b0:	462b      	mov	r3, r5
 80061b2:	1891      	adds	r1, r2, r2
 80061b4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80061b6:	415b      	adcs	r3, r3
 80061b8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80061ba:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80061be:	4621      	mov	r1, r4
 80061c0:	eb12 0801 	adds.w	r8, r2, r1
 80061c4:	4629      	mov	r1, r5
 80061c6:	eb43 0901 	adc.w	r9, r3, r1
 80061ca:	f04f 0200 	mov.w	r2, #0
 80061ce:	f04f 0300 	mov.w	r3, #0
 80061d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80061d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80061da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80061de:	4690      	mov	r8, r2
 80061e0:	4699      	mov	r9, r3
 80061e2:	4623      	mov	r3, r4
 80061e4:	eb18 0303 	adds.w	r3, r8, r3
 80061e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80061ec:	462b      	mov	r3, r5
 80061ee:	eb49 0303 	adc.w	r3, r9, r3
 80061f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80061f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80061fa:	685b      	ldr	r3, [r3, #4]
 80061fc:	2200      	movs	r2, #0
 80061fe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006202:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006206:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800620a:	460b      	mov	r3, r1
 800620c:	18db      	adds	r3, r3, r3
 800620e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006210:	4613      	mov	r3, r2
 8006212:	eb42 0303 	adc.w	r3, r2, r3
 8006216:	657b      	str	r3, [r7, #84]	@ 0x54
 8006218:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800621c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006220:	f7fa fcc2 	bl	8000ba8 <__aeabi_uldivmod>
 8006224:	4602      	mov	r2, r0
 8006226:	460b      	mov	r3, r1
 8006228:	4b61      	ldr	r3, [pc, #388]	@ (80063b0 <UART_SetConfig+0x2d4>)
 800622a:	fba3 2302 	umull	r2, r3, r3, r2
 800622e:	095b      	lsrs	r3, r3, #5
 8006230:	011c      	lsls	r4, r3, #4
 8006232:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006236:	2200      	movs	r2, #0
 8006238:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800623c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006240:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006244:	4642      	mov	r2, r8
 8006246:	464b      	mov	r3, r9
 8006248:	1891      	adds	r1, r2, r2
 800624a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800624c:	415b      	adcs	r3, r3
 800624e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006250:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006254:	4641      	mov	r1, r8
 8006256:	eb12 0a01 	adds.w	sl, r2, r1
 800625a:	4649      	mov	r1, r9
 800625c:	eb43 0b01 	adc.w	fp, r3, r1
 8006260:	f04f 0200 	mov.w	r2, #0
 8006264:	f04f 0300 	mov.w	r3, #0
 8006268:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800626c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006270:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006274:	4692      	mov	sl, r2
 8006276:	469b      	mov	fp, r3
 8006278:	4643      	mov	r3, r8
 800627a:	eb1a 0303 	adds.w	r3, sl, r3
 800627e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006282:	464b      	mov	r3, r9
 8006284:	eb4b 0303 	adc.w	r3, fp, r3
 8006288:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800628c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006290:	685b      	ldr	r3, [r3, #4]
 8006292:	2200      	movs	r2, #0
 8006294:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006298:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800629c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80062a0:	460b      	mov	r3, r1
 80062a2:	18db      	adds	r3, r3, r3
 80062a4:	643b      	str	r3, [r7, #64]	@ 0x40
 80062a6:	4613      	mov	r3, r2
 80062a8:	eb42 0303 	adc.w	r3, r2, r3
 80062ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80062ae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80062b2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80062b6:	f7fa fc77 	bl	8000ba8 <__aeabi_uldivmod>
 80062ba:	4602      	mov	r2, r0
 80062bc:	460b      	mov	r3, r1
 80062be:	4611      	mov	r1, r2
 80062c0:	4b3b      	ldr	r3, [pc, #236]	@ (80063b0 <UART_SetConfig+0x2d4>)
 80062c2:	fba3 2301 	umull	r2, r3, r3, r1
 80062c6:	095b      	lsrs	r3, r3, #5
 80062c8:	2264      	movs	r2, #100	@ 0x64
 80062ca:	fb02 f303 	mul.w	r3, r2, r3
 80062ce:	1acb      	subs	r3, r1, r3
 80062d0:	00db      	lsls	r3, r3, #3
 80062d2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80062d6:	4b36      	ldr	r3, [pc, #216]	@ (80063b0 <UART_SetConfig+0x2d4>)
 80062d8:	fba3 2302 	umull	r2, r3, r3, r2
 80062dc:	095b      	lsrs	r3, r3, #5
 80062de:	005b      	lsls	r3, r3, #1
 80062e0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80062e4:	441c      	add	r4, r3
 80062e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80062ea:	2200      	movs	r2, #0
 80062ec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80062f0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80062f4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80062f8:	4642      	mov	r2, r8
 80062fa:	464b      	mov	r3, r9
 80062fc:	1891      	adds	r1, r2, r2
 80062fe:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006300:	415b      	adcs	r3, r3
 8006302:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006304:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006308:	4641      	mov	r1, r8
 800630a:	1851      	adds	r1, r2, r1
 800630c:	6339      	str	r1, [r7, #48]	@ 0x30
 800630e:	4649      	mov	r1, r9
 8006310:	414b      	adcs	r3, r1
 8006312:	637b      	str	r3, [r7, #52]	@ 0x34
 8006314:	f04f 0200 	mov.w	r2, #0
 8006318:	f04f 0300 	mov.w	r3, #0
 800631c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006320:	4659      	mov	r1, fp
 8006322:	00cb      	lsls	r3, r1, #3
 8006324:	4651      	mov	r1, sl
 8006326:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800632a:	4651      	mov	r1, sl
 800632c:	00ca      	lsls	r2, r1, #3
 800632e:	4610      	mov	r0, r2
 8006330:	4619      	mov	r1, r3
 8006332:	4603      	mov	r3, r0
 8006334:	4642      	mov	r2, r8
 8006336:	189b      	adds	r3, r3, r2
 8006338:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800633c:	464b      	mov	r3, r9
 800633e:	460a      	mov	r2, r1
 8006340:	eb42 0303 	adc.w	r3, r2, r3
 8006344:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006348:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800634c:	685b      	ldr	r3, [r3, #4]
 800634e:	2200      	movs	r2, #0
 8006350:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006354:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006358:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800635c:	460b      	mov	r3, r1
 800635e:	18db      	adds	r3, r3, r3
 8006360:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006362:	4613      	mov	r3, r2
 8006364:	eb42 0303 	adc.w	r3, r2, r3
 8006368:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800636a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800636e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006372:	f7fa fc19 	bl	8000ba8 <__aeabi_uldivmod>
 8006376:	4602      	mov	r2, r0
 8006378:	460b      	mov	r3, r1
 800637a:	4b0d      	ldr	r3, [pc, #52]	@ (80063b0 <UART_SetConfig+0x2d4>)
 800637c:	fba3 1302 	umull	r1, r3, r3, r2
 8006380:	095b      	lsrs	r3, r3, #5
 8006382:	2164      	movs	r1, #100	@ 0x64
 8006384:	fb01 f303 	mul.w	r3, r1, r3
 8006388:	1ad3      	subs	r3, r2, r3
 800638a:	00db      	lsls	r3, r3, #3
 800638c:	3332      	adds	r3, #50	@ 0x32
 800638e:	4a08      	ldr	r2, [pc, #32]	@ (80063b0 <UART_SetConfig+0x2d4>)
 8006390:	fba2 2303 	umull	r2, r3, r2, r3
 8006394:	095b      	lsrs	r3, r3, #5
 8006396:	f003 0207 	and.w	r2, r3, #7
 800639a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	4422      	add	r2, r4
 80063a2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80063a4:	e106      	b.n	80065b4 <UART_SetConfig+0x4d8>
 80063a6:	bf00      	nop
 80063a8:	40011000 	.word	0x40011000
 80063ac:	40011400 	.word	0x40011400
 80063b0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80063b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063b8:	2200      	movs	r2, #0
 80063ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80063be:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80063c2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80063c6:	4642      	mov	r2, r8
 80063c8:	464b      	mov	r3, r9
 80063ca:	1891      	adds	r1, r2, r2
 80063cc:	6239      	str	r1, [r7, #32]
 80063ce:	415b      	adcs	r3, r3
 80063d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80063d2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80063d6:	4641      	mov	r1, r8
 80063d8:	1854      	adds	r4, r2, r1
 80063da:	4649      	mov	r1, r9
 80063dc:	eb43 0501 	adc.w	r5, r3, r1
 80063e0:	f04f 0200 	mov.w	r2, #0
 80063e4:	f04f 0300 	mov.w	r3, #0
 80063e8:	00eb      	lsls	r3, r5, #3
 80063ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80063ee:	00e2      	lsls	r2, r4, #3
 80063f0:	4614      	mov	r4, r2
 80063f2:	461d      	mov	r5, r3
 80063f4:	4643      	mov	r3, r8
 80063f6:	18e3      	adds	r3, r4, r3
 80063f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80063fc:	464b      	mov	r3, r9
 80063fe:	eb45 0303 	adc.w	r3, r5, r3
 8006402:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006406:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800640a:	685b      	ldr	r3, [r3, #4]
 800640c:	2200      	movs	r2, #0
 800640e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006412:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006416:	f04f 0200 	mov.w	r2, #0
 800641a:	f04f 0300 	mov.w	r3, #0
 800641e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006422:	4629      	mov	r1, r5
 8006424:	008b      	lsls	r3, r1, #2
 8006426:	4621      	mov	r1, r4
 8006428:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800642c:	4621      	mov	r1, r4
 800642e:	008a      	lsls	r2, r1, #2
 8006430:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006434:	f7fa fbb8 	bl	8000ba8 <__aeabi_uldivmod>
 8006438:	4602      	mov	r2, r0
 800643a:	460b      	mov	r3, r1
 800643c:	4b60      	ldr	r3, [pc, #384]	@ (80065c0 <UART_SetConfig+0x4e4>)
 800643e:	fba3 2302 	umull	r2, r3, r3, r2
 8006442:	095b      	lsrs	r3, r3, #5
 8006444:	011c      	lsls	r4, r3, #4
 8006446:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800644a:	2200      	movs	r2, #0
 800644c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006450:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006454:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006458:	4642      	mov	r2, r8
 800645a:	464b      	mov	r3, r9
 800645c:	1891      	adds	r1, r2, r2
 800645e:	61b9      	str	r1, [r7, #24]
 8006460:	415b      	adcs	r3, r3
 8006462:	61fb      	str	r3, [r7, #28]
 8006464:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006468:	4641      	mov	r1, r8
 800646a:	1851      	adds	r1, r2, r1
 800646c:	6139      	str	r1, [r7, #16]
 800646e:	4649      	mov	r1, r9
 8006470:	414b      	adcs	r3, r1
 8006472:	617b      	str	r3, [r7, #20]
 8006474:	f04f 0200 	mov.w	r2, #0
 8006478:	f04f 0300 	mov.w	r3, #0
 800647c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006480:	4659      	mov	r1, fp
 8006482:	00cb      	lsls	r3, r1, #3
 8006484:	4651      	mov	r1, sl
 8006486:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800648a:	4651      	mov	r1, sl
 800648c:	00ca      	lsls	r2, r1, #3
 800648e:	4610      	mov	r0, r2
 8006490:	4619      	mov	r1, r3
 8006492:	4603      	mov	r3, r0
 8006494:	4642      	mov	r2, r8
 8006496:	189b      	adds	r3, r3, r2
 8006498:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800649c:	464b      	mov	r3, r9
 800649e:	460a      	mov	r2, r1
 80064a0:	eb42 0303 	adc.w	r3, r2, r3
 80064a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80064a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064ac:	685b      	ldr	r3, [r3, #4]
 80064ae:	2200      	movs	r2, #0
 80064b0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80064b2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80064b4:	f04f 0200 	mov.w	r2, #0
 80064b8:	f04f 0300 	mov.w	r3, #0
 80064bc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80064c0:	4649      	mov	r1, r9
 80064c2:	008b      	lsls	r3, r1, #2
 80064c4:	4641      	mov	r1, r8
 80064c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80064ca:	4641      	mov	r1, r8
 80064cc:	008a      	lsls	r2, r1, #2
 80064ce:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80064d2:	f7fa fb69 	bl	8000ba8 <__aeabi_uldivmod>
 80064d6:	4602      	mov	r2, r0
 80064d8:	460b      	mov	r3, r1
 80064da:	4611      	mov	r1, r2
 80064dc:	4b38      	ldr	r3, [pc, #224]	@ (80065c0 <UART_SetConfig+0x4e4>)
 80064de:	fba3 2301 	umull	r2, r3, r3, r1
 80064e2:	095b      	lsrs	r3, r3, #5
 80064e4:	2264      	movs	r2, #100	@ 0x64
 80064e6:	fb02 f303 	mul.w	r3, r2, r3
 80064ea:	1acb      	subs	r3, r1, r3
 80064ec:	011b      	lsls	r3, r3, #4
 80064ee:	3332      	adds	r3, #50	@ 0x32
 80064f0:	4a33      	ldr	r2, [pc, #204]	@ (80065c0 <UART_SetConfig+0x4e4>)
 80064f2:	fba2 2303 	umull	r2, r3, r2, r3
 80064f6:	095b      	lsrs	r3, r3, #5
 80064f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80064fc:	441c      	add	r4, r3
 80064fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006502:	2200      	movs	r2, #0
 8006504:	673b      	str	r3, [r7, #112]	@ 0x70
 8006506:	677a      	str	r2, [r7, #116]	@ 0x74
 8006508:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800650c:	4642      	mov	r2, r8
 800650e:	464b      	mov	r3, r9
 8006510:	1891      	adds	r1, r2, r2
 8006512:	60b9      	str	r1, [r7, #8]
 8006514:	415b      	adcs	r3, r3
 8006516:	60fb      	str	r3, [r7, #12]
 8006518:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800651c:	4641      	mov	r1, r8
 800651e:	1851      	adds	r1, r2, r1
 8006520:	6039      	str	r1, [r7, #0]
 8006522:	4649      	mov	r1, r9
 8006524:	414b      	adcs	r3, r1
 8006526:	607b      	str	r3, [r7, #4]
 8006528:	f04f 0200 	mov.w	r2, #0
 800652c:	f04f 0300 	mov.w	r3, #0
 8006530:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006534:	4659      	mov	r1, fp
 8006536:	00cb      	lsls	r3, r1, #3
 8006538:	4651      	mov	r1, sl
 800653a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800653e:	4651      	mov	r1, sl
 8006540:	00ca      	lsls	r2, r1, #3
 8006542:	4610      	mov	r0, r2
 8006544:	4619      	mov	r1, r3
 8006546:	4603      	mov	r3, r0
 8006548:	4642      	mov	r2, r8
 800654a:	189b      	adds	r3, r3, r2
 800654c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800654e:	464b      	mov	r3, r9
 8006550:	460a      	mov	r2, r1
 8006552:	eb42 0303 	adc.w	r3, r2, r3
 8006556:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006558:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	2200      	movs	r2, #0
 8006560:	663b      	str	r3, [r7, #96]	@ 0x60
 8006562:	667a      	str	r2, [r7, #100]	@ 0x64
 8006564:	f04f 0200 	mov.w	r2, #0
 8006568:	f04f 0300 	mov.w	r3, #0
 800656c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006570:	4649      	mov	r1, r9
 8006572:	008b      	lsls	r3, r1, #2
 8006574:	4641      	mov	r1, r8
 8006576:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800657a:	4641      	mov	r1, r8
 800657c:	008a      	lsls	r2, r1, #2
 800657e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006582:	f7fa fb11 	bl	8000ba8 <__aeabi_uldivmod>
 8006586:	4602      	mov	r2, r0
 8006588:	460b      	mov	r3, r1
 800658a:	4b0d      	ldr	r3, [pc, #52]	@ (80065c0 <UART_SetConfig+0x4e4>)
 800658c:	fba3 1302 	umull	r1, r3, r3, r2
 8006590:	095b      	lsrs	r3, r3, #5
 8006592:	2164      	movs	r1, #100	@ 0x64
 8006594:	fb01 f303 	mul.w	r3, r1, r3
 8006598:	1ad3      	subs	r3, r2, r3
 800659a:	011b      	lsls	r3, r3, #4
 800659c:	3332      	adds	r3, #50	@ 0x32
 800659e:	4a08      	ldr	r2, [pc, #32]	@ (80065c0 <UART_SetConfig+0x4e4>)
 80065a0:	fba2 2303 	umull	r2, r3, r2, r3
 80065a4:	095b      	lsrs	r3, r3, #5
 80065a6:	f003 020f 	and.w	r2, r3, #15
 80065aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	4422      	add	r2, r4
 80065b2:	609a      	str	r2, [r3, #8]
}
 80065b4:	bf00      	nop
 80065b6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80065ba:	46bd      	mov	sp, r7
 80065bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80065c0:	51eb851f 	.word	0x51eb851f

080065c4 <exit>:
 80065c4:	b508      	push	{r3, lr}
 80065c6:	4b06      	ldr	r3, [pc, #24]	@ (80065e0 <exit+0x1c>)
 80065c8:	4604      	mov	r4, r0
 80065ca:	b113      	cbz	r3, 80065d2 <exit+0xe>
 80065cc:	2100      	movs	r1, #0
 80065ce:	f3af 8000 	nop.w
 80065d2:	4b04      	ldr	r3, [pc, #16]	@ (80065e4 <exit+0x20>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	b103      	cbz	r3, 80065da <exit+0x16>
 80065d8:	4798      	blx	r3
 80065da:	4620      	mov	r0, r4
 80065dc:	f7fc f852 	bl	8002684 <_exit>
 80065e0:	00000000 	.word	0x00000000
 80065e4:	200004f8 	.word	0x200004f8

080065e8 <std>:
 80065e8:	2300      	movs	r3, #0
 80065ea:	b510      	push	{r4, lr}
 80065ec:	4604      	mov	r4, r0
 80065ee:	e9c0 3300 	strd	r3, r3, [r0]
 80065f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80065f6:	6083      	str	r3, [r0, #8]
 80065f8:	8181      	strh	r1, [r0, #12]
 80065fa:	6643      	str	r3, [r0, #100]	@ 0x64
 80065fc:	81c2      	strh	r2, [r0, #14]
 80065fe:	6183      	str	r3, [r0, #24]
 8006600:	4619      	mov	r1, r3
 8006602:	2208      	movs	r2, #8
 8006604:	305c      	adds	r0, #92	@ 0x5c
 8006606:	f000 f9f9 	bl	80069fc <memset>
 800660a:	4b0d      	ldr	r3, [pc, #52]	@ (8006640 <std+0x58>)
 800660c:	6263      	str	r3, [r4, #36]	@ 0x24
 800660e:	4b0d      	ldr	r3, [pc, #52]	@ (8006644 <std+0x5c>)
 8006610:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006612:	4b0d      	ldr	r3, [pc, #52]	@ (8006648 <std+0x60>)
 8006614:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006616:	4b0d      	ldr	r3, [pc, #52]	@ (800664c <std+0x64>)
 8006618:	6323      	str	r3, [r4, #48]	@ 0x30
 800661a:	4b0d      	ldr	r3, [pc, #52]	@ (8006650 <std+0x68>)
 800661c:	6224      	str	r4, [r4, #32]
 800661e:	429c      	cmp	r4, r3
 8006620:	d006      	beq.n	8006630 <std+0x48>
 8006622:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006626:	4294      	cmp	r4, r2
 8006628:	d002      	beq.n	8006630 <std+0x48>
 800662a:	33d0      	adds	r3, #208	@ 0xd0
 800662c:	429c      	cmp	r4, r3
 800662e:	d105      	bne.n	800663c <std+0x54>
 8006630:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006634:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006638:	f000 ba58 	b.w	8006aec <__retarget_lock_init_recursive>
 800663c:	bd10      	pop	{r4, pc}
 800663e:	bf00      	nop
 8006640:	0800684d 	.word	0x0800684d
 8006644:	0800686f 	.word	0x0800686f
 8006648:	080068a7 	.word	0x080068a7
 800664c:	080068cb 	.word	0x080068cb
 8006650:	200003c0 	.word	0x200003c0

08006654 <stdio_exit_handler>:
 8006654:	4a02      	ldr	r2, [pc, #8]	@ (8006660 <stdio_exit_handler+0xc>)
 8006656:	4903      	ldr	r1, [pc, #12]	@ (8006664 <stdio_exit_handler+0x10>)
 8006658:	4803      	ldr	r0, [pc, #12]	@ (8006668 <stdio_exit_handler+0x14>)
 800665a:	f000 b869 	b.w	8006730 <_fwalk_sglue>
 800665e:	bf00      	nop
 8006660:	2000004c 	.word	0x2000004c
 8006664:	0800738d 	.word	0x0800738d
 8006668:	2000005c 	.word	0x2000005c

0800666c <cleanup_stdio>:
 800666c:	6841      	ldr	r1, [r0, #4]
 800666e:	4b0c      	ldr	r3, [pc, #48]	@ (80066a0 <cleanup_stdio+0x34>)
 8006670:	4299      	cmp	r1, r3
 8006672:	b510      	push	{r4, lr}
 8006674:	4604      	mov	r4, r0
 8006676:	d001      	beq.n	800667c <cleanup_stdio+0x10>
 8006678:	f000 fe88 	bl	800738c <_fflush_r>
 800667c:	68a1      	ldr	r1, [r4, #8]
 800667e:	4b09      	ldr	r3, [pc, #36]	@ (80066a4 <cleanup_stdio+0x38>)
 8006680:	4299      	cmp	r1, r3
 8006682:	d002      	beq.n	800668a <cleanup_stdio+0x1e>
 8006684:	4620      	mov	r0, r4
 8006686:	f000 fe81 	bl	800738c <_fflush_r>
 800668a:	68e1      	ldr	r1, [r4, #12]
 800668c:	4b06      	ldr	r3, [pc, #24]	@ (80066a8 <cleanup_stdio+0x3c>)
 800668e:	4299      	cmp	r1, r3
 8006690:	d004      	beq.n	800669c <cleanup_stdio+0x30>
 8006692:	4620      	mov	r0, r4
 8006694:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006698:	f000 be78 	b.w	800738c <_fflush_r>
 800669c:	bd10      	pop	{r4, pc}
 800669e:	bf00      	nop
 80066a0:	200003c0 	.word	0x200003c0
 80066a4:	20000428 	.word	0x20000428
 80066a8:	20000490 	.word	0x20000490

080066ac <global_stdio_init.part.0>:
 80066ac:	b510      	push	{r4, lr}
 80066ae:	4b0b      	ldr	r3, [pc, #44]	@ (80066dc <global_stdio_init.part.0+0x30>)
 80066b0:	4c0b      	ldr	r4, [pc, #44]	@ (80066e0 <global_stdio_init.part.0+0x34>)
 80066b2:	4a0c      	ldr	r2, [pc, #48]	@ (80066e4 <global_stdio_init.part.0+0x38>)
 80066b4:	601a      	str	r2, [r3, #0]
 80066b6:	4620      	mov	r0, r4
 80066b8:	2200      	movs	r2, #0
 80066ba:	2104      	movs	r1, #4
 80066bc:	f7ff ff94 	bl	80065e8 <std>
 80066c0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80066c4:	2201      	movs	r2, #1
 80066c6:	2109      	movs	r1, #9
 80066c8:	f7ff ff8e 	bl	80065e8 <std>
 80066cc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80066d0:	2202      	movs	r2, #2
 80066d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80066d6:	2112      	movs	r1, #18
 80066d8:	f7ff bf86 	b.w	80065e8 <std>
 80066dc:	200004f8 	.word	0x200004f8
 80066e0:	200003c0 	.word	0x200003c0
 80066e4:	08006655 	.word	0x08006655

080066e8 <__sfp_lock_acquire>:
 80066e8:	4801      	ldr	r0, [pc, #4]	@ (80066f0 <__sfp_lock_acquire+0x8>)
 80066ea:	f000 ba00 	b.w	8006aee <__retarget_lock_acquire_recursive>
 80066ee:	bf00      	nop
 80066f0:	20000501 	.word	0x20000501

080066f4 <__sfp_lock_release>:
 80066f4:	4801      	ldr	r0, [pc, #4]	@ (80066fc <__sfp_lock_release+0x8>)
 80066f6:	f000 b9fb 	b.w	8006af0 <__retarget_lock_release_recursive>
 80066fa:	bf00      	nop
 80066fc:	20000501 	.word	0x20000501

08006700 <__sinit>:
 8006700:	b510      	push	{r4, lr}
 8006702:	4604      	mov	r4, r0
 8006704:	f7ff fff0 	bl	80066e8 <__sfp_lock_acquire>
 8006708:	6a23      	ldr	r3, [r4, #32]
 800670a:	b11b      	cbz	r3, 8006714 <__sinit+0x14>
 800670c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006710:	f7ff bff0 	b.w	80066f4 <__sfp_lock_release>
 8006714:	4b04      	ldr	r3, [pc, #16]	@ (8006728 <__sinit+0x28>)
 8006716:	6223      	str	r3, [r4, #32]
 8006718:	4b04      	ldr	r3, [pc, #16]	@ (800672c <__sinit+0x2c>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d1f5      	bne.n	800670c <__sinit+0xc>
 8006720:	f7ff ffc4 	bl	80066ac <global_stdio_init.part.0>
 8006724:	e7f2      	b.n	800670c <__sinit+0xc>
 8006726:	bf00      	nop
 8006728:	0800666d 	.word	0x0800666d
 800672c:	200004f8 	.word	0x200004f8

08006730 <_fwalk_sglue>:
 8006730:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006734:	4607      	mov	r7, r0
 8006736:	4688      	mov	r8, r1
 8006738:	4614      	mov	r4, r2
 800673a:	2600      	movs	r6, #0
 800673c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006740:	f1b9 0901 	subs.w	r9, r9, #1
 8006744:	d505      	bpl.n	8006752 <_fwalk_sglue+0x22>
 8006746:	6824      	ldr	r4, [r4, #0]
 8006748:	2c00      	cmp	r4, #0
 800674a:	d1f7      	bne.n	800673c <_fwalk_sglue+0xc>
 800674c:	4630      	mov	r0, r6
 800674e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006752:	89ab      	ldrh	r3, [r5, #12]
 8006754:	2b01      	cmp	r3, #1
 8006756:	d907      	bls.n	8006768 <_fwalk_sglue+0x38>
 8006758:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800675c:	3301      	adds	r3, #1
 800675e:	d003      	beq.n	8006768 <_fwalk_sglue+0x38>
 8006760:	4629      	mov	r1, r5
 8006762:	4638      	mov	r0, r7
 8006764:	47c0      	blx	r8
 8006766:	4306      	orrs	r6, r0
 8006768:	3568      	adds	r5, #104	@ 0x68
 800676a:	e7e9      	b.n	8006740 <_fwalk_sglue+0x10>

0800676c <iprintf>:
 800676c:	b40f      	push	{r0, r1, r2, r3}
 800676e:	b507      	push	{r0, r1, r2, lr}
 8006770:	4906      	ldr	r1, [pc, #24]	@ (800678c <iprintf+0x20>)
 8006772:	ab04      	add	r3, sp, #16
 8006774:	6808      	ldr	r0, [r1, #0]
 8006776:	f853 2b04 	ldr.w	r2, [r3], #4
 800677a:	6881      	ldr	r1, [r0, #8]
 800677c:	9301      	str	r3, [sp, #4]
 800677e:	f000 fadb 	bl	8006d38 <_vfiprintf_r>
 8006782:	b003      	add	sp, #12
 8006784:	f85d eb04 	ldr.w	lr, [sp], #4
 8006788:	b004      	add	sp, #16
 800678a:	4770      	bx	lr
 800678c:	20000058 	.word	0x20000058

08006790 <_puts_r>:
 8006790:	6a03      	ldr	r3, [r0, #32]
 8006792:	b570      	push	{r4, r5, r6, lr}
 8006794:	6884      	ldr	r4, [r0, #8]
 8006796:	4605      	mov	r5, r0
 8006798:	460e      	mov	r6, r1
 800679a:	b90b      	cbnz	r3, 80067a0 <_puts_r+0x10>
 800679c:	f7ff ffb0 	bl	8006700 <__sinit>
 80067a0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80067a2:	07db      	lsls	r3, r3, #31
 80067a4:	d405      	bmi.n	80067b2 <_puts_r+0x22>
 80067a6:	89a3      	ldrh	r3, [r4, #12]
 80067a8:	0598      	lsls	r0, r3, #22
 80067aa:	d402      	bmi.n	80067b2 <_puts_r+0x22>
 80067ac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80067ae:	f000 f99e 	bl	8006aee <__retarget_lock_acquire_recursive>
 80067b2:	89a3      	ldrh	r3, [r4, #12]
 80067b4:	0719      	lsls	r1, r3, #28
 80067b6:	d502      	bpl.n	80067be <_puts_r+0x2e>
 80067b8:	6923      	ldr	r3, [r4, #16]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d135      	bne.n	800682a <_puts_r+0x9a>
 80067be:	4621      	mov	r1, r4
 80067c0:	4628      	mov	r0, r5
 80067c2:	f000 f8c5 	bl	8006950 <__swsetup_r>
 80067c6:	b380      	cbz	r0, 800682a <_puts_r+0x9a>
 80067c8:	f04f 35ff 	mov.w	r5, #4294967295
 80067cc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80067ce:	07da      	lsls	r2, r3, #31
 80067d0:	d405      	bmi.n	80067de <_puts_r+0x4e>
 80067d2:	89a3      	ldrh	r3, [r4, #12]
 80067d4:	059b      	lsls	r3, r3, #22
 80067d6:	d402      	bmi.n	80067de <_puts_r+0x4e>
 80067d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80067da:	f000 f989 	bl	8006af0 <__retarget_lock_release_recursive>
 80067de:	4628      	mov	r0, r5
 80067e0:	bd70      	pop	{r4, r5, r6, pc}
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	da04      	bge.n	80067f0 <_puts_r+0x60>
 80067e6:	69a2      	ldr	r2, [r4, #24]
 80067e8:	429a      	cmp	r2, r3
 80067ea:	dc17      	bgt.n	800681c <_puts_r+0x8c>
 80067ec:	290a      	cmp	r1, #10
 80067ee:	d015      	beq.n	800681c <_puts_r+0x8c>
 80067f0:	6823      	ldr	r3, [r4, #0]
 80067f2:	1c5a      	adds	r2, r3, #1
 80067f4:	6022      	str	r2, [r4, #0]
 80067f6:	7019      	strb	r1, [r3, #0]
 80067f8:	68a3      	ldr	r3, [r4, #8]
 80067fa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80067fe:	3b01      	subs	r3, #1
 8006800:	60a3      	str	r3, [r4, #8]
 8006802:	2900      	cmp	r1, #0
 8006804:	d1ed      	bne.n	80067e2 <_puts_r+0x52>
 8006806:	2b00      	cmp	r3, #0
 8006808:	da11      	bge.n	800682e <_puts_r+0x9e>
 800680a:	4622      	mov	r2, r4
 800680c:	210a      	movs	r1, #10
 800680e:	4628      	mov	r0, r5
 8006810:	f000 f85f 	bl	80068d2 <__swbuf_r>
 8006814:	3001      	adds	r0, #1
 8006816:	d0d7      	beq.n	80067c8 <_puts_r+0x38>
 8006818:	250a      	movs	r5, #10
 800681a:	e7d7      	b.n	80067cc <_puts_r+0x3c>
 800681c:	4622      	mov	r2, r4
 800681e:	4628      	mov	r0, r5
 8006820:	f000 f857 	bl	80068d2 <__swbuf_r>
 8006824:	3001      	adds	r0, #1
 8006826:	d1e7      	bne.n	80067f8 <_puts_r+0x68>
 8006828:	e7ce      	b.n	80067c8 <_puts_r+0x38>
 800682a:	3e01      	subs	r6, #1
 800682c:	e7e4      	b.n	80067f8 <_puts_r+0x68>
 800682e:	6823      	ldr	r3, [r4, #0]
 8006830:	1c5a      	adds	r2, r3, #1
 8006832:	6022      	str	r2, [r4, #0]
 8006834:	220a      	movs	r2, #10
 8006836:	701a      	strb	r2, [r3, #0]
 8006838:	e7ee      	b.n	8006818 <_puts_r+0x88>
	...

0800683c <puts>:
 800683c:	4b02      	ldr	r3, [pc, #8]	@ (8006848 <puts+0xc>)
 800683e:	4601      	mov	r1, r0
 8006840:	6818      	ldr	r0, [r3, #0]
 8006842:	f7ff bfa5 	b.w	8006790 <_puts_r>
 8006846:	bf00      	nop
 8006848:	20000058 	.word	0x20000058

0800684c <__sread>:
 800684c:	b510      	push	{r4, lr}
 800684e:	460c      	mov	r4, r1
 8006850:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006854:	f000 f8fc 	bl	8006a50 <_read_r>
 8006858:	2800      	cmp	r0, #0
 800685a:	bfab      	itete	ge
 800685c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800685e:	89a3      	ldrhlt	r3, [r4, #12]
 8006860:	181b      	addge	r3, r3, r0
 8006862:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006866:	bfac      	ite	ge
 8006868:	6563      	strge	r3, [r4, #84]	@ 0x54
 800686a:	81a3      	strhlt	r3, [r4, #12]
 800686c:	bd10      	pop	{r4, pc}

0800686e <__swrite>:
 800686e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006872:	461f      	mov	r7, r3
 8006874:	898b      	ldrh	r3, [r1, #12]
 8006876:	05db      	lsls	r3, r3, #23
 8006878:	4605      	mov	r5, r0
 800687a:	460c      	mov	r4, r1
 800687c:	4616      	mov	r6, r2
 800687e:	d505      	bpl.n	800688c <__swrite+0x1e>
 8006880:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006884:	2302      	movs	r3, #2
 8006886:	2200      	movs	r2, #0
 8006888:	f000 f8d0 	bl	8006a2c <_lseek_r>
 800688c:	89a3      	ldrh	r3, [r4, #12]
 800688e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006892:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006896:	81a3      	strh	r3, [r4, #12]
 8006898:	4632      	mov	r2, r6
 800689a:	463b      	mov	r3, r7
 800689c:	4628      	mov	r0, r5
 800689e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80068a2:	f000 b8e7 	b.w	8006a74 <_write_r>

080068a6 <__sseek>:
 80068a6:	b510      	push	{r4, lr}
 80068a8:	460c      	mov	r4, r1
 80068aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068ae:	f000 f8bd 	bl	8006a2c <_lseek_r>
 80068b2:	1c43      	adds	r3, r0, #1
 80068b4:	89a3      	ldrh	r3, [r4, #12]
 80068b6:	bf15      	itete	ne
 80068b8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80068ba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80068be:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80068c2:	81a3      	strheq	r3, [r4, #12]
 80068c4:	bf18      	it	ne
 80068c6:	81a3      	strhne	r3, [r4, #12]
 80068c8:	bd10      	pop	{r4, pc}

080068ca <__sclose>:
 80068ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068ce:	f000 b89d 	b.w	8006a0c <_close_r>

080068d2 <__swbuf_r>:
 80068d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068d4:	460e      	mov	r6, r1
 80068d6:	4614      	mov	r4, r2
 80068d8:	4605      	mov	r5, r0
 80068da:	b118      	cbz	r0, 80068e4 <__swbuf_r+0x12>
 80068dc:	6a03      	ldr	r3, [r0, #32]
 80068de:	b90b      	cbnz	r3, 80068e4 <__swbuf_r+0x12>
 80068e0:	f7ff ff0e 	bl	8006700 <__sinit>
 80068e4:	69a3      	ldr	r3, [r4, #24]
 80068e6:	60a3      	str	r3, [r4, #8]
 80068e8:	89a3      	ldrh	r3, [r4, #12]
 80068ea:	071a      	lsls	r2, r3, #28
 80068ec:	d501      	bpl.n	80068f2 <__swbuf_r+0x20>
 80068ee:	6923      	ldr	r3, [r4, #16]
 80068f0:	b943      	cbnz	r3, 8006904 <__swbuf_r+0x32>
 80068f2:	4621      	mov	r1, r4
 80068f4:	4628      	mov	r0, r5
 80068f6:	f000 f82b 	bl	8006950 <__swsetup_r>
 80068fa:	b118      	cbz	r0, 8006904 <__swbuf_r+0x32>
 80068fc:	f04f 37ff 	mov.w	r7, #4294967295
 8006900:	4638      	mov	r0, r7
 8006902:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006904:	6823      	ldr	r3, [r4, #0]
 8006906:	6922      	ldr	r2, [r4, #16]
 8006908:	1a98      	subs	r0, r3, r2
 800690a:	6963      	ldr	r3, [r4, #20]
 800690c:	b2f6      	uxtb	r6, r6
 800690e:	4283      	cmp	r3, r0
 8006910:	4637      	mov	r7, r6
 8006912:	dc05      	bgt.n	8006920 <__swbuf_r+0x4e>
 8006914:	4621      	mov	r1, r4
 8006916:	4628      	mov	r0, r5
 8006918:	f000 fd38 	bl	800738c <_fflush_r>
 800691c:	2800      	cmp	r0, #0
 800691e:	d1ed      	bne.n	80068fc <__swbuf_r+0x2a>
 8006920:	68a3      	ldr	r3, [r4, #8]
 8006922:	3b01      	subs	r3, #1
 8006924:	60a3      	str	r3, [r4, #8]
 8006926:	6823      	ldr	r3, [r4, #0]
 8006928:	1c5a      	adds	r2, r3, #1
 800692a:	6022      	str	r2, [r4, #0]
 800692c:	701e      	strb	r6, [r3, #0]
 800692e:	6962      	ldr	r2, [r4, #20]
 8006930:	1c43      	adds	r3, r0, #1
 8006932:	429a      	cmp	r2, r3
 8006934:	d004      	beq.n	8006940 <__swbuf_r+0x6e>
 8006936:	89a3      	ldrh	r3, [r4, #12]
 8006938:	07db      	lsls	r3, r3, #31
 800693a:	d5e1      	bpl.n	8006900 <__swbuf_r+0x2e>
 800693c:	2e0a      	cmp	r6, #10
 800693e:	d1df      	bne.n	8006900 <__swbuf_r+0x2e>
 8006940:	4621      	mov	r1, r4
 8006942:	4628      	mov	r0, r5
 8006944:	f000 fd22 	bl	800738c <_fflush_r>
 8006948:	2800      	cmp	r0, #0
 800694a:	d0d9      	beq.n	8006900 <__swbuf_r+0x2e>
 800694c:	e7d6      	b.n	80068fc <__swbuf_r+0x2a>
	...

08006950 <__swsetup_r>:
 8006950:	b538      	push	{r3, r4, r5, lr}
 8006952:	4b29      	ldr	r3, [pc, #164]	@ (80069f8 <__swsetup_r+0xa8>)
 8006954:	4605      	mov	r5, r0
 8006956:	6818      	ldr	r0, [r3, #0]
 8006958:	460c      	mov	r4, r1
 800695a:	b118      	cbz	r0, 8006964 <__swsetup_r+0x14>
 800695c:	6a03      	ldr	r3, [r0, #32]
 800695e:	b90b      	cbnz	r3, 8006964 <__swsetup_r+0x14>
 8006960:	f7ff fece 	bl	8006700 <__sinit>
 8006964:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006968:	0719      	lsls	r1, r3, #28
 800696a:	d422      	bmi.n	80069b2 <__swsetup_r+0x62>
 800696c:	06da      	lsls	r2, r3, #27
 800696e:	d407      	bmi.n	8006980 <__swsetup_r+0x30>
 8006970:	2209      	movs	r2, #9
 8006972:	602a      	str	r2, [r5, #0]
 8006974:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006978:	81a3      	strh	r3, [r4, #12]
 800697a:	f04f 30ff 	mov.w	r0, #4294967295
 800697e:	e033      	b.n	80069e8 <__swsetup_r+0x98>
 8006980:	0758      	lsls	r0, r3, #29
 8006982:	d512      	bpl.n	80069aa <__swsetup_r+0x5a>
 8006984:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006986:	b141      	cbz	r1, 800699a <__swsetup_r+0x4a>
 8006988:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800698c:	4299      	cmp	r1, r3
 800698e:	d002      	beq.n	8006996 <__swsetup_r+0x46>
 8006990:	4628      	mov	r0, r5
 8006992:	f000 f8af 	bl	8006af4 <_free_r>
 8006996:	2300      	movs	r3, #0
 8006998:	6363      	str	r3, [r4, #52]	@ 0x34
 800699a:	89a3      	ldrh	r3, [r4, #12]
 800699c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80069a0:	81a3      	strh	r3, [r4, #12]
 80069a2:	2300      	movs	r3, #0
 80069a4:	6063      	str	r3, [r4, #4]
 80069a6:	6923      	ldr	r3, [r4, #16]
 80069a8:	6023      	str	r3, [r4, #0]
 80069aa:	89a3      	ldrh	r3, [r4, #12]
 80069ac:	f043 0308 	orr.w	r3, r3, #8
 80069b0:	81a3      	strh	r3, [r4, #12]
 80069b2:	6923      	ldr	r3, [r4, #16]
 80069b4:	b94b      	cbnz	r3, 80069ca <__swsetup_r+0x7a>
 80069b6:	89a3      	ldrh	r3, [r4, #12]
 80069b8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80069bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069c0:	d003      	beq.n	80069ca <__swsetup_r+0x7a>
 80069c2:	4621      	mov	r1, r4
 80069c4:	4628      	mov	r0, r5
 80069c6:	f000 fd2f 	bl	8007428 <__smakebuf_r>
 80069ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80069ce:	f013 0201 	ands.w	r2, r3, #1
 80069d2:	d00a      	beq.n	80069ea <__swsetup_r+0x9a>
 80069d4:	2200      	movs	r2, #0
 80069d6:	60a2      	str	r2, [r4, #8]
 80069d8:	6962      	ldr	r2, [r4, #20]
 80069da:	4252      	negs	r2, r2
 80069dc:	61a2      	str	r2, [r4, #24]
 80069de:	6922      	ldr	r2, [r4, #16]
 80069e0:	b942      	cbnz	r2, 80069f4 <__swsetup_r+0xa4>
 80069e2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80069e6:	d1c5      	bne.n	8006974 <__swsetup_r+0x24>
 80069e8:	bd38      	pop	{r3, r4, r5, pc}
 80069ea:	0799      	lsls	r1, r3, #30
 80069ec:	bf58      	it	pl
 80069ee:	6962      	ldrpl	r2, [r4, #20]
 80069f0:	60a2      	str	r2, [r4, #8]
 80069f2:	e7f4      	b.n	80069de <__swsetup_r+0x8e>
 80069f4:	2000      	movs	r0, #0
 80069f6:	e7f7      	b.n	80069e8 <__swsetup_r+0x98>
 80069f8:	20000058 	.word	0x20000058

080069fc <memset>:
 80069fc:	4402      	add	r2, r0
 80069fe:	4603      	mov	r3, r0
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d100      	bne.n	8006a06 <memset+0xa>
 8006a04:	4770      	bx	lr
 8006a06:	f803 1b01 	strb.w	r1, [r3], #1
 8006a0a:	e7f9      	b.n	8006a00 <memset+0x4>

08006a0c <_close_r>:
 8006a0c:	b538      	push	{r3, r4, r5, lr}
 8006a0e:	4d06      	ldr	r5, [pc, #24]	@ (8006a28 <_close_r+0x1c>)
 8006a10:	2300      	movs	r3, #0
 8006a12:	4604      	mov	r4, r0
 8006a14:	4608      	mov	r0, r1
 8006a16:	602b      	str	r3, [r5, #0]
 8006a18:	f7fb fe78 	bl	800270c <_close>
 8006a1c:	1c43      	adds	r3, r0, #1
 8006a1e:	d102      	bne.n	8006a26 <_close_r+0x1a>
 8006a20:	682b      	ldr	r3, [r5, #0]
 8006a22:	b103      	cbz	r3, 8006a26 <_close_r+0x1a>
 8006a24:	6023      	str	r3, [r4, #0]
 8006a26:	bd38      	pop	{r3, r4, r5, pc}
 8006a28:	200004fc 	.word	0x200004fc

08006a2c <_lseek_r>:
 8006a2c:	b538      	push	{r3, r4, r5, lr}
 8006a2e:	4d07      	ldr	r5, [pc, #28]	@ (8006a4c <_lseek_r+0x20>)
 8006a30:	4604      	mov	r4, r0
 8006a32:	4608      	mov	r0, r1
 8006a34:	4611      	mov	r1, r2
 8006a36:	2200      	movs	r2, #0
 8006a38:	602a      	str	r2, [r5, #0]
 8006a3a:	461a      	mov	r2, r3
 8006a3c:	f7fb fe8d 	bl	800275a <_lseek>
 8006a40:	1c43      	adds	r3, r0, #1
 8006a42:	d102      	bne.n	8006a4a <_lseek_r+0x1e>
 8006a44:	682b      	ldr	r3, [r5, #0]
 8006a46:	b103      	cbz	r3, 8006a4a <_lseek_r+0x1e>
 8006a48:	6023      	str	r3, [r4, #0]
 8006a4a:	bd38      	pop	{r3, r4, r5, pc}
 8006a4c:	200004fc 	.word	0x200004fc

08006a50 <_read_r>:
 8006a50:	b538      	push	{r3, r4, r5, lr}
 8006a52:	4d07      	ldr	r5, [pc, #28]	@ (8006a70 <_read_r+0x20>)
 8006a54:	4604      	mov	r4, r0
 8006a56:	4608      	mov	r0, r1
 8006a58:	4611      	mov	r1, r2
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	602a      	str	r2, [r5, #0]
 8006a5e:	461a      	mov	r2, r3
 8006a60:	f7fb fe1b 	bl	800269a <_read>
 8006a64:	1c43      	adds	r3, r0, #1
 8006a66:	d102      	bne.n	8006a6e <_read_r+0x1e>
 8006a68:	682b      	ldr	r3, [r5, #0]
 8006a6a:	b103      	cbz	r3, 8006a6e <_read_r+0x1e>
 8006a6c:	6023      	str	r3, [r4, #0]
 8006a6e:	bd38      	pop	{r3, r4, r5, pc}
 8006a70:	200004fc 	.word	0x200004fc

08006a74 <_write_r>:
 8006a74:	b538      	push	{r3, r4, r5, lr}
 8006a76:	4d07      	ldr	r5, [pc, #28]	@ (8006a94 <_write_r+0x20>)
 8006a78:	4604      	mov	r4, r0
 8006a7a:	4608      	mov	r0, r1
 8006a7c:	4611      	mov	r1, r2
 8006a7e:	2200      	movs	r2, #0
 8006a80:	602a      	str	r2, [r5, #0]
 8006a82:	461a      	mov	r2, r3
 8006a84:	f7fb fe26 	bl	80026d4 <_write>
 8006a88:	1c43      	adds	r3, r0, #1
 8006a8a:	d102      	bne.n	8006a92 <_write_r+0x1e>
 8006a8c:	682b      	ldr	r3, [r5, #0]
 8006a8e:	b103      	cbz	r3, 8006a92 <_write_r+0x1e>
 8006a90:	6023      	str	r3, [r4, #0]
 8006a92:	bd38      	pop	{r3, r4, r5, pc}
 8006a94:	200004fc 	.word	0x200004fc

08006a98 <__errno>:
 8006a98:	4b01      	ldr	r3, [pc, #4]	@ (8006aa0 <__errno+0x8>)
 8006a9a:	6818      	ldr	r0, [r3, #0]
 8006a9c:	4770      	bx	lr
 8006a9e:	bf00      	nop
 8006aa0:	20000058 	.word	0x20000058

08006aa4 <__libc_init_array>:
 8006aa4:	b570      	push	{r4, r5, r6, lr}
 8006aa6:	4d0d      	ldr	r5, [pc, #52]	@ (8006adc <__libc_init_array+0x38>)
 8006aa8:	4c0d      	ldr	r4, [pc, #52]	@ (8006ae0 <__libc_init_array+0x3c>)
 8006aaa:	1b64      	subs	r4, r4, r5
 8006aac:	10a4      	asrs	r4, r4, #2
 8006aae:	2600      	movs	r6, #0
 8006ab0:	42a6      	cmp	r6, r4
 8006ab2:	d109      	bne.n	8006ac8 <__libc_init_array+0x24>
 8006ab4:	4d0b      	ldr	r5, [pc, #44]	@ (8006ae4 <__libc_init_array+0x40>)
 8006ab6:	4c0c      	ldr	r4, [pc, #48]	@ (8006ae8 <__libc_init_array+0x44>)
 8006ab8:	f001 fcae 	bl	8008418 <_init>
 8006abc:	1b64      	subs	r4, r4, r5
 8006abe:	10a4      	asrs	r4, r4, #2
 8006ac0:	2600      	movs	r6, #0
 8006ac2:	42a6      	cmp	r6, r4
 8006ac4:	d105      	bne.n	8006ad2 <__libc_init_array+0x2e>
 8006ac6:	bd70      	pop	{r4, r5, r6, pc}
 8006ac8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006acc:	4798      	blx	r3
 8006ace:	3601      	adds	r6, #1
 8006ad0:	e7ee      	b.n	8006ab0 <__libc_init_array+0xc>
 8006ad2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ad6:	4798      	blx	r3
 8006ad8:	3601      	adds	r6, #1
 8006ada:	e7f2      	b.n	8006ac2 <__libc_init_array+0x1e>
 8006adc:	080086f0 	.word	0x080086f0
 8006ae0:	080086f0 	.word	0x080086f0
 8006ae4:	080086f0 	.word	0x080086f0
 8006ae8:	080086f4 	.word	0x080086f4

08006aec <__retarget_lock_init_recursive>:
 8006aec:	4770      	bx	lr

08006aee <__retarget_lock_acquire_recursive>:
 8006aee:	4770      	bx	lr

08006af0 <__retarget_lock_release_recursive>:
 8006af0:	4770      	bx	lr
	...

08006af4 <_free_r>:
 8006af4:	b538      	push	{r3, r4, r5, lr}
 8006af6:	4605      	mov	r5, r0
 8006af8:	2900      	cmp	r1, #0
 8006afa:	d041      	beq.n	8006b80 <_free_r+0x8c>
 8006afc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b00:	1f0c      	subs	r4, r1, #4
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	bfb8      	it	lt
 8006b06:	18e4      	addlt	r4, r4, r3
 8006b08:	f000 f8e0 	bl	8006ccc <__malloc_lock>
 8006b0c:	4a1d      	ldr	r2, [pc, #116]	@ (8006b84 <_free_r+0x90>)
 8006b0e:	6813      	ldr	r3, [r2, #0]
 8006b10:	b933      	cbnz	r3, 8006b20 <_free_r+0x2c>
 8006b12:	6063      	str	r3, [r4, #4]
 8006b14:	6014      	str	r4, [r2, #0]
 8006b16:	4628      	mov	r0, r5
 8006b18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006b1c:	f000 b8dc 	b.w	8006cd8 <__malloc_unlock>
 8006b20:	42a3      	cmp	r3, r4
 8006b22:	d908      	bls.n	8006b36 <_free_r+0x42>
 8006b24:	6820      	ldr	r0, [r4, #0]
 8006b26:	1821      	adds	r1, r4, r0
 8006b28:	428b      	cmp	r3, r1
 8006b2a:	bf01      	itttt	eq
 8006b2c:	6819      	ldreq	r1, [r3, #0]
 8006b2e:	685b      	ldreq	r3, [r3, #4]
 8006b30:	1809      	addeq	r1, r1, r0
 8006b32:	6021      	streq	r1, [r4, #0]
 8006b34:	e7ed      	b.n	8006b12 <_free_r+0x1e>
 8006b36:	461a      	mov	r2, r3
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	b10b      	cbz	r3, 8006b40 <_free_r+0x4c>
 8006b3c:	42a3      	cmp	r3, r4
 8006b3e:	d9fa      	bls.n	8006b36 <_free_r+0x42>
 8006b40:	6811      	ldr	r1, [r2, #0]
 8006b42:	1850      	adds	r0, r2, r1
 8006b44:	42a0      	cmp	r0, r4
 8006b46:	d10b      	bne.n	8006b60 <_free_r+0x6c>
 8006b48:	6820      	ldr	r0, [r4, #0]
 8006b4a:	4401      	add	r1, r0
 8006b4c:	1850      	adds	r0, r2, r1
 8006b4e:	4283      	cmp	r3, r0
 8006b50:	6011      	str	r1, [r2, #0]
 8006b52:	d1e0      	bne.n	8006b16 <_free_r+0x22>
 8006b54:	6818      	ldr	r0, [r3, #0]
 8006b56:	685b      	ldr	r3, [r3, #4]
 8006b58:	6053      	str	r3, [r2, #4]
 8006b5a:	4408      	add	r0, r1
 8006b5c:	6010      	str	r0, [r2, #0]
 8006b5e:	e7da      	b.n	8006b16 <_free_r+0x22>
 8006b60:	d902      	bls.n	8006b68 <_free_r+0x74>
 8006b62:	230c      	movs	r3, #12
 8006b64:	602b      	str	r3, [r5, #0]
 8006b66:	e7d6      	b.n	8006b16 <_free_r+0x22>
 8006b68:	6820      	ldr	r0, [r4, #0]
 8006b6a:	1821      	adds	r1, r4, r0
 8006b6c:	428b      	cmp	r3, r1
 8006b6e:	bf04      	itt	eq
 8006b70:	6819      	ldreq	r1, [r3, #0]
 8006b72:	685b      	ldreq	r3, [r3, #4]
 8006b74:	6063      	str	r3, [r4, #4]
 8006b76:	bf04      	itt	eq
 8006b78:	1809      	addeq	r1, r1, r0
 8006b7a:	6021      	streq	r1, [r4, #0]
 8006b7c:	6054      	str	r4, [r2, #4]
 8006b7e:	e7ca      	b.n	8006b16 <_free_r+0x22>
 8006b80:	bd38      	pop	{r3, r4, r5, pc}
 8006b82:	bf00      	nop
 8006b84:	20000508 	.word	0x20000508

08006b88 <sbrk_aligned>:
 8006b88:	b570      	push	{r4, r5, r6, lr}
 8006b8a:	4e0f      	ldr	r6, [pc, #60]	@ (8006bc8 <sbrk_aligned+0x40>)
 8006b8c:	460c      	mov	r4, r1
 8006b8e:	6831      	ldr	r1, [r6, #0]
 8006b90:	4605      	mov	r5, r0
 8006b92:	b911      	cbnz	r1, 8006b9a <sbrk_aligned+0x12>
 8006b94:	f000 fca6 	bl	80074e4 <_sbrk_r>
 8006b98:	6030      	str	r0, [r6, #0]
 8006b9a:	4621      	mov	r1, r4
 8006b9c:	4628      	mov	r0, r5
 8006b9e:	f000 fca1 	bl	80074e4 <_sbrk_r>
 8006ba2:	1c43      	adds	r3, r0, #1
 8006ba4:	d103      	bne.n	8006bae <sbrk_aligned+0x26>
 8006ba6:	f04f 34ff 	mov.w	r4, #4294967295
 8006baa:	4620      	mov	r0, r4
 8006bac:	bd70      	pop	{r4, r5, r6, pc}
 8006bae:	1cc4      	adds	r4, r0, #3
 8006bb0:	f024 0403 	bic.w	r4, r4, #3
 8006bb4:	42a0      	cmp	r0, r4
 8006bb6:	d0f8      	beq.n	8006baa <sbrk_aligned+0x22>
 8006bb8:	1a21      	subs	r1, r4, r0
 8006bba:	4628      	mov	r0, r5
 8006bbc:	f000 fc92 	bl	80074e4 <_sbrk_r>
 8006bc0:	3001      	adds	r0, #1
 8006bc2:	d1f2      	bne.n	8006baa <sbrk_aligned+0x22>
 8006bc4:	e7ef      	b.n	8006ba6 <sbrk_aligned+0x1e>
 8006bc6:	bf00      	nop
 8006bc8:	20000504 	.word	0x20000504

08006bcc <_malloc_r>:
 8006bcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006bd0:	1ccd      	adds	r5, r1, #3
 8006bd2:	f025 0503 	bic.w	r5, r5, #3
 8006bd6:	3508      	adds	r5, #8
 8006bd8:	2d0c      	cmp	r5, #12
 8006bda:	bf38      	it	cc
 8006bdc:	250c      	movcc	r5, #12
 8006bde:	2d00      	cmp	r5, #0
 8006be0:	4606      	mov	r6, r0
 8006be2:	db01      	blt.n	8006be8 <_malloc_r+0x1c>
 8006be4:	42a9      	cmp	r1, r5
 8006be6:	d904      	bls.n	8006bf2 <_malloc_r+0x26>
 8006be8:	230c      	movs	r3, #12
 8006bea:	6033      	str	r3, [r6, #0]
 8006bec:	2000      	movs	r0, #0
 8006bee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006bf2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006cc8 <_malloc_r+0xfc>
 8006bf6:	f000 f869 	bl	8006ccc <__malloc_lock>
 8006bfa:	f8d8 3000 	ldr.w	r3, [r8]
 8006bfe:	461c      	mov	r4, r3
 8006c00:	bb44      	cbnz	r4, 8006c54 <_malloc_r+0x88>
 8006c02:	4629      	mov	r1, r5
 8006c04:	4630      	mov	r0, r6
 8006c06:	f7ff ffbf 	bl	8006b88 <sbrk_aligned>
 8006c0a:	1c43      	adds	r3, r0, #1
 8006c0c:	4604      	mov	r4, r0
 8006c0e:	d158      	bne.n	8006cc2 <_malloc_r+0xf6>
 8006c10:	f8d8 4000 	ldr.w	r4, [r8]
 8006c14:	4627      	mov	r7, r4
 8006c16:	2f00      	cmp	r7, #0
 8006c18:	d143      	bne.n	8006ca2 <_malloc_r+0xd6>
 8006c1a:	2c00      	cmp	r4, #0
 8006c1c:	d04b      	beq.n	8006cb6 <_malloc_r+0xea>
 8006c1e:	6823      	ldr	r3, [r4, #0]
 8006c20:	4639      	mov	r1, r7
 8006c22:	4630      	mov	r0, r6
 8006c24:	eb04 0903 	add.w	r9, r4, r3
 8006c28:	f000 fc5c 	bl	80074e4 <_sbrk_r>
 8006c2c:	4581      	cmp	r9, r0
 8006c2e:	d142      	bne.n	8006cb6 <_malloc_r+0xea>
 8006c30:	6821      	ldr	r1, [r4, #0]
 8006c32:	1a6d      	subs	r5, r5, r1
 8006c34:	4629      	mov	r1, r5
 8006c36:	4630      	mov	r0, r6
 8006c38:	f7ff ffa6 	bl	8006b88 <sbrk_aligned>
 8006c3c:	3001      	adds	r0, #1
 8006c3e:	d03a      	beq.n	8006cb6 <_malloc_r+0xea>
 8006c40:	6823      	ldr	r3, [r4, #0]
 8006c42:	442b      	add	r3, r5
 8006c44:	6023      	str	r3, [r4, #0]
 8006c46:	f8d8 3000 	ldr.w	r3, [r8]
 8006c4a:	685a      	ldr	r2, [r3, #4]
 8006c4c:	bb62      	cbnz	r2, 8006ca8 <_malloc_r+0xdc>
 8006c4e:	f8c8 7000 	str.w	r7, [r8]
 8006c52:	e00f      	b.n	8006c74 <_malloc_r+0xa8>
 8006c54:	6822      	ldr	r2, [r4, #0]
 8006c56:	1b52      	subs	r2, r2, r5
 8006c58:	d420      	bmi.n	8006c9c <_malloc_r+0xd0>
 8006c5a:	2a0b      	cmp	r2, #11
 8006c5c:	d917      	bls.n	8006c8e <_malloc_r+0xc2>
 8006c5e:	1961      	adds	r1, r4, r5
 8006c60:	42a3      	cmp	r3, r4
 8006c62:	6025      	str	r5, [r4, #0]
 8006c64:	bf18      	it	ne
 8006c66:	6059      	strne	r1, [r3, #4]
 8006c68:	6863      	ldr	r3, [r4, #4]
 8006c6a:	bf08      	it	eq
 8006c6c:	f8c8 1000 	streq.w	r1, [r8]
 8006c70:	5162      	str	r2, [r4, r5]
 8006c72:	604b      	str	r3, [r1, #4]
 8006c74:	4630      	mov	r0, r6
 8006c76:	f000 f82f 	bl	8006cd8 <__malloc_unlock>
 8006c7a:	f104 000b 	add.w	r0, r4, #11
 8006c7e:	1d23      	adds	r3, r4, #4
 8006c80:	f020 0007 	bic.w	r0, r0, #7
 8006c84:	1ac2      	subs	r2, r0, r3
 8006c86:	bf1c      	itt	ne
 8006c88:	1a1b      	subne	r3, r3, r0
 8006c8a:	50a3      	strne	r3, [r4, r2]
 8006c8c:	e7af      	b.n	8006bee <_malloc_r+0x22>
 8006c8e:	6862      	ldr	r2, [r4, #4]
 8006c90:	42a3      	cmp	r3, r4
 8006c92:	bf0c      	ite	eq
 8006c94:	f8c8 2000 	streq.w	r2, [r8]
 8006c98:	605a      	strne	r2, [r3, #4]
 8006c9a:	e7eb      	b.n	8006c74 <_malloc_r+0xa8>
 8006c9c:	4623      	mov	r3, r4
 8006c9e:	6864      	ldr	r4, [r4, #4]
 8006ca0:	e7ae      	b.n	8006c00 <_malloc_r+0x34>
 8006ca2:	463c      	mov	r4, r7
 8006ca4:	687f      	ldr	r7, [r7, #4]
 8006ca6:	e7b6      	b.n	8006c16 <_malloc_r+0x4a>
 8006ca8:	461a      	mov	r2, r3
 8006caa:	685b      	ldr	r3, [r3, #4]
 8006cac:	42a3      	cmp	r3, r4
 8006cae:	d1fb      	bne.n	8006ca8 <_malloc_r+0xdc>
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	6053      	str	r3, [r2, #4]
 8006cb4:	e7de      	b.n	8006c74 <_malloc_r+0xa8>
 8006cb6:	230c      	movs	r3, #12
 8006cb8:	6033      	str	r3, [r6, #0]
 8006cba:	4630      	mov	r0, r6
 8006cbc:	f000 f80c 	bl	8006cd8 <__malloc_unlock>
 8006cc0:	e794      	b.n	8006bec <_malloc_r+0x20>
 8006cc2:	6005      	str	r5, [r0, #0]
 8006cc4:	e7d6      	b.n	8006c74 <_malloc_r+0xa8>
 8006cc6:	bf00      	nop
 8006cc8:	20000508 	.word	0x20000508

08006ccc <__malloc_lock>:
 8006ccc:	4801      	ldr	r0, [pc, #4]	@ (8006cd4 <__malloc_lock+0x8>)
 8006cce:	f7ff bf0e 	b.w	8006aee <__retarget_lock_acquire_recursive>
 8006cd2:	bf00      	nop
 8006cd4:	20000500 	.word	0x20000500

08006cd8 <__malloc_unlock>:
 8006cd8:	4801      	ldr	r0, [pc, #4]	@ (8006ce0 <__malloc_unlock+0x8>)
 8006cda:	f7ff bf09 	b.w	8006af0 <__retarget_lock_release_recursive>
 8006cde:	bf00      	nop
 8006ce0:	20000500 	.word	0x20000500

08006ce4 <__sfputc_r>:
 8006ce4:	6893      	ldr	r3, [r2, #8]
 8006ce6:	3b01      	subs	r3, #1
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	b410      	push	{r4}
 8006cec:	6093      	str	r3, [r2, #8]
 8006cee:	da08      	bge.n	8006d02 <__sfputc_r+0x1e>
 8006cf0:	6994      	ldr	r4, [r2, #24]
 8006cf2:	42a3      	cmp	r3, r4
 8006cf4:	db01      	blt.n	8006cfa <__sfputc_r+0x16>
 8006cf6:	290a      	cmp	r1, #10
 8006cf8:	d103      	bne.n	8006d02 <__sfputc_r+0x1e>
 8006cfa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006cfe:	f7ff bde8 	b.w	80068d2 <__swbuf_r>
 8006d02:	6813      	ldr	r3, [r2, #0]
 8006d04:	1c58      	adds	r0, r3, #1
 8006d06:	6010      	str	r0, [r2, #0]
 8006d08:	7019      	strb	r1, [r3, #0]
 8006d0a:	4608      	mov	r0, r1
 8006d0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006d10:	4770      	bx	lr

08006d12 <__sfputs_r>:
 8006d12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d14:	4606      	mov	r6, r0
 8006d16:	460f      	mov	r7, r1
 8006d18:	4614      	mov	r4, r2
 8006d1a:	18d5      	adds	r5, r2, r3
 8006d1c:	42ac      	cmp	r4, r5
 8006d1e:	d101      	bne.n	8006d24 <__sfputs_r+0x12>
 8006d20:	2000      	movs	r0, #0
 8006d22:	e007      	b.n	8006d34 <__sfputs_r+0x22>
 8006d24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d28:	463a      	mov	r2, r7
 8006d2a:	4630      	mov	r0, r6
 8006d2c:	f7ff ffda 	bl	8006ce4 <__sfputc_r>
 8006d30:	1c43      	adds	r3, r0, #1
 8006d32:	d1f3      	bne.n	8006d1c <__sfputs_r+0xa>
 8006d34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006d38 <_vfiprintf_r>:
 8006d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d3c:	460d      	mov	r5, r1
 8006d3e:	b09d      	sub	sp, #116	@ 0x74
 8006d40:	4614      	mov	r4, r2
 8006d42:	4698      	mov	r8, r3
 8006d44:	4606      	mov	r6, r0
 8006d46:	b118      	cbz	r0, 8006d50 <_vfiprintf_r+0x18>
 8006d48:	6a03      	ldr	r3, [r0, #32]
 8006d4a:	b90b      	cbnz	r3, 8006d50 <_vfiprintf_r+0x18>
 8006d4c:	f7ff fcd8 	bl	8006700 <__sinit>
 8006d50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006d52:	07d9      	lsls	r1, r3, #31
 8006d54:	d405      	bmi.n	8006d62 <_vfiprintf_r+0x2a>
 8006d56:	89ab      	ldrh	r3, [r5, #12]
 8006d58:	059a      	lsls	r2, r3, #22
 8006d5a:	d402      	bmi.n	8006d62 <_vfiprintf_r+0x2a>
 8006d5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006d5e:	f7ff fec6 	bl	8006aee <__retarget_lock_acquire_recursive>
 8006d62:	89ab      	ldrh	r3, [r5, #12]
 8006d64:	071b      	lsls	r3, r3, #28
 8006d66:	d501      	bpl.n	8006d6c <_vfiprintf_r+0x34>
 8006d68:	692b      	ldr	r3, [r5, #16]
 8006d6a:	b99b      	cbnz	r3, 8006d94 <_vfiprintf_r+0x5c>
 8006d6c:	4629      	mov	r1, r5
 8006d6e:	4630      	mov	r0, r6
 8006d70:	f7ff fdee 	bl	8006950 <__swsetup_r>
 8006d74:	b170      	cbz	r0, 8006d94 <_vfiprintf_r+0x5c>
 8006d76:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006d78:	07dc      	lsls	r4, r3, #31
 8006d7a:	d504      	bpl.n	8006d86 <_vfiprintf_r+0x4e>
 8006d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d80:	b01d      	add	sp, #116	@ 0x74
 8006d82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d86:	89ab      	ldrh	r3, [r5, #12]
 8006d88:	0598      	lsls	r0, r3, #22
 8006d8a:	d4f7      	bmi.n	8006d7c <_vfiprintf_r+0x44>
 8006d8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006d8e:	f7ff feaf 	bl	8006af0 <__retarget_lock_release_recursive>
 8006d92:	e7f3      	b.n	8006d7c <_vfiprintf_r+0x44>
 8006d94:	2300      	movs	r3, #0
 8006d96:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d98:	2320      	movs	r3, #32
 8006d9a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006d9e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006da2:	2330      	movs	r3, #48	@ 0x30
 8006da4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006f54 <_vfiprintf_r+0x21c>
 8006da8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006dac:	f04f 0901 	mov.w	r9, #1
 8006db0:	4623      	mov	r3, r4
 8006db2:	469a      	mov	sl, r3
 8006db4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006db8:	b10a      	cbz	r2, 8006dbe <_vfiprintf_r+0x86>
 8006dba:	2a25      	cmp	r2, #37	@ 0x25
 8006dbc:	d1f9      	bne.n	8006db2 <_vfiprintf_r+0x7a>
 8006dbe:	ebba 0b04 	subs.w	fp, sl, r4
 8006dc2:	d00b      	beq.n	8006ddc <_vfiprintf_r+0xa4>
 8006dc4:	465b      	mov	r3, fp
 8006dc6:	4622      	mov	r2, r4
 8006dc8:	4629      	mov	r1, r5
 8006dca:	4630      	mov	r0, r6
 8006dcc:	f7ff ffa1 	bl	8006d12 <__sfputs_r>
 8006dd0:	3001      	adds	r0, #1
 8006dd2:	f000 80a7 	beq.w	8006f24 <_vfiprintf_r+0x1ec>
 8006dd6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006dd8:	445a      	add	r2, fp
 8006dda:	9209      	str	r2, [sp, #36]	@ 0x24
 8006ddc:	f89a 3000 	ldrb.w	r3, [sl]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	f000 809f 	beq.w	8006f24 <_vfiprintf_r+0x1ec>
 8006de6:	2300      	movs	r3, #0
 8006de8:	f04f 32ff 	mov.w	r2, #4294967295
 8006dec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006df0:	f10a 0a01 	add.w	sl, sl, #1
 8006df4:	9304      	str	r3, [sp, #16]
 8006df6:	9307      	str	r3, [sp, #28]
 8006df8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006dfc:	931a      	str	r3, [sp, #104]	@ 0x68
 8006dfe:	4654      	mov	r4, sl
 8006e00:	2205      	movs	r2, #5
 8006e02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e06:	4853      	ldr	r0, [pc, #332]	@ (8006f54 <_vfiprintf_r+0x21c>)
 8006e08:	f7f9 f9ea 	bl	80001e0 <memchr>
 8006e0c:	9a04      	ldr	r2, [sp, #16]
 8006e0e:	b9d8      	cbnz	r0, 8006e48 <_vfiprintf_r+0x110>
 8006e10:	06d1      	lsls	r1, r2, #27
 8006e12:	bf44      	itt	mi
 8006e14:	2320      	movmi	r3, #32
 8006e16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006e1a:	0713      	lsls	r3, r2, #28
 8006e1c:	bf44      	itt	mi
 8006e1e:	232b      	movmi	r3, #43	@ 0x2b
 8006e20:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006e24:	f89a 3000 	ldrb.w	r3, [sl]
 8006e28:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e2a:	d015      	beq.n	8006e58 <_vfiprintf_r+0x120>
 8006e2c:	9a07      	ldr	r2, [sp, #28]
 8006e2e:	4654      	mov	r4, sl
 8006e30:	2000      	movs	r0, #0
 8006e32:	f04f 0c0a 	mov.w	ip, #10
 8006e36:	4621      	mov	r1, r4
 8006e38:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e3c:	3b30      	subs	r3, #48	@ 0x30
 8006e3e:	2b09      	cmp	r3, #9
 8006e40:	d94b      	bls.n	8006eda <_vfiprintf_r+0x1a2>
 8006e42:	b1b0      	cbz	r0, 8006e72 <_vfiprintf_r+0x13a>
 8006e44:	9207      	str	r2, [sp, #28]
 8006e46:	e014      	b.n	8006e72 <_vfiprintf_r+0x13a>
 8006e48:	eba0 0308 	sub.w	r3, r0, r8
 8006e4c:	fa09 f303 	lsl.w	r3, r9, r3
 8006e50:	4313      	orrs	r3, r2
 8006e52:	9304      	str	r3, [sp, #16]
 8006e54:	46a2      	mov	sl, r4
 8006e56:	e7d2      	b.n	8006dfe <_vfiprintf_r+0xc6>
 8006e58:	9b03      	ldr	r3, [sp, #12]
 8006e5a:	1d19      	adds	r1, r3, #4
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	9103      	str	r1, [sp, #12]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	bfbb      	ittet	lt
 8006e64:	425b      	neglt	r3, r3
 8006e66:	f042 0202 	orrlt.w	r2, r2, #2
 8006e6a:	9307      	strge	r3, [sp, #28]
 8006e6c:	9307      	strlt	r3, [sp, #28]
 8006e6e:	bfb8      	it	lt
 8006e70:	9204      	strlt	r2, [sp, #16]
 8006e72:	7823      	ldrb	r3, [r4, #0]
 8006e74:	2b2e      	cmp	r3, #46	@ 0x2e
 8006e76:	d10a      	bne.n	8006e8e <_vfiprintf_r+0x156>
 8006e78:	7863      	ldrb	r3, [r4, #1]
 8006e7a:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e7c:	d132      	bne.n	8006ee4 <_vfiprintf_r+0x1ac>
 8006e7e:	9b03      	ldr	r3, [sp, #12]
 8006e80:	1d1a      	adds	r2, r3, #4
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	9203      	str	r2, [sp, #12]
 8006e86:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006e8a:	3402      	adds	r4, #2
 8006e8c:	9305      	str	r3, [sp, #20]
 8006e8e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006f64 <_vfiprintf_r+0x22c>
 8006e92:	7821      	ldrb	r1, [r4, #0]
 8006e94:	2203      	movs	r2, #3
 8006e96:	4650      	mov	r0, sl
 8006e98:	f7f9 f9a2 	bl	80001e0 <memchr>
 8006e9c:	b138      	cbz	r0, 8006eae <_vfiprintf_r+0x176>
 8006e9e:	9b04      	ldr	r3, [sp, #16]
 8006ea0:	eba0 000a 	sub.w	r0, r0, sl
 8006ea4:	2240      	movs	r2, #64	@ 0x40
 8006ea6:	4082      	lsls	r2, r0
 8006ea8:	4313      	orrs	r3, r2
 8006eaa:	3401      	adds	r4, #1
 8006eac:	9304      	str	r3, [sp, #16]
 8006eae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006eb2:	4829      	ldr	r0, [pc, #164]	@ (8006f58 <_vfiprintf_r+0x220>)
 8006eb4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006eb8:	2206      	movs	r2, #6
 8006eba:	f7f9 f991 	bl	80001e0 <memchr>
 8006ebe:	2800      	cmp	r0, #0
 8006ec0:	d03f      	beq.n	8006f42 <_vfiprintf_r+0x20a>
 8006ec2:	4b26      	ldr	r3, [pc, #152]	@ (8006f5c <_vfiprintf_r+0x224>)
 8006ec4:	bb1b      	cbnz	r3, 8006f0e <_vfiprintf_r+0x1d6>
 8006ec6:	9b03      	ldr	r3, [sp, #12]
 8006ec8:	3307      	adds	r3, #7
 8006eca:	f023 0307 	bic.w	r3, r3, #7
 8006ece:	3308      	adds	r3, #8
 8006ed0:	9303      	str	r3, [sp, #12]
 8006ed2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ed4:	443b      	add	r3, r7
 8006ed6:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ed8:	e76a      	b.n	8006db0 <_vfiprintf_r+0x78>
 8006eda:	fb0c 3202 	mla	r2, ip, r2, r3
 8006ede:	460c      	mov	r4, r1
 8006ee0:	2001      	movs	r0, #1
 8006ee2:	e7a8      	b.n	8006e36 <_vfiprintf_r+0xfe>
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	3401      	adds	r4, #1
 8006ee8:	9305      	str	r3, [sp, #20]
 8006eea:	4619      	mov	r1, r3
 8006eec:	f04f 0c0a 	mov.w	ip, #10
 8006ef0:	4620      	mov	r0, r4
 8006ef2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ef6:	3a30      	subs	r2, #48	@ 0x30
 8006ef8:	2a09      	cmp	r2, #9
 8006efa:	d903      	bls.n	8006f04 <_vfiprintf_r+0x1cc>
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d0c6      	beq.n	8006e8e <_vfiprintf_r+0x156>
 8006f00:	9105      	str	r1, [sp, #20]
 8006f02:	e7c4      	b.n	8006e8e <_vfiprintf_r+0x156>
 8006f04:	fb0c 2101 	mla	r1, ip, r1, r2
 8006f08:	4604      	mov	r4, r0
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	e7f0      	b.n	8006ef0 <_vfiprintf_r+0x1b8>
 8006f0e:	ab03      	add	r3, sp, #12
 8006f10:	9300      	str	r3, [sp, #0]
 8006f12:	462a      	mov	r2, r5
 8006f14:	4b12      	ldr	r3, [pc, #72]	@ (8006f60 <_vfiprintf_r+0x228>)
 8006f16:	a904      	add	r1, sp, #16
 8006f18:	4630      	mov	r0, r6
 8006f1a:	f3af 8000 	nop.w
 8006f1e:	4607      	mov	r7, r0
 8006f20:	1c78      	adds	r0, r7, #1
 8006f22:	d1d6      	bne.n	8006ed2 <_vfiprintf_r+0x19a>
 8006f24:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006f26:	07d9      	lsls	r1, r3, #31
 8006f28:	d405      	bmi.n	8006f36 <_vfiprintf_r+0x1fe>
 8006f2a:	89ab      	ldrh	r3, [r5, #12]
 8006f2c:	059a      	lsls	r2, r3, #22
 8006f2e:	d402      	bmi.n	8006f36 <_vfiprintf_r+0x1fe>
 8006f30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006f32:	f7ff fddd 	bl	8006af0 <__retarget_lock_release_recursive>
 8006f36:	89ab      	ldrh	r3, [r5, #12]
 8006f38:	065b      	lsls	r3, r3, #25
 8006f3a:	f53f af1f 	bmi.w	8006d7c <_vfiprintf_r+0x44>
 8006f3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006f40:	e71e      	b.n	8006d80 <_vfiprintf_r+0x48>
 8006f42:	ab03      	add	r3, sp, #12
 8006f44:	9300      	str	r3, [sp, #0]
 8006f46:	462a      	mov	r2, r5
 8006f48:	4b05      	ldr	r3, [pc, #20]	@ (8006f60 <_vfiprintf_r+0x228>)
 8006f4a:	a904      	add	r1, sp, #16
 8006f4c:	4630      	mov	r0, r6
 8006f4e:	f000 f879 	bl	8007044 <_printf_i>
 8006f52:	e7e4      	b.n	8006f1e <_vfiprintf_r+0x1e6>
 8006f54:	08008684 	.word	0x08008684
 8006f58:	0800868e 	.word	0x0800868e
 8006f5c:	00000000 	.word	0x00000000
 8006f60:	08006d13 	.word	0x08006d13
 8006f64:	0800868a 	.word	0x0800868a

08006f68 <_printf_common>:
 8006f68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f6c:	4616      	mov	r6, r2
 8006f6e:	4698      	mov	r8, r3
 8006f70:	688a      	ldr	r2, [r1, #8]
 8006f72:	690b      	ldr	r3, [r1, #16]
 8006f74:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006f78:	4293      	cmp	r3, r2
 8006f7a:	bfb8      	it	lt
 8006f7c:	4613      	movlt	r3, r2
 8006f7e:	6033      	str	r3, [r6, #0]
 8006f80:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006f84:	4607      	mov	r7, r0
 8006f86:	460c      	mov	r4, r1
 8006f88:	b10a      	cbz	r2, 8006f8e <_printf_common+0x26>
 8006f8a:	3301      	adds	r3, #1
 8006f8c:	6033      	str	r3, [r6, #0]
 8006f8e:	6823      	ldr	r3, [r4, #0]
 8006f90:	0699      	lsls	r1, r3, #26
 8006f92:	bf42      	ittt	mi
 8006f94:	6833      	ldrmi	r3, [r6, #0]
 8006f96:	3302      	addmi	r3, #2
 8006f98:	6033      	strmi	r3, [r6, #0]
 8006f9a:	6825      	ldr	r5, [r4, #0]
 8006f9c:	f015 0506 	ands.w	r5, r5, #6
 8006fa0:	d106      	bne.n	8006fb0 <_printf_common+0x48>
 8006fa2:	f104 0a19 	add.w	sl, r4, #25
 8006fa6:	68e3      	ldr	r3, [r4, #12]
 8006fa8:	6832      	ldr	r2, [r6, #0]
 8006faa:	1a9b      	subs	r3, r3, r2
 8006fac:	42ab      	cmp	r3, r5
 8006fae:	dc26      	bgt.n	8006ffe <_printf_common+0x96>
 8006fb0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006fb4:	6822      	ldr	r2, [r4, #0]
 8006fb6:	3b00      	subs	r3, #0
 8006fb8:	bf18      	it	ne
 8006fba:	2301      	movne	r3, #1
 8006fbc:	0692      	lsls	r2, r2, #26
 8006fbe:	d42b      	bmi.n	8007018 <_printf_common+0xb0>
 8006fc0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006fc4:	4641      	mov	r1, r8
 8006fc6:	4638      	mov	r0, r7
 8006fc8:	47c8      	blx	r9
 8006fca:	3001      	adds	r0, #1
 8006fcc:	d01e      	beq.n	800700c <_printf_common+0xa4>
 8006fce:	6823      	ldr	r3, [r4, #0]
 8006fd0:	6922      	ldr	r2, [r4, #16]
 8006fd2:	f003 0306 	and.w	r3, r3, #6
 8006fd6:	2b04      	cmp	r3, #4
 8006fd8:	bf02      	ittt	eq
 8006fda:	68e5      	ldreq	r5, [r4, #12]
 8006fdc:	6833      	ldreq	r3, [r6, #0]
 8006fde:	1aed      	subeq	r5, r5, r3
 8006fe0:	68a3      	ldr	r3, [r4, #8]
 8006fe2:	bf0c      	ite	eq
 8006fe4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006fe8:	2500      	movne	r5, #0
 8006fea:	4293      	cmp	r3, r2
 8006fec:	bfc4      	itt	gt
 8006fee:	1a9b      	subgt	r3, r3, r2
 8006ff0:	18ed      	addgt	r5, r5, r3
 8006ff2:	2600      	movs	r6, #0
 8006ff4:	341a      	adds	r4, #26
 8006ff6:	42b5      	cmp	r5, r6
 8006ff8:	d11a      	bne.n	8007030 <_printf_common+0xc8>
 8006ffa:	2000      	movs	r0, #0
 8006ffc:	e008      	b.n	8007010 <_printf_common+0xa8>
 8006ffe:	2301      	movs	r3, #1
 8007000:	4652      	mov	r2, sl
 8007002:	4641      	mov	r1, r8
 8007004:	4638      	mov	r0, r7
 8007006:	47c8      	blx	r9
 8007008:	3001      	adds	r0, #1
 800700a:	d103      	bne.n	8007014 <_printf_common+0xac>
 800700c:	f04f 30ff 	mov.w	r0, #4294967295
 8007010:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007014:	3501      	adds	r5, #1
 8007016:	e7c6      	b.n	8006fa6 <_printf_common+0x3e>
 8007018:	18e1      	adds	r1, r4, r3
 800701a:	1c5a      	adds	r2, r3, #1
 800701c:	2030      	movs	r0, #48	@ 0x30
 800701e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007022:	4422      	add	r2, r4
 8007024:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007028:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800702c:	3302      	adds	r3, #2
 800702e:	e7c7      	b.n	8006fc0 <_printf_common+0x58>
 8007030:	2301      	movs	r3, #1
 8007032:	4622      	mov	r2, r4
 8007034:	4641      	mov	r1, r8
 8007036:	4638      	mov	r0, r7
 8007038:	47c8      	blx	r9
 800703a:	3001      	adds	r0, #1
 800703c:	d0e6      	beq.n	800700c <_printf_common+0xa4>
 800703e:	3601      	adds	r6, #1
 8007040:	e7d9      	b.n	8006ff6 <_printf_common+0x8e>
	...

08007044 <_printf_i>:
 8007044:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007048:	7e0f      	ldrb	r7, [r1, #24]
 800704a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800704c:	2f78      	cmp	r7, #120	@ 0x78
 800704e:	4691      	mov	r9, r2
 8007050:	4680      	mov	r8, r0
 8007052:	460c      	mov	r4, r1
 8007054:	469a      	mov	sl, r3
 8007056:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800705a:	d807      	bhi.n	800706c <_printf_i+0x28>
 800705c:	2f62      	cmp	r7, #98	@ 0x62
 800705e:	d80a      	bhi.n	8007076 <_printf_i+0x32>
 8007060:	2f00      	cmp	r7, #0
 8007062:	f000 80d2 	beq.w	800720a <_printf_i+0x1c6>
 8007066:	2f58      	cmp	r7, #88	@ 0x58
 8007068:	f000 80b9 	beq.w	80071de <_printf_i+0x19a>
 800706c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007070:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007074:	e03a      	b.n	80070ec <_printf_i+0xa8>
 8007076:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800707a:	2b15      	cmp	r3, #21
 800707c:	d8f6      	bhi.n	800706c <_printf_i+0x28>
 800707e:	a101      	add	r1, pc, #4	@ (adr r1, 8007084 <_printf_i+0x40>)
 8007080:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007084:	080070dd 	.word	0x080070dd
 8007088:	080070f1 	.word	0x080070f1
 800708c:	0800706d 	.word	0x0800706d
 8007090:	0800706d 	.word	0x0800706d
 8007094:	0800706d 	.word	0x0800706d
 8007098:	0800706d 	.word	0x0800706d
 800709c:	080070f1 	.word	0x080070f1
 80070a0:	0800706d 	.word	0x0800706d
 80070a4:	0800706d 	.word	0x0800706d
 80070a8:	0800706d 	.word	0x0800706d
 80070ac:	0800706d 	.word	0x0800706d
 80070b0:	080071f1 	.word	0x080071f1
 80070b4:	0800711b 	.word	0x0800711b
 80070b8:	080071ab 	.word	0x080071ab
 80070bc:	0800706d 	.word	0x0800706d
 80070c0:	0800706d 	.word	0x0800706d
 80070c4:	08007213 	.word	0x08007213
 80070c8:	0800706d 	.word	0x0800706d
 80070cc:	0800711b 	.word	0x0800711b
 80070d0:	0800706d 	.word	0x0800706d
 80070d4:	0800706d 	.word	0x0800706d
 80070d8:	080071b3 	.word	0x080071b3
 80070dc:	6833      	ldr	r3, [r6, #0]
 80070de:	1d1a      	adds	r2, r3, #4
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	6032      	str	r2, [r6, #0]
 80070e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80070e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80070ec:	2301      	movs	r3, #1
 80070ee:	e09d      	b.n	800722c <_printf_i+0x1e8>
 80070f0:	6833      	ldr	r3, [r6, #0]
 80070f2:	6820      	ldr	r0, [r4, #0]
 80070f4:	1d19      	adds	r1, r3, #4
 80070f6:	6031      	str	r1, [r6, #0]
 80070f8:	0606      	lsls	r6, r0, #24
 80070fa:	d501      	bpl.n	8007100 <_printf_i+0xbc>
 80070fc:	681d      	ldr	r5, [r3, #0]
 80070fe:	e003      	b.n	8007108 <_printf_i+0xc4>
 8007100:	0645      	lsls	r5, r0, #25
 8007102:	d5fb      	bpl.n	80070fc <_printf_i+0xb8>
 8007104:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007108:	2d00      	cmp	r5, #0
 800710a:	da03      	bge.n	8007114 <_printf_i+0xd0>
 800710c:	232d      	movs	r3, #45	@ 0x2d
 800710e:	426d      	negs	r5, r5
 8007110:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007114:	4859      	ldr	r0, [pc, #356]	@ (800727c <_printf_i+0x238>)
 8007116:	230a      	movs	r3, #10
 8007118:	e011      	b.n	800713e <_printf_i+0xfa>
 800711a:	6821      	ldr	r1, [r4, #0]
 800711c:	6833      	ldr	r3, [r6, #0]
 800711e:	0608      	lsls	r0, r1, #24
 8007120:	f853 5b04 	ldr.w	r5, [r3], #4
 8007124:	d402      	bmi.n	800712c <_printf_i+0xe8>
 8007126:	0649      	lsls	r1, r1, #25
 8007128:	bf48      	it	mi
 800712a:	b2ad      	uxthmi	r5, r5
 800712c:	2f6f      	cmp	r7, #111	@ 0x6f
 800712e:	4853      	ldr	r0, [pc, #332]	@ (800727c <_printf_i+0x238>)
 8007130:	6033      	str	r3, [r6, #0]
 8007132:	bf14      	ite	ne
 8007134:	230a      	movne	r3, #10
 8007136:	2308      	moveq	r3, #8
 8007138:	2100      	movs	r1, #0
 800713a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800713e:	6866      	ldr	r6, [r4, #4]
 8007140:	60a6      	str	r6, [r4, #8]
 8007142:	2e00      	cmp	r6, #0
 8007144:	bfa2      	ittt	ge
 8007146:	6821      	ldrge	r1, [r4, #0]
 8007148:	f021 0104 	bicge.w	r1, r1, #4
 800714c:	6021      	strge	r1, [r4, #0]
 800714e:	b90d      	cbnz	r5, 8007154 <_printf_i+0x110>
 8007150:	2e00      	cmp	r6, #0
 8007152:	d04b      	beq.n	80071ec <_printf_i+0x1a8>
 8007154:	4616      	mov	r6, r2
 8007156:	fbb5 f1f3 	udiv	r1, r5, r3
 800715a:	fb03 5711 	mls	r7, r3, r1, r5
 800715e:	5dc7      	ldrb	r7, [r0, r7]
 8007160:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007164:	462f      	mov	r7, r5
 8007166:	42bb      	cmp	r3, r7
 8007168:	460d      	mov	r5, r1
 800716a:	d9f4      	bls.n	8007156 <_printf_i+0x112>
 800716c:	2b08      	cmp	r3, #8
 800716e:	d10b      	bne.n	8007188 <_printf_i+0x144>
 8007170:	6823      	ldr	r3, [r4, #0]
 8007172:	07df      	lsls	r7, r3, #31
 8007174:	d508      	bpl.n	8007188 <_printf_i+0x144>
 8007176:	6923      	ldr	r3, [r4, #16]
 8007178:	6861      	ldr	r1, [r4, #4]
 800717a:	4299      	cmp	r1, r3
 800717c:	bfde      	ittt	le
 800717e:	2330      	movle	r3, #48	@ 0x30
 8007180:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007184:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007188:	1b92      	subs	r2, r2, r6
 800718a:	6122      	str	r2, [r4, #16]
 800718c:	f8cd a000 	str.w	sl, [sp]
 8007190:	464b      	mov	r3, r9
 8007192:	aa03      	add	r2, sp, #12
 8007194:	4621      	mov	r1, r4
 8007196:	4640      	mov	r0, r8
 8007198:	f7ff fee6 	bl	8006f68 <_printf_common>
 800719c:	3001      	adds	r0, #1
 800719e:	d14a      	bne.n	8007236 <_printf_i+0x1f2>
 80071a0:	f04f 30ff 	mov.w	r0, #4294967295
 80071a4:	b004      	add	sp, #16
 80071a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071aa:	6823      	ldr	r3, [r4, #0]
 80071ac:	f043 0320 	orr.w	r3, r3, #32
 80071b0:	6023      	str	r3, [r4, #0]
 80071b2:	4833      	ldr	r0, [pc, #204]	@ (8007280 <_printf_i+0x23c>)
 80071b4:	2778      	movs	r7, #120	@ 0x78
 80071b6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80071ba:	6823      	ldr	r3, [r4, #0]
 80071bc:	6831      	ldr	r1, [r6, #0]
 80071be:	061f      	lsls	r7, r3, #24
 80071c0:	f851 5b04 	ldr.w	r5, [r1], #4
 80071c4:	d402      	bmi.n	80071cc <_printf_i+0x188>
 80071c6:	065f      	lsls	r7, r3, #25
 80071c8:	bf48      	it	mi
 80071ca:	b2ad      	uxthmi	r5, r5
 80071cc:	6031      	str	r1, [r6, #0]
 80071ce:	07d9      	lsls	r1, r3, #31
 80071d0:	bf44      	itt	mi
 80071d2:	f043 0320 	orrmi.w	r3, r3, #32
 80071d6:	6023      	strmi	r3, [r4, #0]
 80071d8:	b11d      	cbz	r5, 80071e2 <_printf_i+0x19e>
 80071da:	2310      	movs	r3, #16
 80071dc:	e7ac      	b.n	8007138 <_printf_i+0xf4>
 80071de:	4827      	ldr	r0, [pc, #156]	@ (800727c <_printf_i+0x238>)
 80071e0:	e7e9      	b.n	80071b6 <_printf_i+0x172>
 80071e2:	6823      	ldr	r3, [r4, #0]
 80071e4:	f023 0320 	bic.w	r3, r3, #32
 80071e8:	6023      	str	r3, [r4, #0]
 80071ea:	e7f6      	b.n	80071da <_printf_i+0x196>
 80071ec:	4616      	mov	r6, r2
 80071ee:	e7bd      	b.n	800716c <_printf_i+0x128>
 80071f0:	6833      	ldr	r3, [r6, #0]
 80071f2:	6825      	ldr	r5, [r4, #0]
 80071f4:	6961      	ldr	r1, [r4, #20]
 80071f6:	1d18      	adds	r0, r3, #4
 80071f8:	6030      	str	r0, [r6, #0]
 80071fa:	062e      	lsls	r6, r5, #24
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	d501      	bpl.n	8007204 <_printf_i+0x1c0>
 8007200:	6019      	str	r1, [r3, #0]
 8007202:	e002      	b.n	800720a <_printf_i+0x1c6>
 8007204:	0668      	lsls	r0, r5, #25
 8007206:	d5fb      	bpl.n	8007200 <_printf_i+0x1bc>
 8007208:	8019      	strh	r1, [r3, #0]
 800720a:	2300      	movs	r3, #0
 800720c:	6123      	str	r3, [r4, #16]
 800720e:	4616      	mov	r6, r2
 8007210:	e7bc      	b.n	800718c <_printf_i+0x148>
 8007212:	6833      	ldr	r3, [r6, #0]
 8007214:	1d1a      	adds	r2, r3, #4
 8007216:	6032      	str	r2, [r6, #0]
 8007218:	681e      	ldr	r6, [r3, #0]
 800721a:	6862      	ldr	r2, [r4, #4]
 800721c:	2100      	movs	r1, #0
 800721e:	4630      	mov	r0, r6
 8007220:	f7f8 ffde 	bl	80001e0 <memchr>
 8007224:	b108      	cbz	r0, 800722a <_printf_i+0x1e6>
 8007226:	1b80      	subs	r0, r0, r6
 8007228:	6060      	str	r0, [r4, #4]
 800722a:	6863      	ldr	r3, [r4, #4]
 800722c:	6123      	str	r3, [r4, #16]
 800722e:	2300      	movs	r3, #0
 8007230:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007234:	e7aa      	b.n	800718c <_printf_i+0x148>
 8007236:	6923      	ldr	r3, [r4, #16]
 8007238:	4632      	mov	r2, r6
 800723a:	4649      	mov	r1, r9
 800723c:	4640      	mov	r0, r8
 800723e:	47d0      	blx	sl
 8007240:	3001      	adds	r0, #1
 8007242:	d0ad      	beq.n	80071a0 <_printf_i+0x15c>
 8007244:	6823      	ldr	r3, [r4, #0]
 8007246:	079b      	lsls	r3, r3, #30
 8007248:	d413      	bmi.n	8007272 <_printf_i+0x22e>
 800724a:	68e0      	ldr	r0, [r4, #12]
 800724c:	9b03      	ldr	r3, [sp, #12]
 800724e:	4298      	cmp	r0, r3
 8007250:	bfb8      	it	lt
 8007252:	4618      	movlt	r0, r3
 8007254:	e7a6      	b.n	80071a4 <_printf_i+0x160>
 8007256:	2301      	movs	r3, #1
 8007258:	4632      	mov	r2, r6
 800725a:	4649      	mov	r1, r9
 800725c:	4640      	mov	r0, r8
 800725e:	47d0      	blx	sl
 8007260:	3001      	adds	r0, #1
 8007262:	d09d      	beq.n	80071a0 <_printf_i+0x15c>
 8007264:	3501      	adds	r5, #1
 8007266:	68e3      	ldr	r3, [r4, #12]
 8007268:	9903      	ldr	r1, [sp, #12]
 800726a:	1a5b      	subs	r3, r3, r1
 800726c:	42ab      	cmp	r3, r5
 800726e:	dcf2      	bgt.n	8007256 <_printf_i+0x212>
 8007270:	e7eb      	b.n	800724a <_printf_i+0x206>
 8007272:	2500      	movs	r5, #0
 8007274:	f104 0619 	add.w	r6, r4, #25
 8007278:	e7f5      	b.n	8007266 <_printf_i+0x222>
 800727a:	bf00      	nop
 800727c:	08008695 	.word	0x08008695
 8007280:	080086a6 	.word	0x080086a6

08007284 <__sflush_r>:
 8007284:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800728c:	0716      	lsls	r6, r2, #28
 800728e:	4605      	mov	r5, r0
 8007290:	460c      	mov	r4, r1
 8007292:	d454      	bmi.n	800733e <__sflush_r+0xba>
 8007294:	684b      	ldr	r3, [r1, #4]
 8007296:	2b00      	cmp	r3, #0
 8007298:	dc02      	bgt.n	80072a0 <__sflush_r+0x1c>
 800729a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800729c:	2b00      	cmp	r3, #0
 800729e:	dd48      	ble.n	8007332 <__sflush_r+0xae>
 80072a0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80072a2:	2e00      	cmp	r6, #0
 80072a4:	d045      	beq.n	8007332 <__sflush_r+0xae>
 80072a6:	2300      	movs	r3, #0
 80072a8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80072ac:	682f      	ldr	r7, [r5, #0]
 80072ae:	6a21      	ldr	r1, [r4, #32]
 80072b0:	602b      	str	r3, [r5, #0]
 80072b2:	d030      	beq.n	8007316 <__sflush_r+0x92>
 80072b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80072b6:	89a3      	ldrh	r3, [r4, #12]
 80072b8:	0759      	lsls	r1, r3, #29
 80072ba:	d505      	bpl.n	80072c8 <__sflush_r+0x44>
 80072bc:	6863      	ldr	r3, [r4, #4]
 80072be:	1ad2      	subs	r2, r2, r3
 80072c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80072c2:	b10b      	cbz	r3, 80072c8 <__sflush_r+0x44>
 80072c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80072c6:	1ad2      	subs	r2, r2, r3
 80072c8:	2300      	movs	r3, #0
 80072ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80072cc:	6a21      	ldr	r1, [r4, #32]
 80072ce:	4628      	mov	r0, r5
 80072d0:	47b0      	blx	r6
 80072d2:	1c43      	adds	r3, r0, #1
 80072d4:	89a3      	ldrh	r3, [r4, #12]
 80072d6:	d106      	bne.n	80072e6 <__sflush_r+0x62>
 80072d8:	6829      	ldr	r1, [r5, #0]
 80072da:	291d      	cmp	r1, #29
 80072dc:	d82b      	bhi.n	8007336 <__sflush_r+0xb2>
 80072de:	4a2a      	ldr	r2, [pc, #168]	@ (8007388 <__sflush_r+0x104>)
 80072e0:	410a      	asrs	r2, r1
 80072e2:	07d6      	lsls	r6, r2, #31
 80072e4:	d427      	bmi.n	8007336 <__sflush_r+0xb2>
 80072e6:	2200      	movs	r2, #0
 80072e8:	6062      	str	r2, [r4, #4]
 80072ea:	04d9      	lsls	r1, r3, #19
 80072ec:	6922      	ldr	r2, [r4, #16]
 80072ee:	6022      	str	r2, [r4, #0]
 80072f0:	d504      	bpl.n	80072fc <__sflush_r+0x78>
 80072f2:	1c42      	adds	r2, r0, #1
 80072f4:	d101      	bne.n	80072fa <__sflush_r+0x76>
 80072f6:	682b      	ldr	r3, [r5, #0]
 80072f8:	b903      	cbnz	r3, 80072fc <__sflush_r+0x78>
 80072fa:	6560      	str	r0, [r4, #84]	@ 0x54
 80072fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80072fe:	602f      	str	r7, [r5, #0]
 8007300:	b1b9      	cbz	r1, 8007332 <__sflush_r+0xae>
 8007302:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007306:	4299      	cmp	r1, r3
 8007308:	d002      	beq.n	8007310 <__sflush_r+0x8c>
 800730a:	4628      	mov	r0, r5
 800730c:	f7ff fbf2 	bl	8006af4 <_free_r>
 8007310:	2300      	movs	r3, #0
 8007312:	6363      	str	r3, [r4, #52]	@ 0x34
 8007314:	e00d      	b.n	8007332 <__sflush_r+0xae>
 8007316:	2301      	movs	r3, #1
 8007318:	4628      	mov	r0, r5
 800731a:	47b0      	blx	r6
 800731c:	4602      	mov	r2, r0
 800731e:	1c50      	adds	r0, r2, #1
 8007320:	d1c9      	bne.n	80072b6 <__sflush_r+0x32>
 8007322:	682b      	ldr	r3, [r5, #0]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d0c6      	beq.n	80072b6 <__sflush_r+0x32>
 8007328:	2b1d      	cmp	r3, #29
 800732a:	d001      	beq.n	8007330 <__sflush_r+0xac>
 800732c:	2b16      	cmp	r3, #22
 800732e:	d11e      	bne.n	800736e <__sflush_r+0xea>
 8007330:	602f      	str	r7, [r5, #0]
 8007332:	2000      	movs	r0, #0
 8007334:	e022      	b.n	800737c <__sflush_r+0xf8>
 8007336:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800733a:	b21b      	sxth	r3, r3
 800733c:	e01b      	b.n	8007376 <__sflush_r+0xf2>
 800733e:	690f      	ldr	r7, [r1, #16]
 8007340:	2f00      	cmp	r7, #0
 8007342:	d0f6      	beq.n	8007332 <__sflush_r+0xae>
 8007344:	0793      	lsls	r3, r2, #30
 8007346:	680e      	ldr	r6, [r1, #0]
 8007348:	bf08      	it	eq
 800734a:	694b      	ldreq	r3, [r1, #20]
 800734c:	600f      	str	r7, [r1, #0]
 800734e:	bf18      	it	ne
 8007350:	2300      	movne	r3, #0
 8007352:	eba6 0807 	sub.w	r8, r6, r7
 8007356:	608b      	str	r3, [r1, #8]
 8007358:	f1b8 0f00 	cmp.w	r8, #0
 800735c:	dde9      	ble.n	8007332 <__sflush_r+0xae>
 800735e:	6a21      	ldr	r1, [r4, #32]
 8007360:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007362:	4643      	mov	r3, r8
 8007364:	463a      	mov	r2, r7
 8007366:	4628      	mov	r0, r5
 8007368:	47b0      	blx	r6
 800736a:	2800      	cmp	r0, #0
 800736c:	dc08      	bgt.n	8007380 <__sflush_r+0xfc>
 800736e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007372:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007376:	81a3      	strh	r3, [r4, #12]
 8007378:	f04f 30ff 	mov.w	r0, #4294967295
 800737c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007380:	4407      	add	r7, r0
 8007382:	eba8 0800 	sub.w	r8, r8, r0
 8007386:	e7e7      	b.n	8007358 <__sflush_r+0xd4>
 8007388:	dfbffffe 	.word	0xdfbffffe

0800738c <_fflush_r>:
 800738c:	b538      	push	{r3, r4, r5, lr}
 800738e:	690b      	ldr	r3, [r1, #16]
 8007390:	4605      	mov	r5, r0
 8007392:	460c      	mov	r4, r1
 8007394:	b913      	cbnz	r3, 800739c <_fflush_r+0x10>
 8007396:	2500      	movs	r5, #0
 8007398:	4628      	mov	r0, r5
 800739a:	bd38      	pop	{r3, r4, r5, pc}
 800739c:	b118      	cbz	r0, 80073a6 <_fflush_r+0x1a>
 800739e:	6a03      	ldr	r3, [r0, #32]
 80073a0:	b90b      	cbnz	r3, 80073a6 <_fflush_r+0x1a>
 80073a2:	f7ff f9ad 	bl	8006700 <__sinit>
 80073a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d0f3      	beq.n	8007396 <_fflush_r+0xa>
 80073ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80073b0:	07d0      	lsls	r0, r2, #31
 80073b2:	d404      	bmi.n	80073be <_fflush_r+0x32>
 80073b4:	0599      	lsls	r1, r3, #22
 80073b6:	d402      	bmi.n	80073be <_fflush_r+0x32>
 80073b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80073ba:	f7ff fb98 	bl	8006aee <__retarget_lock_acquire_recursive>
 80073be:	4628      	mov	r0, r5
 80073c0:	4621      	mov	r1, r4
 80073c2:	f7ff ff5f 	bl	8007284 <__sflush_r>
 80073c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80073c8:	07da      	lsls	r2, r3, #31
 80073ca:	4605      	mov	r5, r0
 80073cc:	d4e4      	bmi.n	8007398 <_fflush_r+0xc>
 80073ce:	89a3      	ldrh	r3, [r4, #12]
 80073d0:	059b      	lsls	r3, r3, #22
 80073d2:	d4e1      	bmi.n	8007398 <_fflush_r+0xc>
 80073d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80073d6:	f7ff fb8b 	bl	8006af0 <__retarget_lock_release_recursive>
 80073da:	e7dd      	b.n	8007398 <_fflush_r+0xc>

080073dc <__swhatbuf_r>:
 80073dc:	b570      	push	{r4, r5, r6, lr}
 80073de:	460c      	mov	r4, r1
 80073e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073e4:	2900      	cmp	r1, #0
 80073e6:	b096      	sub	sp, #88	@ 0x58
 80073e8:	4615      	mov	r5, r2
 80073ea:	461e      	mov	r6, r3
 80073ec:	da0d      	bge.n	800740a <__swhatbuf_r+0x2e>
 80073ee:	89a3      	ldrh	r3, [r4, #12]
 80073f0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80073f4:	f04f 0100 	mov.w	r1, #0
 80073f8:	bf14      	ite	ne
 80073fa:	2340      	movne	r3, #64	@ 0x40
 80073fc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007400:	2000      	movs	r0, #0
 8007402:	6031      	str	r1, [r6, #0]
 8007404:	602b      	str	r3, [r5, #0]
 8007406:	b016      	add	sp, #88	@ 0x58
 8007408:	bd70      	pop	{r4, r5, r6, pc}
 800740a:	466a      	mov	r2, sp
 800740c:	f000 f848 	bl	80074a0 <_fstat_r>
 8007410:	2800      	cmp	r0, #0
 8007412:	dbec      	blt.n	80073ee <__swhatbuf_r+0x12>
 8007414:	9901      	ldr	r1, [sp, #4]
 8007416:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800741a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800741e:	4259      	negs	r1, r3
 8007420:	4159      	adcs	r1, r3
 8007422:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007426:	e7eb      	b.n	8007400 <__swhatbuf_r+0x24>

08007428 <__smakebuf_r>:
 8007428:	898b      	ldrh	r3, [r1, #12]
 800742a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800742c:	079d      	lsls	r5, r3, #30
 800742e:	4606      	mov	r6, r0
 8007430:	460c      	mov	r4, r1
 8007432:	d507      	bpl.n	8007444 <__smakebuf_r+0x1c>
 8007434:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007438:	6023      	str	r3, [r4, #0]
 800743a:	6123      	str	r3, [r4, #16]
 800743c:	2301      	movs	r3, #1
 800743e:	6163      	str	r3, [r4, #20]
 8007440:	b003      	add	sp, #12
 8007442:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007444:	ab01      	add	r3, sp, #4
 8007446:	466a      	mov	r2, sp
 8007448:	f7ff ffc8 	bl	80073dc <__swhatbuf_r>
 800744c:	9f00      	ldr	r7, [sp, #0]
 800744e:	4605      	mov	r5, r0
 8007450:	4639      	mov	r1, r7
 8007452:	4630      	mov	r0, r6
 8007454:	f7ff fbba 	bl	8006bcc <_malloc_r>
 8007458:	b948      	cbnz	r0, 800746e <__smakebuf_r+0x46>
 800745a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800745e:	059a      	lsls	r2, r3, #22
 8007460:	d4ee      	bmi.n	8007440 <__smakebuf_r+0x18>
 8007462:	f023 0303 	bic.w	r3, r3, #3
 8007466:	f043 0302 	orr.w	r3, r3, #2
 800746a:	81a3      	strh	r3, [r4, #12]
 800746c:	e7e2      	b.n	8007434 <__smakebuf_r+0xc>
 800746e:	89a3      	ldrh	r3, [r4, #12]
 8007470:	6020      	str	r0, [r4, #0]
 8007472:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007476:	81a3      	strh	r3, [r4, #12]
 8007478:	9b01      	ldr	r3, [sp, #4]
 800747a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800747e:	b15b      	cbz	r3, 8007498 <__smakebuf_r+0x70>
 8007480:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007484:	4630      	mov	r0, r6
 8007486:	f000 f81d 	bl	80074c4 <_isatty_r>
 800748a:	b128      	cbz	r0, 8007498 <__smakebuf_r+0x70>
 800748c:	89a3      	ldrh	r3, [r4, #12]
 800748e:	f023 0303 	bic.w	r3, r3, #3
 8007492:	f043 0301 	orr.w	r3, r3, #1
 8007496:	81a3      	strh	r3, [r4, #12]
 8007498:	89a3      	ldrh	r3, [r4, #12]
 800749a:	431d      	orrs	r5, r3
 800749c:	81a5      	strh	r5, [r4, #12]
 800749e:	e7cf      	b.n	8007440 <__smakebuf_r+0x18>

080074a0 <_fstat_r>:
 80074a0:	b538      	push	{r3, r4, r5, lr}
 80074a2:	4d07      	ldr	r5, [pc, #28]	@ (80074c0 <_fstat_r+0x20>)
 80074a4:	2300      	movs	r3, #0
 80074a6:	4604      	mov	r4, r0
 80074a8:	4608      	mov	r0, r1
 80074aa:	4611      	mov	r1, r2
 80074ac:	602b      	str	r3, [r5, #0]
 80074ae:	f7fb f939 	bl	8002724 <_fstat>
 80074b2:	1c43      	adds	r3, r0, #1
 80074b4:	d102      	bne.n	80074bc <_fstat_r+0x1c>
 80074b6:	682b      	ldr	r3, [r5, #0]
 80074b8:	b103      	cbz	r3, 80074bc <_fstat_r+0x1c>
 80074ba:	6023      	str	r3, [r4, #0]
 80074bc:	bd38      	pop	{r3, r4, r5, pc}
 80074be:	bf00      	nop
 80074c0:	200004fc 	.word	0x200004fc

080074c4 <_isatty_r>:
 80074c4:	b538      	push	{r3, r4, r5, lr}
 80074c6:	4d06      	ldr	r5, [pc, #24]	@ (80074e0 <_isatty_r+0x1c>)
 80074c8:	2300      	movs	r3, #0
 80074ca:	4604      	mov	r4, r0
 80074cc:	4608      	mov	r0, r1
 80074ce:	602b      	str	r3, [r5, #0]
 80074d0:	f7fb f938 	bl	8002744 <_isatty>
 80074d4:	1c43      	adds	r3, r0, #1
 80074d6:	d102      	bne.n	80074de <_isatty_r+0x1a>
 80074d8:	682b      	ldr	r3, [r5, #0]
 80074da:	b103      	cbz	r3, 80074de <_isatty_r+0x1a>
 80074dc:	6023      	str	r3, [r4, #0]
 80074de:	bd38      	pop	{r3, r4, r5, pc}
 80074e0:	200004fc 	.word	0x200004fc

080074e4 <_sbrk_r>:
 80074e4:	b538      	push	{r3, r4, r5, lr}
 80074e6:	4d06      	ldr	r5, [pc, #24]	@ (8007500 <_sbrk_r+0x1c>)
 80074e8:	2300      	movs	r3, #0
 80074ea:	4604      	mov	r4, r0
 80074ec:	4608      	mov	r0, r1
 80074ee:	602b      	str	r3, [r5, #0]
 80074f0:	f7fb f940 	bl	8002774 <_sbrk>
 80074f4:	1c43      	adds	r3, r0, #1
 80074f6:	d102      	bne.n	80074fe <_sbrk_r+0x1a>
 80074f8:	682b      	ldr	r3, [r5, #0]
 80074fa:	b103      	cbz	r3, 80074fe <_sbrk_r+0x1a>
 80074fc:	6023      	str	r3, [r4, #0]
 80074fe:	bd38      	pop	{r3, r4, r5, pc}
 8007500:	200004fc 	.word	0x200004fc

08007504 <pow>:
 8007504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007506:	ed2d 8b02 	vpush	{d8}
 800750a:	eeb0 8a40 	vmov.f32	s16, s0
 800750e:	eef0 8a60 	vmov.f32	s17, s1
 8007512:	ec55 4b11 	vmov	r4, r5, d1
 8007516:	f000 f977 	bl	8007808 <__ieee754_pow>
 800751a:	4622      	mov	r2, r4
 800751c:	462b      	mov	r3, r5
 800751e:	4620      	mov	r0, r4
 8007520:	4629      	mov	r1, r5
 8007522:	ec57 6b10 	vmov	r6, r7, d0
 8007526:	f7f9 fb01 	bl	8000b2c <__aeabi_dcmpun>
 800752a:	2800      	cmp	r0, #0
 800752c:	d13b      	bne.n	80075a6 <pow+0xa2>
 800752e:	ec51 0b18 	vmov	r0, r1, d8
 8007532:	2200      	movs	r2, #0
 8007534:	2300      	movs	r3, #0
 8007536:	f7f9 fac7 	bl	8000ac8 <__aeabi_dcmpeq>
 800753a:	b1b8      	cbz	r0, 800756c <pow+0x68>
 800753c:	2200      	movs	r2, #0
 800753e:	2300      	movs	r3, #0
 8007540:	4620      	mov	r0, r4
 8007542:	4629      	mov	r1, r5
 8007544:	f7f9 fac0 	bl	8000ac8 <__aeabi_dcmpeq>
 8007548:	2800      	cmp	r0, #0
 800754a:	d146      	bne.n	80075da <pow+0xd6>
 800754c:	ec45 4b10 	vmov	d0, r4, r5
 8007550:	f000 f874 	bl	800763c <finite>
 8007554:	b338      	cbz	r0, 80075a6 <pow+0xa2>
 8007556:	2200      	movs	r2, #0
 8007558:	2300      	movs	r3, #0
 800755a:	4620      	mov	r0, r4
 800755c:	4629      	mov	r1, r5
 800755e:	f7f9 fabd 	bl	8000adc <__aeabi_dcmplt>
 8007562:	b300      	cbz	r0, 80075a6 <pow+0xa2>
 8007564:	f7ff fa98 	bl	8006a98 <__errno>
 8007568:	2322      	movs	r3, #34	@ 0x22
 800756a:	e01b      	b.n	80075a4 <pow+0xa0>
 800756c:	ec47 6b10 	vmov	d0, r6, r7
 8007570:	f000 f864 	bl	800763c <finite>
 8007574:	b9e0      	cbnz	r0, 80075b0 <pow+0xac>
 8007576:	eeb0 0a48 	vmov.f32	s0, s16
 800757a:	eef0 0a68 	vmov.f32	s1, s17
 800757e:	f000 f85d 	bl	800763c <finite>
 8007582:	b1a8      	cbz	r0, 80075b0 <pow+0xac>
 8007584:	ec45 4b10 	vmov	d0, r4, r5
 8007588:	f000 f858 	bl	800763c <finite>
 800758c:	b180      	cbz	r0, 80075b0 <pow+0xac>
 800758e:	4632      	mov	r2, r6
 8007590:	463b      	mov	r3, r7
 8007592:	4630      	mov	r0, r6
 8007594:	4639      	mov	r1, r7
 8007596:	f7f9 fac9 	bl	8000b2c <__aeabi_dcmpun>
 800759a:	2800      	cmp	r0, #0
 800759c:	d0e2      	beq.n	8007564 <pow+0x60>
 800759e:	f7ff fa7b 	bl	8006a98 <__errno>
 80075a2:	2321      	movs	r3, #33	@ 0x21
 80075a4:	6003      	str	r3, [r0, #0]
 80075a6:	ecbd 8b02 	vpop	{d8}
 80075aa:	ec47 6b10 	vmov	d0, r6, r7
 80075ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80075b0:	2200      	movs	r2, #0
 80075b2:	2300      	movs	r3, #0
 80075b4:	4630      	mov	r0, r6
 80075b6:	4639      	mov	r1, r7
 80075b8:	f7f9 fa86 	bl	8000ac8 <__aeabi_dcmpeq>
 80075bc:	2800      	cmp	r0, #0
 80075be:	d0f2      	beq.n	80075a6 <pow+0xa2>
 80075c0:	eeb0 0a48 	vmov.f32	s0, s16
 80075c4:	eef0 0a68 	vmov.f32	s1, s17
 80075c8:	f000 f838 	bl	800763c <finite>
 80075cc:	2800      	cmp	r0, #0
 80075ce:	d0ea      	beq.n	80075a6 <pow+0xa2>
 80075d0:	ec45 4b10 	vmov	d0, r4, r5
 80075d4:	f000 f832 	bl	800763c <finite>
 80075d8:	e7c3      	b.n	8007562 <pow+0x5e>
 80075da:	4f01      	ldr	r7, [pc, #4]	@ (80075e0 <pow+0xdc>)
 80075dc:	2600      	movs	r6, #0
 80075de:	e7e2      	b.n	80075a6 <pow+0xa2>
 80075e0:	3ff00000 	.word	0x3ff00000

080075e4 <sqrt>:
 80075e4:	b538      	push	{r3, r4, r5, lr}
 80075e6:	ed2d 8b02 	vpush	{d8}
 80075ea:	ec55 4b10 	vmov	r4, r5, d0
 80075ee:	f000 f831 	bl	8007654 <__ieee754_sqrt>
 80075f2:	4622      	mov	r2, r4
 80075f4:	462b      	mov	r3, r5
 80075f6:	4620      	mov	r0, r4
 80075f8:	4629      	mov	r1, r5
 80075fa:	eeb0 8a40 	vmov.f32	s16, s0
 80075fe:	eef0 8a60 	vmov.f32	s17, s1
 8007602:	f7f9 fa93 	bl	8000b2c <__aeabi_dcmpun>
 8007606:	b990      	cbnz	r0, 800762e <sqrt+0x4a>
 8007608:	2200      	movs	r2, #0
 800760a:	2300      	movs	r3, #0
 800760c:	4620      	mov	r0, r4
 800760e:	4629      	mov	r1, r5
 8007610:	f7f9 fa64 	bl	8000adc <__aeabi_dcmplt>
 8007614:	b158      	cbz	r0, 800762e <sqrt+0x4a>
 8007616:	f7ff fa3f 	bl	8006a98 <__errno>
 800761a:	2321      	movs	r3, #33	@ 0x21
 800761c:	6003      	str	r3, [r0, #0]
 800761e:	2200      	movs	r2, #0
 8007620:	2300      	movs	r3, #0
 8007622:	4610      	mov	r0, r2
 8007624:	4619      	mov	r1, r3
 8007626:	f7f9 f911 	bl	800084c <__aeabi_ddiv>
 800762a:	ec41 0b18 	vmov	d8, r0, r1
 800762e:	eeb0 0a48 	vmov.f32	s0, s16
 8007632:	eef0 0a68 	vmov.f32	s1, s17
 8007636:	ecbd 8b02 	vpop	{d8}
 800763a:	bd38      	pop	{r3, r4, r5, pc}

0800763c <finite>:
 800763c:	b082      	sub	sp, #8
 800763e:	ed8d 0b00 	vstr	d0, [sp]
 8007642:	9801      	ldr	r0, [sp, #4]
 8007644:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8007648:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800764c:	0fc0      	lsrs	r0, r0, #31
 800764e:	b002      	add	sp, #8
 8007650:	4770      	bx	lr
	...

08007654 <__ieee754_sqrt>:
 8007654:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007658:	4a68      	ldr	r2, [pc, #416]	@ (80077fc <__ieee754_sqrt+0x1a8>)
 800765a:	ec55 4b10 	vmov	r4, r5, d0
 800765e:	43aa      	bics	r2, r5
 8007660:	462b      	mov	r3, r5
 8007662:	4621      	mov	r1, r4
 8007664:	d110      	bne.n	8007688 <__ieee754_sqrt+0x34>
 8007666:	4622      	mov	r2, r4
 8007668:	4620      	mov	r0, r4
 800766a:	4629      	mov	r1, r5
 800766c:	f7f8 ffc4 	bl	80005f8 <__aeabi_dmul>
 8007670:	4602      	mov	r2, r0
 8007672:	460b      	mov	r3, r1
 8007674:	4620      	mov	r0, r4
 8007676:	4629      	mov	r1, r5
 8007678:	f7f8 fe08 	bl	800028c <__adddf3>
 800767c:	4604      	mov	r4, r0
 800767e:	460d      	mov	r5, r1
 8007680:	ec45 4b10 	vmov	d0, r4, r5
 8007684:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007688:	2d00      	cmp	r5, #0
 800768a:	dc0e      	bgt.n	80076aa <__ieee754_sqrt+0x56>
 800768c:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8007690:	4322      	orrs	r2, r4
 8007692:	d0f5      	beq.n	8007680 <__ieee754_sqrt+0x2c>
 8007694:	b19d      	cbz	r5, 80076be <__ieee754_sqrt+0x6a>
 8007696:	4622      	mov	r2, r4
 8007698:	4620      	mov	r0, r4
 800769a:	4629      	mov	r1, r5
 800769c:	f7f8 fdf4 	bl	8000288 <__aeabi_dsub>
 80076a0:	4602      	mov	r2, r0
 80076a2:	460b      	mov	r3, r1
 80076a4:	f7f9 f8d2 	bl	800084c <__aeabi_ddiv>
 80076a8:	e7e8      	b.n	800767c <__ieee754_sqrt+0x28>
 80076aa:	152a      	asrs	r2, r5, #20
 80076ac:	d115      	bne.n	80076da <__ieee754_sqrt+0x86>
 80076ae:	2000      	movs	r0, #0
 80076b0:	e009      	b.n	80076c6 <__ieee754_sqrt+0x72>
 80076b2:	0acb      	lsrs	r3, r1, #11
 80076b4:	3a15      	subs	r2, #21
 80076b6:	0549      	lsls	r1, r1, #21
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d0fa      	beq.n	80076b2 <__ieee754_sqrt+0x5e>
 80076bc:	e7f7      	b.n	80076ae <__ieee754_sqrt+0x5a>
 80076be:	462a      	mov	r2, r5
 80076c0:	e7fa      	b.n	80076b8 <__ieee754_sqrt+0x64>
 80076c2:	005b      	lsls	r3, r3, #1
 80076c4:	3001      	adds	r0, #1
 80076c6:	02dc      	lsls	r4, r3, #11
 80076c8:	d5fb      	bpl.n	80076c2 <__ieee754_sqrt+0x6e>
 80076ca:	1e44      	subs	r4, r0, #1
 80076cc:	1b12      	subs	r2, r2, r4
 80076ce:	f1c0 0420 	rsb	r4, r0, #32
 80076d2:	fa21 f404 	lsr.w	r4, r1, r4
 80076d6:	4323      	orrs	r3, r4
 80076d8:	4081      	lsls	r1, r0
 80076da:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80076de:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 80076e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80076e6:	07d2      	lsls	r2, r2, #31
 80076e8:	bf5c      	itt	pl
 80076ea:	005b      	lslpl	r3, r3, #1
 80076ec:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 80076f0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80076f4:	bf58      	it	pl
 80076f6:	0049      	lslpl	r1, r1, #1
 80076f8:	2600      	movs	r6, #0
 80076fa:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 80076fe:	106d      	asrs	r5, r5, #1
 8007700:	0049      	lsls	r1, r1, #1
 8007702:	2016      	movs	r0, #22
 8007704:	4632      	mov	r2, r6
 8007706:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800770a:	1917      	adds	r7, r2, r4
 800770c:	429f      	cmp	r7, r3
 800770e:	bfde      	ittt	le
 8007710:	193a      	addle	r2, r7, r4
 8007712:	1bdb      	suble	r3, r3, r7
 8007714:	1936      	addle	r6, r6, r4
 8007716:	0fcf      	lsrs	r7, r1, #31
 8007718:	3801      	subs	r0, #1
 800771a:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800771e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8007722:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8007726:	d1f0      	bne.n	800770a <__ieee754_sqrt+0xb6>
 8007728:	4604      	mov	r4, r0
 800772a:	2720      	movs	r7, #32
 800772c:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8007730:	429a      	cmp	r2, r3
 8007732:	eb00 0e0c 	add.w	lr, r0, ip
 8007736:	db02      	blt.n	800773e <__ieee754_sqrt+0xea>
 8007738:	d113      	bne.n	8007762 <__ieee754_sqrt+0x10e>
 800773a:	458e      	cmp	lr, r1
 800773c:	d811      	bhi.n	8007762 <__ieee754_sqrt+0x10e>
 800773e:	f1be 0f00 	cmp.w	lr, #0
 8007742:	eb0e 000c 	add.w	r0, lr, ip
 8007746:	da42      	bge.n	80077ce <__ieee754_sqrt+0x17a>
 8007748:	2800      	cmp	r0, #0
 800774a:	db40      	blt.n	80077ce <__ieee754_sqrt+0x17a>
 800774c:	f102 0801 	add.w	r8, r2, #1
 8007750:	1a9b      	subs	r3, r3, r2
 8007752:	458e      	cmp	lr, r1
 8007754:	bf88      	it	hi
 8007756:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800775a:	eba1 010e 	sub.w	r1, r1, lr
 800775e:	4464      	add	r4, ip
 8007760:	4642      	mov	r2, r8
 8007762:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8007766:	3f01      	subs	r7, #1
 8007768:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800776c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8007770:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8007774:	d1dc      	bne.n	8007730 <__ieee754_sqrt+0xdc>
 8007776:	4319      	orrs	r1, r3
 8007778:	d01b      	beq.n	80077b2 <__ieee754_sqrt+0x15e>
 800777a:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8007800 <__ieee754_sqrt+0x1ac>
 800777e:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8007804 <__ieee754_sqrt+0x1b0>
 8007782:	e9da 0100 	ldrd	r0, r1, [sl]
 8007786:	e9db 2300 	ldrd	r2, r3, [fp]
 800778a:	f7f8 fd7d 	bl	8000288 <__aeabi_dsub>
 800778e:	e9da 8900 	ldrd	r8, r9, [sl]
 8007792:	4602      	mov	r2, r0
 8007794:	460b      	mov	r3, r1
 8007796:	4640      	mov	r0, r8
 8007798:	4649      	mov	r1, r9
 800779a:	f7f9 f9a9 	bl	8000af0 <__aeabi_dcmple>
 800779e:	b140      	cbz	r0, 80077b2 <__ieee754_sqrt+0x15e>
 80077a0:	f1b4 3fff 	cmp.w	r4, #4294967295
 80077a4:	e9da 0100 	ldrd	r0, r1, [sl]
 80077a8:	e9db 2300 	ldrd	r2, r3, [fp]
 80077ac:	d111      	bne.n	80077d2 <__ieee754_sqrt+0x17e>
 80077ae:	3601      	adds	r6, #1
 80077b0:	463c      	mov	r4, r7
 80077b2:	1072      	asrs	r2, r6, #1
 80077b4:	0863      	lsrs	r3, r4, #1
 80077b6:	07f1      	lsls	r1, r6, #31
 80077b8:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 80077bc:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 80077c0:	bf48      	it	mi
 80077c2:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 80077c6:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 80077ca:	4618      	mov	r0, r3
 80077cc:	e756      	b.n	800767c <__ieee754_sqrt+0x28>
 80077ce:	4690      	mov	r8, r2
 80077d0:	e7be      	b.n	8007750 <__ieee754_sqrt+0xfc>
 80077d2:	f7f8 fd5b 	bl	800028c <__adddf3>
 80077d6:	e9da 8900 	ldrd	r8, r9, [sl]
 80077da:	4602      	mov	r2, r0
 80077dc:	460b      	mov	r3, r1
 80077de:	4640      	mov	r0, r8
 80077e0:	4649      	mov	r1, r9
 80077e2:	f7f9 f97b 	bl	8000adc <__aeabi_dcmplt>
 80077e6:	b120      	cbz	r0, 80077f2 <__ieee754_sqrt+0x19e>
 80077e8:	1ca0      	adds	r0, r4, #2
 80077ea:	bf08      	it	eq
 80077ec:	3601      	addeq	r6, #1
 80077ee:	3402      	adds	r4, #2
 80077f0:	e7df      	b.n	80077b2 <__ieee754_sqrt+0x15e>
 80077f2:	1c63      	adds	r3, r4, #1
 80077f4:	f023 0401 	bic.w	r4, r3, #1
 80077f8:	e7db      	b.n	80077b2 <__ieee754_sqrt+0x15e>
 80077fa:	bf00      	nop
 80077fc:	7ff00000 	.word	0x7ff00000
 8007800:	200000b0 	.word	0x200000b0
 8007804:	200000a8 	.word	0x200000a8

08007808 <__ieee754_pow>:
 8007808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800780c:	b091      	sub	sp, #68	@ 0x44
 800780e:	ed8d 1b00 	vstr	d1, [sp]
 8007812:	e9dd 1900 	ldrd	r1, r9, [sp]
 8007816:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800781a:	ea5a 0001 	orrs.w	r0, sl, r1
 800781e:	ec57 6b10 	vmov	r6, r7, d0
 8007822:	d113      	bne.n	800784c <__ieee754_pow+0x44>
 8007824:	19b3      	adds	r3, r6, r6
 8007826:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800782a:	4152      	adcs	r2, r2
 800782c:	4298      	cmp	r0, r3
 800782e:	4b98      	ldr	r3, [pc, #608]	@ (8007a90 <__ieee754_pow+0x288>)
 8007830:	4193      	sbcs	r3, r2
 8007832:	f080 84ea 	bcs.w	800820a <__ieee754_pow+0xa02>
 8007836:	e9dd 2300 	ldrd	r2, r3, [sp]
 800783a:	4630      	mov	r0, r6
 800783c:	4639      	mov	r1, r7
 800783e:	f7f8 fd25 	bl	800028c <__adddf3>
 8007842:	ec41 0b10 	vmov	d0, r0, r1
 8007846:	b011      	add	sp, #68	@ 0x44
 8007848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800784c:	4a91      	ldr	r2, [pc, #580]	@ (8007a94 <__ieee754_pow+0x28c>)
 800784e:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8007852:	4590      	cmp	r8, r2
 8007854:	463d      	mov	r5, r7
 8007856:	4633      	mov	r3, r6
 8007858:	d806      	bhi.n	8007868 <__ieee754_pow+0x60>
 800785a:	d101      	bne.n	8007860 <__ieee754_pow+0x58>
 800785c:	2e00      	cmp	r6, #0
 800785e:	d1ea      	bne.n	8007836 <__ieee754_pow+0x2e>
 8007860:	4592      	cmp	sl, r2
 8007862:	d801      	bhi.n	8007868 <__ieee754_pow+0x60>
 8007864:	d10e      	bne.n	8007884 <__ieee754_pow+0x7c>
 8007866:	b169      	cbz	r1, 8007884 <__ieee754_pow+0x7c>
 8007868:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800786c:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8007870:	431d      	orrs	r5, r3
 8007872:	d1e0      	bne.n	8007836 <__ieee754_pow+0x2e>
 8007874:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007878:	18db      	adds	r3, r3, r3
 800787a:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800787e:	4152      	adcs	r2, r2
 8007880:	429d      	cmp	r5, r3
 8007882:	e7d4      	b.n	800782e <__ieee754_pow+0x26>
 8007884:	2d00      	cmp	r5, #0
 8007886:	46c3      	mov	fp, r8
 8007888:	da3a      	bge.n	8007900 <__ieee754_pow+0xf8>
 800788a:	4a83      	ldr	r2, [pc, #524]	@ (8007a98 <__ieee754_pow+0x290>)
 800788c:	4592      	cmp	sl, r2
 800788e:	d84d      	bhi.n	800792c <__ieee754_pow+0x124>
 8007890:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8007894:	4592      	cmp	sl, r2
 8007896:	f240 84c7 	bls.w	8008228 <__ieee754_pow+0xa20>
 800789a:	ea4f 522a 	mov.w	r2, sl, asr #20
 800789e:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 80078a2:	2a14      	cmp	r2, #20
 80078a4:	dd0f      	ble.n	80078c6 <__ieee754_pow+0xbe>
 80078a6:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 80078aa:	fa21 f402 	lsr.w	r4, r1, r2
 80078ae:	fa04 f202 	lsl.w	r2, r4, r2
 80078b2:	428a      	cmp	r2, r1
 80078b4:	f040 84b8 	bne.w	8008228 <__ieee754_pow+0xa20>
 80078b8:	f004 0401 	and.w	r4, r4, #1
 80078bc:	f1c4 0402 	rsb	r4, r4, #2
 80078c0:	2900      	cmp	r1, #0
 80078c2:	d158      	bne.n	8007976 <__ieee754_pow+0x16e>
 80078c4:	e00e      	b.n	80078e4 <__ieee754_pow+0xdc>
 80078c6:	2900      	cmp	r1, #0
 80078c8:	d154      	bne.n	8007974 <__ieee754_pow+0x16c>
 80078ca:	f1c2 0214 	rsb	r2, r2, #20
 80078ce:	fa4a f402 	asr.w	r4, sl, r2
 80078d2:	fa04 f202 	lsl.w	r2, r4, r2
 80078d6:	4552      	cmp	r2, sl
 80078d8:	f040 84a3 	bne.w	8008222 <__ieee754_pow+0xa1a>
 80078dc:	f004 0401 	and.w	r4, r4, #1
 80078e0:	f1c4 0402 	rsb	r4, r4, #2
 80078e4:	4a6d      	ldr	r2, [pc, #436]	@ (8007a9c <__ieee754_pow+0x294>)
 80078e6:	4592      	cmp	sl, r2
 80078e8:	d12e      	bne.n	8007948 <__ieee754_pow+0x140>
 80078ea:	f1b9 0f00 	cmp.w	r9, #0
 80078ee:	f280 8494 	bge.w	800821a <__ieee754_pow+0xa12>
 80078f2:	496a      	ldr	r1, [pc, #424]	@ (8007a9c <__ieee754_pow+0x294>)
 80078f4:	4632      	mov	r2, r6
 80078f6:	463b      	mov	r3, r7
 80078f8:	2000      	movs	r0, #0
 80078fa:	f7f8 ffa7 	bl	800084c <__aeabi_ddiv>
 80078fe:	e7a0      	b.n	8007842 <__ieee754_pow+0x3a>
 8007900:	2400      	movs	r4, #0
 8007902:	bbc1      	cbnz	r1, 8007976 <__ieee754_pow+0x16e>
 8007904:	4a63      	ldr	r2, [pc, #396]	@ (8007a94 <__ieee754_pow+0x28c>)
 8007906:	4592      	cmp	sl, r2
 8007908:	d1ec      	bne.n	80078e4 <__ieee754_pow+0xdc>
 800790a:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 800790e:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8007912:	431a      	orrs	r2, r3
 8007914:	f000 8479 	beq.w	800820a <__ieee754_pow+0xa02>
 8007918:	4b61      	ldr	r3, [pc, #388]	@ (8007aa0 <__ieee754_pow+0x298>)
 800791a:	4598      	cmp	r8, r3
 800791c:	d908      	bls.n	8007930 <__ieee754_pow+0x128>
 800791e:	f1b9 0f00 	cmp.w	r9, #0
 8007922:	f2c0 8476 	blt.w	8008212 <__ieee754_pow+0xa0a>
 8007926:	e9dd 0100 	ldrd	r0, r1, [sp]
 800792a:	e78a      	b.n	8007842 <__ieee754_pow+0x3a>
 800792c:	2402      	movs	r4, #2
 800792e:	e7e8      	b.n	8007902 <__ieee754_pow+0xfa>
 8007930:	f1b9 0f00 	cmp.w	r9, #0
 8007934:	f04f 0000 	mov.w	r0, #0
 8007938:	f04f 0100 	mov.w	r1, #0
 800793c:	da81      	bge.n	8007842 <__ieee754_pow+0x3a>
 800793e:	e9dd 0300 	ldrd	r0, r3, [sp]
 8007942:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8007946:	e77c      	b.n	8007842 <__ieee754_pow+0x3a>
 8007948:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800794c:	d106      	bne.n	800795c <__ieee754_pow+0x154>
 800794e:	4632      	mov	r2, r6
 8007950:	463b      	mov	r3, r7
 8007952:	4630      	mov	r0, r6
 8007954:	4639      	mov	r1, r7
 8007956:	f7f8 fe4f 	bl	80005f8 <__aeabi_dmul>
 800795a:	e772      	b.n	8007842 <__ieee754_pow+0x3a>
 800795c:	4a51      	ldr	r2, [pc, #324]	@ (8007aa4 <__ieee754_pow+0x29c>)
 800795e:	4591      	cmp	r9, r2
 8007960:	d109      	bne.n	8007976 <__ieee754_pow+0x16e>
 8007962:	2d00      	cmp	r5, #0
 8007964:	db07      	blt.n	8007976 <__ieee754_pow+0x16e>
 8007966:	ec47 6b10 	vmov	d0, r6, r7
 800796a:	b011      	add	sp, #68	@ 0x44
 800796c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007970:	f7ff be70 	b.w	8007654 <__ieee754_sqrt>
 8007974:	2400      	movs	r4, #0
 8007976:	ec47 6b10 	vmov	d0, r6, r7
 800797a:	9302      	str	r3, [sp, #8]
 800797c:	f000 fc88 	bl	8008290 <fabs>
 8007980:	9b02      	ldr	r3, [sp, #8]
 8007982:	ec51 0b10 	vmov	r0, r1, d0
 8007986:	bb53      	cbnz	r3, 80079de <__ieee754_pow+0x1d6>
 8007988:	4b44      	ldr	r3, [pc, #272]	@ (8007a9c <__ieee754_pow+0x294>)
 800798a:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 800798e:	429a      	cmp	r2, r3
 8007990:	d002      	beq.n	8007998 <__ieee754_pow+0x190>
 8007992:	f1b8 0f00 	cmp.w	r8, #0
 8007996:	d122      	bne.n	80079de <__ieee754_pow+0x1d6>
 8007998:	f1b9 0f00 	cmp.w	r9, #0
 800799c:	da05      	bge.n	80079aa <__ieee754_pow+0x1a2>
 800799e:	4602      	mov	r2, r0
 80079a0:	460b      	mov	r3, r1
 80079a2:	2000      	movs	r0, #0
 80079a4:	493d      	ldr	r1, [pc, #244]	@ (8007a9c <__ieee754_pow+0x294>)
 80079a6:	f7f8 ff51 	bl	800084c <__aeabi_ddiv>
 80079aa:	2d00      	cmp	r5, #0
 80079ac:	f6bf af49 	bge.w	8007842 <__ieee754_pow+0x3a>
 80079b0:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 80079b4:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 80079b8:	ea58 0804 	orrs.w	r8, r8, r4
 80079bc:	d108      	bne.n	80079d0 <__ieee754_pow+0x1c8>
 80079be:	4602      	mov	r2, r0
 80079c0:	460b      	mov	r3, r1
 80079c2:	4610      	mov	r0, r2
 80079c4:	4619      	mov	r1, r3
 80079c6:	f7f8 fc5f 	bl	8000288 <__aeabi_dsub>
 80079ca:	4602      	mov	r2, r0
 80079cc:	460b      	mov	r3, r1
 80079ce:	e794      	b.n	80078fa <__ieee754_pow+0xf2>
 80079d0:	2c01      	cmp	r4, #1
 80079d2:	f47f af36 	bne.w	8007842 <__ieee754_pow+0x3a>
 80079d6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80079da:	4619      	mov	r1, r3
 80079dc:	e731      	b.n	8007842 <__ieee754_pow+0x3a>
 80079de:	0feb      	lsrs	r3, r5, #31
 80079e0:	3b01      	subs	r3, #1
 80079e2:	ea53 0204 	orrs.w	r2, r3, r4
 80079e6:	d102      	bne.n	80079ee <__ieee754_pow+0x1e6>
 80079e8:	4632      	mov	r2, r6
 80079ea:	463b      	mov	r3, r7
 80079ec:	e7e9      	b.n	80079c2 <__ieee754_pow+0x1ba>
 80079ee:	3c01      	subs	r4, #1
 80079f0:	431c      	orrs	r4, r3
 80079f2:	d016      	beq.n	8007a22 <__ieee754_pow+0x21a>
 80079f4:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 8007a80 <__ieee754_pow+0x278>
 80079f8:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 80079fc:	ed8d 7b02 	vstr	d7, [sp, #8]
 8007a00:	f240 8112 	bls.w	8007c28 <__ieee754_pow+0x420>
 8007a04:	4b28      	ldr	r3, [pc, #160]	@ (8007aa8 <__ieee754_pow+0x2a0>)
 8007a06:	459a      	cmp	sl, r3
 8007a08:	4b25      	ldr	r3, [pc, #148]	@ (8007aa0 <__ieee754_pow+0x298>)
 8007a0a:	d916      	bls.n	8007a3a <__ieee754_pow+0x232>
 8007a0c:	4598      	cmp	r8, r3
 8007a0e:	d80b      	bhi.n	8007a28 <__ieee754_pow+0x220>
 8007a10:	f1b9 0f00 	cmp.w	r9, #0
 8007a14:	da0b      	bge.n	8007a2e <__ieee754_pow+0x226>
 8007a16:	2000      	movs	r0, #0
 8007a18:	b011      	add	sp, #68	@ 0x44
 8007a1a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a1e:	f000 bcf3 	b.w	8008408 <__math_oflow>
 8007a22:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 8007a88 <__ieee754_pow+0x280>
 8007a26:	e7e7      	b.n	80079f8 <__ieee754_pow+0x1f0>
 8007a28:	f1b9 0f00 	cmp.w	r9, #0
 8007a2c:	dcf3      	bgt.n	8007a16 <__ieee754_pow+0x20e>
 8007a2e:	2000      	movs	r0, #0
 8007a30:	b011      	add	sp, #68	@ 0x44
 8007a32:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a36:	f000 bcdf 	b.w	80083f8 <__math_uflow>
 8007a3a:	4598      	cmp	r8, r3
 8007a3c:	d20c      	bcs.n	8007a58 <__ieee754_pow+0x250>
 8007a3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a42:	2200      	movs	r2, #0
 8007a44:	2300      	movs	r3, #0
 8007a46:	f7f9 f849 	bl	8000adc <__aeabi_dcmplt>
 8007a4a:	3800      	subs	r0, #0
 8007a4c:	bf18      	it	ne
 8007a4e:	2001      	movne	r0, #1
 8007a50:	f1b9 0f00 	cmp.w	r9, #0
 8007a54:	daec      	bge.n	8007a30 <__ieee754_pow+0x228>
 8007a56:	e7df      	b.n	8007a18 <__ieee754_pow+0x210>
 8007a58:	4b10      	ldr	r3, [pc, #64]	@ (8007a9c <__ieee754_pow+0x294>)
 8007a5a:	4598      	cmp	r8, r3
 8007a5c:	f04f 0200 	mov.w	r2, #0
 8007a60:	d924      	bls.n	8007aac <__ieee754_pow+0x2a4>
 8007a62:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a66:	2300      	movs	r3, #0
 8007a68:	f7f9 f838 	bl	8000adc <__aeabi_dcmplt>
 8007a6c:	3800      	subs	r0, #0
 8007a6e:	bf18      	it	ne
 8007a70:	2001      	movne	r0, #1
 8007a72:	f1b9 0f00 	cmp.w	r9, #0
 8007a76:	dccf      	bgt.n	8007a18 <__ieee754_pow+0x210>
 8007a78:	e7da      	b.n	8007a30 <__ieee754_pow+0x228>
 8007a7a:	bf00      	nop
 8007a7c:	f3af 8000 	nop.w
 8007a80:	00000000 	.word	0x00000000
 8007a84:	3ff00000 	.word	0x3ff00000
 8007a88:	00000000 	.word	0x00000000
 8007a8c:	bff00000 	.word	0xbff00000
 8007a90:	fff00000 	.word	0xfff00000
 8007a94:	7ff00000 	.word	0x7ff00000
 8007a98:	433fffff 	.word	0x433fffff
 8007a9c:	3ff00000 	.word	0x3ff00000
 8007aa0:	3fefffff 	.word	0x3fefffff
 8007aa4:	3fe00000 	.word	0x3fe00000
 8007aa8:	43f00000 	.word	0x43f00000
 8007aac:	4b5a      	ldr	r3, [pc, #360]	@ (8007c18 <__ieee754_pow+0x410>)
 8007aae:	f7f8 fbeb 	bl	8000288 <__aeabi_dsub>
 8007ab2:	a351      	add	r3, pc, #324	@ (adr r3, 8007bf8 <__ieee754_pow+0x3f0>)
 8007ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ab8:	4604      	mov	r4, r0
 8007aba:	460d      	mov	r5, r1
 8007abc:	f7f8 fd9c 	bl	80005f8 <__aeabi_dmul>
 8007ac0:	a34f      	add	r3, pc, #316	@ (adr r3, 8007c00 <__ieee754_pow+0x3f8>)
 8007ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ac6:	4606      	mov	r6, r0
 8007ac8:	460f      	mov	r7, r1
 8007aca:	4620      	mov	r0, r4
 8007acc:	4629      	mov	r1, r5
 8007ace:	f7f8 fd93 	bl	80005f8 <__aeabi_dmul>
 8007ad2:	4b52      	ldr	r3, [pc, #328]	@ (8007c1c <__ieee754_pow+0x414>)
 8007ad4:	4682      	mov	sl, r0
 8007ad6:	468b      	mov	fp, r1
 8007ad8:	2200      	movs	r2, #0
 8007ada:	4620      	mov	r0, r4
 8007adc:	4629      	mov	r1, r5
 8007ade:	f7f8 fd8b 	bl	80005f8 <__aeabi_dmul>
 8007ae2:	4602      	mov	r2, r0
 8007ae4:	460b      	mov	r3, r1
 8007ae6:	a148      	add	r1, pc, #288	@ (adr r1, 8007c08 <__ieee754_pow+0x400>)
 8007ae8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007aec:	f7f8 fbcc 	bl	8000288 <__aeabi_dsub>
 8007af0:	4622      	mov	r2, r4
 8007af2:	462b      	mov	r3, r5
 8007af4:	f7f8 fd80 	bl	80005f8 <__aeabi_dmul>
 8007af8:	4602      	mov	r2, r0
 8007afa:	460b      	mov	r3, r1
 8007afc:	2000      	movs	r0, #0
 8007afe:	4948      	ldr	r1, [pc, #288]	@ (8007c20 <__ieee754_pow+0x418>)
 8007b00:	f7f8 fbc2 	bl	8000288 <__aeabi_dsub>
 8007b04:	4622      	mov	r2, r4
 8007b06:	4680      	mov	r8, r0
 8007b08:	4689      	mov	r9, r1
 8007b0a:	462b      	mov	r3, r5
 8007b0c:	4620      	mov	r0, r4
 8007b0e:	4629      	mov	r1, r5
 8007b10:	f7f8 fd72 	bl	80005f8 <__aeabi_dmul>
 8007b14:	4602      	mov	r2, r0
 8007b16:	460b      	mov	r3, r1
 8007b18:	4640      	mov	r0, r8
 8007b1a:	4649      	mov	r1, r9
 8007b1c:	f7f8 fd6c 	bl	80005f8 <__aeabi_dmul>
 8007b20:	a33b      	add	r3, pc, #236	@ (adr r3, 8007c10 <__ieee754_pow+0x408>)
 8007b22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b26:	f7f8 fd67 	bl	80005f8 <__aeabi_dmul>
 8007b2a:	4602      	mov	r2, r0
 8007b2c:	460b      	mov	r3, r1
 8007b2e:	4650      	mov	r0, sl
 8007b30:	4659      	mov	r1, fp
 8007b32:	f7f8 fba9 	bl	8000288 <__aeabi_dsub>
 8007b36:	4602      	mov	r2, r0
 8007b38:	460b      	mov	r3, r1
 8007b3a:	4680      	mov	r8, r0
 8007b3c:	4689      	mov	r9, r1
 8007b3e:	4630      	mov	r0, r6
 8007b40:	4639      	mov	r1, r7
 8007b42:	f7f8 fba3 	bl	800028c <__adddf3>
 8007b46:	2400      	movs	r4, #0
 8007b48:	4632      	mov	r2, r6
 8007b4a:	463b      	mov	r3, r7
 8007b4c:	4620      	mov	r0, r4
 8007b4e:	460d      	mov	r5, r1
 8007b50:	f7f8 fb9a 	bl	8000288 <__aeabi_dsub>
 8007b54:	4602      	mov	r2, r0
 8007b56:	460b      	mov	r3, r1
 8007b58:	4640      	mov	r0, r8
 8007b5a:	4649      	mov	r1, r9
 8007b5c:	f7f8 fb94 	bl	8000288 <__aeabi_dsub>
 8007b60:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b64:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007b68:	2300      	movs	r3, #0
 8007b6a:	9304      	str	r3, [sp, #16]
 8007b6c:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8007b70:	4606      	mov	r6, r0
 8007b72:	460f      	mov	r7, r1
 8007b74:	4652      	mov	r2, sl
 8007b76:	465b      	mov	r3, fp
 8007b78:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b7c:	f7f8 fb84 	bl	8000288 <__aeabi_dsub>
 8007b80:	4622      	mov	r2, r4
 8007b82:	462b      	mov	r3, r5
 8007b84:	f7f8 fd38 	bl	80005f8 <__aeabi_dmul>
 8007b88:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b8c:	4680      	mov	r8, r0
 8007b8e:	4689      	mov	r9, r1
 8007b90:	4630      	mov	r0, r6
 8007b92:	4639      	mov	r1, r7
 8007b94:	f7f8 fd30 	bl	80005f8 <__aeabi_dmul>
 8007b98:	4602      	mov	r2, r0
 8007b9a:	460b      	mov	r3, r1
 8007b9c:	4640      	mov	r0, r8
 8007b9e:	4649      	mov	r1, r9
 8007ba0:	f7f8 fb74 	bl	800028c <__adddf3>
 8007ba4:	4652      	mov	r2, sl
 8007ba6:	465b      	mov	r3, fp
 8007ba8:	4606      	mov	r6, r0
 8007baa:	460f      	mov	r7, r1
 8007bac:	4620      	mov	r0, r4
 8007bae:	4629      	mov	r1, r5
 8007bb0:	f7f8 fd22 	bl	80005f8 <__aeabi_dmul>
 8007bb4:	460b      	mov	r3, r1
 8007bb6:	4602      	mov	r2, r0
 8007bb8:	4680      	mov	r8, r0
 8007bba:	4689      	mov	r9, r1
 8007bbc:	4630      	mov	r0, r6
 8007bbe:	4639      	mov	r1, r7
 8007bc0:	f7f8 fb64 	bl	800028c <__adddf3>
 8007bc4:	4b17      	ldr	r3, [pc, #92]	@ (8007c24 <__ieee754_pow+0x41c>)
 8007bc6:	4299      	cmp	r1, r3
 8007bc8:	4604      	mov	r4, r0
 8007bca:	460d      	mov	r5, r1
 8007bcc:	468a      	mov	sl, r1
 8007bce:	468b      	mov	fp, r1
 8007bd0:	f340 82ef 	ble.w	80081b2 <__ieee754_pow+0x9aa>
 8007bd4:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8007bd8:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8007bdc:	4303      	orrs	r3, r0
 8007bde:	f000 81e8 	beq.w	8007fb2 <__ieee754_pow+0x7aa>
 8007be2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007be6:	2200      	movs	r2, #0
 8007be8:	2300      	movs	r3, #0
 8007bea:	f7f8 ff77 	bl	8000adc <__aeabi_dcmplt>
 8007bee:	3800      	subs	r0, #0
 8007bf0:	bf18      	it	ne
 8007bf2:	2001      	movne	r0, #1
 8007bf4:	e710      	b.n	8007a18 <__ieee754_pow+0x210>
 8007bf6:	bf00      	nop
 8007bf8:	60000000 	.word	0x60000000
 8007bfc:	3ff71547 	.word	0x3ff71547
 8007c00:	f85ddf44 	.word	0xf85ddf44
 8007c04:	3e54ae0b 	.word	0x3e54ae0b
 8007c08:	55555555 	.word	0x55555555
 8007c0c:	3fd55555 	.word	0x3fd55555
 8007c10:	652b82fe 	.word	0x652b82fe
 8007c14:	3ff71547 	.word	0x3ff71547
 8007c18:	3ff00000 	.word	0x3ff00000
 8007c1c:	3fd00000 	.word	0x3fd00000
 8007c20:	3fe00000 	.word	0x3fe00000
 8007c24:	408fffff 	.word	0x408fffff
 8007c28:	4bd5      	ldr	r3, [pc, #852]	@ (8007f80 <__ieee754_pow+0x778>)
 8007c2a:	402b      	ands	r3, r5
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	b92b      	cbnz	r3, 8007c3c <__ieee754_pow+0x434>
 8007c30:	4bd4      	ldr	r3, [pc, #848]	@ (8007f84 <__ieee754_pow+0x77c>)
 8007c32:	f7f8 fce1 	bl	80005f8 <__aeabi_dmul>
 8007c36:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 8007c3a:	468b      	mov	fp, r1
 8007c3c:	ea4f 532b 	mov.w	r3, fp, asr #20
 8007c40:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8007c44:	4413      	add	r3, r2
 8007c46:	930a      	str	r3, [sp, #40]	@ 0x28
 8007c48:	4bcf      	ldr	r3, [pc, #828]	@ (8007f88 <__ieee754_pow+0x780>)
 8007c4a:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8007c4e:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8007c52:	459b      	cmp	fp, r3
 8007c54:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8007c58:	dd08      	ble.n	8007c6c <__ieee754_pow+0x464>
 8007c5a:	4bcc      	ldr	r3, [pc, #816]	@ (8007f8c <__ieee754_pow+0x784>)
 8007c5c:	459b      	cmp	fp, r3
 8007c5e:	f340 81a5 	ble.w	8007fac <__ieee754_pow+0x7a4>
 8007c62:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c64:	3301      	adds	r3, #1
 8007c66:	930a      	str	r3, [sp, #40]	@ 0x28
 8007c68:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8007c6c:	f04f 0a00 	mov.w	sl, #0
 8007c70:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8007c74:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007c76:	4bc6      	ldr	r3, [pc, #792]	@ (8007f90 <__ieee754_pow+0x788>)
 8007c78:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007c7c:	ed93 7b00 	vldr	d7, [r3]
 8007c80:	4629      	mov	r1, r5
 8007c82:	ec53 2b17 	vmov	r2, r3, d7
 8007c86:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007c8a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007c8e:	f7f8 fafb 	bl	8000288 <__aeabi_dsub>
 8007c92:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007c96:	4606      	mov	r6, r0
 8007c98:	460f      	mov	r7, r1
 8007c9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007c9e:	f7f8 faf5 	bl	800028c <__adddf3>
 8007ca2:	4602      	mov	r2, r0
 8007ca4:	460b      	mov	r3, r1
 8007ca6:	2000      	movs	r0, #0
 8007ca8:	49ba      	ldr	r1, [pc, #744]	@ (8007f94 <__ieee754_pow+0x78c>)
 8007caa:	f7f8 fdcf 	bl	800084c <__aeabi_ddiv>
 8007cae:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8007cb2:	4602      	mov	r2, r0
 8007cb4:	460b      	mov	r3, r1
 8007cb6:	4630      	mov	r0, r6
 8007cb8:	4639      	mov	r1, r7
 8007cba:	f7f8 fc9d 	bl	80005f8 <__aeabi_dmul>
 8007cbe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007cc2:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8007cc6:	106d      	asrs	r5, r5, #1
 8007cc8:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8007ccc:	f04f 0b00 	mov.w	fp, #0
 8007cd0:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8007cd4:	4661      	mov	r1, ip
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8007cdc:	4658      	mov	r0, fp
 8007cde:	46e1      	mov	r9, ip
 8007ce0:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8007ce4:	4614      	mov	r4, r2
 8007ce6:	461d      	mov	r5, r3
 8007ce8:	f7f8 fc86 	bl	80005f8 <__aeabi_dmul>
 8007cec:	4602      	mov	r2, r0
 8007cee:	460b      	mov	r3, r1
 8007cf0:	4630      	mov	r0, r6
 8007cf2:	4639      	mov	r1, r7
 8007cf4:	f7f8 fac8 	bl	8000288 <__aeabi_dsub>
 8007cf8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007cfc:	4606      	mov	r6, r0
 8007cfe:	460f      	mov	r7, r1
 8007d00:	4620      	mov	r0, r4
 8007d02:	4629      	mov	r1, r5
 8007d04:	f7f8 fac0 	bl	8000288 <__aeabi_dsub>
 8007d08:	4602      	mov	r2, r0
 8007d0a:	460b      	mov	r3, r1
 8007d0c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007d10:	f7f8 faba 	bl	8000288 <__aeabi_dsub>
 8007d14:	465a      	mov	r2, fp
 8007d16:	464b      	mov	r3, r9
 8007d18:	f7f8 fc6e 	bl	80005f8 <__aeabi_dmul>
 8007d1c:	4602      	mov	r2, r0
 8007d1e:	460b      	mov	r3, r1
 8007d20:	4630      	mov	r0, r6
 8007d22:	4639      	mov	r1, r7
 8007d24:	f7f8 fab0 	bl	8000288 <__aeabi_dsub>
 8007d28:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007d2c:	f7f8 fc64 	bl	80005f8 <__aeabi_dmul>
 8007d30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d34:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007d38:	4610      	mov	r0, r2
 8007d3a:	4619      	mov	r1, r3
 8007d3c:	f7f8 fc5c 	bl	80005f8 <__aeabi_dmul>
 8007d40:	a37d      	add	r3, pc, #500	@ (adr r3, 8007f38 <__ieee754_pow+0x730>)
 8007d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d46:	4604      	mov	r4, r0
 8007d48:	460d      	mov	r5, r1
 8007d4a:	f7f8 fc55 	bl	80005f8 <__aeabi_dmul>
 8007d4e:	a37c      	add	r3, pc, #496	@ (adr r3, 8007f40 <__ieee754_pow+0x738>)
 8007d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d54:	f7f8 fa9a 	bl	800028c <__adddf3>
 8007d58:	4622      	mov	r2, r4
 8007d5a:	462b      	mov	r3, r5
 8007d5c:	f7f8 fc4c 	bl	80005f8 <__aeabi_dmul>
 8007d60:	a379      	add	r3, pc, #484	@ (adr r3, 8007f48 <__ieee754_pow+0x740>)
 8007d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d66:	f7f8 fa91 	bl	800028c <__adddf3>
 8007d6a:	4622      	mov	r2, r4
 8007d6c:	462b      	mov	r3, r5
 8007d6e:	f7f8 fc43 	bl	80005f8 <__aeabi_dmul>
 8007d72:	a377      	add	r3, pc, #476	@ (adr r3, 8007f50 <__ieee754_pow+0x748>)
 8007d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d78:	f7f8 fa88 	bl	800028c <__adddf3>
 8007d7c:	4622      	mov	r2, r4
 8007d7e:	462b      	mov	r3, r5
 8007d80:	f7f8 fc3a 	bl	80005f8 <__aeabi_dmul>
 8007d84:	a374      	add	r3, pc, #464	@ (adr r3, 8007f58 <__ieee754_pow+0x750>)
 8007d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d8a:	f7f8 fa7f 	bl	800028c <__adddf3>
 8007d8e:	4622      	mov	r2, r4
 8007d90:	462b      	mov	r3, r5
 8007d92:	f7f8 fc31 	bl	80005f8 <__aeabi_dmul>
 8007d96:	a372      	add	r3, pc, #456	@ (adr r3, 8007f60 <__ieee754_pow+0x758>)
 8007d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d9c:	f7f8 fa76 	bl	800028c <__adddf3>
 8007da0:	4622      	mov	r2, r4
 8007da2:	4606      	mov	r6, r0
 8007da4:	460f      	mov	r7, r1
 8007da6:	462b      	mov	r3, r5
 8007da8:	4620      	mov	r0, r4
 8007daa:	4629      	mov	r1, r5
 8007dac:	f7f8 fc24 	bl	80005f8 <__aeabi_dmul>
 8007db0:	4602      	mov	r2, r0
 8007db2:	460b      	mov	r3, r1
 8007db4:	4630      	mov	r0, r6
 8007db6:	4639      	mov	r1, r7
 8007db8:	f7f8 fc1e 	bl	80005f8 <__aeabi_dmul>
 8007dbc:	465a      	mov	r2, fp
 8007dbe:	4604      	mov	r4, r0
 8007dc0:	460d      	mov	r5, r1
 8007dc2:	464b      	mov	r3, r9
 8007dc4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007dc8:	f7f8 fa60 	bl	800028c <__adddf3>
 8007dcc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007dd0:	f7f8 fc12 	bl	80005f8 <__aeabi_dmul>
 8007dd4:	4622      	mov	r2, r4
 8007dd6:	462b      	mov	r3, r5
 8007dd8:	f7f8 fa58 	bl	800028c <__adddf3>
 8007ddc:	465a      	mov	r2, fp
 8007dde:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007de2:	464b      	mov	r3, r9
 8007de4:	4658      	mov	r0, fp
 8007de6:	4649      	mov	r1, r9
 8007de8:	f7f8 fc06 	bl	80005f8 <__aeabi_dmul>
 8007dec:	4b6a      	ldr	r3, [pc, #424]	@ (8007f98 <__ieee754_pow+0x790>)
 8007dee:	2200      	movs	r2, #0
 8007df0:	4606      	mov	r6, r0
 8007df2:	460f      	mov	r7, r1
 8007df4:	f7f8 fa4a 	bl	800028c <__adddf3>
 8007df8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007dfc:	f7f8 fa46 	bl	800028c <__adddf3>
 8007e00:	46d8      	mov	r8, fp
 8007e02:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8007e06:	460d      	mov	r5, r1
 8007e08:	465a      	mov	r2, fp
 8007e0a:	460b      	mov	r3, r1
 8007e0c:	4640      	mov	r0, r8
 8007e0e:	4649      	mov	r1, r9
 8007e10:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8007e14:	f7f8 fbf0 	bl	80005f8 <__aeabi_dmul>
 8007e18:	465c      	mov	r4, fp
 8007e1a:	4680      	mov	r8, r0
 8007e1c:	4689      	mov	r9, r1
 8007e1e:	4b5e      	ldr	r3, [pc, #376]	@ (8007f98 <__ieee754_pow+0x790>)
 8007e20:	2200      	movs	r2, #0
 8007e22:	4620      	mov	r0, r4
 8007e24:	4629      	mov	r1, r5
 8007e26:	f7f8 fa2f 	bl	8000288 <__aeabi_dsub>
 8007e2a:	4632      	mov	r2, r6
 8007e2c:	463b      	mov	r3, r7
 8007e2e:	f7f8 fa2b 	bl	8000288 <__aeabi_dsub>
 8007e32:	4602      	mov	r2, r0
 8007e34:	460b      	mov	r3, r1
 8007e36:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007e3a:	f7f8 fa25 	bl	8000288 <__aeabi_dsub>
 8007e3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e42:	f7f8 fbd9 	bl	80005f8 <__aeabi_dmul>
 8007e46:	4622      	mov	r2, r4
 8007e48:	4606      	mov	r6, r0
 8007e4a:	460f      	mov	r7, r1
 8007e4c:	462b      	mov	r3, r5
 8007e4e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007e52:	f7f8 fbd1 	bl	80005f8 <__aeabi_dmul>
 8007e56:	4602      	mov	r2, r0
 8007e58:	460b      	mov	r3, r1
 8007e5a:	4630      	mov	r0, r6
 8007e5c:	4639      	mov	r1, r7
 8007e5e:	f7f8 fa15 	bl	800028c <__adddf3>
 8007e62:	4606      	mov	r6, r0
 8007e64:	460f      	mov	r7, r1
 8007e66:	4602      	mov	r2, r0
 8007e68:	460b      	mov	r3, r1
 8007e6a:	4640      	mov	r0, r8
 8007e6c:	4649      	mov	r1, r9
 8007e6e:	f7f8 fa0d 	bl	800028c <__adddf3>
 8007e72:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8007e76:	a33c      	add	r3, pc, #240	@ (adr r3, 8007f68 <__ieee754_pow+0x760>)
 8007e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e7c:	4658      	mov	r0, fp
 8007e7e:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8007e82:	460d      	mov	r5, r1
 8007e84:	f7f8 fbb8 	bl	80005f8 <__aeabi_dmul>
 8007e88:	465c      	mov	r4, fp
 8007e8a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007e8e:	4642      	mov	r2, r8
 8007e90:	464b      	mov	r3, r9
 8007e92:	4620      	mov	r0, r4
 8007e94:	4629      	mov	r1, r5
 8007e96:	f7f8 f9f7 	bl	8000288 <__aeabi_dsub>
 8007e9a:	4602      	mov	r2, r0
 8007e9c:	460b      	mov	r3, r1
 8007e9e:	4630      	mov	r0, r6
 8007ea0:	4639      	mov	r1, r7
 8007ea2:	f7f8 f9f1 	bl	8000288 <__aeabi_dsub>
 8007ea6:	a332      	add	r3, pc, #200	@ (adr r3, 8007f70 <__ieee754_pow+0x768>)
 8007ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eac:	f7f8 fba4 	bl	80005f8 <__aeabi_dmul>
 8007eb0:	a331      	add	r3, pc, #196	@ (adr r3, 8007f78 <__ieee754_pow+0x770>)
 8007eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eb6:	4606      	mov	r6, r0
 8007eb8:	460f      	mov	r7, r1
 8007eba:	4620      	mov	r0, r4
 8007ebc:	4629      	mov	r1, r5
 8007ebe:	f7f8 fb9b 	bl	80005f8 <__aeabi_dmul>
 8007ec2:	4602      	mov	r2, r0
 8007ec4:	460b      	mov	r3, r1
 8007ec6:	4630      	mov	r0, r6
 8007ec8:	4639      	mov	r1, r7
 8007eca:	f7f8 f9df 	bl	800028c <__adddf3>
 8007ece:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007ed0:	4b32      	ldr	r3, [pc, #200]	@ (8007f9c <__ieee754_pow+0x794>)
 8007ed2:	4413      	add	r3, r2
 8007ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ed8:	f7f8 f9d8 	bl	800028c <__adddf3>
 8007edc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007ee0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007ee2:	f7f8 fb1f 	bl	8000524 <__aeabi_i2d>
 8007ee6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007ee8:	4b2d      	ldr	r3, [pc, #180]	@ (8007fa0 <__ieee754_pow+0x798>)
 8007eea:	4413      	add	r3, r2
 8007eec:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007ef0:	4606      	mov	r6, r0
 8007ef2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007ef6:	460f      	mov	r7, r1
 8007ef8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007efc:	f7f8 f9c6 	bl	800028c <__adddf3>
 8007f00:	4642      	mov	r2, r8
 8007f02:	464b      	mov	r3, r9
 8007f04:	f7f8 f9c2 	bl	800028c <__adddf3>
 8007f08:	4632      	mov	r2, r6
 8007f0a:	463b      	mov	r3, r7
 8007f0c:	f7f8 f9be 	bl	800028c <__adddf3>
 8007f10:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8007f14:	4632      	mov	r2, r6
 8007f16:	463b      	mov	r3, r7
 8007f18:	4658      	mov	r0, fp
 8007f1a:	460d      	mov	r5, r1
 8007f1c:	f7f8 f9b4 	bl	8000288 <__aeabi_dsub>
 8007f20:	4642      	mov	r2, r8
 8007f22:	464b      	mov	r3, r9
 8007f24:	f7f8 f9b0 	bl	8000288 <__aeabi_dsub>
 8007f28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f2c:	f7f8 f9ac 	bl	8000288 <__aeabi_dsub>
 8007f30:	465c      	mov	r4, fp
 8007f32:	4602      	mov	r2, r0
 8007f34:	e036      	b.n	8007fa4 <__ieee754_pow+0x79c>
 8007f36:	bf00      	nop
 8007f38:	4a454eef 	.word	0x4a454eef
 8007f3c:	3fca7e28 	.word	0x3fca7e28
 8007f40:	93c9db65 	.word	0x93c9db65
 8007f44:	3fcd864a 	.word	0x3fcd864a
 8007f48:	a91d4101 	.word	0xa91d4101
 8007f4c:	3fd17460 	.word	0x3fd17460
 8007f50:	518f264d 	.word	0x518f264d
 8007f54:	3fd55555 	.word	0x3fd55555
 8007f58:	db6fabff 	.word	0xdb6fabff
 8007f5c:	3fdb6db6 	.word	0x3fdb6db6
 8007f60:	33333303 	.word	0x33333303
 8007f64:	3fe33333 	.word	0x3fe33333
 8007f68:	e0000000 	.word	0xe0000000
 8007f6c:	3feec709 	.word	0x3feec709
 8007f70:	dc3a03fd 	.word	0xdc3a03fd
 8007f74:	3feec709 	.word	0x3feec709
 8007f78:	145b01f5 	.word	0x145b01f5
 8007f7c:	be3e2fe0 	.word	0xbe3e2fe0
 8007f80:	7ff00000 	.word	0x7ff00000
 8007f84:	43400000 	.word	0x43400000
 8007f88:	0003988e 	.word	0x0003988e
 8007f8c:	000bb679 	.word	0x000bb679
 8007f90:	080086d8 	.word	0x080086d8
 8007f94:	3ff00000 	.word	0x3ff00000
 8007f98:	40080000 	.word	0x40080000
 8007f9c:	080086b8 	.word	0x080086b8
 8007fa0:	080086c8 	.word	0x080086c8
 8007fa4:	460b      	mov	r3, r1
 8007fa6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007faa:	e5d7      	b.n	8007b5c <__ieee754_pow+0x354>
 8007fac:	f04f 0a01 	mov.w	sl, #1
 8007fb0:	e65e      	b.n	8007c70 <__ieee754_pow+0x468>
 8007fb2:	a3b4      	add	r3, pc, #720	@ (adr r3, 8008284 <__ieee754_pow+0xa7c>)
 8007fb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fb8:	4630      	mov	r0, r6
 8007fba:	4639      	mov	r1, r7
 8007fbc:	f7f8 f966 	bl	800028c <__adddf3>
 8007fc0:	4642      	mov	r2, r8
 8007fc2:	e9cd 0100 	strd	r0, r1, [sp]
 8007fc6:	464b      	mov	r3, r9
 8007fc8:	4620      	mov	r0, r4
 8007fca:	4629      	mov	r1, r5
 8007fcc:	f7f8 f95c 	bl	8000288 <__aeabi_dsub>
 8007fd0:	4602      	mov	r2, r0
 8007fd2:	460b      	mov	r3, r1
 8007fd4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007fd8:	f7f8 fd9e 	bl	8000b18 <__aeabi_dcmpgt>
 8007fdc:	2800      	cmp	r0, #0
 8007fde:	f47f ae00 	bne.w	8007be2 <__ieee754_pow+0x3da>
 8007fe2:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8007fe6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8007fea:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8007fee:	fa43 fa0a 	asr.w	sl, r3, sl
 8007ff2:	44da      	add	sl, fp
 8007ff4:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8007ff8:	489d      	ldr	r0, [pc, #628]	@ (8008270 <__ieee754_pow+0xa68>)
 8007ffa:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8007ffe:	4108      	asrs	r0, r1
 8008000:	ea00 030a 	and.w	r3, r0, sl
 8008004:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8008008:	f1c1 0114 	rsb	r1, r1, #20
 800800c:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8008010:	fa4a fa01 	asr.w	sl, sl, r1
 8008014:	f1bb 0f00 	cmp.w	fp, #0
 8008018:	4640      	mov	r0, r8
 800801a:	4649      	mov	r1, r9
 800801c:	f04f 0200 	mov.w	r2, #0
 8008020:	bfb8      	it	lt
 8008022:	f1ca 0a00 	rsblt	sl, sl, #0
 8008026:	f7f8 f92f 	bl	8000288 <__aeabi_dsub>
 800802a:	4680      	mov	r8, r0
 800802c:	4689      	mov	r9, r1
 800802e:	4632      	mov	r2, r6
 8008030:	463b      	mov	r3, r7
 8008032:	4640      	mov	r0, r8
 8008034:	4649      	mov	r1, r9
 8008036:	f7f8 f929 	bl	800028c <__adddf3>
 800803a:	2400      	movs	r4, #0
 800803c:	a37c      	add	r3, pc, #496	@ (adr r3, 8008230 <__ieee754_pow+0xa28>)
 800803e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008042:	4620      	mov	r0, r4
 8008044:	460d      	mov	r5, r1
 8008046:	f7f8 fad7 	bl	80005f8 <__aeabi_dmul>
 800804a:	4642      	mov	r2, r8
 800804c:	e9cd 0100 	strd	r0, r1, [sp]
 8008050:	464b      	mov	r3, r9
 8008052:	4620      	mov	r0, r4
 8008054:	4629      	mov	r1, r5
 8008056:	f7f8 f917 	bl	8000288 <__aeabi_dsub>
 800805a:	4602      	mov	r2, r0
 800805c:	460b      	mov	r3, r1
 800805e:	4630      	mov	r0, r6
 8008060:	4639      	mov	r1, r7
 8008062:	f7f8 f911 	bl	8000288 <__aeabi_dsub>
 8008066:	a374      	add	r3, pc, #464	@ (adr r3, 8008238 <__ieee754_pow+0xa30>)
 8008068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800806c:	f7f8 fac4 	bl	80005f8 <__aeabi_dmul>
 8008070:	a373      	add	r3, pc, #460	@ (adr r3, 8008240 <__ieee754_pow+0xa38>)
 8008072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008076:	4680      	mov	r8, r0
 8008078:	4689      	mov	r9, r1
 800807a:	4620      	mov	r0, r4
 800807c:	4629      	mov	r1, r5
 800807e:	f7f8 fabb 	bl	80005f8 <__aeabi_dmul>
 8008082:	4602      	mov	r2, r0
 8008084:	460b      	mov	r3, r1
 8008086:	4640      	mov	r0, r8
 8008088:	4649      	mov	r1, r9
 800808a:	f7f8 f8ff 	bl	800028c <__adddf3>
 800808e:	4604      	mov	r4, r0
 8008090:	460d      	mov	r5, r1
 8008092:	4602      	mov	r2, r0
 8008094:	460b      	mov	r3, r1
 8008096:	e9dd 0100 	ldrd	r0, r1, [sp]
 800809a:	f7f8 f8f7 	bl	800028c <__adddf3>
 800809e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80080a2:	4680      	mov	r8, r0
 80080a4:	4689      	mov	r9, r1
 80080a6:	f7f8 f8ef 	bl	8000288 <__aeabi_dsub>
 80080aa:	4602      	mov	r2, r0
 80080ac:	460b      	mov	r3, r1
 80080ae:	4620      	mov	r0, r4
 80080b0:	4629      	mov	r1, r5
 80080b2:	f7f8 f8e9 	bl	8000288 <__aeabi_dsub>
 80080b6:	4642      	mov	r2, r8
 80080b8:	4606      	mov	r6, r0
 80080ba:	460f      	mov	r7, r1
 80080bc:	464b      	mov	r3, r9
 80080be:	4640      	mov	r0, r8
 80080c0:	4649      	mov	r1, r9
 80080c2:	f7f8 fa99 	bl	80005f8 <__aeabi_dmul>
 80080c6:	a360      	add	r3, pc, #384	@ (adr r3, 8008248 <__ieee754_pow+0xa40>)
 80080c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080cc:	4604      	mov	r4, r0
 80080ce:	460d      	mov	r5, r1
 80080d0:	f7f8 fa92 	bl	80005f8 <__aeabi_dmul>
 80080d4:	a35e      	add	r3, pc, #376	@ (adr r3, 8008250 <__ieee754_pow+0xa48>)
 80080d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080da:	f7f8 f8d5 	bl	8000288 <__aeabi_dsub>
 80080de:	4622      	mov	r2, r4
 80080e0:	462b      	mov	r3, r5
 80080e2:	f7f8 fa89 	bl	80005f8 <__aeabi_dmul>
 80080e6:	a35c      	add	r3, pc, #368	@ (adr r3, 8008258 <__ieee754_pow+0xa50>)
 80080e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ec:	f7f8 f8ce 	bl	800028c <__adddf3>
 80080f0:	4622      	mov	r2, r4
 80080f2:	462b      	mov	r3, r5
 80080f4:	f7f8 fa80 	bl	80005f8 <__aeabi_dmul>
 80080f8:	a359      	add	r3, pc, #356	@ (adr r3, 8008260 <__ieee754_pow+0xa58>)
 80080fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080fe:	f7f8 f8c3 	bl	8000288 <__aeabi_dsub>
 8008102:	4622      	mov	r2, r4
 8008104:	462b      	mov	r3, r5
 8008106:	f7f8 fa77 	bl	80005f8 <__aeabi_dmul>
 800810a:	a357      	add	r3, pc, #348	@ (adr r3, 8008268 <__ieee754_pow+0xa60>)
 800810c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008110:	f7f8 f8bc 	bl	800028c <__adddf3>
 8008114:	4622      	mov	r2, r4
 8008116:	462b      	mov	r3, r5
 8008118:	f7f8 fa6e 	bl	80005f8 <__aeabi_dmul>
 800811c:	4602      	mov	r2, r0
 800811e:	460b      	mov	r3, r1
 8008120:	4640      	mov	r0, r8
 8008122:	4649      	mov	r1, r9
 8008124:	f7f8 f8b0 	bl	8000288 <__aeabi_dsub>
 8008128:	4604      	mov	r4, r0
 800812a:	460d      	mov	r5, r1
 800812c:	4602      	mov	r2, r0
 800812e:	460b      	mov	r3, r1
 8008130:	4640      	mov	r0, r8
 8008132:	4649      	mov	r1, r9
 8008134:	f7f8 fa60 	bl	80005f8 <__aeabi_dmul>
 8008138:	2200      	movs	r2, #0
 800813a:	e9cd 0100 	strd	r0, r1, [sp]
 800813e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008142:	4620      	mov	r0, r4
 8008144:	4629      	mov	r1, r5
 8008146:	f7f8 f89f 	bl	8000288 <__aeabi_dsub>
 800814a:	4602      	mov	r2, r0
 800814c:	460b      	mov	r3, r1
 800814e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008152:	f7f8 fb7b 	bl	800084c <__aeabi_ddiv>
 8008156:	4632      	mov	r2, r6
 8008158:	4604      	mov	r4, r0
 800815a:	460d      	mov	r5, r1
 800815c:	463b      	mov	r3, r7
 800815e:	4640      	mov	r0, r8
 8008160:	4649      	mov	r1, r9
 8008162:	f7f8 fa49 	bl	80005f8 <__aeabi_dmul>
 8008166:	4632      	mov	r2, r6
 8008168:	463b      	mov	r3, r7
 800816a:	f7f8 f88f 	bl	800028c <__adddf3>
 800816e:	4602      	mov	r2, r0
 8008170:	460b      	mov	r3, r1
 8008172:	4620      	mov	r0, r4
 8008174:	4629      	mov	r1, r5
 8008176:	f7f8 f887 	bl	8000288 <__aeabi_dsub>
 800817a:	4642      	mov	r2, r8
 800817c:	464b      	mov	r3, r9
 800817e:	f7f8 f883 	bl	8000288 <__aeabi_dsub>
 8008182:	460b      	mov	r3, r1
 8008184:	4602      	mov	r2, r0
 8008186:	493b      	ldr	r1, [pc, #236]	@ (8008274 <__ieee754_pow+0xa6c>)
 8008188:	2000      	movs	r0, #0
 800818a:	f7f8 f87d 	bl	8000288 <__aeabi_dsub>
 800818e:	ec41 0b10 	vmov	d0, r0, r1
 8008192:	ee10 3a90 	vmov	r3, s1
 8008196:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800819a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800819e:	da30      	bge.n	8008202 <__ieee754_pow+0x9fa>
 80081a0:	4650      	mov	r0, sl
 80081a2:	f000 f87d 	bl	80082a0 <scalbn>
 80081a6:	ec51 0b10 	vmov	r0, r1, d0
 80081aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80081ae:	f7ff bbd2 	b.w	8007956 <__ieee754_pow+0x14e>
 80081b2:	4c31      	ldr	r4, [pc, #196]	@ (8008278 <__ieee754_pow+0xa70>)
 80081b4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80081b8:	42a3      	cmp	r3, r4
 80081ba:	d91a      	bls.n	80081f2 <__ieee754_pow+0x9ea>
 80081bc:	4b2f      	ldr	r3, [pc, #188]	@ (800827c <__ieee754_pow+0xa74>)
 80081be:	440b      	add	r3, r1
 80081c0:	4303      	orrs	r3, r0
 80081c2:	d009      	beq.n	80081d8 <__ieee754_pow+0x9d0>
 80081c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80081c8:	2200      	movs	r2, #0
 80081ca:	2300      	movs	r3, #0
 80081cc:	f7f8 fc86 	bl	8000adc <__aeabi_dcmplt>
 80081d0:	3800      	subs	r0, #0
 80081d2:	bf18      	it	ne
 80081d4:	2001      	movne	r0, #1
 80081d6:	e42b      	b.n	8007a30 <__ieee754_pow+0x228>
 80081d8:	4642      	mov	r2, r8
 80081da:	464b      	mov	r3, r9
 80081dc:	f7f8 f854 	bl	8000288 <__aeabi_dsub>
 80081e0:	4632      	mov	r2, r6
 80081e2:	463b      	mov	r3, r7
 80081e4:	f7f8 fc8e 	bl	8000b04 <__aeabi_dcmpge>
 80081e8:	2800      	cmp	r0, #0
 80081ea:	d1eb      	bne.n	80081c4 <__ieee754_pow+0x9bc>
 80081ec:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 800828c <__ieee754_pow+0xa84>
 80081f0:	e6f7      	b.n	8007fe2 <__ieee754_pow+0x7da>
 80081f2:	469a      	mov	sl, r3
 80081f4:	4b22      	ldr	r3, [pc, #136]	@ (8008280 <__ieee754_pow+0xa78>)
 80081f6:	459a      	cmp	sl, r3
 80081f8:	f63f aef3 	bhi.w	8007fe2 <__ieee754_pow+0x7da>
 80081fc:	f8dd a010 	ldr.w	sl, [sp, #16]
 8008200:	e715      	b.n	800802e <__ieee754_pow+0x826>
 8008202:	ec51 0b10 	vmov	r0, r1, d0
 8008206:	4619      	mov	r1, r3
 8008208:	e7cf      	b.n	80081aa <__ieee754_pow+0x9a2>
 800820a:	491a      	ldr	r1, [pc, #104]	@ (8008274 <__ieee754_pow+0xa6c>)
 800820c:	2000      	movs	r0, #0
 800820e:	f7ff bb18 	b.w	8007842 <__ieee754_pow+0x3a>
 8008212:	2000      	movs	r0, #0
 8008214:	2100      	movs	r1, #0
 8008216:	f7ff bb14 	b.w	8007842 <__ieee754_pow+0x3a>
 800821a:	4630      	mov	r0, r6
 800821c:	4639      	mov	r1, r7
 800821e:	f7ff bb10 	b.w	8007842 <__ieee754_pow+0x3a>
 8008222:	460c      	mov	r4, r1
 8008224:	f7ff bb5e 	b.w	80078e4 <__ieee754_pow+0xdc>
 8008228:	2400      	movs	r4, #0
 800822a:	f7ff bb49 	b.w	80078c0 <__ieee754_pow+0xb8>
 800822e:	bf00      	nop
 8008230:	00000000 	.word	0x00000000
 8008234:	3fe62e43 	.word	0x3fe62e43
 8008238:	fefa39ef 	.word	0xfefa39ef
 800823c:	3fe62e42 	.word	0x3fe62e42
 8008240:	0ca86c39 	.word	0x0ca86c39
 8008244:	be205c61 	.word	0xbe205c61
 8008248:	72bea4d0 	.word	0x72bea4d0
 800824c:	3e663769 	.word	0x3e663769
 8008250:	c5d26bf1 	.word	0xc5d26bf1
 8008254:	3ebbbd41 	.word	0x3ebbbd41
 8008258:	af25de2c 	.word	0xaf25de2c
 800825c:	3f11566a 	.word	0x3f11566a
 8008260:	16bebd93 	.word	0x16bebd93
 8008264:	3f66c16c 	.word	0x3f66c16c
 8008268:	5555553e 	.word	0x5555553e
 800826c:	3fc55555 	.word	0x3fc55555
 8008270:	fff00000 	.word	0xfff00000
 8008274:	3ff00000 	.word	0x3ff00000
 8008278:	4090cbff 	.word	0x4090cbff
 800827c:	3f6f3400 	.word	0x3f6f3400
 8008280:	3fe00000 	.word	0x3fe00000
 8008284:	652b82fe 	.word	0x652b82fe
 8008288:	3c971547 	.word	0x3c971547
 800828c:	4090cc00 	.word	0x4090cc00

08008290 <fabs>:
 8008290:	ec51 0b10 	vmov	r0, r1, d0
 8008294:	4602      	mov	r2, r0
 8008296:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800829a:	ec43 2b10 	vmov	d0, r2, r3
 800829e:	4770      	bx	lr

080082a0 <scalbn>:
 80082a0:	b570      	push	{r4, r5, r6, lr}
 80082a2:	ec55 4b10 	vmov	r4, r5, d0
 80082a6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 80082aa:	4606      	mov	r6, r0
 80082ac:	462b      	mov	r3, r5
 80082ae:	b991      	cbnz	r1, 80082d6 <scalbn+0x36>
 80082b0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80082b4:	4323      	orrs	r3, r4
 80082b6:	d03d      	beq.n	8008334 <scalbn+0x94>
 80082b8:	4b35      	ldr	r3, [pc, #212]	@ (8008390 <scalbn+0xf0>)
 80082ba:	4620      	mov	r0, r4
 80082bc:	4629      	mov	r1, r5
 80082be:	2200      	movs	r2, #0
 80082c0:	f7f8 f99a 	bl	80005f8 <__aeabi_dmul>
 80082c4:	4b33      	ldr	r3, [pc, #204]	@ (8008394 <scalbn+0xf4>)
 80082c6:	429e      	cmp	r6, r3
 80082c8:	4604      	mov	r4, r0
 80082ca:	460d      	mov	r5, r1
 80082cc:	da0f      	bge.n	80082ee <scalbn+0x4e>
 80082ce:	a328      	add	r3, pc, #160	@ (adr r3, 8008370 <scalbn+0xd0>)
 80082d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082d4:	e01e      	b.n	8008314 <scalbn+0x74>
 80082d6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80082da:	4291      	cmp	r1, r2
 80082dc:	d10b      	bne.n	80082f6 <scalbn+0x56>
 80082de:	4622      	mov	r2, r4
 80082e0:	4620      	mov	r0, r4
 80082e2:	4629      	mov	r1, r5
 80082e4:	f7f7 ffd2 	bl	800028c <__adddf3>
 80082e8:	4604      	mov	r4, r0
 80082ea:	460d      	mov	r5, r1
 80082ec:	e022      	b.n	8008334 <scalbn+0x94>
 80082ee:	460b      	mov	r3, r1
 80082f0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 80082f4:	3936      	subs	r1, #54	@ 0x36
 80082f6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80082fa:	4296      	cmp	r6, r2
 80082fc:	dd0d      	ble.n	800831a <scalbn+0x7a>
 80082fe:	2d00      	cmp	r5, #0
 8008300:	a11d      	add	r1, pc, #116	@ (adr r1, 8008378 <scalbn+0xd8>)
 8008302:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008306:	da02      	bge.n	800830e <scalbn+0x6e>
 8008308:	a11d      	add	r1, pc, #116	@ (adr r1, 8008380 <scalbn+0xe0>)
 800830a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800830e:	a31a      	add	r3, pc, #104	@ (adr r3, 8008378 <scalbn+0xd8>)
 8008310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008314:	f7f8 f970 	bl	80005f8 <__aeabi_dmul>
 8008318:	e7e6      	b.n	80082e8 <scalbn+0x48>
 800831a:	1872      	adds	r2, r6, r1
 800831c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8008320:	428a      	cmp	r2, r1
 8008322:	dcec      	bgt.n	80082fe <scalbn+0x5e>
 8008324:	2a00      	cmp	r2, #0
 8008326:	dd08      	ble.n	800833a <scalbn+0x9a>
 8008328:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800832c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8008330:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008334:	ec45 4b10 	vmov	d0, r4, r5
 8008338:	bd70      	pop	{r4, r5, r6, pc}
 800833a:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800833e:	da08      	bge.n	8008352 <scalbn+0xb2>
 8008340:	2d00      	cmp	r5, #0
 8008342:	a10b      	add	r1, pc, #44	@ (adr r1, 8008370 <scalbn+0xd0>)
 8008344:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008348:	dac1      	bge.n	80082ce <scalbn+0x2e>
 800834a:	a10f      	add	r1, pc, #60	@ (adr r1, 8008388 <scalbn+0xe8>)
 800834c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008350:	e7bd      	b.n	80082ce <scalbn+0x2e>
 8008352:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8008356:	3236      	adds	r2, #54	@ 0x36
 8008358:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800835c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008360:	4620      	mov	r0, r4
 8008362:	4b0d      	ldr	r3, [pc, #52]	@ (8008398 <scalbn+0xf8>)
 8008364:	4629      	mov	r1, r5
 8008366:	2200      	movs	r2, #0
 8008368:	e7d4      	b.n	8008314 <scalbn+0x74>
 800836a:	bf00      	nop
 800836c:	f3af 8000 	nop.w
 8008370:	c2f8f359 	.word	0xc2f8f359
 8008374:	01a56e1f 	.word	0x01a56e1f
 8008378:	8800759c 	.word	0x8800759c
 800837c:	7e37e43c 	.word	0x7e37e43c
 8008380:	8800759c 	.word	0x8800759c
 8008384:	fe37e43c 	.word	0xfe37e43c
 8008388:	c2f8f359 	.word	0xc2f8f359
 800838c:	81a56e1f 	.word	0x81a56e1f
 8008390:	43500000 	.word	0x43500000
 8008394:	ffff3cb0 	.word	0xffff3cb0
 8008398:	3c900000 	.word	0x3c900000

0800839c <with_errno>:
 800839c:	b510      	push	{r4, lr}
 800839e:	ed2d 8b02 	vpush	{d8}
 80083a2:	eeb0 8a40 	vmov.f32	s16, s0
 80083a6:	eef0 8a60 	vmov.f32	s17, s1
 80083aa:	4604      	mov	r4, r0
 80083ac:	f7fe fb74 	bl	8006a98 <__errno>
 80083b0:	eeb0 0a48 	vmov.f32	s0, s16
 80083b4:	eef0 0a68 	vmov.f32	s1, s17
 80083b8:	ecbd 8b02 	vpop	{d8}
 80083bc:	6004      	str	r4, [r0, #0]
 80083be:	bd10      	pop	{r4, pc}

080083c0 <xflow>:
 80083c0:	4603      	mov	r3, r0
 80083c2:	b507      	push	{r0, r1, r2, lr}
 80083c4:	ec51 0b10 	vmov	r0, r1, d0
 80083c8:	b183      	cbz	r3, 80083ec <xflow+0x2c>
 80083ca:	4602      	mov	r2, r0
 80083cc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80083d0:	e9cd 2300 	strd	r2, r3, [sp]
 80083d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80083d8:	f7f8 f90e 	bl	80005f8 <__aeabi_dmul>
 80083dc:	ec41 0b10 	vmov	d0, r0, r1
 80083e0:	2022      	movs	r0, #34	@ 0x22
 80083e2:	b003      	add	sp, #12
 80083e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80083e8:	f7ff bfd8 	b.w	800839c <with_errno>
 80083ec:	4602      	mov	r2, r0
 80083ee:	460b      	mov	r3, r1
 80083f0:	e7ee      	b.n	80083d0 <xflow+0x10>
 80083f2:	0000      	movs	r0, r0
 80083f4:	0000      	movs	r0, r0
	...

080083f8 <__math_uflow>:
 80083f8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008400 <__math_uflow+0x8>
 80083fc:	f7ff bfe0 	b.w	80083c0 <xflow>
 8008400:	00000000 	.word	0x00000000
 8008404:	10000000 	.word	0x10000000

08008408 <__math_oflow>:
 8008408:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008410 <__math_oflow+0x8>
 800840c:	f7ff bfd8 	b.w	80083c0 <xflow>
 8008410:	00000000 	.word	0x00000000
 8008414:	70000000 	.word	0x70000000

08008418 <_init>:
 8008418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800841a:	bf00      	nop
 800841c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800841e:	bc08      	pop	{r3}
 8008420:	469e      	mov	lr, r3
 8008422:	4770      	bx	lr

08008424 <_fini>:
 8008424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008426:	bf00      	nop
 8008428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800842a:	bc08      	pop	{r3}
 800842c:	469e      	mov	lr, r3
 800842e:	4770      	bx	lr
