
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.12+45 (git sha1 UNKNOWN, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: ./designs/soc_core/src/ibex_id_stage.v
Parsing SystemVerilog input from `./designs/soc_core/src/ibex_id_stage.v' to AST representation.
Generating RTLIL representation for module `\ibex_id_stage'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ./designs/soc_core/src/PWM32.v
Parsing SystemVerilog input from `./designs/soc_core/src/PWM32.v' to AST representation.
Generating RTLIL representation for module `\PWM32'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ./designs/soc_core/src/ibex_dummy_instr.v
Parsing SystemVerilog input from `./designs/soc_core/src/ibex_dummy_instr.v' to AST representation.
Generating RTLIL representation for module `\ibex_dummy_instr'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ./designs/soc_core/src/AHB_UART_MASTER.v
Parsing SystemVerilog input from `./designs/soc_core/src/AHB_UART_MASTER.v' to AST representation.
Generating RTLIL representation for module `\AHB_UART_MASTER'.
Generating RTLIL representation for module `\AHB_MASTER'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ./designs/soc_core/src/AHBlite_bus0.v
Parsing SystemVerilog input from `./designs/soc_core/src/AHBlite_bus0.v' to AST representation.
Generating RTLIL representation for module `\AHBlite_BUS0'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ./designs/soc_core/src/TIMER32.v
Parsing SystemVerilog input from `./designs/soc_core/src/TIMER32.v' to AST representation.
Generating RTLIL representation for module `\TIMER32'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ./designs/soc_core/src/ibex_compressed_decoder.v
Parsing SystemVerilog input from `./designs/soc_core/src/ibex_compressed_decoder.v' to AST representation.
Generating RTLIL representation for module `\ibex_compressed_decoder'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ./designs/soc_core/src/ibex_load_store_unit.v
Parsing SystemVerilog input from `./designs/soc_core/src/ibex_load_store_unit.v' to AST representation.
Generating RTLIL representation for module `\ibex_load_store_unit'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ./designs/soc_core/src/ibex_register_file_fpga.v
Parsing SystemVerilog input from `./designs/soc_core/src/ibex_register_file_fpga.v' to AST representation.
Generating RTLIL representation for module `\ibex_register_file_fpga'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ./designs/soc_core/src/AHB_Sec_ACC.v
Parsing SystemVerilog input from `./designs/soc_core/src/AHB_Sec_ACC.v' to AST representation.
Generating RTLIL representation for module `\mont_reduce'.
Generating RTLIL representation for module `\AHB_Sec_ACC'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ./designs/soc_core/src/APB_I2C.v
Parsing SystemVerilog input from `./designs/soc_core/src/APB_I2C.v' to AST representation.
Generating RTLIL representation for module `\APB_I2C'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ./designs/soc_core/src/ibex_prefetch_buffer.v
Parsing SystemVerilog input from `./designs/soc_core/src/ibex_prefetch_buffer.v' to AST representation.
Generating RTLIL representation for module `\ibex_prefetch_buffer'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ./designs/soc_core/src/AHBlite_GPIO.v
Parsing SystemVerilog input from `./designs/soc_core/src/AHBlite_GPIO.v' to AST representation.
Generating RTLIL representation for module `\AHBlite_GPIO'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ./designs/soc_core/src/ibex_branch_predict.v
Parsing SystemVerilog input from `./designs/soc_core/src/ibex_branch_predict.v' to AST representation.
Generating RTLIL representation for module `\ibex_branch_predict'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: ./designs/soc_core/src/ibex_multdiv_slow.v
Parsing SystemVerilog input from `./designs/soc_core/src/ibex_multdiv_slow.v' to AST representation.
Generating RTLIL representation for module `\ibex_multdiv_slow'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: ./designs/soc_core/src/APB_SPI.v
Parsing SystemVerilog input from `./designs/soc_core/src/APB_SPI.v' to AST representation.
Generating RTLIL representation for module `\APB_SPI'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: ./designs/soc_core/src/ibex_cs_registers.v
Parsing SystemVerilog input from `./designs/soc_core/src/ibex_cs_registers.v' to AST representation.
Generating RTLIL representation for module `\ibex_cs_registers'.
Warning: Replacing memory \mhpmevent with list of registers. See ./designs/soc_core/src/ibex_cs_registers.v:1122
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: ./designs/soc_core/src/soc_core.v
Parsing SystemVerilog input from `./designs/soc_core/src/soc_core.v' to AST representation.
Generating RTLIL representation for module `\soc_core'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: ./designs/soc_core/src/ibex_register_file_latch.v
Parsing SystemVerilog input from `./designs/soc_core/src/ibex_register_file_latch.v' to AST representation.
Generating RTLIL representation for module `\ibex_register_file_latch'.
Warning: Replacing memory \mem with list of registers. See ./designs/soc_core/src/ibex_register_file_latch.v:111, ./designs/soc_core/src/ibex_register_file_latch.v:87
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: ./designs/soc_core/src/ibex_wb_stage.v
Parsing SystemVerilog input from `./designs/soc_core/src/ibex_wb_stage.v' to AST representation.
Generating RTLIL representation for module `\ibex_wb_stage'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: ./designs/soc_core/src/DFFRAMBB.v
Parsing SystemVerilog input from `./designs/soc_core/src/DFFRAMBB.v' to AST representation.
Generating RTLIL representation for module `\BYTE'.
Generating RTLIL representation for module `\WORD32'.
Generating RTLIL representation for module `\DEC1x2'.
Generating RTLIL representation for module `\DEC2x4'.
Generating RTLIL representation for module `\DEC3x8'.
Generating RTLIL representation for module `\DEC6x64'.
Generating RTLIL representation for module `\MUX2x1_32'.
Generating RTLIL representation for module `\MUX4x1_32'.
Generating RTLIL representation for module `\PASS'.
Generating RTLIL representation for module `\SRAM64x32'.
Generating RTLIL representation for module `\DFFRAM_COL4'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: ./designs/soc_core/src/AHB_Sigmoid_ACC.v
Parsing SystemVerilog input from `./designs/soc_core/src/AHB_Sigmoid_ACC.v' to AST representation.
Generating RTLIL representation for module `\sigmoid'.
Generating RTLIL representation for module `\AHB_Sigmoid_ACC'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: ./designs/soc_core/src/ibex_pkg.v
Parsing SystemVerilog input from `./designs/soc_core/src/ibex_pkg.v' to AST representation.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: ./designs/soc_core/src/AHBSRAM.v
Parsing SystemVerilog input from `./designs/soc_core/src/AHBSRAM.v' to AST representation.
Generating RTLIL representation for module `\AHBSRAM'.
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: ./designs/soc_core/src/ibex_controller.v
Parsing SystemVerilog input from `./designs/soc_core/src/ibex_controller.v' to AST representation.
Generating RTLIL representation for module `\ibex_controller'.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: ./designs/soc_core/src/ibex_tracer_pkg.v
Parsing SystemVerilog input from `./designs/soc_core/src/ibex_tracer_pkg.v' to AST representation.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: ./designs/soc_core/src/prim_clock_gating.v
Parsing SystemVerilog input from `./designs/soc_core/src/prim_clock_gating.v' to AST representation.
Generating RTLIL representation for module `\prim_clock_gating'.
Successfully finished Verilog frontend.

28. Executing Verilog-2005 frontend: ./designs/soc_core/src/GPIO.v
Parsing SystemVerilog input from `./designs/soc_core/src/GPIO.v' to AST representation.
Generating RTLIL representation for module `\GPIO'.
Successfully finished Verilog frontend.

29. Executing Verilog-2005 frontend: ./designs/soc_core/src/APB_UART.v
Parsing SystemVerilog input from `./designs/soc_core/src/APB_UART.v' to AST representation.
Generating RTLIL representation for module `\APB_UART'.
Generating RTLIL representation for module `\FIFO'.
Generating RTLIL representation for module `\BAUDGEN'.
Generating RTLIL representation for module `\UART_RX'.
Generating RTLIL representation for module `\UART_TX'.
Successfully finished Verilog frontend.

30. Executing Verilog-2005 frontend: ./designs/soc_core/src/APB_PWM32.v
Parsing SystemVerilog input from `./designs/soc_core/src/APB_PWM32.v' to AST representation.
Generating RTLIL representation for module `\APB_PWM32'.
Successfully finished Verilog frontend.

31. Executing Verilog-2005 frontend: ./designs/soc_core/src/AHB_SPM.v
Parsing SystemVerilog input from `./designs/soc_core/src/AHB_SPM.v' to AST representation.
Generating RTLIL representation for module `\TCMP'.
Generating RTLIL representation for module `\CSADD'.
Generating RTLIL representation for module `\SPM'.
Generating RTLIL representation for module `\AHB_SPM'.
Successfully finished Verilog frontend.

32. Executing Verilog-2005 frontend: ./designs/soc_core/src/spi_master.v
Parsing SystemVerilog input from `./designs/soc_core/src/spi_master.v' to AST representation.
Generating RTLIL representation for module `\spi_master'.
Generating RTLIL representation for module `\sri'.
Generating RTLIL representation for module `\sro'.
Successfully finished Verilog frontend.

33. Executing Verilog-2005 frontend: ./designs/soc_core/src/APB_bus0.v
Parsing SystemVerilog input from `./designs/soc_core/src/APB_bus0.v' to AST representation.
Generating RTLIL representation for module `\APB_BUS0'.
Successfully finished Verilog frontend.

34. Executing Verilog-2005 frontend: ./designs/soc_core/src/APB_TIMER32.v
Parsing SystemVerilog input from `./designs/soc_core/src/APB_TIMER32.v' to AST representation.
Generating RTLIL representation for module `\APB_TIMER32'.
Successfully finished Verilog frontend.

35. Executing Verilog-2005 frontend: ./designs/soc_core/src/ibex_pmp.v
Parsing SystemVerilog input from `./designs/soc_core/src/ibex_pmp.v' to AST representation.
Generating RTLIL representation for module `\ibex_pmp'.
Successfully finished Verilog frontend.

36. Executing Verilog-2005 frontend: ./designs/soc_core/src/ibex_decoder.v
Parsing SystemVerilog input from `./designs/soc_core/src/ibex_decoder.v' to AST representation.
Generating RTLIL representation for module `\ibex_decoder'.
Successfully finished Verilog frontend.

37. Executing Verilog-2005 frontend: ./designs/soc_core/src/ibex_if_stage.v
Parsing SystemVerilog input from `./designs/soc_core/src/ibex_if_stage.v' to AST representation.
Generating RTLIL representation for module `\ibex_if_stage'.
Successfully finished Verilog frontend.

38. Executing Verilog-2005 frontend: ./designs/soc_core/src/ibex_fetch_fifo.v
Parsing SystemVerilog input from `./designs/soc_core/src/ibex_fetch_fifo.v' to AST representation.
Generating RTLIL representation for module `\ibex_fetch_fifo'.
Successfully finished Verilog frontend.

39. Executing Verilog-2005 frontend: ./designs/soc_core/src/AHB_MUX_2M1S.v
Parsing SystemVerilog input from `./designs/soc_core/src/AHB_MUX_2M1S.v' to AST representation.
Generating RTLIL representation for module `\AHB_MUX_2M1S'.
Successfully finished Verilog frontend.

40. Executing Verilog-2005 frontend: ./designs/soc_core/src/ibex_counter.v
Parsing SystemVerilog input from `./designs/soc_core/src/ibex_counter.v' to AST representation.
Generating RTLIL representation for module `\ibex_counter'.
Successfully finished Verilog frontend.

41. Executing Verilog-2005 frontend: ./designs/soc_core/src/AHBlite_sys_0.v
Parsing SystemVerilog input from `./designs/soc_core/src/AHBlite_sys_0.v' to AST representation.
Generating RTLIL representation for module `\AHBlite_sys_0'.
Successfully finished Verilog frontend.

42. Executing Verilog-2005 frontend: ./designs/soc_core/src/ibex_wrapper.v
Parsing SystemVerilog input from `./designs/soc_core/src/ibex_wrapper.v' to AST representation.
Generating RTLIL representation for module `\ibex_wrapper'.
Successfully finished Verilog frontend.

43. Executing Verilog-2005 frontend: ./designs/soc_core/src/WDT32.v
Parsing SystemVerilog input from `./designs/soc_core/src/WDT32.v' to AST representation.
Generating RTLIL representation for module `\WDT32'.
Successfully finished Verilog frontend.

44. Executing Verilog-2005 frontend: ./designs/soc_core/src/AHBlite_db_reg.v
Parsing SystemVerilog input from `./designs/soc_core/src/AHBlite_db_reg.v' to AST representation.
Generating RTLIL representation for module `\AHBlite_db_reg'.
./designs/soc_core/src/AHBlite_db_reg.v:47: Warning: Range [23:0] select out of bounds on signal `\HADDR': Setting 2 LSB bits to undef.
Successfully finished Verilog frontend.

45. Executing Verilog-2005 frontend: ./designs/soc_core/src/AHB_tanh_ACC.v
Parsing SystemVerilog input from `./designs/soc_core/src/AHB_tanh_ACC.v' to AST representation.
Generating RTLIL representation for module `\tanh'.
Generating RTLIL representation for module `\AHB_tanh_ACC'.
Successfully finished Verilog frontend.

46. Executing Verilog-2005 frontend: ./designs/soc_core/src/DMC_32x16HC.v
Parsing SystemVerilog input from `./designs/soc_core/src/DMC_32x16HC.v' to AST representation.
Generating RTLIL representation for module `\HWORD'.
Generating RTLIL representation for module `\LINE16'.
Generating RTLIL representation for module `\DEC2x4_DMC'.
Generating RTLIL representation for module `\DEC3x8_DMC'.
Generating RTLIL representation for module `\DEC5x32_DMC'.
Generating RTLIL representation for module `\OVERHEAD'.
Generating RTLIL representation for module `\DMC_32x16HC'.
Successfully finished Verilog frontend.

47. Executing Verilog-2005 frontend: ./designs/soc_core/src/i2c_master.v
Parsing SystemVerilog input from `./designs/soc_core/src/i2c_master.v' to AST representation.
Warning: Encountered `full_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `full_case' attribute or the SystemVerilog `unique' or `unique0' keywords is recommended!
Warning: Encountered `parallel_case' comment! Such legacy hot comments are supported by Yosys, but are not part of any formal language specification. Using the Verilog `parallel_case' attribute or the SystemVerilog `unique' or `priority' keywords is recommended!
Generating RTLIL representation for module `\i2c_master_bit_ctrl'.
Generating RTLIL representation for module `\i2c_master_byte_ctrl'.
Generating RTLIL representation for module `\i2c_master'.
Successfully finished Verilog frontend.

48. Executing Verilog-2005 frontend: ./designs/soc_core/src/ibex_core_tracing.v
Parsing SystemVerilog input from `./designs/soc_core/src/ibex_core_tracing.v' to AST representation.
Generating RTLIL representation for module `\ibex_core_tracing'.
Successfully finished Verilog frontend.

49. Executing Verilog-2005 frontend: ./designs/soc_core/src/ibex_ex_block.v
Parsing SystemVerilog input from `./designs/soc_core/src/ibex_ex_block.v' to AST representation.
Generating RTLIL representation for module `\ibex_ex_block'.
Successfully finished Verilog frontend.

50. Executing Verilog-2005 frontend: ./designs/soc_core/src/APB_sys_0.v
Parsing SystemVerilog input from `./designs/soc_core/src/APB_sys_0.v' to AST representation.
Generating RTLIL representation for module `\apb_sys_0'.
Successfully finished Verilog frontend.

51. Executing Verilog-2005 frontend: ./designs/soc_core/src/ibex_core.v
Parsing SystemVerilog input from `./designs/soc_core/src/ibex_core.v' to AST representation.
Generating RTLIL representation for module `\ibex_core'.
Successfully finished Verilog frontend.

52. Executing Verilog-2005 frontend: ./designs/soc_core/src/AHB_ML_ACC.v
Parsing SystemVerilog input from `./designs/soc_core/src/AHB_ML_ACC.v' to AST representation.
Generating RTLIL representation for module `\parallel_ACC'.
Generating RTLIL representation for module `\NN'.
Generating RTLIL representation for module `\MAC'.
Generating RTLIL representation for module `\four_mac'.
Generating RTLIL representation for module `\AHB_ML_ACC'.
Successfully finished Verilog frontend.

53. Executing Verilog-2005 frontend: ./designs/soc_core/src/ibex_multdiv_fast.v
Parsing SystemVerilog input from `./designs/soc_core/src/ibex_multdiv_fast.v' to AST representation.
Generating RTLIL representation for module `\ibex_multdiv_fast'.
Successfully finished Verilog frontend.

54. Executing Verilog-2005 frontend: ./designs/soc_core/src/AHB_FLASH_WRITER.v
Parsing SystemVerilog input from `./designs/soc_core/src/AHB_FLASH_WRITER.v' to AST representation.
Generating RTLIL representation for module `\AHB_FLASH_WRITER'.
Successfully finished Verilog frontend.

55. Executing Verilog-2005 frontend: ./designs/soc_core/src/APB_WDT32.v
Parsing SystemVerilog input from `./designs/soc_core/src/APB_WDT32.v' to AST representation.
Generating RTLIL representation for module `\APB_WDT32'.
Successfully finished Verilog frontend.

56. Executing Verilog-2005 frontend: ./designs/soc_core/src/AHB_2_APB.v
Parsing SystemVerilog input from `./designs/soc_core/src/AHB_2_APB.v' to AST representation.
Generating RTLIL representation for module `\ahb_2_apb'.
Note: Assuming pure combinatorial block at ./designs/soc_core/src/AHB_2_APB.v:87.3-118.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ./designs/soc_core/src/AHB_2_APB.v:133.3-145.6 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

57. Executing Verilog-2005 frontend: ./designs/soc_core/src/ibex_icache.v
Parsing SystemVerilog input from `./designs/soc_core/src/ibex_icache.v' to AST representation.
Generating RTLIL representation for module `\ibex_icache'.
Warning: Replacing memory \fill_data_q with list of registers. See ./designs/soc_core/src/ibex_icache.v:509
Warning: Replacing memory \fill_way_q with list of registers. See ./designs/soc_core/src/ibex_icache.v:496
Warning: Replacing memory \fill_addr_q with list of registers. See ./designs/soc_core/src/ibex_icache.v:493
Successfully finished Verilog frontend.

58. Executing Verilog-2005 frontend: ./designs/soc_core/src/ibex_alu.v
Parsing SystemVerilog input from `./designs/soc_core/src/ibex_alu.v' to AST representation.
Generating RTLIL representation for module `\ibex_alu'.
Successfully finished Verilog frontend.

59. Executing Verilog-2005 frontend: ./designs/soc_core/src/ibex_csr.v
Parsing SystemVerilog input from `./designs/soc_core/src/ibex_csr.v' to AST representation.
Generating RTLIL representation for module `\ibex_csr'.
Successfully finished Verilog frontend.

60. Executing Verilog-2005 frontend: ./designs/soc_core/src/ibex_register_file_ff.v
Parsing SystemVerilog input from `./designs/soc_core/src/ibex_register_file_ff.v' to AST representation.
Generating RTLIL representation for module `\ibex_register_file_ff'.
Successfully finished Verilog frontend.

61. Executing Verilog-2005 frontend: ./designs/soc_core/src/QSPI_XIP_CTRL.v
Parsing SystemVerilog input from `./designs/soc_core/src/QSPI_XIP_CTRL.v' to AST representation.
Generating RTLIL representation for module `\QSPI_XIP_CTRL'.
Generating RTLIL representation for module `\FLASH_READER'.
Generating RTLIL representation for module `\DMC_32x16'.
Warning: Replacing memory \VALID with list of registers. See ./designs/soc_core/src/QSPI_XIP_CTRL.v:296
Successfully finished Verilog frontend.

62. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/soc_core/runs/RUN_2022.04.28_12.53.35/tmp/synthesis/hierarchy.dot'.
Dumping module soc_core to page 1.

63. Executing HIERARCHY pass (managing design hierarchy).

63.1. Analyzing design hierarchy..
Top module:  \soc_core
Used module:     \ibex_wrapper
Used module:         \ibex_core
Used module:             \ibex_register_file_ff
Used module:             \ibex_cs_registers
Used module:                 \ibex_counter
Used module:                 \ibex_csr
Used module:             \ibex_wb_stage
Used module:             \ibex_load_store_unit
Used module:             \ibex_ex_block
Used module:                 \ibex_multdiv_fast
Used module:                 \ibex_alu
Used module:             \ibex_id_stage
Used module:                 \ibex_controller
Used module:                 \ibex_decoder
Used module:             \ibex_if_stage
Used module:                 \ibex_prefetch_buffer
Used module:                     \ibex_fetch_fifo
Used module:                 \ibex_compressed_decoder
Used module:             \prim_clock_gating
Used module:     \AHBlite_sys_0
Used module:         \apb_sys_0
Used module:             \APB_BUS0
Used module:             \APB_WDT32
Used module:             \WDT32
Used module:             \APB_TIMER32
Used module:             \TIMER32
Used module:             \APB_PWM32
Used module:             \PWM32
Used module:             \APB_I2C
Used module:                 \i2c_master
Used module:                     \i2c_master_byte_ctrl
Used module:                         \i2c_master_bit_ctrl
Used module:             \APB_SPI
Used module:                 \spi_master
Used module:                     \sri
Used module:                     \sro
Used module:             \APB_UART
Used module:                 \UART_TX
Used module:                 \UART_RX
Used module:                 \FIFO
Used module:                 \BAUDGEN
Used module:             \ahb_2_apb
Used module:         \AHBlite_BUS0
Used module:         \AHB_Sigmoid_ACC
Used module:             \sigmoid
Used module:         \AHB_tanh_ACC
Used module:             \tanh
Used module:         \AHB_Sec_ACC
Used module:             \mont_reduce
Used module:         \AHB_ML_ACC
Used module:             \parallel_ACC
Used module:                 \four_mac
Used module:                     \MAC
Used module:         \AHB_SPM
Used module:             \SPM
Used module:                 \CSADD
Used module:                 \TCMP
Used module:         \AHBlite_GPIO
Used module:         \GPIO
Used module:         \AHBSRAM
Used module:         \QSPI_XIP_CTRL
Used module:             \FLASH_READER
Used module:             \DMC_32x16
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0

63.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_controller'.
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0
Generating RTLIL representation for module `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0

63.3. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_decoder'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Generating RTLIL representation for module `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder'.
Parameter \NUM_REQS = 2

63.4. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_fetch_fifo'.
Parameter \NUM_REQS = 2
Generating RTLIL representation for module `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010'.
Parameter \DATA_WIDTH = 8
Parameter \CLK_DIVIDER_WIDTH = 8

63.5. Executing AST frontend in derive mode using pre-parsed AST for module `\spi_master'.
Parameter \DATA_WIDTH = 8
Parameter \CLK_DIVIDER_WIDTH = 8
Generating RTLIL representation for module `$paramod$0cce3474069c4b3ad812379a88ae631f445ae576\spi_master'.
Parameter \DATA_WIDTH = 16

63.6. Executing AST frontend in derive mode using pre-parsed AST for module `\sri'.
Parameter \DATA_WIDTH = 16
Generating RTLIL representation for module `$paramod\sri\DATA_WIDTH=s32'00000000000000000000000000010000'.
Parameter \DATA_WIDTH = 16

63.7. Executing AST frontend in derive mode using pre-parsed AST for module `\sro'.
Parameter \DATA_WIDTH = 16
Generating RTLIL representation for module `$paramod\sro\DATA_WIDTH=s32'00000000000000000000000000010000'.
Parameter \CounterWidth = 40

63.8. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
Parameter \CounterWidth = 40
Generating RTLIL representation for module `$paramod\ibex_counter\CounterWidth=32'00000000000000000000000000101000'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=32'00000000000000000000000000101000'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=32'00000000000000000000000000101000'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=32'00000000000000000000000000101000'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=32'00000000000000000000000000101000'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=32'00000000000000000000000000101000'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=32'00000000000000000000000000101000'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=32'00000000000000000000000000101000'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=32'00000000000000000000000000101000'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=32'00000000000000000000000000101000'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 0

63.9. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 0
Generating RTLIL representation for module `$paramod$ad25db91996d198aa2c296d5b9e835e98e21254e\ibex_csr'.
Parameter \CounterWidth = 64

63.10. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
Parameter \CounterWidth = 64
Generating RTLIL representation for module `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000'.
Parameter \CounterWidth = 64
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 0
Found cached RTLIL representation for module `$paramod$ad25db91996d198aa2c296d5b9e835e98e21254e\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 0

63.11. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 0
Generating RTLIL representation for module `$paramod$7b0b7e2a8dbaf87d71487d9af8b95e30a4a1a384\ibex_csr'.
Parameter \Width = 3
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 3'100

63.12. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 3
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 3'100
Generating RTLIL representation for module `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 0
Found cached RTLIL representation for module `$paramod$7b0b7e2a8dbaf87d71487d9af8b95e30a4a1a384\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 0
Found cached RTLIL representation for module `$paramod$7b0b7e2a8dbaf87d71487d9af8b95e30a4a1a384\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 0
Found cached RTLIL representation for module `$paramod$7b0b7e2a8dbaf87d71487d9af8b95e30a4a1a384\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1073741827

63.13. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1073741827
Generating RTLIL representation for module `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1

63.14. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1
Generating RTLIL representation for module `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 0
Found cached RTLIL representation for module `$paramod$7b0b7e2a8dbaf87d71487d9af8b95e30a4a1a384\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 0
Found cached RTLIL representation for module `$paramod$ad25db91996d198aa2c296d5b9e835e98e21254e\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 0
Found cached RTLIL representation for module `$paramod$7b0b7e2a8dbaf87d71487d9af8b95e30a4a1a384\ibex_csr'.
Parameter \Width = 18
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 0

63.15. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 18
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 0
Generating RTLIL representation for module `$paramod$2dcbcad5904a6c758134dbc8bb9b4b56ed0e47ac\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 0
Found cached RTLIL representation for module `$paramod$7b0b7e2a8dbaf87d71487d9af8b95e30a4a1a384\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 6'010000

63.16. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 6'010000
Generating RTLIL representation for module `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr'.
Reprocessing module ibex_cs_registers because instantiated module ibex_counter has become available.
Generating RTLIL representation for module `\ibex_cs_registers'.
Warning: Replacing memory \mhpmevent with list of registers. See ./designs/soc_core/src/ibex_cs_registers.v:1122
Parameter \RV32E = 1'0
Parameter \DataWidth = 32
Parameter \DummyInstructions = 1'0

63.17. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_register_file_ff'.
Parameter \RV32E = 1'0
Parameter \DataWidth = 32
Parameter \DummyInstructions = 1'0
Generating RTLIL representation for module `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff'.
Parameter \DbgTriggerEn = 1'0
Parameter \DbgHwBreakNum = 1
Parameter \DataIndTiming = 1'0
Parameter \DummyInstructions = 1'0
Parameter \ShadowCSR = 1'0
Parameter \ICache = 1'0
Parameter \MHPMCounterNum = 0
Parameter \MHPMCounterWidth = 40
Parameter \PMPEnable = 1'0
Parameter \PMPGranularity = 0
Parameter \PMPNumRegions = 4
Parameter \RV32E = 1'0
Parameter \RV32M = 2

63.18. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_cs_registers'.
Parameter \DbgTriggerEn = 1'0
Parameter \DbgHwBreakNum = 1
Parameter \DataIndTiming = 1'0
Parameter \DummyInstructions = 1'0
Parameter \ShadowCSR = 1'0
Parameter \ICache = 1'0
Parameter \MHPMCounterNum = 0
Parameter \MHPMCounterWidth = 40
Parameter \PMPEnable = 1'0
Parameter \PMPGranularity = 0
Parameter \PMPNumRegions = 4
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Generating RTLIL representation for module `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers'.
Warning: Replacing memory \mhpmevent with list of registers. See ./designs/soc_core/src/ibex_cs_registers.v:1122
Parameter \WritebackStage = 1'0

63.19. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_wb_stage'.
Parameter \WritebackStage = 1'0
Generating RTLIL representation for module `$paramod\ibex_wb_stage\WritebackStage=1'0'.
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0

63.20. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_ex_block'.
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Generating RTLIL representation for module `$paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \DataIndTiming = 1'0
Parameter \BranchTargetALU = 1'0
Parameter \SpecBranch = 1'0
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0

63.21. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_id_stage'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \DataIndTiming = 1'0
Parameter \BranchTargetALU = 1'0
Parameter \SpecBranch = 1'0
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0
Generating RTLIL representation for module `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage'.
Parameter \DmHaltAddr = 437323776
Parameter \DmExceptionAddr = 437323784
Parameter \DummyInstructions = 1'0
Parameter \ICache = 1'0
Parameter \ICacheECC = 1'0
Parameter \PCIncrCheck = 1'0
Parameter \BranchPredictor = 1'0

63.22. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_if_stage'.
Parameter \DmHaltAddr = 437323776
Parameter \DmExceptionAddr = 437323784
Parameter \DummyInstructions = 1'0
Parameter \ICache = 1'0
Parameter \ICacheECC = 1'0
Parameter \PCIncrCheck = 1'0
Parameter \BranchPredictor = 1'0
Generating RTLIL representation for module `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage'.
Parameter \BranchPredictor = 1'0

63.23. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_prefetch_buffer'.
Parameter \BranchPredictor = 1'0
Generating RTLIL representation for module `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0'.
Parameter \PORT0_ENABLE = 1
Parameter \PORT1_ENABLE = 1
Parameter \PORT2_ENABLE = 1
Parameter \PORT3_ENABLE = 1
Parameter \PORT4_ENABLE = 1
Parameter \PORT5_ENABLE = 1
Parameter \PORT6_ENABLE = 1
Parameter \PORT7_ENABLE = 1
Parameter \PORT8_ENABLE = 1
Parameter \PORT9_ENABLE = 1
Parameter \PORT10_ENABLE = 1
Parameter \PORT11_ENABLE = 1
Parameter \PORT12_ENABLE = 1
Parameter \PORT13_ENABLE = 1
Parameter \PORT14_ENABLE = 0
Parameter \PORT15_ENABLE = 0

63.24. Executing AST frontend in derive mode using pre-parsed AST for module `\APB_BUS0'.
Parameter \PORT0_ENABLE = 1
Parameter \PORT1_ENABLE = 1
Parameter \PORT2_ENABLE = 1
Parameter \PORT3_ENABLE = 1
Parameter \PORT4_ENABLE = 1
Parameter \PORT5_ENABLE = 1
Parameter \PORT6_ENABLE = 1
Parameter \PORT7_ENABLE = 1
Parameter \PORT8_ENABLE = 1
Parameter \PORT9_ENABLE = 1
Parameter \PORT10_ENABLE = 1
Parameter \PORT11_ENABLE = 1
Parameter \PORT12_ENABLE = 1
Parameter \PORT13_ENABLE = 1
Parameter \PORT14_ENABLE = 0
Parameter \PORT15_ENABLE = 0
Generating RTLIL representation for module `$paramod$c4682ff1e8438fb53a6695f61a33dc0fb7c6d314\APB_BUS0'.
Parameter \RV32M = 2

63.25. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_multdiv_fast'.
Parameter \RV32M = 2
Generating RTLIL representation for module `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010'.
Parameter \RV32B = 0

63.26. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_alu'.
Parameter \RV32B = 0
Generating RTLIL representation for module `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000'.

63.27. Analyzing design hierarchy..
Top module:  \soc_core
Used module:     \ibex_wrapper
Used module:         \ibex_core
Used module:             $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff
Used module:             $paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers
Used module:                 \ibex_csr
Used module:                 \ibex_counter
Used module:             $paramod\ibex_wb_stage\WritebackStage=1'0
Used module:             \ibex_load_store_unit
Used module:             $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block
Used module:                 \ibex_multdiv_fast
Used module:                 \ibex_alu
Used module:             $paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage
Used module:                 \ibex_controller
Used module:                 \ibex_decoder
Used module:             $paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage
Used module:                 \ibex_prefetch_buffer
Used module:                     $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010
Used module:                 \ibex_compressed_decoder
Used module:             \prim_clock_gating
Used module:     \AHBlite_sys_0
Used module:         \apb_sys_0
Used module:             $paramod$c4682ff1e8438fb53a6695f61a33dc0fb7c6d314\APB_BUS0
Used module:             \APB_WDT32
Used module:             \WDT32
Used module:             \APB_TIMER32
Used module:             \TIMER32
Used module:             \APB_PWM32
Used module:             \PWM32
Used module:             \APB_I2C
Used module:                 \i2c_master
Used module:                     \i2c_master_byte_ctrl
Used module:                         \i2c_master_bit_ctrl
Used module:             \APB_SPI
Used module:                 $paramod$0cce3474069c4b3ad812379a88ae631f445ae576\spi_master
Used module:                     \sri
Used module:                     \sro
Used module:             \APB_UART
Used module:                 \UART_TX
Used module:                 \UART_RX
Used module:                 \FIFO
Used module:                 \BAUDGEN
Used module:             \ahb_2_apb
Used module:         \AHBlite_BUS0
Used module:         \AHB_Sigmoid_ACC
Used module:             \sigmoid
Used module:         \AHB_tanh_ACC
Used module:             \tanh
Used module:         \AHB_Sec_ACC
Used module:             \mont_reduce
Used module:         \AHB_ML_ACC
Used module:             \parallel_ACC
Used module:                 \four_mac
Used module:                     \MAC
Used module:         \AHB_SPM
Used module:             \SPM
Used module:                 \CSADD
Used module:                 \TCMP
Used module:         \AHBlite_GPIO
Used module:         \GPIO
Used module:         \AHBSRAM
Used module:         \QSPI_XIP_CTRL
Used module:             \FLASH_READER
Used module:             \DMC_32x16
Parameter \DATA_WIDTH = 8

63.28. Executing AST frontend in derive mode using pre-parsed AST for module `\sri'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\sri\DATA_WIDTH=s32'00000000000000000000000000001000'.
Parameter \DATA_WIDTH = 8

63.29. Executing AST frontend in derive mode using pre-parsed AST for module `\sro'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\sro\DATA_WIDTH=s32'00000000000000000000000000001000'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 0
Found cached RTLIL representation for module `$paramod$ad25db91996d198aa2c296d5b9e835e98e21254e\ibex_csr'.
Parameter \CounterWidth = 64
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000'.
Parameter \CounterWidth = 64
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 0
Found cached RTLIL representation for module `$paramod$ad25db91996d198aa2c296d5b9e835e98e21254e\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 0
Found cached RTLIL representation for module `$paramod$7b0b7e2a8dbaf87d71487d9af8b95e30a4a1a384\ibex_csr'.
Parameter \Width = 3
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 3'100
Found cached RTLIL representation for module `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 0
Found cached RTLIL representation for module `$paramod$7b0b7e2a8dbaf87d71487d9af8b95e30a4a1a384\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 0
Found cached RTLIL representation for module `$paramod$7b0b7e2a8dbaf87d71487d9af8b95e30a4a1a384\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 0
Found cached RTLIL representation for module `$paramod$7b0b7e2a8dbaf87d71487d9af8b95e30a4a1a384\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1073741827
Found cached RTLIL representation for module `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1
Found cached RTLIL representation for module `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 0
Found cached RTLIL representation for module `$paramod$7b0b7e2a8dbaf87d71487d9af8b95e30a4a1a384\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 0
Found cached RTLIL representation for module `$paramod$ad25db91996d198aa2c296d5b9e835e98e21254e\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 0
Found cached RTLIL representation for module `$paramod$7b0b7e2a8dbaf87d71487d9af8b95e30a4a1a384\ibex_csr'.
Parameter \Width = 18
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 0
Found cached RTLIL representation for module `$paramod$2dcbcad5904a6c758134dbc8bb9b4b56ed0e47ac\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 0
Found cached RTLIL representation for module `$paramod$7b0b7e2a8dbaf87d71487d9af8b95e30a4a1a384\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 6'010000
Found cached RTLIL representation for module `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr'.
Parameter \RV32M = 2
Found cached RTLIL representation for module `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010'.
Parameter \RV32B = 0
Found cached RTLIL representation for module `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000'.
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0
Found cached RTLIL representation for module `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Found cached RTLIL representation for module `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder'.
Parameter \BranchPredictor = 1'0
Found cached RTLIL representation for module `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0'.

63.30. Analyzing design hierarchy..
Top module:  \soc_core
Used module:     \ibex_wrapper
Used module:         \ibex_core
Used module:             $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff
Used module:             $paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers
Used module:                 $paramod$ad25db91996d198aa2c296d5b9e835e98e21254e\ibex_csr
Used module:                 $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000
Used module:                 $paramod$7b0b7e2a8dbaf87d71487d9af8b95e30a4a1a384\ibex_csr
Used module:                 $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr
Used module:                 $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr
Used module:                 $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr
Used module:                 $paramod$2dcbcad5904a6c758134dbc8bb9b4b56ed0e47ac\ibex_csr
Used module:                 $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr
Used module:             $paramod\ibex_wb_stage\WritebackStage=1'0
Used module:             \ibex_load_store_unit
Used module:             $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block
Used module:                 $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010
Used module:                 $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000
Used module:             $paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage
Used module:                 $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0
Used module:                 $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder
Used module:             $paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage
Used module:                 $paramod\ibex_prefetch_buffer\BranchPredictor=1'0
Used module:                     \ibex_fetch_fifo
Used module:                 \ibex_compressed_decoder
Used module:             \prim_clock_gating
Used module:     \AHBlite_sys_0
Used module:         \apb_sys_0
Used module:             $paramod$c4682ff1e8438fb53a6695f61a33dc0fb7c6d314\APB_BUS0
Used module:             \APB_WDT32
Used module:             \WDT32
Used module:             \APB_TIMER32
Used module:             \TIMER32
Used module:             \APB_PWM32
Used module:             \PWM32
Used module:             \APB_I2C
Used module:                 \i2c_master
Used module:                     \i2c_master_byte_ctrl
Used module:                         \i2c_master_bit_ctrl
Used module:             \APB_SPI
Used module:                 $paramod$0cce3474069c4b3ad812379a88ae631f445ae576\spi_master
Used module:                     $paramod\sri\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:                     $paramod\sro\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:             \APB_UART
Used module:                 \UART_TX
Used module:                 \UART_RX
Used module:                 \FIFO
Used module:                 \BAUDGEN
Used module:             \ahb_2_apb
Used module:         \AHBlite_BUS0
Used module:         \AHB_Sigmoid_ACC
Used module:             \sigmoid
Used module:         \AHB_tanh_ACC
Used module:             \tanh
Used module:         \AHB_Sec_ACC
Used module:             \mont_reduce
Used module:         \AHB_ML_ACC
Used module:             \parallel_ACC
Used module:                 \four_mac
Used module:                     \MAC
Used module:         \AHB_SPM
Used module:             \SPM
Used module:                 \CSADD
Used module:                 \TCMP
Used module:         \AHBlite_GPIO
Used module:         \GPIO
Used module:         \AHBSRAM
Used module:         \QSPI_XIP_CTRL
Used module:             \FLASH_READER
Used module:             \DMC_32x16
Parameter \NUM_REQS = 2
Found cached RTLIL representation for module `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010'.

63.31. Analyzing design hierarchy..
Top module:  \soc_core
Used module:     \ibex_wrapper
Used module:         \ibex_core
Used module:             $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff
Used module:             $paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers
Used module:                 $paramod$ad25db91996d198aa2c296d5b9e835e98e21254e\ibex_csr
Used module:                 $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000
Used module:                 $paramod$7b0b7e2a8dbaf87d71487d9af8b95e30a4a1a384\ibex_csr
Used module:                 $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr
Used module:                 $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr
Used module:                 $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr
Used module:                 $paramod$2dcbcad5904a6c758134dbc8bb9b4b56ed0e47ac\ibex_csr
Used module:                 $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr
Used module:             $paramod\ibex_wb_stage\WritebackStage=1'0
Used module:             \ibex_load_store_unit
Used module:             $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block
Used module:                 $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010
Used module:                 $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000
Used module:             $paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage
Used module:                 $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0
Used module:                 $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder
Used module:             $paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage
Used module:                 $paramod\ibex_prefetch_buffer\BranchPredictor=1'0
Used module:                     $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010
Used module:                 \ibex_compressed_decoder
Used module:             \prim_clock_gating
Used module:     \AHBlite_sys_0
Used module:         \apb_sys_0
Used module:             $paramod$c4682ff1e8438fb53a6695f61a33dc0fb7c6d314\APB_BUS0
Used module:             \APB_WDT32
Used module:             \WDT32
Used module:             \APB_TIMER32
Used module:             \TIMER32
Used module:             \APB_PWM32
Used module:             \PWM32
Used module:             \APB_I2C
Used module:                 \i2c_master
Used module:                     \i2c_master_byte_ctrl
Used module:                         \i2c_master_bit_ctrl
Used module:             \APB_SPI
Used module:                 $paramod$0cce3474069c4b3ad812379a88ae631f445ae576\spi_master
Used module:                     $paramod\sri\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:                     $paramod\sro\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:             \APB_UART
Used module:                 \UART_TX
Used module:                 \UART_RX
Used module:                 \FIFO
Used module:                 \BAUDGEN
Used module:             \ahb_2_apb
Used module:         \AHBlite_BUS0
Used module:         \AHB_Sigmoid_ACC
Used module:             \sigmoid
Used module:         \AHB_tanh_ACC
Used module:             \tanh
Used module:         \AHB_Sec_ACC
Used module:             \mont_reduce
Used module:         \AHB_ML_ACC
Used module:             \parallel_ACC
Used module:                 \four_mac
Used module:                     \MAC
Used module:         \AHB_SPM
Used module:             \SPM
Used module:                 \CSADD
Used module:                 \TCMP
Used module:         \AHBlite_GPIO
Used module:         \GPIO
Used module:         \AHBSRAM
Used module:         \QSPI_XIP_CTRL
Used module:             \FLASH_READER
Used module:             \DMC_32x16

63.32. Analyzing design hierarchy..
Top module:  \soc_core
Used module:     \ibex_wrapper
Used module:         \ibex_core
Used module:             $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff
Used module:             $paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers
Used module:                 $paramod$ad25db91996d198aa2c296d5b9e835e98e21254e\ibex_csr
Used module:                 $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000
Used module:                 $paramod$7b0b7e2a8dbaf87d71487d9af8b95e30a4a1a384\ibex_csr
Used module:                 $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr
Used module:                 $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr
Used module:                 $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr
Used module:                 $paramod$2dcbcad5904a6c758134dbc8bb9b4b56ed0e47ac\ibex_csr
Used module:                 $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr
Used module:             $paramod\ibex_wb_stage\WritebackStage=1'0
Used module:             \ibex_load_store_unit
Used module:             $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block
Used module:                 $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010
Used module:                 $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000
Used module:             $paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage
Used module:                 $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0
Used module:                 $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder
Used module:             $paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage
Used module:                 $paramod\ibex_prefetch_buffer\BranchPredictor=1'0
Used module:                     $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010
Used module:                 \ibex_compressed_decoder
Used module:             \prim_clock_gating
Used module:     \AHBlite_sys_0
Used module:         \apb_sys_0
Used module:             $paramod$c4682ff1e8438fb53a6695f61a33dc0fb7c6d314\APB_BUS0
Used module:             \APB_WDT32
Used module:             \WDT32
Used module:             \APB_TIMER32
Used module:             \TIMER32
Used module:             \APB_PWM32
Used module:             \PWM32
Used module:             \APB_I2C
Used module:                 \i2c_master
Used module:                     \i2c_master_byte_ctrl
Used module:                         \i2c_master_bit_ctrl
Used module:             \APB_SPI
Used module:                 $paramod$0cce3474069c4b3ad812379a88ae631f445ae576\spi_master
Used module:                     $paramod\sri\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:                     $paramod\sro\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:             \APB_UART
Used module:                 \UART_TX
Used module:                 \UART_RX
Used module:                 \FIFO
Used module:                 \BAUDGEN
Used module:             \ahb_2_apb
Used module:         \AHBlite_BUS0
Used module:         \AHB_Sigmoid_ACC
Used module:             \sigmoid
Used module:         \AHB_tanh_ACC
Used module:             \tanh
Used module:         \AHB_Sec_ACC
Used module:             \mont_reduce
Used module:         \AHB_ML_ACC
Used module:             \parallel_ACC
Used module:                 \four_mac
Used module:                     \MAC
Used module:         \AHB_SPM
Used module:             \SPM
Used module:                 \CSADD
Used module:                 \TCMP
Used module:         \AHBlite_GPIO
Used module:         \GPIO
Used module:         \AHBSRAM
Used module:         \QSPI_XIP_CTRL
Used module:             \FLASH_READER
Used module:             \DMC_32x16
Removing unused module `\ibex_cs_registers'.
Removing unused module `$paramod\ibex_counter\CounterWidth=32'00000000000000000000000000101000'.
Removing unused module `$paramod\sro\DATA_WIDTH=s32'00000000000000000000000000010000'.
Removing unused module `$paramod\sri\DATA_WIDTH=s32'00000000000000000000000000010000'.
Removing unused module `\ibex_register_file_ff'.
Removing unused module `\ibex_csr'.
Removing unused module `\ibex_alu'.
Removing unused module `\ibex_icache'.
Removing unused module `\AHB_FLASH_WRITER'.
Removing unused module `\ibex_multdiv_fast'.
Removing unused module `\NN'.
Removing unused module `\ibex_ex_block'.
Removing unused module `\ibex_core_tracing'.
Removing unused module `\DMC_32x16HC'.
Removing unused module `\OVERHEAD'.
Removing unused module `\DEC5x32_DMC'.
Removing unused module `\DEC3x8_DMC'.
Removing unused module `\DEC2x4_DMC'.
Removing unused module `\LINE16'.
Removing unused module `\HWORD'.
Removing unused module `\AHBlite_db_reg'.
Removing unused module `\ibex_counter'.
Removing unused module `\AHB_MUX_2M1S'.
Removing unused module `\ibex_fetch_fifo'.
Removing unused module `\ibex_if_stage'.
Removing unused module `\ibex_decoder'.
Removing unused module `\ibex_pmp'.
Removing unused module `\APB_BUS0'.
Removing unused module `\sro'.
Removing unused module `\sri'.
Removing unused module `\spi_master'.
Removing unused module `\ibex_controller'.
Removing unused module `\DFFRAM_COL4'.
Removing unused module `\SRAM64x32'.
Removing unused module `\PASS'.
Removing unused module `\MUX4x1_32'.
Removing unused module `\MUX2x1_32'.
Removing unused module `\DEC6x64'.
Removing unused module `\DEC3x8'.
Removing unused module `\DEC2x4'.
Removing unused module `\DEC1x2'.
Removing unused module `\WORD32'.
Removing unused module `\BYTE'.
Removing unused module `\ibex_wb_stage'.
Removing unused module `\ibex_register_file_latch'.
Removing unused module `\ibex_multdiv_slow'.
Removing unused module `\ibex_branch_predict'.
Removing unused module `\ibex_prefetch_buffer'.
Removing unused module `\ibex_register_file_fpga'.
Removing unused module `\AHB_MASTER'.
Removing unused module `\AHB_UART_MASTER'.
Removing unused module `\ibex_dummy_instr'.
Removing unused module `\ibex_id_stage'.
Removed 53 unused modules.
Mapping positional arguments of cell AHB_tanh_ACC.Tan (tanh).
Mapping positional arguments of cell AHB_Sigmoid_ACC.Sig (sigmoid).
Mapping positional arguments of cell AHB_ML_ACC.acc (parallel_ACC).
Mapping positional arguments of cell four_mac.mac3 (MAC).
Mapping positional arguments of cell four_mac.mac2 (MAC).
Mapping positional arguments of cell four_mac.mac1 (MAC).
Mapping positional arguments of cell four_mac.mac0 (MAC).
Mapping positional arguments of cell parallel_ACC.macp3 (four_mac).
Mapping positional arguments of cell parallel_ACC.macp2 (four_mac).
Mapping positional arguments of cell parallel_ACC.macp1 (four_mac).
Mapping positional arguments of cell parallel_ACC.macp0 (four_mac).
Mapping positional arguments of cell AHB_Sec_ACC.mont (mont_reduce).
Warning: Resizing cell port AHB_tanh_ACC.Tan.in from 32 bits to 8 bits.
Warning: Resizing cell port AHB_tanh_ACC.Tan.out from 32 bits to 8 bits.
Warning: Resizing cell port AHBlite_sys_0.S1.SRAMADDR from 12 bits to 15 bits.
Warning: Resizing cell port APB_UART.uFIFO_RX.level from 8 bits to 4 bits.
Warning: Resizing cell port APB_UART.uFIFO_TX.level from 8 bits to 4 bits.
Warning: Resizing cell port AHB_Sigmoid_ACC.Sig.in from 32 bits to 8 bits.
Warning: Resizing cell port AHB_Sigmoid_ACC.Sig.out from 32 bits to 8 bits.
Warning: Resizing cell port AHB_ML_ACC.acc.valid from 4 bits to 3 bits.
Warning: Resizing cell port four_mac.mac3.out from 32 bits to 8 bits.
Warning: Resizing cell port four_mac.mac2.out from 32 bits to 8 bits.
Warning: Resizing cell port four_mac.mac1.out from 32 bits to 8 bits.
Warning: Resizing cell port four_mac.mac0.out from 32 bits to 8 bits.
Warning: Resizing cell port soc_core.ibex_core.IRQ from 16 bits to 15 bits.
Warning: Resizing cell port AHB_Sec_ACC.mont.n from 32 bits to 5 bits.

64. Executing TRIBUF pass.

65. Executing SYNTH pass.

65.1. Executing HIERARCHY pass (managing design hierarchy).

65.1.1. Analyzing design hierarchy..
Top module:  \soc_core
Used module:     \ibex_wrapper
Used module:         \ibex_core
Used module:             $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff
Used module:             $paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers
Used module:                 $paramod$ad25db91996d198aa2c296d5b9e835e98e21254e\ibex_csr
Used module:                 $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000
Used module:                 $paramod$7b0b7e2a8dbaf87d71487d9af8b95e30a4a1a384\ibex_csr
Used module:                 $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr
Used module:                 $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr
Used module:                 $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr
Used module:                 $paramod$2dcbcad5904a6c758134dbc8bb9b4b56ed0e47ac\ibex_csr
Used module:                 $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr
Used module:             $paramod\ibex_wb_stage\WritebackStage=1'0
Used module:             \ibex_load_store_unit
Used module:             $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block
Used module:                 $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010
Used module:                 $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000
Used module:             $paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage
Used module:                 $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0
Used module:                 $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder
Used module:             $paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage
Used module:                 $paramod\ibex_prefetch_buffer\BranchPredictor=1'0
Used module:                     $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010
Used module:                 \ibex_compressed_decoder
Used module:             \prim_clock_gating
Used module:     \AHBlite_sys_0
Used module:         \apb_sys_0
Used module:             $paramod$c4682ff1e8438fb53a6695f61a33dc0fb7c6d314\APB_BUS0
Used module:             \APB_WDT32
Used module:             \WDT32
Used module:             \APB_TIMER32
Used module:             \TIMER32
Used module:             \APB_PWM32
Used module:             \PWM32
Used module:             \APB_I2C
Used module:                 \i2c_master
Used module:                     \i2c_master_byte_ctrl
Used module:                         \i2c_master_bit_ctrl
Used module:             \APB_SPI
Used module:                 $paramod$0cce3474069c4b3ad812379a88ae631f445ae576\spi_master
Used module:                     $paramod\sri\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:                     $paramod\sro\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:             \APB_UART
Used module:                 \UART_TX
Used module:                 \UART_RX
Used module:                 \FIFO
Used module:                 \BAUDGEN
Used module:             \ahb_2_apb
Used module:         \AHBlite_BUS0
Used module:         \AHB_Sigmoid_ACC
Used module:             \sigmoid
Used module:         \AHB_tanh_ACC
Used module:             \tanh
Used module:         \AHB_Sec_ACC
Used module:             \mont_reduce
Used module:         \AHB_ML_ACC
Used module:             \parallel_ACC
Used module:                 \four_mac
Used module:                     \MAC
Used module:         \AHB_SPM
Used module:             \SPM
Used module:                 \CSADD
Used module:                 \TCMP
Used module:         \AHBlite_GPIO
Used module:         \GPIO
Used module:         \AHBSRAM
Used module:         \QSPI_XIP_CTRL
Used module:             \FLASH_READER
Used module:             \DMC_32x16

65.1.2. Analyzing design hierarchy..
Top module:  \soc_core
Used module:     \ibex_wrapper
Used module:         \ibex_core
Used module:             $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff
Used module:             $paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers
Used module:                 $paramod$ad25db91996d198aa2c296d5b9e835e98e21254e\ibex_csr
Used module:                 $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000
Used module:                 $paramod$7b0b7e2a8dbaf87d71487d9af8b95e30a4a1a384\ibex_csr
Used module:                 $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr
Used module:                 $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr
Used module:                 $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr
Used module:                 $paramod$2dcbcad5904a6c758134dbc8bb9b4b56ed0e47ac\ibex_csr
Used module:                 $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr
Used module:             $paramod\ibex_wb_stage\WritebackStage=1'0
Used module:             \ibex_load_store_unit
Used module:             $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block
Used module:                 $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010
Used module:                 $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000
Used module:             $paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage
Used module:                 $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0
Used module:                 $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder
Used module:             $paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage
Used module:                 $paramod\ibex_prefetch_buffer\BranchPredictor=1'0
Used module:                     $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010
Used module:                 \ibex_compressed_decoder
Used module:             \prim_clock_gating
Used module:     \AHBlite_sys_0
Used module:         \apb_sys_0
Used module:             $paramod$c4682ff1e8438fb53a6695f61a33dc0fb7c6d314\APB_BUS0
Used module:             \APB_WDT32
Used module:             \WDT32
Used module:             \APB_TIMER32
Used module:             \TIMER32
Used module:             \APB_PWM32
Used module:             \PWM32
Used module:             \APB_I2C
Used module:                 \i2c_master
Used module:                     \i2c_master_byte_ctrl
Used module:                         \i2c_master_bit_ctrl
Used module:             \APB_SPI
Used module:                 $paramod$0cce3474069c4b3ad812379a88ae631f445ae576\spi_master
Used module:                     $paramod\sri\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:                     $paramod\sro\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:             \APB_UART
Used module:                 \UART_TX
Used module:                 \UART_RX
Used module:                 \FIFO
Used module:                 \BAUDGEN
Used module:             \ahb_2_apb
Used module:         \AHBlite_BUS0
Used module:         \AHB_Sigmoid_ACC
Used module:             \sigmoid
Used module:         \AHB_tanh_ACC
Used module:             \tanh
Used module:         \AHB_Sec_ACC
Used module:             \mont_reduce
Used module:         \AHB_ML_ACC
Used module:             \parallel_ACC
Used module:                 \four_mac
Used module:                     \MAC
Used module:         \AHB_SPM
Used module:             \SPM
Used module:                 \CSADD
Used module:                 \TCMP
Used module:         \AHBlite_GPIO
Used module:         \GPIO
Used module:         \AHBSRAM
Used module:         \QSPI_XIP_CTRL
Used module:             \FLASH_READER
Used module:             \DMC_32x16
Removed 0 unused modules.

65.2. Executing PROC pass (convert processes to netlists).

65.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 35 empty switches in `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:720$4670'.
Found and cleaned up 2 empty switches in `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:470$4652'.
Found and cleaned up 2 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
Found and cleaned up 2 empty switches in `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:896$5639'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:445$6049'.
Cleaned up 42 empty switches.

65.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_csr.v:19$4827 in module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_csr.v:19$4825 in module $paramod$7b0b7e2a8dbaf87d71487d9af8b95e30a4a1a384\ibex_csr.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_counter.v:40$4823 in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Marked 3 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_counter.v:23$4820 in module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_csr.v:19$4818 in module $paramod$ad25db91996d198aa2c296d5b9e835e98e21254e\ibex_csr.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_tanh_ACC.v:318$2733 in module AHB_tanh_ACC.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_tanh_ACC.v:303$2731 in module AHB_tanh_ACC.
Removed 1 dead cases from process $proc$./designs/soc_core/src/AHB_tanh_ACC.v:7$2725 in module tanh.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_tanh_ACC.v:7$2725 in module tanh.
Marked 2 switch rules as full_case in process $proc$./designs/soc_core/src/spi_master.v:209$6078 in module $paramod\sri\DATA_WIDTH=s32'00000000000000000000000000001000.
Marked 2 switch rules as full_case in process $proc$./designs/soc_core/src/WDT32.v:46$2701 in module WDT32.
Marked 3 switch rules as full_case in process $proc$./designs/soc_core/src/WDT32.v:30$2696 in module WDT32.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_wrapper.v:184$2694 in module ibex_wrapper.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_wrapper.v:171$2693 in module ibex_wrapper.
Marked 5 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_wrapper.v:135$2668 in module ibex_wrapper.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_wrapper.v:131$2666 in module ibex_wrapper.
Marked 2 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_wrapper.v:69$2664 in module ibex_wrapper.
Marked 2 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_wrapper.v:62$2661 in module ibex_wrapper.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_multdiv_fast.v:585$6019 in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Removed 1 dead cases from process $proc$./designs/soc_core/src/ibex_multdiv_fast.v:520$6009 in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Marked 3 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_multdiv_fast.v:520$6009 in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Marked 4 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_multdiv_fast.v:613$5980 in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_multdiv_fast.v:598$5971 in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_multdiv_fast.v:392$5961 in module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Marked 7 switch rules as full_case in process $proc$./designs/soc_core/src/spi_master.v:126$4775 in module $paramod$0cce3474069c4b3ad812379a88ae631f445ae576\spi_master.
Marked 2 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_fetch_fifo.v:132$4767 in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.
Marked 2 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_fetch_fifo.v:132$4765 in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.
Marked 2 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_fetch_fifo.v:132$4763 in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_fetch_fifo.v:125$4734 in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_fetch_fifo.v:90$4721 in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.
Marked 2 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_fetch_fifo.v:70$4714 in module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.
Removed 1 dead cases from process $proc$./designs/soc_core/src/ibex_decoder.v:720$4670 in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Marked 14 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_decoder.v:720$4670 in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Removed 1 dead cases from process $proc$./designs/soc_core/src/ibex_decoder.v:470$4652 in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Marked 29 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_decoder.v:470$4652 in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_decoder.v:461$4646 in module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Marked 6 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_controller.v:517$4640 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_controller.v:833$4638 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.
Marked 32 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_controller.v:589$4583 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.
Marked 14 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_controller.v:543$4582 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/APB_TIMER32.v:122$1763 in module APB_TIMER32.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/APB_TIMER32.v:109$1759 in module APB_TIMER32.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/APB_TIMER32.v:98$1755 in module APB_TIMER32.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/APB_TIMER32.v:87$1751 in module APB_TIMER32.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/APB_TIMER32.v:76$1747 in module APB_TIMER32.
Removed 1 dead cases from process $proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:0$4521 in module DMC_32x16.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:0$4521 in module DMC_32x16.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:299$4508 in module DMC_32x16.
Marked 3 switch rules as full_case in process $proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500 in module DMC_32x16.
Marked 2 switch rules as full_case in process $proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:218$4423 in module FLASH_READER.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:214$4419 in module FLASH_READER.
Marked 3 switch rules as full_case in process $proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:207$4413 in module FLASH_READER.
Marked 2 switch rules as full_case in process $proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:202$4410 in module FLASH_READER.
Marked 2 switch rules as full_case in process $proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:197$4405 in module FLASH_READER.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:193$4403 in module FLASH_READER.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:188$4400 in module FLASH_READER.
Removed 1 dead cases from process $proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:182$4399 in module FLASH_READER.
Marked 3 switch rules as full_case in process $proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:182$4399 in module FLASH_READER.
Marked 5 switch rules as full_case in process $proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:87$4364 in module QSPI_XIP_CTRL.
Marked 6 switch rules as full_case in process $proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:73$4349 in module QSPI_XIP_CTRL.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:68$4347 in module QSPI_XIP_CTRL.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_prefetch_buffer.v:170$5769 in module $paramod\ibex_prefetch_buffer\BranchPredictor=1'0.
Marked 2 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_SPM.v:152$1530 in module AHB_SPM.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_SPM.v:146$1528 in module AHB_SPM.
Marked 3 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_SPM.v:140$1524 in module AHB_SPM.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_SPM.v:134$1522 in module AHB_SPM.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_SPM.v:128$1519 in module AHB_SPM.
Marked 2 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_SPM.v:121$1513 in module AHB_SPM.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_SPM.v:115$1509 in module AHB_SPM.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_SPM.v:103$1507 in module AHB_SPM.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_SPM.v:38$1468 in module CSADD.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_SPM.v:8$1461 in module TCMP.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/APB_PWM32.v:97$1451 in module APB_PWM32.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/APB_PWM32.v:86$1447 in module APB_PWM32.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/APB_PWM32.v:75$1443 in module APB_PWM32.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/APB_PWM32.v:64$1439 in module APB_PWM32.
Removed 1 dead cases from process $proc$./designs/soc_core/src/APB_UART.v:512$1423 in module UART_TX.
Marked 9 switch rules as full_case in process $proc$./designs/soc_core/src/APB_UART.v:512$1423 in module UART_TX.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/APB_UART.v:490$1421 in module UART_TX.
Removed 1 dead cases from process $proc$./designs/soc_core/src/APB_UART.v:403$1411 in module UART_RX.
Marked 9 switch rules as full_case in process $proc$./designs/soc_core/src/APB_UART.v:403$1411 in module UART_RX.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/APB_UART.v:384$1409 in module UART_RX.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/APB_UART.v:343$1402 in module BAUDGEN.
Marked 5 switch rules as full_case in process $proc$./designs/soc_core/src/APB_UART.v:278$1393 in module FIFO.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/APB_UART.v:256$1391 in module FIFO.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/APB_UART.v:245$1381 in module FIFO.
Marked 5 switch rules as full_case in process $proc$./designs/soc_core/src/APB_UART.v:102$1336 in module APB_UART.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_if_stage.v:586$5717 in module $paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_if_stage.v:449$5703 in module $paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.
Removed 1 dead cases from process $proc$./designs/soc_core/src/ibex_if_stage.v:439$5698 in module $paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_if_stage.v:439$5698 in module $paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHBSRAM.v:317$1228 in module AHBSRAM.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHBSRAM.v:311$1226 in module AHBSRAM.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHBSRAM.v:279$1218 in module AHBSRAM.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHBSRAM.v:273$1216 in module AHBSRAM.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHBSRAM.v:250$1206 in module AHBSRAM.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_Sigmoid_ACC.v:317$1157 in module AHB_Sigmoid_ACC.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_Sigmoid_ACC.v:302$1155 in module AHB_Sigmoid_ACC.
Removed 1 dead cases from process $proc$./designs/soc_core/src/AHB_Sigmoid_ACC.v:9$1149 in module sigmoid.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_Sigmoid_ACC.v:9$1149 in module sigmoid.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_id_stage.v:863$5677 in module $paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_id_stage.v:679$5675 in module $paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_id_stage.v:679$5673 in module $paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_id_stage.v:661$5671 in module $paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.
Removed 1 dead cases from process $proc$./designs/soc_core/src/ibex_id_stage.v:896$5639 in module $paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.
Marked 6 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_id_stage.v:896$5639 in module $paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_id_stage.v:889$5637 in module $paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.
Marked 4 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_id_stage.v:757$5577 in module $paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.
Removed 1 dead cases from process $proc$./designs/soc_core/src/ibex_id_stage.v:689$5576 in module $paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_id_stage.v:689$5576 in module $paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.
Removed 1 dead cases from process $proc$./designs/soc_core/src/ibex_id_stage.v:616$5570 in module $paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_id_stage.v:616$5570 in module $paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_2_APB.v:197$3130 in module ahb_2_apb.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_2_APB.v:185$3126 in module ahb_2_apb.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_2_APB.v:165$3122 in module ahb_2_apb.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_2_APB.v:147$3116 in module ahb_2_apb.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_2_APB.v:133$3115 in module ahb_2_apb.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_2_APB.v:122$3113 in module ahb_2_apb.
Marked 4 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_2_APB.v:87$3111 in module ahb_2_apb.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_2_APB.v:66$3109 in module ahb_2_apb.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/APB_WDT32.v:105$3091 in module APB_WDT32.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/APB_WDT32.v:92$3087 in module APB_WDT32.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/APB_WDT32.v:81$3083 in module APB_WDT32.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/APB_WDT32.v:70$3079 in module APB_WDT32.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_cs_registers.v:1190$5481 in module $paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_cs_registers.v:1089$5477 in module $paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.
Removed 1 dead cases from process $proc$./designs/soc_core/src/ibex_cs_registers.v:783$5464 in module $paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_cs_registers.v:783$5464 in module $paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_cs_registers.v:775$5461 in module $paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.
Marked 9 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394 in module $paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.
Removed 3 dead cases from process $proc$./designs/soc_core/src/ibex_cs_registers.v:543$5358 in module $paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.
Marked 4 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_cs_registers.v:543$5358 in module $paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_ML_ACC.v:344$2959 in module AHB_ML_ACC.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_ML_ACC.v:307$2955 in module AHB_ML_ACC.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_ML_ACC.v:301$2951 in module AHB_ML_ACC.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_ML_ACC.v:295$2947 in module AHB_ML_ACC.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_ML_ACC.v:289$2943 in module AHB_ML_ACC.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_ML_ACC.v:283$2939 in module AHB_ML_ACC.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_ML_ACC.v:275$2935 in module AHB_ML_ACC.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_ML_ACC.v:269$2931 in module AHB_ML_ACC.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_ML_ACC.v:263$2927 in module AHB_ML_ACC.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_ML_ACC.v:257$2923 in module AHB_ML_ACC.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_ML_ACC.v:242$2921 in module AHB_ML_ACC.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5299 in module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5297 in module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5295 in module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5293 in module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5291 in module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5289 in module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5287 in module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5285 in module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5283 in module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5281 in module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5279 in module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5277 in module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5275 in module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5273 in module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5271 in module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5269 in module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5267 in module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5265 in module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5263 in module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5261 in module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5259 in module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5257 in module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5255 in module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5253 in module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5251 in module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5249 in module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5247 in module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5245 in module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5243 in module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5241 in module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5239 in module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_core.v:552$2871 in module ibex_core.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_core.v:546$2869 in module ibex_core.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/APB_sys_0.v:77$2854 in module apb_sys_0.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_csr.v:19$4835 in module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Marked 2 switch rules as full_case in process $proc$./designs/soc_core/src/APB_SPI.v:108$739 in module APB_SPI.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/APB_SPI.v:86$729 in module APB_SPI.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/APB_SPI.v:74$718 in module APB_SPI.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/APB_SPI.v:63$708 in module APB_SPI.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/APB_SPI.v:52$698 in module APB_SPI.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/spi_master.v:238$6081 in module $paramod\sro\DATA_WIDTH=s32'00000000000000000000000000001000.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_alu.v:917$6067 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_alu.v:484$6066 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_alu.v:472$6055 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 2 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_alu.v:429$6047 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_alu.v:423$6041 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_alu.v:383$6033 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_alu.v:377$6028 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_alu.v:370$6026 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_alu.v:358$6024 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_alu.v:348$6021 in module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHBlite_GPIO.v:145$565 in module AHBlite_GPIO.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHBlite_GPIO.v:134$561 in module AHBlite_GPIO.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHBlite_GPIO.v:123$557 in module AHBlite_GPIO.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHBlite_GPIO.v:112$553 in module AHBlite_GPIO.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHBlite_GPIO.v:101$549 in module AHBlite_GPIO.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHBlite_GPIO.v:78$540 in module AHBlite_GPIO.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHBlite_GPIO.v:69$538 in module AHBlite_GPIO.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHBlite_GPIO.v:60$536 in module AHBlite_GPIO.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHBlite_GPIO.v:52$534 in module AHBlite_GPIO.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHBlite_GPIO.v:44$531 in module AHBlite_GPIO.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/i2c_master.v:917$2844 in module i2c_master.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/i2c_master.v:900$2836 in module i2c_master.
Marked 2 switch rules as full_case in process $proc$./designs/soc_core/src/i2c_master.v:844$2832 in module i2c_master.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/i2c_master.v:826$2830 in module i2c_master.
Marked 2 switch rules as full_case in process $proc$./designs/soc_core/src/i2c_master.v:792$2828 in module i2c_master.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/APB_I2C.v:53$445 in module APB_I2C.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_Sec_ACC.v:119$433 in module AHB_Sec_ACC.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_Sec_ACC.v:110$429 in module AHB_Sec_ACC.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_Sec_ACC.v:101$425 in module AHB_Sec_ACC.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_Sec_ACC.v:92$421 in module AHB_Sec_ACC.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHB_Sec_ACC.v:78$419 in module AHB_Sec_ACC.
Marked 10 switch rules as full_case in process $proc$./designs/soc_core/src/i2c_master.v:575$2814 in module i2c_master_byte_ctrl.
Marked 2 switch rules as full_case in process $proc$./designs/soc_core/src/i2c_master.v:560$2810 in module i2c_master_byte_ctrl.
Marked 2 switch rules as full_case in process $proc$./designs/soc_core/src/i2c_master.v:551$2809 in module i2c_master_byte_ctrl.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_load_store_unit.v:311$368 in module ibex_load_store_unit.
Marked 8 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_load_store_unit.v:231$347 in module ibex_load_store_unit.
Removed 1 dead cases from process $proc$./designs/soc_core/src/ibex_load_store_unit.v:218$339 in module ibex_load_store_unit.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_load_store_unit.v:218$339 in module ibex_load_store_unit.
Removed 1 dead cases from process $proc$./designs/soc_core/src/ibex_load_store_unit.v:194$334 in module ibex_load_store_unit.
Marked 5 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_load_store_unit.v:194$334 in module ibex_load_store_unit.
Removed 1 dead cases from process $proc$./designs/soc_core/src/ibex_load_store_unit.v:170$329 in module ibex_load_store_unit.
Marked 5 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_load_store_unit.v:170$329 in module ibex_load_store_unit.
Removed 1 dead cases from process $proc$./designs/soc_core/src/ibex_load_store_unit.v:162$328 in module ibex_load_store_unit.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_load_store_unit.v:162$328 in module ibex_load_store_unit.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_load_store_unit.v:157$326 in module ibex_load_store_unit.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_load_store_unit.v:144$324 in module ibex_load_store_unit.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_load_store_unit.v:139$322 in module ibex_load_store_unit.
Removed 1 dead cases from process $proc$./designs/soc_core/src/ibex_load_store_unit.v:131$321 in module ibex_load_store_unit.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_load_store_unit.v:131$321 in module ibex_load_store_unit.
Removed 5 dead cases from process $proc$./designs/soc_core/src/ibex_load_store_unit.v:91$318 in module ibex_load_store_unit.
Marked 7 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_load_store_unit.v:91$318 in module ibex_load_store_unit.
Removed 6 dead cases from process $proc$./designs/soc_core/src/ibex_compressed_decoder.v:320$304 in module ibex_compressed_decoder.
Marked 17 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_compressed_decoder.v:320$304 in module ibex_compressed_decoder.
Marked 2 switch rules as full_case in process $proc$./designs/soc_core/src/TIMER32.v:54$303 in module TIMER32.
Marked 2 switch rules as full_case in process $proc$./designs/soc_core/src/TIMER32.v:44$301 in module TIMER32.
Marked 2 switch rules as full_case in process $proc$./designs/soc_core/src/TIMER32.v:33$299 in module TIMER32.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/AHBlite_bus0.v:58$250 in module AHBlite_BUS0.
Marked 3 switch rules as full_case in process $proc$./designs/soc_core/src/i2c_master.v:261$2804 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/i2c_master.v:227$2792 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/i2c_master.v:221$2790 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/i2c_master.v:211$2786 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/i2c_master.v:197$2779 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/i2c_master.v:175$2768 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/i2c_master.v:161$2765 in module i2c_master_bit_ctrl.
Marked 3 switch rules as full_case in process $proc$./designs/soc_core/src/i2c_master.v:154$2759 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/i2c_master.v:140$2758 in module i2c_master_bit_ctrl.
Marked 3 switch rules as full_case in process $proc$./designs/soc_core/src/i2c_master.v:113$2751 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/i2c_master.v:103$2740 in module i2c_master_bit_ctrl.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_csr.v:19$4833 in module $paramod$2dcbcad5904a6c758134dbc8bb9b4b56ed0e47ac\ibex_csr.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_csr.v:19$4831 in module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Marked 2 switch rules as full_case in process $proc$./designs/soc_core/src/PWM32.v:57$147 in module PWM32.
Marked 2 switch rules as full_case in process $proc$./designs/soc_core/src/PWM32.v:46$145 in module PWM32.
Marked 2 switch rules as full_case in process $proc$./designs/soc_core/src/PWM32.v:35$143 in module PWM32.
Marked 1 switch rules as full_case in process $proc$./designs/soc_core/src/ibex_csr.v:19$4829 in module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
Removed a total of 33 dead cases.

65.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 109 redundant assignments.
Promoted 504 assignments to connections.

65.2.4. Executing PROC_INIT pass (extract init attributes).

65.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_ni in `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4827'.
Found async reset \rst_ni in `$paramod$7b0b7e2a8dbaf87d71487d9af8b95e30a4a1a384\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4825'.
Found async reset \rst_ni in `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$./designs/soc_core/src/ibex_counter.v:40$4823'.
Found async reset \rst_ni in `$paramod$ad25db91996d198aa2c296d5b9e835e98e21254e\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4818'.
Found async reset \HRESETn in `\AHB_tanh_ACC.$proc$./designs/soc_core/src/AHB_tanh_ACC.v:318$2733'.
Found async reset \HRESETn in `\AHB_tanh_ACC.$proc$./designs/soc_core/src/AHB_tanh_ACC.v:303$2731'.
Found async reset \resetb in `$paramod\sri\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/soc_core/src/spi_master.v:209$6078'.
Found async reset \rst in `\WDT32.$proc$./designs/soc_core/src/WDT32.v:46$2701'.
Found async reset \rst in `\WDT32.$proc$./designs/soc_core/src/WDT32.v:30$2696'.
Found async reset \HRESETn in `\ibex_wrapper.$proc$./designs/soc_core/src/ibex_wrapper.v:131$2666'.
Found async reset \HRESETn in `\ibex_wrapper.$proc$./designs/soc_core/src/ibex_wrapper.v:69$2664'.
Found async reset \HRESETn in `\ibex_wrapper.$proc$./designs/soc_core/src/ibex_wrapper.v:62$2661'.
Found async reset \rst_ni in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:585$6019'.
Found async reset \rst_ni in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:392$5961'.
Found async reset \resetb in `$paramod$0cce3474069c4b3ad812379a88ae631f445ae576\spi_master.$proc$./designs/soc_core/src/spi_master.v:126$4775'.
Found async reset \rst_ni in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_fetch_fifo.v:125$4734'.
Found async reset \rst_ni in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:833$4638'.
Found async reset \PRESETn in `\APB_TIMER32.$proc$./designs/soc_core/src/APB_TIMER32.v:122$1763'.
Found async reset \PRESETn in `\APB_TIMER32.$proc$./designs/soc_core/src/APB_TIMER32.v:109$1759'.
Found async reset \PRESETn in `\APB_TIMER32.$proc$./designs/soc_core/src/APB_TIMER32.v:98$1755'.
Found async reset \PRESETn in `\APB_TIMER32.$proc$./designs/soc_core/src/APB_TIMER32.v:87$1751'.
Found async reset \PRESETn in `\APB_TIMER32.$proc$./designs/soc_core/src/APB_TIMER32.v:76$1747'.
Found async reset \rst_n in `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
Found async reset \rst_n in `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:214$4419'.
Found async reset \rst_n in `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:207$4413'.
Found async reset \rst_n in `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:202$4410'.
Found async reset \rst_n in `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:197$4405'.
Found async reset \rst_n in `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:193$4403'.
Found async reset \rst_n in `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:188$4400'.
Found async reset \HRESETn in `\QSPI_XIP_CTRL.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:87$4364'.
Found async reset \HRESETn in `\QSPI_XIP_CTRL.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:68$4347'.
Found async reset \rst_ni in `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_prefetch_buffer.v:170$5769'.
Found async reset \HRESETn in `\AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:146$1528'.
Found async reset \HRESETn in `\AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:134$1522'.
Found async reset \HRESETn in `\AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:128$1519'.
Found async reset \HRESETn in `\AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:121$1513'.
Found async reset \HRESETn in `\AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:115$1509'.
Found async reset \HRESETn in `\AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:103$1507'.
Found async reset \rst in `\CSADD.$proc$./designs/soc_core/src/AHB_SPM.v:38$1468'.
Found async reset \rst in `\TCMP.$proc$./designs/soc_core/src/AHB_SPM.v:8$1461'.
Found async reset \PRESETn in `\APB_PWM32.$proc$./designs/soc_core/src/APB_PWM32.v:97$1451'.
Found async reset \PRESETn in `\APB_PWM32.$proc$./designs/soc_core/src/APB_PWM32.v:86$1447'.
Found async reset \PRESETn in `\APB_PWM32.$proc$./designs/soc_core/src/APB_PWM32.v:75$1443'.
Found async reset \PRESETn in `\APB_PWM32.$proc$./designs/soc_core/src/APB_PWM32.v:64$1439'.
Found async reset \resetn in `\UART_TX.$proc$./designs/soc_core/src/APB_UART.v:490$1421'.
Found async reset \resetn in `\UART_RX.$proc$./designs/soc_core/src/APB_UART.v:384$1409'.
Found async reset \rst_n in `\BAUDGEN.$proc$./designs/soc_core/src/APB_UART.v:343$1402'.
Found async reset \rst_n in `\FIFO.$proc$./designs/soc_core/src/APB_UART.v:256$1391'.
Found async reset \PRESETn in `\APB_UART.$proc$./designs/soc_core/src/APB_UART.v:102$1336'.
Found async reset \rst_ni in `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.$proc$./designs/soc_core/src/ibex_if_stage.v:586$5717'.
Found async reset \HRESETn in `\AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:317$1228'.
Found async reset \HRESETn in `\AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:311$1226'.
Found async reset \HRESETn in `\AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:279$1218'.
Found async reset \HRESETn in `\AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:273$1216'.
Found async reset \HRESETn in `\AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:250$1206'.
Found async reset \HRESETn in `\AHB_Sigmoid_ACC.$proc$./designs/soc_core/src/AHB_Sigmoid_ACC.v:317$1157'.
Found async reset \HRESETn in `\AHB_Sigmoid_ACC.$proc$./designs/soc_core/src/AHB_Sigmoid_ACC.v:302$1155'.
Found async reset \rst_ni in `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:863$5677'.
Found async reset \rst_ni in `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:679$5675'.
Found async reset \rst_ni in `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:679$5673'.
Found async reset \rst_ni in `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:889$5637'.
Found async reset \HRESETn in `\ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:197$3130'.
Found async reset \HRESETn in `\ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:185$3126'.
Found async reset \HRESETn in `\ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:165$3122'.
Found async reset \HRESETn in `\ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:147$3116'.
Found async reset \HRESETn in `\ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:122$3113'.
Found async reset \HRESETn in `\ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:66$3109'.
Found async reset \PRESETn in `\APB_WDT32.$proc$./designs/soc_core/src/APB_WDT32.v:105$3091'.
Found async reset \PRESETn in `\APB_WDT32.$proc$./designs/soc_core/src/APB_WDT32.v:92$3087'.
Found async reset \PRESETn in `\APB_WDT32.$proc$./designs/soc_core/src/APB_WDT32.v:81$3083'.
Found async reset \PRESETn in `\APB_WDT32.$proc$./designs/soc_core/src/APB_WDT32.v:70$3079'.
Found async reset \rst_ni in `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1190$5481'.
Found async reset \rst_ni in `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:775$5461'.
Found async reset \HRESETn in `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:344$2959'.
Found async reset \HRESETn in `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:307$2955'.
Found async reset \HRESETn in `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:301$2951'.
Found async reset \HRESETn in `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:295$2947'.
Found async reset \HRESETn in `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:289$2943'.
Found async reset \HRESETn in `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:283$2939'.
Found async reset \HRESETn in `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:275$2935'.
Found async reset \HRESETn in `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:269$2931'.
Found async reset \HRESETn in `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:263$2927'.
Found async reset \HRESETn in `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:257$2923'.
Found async reset \HRESETn in `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:242$2921'.
Found async reset \rst_ni in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5299'.
Found async reset \rst_ni in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5297'.
Found async reset \rst_ni in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5295'.
Found async reset \rst_ni in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5293'.
Found async reset \rst_ni in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5291'.
Found async reset \rst_ni in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5289'.
Found async reset \rst_ni in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5287'.
Found async reset \rst_ni in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5285'.
Found async reset \rst_ni in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5283'.
Found async reset \rst_ni in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5281'.
Found async reset \rst_ni in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5279'.
Found async reset \rst_ni in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5277'.
Found async reset \rst_ni in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5275'.
Found async reset \rst_ni in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5273'.
Found async reset \rst_ni in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5271'.
Found async reset \rst_ni in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5269'.
Found async reset \rst_ni in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5267'.
Found async reset \rst_ni in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5265'.
Found async reset \rst_ni in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5263'.
Found async reset \rst_ni in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5261'.
Found async reset \rst_ni in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5259'.
Found async reset \rst_ni in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5257'.
Found async reset \rst_ni in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5255'.
Found async reset \rst_ni in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5253'.
Found async reset \rst_ni in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5251'.
Found async reset \rst_ni in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5249'.
Found async reset \rst_ni in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5247'.
Found async reset \rst_ni in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5245'.
Found async reset \rst_ni in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5243'.
Found async reset \rst_ni in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5241'.
Found async reset \rst_ni in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5239'.
Found async reset \rst_ni in `\ibex_core.$proc$./designs/soc_core/src/ibex_core.v:552$2871'.
Found async reset \rst_ni in `\ibex_core.$proc$./designs/soc_core/src/ibex_core.v:546$2869'.
Found async reset \HRESETn in `\apb_sys_0.$proc$./designs/soc_core/src/APB_sys_0.v:77$2854'.
Found async reset \rst_ni in `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4835'.
Found async reset \PRESETn in `\APB_SPI.$proc$./designs/soc_core/src/APB_SPI.v:108$739'.
Found async reset \PRESETn in `\APB_SPI.$proc$./designs/soc_core/src/APB_SPI.v:86$729'.
Found async reset \PRESETn in `\APB_SPI.$proc$./designs/soc_core/src/APB_SPI.v:74$718'.
Found async reset \PRESETn in `\APB_SPI.$proc$./designs/soc_core/src/APB_SPI.v:63$708'.
Found async reset \PRESETn in `\APB_SPI.$proc$./designs/soc_core/src/APB_SPI.v:52$698'.
Found async reset \resetb in `$paramod\sro\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/soc_core/src/spi_master.v:238$6081'.
Found async reset \HRESETn in `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:145$565'.
Found async reset \HRESETn in `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:134$561'.
Found async reset \HRESETn in `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:123$557'.
Found async reset \HRESETn in `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:112$553'.
Found async reset \HRESETn in `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:101$549'.
Found async reset \HRESETn in `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:78$540'.
Found async reset \HRESETn in `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:69$538'.
Found async reset \HRESETn in `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:60$536'.
Found async reset \HRESETn in `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:52$534'.
Found async reset \HRESETn in `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:44$531'.
Found async reset \sys_rst in `\i2c_master.$proc$./designs/soc_core/src/i2c_master.v:917$2844'.
Found async reset \sys_rst in `\i2c_master.$proc$./designs/soc_core/src/i2c_master.v:900$2836'.
Found async reset \sys_rst in `\i2c_master.$proc$./designs/soc_core/src/i2c_master.v:844$2832'.
Found async reset \sys_rst in `\i2c_master.$proc$./designs/soc_core/src/i2c_master.v:826$2830'.
Found async reset \PRESETn in `\APB_I2C.$proc$./designs/soc_core/src/APB_I2C.v:53$445'.
Found async reset \HRESETn in `\AHB_Sec_ACC.$proc$./designs/soc_core/src/AHB_Sec_ACC.v:119$433'.
Found async reset \HRESETn in `\AHB_Sec_ACC.$proc$./designs/soc_core/src/AHB_Sec_ACC.v:110$429'.
Found async reset \HRESETn in `\AHB_Sec_ACC.$proc$./designs/soc_core/src/AHB_Sec_ACC.v:101$425'.
Found async reset \HRESETn in `\AHB_Sec_ACC.$proc$./designs/soc_core/src/AHB_Sec_ACC.v:92$421'.
Found async reset \HRESETn in `\AHB_Sec_ACC.$proc$./designs/soc_core/src/AHB_Sec_ACC.v:78$419'.
Found async reset \rst in `\i2c_master_byte_ctrl.$proc$./designs/soc_core/src/i2c_master.v:575$2814'.
Found async reset \rst in `\i2c_master_byte_ctrl.$proc$./designs/soc_core/src/i2c_master.v:560$2810'.
Found async reset \rst in `\i2c_master_byte_ctrl.$proc$./designs/soc_core/src/i2c_master.v:551$2809'.
Found async reset \rst_ni in `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:311$368'.
Found async reset \rst_ni in `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:157$326'.
Found async reset \rst_ni in `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:144$324'.
Found async reset \rst_ni in `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:139$322'.
Found async reset \rst in `\TIMER32.$proc$./designs/soc_core/src/TIMER32.v:54$303'.
Found async reset \rst in `\TIMER32.$proc$./designs/soc_core/src/TIMER32.v:44$301'.
Found async reset \rst in `\TIMER32.$proc$./designs/soc_core/src/TIMER32.v:33$299'.
Found async reset \HRESETn in `\AHBlite_BUS0.$proc$./designs/soc_core/src/AHBlite_bus0.v:58$250'.
Found async reset \rst in `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:261$2804'.
Found async reset \rst in `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:227$2792'.
Found async reset \rst in `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:221$2790'.
Found async reset \rst in `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:211$2786'.
Found async reset \rst in `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:197$2779'.
Found async reset \rst in `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:175$2768'.
Found async reset \rst in `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:161$2765'.
Found async reset \rst in `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:154$2759'.
Found async reset \rst in `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:140$2758'.
Found async reset \rst in `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:113$2751'.
Found async reset \rst in `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:103$2740'.
Found async reset \rst_ni in `$paramod$2dcbcad5904a6c758134dbc8bb9b4b56ed0e47ac\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4833'.
Found async reset \rst_ni in `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4831'.
Found async reset \rst in `\PWM32.$proc$./designs/soc_core/src/PWM32.v:57$147'.
Found async reset \rst in `\PWM32.$proc$./designs/soc_core/src/PWM32.v:46$145'.
Found async reset \rst in `\PWM32.$proc$./designs/soc_core/src/PWM32.v:35$143'.
Found async reset \rst_ni in `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4829'.

65.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4827'.
     1/1: $0\rdata_q[2:0]
Creating decoders for process `$paramod$7b0b7e2a8dbaf87d71487d9af8b95e30a4a1a384\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4825'.
     1/1: $0\rdata_q[31:0]
Creating decoders for process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$./designs/soc_core/src/ibex_counter.v:40$4823'.
     1/1: $0\counter_q[63:0]
Creating decoders for process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$./designs/soc_core/src/ibex_counter.v:23$4820'.
     1/4: $2\counter_d[63:0]
     2/4: $1\counter_d[63:0]
     3/4: $1\counter_load[63:0] [63:32]
     4/4: $1\counter_load[63:0] [31:0]
Creating decoders for process `$paramod$ad25db91996d198aa2c296d5b9e835e98e21254e\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4818'.
     1/1: $0\rdata_q[5:0]
Creating decoders for process `\AHB_tanh_ACC.$proc$./designs/soc_core/src/AHB_tanh_ACC.v:318$2733'.
     1/1: $0\in[31:0]
Creating decoders for process `\AHB_tanh_ACC.$proc$./designs/soc_core/src/AHB_tanh_ACC.v:303$2731'.
     1/4: $0\AHB_ADDR[7:0]
     2/4: $0\AHB_READ[0:0]
     3/4: $0\AHB_WRITE[0:0]
     4/4: $0\flag[0:0]
Creating decoders for process `\tanh.$proc$./designs/soc_core/src/AHB_tanh_ACC.v:7$2725'.
     1/1: $1\out[7:0]
Creating decoders for process `$paramod\sri\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/soc_core/src/spi_master.v:209$6078'.
     1/1: $0\sr_reg[7:0]
Creating decoders for process `\WDT32.$proc$./designs/soc_core/src/WDT32.v:46$2701'.
     1/1: $0\WDOV[0:0]
Creating decoders for process `\WDT32.$proc$./designs/soc_core/src/WDT32.v:43$2700'.
Creating decoders for process `\WDT32.$proc$./designs/soc_core/src/WDT32.v:30$2696'.
     1/1: $0\WDTMR[31:0]
Creating decoders for process `\ibex_wrapper.$proc$./designs/soc_core/src/ibex_wrapper.v:184$2694'.
     1/1: $1\data_addr_off[1:0]
Creating decoders for process `\ibex_wrapper.$proc$./designs/soc_core/src/ibex_wrapper.v:171$2693'.
     1/1: $1\data_hsize[2:0]
Creating decoders for process `\ibex_wrapper.$proc$./designs/soc_core/src/ibex_wrapper.v:135$2668'.
     1/5: $5\nstate[4:0]
     2/5: $4\nstate[4:0]
     3/5: $3\nstate[4:0]
     4/5: $2\nstate[4:0]
     5/5: $1\nstate[4:0]
Creating decoders for process `\ibex_wrapper.$proc$./designs/soc_core/src/ibex_wrapper.v:131$2666'.
     1/1: $0\state[4:0]
Creating decoders for process `\ibex_wrapper.$proc$./designs/soc_core/src/ibex_wrapper.v:69$2664'.
     1/1: $0\systickclk[0:0]
Creating decoders for process `\ibex_wrapper.$proc$./designs/soc_core/src/ibex_wrapper.v:62$2661'.
     1/1: $0\clkdiv[23:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:585$6019'.
     1/1: $0\gen_mult_fast.mult_state_q[1:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:520$6009'.
     1/16: $1\accum[33:0] [33:18]
     2/16: $1\accum[33:0] [17:0]
     3/16: $2\gen_mult_fast.mult_state_d[1:0]
     4/16: $2\mult_valid[0:0]
     5/16: $3\mac_res_d[33:0]
     6/16: $2\accum[33:0]
     7/16: $2\mac_res_d[33:0]
     8/16: $1\gen_mult_fast.mult_state_d[1:0]
     9/16: $1\mac_res_d[33:0]
    10/16: $2\mult_hold[0:0]
    11/16: $1\sign_b[0:0]
    12/16: $1\sign_a[0:0]
    13/16: $1\gen_mult_fast.mult_op_b[15:0]
    14/16: $1\gen_mult_fast.mult_op_a[15:0]
    15/16: $1\mult_hold[0:0]
    16/16: $1\mult_valid[0:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:613$5980'.
     1/16: $4\op_remainder_d[33:0]
     2/16: $3\op_remainder_d[33:0]
     3/16: $2\div_by_zero_d[0:0]
     4/16: $2\md_state_d[2:0]
     5/16: $2\op_remainder_d[33:0]
     6/16: $1\div_counter_d[4:0]
     7/16: $1\alu_operand_b_o[32:0]
     8/16: $1\alu_operand_a_o[32:0]
     9/16: $1\op_remainder_d[33:0]
    10/16: $1\div_by_zero_d[0:0]
    11/16: $1\md_state_d[2:0]
    12/16: $1\div_hold[0:0]
    13/16: $1\div_valid[0:0]
    14/16: $1\op_quotient_d[31:0]
    15/16: $1\op_denominator_d[31:0]
    16/16: $1\op_numerator_d[31:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:598$5971'.
     1/1: $1\is_greater_equal[0:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:392$5961'.
     1/5: $0\div_counter_q[4:0]
     2/5: $0\op_quotient_q[31:0]
     3/5: $0\div_by_zero_q[0:0]
     4/5: $0\op_numerator_q[31:0]
     5/5: $0\md_state_q[2:0]
Creating decoders for process `$paramod$0cce3474069c4b3ad812379a88ae631f445ae576\spi_master.$proc$./designs/soc_core/src/spi_master.v:126$4775'.
     1/8: $0\clk_count[7:0]
     2/8: $0\stop_s[0:0]
     3/8: $0\shift_count[4:0]
     4/8: $0\sclk[0:0]
     5/8: $0\csb[0:0]
     6/8: $0\state[0:0]
     7/8: $0\busy[0:0]
     8/8: $0\done[0:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_fetch_fifo.v:132$4767'.
     1/2: $0\err_q[2:2]
     2/2: $0\rdata_q[95:64]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_fetch_fifo.v:132$4765'.
     1/2: $0\err_q[1:1]
     2/2: $0\rdata_q[63:32]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_fetch_fifo.v:132$4763'.
     1/2: $0\err_q[0:0]
     2/2: $0\rdata_q[31:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_fetch_fifo.v:125$4734'.
     1/1: $0\valid_q[2:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_fetch_fifo.v:90$4721'.
     1/1: $0\instr_addr_q[30:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_fetch_fifo.v:70$4714'.
     1/5: $2\out_valid_o[0:0]
     2/5: $1\out_valid_o[0:0]
     3/5: $1\out_err_plus2_o[0:0]
     4/5: $1\out_err_o[0:0]
     5/5: $1\out_rdata_o[31:0]
Creating decoders for process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:443$4685'.
Creating decoders for process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:720$4670'.
     1/46: $8\alu_op_a_mux_sel_o[1:0]
     2/46: $8\alu_op_b_mux_sel_o[0:0]
     3/46: $7\alu_op_a_mux_sel_o[1:0]
     4/46: $8\imm_b_mux_sel_o[2:0]
     5/46: $2\imm_a_mux_sel_o[0:0]
     6/46: $14\alu_operator_o[5:0]
     7/46: $7\imm_b_mux_sel_o[2:0]
     8/46: $7\alu_op_b_mux_sel_o[0:0]
     9/46: $6\alu_op_a_mux_sel_o[1:0]
    10/46: $6\alu_op_b_mux_sel_o[0:0]
    11/46: $5\alu_op_a_mux_sel_o[1:0]
    12/46: $13\alu_operator_o[5:0]
    13/46: $6\imm_b_mux_sel_o[2:0]
    14/46: $12\alu_operator_o[5:0]
    15/46: $3\div_sel_o[0:0]
    16/46: $3\mult_sel_o[0:0]
    17/46: $2\div_sel_o[0:0]
    18/46: $2\mult_sel_o[0:0]
    19/46: $11\alu_operator_o[5:0]
    20/46: $10\alu_operator_o[5:0]
    21/46: $9\alu_operator_o[5:0]
    22/46: $8\alu_operator_o[5:0]
    23/46: $7\alu_operator_o[5:0]
    24/46: $6\alu_operator_o[5:0]
    25/46: $5\alu_op_b_mux_sel_o[0:0]
    26/46: $5\imm_b_mux_sel_o[2:0]
    27/46: $4\alu_op_b_mux_sel_o[0:0]
    28/46: $4\alu_op_a_mux_sel_o[1:0]
    29/46: $5\alu_operator_o[5:0]
    30/46: $4\imm_b_mux_sel_o[2:0]
    31/46: $4\alu_operator_o[5:0]
    32/46: $3\alu_operator_o[5:0]
    33/46: $3\imm_b_mux_sel_o[2:0]
    34/46: $3\alu_op_b_mux_sel_o[0:0]
    35/46: $3\alu_op_a_mux_sel_o[1:0]
    36/46: $2\alu_operator_o[5:0]
    37/46: $2\imm_b_mux_sel_o[2:0]
    38/46: $2\alu_op_b_mux_sel_o[0:0]
    39/46: $2\alu_op_a_mux_sel_o[1:0]
    40/46: $1\alu_op_b_mux_sel_o[0:0]
    41/46: $1\alu_op_a_mux_sel_o[1:0]
    42/46: $1\alu_operator_o[5:0]
    43/46: $1\imm_b_mux_sel_o[2:0]
    44/46: $1\div_sel_o[0:0]
    45/46: $1\mult_sel_o[0:0]
    46/46: $1\imm_a_mux_sel_o[0:0]
Creating decoders for process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:470$4652'.
     1/89: $3\csr_access_o[0:0]
     2/89: $2\branch_in_dec_o[0:0]
     3/89: $6\jump_set_o[0:0]
     4/89: $3\jump_in_dec_o[0:0]
     5/89: $2\data_we_o[0:0]
     6/89: $2\data_req_o[0:0]
     7/89: $6\rf_we[0:0]
     8/89: $25\illegal_insn[0:0]
     9/89: $3\csr_op[1:0]
    10/89: $3\csr_illegal[0:0]
    11/89: $3\rf_ren_a_o[0:0]
    12/89: $24\illegal_insn[0:0]
    13/89: $3\ecall_insn_o[0:0]
    14/89: $23\illegal_insn[0:0]
    15/89: $3\wfi_insn_o[0:0]
    16/89: $3\dret_insn_o[0:0]
    17/89: $3\mret_insn_o[0:0]
    18/89: $3\ebrk_insn_o[0:0]
    19/89: $22\illegal_insn[0:0]
    20/89: $2\wfi_insn_o[0:0]
    21/89: $2\ecall_insn_o[0:0]
    22/89: $2\dret_insn_o[0:0]
    23/89: $2\mret_insn_o[0:0]
    24/89: $2\ebrk_insn_o[0:0]
    25/89: $2\csr_op[1:0]
    26/89: $5\rf_we[0:0]
    27/89: $2\csr_illegal[0:0]
    28/89: $2\rf_wdata_sel_o[0:0]
    29/89: $2\rf_ren_a_o[0:0]
    30/89: $2\csr_access_o[0:0]
    31/89: $3\icache_inval_o[0:0]
    32/89: $5\jump_set_o[0:0]
    33/89: $4\rf_we[0:0]
    34/89: $21\illegal_insn[0:0]
    35/89: $2\jump_in_dec_o[0:0]
    36/89: $4\jump_set_o[0:0]
    37/89: $2\icache_inval_o[0:0]
    38/89: $20\illegal_insn[0:0]
    39/89: $3\multdiv_signed_mode_o[1:0]
    40/89: $3\multdiv_operator_o[1:0]
    41/89: $19\illegal_insn[0:0]
    42/89: $2\multdiv_signed_mode_o[1:0]
    43/89: $2\multdiv_operator_o[1:0]
    44/89: $18\illegal_insn[0:0]
    45/89: $17\illegal_insn[0:0]
    46/89: $16\illegal_insn[0:0]
    47/89: $15\illegal_insn[0:0]
    48/89: $14\illegal_insn[0:0]
    49/89: $13\illegal_insn[0:0]
    50/89: $12\illegal_insn[0:0]
    51/89: $11\illegal_insn[0:0]
    52/89: $10\illegal_insn[0:0]
    53/89: $9\illegal_insn[0:0]
    54/89: $8\illegal_insn[0:0]
    55/89: $7\illegal_insn[0:0]
    56/89: $3\data_type_o[1:0]
    57/89: $6\illegal_insn[0:0]
    58/89: $2\data_type_o[1:0]
    59/89: $5\illegal_insn[0:0]
    60/89: $4\illegal_insn[0:0]
    61/89: $3\illegal_insn[0:0]
    62/89: $2\illegal_insn[0:0]
    63/89: $3\jump_set_o[0:0]
    64/89: $3\rf_we[0:0]
    65/89: $2\jump_set_o[0:0]
    66/89: $2\rf_we[0:0]
    67/89: $1\rf_we[0:0]
    68/89: $1\jump_set_o[0:0]
    69/89: $1\jump_in_dec_o[0:0]
    70/89: $1\csr_op[1:0]
    71/89: $1\csr_illegal[0:0]
    72/89: $1\illegal_insn[0:0]
    73/89: $1\branch_in_dec_o[0:0]
    74/89: $1\data_sign_extension_o[0:0]
    75/89: $1\data_type_o[1:0]
    76/89: $1\data_we_o[0:0]
    77/89: $1\data_req_o[0:0]
    78/89: $1\multdiv_signed_mode_o[1:0]
    79/89: $1\multdiv_operator_o[1:0]
    80/89: $1\rf_wdata_sel_o[0:0]
    81/89: $1\wfi_insn_o[0:0]
    82/89: $1\ecall_insn_o[0:0]
    83/89: $1\dret_insn_o[0:0]
    84/89: $1\mret_insn_o[0:0]
    85/89: $1\ebrk_insn_o[0:0]
    86/89: $1\rf_ren_b_o[0:0]
    87/89: $1\rf_ren_a_o[0:0]
    88/89: $1\csr_access_o[0:0]
    89/89: $1\icache_inval_o[0:0]
Creating decoders for process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:461$4646'.
     1/1: $1\csr_op_o[1:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:517$4640'.
     1/21: $6\load_err_prio[0:0]
     2/21: $5\store_err_prio[0:0]
     3/21: $5\load_err_prio[0:0]
     4/21: $4\ebrk_insn_prio[0:0]
     5/21: $4\load_err_prio[0:0]
     6/21: $4\store_err_prio[0:0]
     7/21: $3\ecall_insn_prio[0:0]
     8/21: $3\load_err_prio[0:0]
     9/21: $3\store_err_prio[0:0]
    10/21: $3\ebrk_insn_prio[0:0]
    11/21: $2\illegal_insn_prio[0:0]
    12/21: $2\load_err_prio[0:0]
    13/21: $2\store_err_prio[0:0]
    14/21: $2\ebrk_insn_prio[0:0]
    15/21: $2\ecall_insn_prio[0:0]
    16/21: $1\instr_fetch_err_prio[0:0]
    17/21: $1\load_err_prio[0:0]
    18/21: $1\store_err_prio[0:0]
    19/21: $1\ebrk_insn_prio[0:0]
    20/21: $1\ecall_insn_prio[0:0]
    21/21: $1\illegal_insn_prio[0:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:833$4638'.
     1/7: $0\illegal_insn_q[0:0]
     2/7: $0\exc_req_q[0:0]
     3/7: $0\store_err_q[0:0]
     4/7: $0\load_err_q[0:0]
     5/7: $0\debug_mode_q[0:0]
     6/7: $0\nmi_mode_q[0:0]
     7/7: $0\ctrl_fsm_cs[3:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
     1/129: $18\ctrl_fsm_ns[3:0]
     2/129: $17\ctrl_fsm_ns[3:0]
     3/129: $16\ctrl_fsm_ns[3:0]
     4/129: $4\csr_restore_dret_id_o[0:0]
     5/129: $5\debug_mode_d[0:0]
     6/129: $9\pc_set_spec_o[0:0]
     7/129: $10\pc_set_o[0:0]
     8/129: $4\pc_mux_o[2:0]
     9/129: $15\ctrl_fsm_ns[3:0]
    10/129: $6\nmi_mode_d[0:0]
    11/129: $5\nmi_mode_d[0:0]
    12/129: $3\csr_restore_mret_id_o[0:0]
    13/129: $8\pc_set_spec_o[0:0]
    14/129: $9\pc_set_o[0:0]
    15/129: $3\pc_mux_o[2:0]
    16/129: $4\debug_mode_d[0:0]
    17/129: $14\ctrl_fsm_ns[3:0]
    18/129: $3\csr_restore_dret_id_o[0:0]
    19/129: $5\flush_id[0:0]
    20/129: $13\ctrl_fsm_ns[3:0]
    21/129: $7\csr_save_cause_o[0:0]
    22/129: $6\csr_save_id_o[0:0]
    23/129: $7\pc_set_spec_o[0:0]
    24/129: $8\pc_set_o[0:0]
    25/129: $9\exc_cause_o[5:0]
    26/129: $3\csr_mtval_o[31:0]
    27/129: $8\exc_cause_o[5:0]
    28/129: $12\ctrl_fsm_ns[3:0]
    29/129: $4\flush_id[0:0]
    30/129: $6\csr_save_cause_o[0:0]
    31/129: $5\csr_save_id_o[0:0]
    32/129: $6\pc_set_spec_o[0:0]
    33/129: $7\pc_set_o[0:0]
    34/129: $4\csr_save_id_o[0:0]
    35/129: $11\ctrl_fsm_ns[3:0]
    36/129: $3\flush_id[0:0]
    37/129: $2\csr_mtval_o[31:0]
    38/129: $5\csr_save_cause_o[0:0]
    39/129: $3\csr_save_id_o[0:0]
    40/129: $7\exc_cause_o[5:0]
    41/129: $5\pc_set_spec_o[0:0]
    42/129: $6\pc_set_o[0:0]
    43/129: $2\exc_pc_mux_o[1:0]
    44/129: $2\pc_mux_o[2:0]
    45/129: $3\debug_mode_d[0:0]
    46/129: $4\nmi_mode_d[0:0]
    47/129: $2\csr_restore_dret_id_o[0:0]
    48/129: $2\csr_restore_mret_id_o[0:0]
    49/129: $5\debug_cause_o[2:0]
    50/129: $3\debug_csr_save_o[0:0]
    51/129: $2\csr_save_id_o[0:0]
    52/129: $4\csr_save_cause_o[0:0]
    53/129: $4\debug_cause_o[2:0]
    54/129: $3\debug_cause_o[2:0]
    55/129: $2\debug_mode_d[0:0]
    56/129: $2\debug_cause_o[2:0]
    57/129: $3\csr_save_cause_o[0:0]
    58/129: $2\debug_csr_save_o[0:0]
    59/129: $3\csr_save_if_o[0:0]
    60/129: $4\pc_set_spec_o[0:0]
    61/129: $5\pc_set_o[0:0]
    62/129: $2\flush_id[0:0]
    63/129: $6\exc_cause_o[5:0]
    64/129: $5\exc_cause_o[5:0]
    65/129: $4\exc_cause_o[5:0]
    66/129: $4\sv2v_cast_6$func$./designs/soc_core/src/ibex_controller.v:704$4536.$result[5:0]$4610
    67/129: $4\sv2v_cast_6$func$./designs/soc_core/src/ibex_controller.v:704$4536.inp[5:0]$4611
    68/129: $3\nmi_mode_d[0:0]
    69/129: $3\exc_cause_o[5:0]
    70/129: $3\sv2v_cast_6$func$./designs/soc_core/src/ibex_controller.v:704$4536.inp[5:0]$4608
    71/129: $3\sv2v_cast_6$func$./designs/soc_core/src/ibex_controller.v:704$4536.$result[5:0]$4607
    72/129: $2\sv2v_cast_6$func$./designs/soc_core/src/ibex_controller.v:704$4536.inp[5:0]$4604
    73/129: $2\sv2v_cast_6$func$./designs/soc_core/src/ibex_controller.v:704$4536.$result[5:0]$4603
    74/129: $2\nmi_mode_d[0:0]
    75/129: $2\exc_cause_o[5:0]
    76/129: $2\csr_save_cause_o[0:0]
    77/129: $2\csr_save_if_o[0:0]
    78/129: $3\pc_set_spec_o[0:0]
    79/129: $4\pc_set_o[0:0]
    80/129: $7\halt_if[0:0]
    81/129: $10\ctrl_fsm_ns[3:0]
    82/129: $6\halt_if[0:0]
    83/129: $9\ctrl_fsm_ns[3:0]
    84/129: $5\halt_if[0:0]
    85/129: $8\ctrl_fsm_ns[3:0]
    86/129: $4\halt_if[0:0]
    87/129: $2\pc_set_spec_o[0:0]
    88/129: $3\perf_jump_o[0:0]
    89/129: $3\perf_tbranch_o[0:0]
    90/129: $3\pc_set_o[0:0]
    91/129: $2\perf_tbranch_o[0:0]
    92/129: $2\perf_jump_o[0:0]
    93/129: $2\pc_set_o[0:0]
    94/129: $7\ctrl_fsm_ns[3:0]
    95/129: $6\ctrl_fsm_ns[3:0]
    96/129: $2\retain_id[0:0]
    97/129: $3\halt_if[0:0]
    98/129: $5\ctrl_fsm_ns[3:0]
    99/129: $2\halt_if[0:0]
   100/129: $4\ctrl_fsm_ns[3:0]
   101/129: $3\ctrl_fsm_ns[3:0]
   102/129: $2\ctrl_fsm_ns[3:0]
   103/129: $2\ctrl_busy_o[0:0]
   104/129: $1\ctrl_fsm_ns[3:0]
   105/129: $1\pc_set_spec_o[0:0]
   106/129: $1\pc_set_o[0:0]
   107/129: $1\pc_mux_o[2:0]
   108/129: $1\instr_req_o[0:0]
   109/129: $1\sv2v_cast_6$func$./designs/soc_core/src/ibex_controller.v:704$4536.inp[5:0]$4587
   110/129: $1\sv2v_cast_6$func$./designs/soc_core/src/ibex_controller.v:704$4536.$result[5:0]$4586
   111/129: $1\retain_id[0:0]
   112/129: $1\halt_if[0:0]
   113/129: $1\debug_mode_d[0:0]
   114/129: $1\nmi_mode_d[0:0]
   115/129: $1\controller_run_o[0:0]
   116/129: $1\flush_id[0:0]
   117/129: $1\perf_tbranch_o[0:0]
   118/129: $1\perf_jump_o[0:0]
   119/129: $1\debug_csr_save_o[0:0]
   120/129: $1\debug_cause_o[2:0]
   121/129: $1\csr_mtval_o[31:0]
   122/129: $1\csr_save_cause_o[0:0]
   123/129: $1\csr_restore_dret_id_o[0:0]
   124/129: $1\csr_restore_mret_id_o[0:0]
   125/129: $1\csr_save_id_o[0:0]
   126/129: $1\csr_save_if_o[0:0]
   127/129: $1\exc_cause_o[5:0]
   128/129: $1\exc_pc_mux_o[1:0]
   129/129: $1\ctrl_busy_o[0:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:543$4582'.
     1/14: $14\mfip_id[3:0]
     2/14: $13\mfip_id[3:0]
     3/14: $12\mfip_id[3:0]
     4/14: $11\mfip_id[3:0]
     5/14: $10\mfip_id[3:0]
     6/14: $9\mfip_id[3:0]
     7/14: $8\mfip_id[3:0]
     8/14: $7\mfip_id[3:0]
     9/14: $6\mfip_id[3:0]
    10/14: $5\mfip_id[3:0]
    11/14: $4\mfip_id[3:0]
    12/14: $3\mfip_id[3:0]
    13/14: $2\mfip_id[3:0]
    14/14: $1\mfip_id[3:0]
Creating decoders for process `\APB_TIMER32.$proc$./designs/soc_core/src/APB_TIMER32.v:122$1763'.
     1/1: $0\IRQEN[0:0]
Creating decoders for process `\APB_TIMER32.$proc$./designs/soc_core/src/APB_TIMER32.v:109$1759'.
     1/1: $0\TMREN[0:0]
Creating decoders for process `\APB_TIMER32.$proc$./designs/soc_core/src/APB_TIMER32.v:98$1755'.
     1/1: $0\TMROVCLR[0:0]
Creating decoders for process `\APB_TIMER32.$proc$./designs/soc_core/src/APB_TIMER32.v:87$1751'.
     1/1: $0\TMRCMP[31:0]
Creating decoders for process `\APB_TIMER32.$proc$./designs/soc_core/src/APB_TIMER32.v:76$1747'.
     1/1: $0\PRE[31:0]
Creating decoders for process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:0$4533'.
Creating decoders for process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:0$4530'.
Creating decoders for process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:0$4527'.
Creating decoders for process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:0$4524'.
Creating decoders for process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:0$4521'.
     1/1: $1$mem2reg_rd$\VALID$./designs/soc_core/src/QSPI_XIP_CTRL.v:284$4483_DATA[0:0]$4523
Creating decoders for process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:299$4508'.
     1/6: $1$memwr$\TAGS$./designs/soc_core/src/QSPI_XIP_CTRL.v:302$4490_EN[14:0]$4520
     2/6: $1$memwr$\TAGS$./designs/soc_core/src/QSPI_XIP_CTRL.v:302$4490_DATA[14:0]$4519
     3/6: $1$memwr$\TAGS$./designs/soc_core/src/QSPI_XIP_CTRL.v:302$4490_ADDR[4:0]$4518
     4/6: $1$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4517
     5/6: $1$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_DATA[127:0]$4516
     6/6: $1$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_ADDR[4:0]$4515
Creating decoders for process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
     1/37: $2$mem2reg_wr$\VALID$./designs/soc_core/src/QSPI_XIP_CTRL.v:297$4484_ADDR[4:0]$4506
     2/37: $2$mem2reg_wr$\VALID$./designs/soc_core/src/QSPI_XIP_CTRL.v:297$4484_DATA[0:0]$4507
     3/37: $1$mem2reg_wr$\VALID$./designs/soc_core/src/QSPI_XIP_CTRL.v:297$4484_DATA[0:0]$4505
     4/37: $1$mem2reg_wr$\VALID$./designs/soc_core/src/QSPI_XIP_CTRL.v:297$4484_ADDR[4:0]$4504
     5/37: $1\i[31:0]
     6/37: $0\VALID[31][0:0]
     7/37: $0\VALID[30][0:0]
     8/37: $0\VALID[29][0:0]
     9/37: $0\VALID[28][0:0]
    10/37: $0\VALID[27][0:0]
    11/37: $0\VALID[26][0:0]
    12/37: $0\VALID[25][0:0]
    13/37: $0\VALID[24][0:0]
    14/37: $0\VALID[23][0:0]
    15/37: $0\VALID[22][0:0]
    16/37: $0\VALID[21][0:0]
    17/37: $0\VALID[20][0:0]
    18/37: $0\VALID[19][0:0]
    19/37: $0\VALID[18][0:0]
    20/37: $0\VALID[17][0:0]
    21/37: $0\VALID[16][0:0]
    22/37: $0\VALID[15][0:0]
    23/37: $0\VALID[14][0:0]
    24/37: $0\VALID[13][0:0]
    25/37: $0\VALID[12][0:0]
    26/37: $0\VALID[11][0:0]
    27/37: $0\VALID[10][0:0]
    28/37: $0\VALID[9][0:0]
    29/37: $0\VALID[8][0:0]
    30/37: $0\VALID[7][0:0]
    31/37: $0\VALID[6][0:0]
    32/37: $0\VALID[5][0:0]
    33/37: $0\VALID[4][0:0]
    34/37: $0\VALID[3][0:0]
    35/37: $0\VALID[2][0:0]
    36/37: $0\VALID[1][0:0]
    37/37: $0\VALID[0][0:0]
Creating decoders for process `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:218$4423'.
     1/8: $2$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_EN[7:0]$4438
     2/8: $2$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_DATA[7:0]$4437
     3/8: $2$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_ADDR[31:0]$4436
     4/8: $2$mem2bits$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4394[7:0]$4435
     5/8: $1$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_EN[7:0]$4434
     6/8: $1$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_DATA[7:0]$4433
     7/8: $1$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_ADDR[31:0]$4432
     8/8: $1$mem2bits$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4394[7:0]$4431
Creating decoders for process `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:214$4419'.
     1/1: $0\saddr[23:0]
Creating decoders for process `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:207$4413'.
     1/1: $0\counter[7:0]
Creating decoders for process `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:202$4410'.
     1/1: $0\ce_n[0:0]
Creating decoders for process `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:197$4405'.
     1/1: $0\sck[0:0]
Creating decoders for process `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:193$4403'.
     1/1: $1\state[0:0]
Creating decoders for process `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:188$4400'.
     1/1: $1\first[0:0]
Creating decoders for process `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:182$4399'.
     1/3: $3\nstate[0:0]
     2/3: $2\nstate[0:0]
     3/3: $1\nstate[0:0]
Creating decoders for process `\QSPI_XIP_CTRL.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:130$4393'.
Creating decoders for process `\QSPI_XIP_CTRL.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:87$4364'.
     1/1: $0\HREADYOUT[0:0]
Creating decoders for process `\QSPI_XIP_CTRL.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:73$4349'.
     1/6: $6\nstate[1:0]
     2/6: $5\nstate[1:0]
     3/6: $4\nstate[1:0]
     4/6: $3\nstate[1:0]
     5/6: $2\nstate[1:0]
     6/6: $1\nstate[1:0]
Creating decoders for process `\QSPI_XIP_CTRL.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:68$4347'.
     1/1: $0\state[1:0]
Creating decoders for process `\QSPI_XIP_CTRL.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:59$4346'.
     1/4: $0\last_HTRANS[1:0]
     2/4: $0\last_HWRITE[0:0]
     3/4: $0\last_HADDR[31:0]
     4/4: $0\last_HSEL[0:0]
Creating decoders for process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_prefetch_buffer.v:170$5769'.
     1/5: $0\rdata_pmp_err_q[1:0]
     2/5: $0\branch_discard_q[1:0]
     3/5: $0\rdata_outstanding_q[1:0]
     4/5: $0\discard_req_q[0:0]
     5/5: $0\valid_req_q[0:0]
Creating decoders for process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_prefetch_buffer.v:146$5759'.
     1/1: $0\fetch_addr_q[31:0]
Creating decoders for process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_prefetch_buffer.v:123$5750'.
     1/1: $0\stored_addr_q[31:0]
Creating decoders for process `\AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:152$1530'.
     1/2: $2\ncnt[7:0]
     2/2: $1\ncnt[7:0]
Creating decoders for process `\AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:146$1528'.
     1/1: $0\CNT[7:0]
Creating decoders for process `\AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:140$1524'.
     1/3: $3\nstate[3:0]
     2/3: $2\nstate[3:0]
     3/3: $1\nstate[3:0]
Creating decoders for process `\AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:134$1522'.
     1/1: $0\STATE[3:0]
Creating decoders for process `\AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:128$1519'.
     1/1: $0\P0[31:0]
Creating decoders for process `\AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:121$1513'.
     1/1: $0\Y[31:0]
Creating decoders for process `\AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:115$1509'.
     1/1: $0\X[31:0]
Creating decoders for process `\AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:103$1507'.
     1/3: $0\AHB_ADDR[7:0]
     2/3: $0\AHB_READ[0:0]
     3/3: $0\AHB_WRITE[0:0]
Creating decoders for process `\CSADD.$proc$./designs/soc_core/src/AHB_SPM.v:38$1468'.
     1/2: $0\sc[0:0]
     2/2: $0\sum[0:0]
Creating decoders for process `\TCMP.$proc$./designs/soc_core/src/AHB_SPM.v:8$1461'.
     1/2: $0\s[0:0]
     2/2: $0\z[0:0]
Creating decoders for process `\APB_PWM32.$proc$./designs/soc_core/src/APB_PWM32.v:97$1451'.
     1/1: $0\TMREN[0:0]
Creating decoders for process `\APB_PWM32.$proc$./designs/soc_core/src/APB_PWM32.v:86$1447'.
     1/1: $0\TMRCMP2[31:0]
Creating decoders for process `\APB_PWM32.$proc$./designs/soc_core/src/APB_PWM32.v:75$1443'.
     1/1: $0\TMRCMP1[31:0]
Creating decoders for process `\APB_PWM32.$proc$./designs/soc_core/src/APB_PWM32.v:64$1439'.
     1/1: $0\PRE[31:0]
Creating decoders for process `\UART_TX.$proc$./designs/soc_core/src/APB_UART.v:512$1423'.
     1/31: $3\tx_done[0:0]
     2/31: $9\next_state[1:0]
     3/31: $8\b_next[3:0]
     4/31: $7\b_next[3:0]
     5/31: $8\next_state[1:0]
     6/31: $2\tx_done[0:0]
     7/31: $7\next_state[1:0]
     8/31: $6\count_next[2:0]
     9/31: $6\next_state[1:0]
    10/31: $5\count_next[2:0]
    11/31: $4\data_next[7:0]
    12/31: $6\b_next[3:0]
    13/31: $3\data_next[7:0]
    14/31: $5\b_next[3:0]
    15/31: $5\next_state[1:0]
    16/31: $4\count_next[2:0]
    17/31: $3\count_next[2:0]
    18/31: $4\b_next[3:0]
    19/31: $4\next_state[1:0]
    20/31: $3\b_next[3:0]
    21/31: $3\next_state[1:0]
    22/31: $2\count_next[2:0]
    23/31: $2\data_next[7:0]
    24/31: $2\b_next[3:0]
    25/31: $2\next_state[1:0]
    26/31: $1\data_next[7:0]
    27/31: $1\b_next[3:0]
    28/31: $1\next_state[1:0]
    29/31: $1\tx_next[0:0]
    30/31: $1\count_next[2:0]
    31/31: $1\tx_done[0:0]
Creating decoders for process `\UART_TX.$proc$./designs/soc_core/src/APB_UART.v:490$1421'.
     1/5: $0\tx_reg[0:0]
     2/5: $0\data_reg[7:0]
     3/5: $0\count_reg[2:0]
     4/5: $0\b_reg[3:0]
     5/5: $0\current_state[1:0]
Creating decoders for process `\UART_RX.$proc$./designs/soc_core/src/APB_UART.v:403$1411'.
     1/29: $3\rx_done[0:0]
     2/29: $9\next_state[1:0]
     3/29: $8\b_next[3:0]
     4/29: $7\b_next[3:0]
     5/29: $8\next_state[1:0]
     6/29: $2\rx_done[0:0]
     7/29: $7\next_state[1:0]
     8/29: $6\count_next[2:0]
     9/29: $6\next_state[1:0]
    10/29: $5\count_next[2:0]
    11/29: $3\data_next[7:0]
    12/29: $6\b_next[3:0]
    13/29: $2\data_next[7:0]
    14/29: $5\b_next[3:0]
    15/29: $5\next_state[1:0]
    16/29: $4\count_next[2:0]
    17/29: $3\count_next[2:0]
    18/29: $4\b_next[3:0]
    19/29: $4\next_state[1:0]
    20/29: $3\b_next[3:0]
    21/29: $3\next_state[1:0]
    22/29: $2\count_next[2:0]
    23/29: $2\b_next[3:0]
    24/29: $2\next_state[1:0]
    25/29: $1\b_next[3:0]
    26/29: $1\next_state[1:0]
    27/29: $1\data_next[7:0]
    28/29: $1\count_next[2:0]
    29/29: $1\rx_done[0:0]
Creating decoders for process `\UART_RX.$proc$./designs/soc_core/src/APB_UART.v:384$1409'.
     1/4: $0\data_reg[7:0]
     2/4: $0\count_reg[2:0]
     3/4: $0\b_reg[3:0]
     4/4: $0\current_state[1:0]
Creating decoders for process `\BAUDGEN.$proc$./designs/soc_core/src/APB_UART.v:343$1402'.
     1/1: $0\count_reg[15:0]
Creating decoders for process `\FIFO.$proc$./designs/soc_core/src/APB_UART.v:278$1393'.
     1/15: $4\full_next[0:0]
     2/15: $3\full_next[0:0]
     3/15: $3\level_next[3:0]
     4/15: $4\empty_next[0:0]
     5/15: $2\w_ptr_next[3:0]
     6/15: $3\empty_next[0:0]
     7/15: $2\empty_next[0:0]
     8/15: $2\level_next[3:0]
     9/15: $2\full_next[0:0]
    10/15: $2\r_ptr_next[3:0]
    11/15: $1\empty_next[0:0]
    12/15: $1\full_next[0:0]
    13/15: $1\level_next[3:0]
    14/15: $1\r_ptr_next[3:0]
    15/15: $1\w_ptr_next[3:0]
Creating decoders for process `\FIFO.$proc$./designs/soc_core/src/APB_UART.v:256$1391'.
     1/5: $0\level_reg[3:0]
     2/5: $0\empty_reg[0:0]
     3/5: $0\full_reg[0:0]
     4/5: $0\r_ptr_reg[3:0]
     5/5: $0\w_ptr_reg[3:0]
Creating decoders for process `\FIFO.$proc$./designs/soc_core/src/APB_UART.v:245$1381'.
     1/3: $1$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1387
     2/3: $1$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_DATA[7:0]$1386
     3/3: $1$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_ADDR[3:0]$1385
Creating decoders for process `\APB_UART.$proc$./designs/soc_core/src/APB_UART.v:102$1336'.
     1/5: $0\RXFIFOTR[7:0]
     2/5: $0\TXFIFOTR[7:0]
     3/5: $0\CTRL[0:0]
     4/5: $0\IMASK[4:0]
     5/5: $0\PRESCALE[15:0]
Creating decoders for process `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.$proc$./designs/soc_core/src/ibex_if_stage.v:0$5722'.
Creating decoders for process `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.$proc$./designs/soc_core/src/ibex_if_stage.v:598$5719'.
     1/8: $0\pc_id_o[31:0]
     2/8: $0\illegal_c_insn_id_o[0:0]
     3/8: $0\instr_fetch_err_plus2_o[0:0]
     4/8: $0\instr_fetch_err_o[0:0]
     5/8: $0\instr_is_compressed_id_o[0:0]
     6/8: $0\instr_rdata_c_id_o[15:0]
     7/8: $0\instr_rdata_alu_id_o[31:0]
     8/8: $0\instr_rdata_id_o[31:0]
Creating decoders for process `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.$proc$./designs/soc_core/src/ibex_if_stage.v:586$5717'.
     1/2: $0\instr_new_id_q[0:0]
     2/2: $0\instr_valid_id_q[0:0]
Creating decoders for process `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.$proc$./designs/soc_core/src/ibex_if_stage.v:449$5703'.
     1/1: $1\fetch_addr_n[31:0]
Creating decoders for process `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.$proc$./designs/soc_core/src/ibex_if_stage.v:439$5698'.
     1/1: $1\exc_pc[31:0]
Creating decoders for process `\AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:317$1228'.
     1/1: $0\buf_pend[0:0]
Creating decoders for process `\AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:311$1226'.
     1/1: $0\buf_hit[0:0]
Creating decoders for process `\AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:279$1218'.
     1/1: $0\buf_addr[11:0]
Creating decoders for process `\AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:273$1216'.
     1/1: $0\buf_we[3:0]
Creating decoders for process `\AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:268$1214'.
     1/1: $0\buf_data[7:0]
Creating decoders for process `\AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:264$1212'.
     1/1: $0\buf_data[15:8]
Creating decoders for process `\AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:260$1210'.
     1/1: $0\buf_data[23:16]
Creating decoders for process `\AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:256$1208'.
     1/1: $0\buf_data[31:24]
Creating decoders for process `\AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:250$1206'.
     1/1: $0\buf_data_en[0:0]
Creating decoders for process `\AHB_Sigmoid_ACC.$proc$./designs/soc_core/src/AHB_Sigmoid_ACC.v:317$1157'.
     1/1: $0\in[31:0]
Creating decoders for process `\AHB_Sigmoid_ACC.$proc$./designs/soc_core/src/AHB_Sigmoid_ACC.v:302$1155'.
     1/4: $0\AHB_ADDR[7:0]
     2/4: $0\AHB_READ[0:0]
     3/4: $0\AHB_WRITE[0:0]
     4/4: $0\flag[0:0]
Creating decoders for process `\sigmoid.$proc$./designs/soc_core/src/AHB_Sigmoid_ACC.v:9$1149'.
     1/1: $1\out[7:0]
Creating decoders for process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:0$5697'.
Creating decoders for process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:0$5696'.
Creating decoders for process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:863$5677'.
     1/1: $0\g_branch_set_flop.branch_set_q[0:0]
Creating decoders for process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:679$5675'.
     1/1: $0\imd_val_q[33:0]
Creating decoders for process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:679$5673'.
     1/1: $0\imd_val_q[67:34]
Creating decoders for process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:661$5671'.
     1/1: $1\imm_b[31:0]
Creating decoders for process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:896$5639'.
     1/39: $6\id_fsm_d[0:0]
     2/39: $4\stall_jump[0:0]
     3/39: $4\stall_branch[0:0]
     4/39: $5\stall_multdiv[0:0]
     5/39: $5\rf_we_raw[0:0]
     6/39: $4\stall_multdiv[0:0]
     7/39: $4\rf_we_raw[0:0]
     8/39: $5\id_fsm_d[0:0]
     9/39: $4\id_fsm_d[0:0]
    10/39: $3\id_fsm_d[0:0]
    11/39: $3\stall_alu[0:0]
    12/39: $3\rf_we_raw[0:0]
    13/39: $3\stall_jump[0:0]
    14/39: $3\stall_branch[0:0]
    15/39: $3\stall_multdiv[0:0]
    16/39: $3\jump_set[0:0]
    17/39: $3\branch_set_d[0:0]
    18/39: $3\branch_spec[0:0]
    19/39: $3\perf_branch_o[0:0]
    20/39: $2\id_fsm_d[0:0]
    21/39: $2\stall_alu[0:0]
    22/39: $2\rf_we_raw[0:0]
    23/39: $2\stall_jump[0:0]
    24/39: $2\stall_branch[0:0]
    25/39: $2\stall_multdiv[0:0]
    26/39: $2\jump_set[0:0]
    27/39: $2\branch_set_d[0:0]
    28/39: $2\branch_spec[0:0]
    29/39: $2\perf_branch_o[0:0]
    30/39: $1\id_fsm_d[0:0]
    31/39: $1\stall_alu[0:0]
    32/39: $1\rf_we_raw[0:0]
    33/39: $1\stall_jump[0:0]
    34/39: $1\stall_branch[0:0]
    35/39: $1\stall_multdiv[0:0]
    36/39: $1\jump_set[0:0]
    37/39: $1\branch_set_d[0:0]
    38/39: $1\branch_spec[0:0]
    39/39: $1\perf_branch_o[0:0]
Creating decoders for process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:889$5637'.
     1/1: $0\id_fsm_q[0:0]
Creating decoders for process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:757$5577'.
     1/24: $4\csr_pipe_flush[0:0]
     2/24: $3\csr_pipe_flush[0:0]
     3/24: $2\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:764$5564.$result[11:0]$5619
     4/24: $2\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:764$5564.inp[11:0]$5620
     5/24: $2\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:764$5563.$result[11:0]$5617
     6/24: $2\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:764$5563.inp[11:0]$5618
     7/24: $2\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:764$5562.$result[11:0]$5615
     8/24: $2\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:764$5562.inp[11:0]$5616
     9/24: $2\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:764$5561.$result[11:0]$5613
    10/24: $2\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:764$5561.inp[11:0]$5614
    11/24: $2\csr_pipe_flush[0:0]
    12/24: $1\csr_pipe_flush[0:0]
    13/24: $1\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:760$5560.$result[11:0]$5597
    14/24: $1\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:760$5560.inp[11:0]$5598
    15/24: $1\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:760$5559.$result[11:0]$5595
    16/24: $1\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:760$5559.inp[11:0]$5596
    17/24: $1\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:764$5564.inp[11:0]$5606
    18/24: $1\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:764$5564.$result[11:0]$5605
    19/24: $1\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:764$5563.inp[11:0]$5604
    20/24: $1\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:764$5563.$result[11:0]$5603
    21/24: $1\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:764$5562.inp[11:0]$5602
    22/24: $1\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:764$5562.$result[11:0]$5601
    23/24: $1\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:764$5561.inp[11:0]$5600
    24/24: $1\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:764$5561.$result[11:0]$5599
Creating decoders for process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:689$5576'.
     1/1: $1\rf_wdata_id_o[31:0]
Creating decoders for process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:616$5570'.
     1/1: $1\alu_operand_a[31:0]
Creating decoders for process `\ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:197$3130'.
     1/1: $0\PWRITE[0:0]
Creating decoders for process `\ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:185$3126'.
     1/1: $0\PENABLE[0:0]
Creating decoders for process `\ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:165$3122'.
     1/1: $0\PADDR[31:0]
Creating decoders for process `\ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:147$3116'.
     1/1: $0\HREADYOUT[0:0]
Creating decoders for process `\ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:133$3115'.
     1/1: $1\HREADY_next[0:0]
Creating decoders for process `\ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:122$3113'.
     1/1: $0\CurrentState[1:0]
Creating decoders for process `\ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:87$3111'.
     1/4: $4\NextState[1:0]
     2/4: $3\NextState[1:0]
     3/4: $2\NextState[1:0]
     4/4: $1\NextState[1:0]
Creating decoders for process `\ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:66$3109'.
     1/2: $0\last_HWRITE[0:0]
     2/2: $0\last_HADDR[31:0]
Creating decoders for process `\APB_WDT32.$proc$./designs/soc_core/src/APB_WDT32.v:105$3091'.
     1/1: $0\IRQEN[0:0]
Creating decoders for process `\APB_WDT32.$proc$./designs/soc_core/src/APB_WDT32.v:92$3087'.
     1/1: $0\WDEN[0:0]
Creating decoders for process `\APB_WDT32.$proc$./designs/soc_core/src/APB_WDT32.v:81$3083'.
     1/1: $0\WDOVCLR[0:0]
Creating decoders for process `\APB_WDT32.$proc$./designs/soc_core/src/APB_WDT32.v:70$3079'.
     1/1: $0\WDLOAD[31:0]
Creating decoders for process `$paramod\ibex_wb_stage\WritebackStage=1'0.$proc$./designs/soc_core/src/ibex_wb_stage.v:0$5550'.
Creating decoders for process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5541'.
Creating decoders for process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5539'.
Creating decoders for process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5537'.
Creating decoders for process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5535'.
Creating decoders for process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5533'.
Creating decoders for process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5531'.
Creating decoders for process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5529'.
Creating decoders for process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5527'.
Creating decoders for process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5525'.
Creating decoders for process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5523'.
Creating decoders for process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5521'.
Creating decoders for process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5519'.
Creating decoders for process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5517'.
Creating decoders for process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5515'.
Creating decoders for process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5513'.
Creating decoders for process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5511'.
Creating decoders for process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
Creating decoders for process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5490'.
Creating decoders for process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1190$5481'.
     1/1: $0\mcountinhibit_q[2:0]
Creating decoders for process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
Creating decoders for process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1095$5479'.
Creating decoders for process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1089$5477'.
     1/1: $1\mcountinhibit_d[2:0]
Creating decoders for process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:783$5464'.
     1/1: $1\csr_wdata_int[31:0]
Creating decoders for process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:775$5461'.
     1/1: $0\priv_lvl_q[1:0]
Creating decoders for process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
     1/131: $4\mstatus_d[5:2] [3]
     2/131: $6\mcause_en[0:0]
     3/131: $4\mepc_d[31:0]
     4/131: $6\mepc_en[0:0]
     5/131: $7\mstatus_d[4:2] [1:0]
     6/131: $7\mstatus_d[4:2] [2]
     7/131: $4\mstatus_d[5:2] [2:0]
     8/131: $4\mcause_d[5:0]
     9/131: $3\mcause_d[5:0]
    10/131: $5\mcause_en[0:0]
    11/131: $3\mepc_d[31:0]
    12/131: $5\mepc_en[0:0]
    13/131: $3\mstack_en[0:0]
    14/131: $6\mstatus_d[5:2] [1:0]
    15/131: $6\mstatus_d[5:2] [2]
    16/131: $5\mstatus_en[0:0]
    17/131: $3\mtval_d[31:0]
    18/131: $5\mtval_en[0:0]
    19/131: $4\depc_en[0:0]
    20/131: $2\depc_d[31:0]
    21/131: $4\dcsr_en[0:0]
    22/131: $7\dcsr_d[8:6]
    23/131: $6\dcsr_d[1:0]
    24/131: $2\mstack_en[0:0]
    25/131: $4\mtval_en[0:0]
    26/131: $2\mtval_d[31:0]
    27/131: $4\mcause_en[0:0]
    28/131: $2\mcause_d[5:0]
    29/131: $4\mepc_en[0:0]
    30/131: $2\mepc_d[31:0]
    31/131: $4\mstatus_en[0:0]
    32/131: $5\mstatus_d[5:2]
    33/131: $2\exception_pc[31:0]
    34/131: $1\mstack_en[0:0]
    35/131: $3\depc_en[0:0]
    36/131: $1\depc_d[31:0]
    37/131: $3\dcsr_en[0:0]
    38/131: $5\dcsr_d[8:6]
    39/131: $4\dcsr_d[1:0]
    40/131: $3\mtval_en[0:0]
    41/131: $1\mtval_d[31:0]
    42/131: $3\mcause_en[0:0]
    43/131: $1\mcause_d[5:0]
    44/131: $3\mepc_en[0:0]
    45/131: $1\mepc_d[31:0]
    46/131: $3\mstatus_en[0:0]
    47/131: $6\mstatus_d[5:2] [3]
    48/131: $1\priv_lvl_d[1:0]
    49/131: $1\exception_pc[31:0]
    50/131: $2\dcsr_d[31:0] [31:28]
    51/131: $2\mstatus_d[5:0] [5:4]
    52/131: $2\mstatus_d[5:0] [3:2]
    53/131: $2\dcsr_d[31:0] [15]
    54/131: $2\dcsr_d[31:0] [14]
    55/131: $2\mstatus_d[5:0] [1:0]
    56/131: $2\dcsr_d[31:0] [27:16]
    57/131: $2\dcsr_d[31:0] [4]
    58/131: $2\dcsr_d[31:0] [3]
    59/131: $2\dcsr_d[31:0] [2]
    60/131: $2\dcsr_d[31:0] [1:0]
    61/131: $2\dcsr_d[31:0] [5]
    62/131: $2\dcsr_d[31:0] [13:11]
    63/131: $2\dcsr_d[31:0] [10]
    64/131: $3\dcsr_d[1:0]
    65/131: $2\dcsr_d[31:0] [8:6]
    66/131: $3\mstatus_d[3:2]
    67/131: $2\sv2v_cast_1$func$./designs/soc_core/src/ibex_cs_registers.v:687$5314.$result[0:0]$5438
    68/131: $2\sv2v_cast_1$func$./designs/soc_core/src/ibex_cs_registers.v:687$5314.inp[0:0]$5439
    69/131: $2\sv2v_cast_1$func$./designs/soc_core/src/ibex_cs_registers.v:687$5313.$result[0:0]$5436
    70/131: $2\sv2v_cast_1$func$./designs/soc_core/src/ibex_cs_registers.v:687$5313.inp[0:0]$5437
    71/131: $2\sv2v_cast_2$func$./designs/soc_core/src/ibex_cs_registers.v:687$5312.$result[1:0]$5434
    72/131: $2\sv2v_cast_2$func$./designs/soc_core/src/ibex_cs_registers.v:687$5312.inp[1:0]$5435
    73/131: $2\sv2v_cast_2$func$./designs/soc_core/src/ibex_cs_registers.v:687$5311.$result[1:0]$5432
    74/131: $2\sv2v_cast_2$func$./designs/soc_core/src/ibex_cs_registers.v:687$5311.inp[1:0]$5433
    75/131: $2\sv2v_cast_1$func$./designs/soc_core/src/ibex_cs_registers.v:687$5310.$result[0:0]$5430
    76/131: $2\sv2v_cast_1$func$./designs/soc_core/src/ibex_cs_registers.v:687$5310.inp[0:0]$5431
    77/131: $2\sv2v_cast_1$func$./designs/soc_core/src/ibex_cs_registers.v:687$5309.$result[0:0]$5428
    78/131: $2\sv2v_cast_1$func$./designs/soc_core/src/ibex_cs_registers.v:687$5309.inp[0:0]$5429
    79/131: $2\mstatus_en[0:0]
    80/131: $2$bitselwrite$data$./designs/soc_core/src/ibex_cs_registers.v:717$5318[31:0]$5443
    81/131: $2$bitselwrite$mask$./designs/soc_core/src/ibex_cs_registers.v:717$5317[31:0]$5442
    82/131: $2$bitselwrite$data$./designs/soc_core/src/ibex_cs_registers.v:716$5316[31:0]$5441
    83/131: $2$bitselwrite$mask$./designs/soc_core/src/ibex_cs_registers.v:716$5315[31:0]$5440
    84/131: $2\cpuctrl_we[0:0]
    85/131: $2\mhpmcounterh_we[31:0]
    86/131: $2\mhpmcounter_we[31:0]
    87/131: $2\mcountinhibit_we[0:0]
    88/131: $2\dscratch1_en[0:0]
    89/131: $2\dscratch0_en[0:0]
    90/131: $2\depc_en[0:0]
    91/131: $2\dcsr_en[0:0]
    92/131: $2\dcsr_d[31:0] [9]
    93/131: $2\mtvec_en[0:0]
    94/131: $2\mtval_en[0:0]
    95/131: $2\mcause_en[0:0]
    96/131: $2\mepc_en[0:0]
    97/131: $2\mscratch_en[0:0]
    98/131: $2\mie_en[0:0]
    99/131: $1$bitselwrite$data$./designs/soc_core/src/ibex_cs_registers.v:717$5318[31:0]$5427
   100/131: $1$bitselwrite$mask$./designs/soc_core/src/ibex_cs_registers.v:717$5317[31:0]$5426
   101/131: $1$bitselwrite$data$./designs/soc_core/src/ibex_cs_registers.v:716$5316[31:0]$5425
   102/131: $1$bitselwrite$mask$./designs/soc_core/src/ibex_cs_registers.v:716$5315[31:0]$5424
   103/131: $1\sv2v_cast_1$func$./designs/soc_core/src/ibex_cs_registers.v:687$5314.inp[0:0]$5423
   104/131: $1\sv2v_cast_1$func$./designs/soc_core/src/ibex_cs_registers.v:687$5314.$result[0:0]$5422
   105/131: $1\sv2v_cast_1$func$./designs/soc_core/src/ibex_cs_registers.v:687$5313.inp[0:0]$5421
   106/131: $1\sv2v_cast_1$func$./designs/soc_core/src/ibex_cs_registers.v:687$5313.$result[0:0]$5420
   107/131: $1\sv2v_cast_2$func$./designs/soc_core/src/ibex_cs_registers.v:687$5312.inp[1:0]$5419
   108/131: $1\sv2v_cast_2$func$./designs/soc_core/src/ibex_cs_registers.v:687$5312.$result[1:0]$5418
   109/131: $1\sv2v_cast_2$func$./designs/soc_core/src/ibex_cs_registers.v:687$5311.inp[1:0]$5417
   110/131: $1\sv2v_cast_2$func$./designs/soc_core/src/ibex_cs_registers.v:687$5311.$result[1:0]$5416
   111/131: $1\sv2v_cast_1$func$./designs/soc_core/src/ibex_cs_registers.v:687$5310.inp[0:0]$5415
   112/131: $1\sv2v_cast_1$func$./designs/soc_core/src/ibex_cs_registers.v:687$5310.$result[0:0]$5414
   113/131: $1\sv2v_cast_1$func$./designs/soc_core/src/ibex_cs_registers.v:687$5309.inp[0:0]$5413
   114/131: $1\sv2v_cast_1$func$./designs/soc_core/src/ibex_cs_registers.v:687$5309.$result[0:0]$5412
   115/131: $1\cpuctrl_we[0:0]
   116/131: $1\mhpmcounterh_we[31:0]
   117/131: $1\mhpmcounter_we[31:0]
   118/131: $1\mcountinhibit_we[0:0]
   119/131: $1\dscratch1_en[0:0]
   120/131: $1\dscratch0_en[0:0]
   121/131: $1\depc_en[0:0]
   122/131: $1\dcsr_en[0:0]
   123/131: $1\dcsr_d[31:0]
   124/131: $1\mtvec_en[0:0]
   125/131: $1\mtval_en[0:0]
   126/131: $1\mcause_en[0:0]
   127/131: $1\mepc_en[0:0]
   128/131: $1\mscratch_en[0:0]
   129/131: $1\mie_en[0:0]
   130/131: $1\mstatus_en[0:0]
   131/131: $1\mstatus_d[5:0]
Creating decoders for process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:543$5358'.
     1/24: $1\csr_rdata_int[31:0] [31]
     2/24: $1\csr_rdata_int[31:0] [10:8]
     3/24: $1\csr_rdata_int[31:0] [7]
     4/24: $1\csr_rdata_int[31:0] [6:4]
     5/24: $1\csr_rdata_int[31:0] [12]
     6/24: $1\csr_rdata_int[31:0] [3]
     7/24: $1\csr_rdata_int[31:0] [17]
     8/24: $2$mem2reg_rd$\mhpmcounter$./designs/soc_core/src/ibex_cs_registers.v:615$5335_DATA[63:0]$5393
     9/24: $1\csr_rdata_int[31:0] [11]
    10/24: $2$mem2reg_rd$\mhpmcounter$./designs/soc_core/src/ibex_cs_registers.v:614$5334_DATA[63:0]$5392
    11/24: $1\csr_rdata_int[31:0] [2:0]
    12/24: $1\csr_rdata_int[31:0] [21]
    13/24: $1\csr_rdata_int[31:0] [30:22]
    14/24: $1\csr_rdata_int[31:0] [16]
    15/24: $1\csr_rdata_int[31:0] [20:18]
    16/24: $2$mem2reg_rd$\mhpmevent$./designs/soc_core/src/ibex_cs_registers.v:613$5333_DATA[31:0]$5391
    17/24: $1\csr_rdata_int[31:0] [15:13]
    18/24: $1$mem2reg_rd$\mhpmcounter$./designs/soc_core/src/ibex_cs_registers.v:615$5335_DATA[63:0]$5370
    19/24: $1$mem2reg_rd$\mhpmcounter$./designs/soc_core/src/ibex_cs_registers.v:615$5335_ADDR[4:0]$5369
    20/24: $1$mem2reg_rd$\mhpmcounter$./designs/soc_core/src/ibex_cs_registers.v:614$5334_DATA[63:0]$5368
    21/24: $1$mem2reg_rd$\mhpmcounter$./designs/soc_core/src/ibex_cs_registers.v:614$5334_ADDR[4:0]$5367
    22/24: $1$mem2reg_rd$\mhpmevent$./designs/soc_core/src/ibex_cs_registers.v:613$5333_DATA[31:0]$5366
    23/24: $1$mem2reg_rd$\mhpmevent$./designs/soc_core/src/ibex_cs_registers.v:613$5333_ADDR[4:0]$5365
    24/24: $1\illegal_csr[0:0]
Creating decoders for process `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:344$2959'.
     1/1: $0\Valid[3:0]
Creating decoders for process `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:307$2955'.
     1/1: $0\w3[31:0]
Creating decoders for process `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:301$2951'.
     1/1: $0\w2[31:0]
Creating decoders for process `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:295$2947'.
     1/1: $0\w1[31:0]
Creating decoders for process `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:289$2943'.
     1/1: $0\w0[31:0]
Creating decoders for process `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:283$2939'.
     1/1: $0\a[31:0]
Creating decoders for process `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:275$2935'.
     1/1: $0\sum3[31:0]
Creating decoders for process `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:269$2931'.
     1/1: $0\sum2[31:0]
Creating decoders for process `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:263$2927'.
     1/1: $0\sum1[31:0]
Creating decoders for process `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:257$2923'.
     1/1: $0\sum0[31:0]
Creating decoders for process `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:242$2921'.
     1/4: $0\AHB_ADDR[7:0]
     2/4: $0\AHB_READ[0:0]
     3/4: $0\AHB_WRITE[0:0]
     4/4: $0\flag[0:0]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5299'.
     1/1: $0\rf_reg_q[991:960]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5297'.
     1/1: $0\rf_reg_q[959:928]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5295'.
     1/1: $0\rf_reg_q[927:896]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5293'.
     1/1: $0\rf_reg_q[895:864]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5291'.
     1/1: $0\rf_reg_q[863:832]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5289'.
     1/1: $0\rf_reg_q[831:800]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5287'.
     1/1: $0\rf_reg_q[799:768]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5285'.
     1/1: $0\rf_reg_q[767:736]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5283'.
     1/1: $0\rf_reg_q[735:704]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5281'.
     1/1: $0\rf_reg_q[703:672]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5279'.
     1/1: $0\rf_reg_q[671:640]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5277'.
     1/1: $0\rf_reg_q[639:608]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5275'.
     1/1: $0\rf_reg_q[607:576]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5273'.
     1/1: $0\rf_reg_q[575:544]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5271'.
     1/1: $0\rf_reg_q[543:512]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5269'.
     1/1: $0\rf_reg_q[511:480]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5267'.
     1/1: $0\rf_reg_q[479:448]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5265'.
     1/1: $0\rf_reg_q[447:416]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5263'.
     1/1: $0\rf_reg_q[415:384]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5261'.
     1/1: $0\rf_reg_q[383:352]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5259'.
     1/1: $0\rf_reg_q[351:320]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5257'.
     1/1: $0\rf_reg_q[319:288]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5255'.
     1/1: $0\rf_reg_q[287:256]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5253'.
     1/1: $0\rf_reg_q[255:224]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5251'.
     1/1: $0\rf_reg_q[223:192]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5249'.
     1/1: $0\rf_reg_q[191:160]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5247'.
     1/1: $0\rf_reg_q[159:128]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5245'.
     1/1: $0\rf_reg_q[127:96]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5243'.
     1/1: $0\rf_reg_q[95:64]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5241'.
     1/1: $0\rf_reg_q[63:32]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5239'.
     1/1: $0\rf_reg_q[31:0]
Creating decoders for process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:37$5170'.
Creating decoders for process `\ibex_core.$proc$./designs/soc_core/src/ibex_core.v:0$2887'.
Creating decoders for process `\ibex_core.$proc$./designs/soc_core/src/ibex_core.v:552$2871'.
     1/1: $0\fetch_enable_q[0:0]
Creating decoders for process `\ibex_core.$proc$./designs/soc_core/src/ibex_core.v:546$2869'.
     1/1: $0\core_busy_q[0:0]
Creating decoders for process `\apb_sys_0.$proc$./designs/soc_core/src/APB_sys_0.v:77$2854'.
     1/2: $0\PSEL[0:0]
     2/2: $0\PSEL_next_next[0:0]
Creating decoders for process `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4835'.
     1/1: $0\rdata_q[5:0]
Creating decoders for process `\APB_SPI.$proc$./designs/soc_core/src/APB_SPI.v:108$739'.
     1/1: $0\DONE[0:0]
Creating decoders for process `\APB_SPI.$proc$./designs/soc_core/src/APB_SPI.v:86$729'.
     1/1: $0\SPI_IM_REG[0:0]
Creating decoders for process `\APB_SPI.$proc$./designs/soc_core/src/APB_SPI.v:74$718'.
     1/1: $0\SPI_DATAi_REG[7:0]
Creating decoders for process `\APB_SPI.$proc$./designs/soc_core/src/APB_SPI.v:63$708'.
     1/1: $0\SPI_CFG_REG[9:0]
Creating decoders for process `\APB_SPI.$proc$./designs/soc_core/src/APB_SPI.v:52$698'.
     1/1: $0\SPI_CTRL_REG[1:0]
Creating decoders for process `$paramod\sro\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/soc_core/src/spi_master.v:238$6081'.
     1/2: $0\dout_s[0:0]
     2/2: $0\datao[7:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:0$6077'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:0$6076'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:0$6075'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:0$6074'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:0$6073'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:0$6072'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:0$6071'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:0$6070'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:0$6069'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:0$6068'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:917$6067'.
     1/1: $1\result_o[31:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:484$6066'.
     1/1: $1\bwlogic_result[31:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:472$6055'.
     1/1: $1\bwlogic_op_b_negate[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:445$6049'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:429$6047'.
     1/2: $2\shift_left[0:0]
     2/2: $1\shift_left[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:423$6041'.
     1/1: $1\shift_amt[4:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:421$6038'.
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:383$6033'.
     1/1: $1\cmp_result[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:377$6028'.
     1/1: $1\is_greater_equal[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:370$6026'.
     1/1: $1\cmp_signed[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:358$6024'.
     1/1: $1\adder_in_b[32:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:348$6021'.
     1/1: $1\adder_op_b_negate[0:0]
Creating decoders for process `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:145$565'.
     1/1: $0\WGPIOIM[15:0]
Creating decoders for process `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:134$561'.
     1/1: $0\WGPIODIR[15:0]
Creating decoders for process `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:123$557'.
     1/1: $0\WGPIOPD[15:0]
Creating decoders for process `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:112$553'.
     1/1: $0\WGPIOPU[15:0]
Creating decoders for process `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:101$549'.
     1/1: $0\WGPIODOUT[15:0]
Creating decoders for process `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:78$540'.
     1/1: $0\IOTRANS[0:0]
Creating decoders for process `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:69$538'.
     1/1: $0\IOSIZE[2:0]
Creating decoders for process `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:60$536'.
     1/1: $0\IOWRITE[0:0]
Creating decoders for process `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:52$534'.
     1/1: $0\IOADDR[23:0]
Creating decoders for process `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:44$531'.
     1/1: $0\IOSEL[0:0]
Creating decoders for process `\i2c_master.$proc$./designs/soc_core/src/i2c_master.v:917$2844'.
     1/1: $0\i2c_irq[0:0]
Creating decoders for process `\i2c_master.$proc$./designs/soc_core/src/i2c_master.v:900$2836'.
     1/4: $0\irq_flag[0:0]
     2/4: $0\tip[0:0]
     3/4: $0\rxack[0:0]
     4/4: $0\al[0:0]
Creating decoders for process `\i2c_master.$proc$./designs/soc_core/src/i2c_master.v:844$2832'.
     1/4: $0\cr[7:0] [7:4]
     2/4: $0\cr[7:0] [3]
     3/4: $0\cr[7:0] [2:1]
     4/4: $0\cr[7:0] [0]
Creating decoders for process `\i2c_master.$proc$./designs/soc_core/src/i2c_master.v:826$2830'.
     1/4: $0\prer[15:0] [15:8]
     2/4: $0\prer[15:0] [7:0]
     3/4: $0\ctr[7:0]
     4/4: $0\txr[7:0]
Creating decoders for process `\i2c_master.$proc$./designs/soc_core/src/i2c_master.v:792$2828'.
     1/2: $2\io_do[7:0]
     2/2: $1\io_do[7:0]
Creating decoders for process `\APB_I2C.$proc$./designs/soc_core/src/APB_I2C.v:53$445'.
     1/1: $0\I2C_IM_REG[0:0]
Creating decoders for process `\AHB_Sec_ACC.$proc$./designs/soc_core/src/AHB_Sec_ACC.v:119$433'.
     1/1: $0\n[31:0]
Creating decoders for process `\AHB_Sec_ACC.$proc$./designs/soc_core/src/AHB_Sec_ACC.v:110$429'.
     1/1: $0\Z[31:0]
Creating decoders for process `\AHB_Sec_ACC.$proc$./designs/soc_core/src/AHB_Sec_ACC.v:101$425'.
     1/1: $0\Y[31:0]
Creating decoders for process `\AHB_Sec_ACC.$proc$./designs/soc_core/src/AHB_Sec_ACC.v:92$421'.
     1/1: $0\X[31:0]
Creating decoders for process `\AHB_Sec_ACC.$proc$./designs/soc_core/src/AHB_Sec_ACC.v:78$419'.
     1/4: $0\AHB_ADDR[7:0]
     2/4: $0\AHB_READ[0:0]
     3/4: $0\AHB_WRITE[0:0]
     4/4: $0\flag[0:0]
Creating decoders for process `\i2c_master_byte_ctrl.$proc$./designs/soc_core/src/i2c_master.v:575$2814'.
     1/7: $0\cmd_ack[0:0]
     2/7: $0\ld[0:0]
     3/7: $0\shift[0:0]
     4/7: $0\core_txd[0:0]
     5/7: $0\core_cmd[3:0]
     6/7: $0\ack_out[0:0]
     7/7: $0\c_state[4:0]
Creating decoders for process `\i2c_master_byte_ctrl.$proc$./designs/soc_core/src/i2c_master.v:560$2810'.
     1/1: $0\dcnt[2:0]
Creating decoders for process `\i2c_master_byte_ctrl.$proc$./designs/soc_core/src/i2c_master.v:551$2809'.
     1/1: $0\sr[7:0]
Creating decoders for process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:311$368'.
     1/4: $0\lsu_err_q[0:0]
     2/4: $0\pmp_err_q[0:0]
     3/4: $0\handle_misaligned_q[0:0]
     4/4: $0\ls_fsm_cs[2:0]
Creating decoders for process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:231$347'.
     1/45: $8\ls_fsm_ns[2:0]
     2/45: $3\rdata_update[0:0]
     3/45: $7\addr_update[0:0]
     4/45: $4\lsu_err_d[0:0]
     5/45: $4\pmp_err_d[0:0]
     6/45: $7\handle_misaligned_d[0:0]
     7/45: $7\ls_fsm_ns[2:0]
     8/45: $6\addr_update[0:0]
     9/45: $5\ctrl_update[0:0]
    10/45: $6\handle_misaligned_d[0:0]
    11/45: $6\ls_fsm_ns[2:0]
    12/45: $5\handle_misaligned_d[0:0]
    13/45: $5\addr_update[0:0]
    14/45: $5\ls_fsm_ns[2:0]
    15/45: $2\rdata_update[0:0]
    16/45: $3\lsu_err_d[0:0]
    17/45: $3\pmp_err_d[0:0]
    18/45: $4\ls_fsm_ns[2:0]
    19/45: $4\handle_misaligned_d[0:0]
    20/45: $4\ctrl_update[0:0]
    21/45: $4\addr_update[0:0]
    22/45: $3\ls_fsm_ns[2:0]
    23/45: $3\handle_misaligned_d[0:0]
    24/45: $3\addr_update[0:0]
    25/45: $3\ctrl_update[0:0]
    26/45: $2\ls_fsm_ns[2:0]
    27/45: $2\handle_misaligned_d[0:0]
    28/45: $2\ctrl_update[0:0]
    29/45: $2\addr_update[0:0]
    30/45: $2\perf_store_o[0:0]
    31/45: $2\perf_load_o[0:0]
    32/45: $2\lsu_err_d[0:0]
    33/45: $2\pmp_err_d[0:0]
    34/45: $2\data_req_o[0:0]
    35/45: $1\ls_fsm_ns[2:0]
    36/45: $1\lsu_err_d[0:0]
    37/45: $1\pmp_err_d[0:0]
    38/45: $1\handle_misaligned_d[0:0]
    39/45: $1\ctrl_update[0:0]
    40/45: $1\addr_update[0:0]
    41/45: $1\perf_store_o[0:0]
    42/45: $1\perf_load_o[0:0]
    43/45: $1\data_req_o[0:0]
    44/45: $1\rdata_update[0:0]
    45/45: $1\addr_incr_req_o[0:0]
Creating decoders for process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:218$339'.
     1/1: $1\data_rdata_ext[31:0]
Creating decoders for process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:194$334'.
     1/5: $5\rdata_b_ext[31:0]
     2/5: $4\rdata_b_ext[31:0]
     3/5: $3\rdata_b_ext[31:0]
     4/5: $2\rdata_b_ext[31:0]
     5/5: $1\rdata_b_ext[31:0]
Creating decoders for process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:170$329'.
     1/5: $5\rdata_h_ext[31:0]
     2/5: $4\rdata_h_ext[31:0]
     3/5: $3\rdata_h_ext[31:0]
     4/5: $2\rdata_h_ext[31:0]
     5/5: $1\rdata_h_ext[31:0]
Creating decoders for process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:162$328'.
     1/1: $1\rdata_w_ext[31:0]
Creating decoders for process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:157$326'.
     1/1: $0\addr_last_q[31:0]
Creating decoders for process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:144$324'.
     1/4: $0\data_we_q[0:0]
     2/4: $0\data_sign_ext_q[0:0]
     3/4: $0\data_type_q[1:0]
     4/4: $0\rdata_offset_q[1:0]
Creating decoders for process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:139$322'.
     1/1: $0\rdata_q[23:0]
Creating decoders for process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:131$321'.
     1/1: $1\data_wdata[31:0]
Creating decoders for process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:91$318'.
     1/7: $7\data_be[3:0]
     2/7: $6\data_be[3:0]
     3/7: $5\data_be[3:0]
     4/7: $4\data_be[3:0]
     5/7: $3\data_be[3:0]
     6/7: $2\data_be[3:0]
     7/7: $1\data_be[3:0]
Creating decoders for process `\ibex_compressed_decoder.$proc$./designs/soc_core/src/ibex_compressed_decoder.v:320$304'.
     1/25: $11\instr_o[31:0]
     2/25: $10\instr_o[31:0]
     3/25: $14\illegal_instr_o[0:0]
     4/25: $9\instr_o[31:0]
     5/25: $13\illegal_instr_o[0:0]
     6/25: $12\illegal_instr_o[0:0]
     7/25: $8\instr_o[31:0]
     8/25: $11\illegal_instr_o[0:0]
     9/25: $10\illegal_instr_o[0:0]
    10/25: $9\illegal_instr_o[0:0]
    11/25: $7\instr_o[31:0]
    12/25: $6\instr_o[31:0]
    13/25: $8\illegal_instr_o[0:0]
    14/25: $7\illegal_instr_o[0:0]
    15/25: $6\illegal_instr_o[0:0]
    16/25: $5\instr_o[31:0]
    17/25: $5\illegal_instr_o[0:0]
    18/25: $4\instr_o[31:0]
    19/25: $3\instr_o[31:0]
    20/25: $4\illegal_instr_o[0:0]
    21/25: $3\illegal_instr_o[0:0]
    22/25: $2\illegal_instr_o[0:0]
    23/25: $2\instr_o[31:0]
    24/25: $1\illegal_instr_o[0:0]
    25/25: $1\instr_o[31:0]
Creating decoders for process `\TIMER32.$proc$./designs/soc_core/src/TIMER32.v:54$303'.
     1/1: $0\TMROV[0:0]
Creating decoders for process `\TIMER32.$proc$./designs/soc_core/src/TIMER32.v:44$301'.
     1/1: $0\TMR[31:0]
Creating decoders for process `\TIMER32.$proc$./designs/soc_core/src/TIMER32.v:33$299'.
     1/1: $0\clkdiv[31:0]
Creating decoders for process `\AHBlite_BUS0.$proc$./designs/soc_core/src/AHBlite_bus0.v:58$250'.
     1/1: $0\APAGE[7:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:261$2804'.
     1/5: $0\cmd_ack[0:0]
     2/5: $0\c_state[17:0]
     3/5: $0\sda_chk[0:0]
     4/5: $0\sda_oen[0:0]
     5/5: $0\scl_oen[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:235$2801'.
     1/1: $0\dout[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:227$2792'.
     1/1: $0\al[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:221$2790'.
     1/1: $0\cmd_stop[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:211$2786'.
     1/1: $0\busy[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:197$2779'.
     1/2: $0\sto_condition[0:0]
     2/2: $0\sta_condition[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:175$2768'.
     1/4: $0\dSDA[0:0]
     2/4: $0\dSCL[0:0]
     3/4: $0\sSDA[0:0]
     4/4: $0\sSCL[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:161$2765'.
     1/2: $0\fSDA[2:0]
     2/2: $0\fSCL[2:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:154$2759'.
     1/1: $0\filter_cnt[13:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:140$2758'.
     1/2: $0\cSDA[1:0]
     2/2: $0\cSCL[1:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:113$2751'.
     1/2: $0\clk_en[0:0]
     2/2: $0\cnt[15:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:103$2740'.
     1/1: $0\slave_wait[0:0]
Creating decoders for process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:98$2739'.
Creating decoders for process `$paramod$2dcbcad5904a6c758134dbc8bb9b4b56ed0e47ac\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4833'.
     1/1: $0\rdata_q[17:0]
Creating decoders for process `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4831'.
     1/1: $0\rdata_q[31:0]
Creating decoders for process `\PWM32.$proc$./designs/soc_core/src/PWM32.v:57$147'.
     1/1: $0\pwm[0:0]
Creating decoders for process `\PWM32.$proc$./designs/soc_core/src/PWM32.v:46$145'.
     1/1: $0\TMR[31:0]
Creating decoders for process `\PWM32.$proc$./designs/soc_core/src/PWM32.v:35$143'.
     1/1: $0\clkdiv[31:0]
Creating decoders for process `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4829'.
     1/1: $0\rdata_q[31:0]

65.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.\we' from process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$./designs/soc_core/src/ibex_counter.v:23$4820'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.\counter_upd' from process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$./designs/soc_core/src/ibex_counter.v:23$4820'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.\counter_load' from process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$./designs/soc_core/src/ibex_counter.v:23$4820'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.\counter_d' from process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$./designs/soc_core/src/ibex_counter.v:23$4820'.
No latch inferred for signal `\tanh.\out' from process `\tanh.$proc$./designs/soc_core/src/AHB_tanh_ACC.v:7$2725'.
No latch inferred for signal `\ibex_wrapper.\data_addr_off' from process `\ibex_wrapper.$proc$./designs/soc_core/src/ibex_wrapper.v:184$2694'.
No latch inferred for signal `\ibex_wrapper.\data_hsize' from process `\ibex_wrapper.$proc$./designs/soc_core/src/ibex_wrapper.v:171$2693'.
No latch inferred for signal `\ibex_wrapper.\nstate' from process `\ibex_wrapper.$proc$./designs/soc_core/src/ibex_wrapper.v:135$2668'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\sign_a' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:520$6009'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\sign_b' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:520$6009'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\accum' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:520$6009'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\mult_valid' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:520$6009'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\mac_res_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:520$6009'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\mult_hold' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:520$6009'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\gen_mult_fast.mult_op_a' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:520$6009'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\gen_mult_fast.mult_op_b' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:520$6009'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\gen_mult_fast.mult_state_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:520$6009'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\alu_operand_a_o' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:613$5980'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\alu_operand_b_o' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:613$5980'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\md_state_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:613$5980'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\op_numerator_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:613$5980'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\div_by_zero_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:613$5980'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\op_remainder_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:613$5980'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\op_denominator_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:613$5980'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\op_quotient_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:613$5980'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\div_valid' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:613$5980'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\div_counter_d' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:613$5980'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\div_hold' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:613$5980'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\is_greater_equal' from process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:598$5971'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.\out_valid_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_fetch_fifo.v:70$4714'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.\out_rdata_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_fetch_fifo.v:70$4714'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.\out_err_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_fetch_fifo.v:70$4714'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.\out_err_plus2_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_fetch_fifo.v:70$4714'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\use_rs3_q' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:443$4685'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\imm_a_mux_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:720$4670'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\imm_b_mux_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:720$4670'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\bt_a_mux_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:720$4670'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\bt_b_mux_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:720$4670'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\alu_operator_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:720$4670'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\alu_op_a_mux_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:720$4670'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\alu_op_b_mux_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:720$4670'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\alu_multicycle_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:720$4670'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\mult_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:720$4670'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\div_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:720$4670'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\use_rs3_d' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:720$4670'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\opcode_alu' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:720$4670'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\sv2v_cast_7$func$./designs/soc_core/src/ibex_decoder.v:728$4642.$result' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:720$4670'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\sv2v_cast_7$func$./designs/soc_core/src/ibex_decoder.v:728$4642.inp' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:720$4670'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\icache_inval_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:470$4652'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\csr_access_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:470$4652'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\rf_ren_a_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:470$4652'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\rf_ren_b_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:470$4652'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\ebrk_insn_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:470$4652'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\mret_insn_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:470$4652'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\dret_insn_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:470$4652'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\ecall_insn_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:470$4652'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\wfi_insn_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:470$4652'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\jump_set_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:470$4652'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\rf_wdata_sel_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:470$4652'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\multdiv_operator_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:470$4652'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\multdiv_signed_mode_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:470$4652'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\data_req_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:470$4652'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\data_we_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:470$4652'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\data_type_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:470$4652'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\data_sign_extension_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:470$4652'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\jump_in_dec_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:470$4652'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\branch_in_dec_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:470$4652'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\illegal_insn' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:470$4652'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\csr_illegal' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:470$4652'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\rf_we' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:470$4652'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\csr_op' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:470$4652'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\opcode' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:470$4652'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\sv2v_cast_7$func$./designs/soc_core/src/ibex_decoder.v:494$4641.$result' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:470$4652'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\sv2v_cast_7$func$./designs/soc_core/src/ibex_decoder.v:494$4641.inp' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:470$4652'.
No latch inferred for signal `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.\csr_op_o' from process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:461$4646'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\instr_fetch_err_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:517$4640'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\illegal_insn_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:517$4640'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\ecall_insn_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:517$4640'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\ebrk_insn_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:517$4640'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\store_err_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:517$4640'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\load_err_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:517$4640'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\ctrl_busy_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\instr_req_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\pc_set_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\pc_set_spec_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\pc_mux_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\nt_branch_mispredict_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\exc_pc_mux_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\exc_cause_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\csr_save_if_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\csr_save_id_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\csr_save_wb_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\csr_restore_mret_id_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\csr_restore_dret_id_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\csr_save_cause_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\csr_mtval_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\debug_cause_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\debug_csr_save_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\perf_jump_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\perf_tbranch_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\flush_id' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\controller_run_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\ctrl_fsm_ns' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\nmi_mode_d' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\debug_mode_d' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\halt_if' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\retain_id' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\sv2v_cast_6$func$./designs/soc_core/src/ibex_controller.v:704$4536.$result' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\sv2v_cast_6$func$./designs/soc_core/src/ibex_controller.v:704$4536.inp' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\mfip_id' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:543$4582'.
No latch inferred for signal `\DMC_32x16.$mem2bits$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:289$4488' from process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:0$4533'.
No latch inferred for signal `\DMC_32x16.$mem2bits$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:288$4487' from process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:0$4530'.
No latch inferred for signal `\DMC_32x16.$mem2bits$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:287$4486' from process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:0$4527'.
No latch inferred for signal `\DMC_32x16.$mem2bits$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:286$4485' from process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:0$4524'.
No latch inferred for signal `\DMC_32x16.$mem2reg_rd$\VALID$./designs/soc_core/src/QSPI_XIP_CTRL.v:284$4483_DATA' from process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:0$4521'.
No latch inferred for signal `\FLASH_READER.\nstate' from process `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:182$4399'.
No latch inferred for signal `\QSPI_XIP_CTRL.\nstate' from process `\QSPI_XIP_CTRL.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:73$4349'.
No latch inferred for signal `\AHB_SPM.\ncnt' from process `\AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:152$1530'.
Latch inferred for signal `\AHB_SPM.\nstate' from process `\AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:140$1524': $auto$proc_dlatch.cc:427:proc_dlatch$15801
No latch inferred for signal `\UART_TX.\tx_done' from process `\UART_TX.$proc$./designs/soc_core/src/APB_UART.v:512$1423'.
No latch inferred for signal `\UART_TX.\count_next' from process `\UART_TX.$proc$./designs/soc_core/src/APB_UART.v:512$1423'.
No latch inferred for signal `\UART_TX.\next_state' from process `\UART_TX.$proc$./designs/soc_core/src/APB_UART.v:512$1423'.
No latch inferred for signal `\UART_TX.\b_next' from process `\UART_TX.$proc$./designs/soc_core/src/APB_UART.v:512$1423'.
No latch inferred for signal `\UART_TX.\data_next' from process `\UART_TX.$proc$./designs/soc_core/src/APB_UART.v:512$1423'.
No latch inferred for signal `\UART_TX.\tx_next' from process `\UART_TX.$proc$./designs/soc_core/src/APB_UART.v:512$1423'.
No latch inferred for signal `\UART_RX.\rx_done' from process `\UART_RX.$proc$./designs/soc_core/src/APB_UART.v:403$1411'.
No latch inferred for signal `\UART_RX.\count_next' from process `\UART_RX.$proc$./designs/soc_core/src/APB_UART.v:403$1411'.
No latch inferred for signal `\UART_RX.\next_state' from process `\UART_RX.$proc$./designs/soc_core/src/APB_UART.v:403$1411'.
No latch inferred for signal `\UART_RX.\b_next' from process `\UART_RX.$proc$./designs/soc_core/src/APB_UART.v:403$1411'.
No latch inferred for signal `\UART_RX.\data_next' from process `\UART_RX.$proc$./designs/soc_core/src/APB_UART.v:403$1411'.
No latch inferred for signal `\FIFO.\w_ptr_next' from process `\FIFO.$proc$./designs/soc_core/src/APB_UART.v:278$1393'.
No latch inferred for signal `\FIFO.\w_ptr_succ' from process `\FIFO.$proc$./designs/soc_core/src/APB_UART.v:278$1393'.
No latch inferred for signal `\FIFO.\r_ptr_next' from process `\FIFO.$proc$./designs/soc_core/src/APB_UART.v:278$1393'.
No latch inferred for signal `\FIFO.\r_ptr_succ' from process `\FIFO.$proc$./designs/soc_core/src/APB_UART.v:278$1393'.
No latch inferred for signal `\FIFO.\level_next' from process `\FIFO.$proc$./designs/soc_core/src/APB_UART.v:278$1393'.
No latch inferred for signal `\FIFO.\full_next' from process `\FIFO.$proc$./designs/soc_core/src/APB_UART.v:278$1393'.
No latch inferred for signal `\FIFO.\empty_next' from process `\FIFO.$proc$./designs/soc_core/src/APB_UART.v:278$1393'.
No latch inferred for signal `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.\dummy_instr_id_o' from process `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.$proc$./designs/soc_core/src/ibex_if_stage.v:0$5722'.
No latch inferred for signal `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.\fetch_addr_n' from process `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.$proc$./designs/soc_core/src/ibex_if_stage.v:449$5703'.
No latch inferred for signal `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.\exc_pc' from process `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.$proc$./designs/soc_core/src/ibex_if_stage.v:439$5698'.
No latch inferred for signal `\sigmoid.\out' from process `\sigmoid.$proc$./designs/soc_core/src/AHB_Sigmoid_ACC.v:9$1149'.
No latch inferred for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\bt_b_operand_o' from process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:0$5697'.
No latch inferred for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\bt_a_operand_o' from process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:0$5696'.
No latch inferred for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\imm_b' from process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:661$5671'.
No latch inferred for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\perf_branch_o' from process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:896$5639'.
No latch inferred for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\branch_spec' from process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:896$5639'.
No latch inferred for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\branch_set_d' from process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:896$5639'.
No latch inferred for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\branch_not_set' from process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:896$5639'.
No latch inferred for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\jump_set' from process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:896$5639'.
No latch inferred for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\stall_multdiv' from process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:896$5639'.
No latch inferred for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\stall_branch' from process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:896$5639'.
No latch inferred for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\stall_jump' from process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:896$5639'.
No latch inferred for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\rf_we_raw' from process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:896$5639'.
No latch inferred for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\stall_alu' from process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:896$5639'.
No latch inferred for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\id_fsm_d' from process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:896$5639'.
No latch inferred for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\csr_pipe_flush' from process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:757$5577'.
No latch inferred for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:760$5559.$result' from process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:757$5577'.
No latch inferred for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:760$5559.inp' from process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:757$5577'.
No latch inferred for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:760$5560.$result' from process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:757$5577'.
No latch inferred for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:760$5560.inp' from process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:757$5577'.
No latch inferred for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:764$5561.$result' from process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:757$5577'.
No latch inferred for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:764$5561.inp' from process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:757$5577'.
No latch inferred for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:764$5562.$result' from process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:757$5577'.
No latch inferred for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:764$5562.inp' from process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:757$5577'.
No latch inferred for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:764$5563.$result' from process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:757$5577'.
No latch inferred for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:764$5563.inp' from process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:757$5577'.
No latch inferred for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:764$5564.$result' from process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:757$5577'.
No latch inferred for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\sv2v_cast_12$func$./designs/soc_core/src/ibex_id_stage.v:764$5564.inp' from process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:757$5577'.
No latch inferred for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\rf_wdata_id_o' from process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:689$5576'.
No latch inferred for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\alu_operand_a' from process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:616$5570'.
No latch inferred for signal `\ahb_2_apb.\HREADY_next' from process `\ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:133$3115'.
No latch inferred for signal `\ahb_2_apb.\NextState' from process `\ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:87$3111'.
No latch inferred for signal `$paramod\ibex_wb_stage\WritebackStage=1'0.\rf_wdata_wb_mux[0]' from process `$paramod\ibex_wb_stage\WritebackStage=1'0.$proc$./designs/soc_core/src/ibex_wb_stage.v:0$5550'.
No latch inferred for signal `$paramod\ibex_wb_stage\WritebackStage=1'0.\rf_wdata_wb_mux[1]' from process `$paramod\ibex_wb_stage\WritebackStage=1'0.$proc$./designs/soc_core/src/ibex_wb_stage.v:0$5550'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$memwr$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5351_EN' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5541'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$memwr$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5350_EN' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5539'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$memwr$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5349_EN' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5537'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$memwr$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5348_EN' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5535'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$memwr$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5347_EN' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5533'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$memwr$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5346_EN' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5531'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$memwr$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5345_EN' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5529'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$memwr$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5344_EN' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5527'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$memwr$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5343_EN' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5525'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$memwr$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5342_EN' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5523'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$memwr$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5341_EN' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5521'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$memwr$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5340_EN' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5519'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$memwr$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5339_EN' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5517'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$memwr$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5338_EN' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5515'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$memwr$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5337_EN' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5513'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$memwr$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5336_EN' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5511'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\pmp_cfg_rdata[0]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\pmp_cfg_rdata[1]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\pmp_cfg_rdata[2]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\pmp_cfg_rdata[3]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\pmp_cfg_rdata[4]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\pmp_cfg_rdata[5]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\pmp_cfg_rdata[6]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\pmp_cfg_rdata[7]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\pmp_cfg_rdata[8]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\pmp_cfg_rdata[9]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\pmp_cfg_rdata[10]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\pmp_cfg_rdata[11]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\pmp_cfg_rdata[12]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\pmp_cfg_rdata[13]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\pmp_cfg_rdata[14]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\pmp_cfg_rdata[15]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[0]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[1]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[2]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[3]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[4]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[5]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[6]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[7]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[8]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[9]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[10]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[11]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[12]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[13]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[14]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[15]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[16]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[17]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[18]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[19]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[20]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[21]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[22]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[23]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[24]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[25]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[26]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[27]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[28]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[29]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[30]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter[31]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\sv2v_cast_6$func$./designs/soc_core/src/ibex_cs_registers.v:1275$5331.$result' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5490'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\sv2v_cast_6$func$./designs/soc_core/src/ibex_cs_registers.v:1275$5332.$result' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5490'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\sv2v_cast_6$func$./designs/soc_core/src/ibex_cs_registers.v:1275$5332.inp' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5490'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\gen_mhpmevent.sv2v_autoblock_8.i' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\gen_mhpmevent.sv2v_autoblock_9.i' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[0]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[1]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[2]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[3]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[4]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[5]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[6]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[7]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[8]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[9]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[10]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[11]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[12]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[13]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[14]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[15]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[16]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[17]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[18]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[19]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[20]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[21]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[22]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[23]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[24]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[25]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[26]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[27]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[28]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[29]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[30]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmevent[31]' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter_incr' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1095$5479'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\gen_mhpmcounter_incr.sv2v_autoblock_7.i' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1095$5479'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mcountinhibit_d' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1089$5477'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\csr_wdata_int' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:783$5464'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\exception_pc' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\priv_lvl_d' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mstatus_d' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mstatus_en' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mie_en' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mscratch_en' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mepc_d' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mepc_en' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mcause_d' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mcause_en' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mtval_d' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mtval_en' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mtvec_d' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mtvec_en' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\dcsr_d' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\dcsr_en' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\depc_d' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\depc_en' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\dscratch0_en' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\dscratch1_en' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mstack_d' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mstack_en' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mstack_epc_d' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mstack_cause_d' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mcountinhibit_we' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounter_we' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mhpmcounterh_we' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\cpuctrl_we' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\sv2v_cast_1$func$./designs/soc_core/src/ibex_cs_registers.v:687$5309.$result' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\sv2v_cast_1$func$./designs/soc_core/src/ibex_cs_registers.v:687$5309.inp' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\sv2v_cast_1$func$./designs/soc_core/src/ibex_cs_registers.v:687$5310.$result' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\sv2v_cast_1$func$./designs/soc_core/src/ibex_cs_registers.v:687$5310.inp' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\sv2v_cast_2$func$./designs/soc_core/src/ibex_cs_registers.v:687$5311.$result' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\sv2v_cast_2$func$./designs/soc_core/src/ibex_cs_registers.v:687$5311.inp' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\sv2v_cast_2$func$./designs/soc_core/src/ibex_cs_registers.v:687$5312.$result' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\sv2v_cast_2$func$./designs/soc_core/src/ibex_cs_registers.v:687$5312.inp' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\sv2v_cast_1$func$./designs/soc_core/src/ibex_cs_registers.v:687$5313.$result' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\sv2v_cast_1$func$./designs/soc_core/src/ibex_cs_registers.v:687$5313.inp' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\sv2v_cast_1$func$./designs/soc_core/src/ibex_cs_registers.v:687$5314.$result' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\sv2v_cast_1$func$./designs/soc_core/src/ibex_cs_registers.v:687$5314.inp' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$bitselwrite$mask$./designs/soc_core/src/ibex_cs_registers.v:716$5315' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$bitselwrite$data$./designs/soc_core/src/ibex_cs_registers.v:716$5316' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$bitselwrite$mask$./designs/soc_core/src/ibex_cs_registers.v:717$5317' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$bitselwrite$data$./designs/soc_core/src/ibex_cs_registers.v:717$5318' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\csr_rdata_int' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:543$5358'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\illegal_csr' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:543$5358'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$mem2reg_rd$\mhpmevent$./designs/soc_core/src/ibex_cs_registers.v:613$5333_ADDR' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:543$5358'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$mem2reg_rd$\mhpmevent$./designs/soc_core/src/ibex_cs_registers.v:613$5333_DATA' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:543$5358'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$./designs/soc_core/src/ibex_cs_registers.v:614$5334_ADDR' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:543$5358'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$./designs/soc_core/src/ibex_cs_registers.v:614$5334_DATA' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:543$5358'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$./designs/soc_core/src/ibex_cs_registers.v:615$5335_ADDR' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:543$5358'.
No latch inferred for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$./designs/soc_core/src/ibex_cs_registers.v:615$5335_DATA' from process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:543$5358'.
No latch inferred for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\we_a_dec' from process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:37$5170'.
No latch inferred for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\we_a_decoder.sv2v_autoblock_2.i' from process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:37$5170'.
No latch inferred for signal `\ibex_core.\sv2v_cast_12$func$./designs/soc_core/src/ibex_core.v:951$2865.$result' from process `\ibex_core.$proc$./designs/soc_core/src/ibex_core.v:0$2887'.
No latch inferred for signal `\ibex_core.\sv2v_cast_12$func$./designs/soc_core/src/ibex_core.v:951$2866.$result' from process `\ibex_core.$proc$./designs/soc_core/src/ibex_core.v:0$2887'.
No latch inferred for signal `\ibex_core.\sv2v_cast_12$func$./designs/soc_core/src/ibex_core.v:951$2866.inp' from process `\ibex_core.$proc$./designs/soc_core/src/ibex_core.v:0$2887'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\imd_val_we_o' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:0$6077'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\imd_val_d_o' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:0$6076'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\multicycle_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:0$6075'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\clmul_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:0$6074'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\invbutterfly_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:0$6073'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\butterfly_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:0$6072'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shuffle_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:0$6071'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\rev_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:0$6070'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\singlebit_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:0$6069'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\pack_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:0$6068'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\result_o' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:917$6067'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\bwlogic_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:484$6066'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\bwlogic_op_b_negate' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:472$6055'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\sv2v_autoblock_6.i' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:445$6049'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_operand' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:445$6049'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_result_ext' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:445$6049'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\unused_shift_result_ext' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:445$6049'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:445$6049'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_result_rev' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:445$6049'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_left' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:429$6047'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_amt [4:0]' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:423$6041'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\shift_amt [5]' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:421$6038'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\cmp_result' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:383$6033'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\is_greater_equal' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:377$6028'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\cmp_signed' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:370$6026'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_in_b' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:358$6024'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.\adder_op_b_negate' from process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:348$6021'.
No latch inferred for signal `\i2c_master.\io_do' from process `\i2c_master.$proc$./designs/soc_core/src/i2c_master.v:792$2828'.
No latch inferred for signal `\ibex_load_store_unit.\data_req_o' from process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:231$347'.
No latch inferred for signal `\ibex_load_store_unit.\addr_incr_req_o' from process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:231$347'.
No latch inferred for signal `\ibex_load_store_unit.\perf_load_o' from process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:231$347'.
No latch inferred for signal `\ibex_load_store_unit.\perf_store_o' from process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:231$347'.
No latch inferred for signal `\ibex_load_store_unit.\addr_update' from process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:231$347'.
No latch inferred for signal `\ibex_load_store_unit.\ctrl_update' from process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:231$347'.
No latch inferred for signal `\ibex_load_store_unit.\rdata_update' from process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:231$347'.
No latch inferred for signal `\ibex_load_store_unit.\handle_misaligned_d' from process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:231$347'.
No latch inferred for signal `\ibex_load_store_unit.\pmp_err_d' from process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:231$347'.
No latch inferred for signal `\ibex_load_store_unit.\lsu_err_d' from process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:231$347'.
No latch inferred for signal `\ibex_load_store_unit.\ls_fsm_ns' from process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:231$347'.
No latch inferred for signal `\ibex_load_store_unit.\data_rdata_ext' from process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:218$339'.
No latch inferred for signal `\ibex_load_store_unit.\rdata_b_ext' from process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:194$334'.
No latch inferred for signal `\ibex_load_store_unit.\rdata_h_ext' from process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:170$329'.
No latch inferred for signal `\ibex_load_store_unit.\rdata_w_ext' from process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:162$328'.
No latch inferred for signal `\ibex_load_store_unit.\data_wdata' from process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:131$321'.
No latch inferred for signal `\ibex_load_store_unit.\data_be' from process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:91$318'.
No latch inferred for signal `\ibex_compressed_decoder.\instr_o' from process `\ibex_compressed_decoder.$proc$./designs/soc_core/src/ibex_compressed_decoder.v:320$304'.
No latch inferred for signal `\ibex_compressed_decoder.\illegal_instr_o' from process `\ibex_compressed_decoder.$proc$./designs/soc_core/src/ibex_compressed_decoder.v:320$304'.

65.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.\rdata_q' using process `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4827'.
  created $adff cell `$procdff$15802' with positive edge clock and negative level reset.
Creating register for signal `$paramod$7b0b7e2a8dbaf87d71487d9af8b95e30a4a1a384\ibex_csr.\rdata_q' using process `$paramod$7b0b7e2a8dbaf87d71487d9af8b95e30a4a1a384\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4825'.
  created $adff cell `$procdff$15803' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.\counter_q' using process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$./designs/soc_core/src/ibex_counter.v:40$4823'.
  created $adff cell `$procdff$15804' with positive edge clock and negative level reset.
Creating register for signal `$paramod$ad25db91996d198aa2c296d5b9e835e98e21254e\ibex_csr.\rdata_q' using process `$paramod$ad25db91996d198aa2c296d5b9e835e98e21254e\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4818'.
  created $adff cell `$procdff$15805' with positive edge clock and negative level reset.
Creating register for signal `\AHB_tanh_ACC.\in' using process `\AHB_tanh_ACC.$proc$./designs/soc_core/src/AHB_tanh_ACC.v:318$2733'.
  created $adff cell `$procdff$15806' with positive edge clock and negative level reset.
Creating register for signal `\AHB_tanh_ACC.\AHB_ADDR' using process `\AHB_tanh_ACC.$proc$./designs/soc_core/src/AHB_tanh_ACC.v:303$2731'.
  created $adff cell `$procdff$15807' with positive edge clock and negative level reset.
Creating register for signal `\AHB_tanh_ACC.\AHB_WRITE' using process `\AHB_tanh_ACC.$proc$./designs/soc_core/src/AHB_tanh_ACC.v:303$2731'.
  created $adff cell `$procdff$15808' with positive edge clock and negative level reset.
Creating register for signal `\AHB_tanh_ACC.\AHB_READ' using process `\AHB_tanh_ACC.$proc$./designs/soc_core/src/AHB_tanh_ACC.v:303$2731'.
  created $adff cell `$procdff$15809' with positive edge clock and negative level reset.
Creating register for signal `\AHB_tanh_ACC.\flag' using process `\AHB_tanh_ACC.$proc$./designs/soc_core/src/AHB_tanh_ACC.v:303$2731'.
  created $adff cell `$procdff$15810' with positive edge clock and negative level reset.
Creating register for signal `$paramod\sri\DATA_WIDTH=s32'00000000000000000000000000001000.\sr_reg' using process `$paramod\sri\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/soc_core/src/spi_master.v:209$6078'.
  created $adff cell `$procdff$15811' with positive edge clock and negative level reset.
Creating register for signal `\WDT32.\WDOV' using process `\WDT32.$proc$./designs/soc_core/src/WDT32.v:46$2701'.
  created $adff cell `$procdff$15812' with positive edge clock and positive level reset.
Creating register for signal `\WDT32.\wden_p' using process `\WDT32.$proc$./designs/soc_core/src/WDT32.v:43$2700'.
  created $dff cell `$procdff$15813' with positive edge clock.
Creating register for signal `\WDT32.\WDTMR' using process `\WDT32.$proc$./designs/soc_core/src/WDT32.v:30$2696'.
  created $adff cell `$procdff$15814' with positive edge clock and positive level reset.
Creating register for signal `\ibex_wrapper.\state' using process `\ibex_wrapper.$proc$./designs/soc_core/src/ibex_wrapper.v:131$2666'.
  created $adff cell `$procdff$15815' with positive edge clock and negative level reset.
Creating register for signal `\ibex_wrapper.\systickclk' using process `\ibex_wrapper.$proc$./designs/soc_core/src/ibex_wrapper.v:69$2664'.
  created $adff cell `$procdff$15816' with positive edge clock and negative level reset.
Creating register for signal `\ibex_wrapper.\clkdiv' using process `\ibex_wrapper.$proc$./designs/soc_core/src/ibex_wrapper.v:62$2661'.
  created $adff cell `$procdff$15817' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\gen_mult_fast.mult_state_q' using process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:585$6019'.
  created $adff cell `$procdff$15818' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\md_state_q' using process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:392$5961'.
  created $adff cell `$procdff$15819' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\op_numerator_q' using process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:392$5961'.
  created $adff cell `$procdff$15820' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\div_by_zero_q' using process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:392$5961'.
  created $adff cell `$procdff$15821' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\op_quotient_q' using process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:392$5961'.
  created $adff cell `$procdff$15822' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.\div_counter_q' using process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:392$5961'.
  created $adff cell `$procdff$15823' with positive edge clock and negative level reset.
Creating register for signal `$paramod$0cce3474069c4b3ad812379a88ae631f445ae576\spi_master.\done' using process `$paramod$0cce3474069c4b3ad812379a88ae631f445ae576\spi_master.$proc$./designs/soc_core/src/spi_master.v:126$4775'.
  created $adff cell `$procdff$15824' with positive edge clock and negative level reset.
Creating register for signal `$paramod$0cce3474069c4b3ad812379a88ae631f445ae576\spi_master.\busy' using process `$paramod$0cce3474069c4b3ad812379a88ae631f445ae576\spi_master.$proc$./designs/soc_core/src/spi_master.v:126$4775'.
  created $adff cell `$procdff$15825' with positive edge clock and negative level reset.
Creating register for signal `$paramod$0cce3474069c4b3ad812379a88ae631f445ae576\spi_master.\state' using process `$paramod$0cce3474069c4b3ad812379a88ae631f445ae576\spi_master.$proc$./designs/soc_core/src/spi_master.v:126$4775'.
  created $adff cell `$procdff$15826' with positive edge clock and negative level reset.
Creating register for signal `$paramod$0cce3474069c4b3ad812379a88ae631f445ae576\spi_master.\csb' using process `$paramod$0cce3474069c4b3ad812379a88ae631f445ae576\spi_master.$proc$./designs/soc_core/src/spi_master.v:126$4775'.
  created $adff cell `$procdff$15827' with positive edge clock and negative level reset.
Creating register for signal `$paramod$0cce3474069c4b3ad812379a88ae631f445ae576\spi_master.\sclk' using process `$paramod$0cce3474069c4b3ad812379a88ae631f445ae576\spi_master.$proc$./designs/soc_core/src/spi_master.v:126$4775'.
  created $adff cell `$procdff$15828' with positive edge clock and negative level reset.
Creating register for signal `$paramod$0cce3474069c4b3ad812379a88ae631f445ae576\spi_master.\clk_count' using process `$paramod$0cce3474069c4b3ad812379a88ae631f445ae576\spi_master.$proc$./designs/soc_core/src/spi_master.v:126$4775'.
  created $adff cell `$procdff$15829' with positive edge clock and negative level reset.
Creating register for signal `$paramod$0cce3474069c4b3ad812379a88ae631f445ae576\spi_master.\shift_count' using process `$paramod$0cce3474069c4b3ad812379a88ae631f445ae576\spi_master.$proc$./designs/soc_core/src/spi_master.v:126$4775'.
  created $adff cell `$procdff$15830' with positive edge clock and negative level reset.
Creating register for signal `$paramod$0cce3474069c4b3ad812379a88ae631f445ae576\spi_master.\stop_s' using process `$paramod$0cce3474069c4b3ad812379a88ae631f445ae576\spi_master.$proc$./designs/soc_core/src/spi_master.v:126$4775'.
  created $adff cell `$procdff$15831' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.\rdata_q [95:64]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_fetch_fifo.v:132$4767'.
  created $dff cell `$procdff$15832' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.\err_q [2]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_fetch_fifo.v:132$4767'.
  created $dff cell `$procdff$15833' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.\rdata_q [63:32]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_fetch_fifo.v:132$4765'.
  created $dff cell `$procdff$15834' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.\err_q [1]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_fetch_fifo.v:132$4765'.
  created $dff cell `$procdff$15835' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.\rdata_q [31:0]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_fetch_fifo.v:132$4763'.
  created $dff cell `$procdff$15836' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.\err_q [0]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_fetch_fifo.v:132$4763'.
  created $dff cell `$procdff$15837' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.\valid_q' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_fetch_fifo.v:125$4734'.
  created $adff cell `$procdff$15838' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.\instr_addr_q' using process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_fetch_fifo.v:90$4721'.
  created $dff cell `$procdff$15839' with positive edge clock.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\ctrl_fsm_cs' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:833$4638'.
  created $adff cell `$procdff$15840' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\nmi_mode_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:833$4638'.
  created $adff cell `$procdff$15841' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\debug_mode_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:833$4638'.
  created $adff cell `$procdff$15842' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\load_err_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:833$4638'.
  created $adff cell `$procdff$15843' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\store_err_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:833$4638'.
  created $adff cell `$procdff$15844' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\exc_req_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:833$4638'.
  created $adff cell `$procdff$15845' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\illegal_insn_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:833$4638'.
  created $adff cell `$procdff$15846' with positive edge clock and negative level reset.
Creating register for signal `\APB_TIMER32.\IRQEN' using process `\APB_TIMER32.$proc$./designs/soc_core/src/APB_TIMER32.v:122$1763'.
  created $adff cell `$procdff$15847' with positive edge clock and negative level reset.
Creating register for signal `\APB_TIMER32.\TMREN' using process `\APB_TIMER32.$proc$./designs/soc_core/src/APB_TIMER32.v:109$1759'.
  created $adff cell `$procdff$15848' with positive edge clock and negative level reset.
Creating register for signal `\APB_TIMER32.\TMROVCLR' using process `\APB_TIMER32.$proc$./designs/soc_core/src/APB_TIMER32.v:98$1755'.
  created $adff cell `$procdff$15849' with positive edge clock and negative level reset.
Creating register for signal `\APB_TIMER32.\TMRCMP' using process `\APB_TIMER32.$proc$./designs/soc_core/src/APB_TIMER32.v:87$1751'.
  created $adff cell `$procdff$15850' with positive edge clock and negative level reset.
Creating register for signal `\APB_TIMER32.\PRE' using process `\APB_TIMER32.$proc$./designs/soc_core/src/APB_TIMER32.v:76$1747'.
  created $adff cell `$procdff$15851' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_ADDR' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:299$4508'.
  created $dff cell `$procdff$15852' with positive edge clock.
Creating register for signal `\DMC_32x16.$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_DATA' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:299$4508'.
  created $dff cell `$procdff$15853' with positive edge clock.
Creating register for signal `\DMC_32x16.$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:299$4508'.
  created $dff cell `$procdff$15854' with positive edge clock.
Creating register for signal `\DMC_32x16.$memwr$\TAGS$./designs/soc_core/src/QSPI_XIP_CTRL.v:302$4490_ADDR' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:299$4508'.
  created $dff cell `$procdff$15855' with positive edge clock.
Creating register for signal `\DMC_32x16.$memwr$\TAGS$./designs/soc_core/src/QSPI_XIP_CTRL.v:302$4490_DATA' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:299$4508'.
  created $dff cell `$procdff$15856' with positive edge clock.
Creating register for signal `\DMC_32x16.$memwr$\TAGS$./designs/soc_core/src/QSPI_XIP_CTRL.v:302$4490_EN' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:299$4508'.
  created $dff cell `$procdff$15857' with positive edge clock.
Creating register for signal `\DMC_32x16.\i' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15858' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[0]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15859' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[1]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15860' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[2]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15861' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[3]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15862' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[4]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15863' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[5]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15864' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[6]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15865' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[7]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15866' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[8]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15867' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[9]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15868' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[10]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15869' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[11]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15870' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[12]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15871' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[13]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15872' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[14]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15873' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[15]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15874' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[16]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15875' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[17]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15876' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[18]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15877' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[19]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15878' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[20]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15879' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[21]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15880' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[22]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15881' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[23]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15882' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[24]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15883' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[25]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15884' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[26]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15885' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[27]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15886' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[28]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15887' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[29]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15888' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[30]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15889' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.\VALID[31]' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15890' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.$mem2reg_wr$\VALID$./designs/soc_core/src/QSPI_XIP_CTRL.v:297$4484_ADDR' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15891' with positive edge clock and negative level reset.
Creating register for signal `\DMC_32x16.$mem2reg_wr$\VALID$./designs/soc_core/src/QSPI_XIP_CTRL.v:297$4484_DATA' using process `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
  created $adff cell `$procdff$15892' with positive edge clock and negative level reset.
Creating register for signal `\FLASH_READER.$mem2bits$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4394' using process `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:218$4423'.
  created $dff cell `$procdff$15893' with positive edge clock.
Creating register for signal `\FLASH_READER.$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_ADDR' using process `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:218$4423'.
  created $dff cell `$procdff$15894' with positive edge clock.
Creating register for signal `\FLASH_READER.$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_DATA' using process `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:218$4423'.
  created $dff cell `$procdff$15895' with positive edge clock.
Creating register for signal `\FLASH_READER.$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_EN' using process `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:218$4423'.
  created $dff cell `$procdff$15896' with positive edge clock.
Creating register for signal `\FLASH_READER.\saddr' using process `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:214$4419'.
  created $adff cell `$procdff$15897' with positive edge clock and negative level reset.
Creating register for signal `\FLASH_READER.\counter' using process `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:207$4413'.
  created $adff cell `$procdff$15898' with positive edge clock and negative level reset.
Creating register for signal `\FLASH_READER.\ce_n' using process `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:202$4410'.
  created $adff cell `$procdff$15899' with positive edge clock and negative level reset.
Creating register for signal `\FLASH_READER.\sck' using process `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:197$4405'.
  created $adff cell `$procdff$15900' with positive edge clock and negative level reset.
Creating register for signal `\FLASH_READER.\state' using process `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:193$4403'.
  created $adff cell `$procdff$15901' with positive edge clock and negative level reset.
Creating register for signal `\FLASH_READER.\first' using process `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:188$4400'.
  created $adff cell `$procdff$15902' with positive edge clock and negative level reset.
Creating register for signal `\QSPI_XIP_CTRL.\c_wr' using process `\QSPI_XIP_CTRL.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:130$4393'.
  created $dff cell `$procdff$15903' with positive edge clock.
Creating register for signal `\QSPI_XIP_CTRL.\HREADYOUT' using process `\QSPI_XIP_CTRL.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:87$4364'.
  created $adff cell `$procdff$15904' with positive edge clock and negative level reset.
Creating register for signal `\QSPI_XIP_CTRL.\state' using process `\QSPI_XIP_CTRL.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:68$4347'.
  created $adff cell `$procdff$15905' with positive edge clock and negative level reset.
Creating register for signal `\QSPI_XIP_CTRL.\last_HSEL' using process `\QSPI_XIP_CTRL.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:59$4346'.
  created $dff cell `$procdff$15906' with positive edge clock.
Creating register for signal `\QSPI_XIP_CTRL.\last_HADDR' using process `\QSPI_XIP_CTRL.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:59$4346'.
  created $dff cell `$procdff$15907' with positive edge clock.
Creating register for signal `\QSPI_XIP_CTRL.\last_HWRITE' using process `\QSPI_XIP_CTRL.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:59$4346'.
  created $dff cell `$procdff$15908' with positive edge clock.
Creating register for signal `\QSPI_XIP_CTRL.\last_HTRANS' using process `\QSPI_XIP_CTRL.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:59$4346'.
  created $dff cell `$procdff$15909' with positive edge clock.
Creating register for signal `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.\valid_req_q' using process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_prefetch_buffer.v:170$5769'.
  created $adff cell `$procdff$15910' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.\discard_req_q' using process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_prefetch_buffer.v:170$5769'.
  created $adff cell `$procdff$15911' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.\rdata_outstanding_q' using process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_prefetch_buffer.v:170$5769'.
  created $adff cell `$procdff$15912' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.\branch_discard_q' using process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_prefetch_buffer.v:170$5769'.
  created $adff cell `$procdff$15913' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.\rdata_pmp_err_q' using process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_prefetch_buffer.v:170$5769'.
  created $adff cell `$procdff$15914' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.\fetch_addr_q' using process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_prefetch_buffer.v:146$5759'.
  created $dff cell `$procdff$15915' with positive edge clock.
Creating register for signal `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.\stored_addr_q' using process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_prefetch_buffer.v:123$5750'.
  created $dff cell `$procdff$15916' with positive edge clock.
Creating register for signal `\AHB_SPM.\CNT' using process `\AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:146$1528'.
  created $adff cell `$procdff$15917' with positive edge clock and negative level reset.
Creating register for signal `\AHB_SPM.\STATE' using process `\AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:134$1522'.
  created $adff cell `$procdff$15918' with positive edge clock and negative level reset.
Creating register for signal `\AHB_SPM.\P0' using process `\AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:128$1519'.
  created $adff cell `$procdff$15919' with positive edge clock and negative level reset.
Creating register for signal `\AHB_SPM.\Y' using process `\AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:121$1513'.
  created $adff cell `$procdff$15920' with positive edge clock and negative level reset.
Creating register for signal `\AHB_SPM.\X' using process `\AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:115$1509'.
  created $adff cell `$procdff$15921' with positive edge clock and negative level reset.
Creating register for signal `\AHB_SPM.\AHB_ADDR' using process `\AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:103$1507'.
  created $adff cell `$procdff$15922' with positive edge clock and negative level reset.
Creating register for signal `\AHB_SPM.\AHB_WRITE' using process `\AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:103$1507'.
  created $adff cell `$procdff$15923' with positive edge clock and negative level reset.
Creating register for signal `\AHB_SPM.\AHB_READ' using process `\AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:103$1507'.
  created $adff cell `$procdff$15924' with positive edge clock and negative level reset.
Creating register for signal `\CSADD.\sum' using process `\CSADD.$proc$./designs/soc_core/src/AHB_SPM.v:38$1468'.
  created $adff cell `$procdff$15925' with positive edge clock and positive level reset.
Creating register for signal `\CSADD.\sc' using process `\CSADD.$proc$./designs/soc_core/src/AHB_SPM.v:38$1468'.
  created $adff cell `$procdff$15926' with positive edge clock and positive level reset.
Creating register for signal `\TCMP.\s' using process `\TCMP.$proc$./designs/soc_core/src/AHB_SPM.v:8$1461'.
  created $adff cell `$procdff$15927' with positive edge clock and positive level reset.
Creating register for signal `\TCMP.\z' using process `\TCMP.$proc$./designs/soc_core/src/AHB_SPM.v:8$1461'.
  created $adff cell `$procdff$15928' with positive edge clock and positive level reset.
Creating register for signal `\APB_PWM32.\TMREN' using process `\APB_PWM32.$proc$./designs/soc_core/src/APB_PWM32.v:97$1451'.
  created $adff cell `$procdff$15929' with positive edge clock and negative level reset.
Creating register for signal `\APB_PWM32.\TMRCMP2' using process `\APB_PWM32.$proc$./designs/soc_core/src/APB_PWM32.v:86$1447'.
  created $adff cell `$procdff$15930' with positive edge clock and negative level reset.
Creating register for signal `\APB_PWM32.\TMRCMP1' using process `\APB_PWM32.$proc$./designs/soc_core/src/APB_PWM32.v:75$1443'.
  created $adff cell `$procdff$15931' with positive edge clock and negative level reset.
Creating register for signal `\APB_PWM32.\PRE' using process `\APB_PWM32.$proc$./designs/soc_core/src/APB_PWM32.v:64$1439'.
  created $adff cell `$procdff$15932' with positive edge clock and negative level reset.
Creating register for signal `\UART_TX.\count_reg' using process `\UART_TX.$proc$./designs/soc_core/src/APB_UART.v:490$1421'.
  created $adff cell `$procdff$15933' with positive edge clock and negative level reset.
Creating register for signal `\UART_TX.\current_state' using process `\UART_TX.$proc$./designs/soc_core/src/APB_UART.v:490$1421'.
  created $adff cell `$procdff$15934' with positive edge clock and negative level reset.
Creating register for signal `\UART_TX.\b_reg' using process `\UART_TX.$proc$./designs/soc_core/src/APB_UART.v:490$1421'.
  created $adff cell `$procdff$15935' with positive edge clock and negative level reset.
Creating register for signal `\UART_TX.\data_reg' using process `\UART_TX.$proc$./designs/soc_core/src/APB_UART.v:490$1421'.
  created $adff cell `$procdff$15936' with positive edge clock and negative level reset.
Creating register for signal `\UART_TX.\tx_reg' using process `\UART_TX.$proc$./designs/soc_core/src/APB_UART.v:490$1421'.
  created $adff cell `$procdff$15937' with positive edge clock and negative level reset.
Creating register for signal `\UART_RX.\count_reg' using process `\UART_RX.$proc$./designs/soc_core/src/APB_UART.v:384$1409'.
  created $adff cell `$procdff$15938' with positive edge clock and negative level reset.
Creating register for signal `\UART_RX.\current_state' using process `\UART_RX.$proc$./designs/soc_core/src/APB_UART.v:384$1409'.
  created $adff cell `$procdff$15939' with positive edge clock and negative level reset.
Creating register for signal `\UART_RX.\b_reg' using process `\UART_RX.$proc$./designs/soc_core/src/APB_UART.v:384$1409'.
  created $adff cell `$procdff$15940' with positive edge clock and negative level reset.
Creating register for signal `\UART_RX.\data_reg' using process `\UART_RX.$proc$./designs/soc_core/src/APB_UART.v:384$1409'.
  created $adff cell `$procdff$15941' with positive edge clock and negative level reset.
Creating register for signal `\BAUDGEN.\count_reg' using process `\BAUDGEN.$proc$./designs/soc_core/src/APB_UART.v:343$1402'.
  created $adff cell `$procdff$15942' with positive edge clock and negative level reset.
Creating register for signal `\FIFO.\w_ptr_reg' using process `\FIFO.$proc$./designs/soc_core/src/APB_UART.v:256$1391'.
  created $adff cell `$procdff$15943' with positive edge clock and negative level reset.
Creating register for signal `\FIFO.\r_ptr_reg' using process `\FIFO.$proc$./designs/soc_core/src/APB_UART.v:256$1391'.
  created $adff cell `$procdff$15944' with positive edge clock and negative level reset.
Creating register for signal `\FIFO.\level_reg' using process `\FIFO.$proc$./designs/soc_core/src/APB_UART.v:256$1391'.
  created $adff cell `$procdff$15945' with positive edge clock and negative level reset.
Creating register for signal `\FIFO.\full_reg' using process `\FIFO.$proc$./designs/soc_core/src/APB_UART.v:256$1391'.
  created $adff cell `$procdff$15946' with positive edge clock and negative level reset.
Creating register for signal `\FIFO.\empty_reg' using process `\FIFO.$proc$./designs/soc_core/src/APB_UART.v:256$1391'.
  created $adff cell `$procdff$15947' with positive edge clock and negative level reset.
Creating register for signal `\FIFO.$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_ADDR' using process `\FIFO.$proc$./designs/soc_core/src/APB_UART.v:245$1381'.
  created $dff cell `$procdff$15948' with positive edge clock.
Creating register for signal `\FIFO.$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_DATA' using process `\FIFO.$proc$./designs/soc_core/src/APB_UART.v:245$1381'.
  created $dff cell `$procdff$15949' with positive edge clock.
Creating register for signal `\FIFO.$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN' using process `\FIFO.$proc$./designs/soc_core/src/APB_UART.v:245$1381'.
  created $dff cell `$procdff$15950' with positive edge clock.
Creating register for signal `\APB_UART.\PRESCALE' using process `\APB_UART.$proc$./designs/soc_core/src/APB_UART.v:102$1336'.
  created $adff cell `$procdff$15951' with positive edge clock and negative level reset.
Creating register for signal `\APB_UART.\IMASK' using process `\APB_UART.$proc$./designs/soc_core/src/APB_UART.v:102$1336'.
  created $adff cell `$procdff$15952' with positive edge clock and negative level reset.
Creating register for signal `\APB_UART.\CTRL' using process `\APB_UART.$proc$./designs/soc_core/src/APB_UART.v:102$1336'.
  created $adff cell `$procdff$15953' with positive edge clock and negative level reset.
Creating register for signal `\APB_UART.\TXFIFOTR' using process `\APB_UART.$proc$./designs/soc_core/src/APB_UART.v:102$1336'.
  created $dff cell `$procdff$15956' with positive edge clock.
Creating register for signal `\APB_UART.\RXFIFOTR' using process `\APB_UART.$proc$./designs/soc_core/src/APB_UART.v:102$1336'.
  created $dff cell `$procdff$15959' with positive edge clock.
Creating register for signal `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.\instr_rdata_id_o' using process `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.$proc$./designs/soc_core/src/ibex_if_stage.v:598$5719'.
  created $dff cell `$procdff$15960' with positive edge clock.
Creating register for signal `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.\instr_rdata_alu_id_o' using process `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.$proc$./designs/soc_core/src/ibex_if_stage.v:598$5719'.
  created $dff cell `$procdff$15961' with positive edge clock.
Creating register for signal `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.\instr_rdata_c_id_o' using process `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.$proc$./designs/soc_core/src/ibex_if_stage.v:598$5719'.
  created $dff cell `$procdff$15962' with positive edge clock.
Creating register for signal `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.\instr_is_compressed_id_o' using process `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.$proc$./designs/soc_core/src/ibex_if_stage.v:598$5719'.
  created $dff cell `$procdff$15963' with positive edge clock.
Creating register for signal `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.\instr_fetch_err_o' using process `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.$proc$./designs/soc_core/src/ibex_if_stage.v:598$5719'.
  created $dff cell `$procdff$15964' with positive edge clock.
Creating register for signal `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.\instr_fetch_err_plus2_o' using process `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.$proc$./designs/soc_core/src/ibex_if_stage.v:598$5719'.
  created $dff cell `$procdff$15965' with positive edge clock.
Creating register for signal `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.\illegal_c_insn_id_o' using process `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.$proc$./designs/soc_core/src/ibex_if_stage.v:598$5719'.
  created $dff cell `$procdff$15966' with positive edge clock.
Creating register for signal `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.\pc_id_o' using process `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.$proc$./designs/soc_core/src/ibex_if_stage.v:598$5719'.
  created $dff cell `$procdff$15967' with positive edge clock.
Creating register for signal `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.\instr_valid_id_q' using process `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.$proc$./designs/soc_core/src/ibex_if_stage.v:586$5717'.
  created $adff cell `$procdff$15968' with positive edge clock and negative level reset.
Creating register for signal `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.\instr_new_id_q' using process `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.$proc$./designs/soc_core/src/ibex_if_stage.v:586$5717'.
  created $adff cell `$procdff$15969' with positive edge clock and negative level reset.
Creating register for signal `\AHBSRAM.\buf_pend' using process `\AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:317$1228'.
  created $adff cell `$procdff$15970' with positive edge clock and negative level reset.
Creating register for signal `\AHBSRAM.\buf_hit' using process `\AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:311$1226'.
  created $adff cell `$procdff$15971' with positive edge clock and negative level reset.
Creating register for signal `\AHBSRAM.\buf_addr' using process `\AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:279$1218'.
  created $adff cell `$procdff$15972' with positive edge clock and negative level reset.
Creating register for signal `\AHBSRAM.\buf_we' using process `\AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:273$1216'.
  created $adff cell `$procdff$15973' with positive edge clock and negative level reset.
Creating register for signal `\AHBSRAM.\buf_data [7:0]' using process `\AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:268$1214'.
  created $dff cell `$procdff$15974' with positive edge clock.
Creating register for signal `\AHBSRAM.\buf_data [15:8]' using process `\AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:264$1212'.
  created $dff cell `$procdff$15975' with positive edge clock.
Creating register for signal `\AHBSRAM.\buf_data [23:16]' using process `\AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:260$1210'.
  created $dff cell `$procdff$15976' with positive edge clock.
Creating register for signal `\AHBSRAM.\buf_data [31:24]' using process `\AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:256$1208'.
  created $dff cell `$procdff$15977' with positive edge clock.
Creating register for signal `\AHBSRAM.\buf_data_en' using process `\AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:250$1206'.
  created $adff cell `$procdff$15978' with positive edge clock and negative level reset.
Creating register for signal `\AHB_Sigmoid_ACC.\in' using process `\AHB_Sigmoid_ACC.$proc$./designs/soc_core/src/AHB_Sigmoid_ACC.v:317$1157'.
  created $adff cell `$procdff$15979' with positive edge clock and negative level reset.
Creating register for signal `\AHB_Sigmoid_ACC.\AHB_ADDR' using process `\AHB_Sigmoid_ACC.$proc$./designs/soc_core/src/AHB_Sigmoid_ACC.v:302$1155'.
  created $adff cell `$procdff$15980' with positive edge clock and negative level reset.
Creating register for signal `\AHB_Sigmoid_ACC.\AHB_WRITE' using process `\AHB_Sigmoid_ACC.$proc$./designs/soc_core/src/AHB_Sigmoid_ACC.v:302$1155'.
  created $adff cell `$procdff$15981' with positive edge clock and negative level reset.
Creating register for signal `\AHB_Sigmoid_ACC.\AHB_READ' using process `\AHB_Sigmoid_ACC.$proc$./designs/soc_core/src/AHB_Sigmoid_ACC.v:302$1155'.
  created $adff cell `$procdff$15982' with positive edge clock and negative level reset.
Creating register for signal `\AHB_Sigmoid_ACC.\flag' using process `\AHB_Sigmoid_ACC.$proc$./designs/soc_core/src/AHB_Sigmoid_ACC.v:302$1155'.
  created $adff cell `$procdff$15983' with positive edge clock and negative level reset.
Creating register for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\g_branch_set_flop.branch_set_q' using process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:863$5677'.
  created $adff cell `$procdff$15984' with positive edge clock and negative level reset.
Creating register for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\imd_val_q [33:0]' using process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:679$5675'.
  created $adff cell `$procdff$15985' with positive edge clock and negative level reset.
Creating register for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\imd_val_q [67:34]' using process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:679$5673'.
  created $adff cell `$procdff$15986' with positive edge clock and negative level reset.
Creating register for signal `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.\id_fsm_q' using process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:889$5637'.
  created $adff cell `$procdff$15987' with positive edge clock and negative level reset.
Creating register for signal `\ahb_2_apb.\PWRITE' using process `\ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:197$3130'.
  created $adff cell `$procdff$15988' with positive edge clock and negative level reset.
Creating register for signal `\ahb_2_apb.\PENABLE' using process `\ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:185$3126'.
  created $adff cell `$procdff$15989' with positive edge clock and negative level reset.
Creating register for signal `\ahb_2_apb.\PADDR' using process `\ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:165$3122'.
  created $adff cell `$procdff$15990' with positive edge clock and negative level reset.
Creating register for signal `\ahb_2_apb.\HREADYOUT' using process `\ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:147$3116'.
  created $adff cell `$procdff$15991' with positive edge clock and negative level reset.
Creating register for signal `\ahb_2_apb.\CurrentState' using process `\ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:122$3113'.
  created $adff cell `$procdff$15992' with positive edge clock and negative level reset.
Creating register for signal `\ahb_2_apb.\last_HADDR' using process `\ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:66$3109'.
  created $adff cell `$procdff$15993' with positive edge clock and negative level reset.
Creating register for signal `\ahb_2_apb.\last_HWRITE' using process `\ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:66$3109'.
  created $adff cell `$procdff$15994' with positive edge clock and negative level reset.
Creating register for signal `\APB_WDT32.\IRQEN' using process `\APB_WDT32.$proc$./designs/soc_core/src/APB_WDT32.v:105$3091'.
  created $adff cell `$procdff$15995' with positive edge clock and negative level reset.
Creating register for signal `\APB_WDT32.\WDEN' using process `\APB_WDT32.$proc$./designs/soc_core/src/APB_WDT32.v:92$3087'.
  created $adff cell `$procdff$15996' with positive edge clock and negative level reset.
Creating register for signal `\APB_WDT32.\WDOVCLR' using process `\APB_WDT32.$proc$./designs/soc_core/src/APB_WDT32.v:81$3083'.
  created $adff cell `$procdff$15997' with positive edge clock and negative level reset.
Creating register for signal `\APB_WDT32.\WDLOAD' using process `\APB_WDT32.$proc$./designs/soc_core/src/APB_WDT32.v:70$3079'.
  created $adff cell `$procdff$15998' with positive edge clock and negative level reset.
Creating register for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\mcountinhibit_q' using process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1190$5481'.
  created $adff cell `$procdff$15999' with positive edge clock and negative level reset.
Creating register for signal `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.\priv_lvl_q' using process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:775$5461'.
  created $adff cell `$procdff$16000' with positive edge clock and negative level reset.
Creating register for signal `\AHB_ML_ACC.\Valid' using process `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:344$2959'.
  created $adff cell `$procdff$16001' with positive edge clock and negative level reset.
Creating register for signal `\AHB_ML_ACC.\w3' using process `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:307$2955'.
  created $adff cell `$procdff$16002' with positive edge clock and negative level reset.
Creating register for signal `\AHB_ML_ACC.\w2' using process `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:301$2951'.
  created $adff cell `$procdff$16003' with positive edge clock and negative level reset.
Creating register for signal `\AHB_ML_ACC.\w1' using process `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:295$2947'.
  created $adff cell `$procdff$16004' with positive edge clock and negative level reset.
Creating register for signal `\AHB_ML_ACC.\w0' using process `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:289$2943'.
  created $adff cell `$procdff$16005' with positive edge clock and negative level reset.
Creating register for signal `\AHB_ML_ACC.\a' using process `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:283$2939'.
  created $adff cell `$procdff$16006' with positive edge clock and negative level reset.
Creating register for signal `\AHB_ML_ACC.\sum3' using process `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:275$2935'.
  created $adff cell `$procdff$16007' with positive edge clock and negative level reset.
Creating register for signal `\AHB_ML_ACC.\sum2' using process `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:269$2931'.
  created $adff cell `$procdff$16008' with positive edge clock and negative level reset.
Creating register for signal `\AHB_ML_ACC.\sum1' using process `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:263$2927'.
  created $adff cell `$procdff$16009' with positive edge clock and negative level reset.
Creating register for signal `\AHB_ML_ACC.\sum0' using process `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:257$2923'.
  created $adff cell `$procdff$16010' with positive edge clock and negative level reset.
Creating register for signal `\AHB_ML_ACC.\AHB_ADDR' using process `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:242$2921'.
  created $adff cell `$procdff$16011' with positive edge clock and negative level reset.
Creating register for signal `\AHB_ML_ACC.\AHB_WRITE' using process `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:242$2921'.
  created $adff cell `$procdff$16012' with positive edge clock and negative level reset.
Creating register for signal `\AHB_ML_ACC.\AHB_READ' using process `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:242$2921'.
  created $adff cell `$procdff$16013' with positive edge clock and negative level reset.
Creating register for signal `\AHB_ML_ACC.\flag' using process `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:242$2921'.
  created $adff cell `$procdff$16014' with positive edge clock and negative level reset.
Creating register for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\rf_reg_q [991:960]' using process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5299'.
  created $adff cell `$procdff$16015' with positive edge clock and negative level reset.
Creating register for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\rf_reg_q [959:928]' using process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5297'.
  created $adff cell `$procdff$16016' with positive edge clock and negative level reset.
Creating register for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\rf_reg_q [927:896]' using process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5295'.
  created $adff cell `$procdff$16017' with positive edge clock and negative level reset.
Creating register for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\rf_reg_q [895:864]' using process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5293'.
  created $adff cell `$procdff$16018' with positive edge clock and negative level reset.
Creating register for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\rf_reg_q [863:832]' using process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5291'.
  created $adff cell `$procdff$16019' with positive edge clock and negative level reset.
Creating register for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\rf_reg_q [831:800]' using process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5289'.
  created $adff cell `$procdff$16020' with positive edge clock and negative level reset.
Creating register for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\rf_reg_q [799:768]' using process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5287'.
  created $adff cell `$procdff$16021' with positive edge clock and negative level reset.
Creating register for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\rf_reg_q [767:736]' using process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5285'.
  created $adff cell `$procdff$16022' with positive edge clock and negative level reset.
Creating register for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\rf_reg_q [735:704]' using process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5283'.
  created $adff cell `$procdff$16023' with positive edge clock and negative level reset.
Creating register for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\rf_reg_q [703:672]' using process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5281'.
  created $adff cell `$procdff$16024' with positive edge clock and negative level reset.
Creating register for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\rf_reg_q [671:640]' using process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5279'.
  created $adff cell `$procdff$16025' with positive edge clock and negative level reset.
Creating register for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\rf_reg_q [639:608]' using process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5277'.
  created $adff cell `$procdff$16026' with positive edge clock and negative level reset.
Creating register for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\rf_reg_q [607:576]' using process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5275'.
  created $adff cell `$procdff$16027' with positive edge clock and negative level reset.
Creating register for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\rf_reg_q [575:544]' using process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5273'.
  created $adff cell `$procdff$16028' with positive edge clock and negative level reset.
Creating register for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\rf_reg_q [543:512]' using process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5271'.
  created $adff cell `$procdff$16029' with positive edge clock and negative level reset.
Creating register for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\rf_reg_q [511:480]' using process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5269'.
  created $adff cell `$procdff$16030' with positive edge clock and negative level reset.
Creating register for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\rf_reg_q [479:448]' using process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5267'.
  created $adff cell `$procdff$16031' with positive edge clock and negative level reset.
Creating register for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\rf_reg_q [447:416]' using process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5265'.
  created $adff cell `$procdff$16032' with positive edge clock and negative level reset.
Creating register for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\rf_reg_q [415:384]' using process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5263'.
  created $adff cell `$procdff$16033' with positive edge clock and negative level reset.
Creating register for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\rf_reg_q [383:352]' using process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5261'.
  created $adff cell `$procdff$16034' with positive edge clock and negative level reset.
Creating register for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\rf_reg_q [351:320]' using process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5259'.
  created $adff cell `$procdff$16035' with positive edge clock and negative level reset.
Creating register for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\rf_reg_q [319:288]' using process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5257'.
  created $adff cell `$procdff$16036' with positive edge clock and negative level reset.
Creating register for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\rf_reg_q [287:256]' using process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5255'.
  created $adff cell `$procdff$16037' with positive edge clock and negative level reset.
Creating register for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\rf_reg_q [255:224]' using process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5253'.
  created $adff cell `$procdff$16038' with positive edge clock and negative level reset.
Creating register for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\rf_reg_q [223:192]' using process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5251'.
  created $adff cell `$procdff$16039' with positive edge clock and negative level reset.
Creating register for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\rf_reg_q [191:160]' using process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5249'.
  created $adff cell `$procdff$16040' with positive edge clock and negative level reset.
Creating register for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\rf_reg_q [159:128]' using process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5247'.
  created $adff cell `$procdff$16041' with positive edge clock and negative level reset.
Creating register for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\rf_reg_q [127:96]' using process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5245'.
  created $adff cell `$procdff$16042' with positive edge clock and negative level reset.
Creating register for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\rf_reg_q [95:64]' using process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5243'.
  created $adff cell `$procdff$16043' with positive edge clock and negative level reset.
Creating register for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\rf_reg_q [63:32]' using process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5241'.
  created $adff cell `$procdff$16044' with positive edge clock and negative level reset.
Creating register for signal `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.\rf_reg_q [31:0]' using process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5239'.
  created $adff cell `$procdff$16045' with positive edge clock and negative level reset.
Creating register for signal `\ibex_core.\fetch_enable_q' using process `\ibex_core.$proc$./designs/soc_core/src/ibex_core.v:552$2871'.
  created $adff cell `$procdff$16046' with positive edge clock and negative level reset.
Creating register for signal `\ibex_core.\core_busy_q' using process `\ibex_core.$proc$./designs/soc_core/src/ibex_core.v:546$2869'.
  created $adff cell `$procdff$16047' with positive edge clock and negative level reset.
Creating register for signal `\apb_sys_0.\PSEL' using process `\apb_sys_0.$proc$./designs/soc_core/src/APB_sys_0.v:77$2854'.
  created $adff cell `$procdff$16048' with positive edge clock and negative level reset.
Creating register for signal `\apb_sys_0.\PSEL_next_next' using process `\apb_sys_0.$proc$./designs/soc_core/src/APB_sys_0.v:77$2854'.
  created $dff cell `$procdff$16051' with positive edge clock.
Creating register for signal `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.\rdata_q' using process `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4835'.
  created $adff cell `$procdff$16052' with positive edge clock and negative level reset.
Creating register for signal `\APB_SPI.\DONE' using process `\APB_SPI.$proc$./designs/soc_core/src/APB_SPI.v:108$739'.
  created $adff cell `$procdff$16053' with positive edge clock and negative level reset.
Creating register for signal `\APB_SPI.\SPI_IM_REG' using process `\APB_SPI.$proc$./designs/soc_core/src/APB_SPI.v:86$729'.
  created $adff cell `$procdff$16054' with positive edge clock and negative level reset.
Creating register for signal `\APB_SPI.\SPI_DATAi_REG' using process `\APB_SPI.$proc$./designs/soc_core/src/APB_SPI.v:74$718'.
  created $adff cell `$procdff$16055' with positive edge clock and negative level reset.
Creating register for signal `\APB_SPI.\SPI_CFG_REG' using process `\APB_SPI.$proc$./designs/soc_core/src/APB_SPI.v:63$708'.
  created $adff cell `$procdff$16056' with positive edge clock and negative level reset.
Creating register for signal `\APB_SPI.\SPI_CTRL_REG' using process `\APB_SPI.$proc$./designs/soc_core/src/APB_SPI.v:52$698'.
  created $adff cell `$procdff$16057' with positive edge clock and negative level reset.
Creating register for signal `$paramod\sro\DATA_WIDTH=s32'00000000000000000000000000001000.\datao' using process `$paramod\sro\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/soc_core/src/spi_master.v:238$6081'.
  created $adff cell `$procdff$16058' with positive edge clock and negative level reset.
Creating register for signal `$paramod\sro\DATA_WIDTH=s32'00000000000000000000000000001000.\dout_s' using process `$paramod\sro\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/soc_core/src/spi_master.v:238$6081'.
  created $adff cell `$procdff$16059' with positive edge clock and negative level reset.
Creating register for signal `\AHBlite_GPIO.\WGPIOIM' using process `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:145$565'.
  created $adff cell `$procdff$16060' with positive edge clock and negative level reset.
Creating register for signal `\AHBlite_GPIO.\WGPIODIR' using process `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:134$561'.
  created $adff cell `$procdff$16061' with positive edge clock and negative level reset.
Creating register for signal `\AHBlite_GPIO.\WGPIOPD' using process `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:123$557'.
  created $adff cell `$procdff$16062' with positive edge clock and negative level reset.
Creating register for signal `\AHBlite_GPIO.\WGPIOPU' using process `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:112$553'.
  created $adff cell `$procdff$16063' with positive edge clock and negative level reset.
Creating register for signal `\AHBlite_GPIO.\WGPIODOUT' using process `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:101$549'.
  created $adff cell `$procdff$16064' with positive edge clock and negative level reset.
Creating register for signal `\AHBlite_GPIO.\IOTRANS' using process `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:78$540'.
  created $adff cell `$procdff$16065' with positive edge clock and negative level reset.
Creating register for signal `\AHBlite_GPIO.\IOSIZE' using process `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:69$538'.
  created $adff cell `$procdff$16066' with positive edge clock and negative level reset.
Creating register for signal `\AHBlite_GPIO.\IOWRITE' using process `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:60$536'.
  created $adff cell `$procdff$16067' with positive edge clock and negative level reset.
Creating register for signal `\AHBlite_GPIO.\IOADDR' using process `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:52$534'.
  created $adff cell `$procdff$16068' with positive edge clock and negative level reset.
Creating register for signal `\AHBlite_GPIO.\IOSEL' using process `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:44$531'.
  created $adff cell `$procdff$16069' with positive edge clock and negative level reset.
Creating register for signal `\i2c_master.\i2c_irq' using process `\i2c_master.$proc$./designs/soc_core/src/i2c_master.v:917$2844'.
  created $adff cell `$procdff$16070' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master.\al' using process `\i2c_master.$proc$./designs/soc_core/src/i2c_master.v:900$2836'.
  created $adff cell `$procdff$16071' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master.\rxack' using process `\i2c_master.$proc$./designs/soc_core/src/i2c_master.v:900$2836'.
  created $adff cell `$procdff$16072' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master.\tip' using process `\i2c_master.$proc$./designs/soc_core/src/i2c_master.v:900$2836'.
  created $adff cell `$procdff$16073' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master.\irq_flag' using process `\i2c_master.$proc$./designs/soc_core/src/i2c_master.v:900$2836'.
  created $adff cell `$procdff$16074' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master.\cr' using process `\i2c_master.$proc$./designs/soc_core/src/i2c_master.v:844$2832'.
  created $adff cell `$procdff$16075' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master.\prer' using process `\i2c_master.$proc$./designs/soc_core/src/i2c_master.v:826$2830'.
  created $adff cell `$procdff$16076' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master.\ctr' using process `\i2c_master.$proc$./designs/soc_core/src/i2c_master.v:826$2830'.
  created $adff cell `$procdff$16077' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master.\txr' using process `\i2c_master.$proc$./designs/soc_core/src/i2c_master.v:826$2830'.
  created $adff cell `$procdff$16078' with positive edge clock and positive level reset.
Creating register for signal `\APB_I2C.\I2C_IM_REG' using process `\APB_I2C.$proc$./designs/soc_core/src/APB_I2C.v:53$445'.
  created $adff cell `$procdff$16079' with positive edge clock and negative level reset.
Creating register for signal `\AHB_Sec_ACC.\n' using process `\AHB_Sec_ACC.$proc$./designs/soc_core/src/AHB_Sec_ACC.v:119$433'.
  created $adff cell `$procdff$16080' with positive edge clock and negative level reset.
Creating register for signal `\AHB_Sec_ACC.\Z' using process `\AHB_Sec_ACC.$proc$./designs/soc_core/src/AHB_Sec_ACC.v:110$429'.
  created $adff cell `$procdff$16081' with positive edge clock and negative level reset.
Creating register for signal `\AHB_Sec_ACC.\Y' using process `\AHB_Sec_ACC.$proc$./designs/soc_core/src/AHB_Sec_ACC.v:101$425'.
  created $adff cell `$procdff$16082' with positive edge clock and negative level reset.
Creating register for signal `\AHB_Sec_ACC.\X' using process `\AHB_Sec_ACC.$proc$./designs/soc_core/src/AHB_Sec_ACC.v:92$421'.
  created $adff cell `$procdff$16083' with positive edge clock and negative level reset.
Creating register for signal `\AHB_Sec_ACC.\AHB_ADDR' using process `\AHB_Sec_ACC.$proc$./designs/soc_core/src/AHB_Sec_ACC.v:78$419'.
  created $adff cell `$procdff$16084' with positive edge clock and negative level reset.
Creating register for signal `\AHB_Sec_ACC.\AHB_WRITE' using process `\AHB_Sec_ACC.$proc$./designs/soc_core/src/AHB_Sec_ACC.v:78$419'.
  created $adff cell `$procdff$16085' with positive edge clock and negative level reset.
Creating register for signal `\AHB_Sec_ACC.\AHB_READ' using process `\AHB_Sec_ACC.$proc$./designs/soc_core/src/AHB_Sec_ACC.v:78$419'.
  created $adff cell `$procdff$16086' with positive edge clock and negative level reset.
Creating register for signal `\AHB_Sec_ACC.\flag' using process `\AHB_Sec_ACC.$proc$./designs/soc_core/src/AHB_Sec_ACC.v:78$419'.
  created $adff cell `$procdff$16087' with positive edge clock and negative level reset.
Creating register for signal `\i2c_master_byte_ctrl.\shift' using process `\i2c_master_byte_ctrl.$proc$./designs/soc_core/src/i2c_master.v:575$2814'.
  created $adff cell `$procdff$16088' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_byte_ctrl.\cmd_ack' using process `\i2c_master_byte_ctrl.$proc$./designs/soc_core/src/i2c_master.v:575$2814'.
  created $adff cell `$procdff$16089' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_byte_ctrl.\c_state' using process `\i2c_master_byte_ctrl.$proc$./designs/soc_core/src/i2c_master.v:575$2814'.
  created $adff cell `$procdff$16090' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_byte_ctrl.\ack_out' using process `\i2c_master_byte_ctrl.$proc$./designs/soc_core/src/i2c_master.v:575$2814'.
  created $adff cell `$procdff$16091' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_byte_ctrl.\core_cmd' using process `\i2c_master_byte_ctrl.$proc$./designs/soc_core/src/i2c_master.v:575$2814'.
  created $adff cell `$procdff$16092' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_byte_ctrl.\core_txd' using process `\i2c_master_byte_ctrl.$proc$./designs/soc_core/src/i2c_master.v:575$2814'.
  created $adff cell `$procdff$16093' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_byte_ctrl.\ld' using process `\i2c_master_byte_ctrl.$proc$./designs/soc_core/src/i2c_master.v:575$2814'.
  created $adff cell `$procdff$16094' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_byte_ctrl.\dcnt' using process `\i2c_master_byte_ctrl.$proc$./designs/soc_core/src/i2c_master.v:560$2810'.
  created $adff cell `$procdff$16095' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_byte_ctrl.\sr' using process `\i2c_master_byte_ctrl.$proc$./designs/soc_core/src/i2c_master.v:551$2809'.
  created $adff cell `$procdff$16096' with positive edge clock and positive level reset.
Creating register for signal `\ibex_load_store_unit.\handle_misaligned_q' using process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:311$368'.
  created $adff cell `$procdff$16097' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\pmp_err_q' using process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:311$368'.
  created $adff cell `$procdff$16098' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\lsu_err_q' using process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:311$368'.
  created $adff cell `$procdff$16099' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\ls_fsm_cs' using process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:311$368'.
  created $adff cell `$procdff$16100' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\addr_last_q' using process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:157$326'.
  created $adff cell `$procdff$16101' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\rdata_offset_q' using process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:144$324'.
  created $adff cell `$procdff$16102' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\data_type_q' using process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:144$324'.
  created $adff cell `$procdff$16103' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\data_sign_ext_q' using process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:144$324'.
  created $adff cell `$procdff$16104' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\data_we_q' using process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:144$324'.
  created $adff cell `$procdff$16105' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\rdata_q' using process `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:139$322'.
  created $adff cell `$procdff$16106' with positive edge clock and negative level reset.
Creating register for signal `\TIMER32.\TMROV' using process `\TIMER32.$proc$./designs/soc_core/src/TIMER32.v:54$303'.
  created $adff cell `$procdff$16107' with positive edge clock and positive level reset.
Creating register for signal `\TIMER32.\TMR' using process `\TIMER32.$proc$./designs/soc_core/src/TIMER32.v:44$301'.
  created $adff cell `$procdff$16108' with positive edge clock and positive level reset.
Creating register for signal `\TIMER32.\clkdiv' using process `\TIMER32.$proc$./designs/soc_core/src/TIMER32.v:33$299'.
  created $adff cell `$procdff$16109' with positive edge clock and positive level reset.
Creating register for signal `\AHBlite_BUS0.\APAGE' using process `\AHBlite_BUS0.$proc$./designs/soc_core/src/AHBlite_bus0.v:58$250'.
  created $adff cell `$procdff$16110' with positive edge clock and negative level reset.
Creating register for signal `\i2c_master_bit_ctrl.\cmd_ack' using process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:261$2804'.
  created $adff cell `$procdff$16111' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\scl_oen' using process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:261$2804'.
  created $adff cell `$procdff$16112' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\sda_oen' using process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:261$2804'.
  created $adff cell `$procdff$16113' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\sda_chk' using process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:261$2804'.
  created $adff cell `$procdff$16114' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\c_state' using process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:261$2804'.
  created $adff cell `$procdff$16115' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\dout' using process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:235$2801'.
  created $dff cell `$procdff$16116' with positive edge clock.
Creating register for signal `\i2c_master_bit_ctrl.\al' using process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:227$2792'.
  created $adff cell `$procdff$16117' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\cmd_stop' using process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:221$2790'.
  created $adff cell `$procdff$16118' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\busy' using process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:211$2786'.
  created $adff cell `$procdff$16119' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\sta_condition' using process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:197$2779'.
  created $adff cell `$procdff$16120' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\sto_condition' using process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:197$2779'.
  created $adff cell `$procdff$16121' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\sSCL' using process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:175$2768'.
  created $adff cell `$procdff$16122' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\sSDA' using process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:175$2768'.
  created $adff cell `$procdff$16123' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\dSCL' using process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:175$2768'.
  created $adff cell `$procdff$16124' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\dSDA' using process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:175$2768'.
  created $adff cell `$procdff$16125' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\fSCL' using process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:161$2765'.
  created $adff cell `$procdff$16126' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\fSDA' using process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:161$2765'.
  created $adff cell `$procdff$16127' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\filter_cnt' using process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:154$2759'.
  created $adff cell `$procdff$16128' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\cSCL' using process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:140$2758'.
  created $adff cell `$procdff$16129' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\cSDA' using process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:140$2758'.
  created $adff cell `$procdff$16130' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\clk_en' using process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:113$2751'.
  created $adff cell `$procdff$16131' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\cnt' using process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:113$2751'.
  created $adff cell `$procdff$16132' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\slave_wait' using process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:103$2740'.
  created $adff cell `$procdff$16133' with positive edge clock and positive level reset.
Creating register for signal `\i2c_master_bit_ctrl.\dscl_oen' using process `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:98$2739'.
  created $dff cell `$procdff$16134' with positive edge clock.
Creating register for signal `$paramod$2dcbcad5904a6c758134dbc8bb9b4b56ed0e47ac\ibex_csr.\rdata_q' using process `$paramod$2dcbcad5904a6c758134dbc8bb9b4b56ed0e47ac\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4833'.
  created $adff cell `$procdff$16135' with positive edge clock and negative level reset.
Creating register for signal `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.\rdata_q' using process `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4831'.
  created $adff cell `$procdff$16136' with positive edge clock and negative level reset.
Creating register for signal `\PWM32.\pwm' using process `\PWM32.$proc$./designs/soc_core/src/PWM32.v:57$147'.
  created $adff cell `$procdff$16137' with positive edge clock and positive level reset.
Creating register for signal `\PWM32.\TMR' using process `\PWM32.$proc$./designs/soc_core/src/PWM32.v:46$145'.
  created $adff cell `$procdff$16138' with positive edge clock and positive level reset.
Creating register for signal `\PWM32.\clkdiv' using process `\PWM32.$proc$./designs/soc_core/src/PWM32.v:35$143'.
  created $adff cell `$procdff$16139' with positive edge clock and positive level reset.
Creating register for signal `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.\rdata_q' using process `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4829'.
  created $adff cell `$procdff$16140' with positive edge clock and negative level reset.

65.2.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

65.2.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4827'.
Removing empty process `$paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4827'.
Found and cleaned up 1 empty switch in `$paramod$7b0b7e2a8dbaf87d71487d9af8b95e30a4a1a384\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4825'.
Removing empty process `$paramod$7b0b7e2a8dbaf87d71487d9af8b95e30a4a1a384\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4825'.
Removing empty process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$./designs/soc_core/src/ibex_counter.v:40$4823'.
Found and cleaned up 3 empty switches in `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$./designs/soc_core/src/ibex_counter.v:23$4820'.
Removing empty process `$paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.$proc$./designs/soc_core/src/ibex_counter.v:23$4820'.
Found and cleaned up 1 empty switch in `$paramod$ad25db91996d198aa2c296d5b9e835e98e21254e\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4818'.
Removing empty process `$paramod$ad25db91996d198aa2c296d5b9e835e98e21254e\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4818'.
Found and cleaned up 1 empty switch in `\AHB_tanh_ACC.$proc$./designs/soc_core/src/AHB_tanh_ACC.v:318$2733'.
Removing empty process `AHB_tanh_ACC.$proc$./designs/soc_core/src/AHB_tanh_ACC.v:318$2733'.
Removing empty process `AHB_tanh_ACC.$proc$./designs/soc_core/src/AHB_tanh_ACC.v:303$2731'.
Found and cleaned up 1 empty switch in `\tanh.$proc$./designs/soc_core/src/AHB_tanh_ACC.v:7$2725'.
Removing empty process `tanh.$proc$./designs/soc_core/src/AHB_tanh_ACC.v:7$2725'.
Found and cleaned up 2 empty switches in `$paramod\sri\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/soc_core/src/spi_master.v:209$6078'.
Removing empty process `$paramod\sri\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/soc_core/src/spi_master.v:209$6078'.
Found and cleaned up 2 empty switches in `\WDT32.$proc$./designs/soc_core/src/WDT32.v:46$2701'.
Removing empty process `WDT32.$proc$./designs/soc_core/src/WDT32.v:46$2701'.
Removing empty process `WDT32.$proc$./designs/soc_core/src/WDT32.v:43$2700'.
Found and cleaned up 3 empty switches in `\WDT32.$proc$./designs/soc_core/src/WDT32.v:30$2696'.
Removing empty process `WDT32.$proc$./designs/soc_core/src/WDT32.v:30$2696'.
Found and cleaned up 1 empty switch in `\ibex_wrapper.$proc$./designs/soc_core/src/ibex_wrapper.v:184$2694'.
Removing empty process `ibex_wrapper.$proc$./designs/soc_core/src/ibex_wrapper.v:184$2694'.
Found and cleaned up 1 empty switch in `\ibex_wrapper.$proc$./designs/soc_core/src/ibex_wrapper.v:171$2693'.
Removing empty process `ibex_wrapper.$proc$./designs/soc_core/src/ibex_wrapper.v:171$2693'.
Found and cleaned up 5 empty switches in `\ibex_wrapper.$proc$./designs/soc_core/src/ibex_wrapper.v:135$2668'.
Removing empty process `ibex_wrapper.$proc$./designs/soc_core/src/ibex_wrapper.v:135$2668'.
Removing empty process `ibex_wrapper.$proc$./designs/soc_core/src/ibex_wrapper.v:131$2666'.
Found and cleaned up 1 empty switch in `\ibex_wrapper.$proc$./designs/soc_core/src/ibex_wrapper.v:69$2664'.
Removing empty process `ibex_wrapper.$proc$./designs/soc_core/src/ibex_wrapper.v:69$2664'.
Found and cleaned up 1 empty switch in `\ibex_wrapper.$proc$./designs/soc_core/src/ibex_wrapper.v:62$2661'.
Removing empty process `ibex_wrapper.$proc$./designs/soc_core/src/ibex_wrapper.v:62$2661'.
Found and cleaned up 1 empty switch in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:585$6019'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:585$6019'.
Found and cleaned up 3 empty switches in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:520$6009'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:520$6009'.
Found and cleaned up 4 empty switches in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:613$5980'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:613$5980'.
Found and cleaned up 1 empty switch in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:598$5971'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:598$5971'.
Found and cleaned up 1 empty switch in `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:392$5961'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_multdiv_fast.v:392$5961'.
Found and cleaned up 9 empty switches in `$paramod$0cce3474069c4b3ad812379a88ae631f445ae576\spi_master.$proc$./designs/soc_core/src/spi_master.v:126$4775'.
Removing empty process `$paramod$0cce3474069c4b3ad812379a88ae631f445ae576\spi_master.$proc$./designs/soc_core/src/spi_master.v:126$4775'.
Found and cleaned up 2 empty switches in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_fetch_fifo.v:132$4767'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_fetch_fifo.v:132$4767'.
Found and cleaned up 2 empty switches in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_fetch_fifo.v:132$4765'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_fetch_fifo.v:132$4765'.
Found and cleaned up 2 empty switches in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_fetch_fifo.v:132$4763'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_fetch_fifo.v:132$4763'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_fetch_fifo.v:125$4734'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_fetch_fifo.v:90$4721'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_fetch_fifo.v:90$4721'.
Found and cleaned up 2 empty switches in `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_fetch_fifo.v:70$4714'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.$proc$./designs/soc_core/src/ibex_fetch_fifo.v:70$4714'.
Removing empty process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:443$4685'.
Found and cleaned up 14 empty switches in `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:720$4670'.
Removing empty process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:720$4670'.
Found and cleaned up 29 empty switches in `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:470$4652'.
Removing empty process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:470$4652'.
Found and cleaned up 1 empty switch in `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:461$4646'.
Removing empty process `$paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.$proc$./designs/soc_core/src/ibex_decoder.v:461$4646'.
Found and cleaned up 6 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:517$4640'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:517$4640'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:833$4638'.
Found and cleaned up 32 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:589$4583'.
Found and cleaned up 14 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:543$4582'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_controller.v:543$4582'.
Found and cleaned up 1 empty switch in `\APB_TIMER32.$proc$./designs/soc_core/src/APB_TIMER32.v:122$1763'.
Removing empty process `APB_TIMER32.$proc$./designs/soc_core/src/APB_TIMER32.v:122$1763'.
Found and cleaned up 1 empty switch in `\APB_TIMER32.$proc$./designs/soc_core/src/APB_TIMER32.v:109$1759'.
Removing empty process `APB_TIMER32.$proc$./designs/soc_core/src/APB_TIMER32.v:109$1759'.
Found and cleaned up 1 empty switch in `\APB_TIMER32.$proc$./designs/soc_core/src/APB_TIMER32.v:98$1755'.
Removing empty process `APB_TIMER32.$proc$./designs/soc_core/src/APB_TIMER32.v:98$1755'.
Found and cleaned up 1 empty switch in `\APB_TIMER32.$proc$./designs/soc_core/src/APB_TIMER32.v:87$1751'.
Removing empty process `APB_TIMER32.$proc$./designs/soc_core/src/APB_TIMER32.v:87$1751'.
Found and cleaned up 1 empty switch in `\APB_TIMER32.$proc$./designs/soc_core/src/APB_TIMER32.v:76$1747'.
Removing empty process `APB_TIMER32.$proc$./designs/soc_core/src/APB_TIMER32.v:76$1747'.
Removing empty process `DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:0$4533'.
Removing empty process `DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:0$4530'.
Removing empty process `DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:0$4527'.
Removing empty process `DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:0$4524'.
Found and cleaned up 1 empty switch in `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:0$4521'.
Removing empty process `DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:0$4521'.
Found and cleaned up 1 empty switch in `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:299$4508'.
Removing empty process `DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:299$4508'.
Found and cleaned up 2 empty switches in `\DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
Removing empty process `DMC_32x16.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:293$4500'.
Found and cleaned up 2 empty switches in `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:218$4423'.
Removing empty process `FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:218$4423'.
Found and cleaned up 1 empty switch in `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:214$4419'.
Removing empty process `FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:214$4419'.
Found and cleaned up 3 empty switches in `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:207$4413'.
Removing empty process `FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:207$4413'.
Found and cleaned up 1 empty switch in `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:202$4410'.
Removing empty process `FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:202$4410'.
Found and cleaned up 2 empty switches in `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:197$4405'.
Removing empty process `FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:197$4405'.
Removing empty process `FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:193$4403'.
Found and cleaned up 1 empty switch in `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:188$4400'.
Removing empty process `FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:188$4400'.
Found and cleaned up 3 empty switches in `\FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:182$4399'.
Removing empty process `FLASH_READER.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:182$4399'.
Removing empty process `QSPI_XIP_CTRL.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:130$4393'.
Found and cleaned up 6 empty switches in `\QSPI_XIP_CTRL.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:87$4364'.
Removing empty process `QSPI_XIP_CTRL.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:87$4364'.
Found and cleaned up 6 empty switches in `\QSPI_XIP_CTRL.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:73$4349'.
Removing empty process `QSPI_XIP_CTRL.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:73$4349'.
Removing empty process `QSPI_XIP_CTRL.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:68$4347'.
Found and cleaned up 1 empty switch in `\QSPI_XIP_CTRL.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:59$4346'.
Removing empty process `QSPI_XIP_CTRL.$proc$./designs/soc_core/src/QSPI_XIP_CTRL.v:59$4346'.
Removing empty process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_prefetch_buffer.v:170$5769'.
Found and cleaned up 1 empty switch in `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_prefetch_buffer.v:146$5759'.
Removing empty process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_prefetch_buffer.v:146$5759'.
Found and cleaned up 1 empty switch in `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_prefetch_buffer.v:123$5750'.
Removing empty process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$./designs/soc_core/src/ibex_prefetch_buffer.v:123$5750'.
Found and cleaned up 2 empty switches in `\AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:152$1530'.
Removing empty process `AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:152$1530'.
Removing empty process `AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:146$1528'.
Found and cleaned up 3 empty switches in `\AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:140$1524'.
Removing empty process `AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:140$1524'.
Removing empty process `AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:134$1522'.
Found and cleaned up 1 empty switch in `\AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:128$1519'.
Removing empty process `AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:128$1519'.
Found and cleaned up 2 empty switches in `\AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:121$1513'.
Removing empty process `AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:121$1513'.
Found and cleaned up 1 empty switch in `\AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:115$1509'.
Removing empty process `AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:115$1509'.
Removing empty process `AHB_SPM.$proc$./designs/soc_core/src/AHB_SPM.v:103$1507'.
Removing empty process `CSADD.$proc$./designs/soc_core/src/AHB_SPM.v:38$1468'.
Removing empty process `TCMP.$proc$./designs/soc_core/src/AHB_SPM.v:8$1461'.
Found and cleaned up 1 empty switch in `\APB_PWM32.$proc$./designs/soc_core/src/APB_PWM32.v:97$1451'.
Removing empty process `APB_PWM32.$proc$./designs/soc_core/src/APB_PWM32.v:97$1451'.
Found and cleaned up 1 empty switch in `\APB_PWM32.$proc$./designs/soc_core/src/APB_PWM32.v:86$1447'.
Removing empty process `APB_PWM32.$proc$./designs/soc_core/src/APB_PWM32.v:86$1447'.
Found and cleaned up 1 empty switch in `\APB_PWM32.$proc$./designs/soc_core/src/APB_PWM32.v:75$1443'.
Removing empty process `APB_PWM32.$proc$./designs/soc_core/src/APB_PWM32.v:75$1443'.
Found and cleaned up 1 empty switch in `\APB_PWM32.$proc$./designs/soc_core/src/APB_PWM32.v:64$1439'.
Removing empty process `APB_PWM32.$proc$./designs/soc_core/src/APB_PWM32.v:64$1439'.
Found and cleaned up 9 empty switches in `\UART_TX.$proc$./designs/soc_core/src/APB_UART.v:512$1423'.
Removing empty process `UART_TX.$proc$./designs/soc_core/src/APB_UART.v:512$1423'.
Removing empty process `UART_TX.$proc$./designs/soc_core/src/APB_UART.v:490$1421'.
Found and cleaned up 9 empty switches in `\UART_RX.$proc$./designs/soc_core/src/APB_UART.v:403$1411'.
Removing empty process `UART_RX.$proc$./designs/soc_core/src/APB_UART.v:403$1411'.
Removing empty process `UART_RX.$proc$./designs/soc_core/src/APB_UART.v:384$1409'.
Found and cleaned up 1 empty switch in `\BAUDGEN.$proc$./designs/soc_core/src/APB_UART.v:343$1402'.
Removing empty process `BAUDGEN.$proc$./designs/soc_core/src/APB_UART.v:343$1402'.
Found and cleaned up 5 empty switches in `\FIFO.$proc$./designs/soc_core/src/APB_UART.v:278$1393'.
Removing empty process `FIFO.$proc$./designs/soc_core/src/APB_UART.v:278$1393'.
Removing empty process `FIFO.$proc$./designs/soc_core/src/APB_UART.v:256$1391'.
Found and cleaned up 1 empty switch in `\FIFO.$proc$./designs/soc_core/src/APB_UART.v:245$1381'.
Removing empty process `FIFO.$proc$./designs/soc_core/src/APB_UART.v:245$1381'.
Found and cleaned up 6 empty switches in `\APB_UART.$proc$./designs/soc_core/src/APB_UART.v:102$1336'.
Removing empty process `APB_UART.$proc$./designs/soc_core/src/APB_UART.v:102$1336'.
Removing empty process `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.$proc$./designs/soc_core/src/ibex_if_stage.v:0$5722'.
Found and cleaned up 1 empty switch in `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.$proc$./designs/soc_core/src/ibex_if_stage.v:598$5719'.
Removing empty process `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.$proc$./designs/soc_core/src/ibex_if_stage.v:598$5719'.
Removing empty process `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.$proc$./designs/soc_core/src/ibex_if_stage.v:586$5717'.
Found and cleaned up 1 empty switch in `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.$proc$./designs/soc_core/src/ibex_if_stage.v:449$5703'.
Removing empty process `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.$proc$./designs/soc_core/src/ibex_if_stage.v:449$5703'.
Found and cleaned up 1 empty switch in `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.$proc$./designs/soc_core/src/ibex_if_stage.v:439$5698'.
Removing empty process `$paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.$proc$./designs/soc_core/src/ibex_if_stage.v:439$5698'.
Removing empty process `AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:317$1228'.
Found and cleaned up 1 empty switch in `\AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:311$1226'.
Removing empty process `AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:311$1226'.
Found and cleaned up 1 empty switch in `\AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:279$1218'.
Removing empty process `AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:279$1218'.
Found and cleaned up 1 empty switch in `\AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:273$1216'.
Removing empty process `AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:273$1216'.
Found and cleaned up 1 empty switch in `\AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:268$1214'.
Removing empty process `AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:268$1214'.
Found and cleaned up 1 empty switch in `\AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:264$1212'.
Removing empty process `AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:264$1212'.
Found and cleaned up 1 empty switch in `\AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:260$1210'.
Removing empty process `AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:260$1210'.
Found and cleaned up 1 empty switch in `\AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:256$1208'.
Removing empty process `AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:256$1208'.
Removing empty process `AHBSRAM.$proc$./designs/soc_core/src/AHBSRAM.v:250$1206'.
Found and cleaned up 1 empty switch in `\AHB_Sigmoid_ACC.$proc$./designs/soc_core/src/AHB_Sigmoid_ACC.v:317$1157'.
Removing empty process `AHB_Sigmoid_ACC.$proc$./designs/soc_core/src/AHB_Sigmoid_ACC.v:317$1157'.
Removing empty process `AHB_Sigmoid_ACC.$proc$./designs/soc_core/src/AHB_Sigmoid_ACC.v:302$1155'.
Found and cleaned up 1 empty switch in `\sigmoid.$proc$./designs/soc_core/src/AHB_Sigmoid_ACC.v:9$1149'.
Removing empty process `sigmoid.$proc$./designs/soc_core/src/AHB_Sigmoid_ACC.v:9$1149'.
Removing empty process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:0$5697'.
Removing empty process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:0$5696'.
Removing empty process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:863$5677'.
Found and cleaned up 1 empty switch in `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:679$5675'.
Removing empty process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:679$5675'.
Found and cleaned up 1 empty switch in `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:679$5673'.
Removing empty process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:679$5673'.
Found and cleaned up 1 empty switch in `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:661$5671'.
Removing empty process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:661$5671'.
Found and cleaned up 6 empty switches in `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:896$5639'.
Removing empty process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:896$5639'.
Removing empty process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:889$5637'.
Found and cleaned up 4 empty switches in `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:757$5577'.
Removing empty process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:757$5577'.
Found and cleaned up 1 empty switch in `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:689$5576'.
Removing empty process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:689$5576'.
Found and cleaned up 1 empty switch in `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:616$5570'.
Removing empty process `$paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.$proc$./designs/soc_core/src/ibex_id_stage.v:616$5570'.
Found and cleaned up 1 empty switch in `\ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:197$3130'.
Removing empty process `ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:197$3130'.
Removing empty process `ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:185$3126'.
Found and cleaned up 1 empty switch in `\ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:165$3122'.
Removing empty process `ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:165$3122'.
Removing empty process `ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:147$3116'.
Found and cleaned up 1 empty switch in `\ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:133$3115'.
Removing empty process `ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:133$3115'.
Removing empty process `ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:122$3113'.
Found and cleaned up 4 empty switches in `\ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:87$3111'.
Removing empty process `ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:87$3111'.
Found and cleaned up 1 empty switch in `\ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:66$3109'.
Removing empty process `ahb_2_apb.$proc$./designs/soc_core/src/AHB_2_APB.v:66$3109'.
Found and cleaned up 1 empty switch in `\APB_WDT32.$proc$./designs/soc_core/src/APB_WDT32.v:105$3091'.
Removing empty process `APB_WDT32.$proc$./designs/soc_core/src/APB_WDT32.v:105$3091'.
Found and cleaned up 1 empty switch in `\APB_WDT32.$proc$./designs/soc_core/src/APB_WDT32.v:92$3087'.
Removing empty process `APB_WDT32.$proc$./designs/soc_core/src/APB_WDT32.v:92$3087'.
Found and cleaned up 1 empty switch in `\APB_WDT32.$proc$./designs/soc_core/src/APB_WDT32.v:81$3083'.
Removing empty process `APB_WDT32.$proc$./designs/soc_core/src/APB_WDT32.v:81$3083'.
Found and cleaned up 1 empty switch in `\APB_WDT32.$proc$./designs/soc_core/src/APB_WDT32.v:70$3079'.
Removing empty process `APB_WDT32.$proc$./designs/soc_core/src/APB_WDT32.v:70$3079'.
Removing empty process `$paramod\ibex_wb_stage\WritebackStage=1'0.$proc$./designs/soc_core/src/ibex_wb_stage.v:0$5550'.
Removing empty process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5541'.
Removing empty process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5539'.
Removing empty process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5537'.
Removing empty process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5535'.
Removing empty process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5533'.
Removing empty process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5531'.
Removing empty process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5529'.
Removing empty process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5527'.
Removing empty process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5525'.
Removing empty process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5523'.
Removing empty process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5521'.
Removing empty process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5519'.
Removing empty process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5517'.
Removing empty process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5515'.
Removing empty process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5513'.
Removing empty process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5511'.
Removing empty process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5494'.
Removing empty process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:0$5490'.
Removing empty process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1190$5481'.
Removing empty process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1117$5480'.
Removing empty process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1095$5479'.
Found and cleaned up 1 empty switch in `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1089$5477'.
Removing empty process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:1089$5477'.
Found and cleaned up 1 empty switch in `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:783$5464'.
Removing empty process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:783$5464'.
Removing empty process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:775$5461'.
Found and cleaned up 9 empty switches in `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
Removing empty process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:653$5394'.
Found and cleaned up 4 empty switches in `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:543$5358'.
Removing empty process `$paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.$proc$./designs/soc_core/src/ibex_cs_registers.v:543$5358'.
Found and cleaned up 1 empty switch in `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:344$2959'.
Removing empty process `AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:344$2959'.
Found and cleaned up 1 empty switch in `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:307$2955'.
Removing empty process `AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:307$2955'.
Found and cleaned up 1 empty switch in `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:301$2951'.
Removing empty process `AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:301$2951'.
Found and cleaned up 1 empty switch in `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:295$2947'.
Removing empty process `AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:295$2947'.
Found and cleaned up 1 empty switch in `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:289$2943'.
Removing empty process `AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:289$2943'.
Found and cleaned up 1 empty switch in `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:283$2939'.
Removing empty process `AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:283$2939'.
Found and cleaned up 1 empty switch in `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:275$2935'.
Removing empty process `AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:275$2935'.
Found and cleaned up 1 empty switch in `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:269$2931'.
Removing empty process `AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:269$2931'.
Found and cleaned up 1 empty switch in `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:263$2927'.
Removing empty process `AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:263$2927'.
Found and cleaned up 1 empty switch in `\AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:257$2923'.
Removing empty process `AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:257$2923'.
Removing empty process `AHB_ML_ACC.$proc$./designs/soc_core/src/AHB_ML_ACC.v:242$2921'.
Found and cleaned up 1 empty switch in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5299'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5299'.
Found and cleaned up 1 empty switch in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5297'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5297'.
Found and cleaned up 1 empty switch in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5295'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5295'.
Found and cleaned up 1 empty switch in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5293'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5293'.
Found and cleaned up 1 empty switch in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5291'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5291'.
Found and cleaned up 1 empty switch in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5289'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5289'.
Found and cleaned up 1 empty switch in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5287'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5287'.
Found and cleaned up 1 empty switch in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5285'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5285'.
Found and cleaned up 1 empty switch in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5283'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5283'.
Found and cleaned up 1 empty switch in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5281'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5281'.
Found and cleaned up 1 empty switch in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5279'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5279'.
Found and cleaned up 1 empty switch in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5277'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5277'.
Found and cleaned up 1 empty switch in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5275'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5275'.
Found and cleaned up 1 empty switch in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5273'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5273'.
Found and cleaned up 1 empty switch in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5271'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5271'.
Found and cleaned up 1 empty switch in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5269'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5269'.
Found and cleaned up 1 empty switch in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5267'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5267'.
Found and cleaned up 1 empty switch in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5265'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5265'.
Found and cleaned up 1 empty switch in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5263'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5263'.
Found and cleaned up 1 empty switch in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5261'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5261'.
Found and cleaned up 1 empty switch in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5259'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5259'.
Found and cleaned up 1 empty switch in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5257'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5257'.
Found and cleaned up 1 empty switch in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5255'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5255'.
Found and cleaned up 1 empty switch in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5253'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5253'.
Found and cleaned up 1 empty switch in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5251'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5251'.
Found and cleaned up 1 empty switch in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5249'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5249'.
Found and cleaned up 1 empty switch in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5247'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5247'.
Found and cleaned up 1 empty switch in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5245'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5245'.
Found and cleaned up 1 empty switch in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5243'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5243'.
Found and cleaned up 1 empty switch in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5241'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5241'.
Found and cleaned up 1 empty switch in `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5239'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:47$5239'.
Removing empty process `$paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.$proc$./designs/soc_core/src/ibex_register_file_ff.v:37$5170'.
Removing empty process `ibex_core.$proc$./designs/soc_core/src/ibex_core.v:0$2887'.
Found and cleaned up 1 empty switch in `\ibex_core.$proc$./designs/soc_core/src/ibex_core.v:552$2871'.
Removing empty process `ibex_core.$proc$./designs/soc_core/src/ibex_core.v:552$2871'.
Removing empty process `ibex_core.$proc$./designs/soc_core/src/ibex_core.v:546$2869'.
Removing empty process `apb_sys_0.$proc$./designs/soc_core/src/APB_sys_0.v:77$2854'.
Found and cleaned up 1 empty switch in `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4835'.
Removing empty process `$paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4835'.
Found and cleaned up 2 empty switches in `\APB_SPI.$proc$./designs/soc_core/src/APB_SPI.v:108$739'.
Removing empty process `APB_SPI.$proc$./designs/soc_core/src/APB_SPI.v:108$739'.
Found and cleaned up 1 empty switch in `\APB_SPI.$proc$./designs/soc_core/src/APB_SPI.v:86$729'.
Removing empty process `APB_SPI.$proc$./designs/soc_core/src/APB_SPI.v:86$729'.
Found and cleaned up 1 empty switch in `\APB_SPI.$proc$./designs/soc_core/src/APB_SPI.v:74$718'.
Removing empty process `APB_SPI.$proc$./designs/soc_core/src/APB_SPI.v:74$718'.
Found and cleaned up 1 empty switch in `\APB_SPI.$proc$./designs/soc_core/src/APB_SPI.v:63$708'.
Removing empty process `APB_SPI.$proc$./designs/soc_core/src/APB_SPI.v:63$708'.
Found and cleaned up 1 empty switch in `\APB_SPI.$proc$./designs/soc_core/src/APB_SPI.v:52$698'.
Removing empty process `APB_SPI.$proc$./designs/soc_core/src/APB_SPI.v:52$698'.
Found and cleaned up 1 empty switch in `$paramod\sro\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/soc_core/src/spi_master.v:238$6081'.
Removing empty process `$paramod\sro\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$./designs/soc_core/src/spi_master.v:238$6081'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:0$6077'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:0$6076'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:0$6075'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:0$6074'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:0$6073'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:0$6072'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:0$6071'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:0$6070'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:0$6069'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:0$6068'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:917$6067'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:917$6067'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:484$6066'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:484$6066'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:472$6055'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:472$6055'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:445$6049'.
Found and cleaned up 2 empty switches in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:429$6047'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:429$6047'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:423$6041'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:423$6041'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:421$6038'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:383$6033'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:383$6033'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:377$6028'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:377$6028'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:370$6026'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:370$6026'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:358$6024'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:358$6024'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:348$6021'.
Removing empty process `$paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.$proc$./designs/soc_core/src/ibex_alu.v:348$6021'.
Found and cleaned up 1 empty switch in `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:145$565'.
Removing empty process `AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:145$565'.
Found and cleaned up 1 empty switch in `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:134$561'.
Removing empty process `AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:134$561'.
Found and cleaned up 1 empty switch in `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:123$557'.
Removing empty process `AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:123$557'.
Found and cleaned up 1 empty switch in `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:112$553'.
Removing empty process `AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:112$553'.
Found and cleaned up 1 empty switch in `\AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:101$549'.
Removing empty process `AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:101$549'.
Removing empty process `AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:78$540'.
Removing empty process `AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:69$538'.
Removing empty process `AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:60$536'.
Removing empty process `AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:52$534'.
Removing empty process `AHBlite_GPIO.$proc$./designs/soc_core/src/AHBlite_GPIO.v:44$531'.
Removing empty process `i2c_master.$proc$./designs/soc_core/src/i2c_master.v:917$2844'.
Removing empty process `i2c_master.$proc$./designs/soc_core/src/i2c_master.v:900$2836'.
Found and cleaned up 3 empty switches in `\i2c_master.$proc$./designs/soc_core/src/i2c_master.v:844$2832'.
Removing empty process `i2c_master.$proc$./designs/soc_core/src/i2c_master.v:844$2832'.
Found and cleaned up 2 empty switches in `\i2c_master.$proc$./designs/soc_core/src/i2c_master.v:826$2830'.
Removing empty process `i2c_master.$proc$./designs/soc_core/src/i2c_master.v:826$2830'.
Found and cleaned up 2 empty switches in `\i2c_master.$proc$./designs/soc_core/src/i2c_master.v:792$2828'.
Removing empty process `i2c_master.$proc$./designs/soc_core/src/i2c_master.v:792$2828'.
Found and cleaned up 1 empty switch in `\APB_I2C.$proc$./designs/soc_core/src/APB_I2C.v:53$445'.
Removing empty process `APB_I2C.$proc$./designs/soc_core/src/APB_I2C.v:53$445'.
Found and cleaned up 1 empty switch in `\AHB_Sec_ACC.$proc$./designs/soc_core/src/AHB_Sec_ACC.v:119$433'.
Removing empty process `AHB_Sec_ACC.$proc$./designs/soc_core/src/AHB_Sec_ACC.v:119$433'.
Found and cleaned up 1 empty switch in `\AHB_Sec_ACC.$proc$./designs/soc_core/src/AHB_Sec_ACC.v:110$429'.
Removing empty process `AHB_Sec_ACC.$proc$./designs/soc_core/src/AHB_Sec_ACC.v:110$429'.
Found and cleaned up 1 empty switch in `\AHB_Sec_ACC.$proc$./designs/soc_core/src/AHB_Sec_ACC.v:101$425'.
Removing empty process `AHB_Sec_ACC.$proc$./designs/soc_core/src/AHB_Sec_ACC.v:101$425'.
Found and cleaned up 1 empty switch in `\AHB_Sec_ACC.$proc$./designs/soc_core/src/AHB_Sec_ACC.v:92$421'.
Removing empty process `AHB_Sec_ACC.$proc$./designs/soc_core/src/AHB_Sec_ACC.v:92$421'.
Removing empty process `AHB_Sec_ACC.$proc$./designs/soc_core/src/AHB_Sec_ACC.v:78$419'.
Found and cleaned up 15 empty switches in `\i2c_master_byte_ctrl.$proc$./designs/soc_core/src/i2c_master.v:575$2814'.
Removing empty process `i2c_master_byte_ctrl.$proc$./designs/soc_core/src/i2c_master.v:575$2814'.
Found and cleaned up 2 empty switches in `\i2c_master_byte_ctrl.$proc$./designs/soc_core/src/i2c_master.v:560$2810'.
Removing empty process `i2c_master_byte_ctrl.$proc$./designs/soc_core/src/i2c_master.v:560$2810'.
Found and cleaned up 2 empty switches in `\i2c_master_byte_ctrl.$proc$./designs/soc_core/src/i2c_master.v:551$2809'.
Removing empty process `i2c_master_byte_ctrl.$proc$./designs/soc_core/src/i2c_master.v:551$2809'.
Removing empty process `ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:311$368'.
Found and cleaned up 8 empty switches in `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:231$347'.
Removing empty process `ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:231$347'.
Found and cleaned up 1 empty switch in `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:218$339'.
Removing empty process `ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:218$339'.
Found and cleaned up 5 empty switches in `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:194$334'.
Removing empty process `ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:194$334'.
Found and cleaned up 5 empty switches in `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:170$329'.
Removing empty process `ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:170$329'.
Found and cleaned up 1 empty switch in `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:162$328'.
Removing empty process `ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:162$328'.
Found and cleaned up 1 empty switch in `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:157$326'.
Removing empty process `ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:157$326'.
Found and cleaned up 1 empty switch in `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:144$324'.
Removing empty process `ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:144$324'.
Found and cleaned up 1 empty switch in `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:139$322'.
Removing empty process `ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:139$322'.
Found and cleaned up 1 empty switch in `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:131$321'.
Removing empty process `ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:131$321'.
Found and cleaned up 7 empty switches in `\ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:91$318'.
Removing empty process `ibex_load_store_unit.$proc$./designs/soc_core/src/ibex_load_store_unit.v:91$318'.
Found and cleaned up 17 empty switches in `\ibex_compressed_decoder.$proc$./designs/soc_core/src/ibex_compressed_decoder.v:320$304'.
Removing empty process `ibex_compressed_decoder.$proc$./designs/soc_core/src/ibex_compressed_decoder.v:320$304'.
Found and cleaned up 2 empty switches in `\TIMER32.$proc$./designs/soc_core/src/TIMER32.v:54$303'.
Removing empty process `TIMER32.$proc$./designs/soc_core/src/TIMER32.v:54$303'.
Found and cleaned up 2 empty switches in `\TIMER32.$proc$./designs/soc_core/src/TIMER32.v:44$301'.
Removing empty process `TIMER32.$proc$./designs/soc_core/src/TIMER32.v:44$301'.
Found and cleaned up 2 empty switches in `\TIMER32.$proc$./designs/soc_core/src/TIMER32.v:33$299'.
Removing empty process `TIMER32.$proc$./designs/soc_core/src/TIMER32.v:33$299'.
Found and cleaned up 1 empty switch in `\AHBlite_BUS0.$proc$./designs/soc_core/src/AHBlite_bus0.v:58$250'.
Removing empty process `AHBlite_BUS0.$proc$./designs/soc_core/src/AHBlite_bus0.v:58$250'.
Found and cleaned up 4 empty switches in `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:261$2804'.
Removing empty process `i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:261$2804'.
Found and cleaned up 1 empty switch in `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:235$2801'.
Removing empty process `i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:235$2801'.
Removing empty process `i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:227$2792'.
Found and cleaned up 1 empty switch in `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:221$2790'.
Removing empty process `i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:221$2790'.
Removing empty process `i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:211$2786'.
Removing empty process `i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:197$2779'.
Removing empty process `i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:175$2768'.
Found and cleaned up 1 empty switch in `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:161$2765'.
Removing empty process `i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:161$2765'.
Found and cleaned up 2 empty switches in `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:154$2759'.
Removing empty process `i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:154$2759'.
Removing empty process `i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:140$2758'.
Found and cleaned up 2 empty switches in `\i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:113$2751'.
Removing empty process `i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:113$2751'.
Removing empty process `i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:103$2740'.
Removing empty process `i2c_master_bit_ctrl.$proc$./designs/soc_core/src/i2c_master.v:98$2739'.
Found and cleaned up 1 empty switch in `$paramod$2dcbcad5904a6c758134dbc8bb9b4b56ed0e47ac\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4833'.
Removing empty process `$paramod$2dcbcad5904a6c758134dbc8bb9b4b56ed0e47ac\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4833'.
Found and cleaned up 1 empty switch in `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4831'.
Removing empty process `$paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4831'.
Found and cleaned up 2 empty switches in `\PWM32.$proc$./designs/soc_core/src/PWM32.v:57$147'.
Removing empty process `PWM32.$proc$./designs/soc_core/src/PWM32.v:57$147'.
Found and cleaned up 2 empty switches in `\PWM32.$proc$./designs/soc_core/src/PWM32.v:46$145'.
Removing empty process `PWM32.$proc$./designs/soc_core/src/PWM32.v:46$145'.
Found and cleaned up 2 empty switches in `\PWM32.$proc$./designs/soc_core/src/PWM32.v:35$143'.
Removing empty process `PWM32.$proc$./designs/soc_core/src/PWM32.v:35$143'.
Found and cleaned up 1 empty switch in `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4829'.
Removing empty process `$paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.$proc$./designs/soc_core/src/ibex_csr.v:19$4829'.
Cleaned up 455 empty switches.

65.2.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Optimizing module $paramod$7b0b7e2a8dbaf87d71487d9af8b95e30a4a1a384\ibex_csr.
Optimizing module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Optimizing module $paramod$ad25db91996d198aa2c296d5b9e835e98e21254e\ibex_csr.
Optimizing module AHB_tanh_ACC.
<suppressed ~1 debug messages>
Optimizing module tanh.
<suppressed ~1 debug messages>
Optimizing module $paramod\sri\DATA_WIDTH=s32'00000000000000000000000000001000.
<suppressed ~1 debug messages>
Optimizing module WDT32.
<suppressed ~2 debug messages>
Optimizing module ibex_wrapper.
Optimizing module AHBlite_sys_0.
Optimizing module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
<suppressed ~24 debug messages>
Optimizing module $paramod$c4682ff1e8438fb53a6695f61a33dc0fb7c6d314\APB_BUS0.
<suppressed ~51 debug messages>
Optimizing module $paramod$0cce3474069c4b3ad812379a88ae631f445ae576\spi_master.
<suppressed ~15 debug messages>
Optimizing module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.
<suppressed ~6 debug messages>
Optimizing module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
<suppressed ~38 debug messages>
Optimizing module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.
<suppressed ~76 debug messages>
Optimizing module APB_TIMER32.
<suppressed ~1 debug messages>
Optimizing module DMC_32x16.
<suppressed ~3 debug messages>
Optimizing module FLASH_READER.
<suppressed ~10 debug messages>
Optimizing module QSPI_XIP_CTRL.
<suppressed ~6 debug messages>
Optimizing module $paramod\ibex_prefetch_buffer\BranchPredictor=1'0.
Optimizing module AHB_SPM.
<suppressed ~12 debug messages>
Optimizing module SPM.
Optimizing module CSADD.
Optimizing module TCMP.
Optimizing module APB_PWM32.
Optimizing module UART_TX.
<suppressed ~10 debug messages>
Optimizing module UART_RX.
<suppressed ~9 debug messages>
Optimizing module BAUDGEN.
Optimizing module FIFO.
<suppressed ~10 debug messages>
Optimizing module APB_UART.
<suppressed ~4 debug messages>
Optimizing module GPIO.
Optimizing module prim_clock_gating.
Optimizing module $paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.
<suppressed ~9 debug messages>
Optimizing module AHBSRAM.
Optimizing module AHB_Sigmoid_ACC.
<suppressed ~1 debug messages>
Optimizing module sigmoid.
<suppressed ~1 debug messages>
Optimizing module $paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.
<suppressed ~102 debug messages>
Optimizing module $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.
Optimizing module ahb_2_apb.
<suppressed ~4 debug messages>
Optimizing module APB_WDT32.
<suppressed ~1 debug messages>
Optimizing module $paramod\ibex_wb_stage\WritebackStage=1'0.
Optimizing module $paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.
<suppressed ~100 debug messages>
Optimizing module AHB_ML_ACC.
Optimizing module four_mac.
Optimizing module MAC.
Optimizing module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Optimizing module parallel_ACC.
Optimizing module ibex_core.
<suppressed ~5 debug messages>
Optimizing module apb_sys_0.
Optimizing module soc_core.
Optimizing module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Optimizing module APB_SPI.
<suppressed ~4 debug messages>
Optimizing module $paramod\sro\DATA_WIDTH=s32'00000000000000000000000000001000.
Optimizing module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
<suppressed ~18 debug messages>
Optimizing module AHBlite_GPIO.
<suppressed ~1 debug messages>
Optimizing module i2c_master.
<suppressed ~3 debug messages>
Optimizing module APB_I2C.
<suppressed ~3 debug messages>
Optimizing module AHB_Sec_ACC.
<suppressed ~1 debug messages>
Optimizing module mont_reduce.
Optimizing module i2c_master_byte_ctrl.
<suppressed ~8 debug messages>
Optimizing module ibex_load_store_unit.
<suppressed ~57 debug messages>
Optimizing module ibex_compressed_decoder.
<suppressed ~35 debug messages>
Optimizing module TIMER32.
Optimizing module AHBlite_BUS0.
<suppressed ~3 debug messages>
Optimizing module i2c_master_bit_ctrl.
<suppressed ~7 debug messages>
Optimizing module $paramod$2dcbcad5904a6c758134dbc8bb9b4b56ed0e47ac\ibex_csr.
Optimizing module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Optimizing module PWM32.
Optimizing module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.

65.3. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$410b37fbfbfa994790f1902c150d2be939cadb3b\ibex_csr.
Deleting now unused module $paramod$7b0b7e2a8dbaf87d71487d9af8b95e30a4a1a384\ibex_csr.
Deleting now unused module $paramod\ibex_counter\CounterWidth=s32'00000000000000000000000001000000.
Deleting now unused module $paramod$ad25db91996d198aa2c296d5b9e835e98e21254e\ibex_csr.
Deleting now unused module AHB_tanh_ACC.
Deleting now unused module tanh.
Deleting now unused module $paramod\sri\DATA_WIDTH=s32'00000000000000000000000000001000.
Deleting now unused module WDT32.
Deleting now unused module ibex_wrapper.
Deleting now unused module AHBlite_sys_0.
Deleting now unused module $paramod\ibex_multdiv_fast\RV32M=s32'00000000000000000000000000000010.
Deleting now unused module $paramod$c4682ff1e8438fb53a6695f61a33dc0fb7c6d314\APB_BUS0.
Deleting now unused module $paramod$0cce3474069c4b3ad812379a88ae631f445ae576\spi_master.
Deleting now unused module $paramod\ibex_fetch_fifo\NUM_REQS=32'00000000000000000000000000000010.
Deleting now unused module $paramod$84261d804587eb0ae51174310d90890db16d9f6a\ibex_decoder.
Deleting now unused module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.
Deleting now unused module APB_TIMER32.
Deleting now unused module DMC_32x16.
Deleting now unused module FLASH_READER.
Deleting now unused module QSPI_XIP_CTRL.
Deleting now unused module $paramod\ibex_prefetch_buffer\BranchPredictor=1'0.
Deleting now unused module AHB_SPM.
Deleting now unused module SPM.
Deleting now unused module CSADD.
Deleting now unused module TCMP.
Deleting now unused module APB_PWM32.
Deleting now unused module UART_TX.
Deleting now unused module UART_RX.
Deleting now unused module BAUDGEN.
Deleting now unused module FIFO.
Deleting now unused module APB_UART.
Deleting now unused module GPIO.
Deleting now unused module prim_clock_gating.
Deleting now unused module $paramod$3d1c22e06fd74c9694bb6640561f8fd637f7a02e\ibex_if_stage.
Deleting now unused module AHBSRAM.
Deleting now unused module AHB_Sigmoid_ACC.
Deleting now unused module sigmoid.
Deleting now unused module $paramod$03d7167f03644711119f23d592daee606cfebe0c\ibex_id_stage.
Deleting now unused module $paramod$158245387f3da7ba82feb17eac9d69cbf948ebcd\ibex_ex_block.
Deleting now unused module ahb_2_apb.
Deleting now unused module APB_WDT32.
Deleting now unused module $paramod\ibex_wb_stage\WritebackStage=1'0.
Deleting now unused module $paramod$bf1673a619f4567e800f57085f501f0331f04a7c\ibex_cs_registers.
Deleting now unused module AHB_ML_ACC.
Deleting now unused module four_mac.
Deleting now unused module MAC.
Deleting now unused module $paramod$16bd66fd1d1dbd7c4dd1efdb08bf1560b5c5007a\ibex_register_file_ff.
Deleting now unused module parallel_ACC.
Deleting now unused module ibex_core.
Deleting now unused module apb_sys_0.
Deleting now unused module $paramod$5714e31d82f2b8816750797f158ebea69a089104\ibex_csr.
Deleting now unused module APB_SPI.
Deleting now unused module $paramod\sro\DATA_WIDTH=s32'00000000000000000000000000001000.
Deleting now unused module $paramod\ibex_alu\RV32B=s32'00000000000000000000000000000000.
Deleting now unused module AHBlite_GPIO.
Deleting now unused module i2c_master.
Deleting now unused module APB_I2C.
Deleting now unused module AHB_Sec_ACC.
Deleting now unused module mont_reduce.
Deleting now unused module i2c_master_byte_ctrl.
Deleting now unused module ibex_load_store_unit.
Deleting now unused module ibex_compressed_decoder.
Deleting now unused module TIMER32.
Deleting now unused module AHBlite_BUS0.
Deleting now unused module i2c_master_bit_ctrl.
Deleting now unused module $paramod$2dcbcad5904a6c758134dbc8bb9b4b56ed0e47ac\ibex_csr.
Deleting now unused module $paramod$4f46e25470a27719ee9ca03cee1a0827eff766f7\ibex_csr.
Deleting now unused module PWM32.
Deleting now unused module $paramod$9a435d8f6db004a67362aa9a56f32ea481a74dbe\ibex_csr.
<suppressed ~128 debug messages>

65.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.
<suppressed ~334 debug messages>

65.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..
Removed 956 unused cells and 5565 unused wires.
<suppressed ~1143 debug messages>

65.6. Executing CHECK pass (checking for obvious problems).
Checking module soc_core...
Found and reported 0 problems.

65.7. Executing OPT pass (performing simple optimizations).

65.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.

65.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
<suppressed ~10527 debug messages>
Removed a total of 3509 cells.

65.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procmux$11347: \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.empty_reg -> 1'1
      Replacing known input bits on port A of cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procmux$11337: \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.empty_reg -> 1'0
      Replacing known input bits on port B of cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procmux$11307: \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.full_reg -> 1'1
      Replacing known input bits on port A of cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procmux$11298: \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.full_reg -> 1'0
      Replacing known input bits on port B of cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procmux$11347: \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.empty_reg -> 1'1
      Replacing known input bits on port A of cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procmux$11337: \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.empty_reg -> 1'0
      Replacing known input bits on port B of cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procmux$11307: \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.full_reg -> 1'1
      Replacing known input bits on port A of cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procmux$11298: \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.full_reg -> 1'0
      Replacing known input bits on port B of cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procmux$11347: \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.empty_reg -> 1'1
      Replacing known input bits on port A of cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procmux$11337: \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.empty_reg -> 1'0
      Replacing known input bits on port B of cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procmux$11307: \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.full_reg -> 1'1
      Replacing known input bits on port A of cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procmux$11298: \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.full_reg -> 1'0
      Replacing known input bits on port B of cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procmux$11347: \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.empty_reg -> 1'1
      Replacing known input bits on port A of cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procmux$11337: \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.empty_reg -> 1'0
      Replacing known input bits on port B of cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procmux$11307: \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.full_reg -> 1'1
      Replacing known input bits on port A of cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procmux$11298: \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.full_reg -> 1'0
      Replacing known input bits on port A of cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$procmux$6710: \ahb_sys_0_uut.apb_sys_inst_0.S2.SPI_CTRL.state -> 1'1
      Replacing known input bits on port A of cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$procmux$6708: \ahb_sys_0_uut.apb_sys_inst_0.S2.SPI_CTRL.state -> 1'1
      Replacing known input bits on port A of cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$procmux$6706: \ahb_sys_0_uut.apb_sys_inst_0.S2.SPI_CTRL.state -> 1'1
      Replacing known input bits on port A of cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$procmux$6714: \ahb_sys_0_uut.apb_sys_inst_0.S2.SPI_CTRL.state -> 1'0
      Replacing known input bits on port A of cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$procmux$6710: \ahb_sys_0_uut.apb_sys_inst_0.S3.SPI_CTRL.state -> 1'1
      Replacing known input bits on port A of cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$procmux$6708: \ahb_sys_0_uut.apb_sys_inst_0.S3.SPI_CTRL.state -> 1'1
      Replacing known input bits on port A of cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$procmux$6706: \ahb_sys_0_uut.apb_sys_inst_0.S3.SPI_CTRL.state -> 1'1
      Replacing known input bits on port A of cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$procmux$6714: \ahb_sys_0_uut.apb_sys_inst_0.S3.SPI_CTRL.state -> 1'0
      Replacing known input bits on port A of cell $flatten\ibex_core.\core.\id_stage_i.$procmux$11777: \ibex_core.core.id_stage_i.id_fsm_q -> 1'1
      Replacing known input bits on port B of cell $flatten\ibex_core.\core.\id_stage_i.$procmux$11856: \ibex_core.core.id_stage_i.id_fsm_q -> 1'0
      Replacing known input bits on port A of cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8409: \ibex_core.core.id_stage_i.controller_i.nmi_mode_q -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\ibex_core.$procmux$6398.
    dead port 2/2 on $mux $flatten\ibex_core.$procmux$6406.
    dead port 1/2 on $mux $flatten\ibex_core.$procmux$6417.
    dead port 2/2 on $mux $flatten\ibex_core.$procmux$6419.
    dead port 2/2 on $mux $flatten\ibex_core.$procmux$6429.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12309.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12311.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12313.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12319.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12321.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12323.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12329.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12331.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12333.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12339.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12341.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12343.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12349.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12351.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12353.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12366.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12368.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12370.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12379.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12381.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12390.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12392.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12401.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12403.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12412.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12414.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12423.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12425.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12434.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12436.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12445.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12447.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12456.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12458.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12467.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12469.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12478.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12480.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12488.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12496.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12504.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12512.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12520.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12528.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12536.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12544.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12552.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12560.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12568.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12576.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12584.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12592.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12604.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12688.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12690.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12715.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12735.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12755.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12768.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12781.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12801.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12814.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12827.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12840.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12853.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12866.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12879.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12892.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12905.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12919.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12921.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12940.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12961.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$12963.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$13223.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$13259.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$13266.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$13274.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$13283.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$13293.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$13304.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$13316.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$13329.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$13342.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$13356.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$13371.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$13387.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$13404.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$13422.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$13441.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\AHB2APB_BR.$procmux$12255.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\AHB2APB_BR.$procmux$12257.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\AHB2APB_BR.$procmux$12263.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\AHB2APB_BR.$procmux$12271.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$13888.
    dead port 1/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procmux$11300.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procmux$11302.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procmux$11309.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procmux$11316.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procmux$11323.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procmux$11330.
    dead port 1/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procmux$11339.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procmux$11341.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procmux$11349.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procmux$11357.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procmux$11365.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procmux$11373.
    dead port 1/2 on $mux $flatten\ahb_sys_0_uut.\S0.$procmux$10753.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\S0.$procmux$10755.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\S0.$procmux$10761.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\S0.$procmux$10768.
    dead port 1/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procmux$11300.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procmux$11302.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procmux$11309.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procmux$11316.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procmux$11323.
    dead port 1/2 on $mux $flatten\ahb_sys_0_uut.\S0.$procmux$10777.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procmux$11330.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\S0.$procmux$10779.
    dead port 1/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procmux$11339.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procmux$11341.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procmux$11349.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procmux$11357.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procmux$11365.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\S0.$procmux$10787.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procmux$11373.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$13979.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11081.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11083.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11089.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11091.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11097.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11099.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11104.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11109.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11114.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11122.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11124.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11126.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11134.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11136.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11138.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11145.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11147.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11154.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11156.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11163.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11165.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11172.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11174.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11180.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11186.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11192.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11198.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11206.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11208.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11216.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11218.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11226.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11228.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11235.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11242.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11249.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11257.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11265.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10853.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10855.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10861.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10863.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10869.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10871.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10876.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10881.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10886.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10894.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10896.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10898.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10906.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10908.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10910.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10917.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10919.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10926.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10928.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10935.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10937.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10944.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10946.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10952.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10958.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10964.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10970.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10978.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10980.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10988.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10990.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10998.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$11000.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$11007.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$11014.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$11021.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$11029.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$11037.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$11045.
    dead port 1/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procmux$11300.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procmux$11302.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procmux$11309.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procmux$11316.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procmux$11323.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procmux$11330.
    dead port 1/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procmux$11339.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procmux$11341.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procmux$11349.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procmux$11357.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procmux$11365.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procmux$11373.
    dead port 1/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procmux$11300.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procmux$11302.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procmux$11309.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procmux$11316.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procmux$11323.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procmux$11330.
    dead port 1/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procmux$11339.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procmux$11341.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procmux$11349.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procmux$11357.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procmux$11365.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procmux$11373.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11081.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11083.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11089.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11091.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11097.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11099.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11104.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11109.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11114.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11122.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11124.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11126.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11134.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11136.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11138.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11145.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11147.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11154.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11156.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11163.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11165.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11172.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11174.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11180.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11186.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11192.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11198.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11206.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11208.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11216.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11218.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11226.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11228.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11235.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11242.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11249.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11257.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11265.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10853.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10855.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10861.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10863.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10869.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10871.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10876.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10881.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10886.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10894.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10896.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10898.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10906.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10908.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10910.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10917.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10919.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10926.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10928.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10935.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10937.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10944.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10946.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10952.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10958.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10964.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10970.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10978.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10980.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10988.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10990.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10998.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$11000.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$11007.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$11014.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$11021.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$11029.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$11037.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$11045.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.$procmux$14247.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\S0.\FR.$procmux$10664.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\S0.\FR.$procmux$10670.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\S0.\FR.$procmux$10676.
    dead port 1/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S12.$procmux$6374.
    dead port 1/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S13.$procmux$6374.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\S0.\FR.$procmux$10719.
    dead port 1/2 on $mux $flatten\ahb_sys_0_uut.\S0.\FR.$procmux$10725.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.\mcycle_counter_i.$procmux$6092.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\cs_registers_i.\minstret_counter_i.$procmux$6092.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6460.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6466.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6472.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6478.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6485.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6501.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6538.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6546.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6558.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6570.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6582.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.$procmux$14624.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11779.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11781.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11787.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11789.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11795.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11797.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11803.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11805.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11811.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11813.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11824.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11826.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11828.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11830.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11841.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11843.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11845.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11847.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11858.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11860.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11862.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11864.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11873.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11875.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11877.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11892.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11894.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11909.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11911.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11926.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11928.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11942.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11944.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11957.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11959.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11971.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11973.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11987.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$11989.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$12002.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$12004.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$12040.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$12046.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$12052.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$12058.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$12064.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$12070.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$12076.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$12082.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$12130.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$12133.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$12139.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.$procmux$12193.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8131.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8134.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8137.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8140.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8143.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8149.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8152.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8155.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8158.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8164.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8167.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8170.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8173.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8179.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8182.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8185.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8191.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8194.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8197.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8203.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8206.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8209.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8215.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8218.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8224.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8227.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8233.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8236.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8242.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8245.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8251.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8257.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8263.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8269.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8275.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8299.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8306.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8309.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8312.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8315.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8317.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8324.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8327.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8330.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8332.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8339.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8342.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8344.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8351.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8354.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8356.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8363.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8366.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8368.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8375.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8378.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8380.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8387.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8390.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8392.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8399.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8402.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8404.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8411.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8414.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8416.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8423.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8425.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8432.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8434.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8441.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8443.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8450.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8452.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8459.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8461.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8468.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8470.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8477.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8479.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8486.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8488.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8498.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8500.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8502.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8504.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8506.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8508.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8518.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8520.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8522.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8524.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8526.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8528.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8538.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8540.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8542.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8544.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8546.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8548.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8578.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8580.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8582.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8584.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8586.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8588.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8598.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8600.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8602.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8604.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8606.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8608.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8618.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8620.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8622.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8624.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8626.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8628.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8645.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8647.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8664.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8666.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8681.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8683.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8698.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8700.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8715.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8717.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8749.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8751.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8766.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8768.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8780.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8786.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8792.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8798.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8810.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8816.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8822.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8828.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8834.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8840.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8846.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8852.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8858.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8864.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8871.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8885.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8892.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8897.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8899.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8908.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8910.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8918.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8926.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8934.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8942.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8950.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8958.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8966.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8974.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8985.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8988.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8991.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8993.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8995.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9006.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9009.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9011.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9013.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9024.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9026.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9028.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9068.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9070.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9080.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9082.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9133.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9142.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9151.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9160.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9169.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9178.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9190.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9192.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9194.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9206.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9208.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9210.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9221.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9223.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9234.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9236.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9246.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9256.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9266.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9276.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9313.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9315.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9345.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9356.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9358.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9368.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9378.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9389.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9400.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9411.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9422.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9433.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9445.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9626.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9629.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9632.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9635.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9638.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9641.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9644.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9647.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9650.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9653.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9656.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9659.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9662.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9668.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9671.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9674.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9677.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9680.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9683.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9686.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9689.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9692.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9695.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9698.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9701.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9707.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9710.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9713.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9716.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9719.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9722.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9725.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9728.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9731.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9734.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9737.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9743.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9746.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9749.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9752.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9755.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9758.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9761.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9764.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9767.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9770.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9776.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9779.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9782.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9785.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9788.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9791.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9794.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9797.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9800.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9806.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9809.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9812.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9815.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9818.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9821.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9824.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9827.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9833.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9836.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9839.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9842.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9845.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9848.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9851.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9857.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9860.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9863.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9866.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9869.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9872.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9878.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9881.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9884.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9887.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9890.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9896.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9899.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9902.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9905.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9911.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9914.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9917.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9923.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9926.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9932.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6805.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6807.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6812.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6818.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6823.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6829.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6834.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6836.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6841.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6843.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6848.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6850.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6855.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6857.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6864.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6872.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6880.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6887.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6912.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6914.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6926.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6928.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6944.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6946.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6954.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6962.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6970.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6980.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6982.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6984.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6993.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6995.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7001.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7003.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7010.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7012.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7027.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7040.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7053.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7067.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7081.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7095.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7109.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7128.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7142.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7157.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7171.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7186.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7201.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7217.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7232.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7247.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7337.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7339.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7348.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7350.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7366.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7368.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7379.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7381.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7392.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7394.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7401.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7403.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7411.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7413.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7422.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7424.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7434.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7436.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7442.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7448.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7454.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7460.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7466.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7472.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7478.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7484.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7496.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7508.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7526.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7528.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7535.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7543.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7550.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7557.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7581.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7583.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7596.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7598.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7613.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7615.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7623.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7631.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7639.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7648.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7651.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7653.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7655.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7665.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7668.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7670.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7672.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7680.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7683.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7685.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7687.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7698.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7701.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7703.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7705.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7714.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7717.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7719.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7721.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7734.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7736.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7738.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7747.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7749.
    dead port 2/2 on $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.$procmux$14624.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7760.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7762.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7764.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7775.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7777.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7779.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7791.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7793.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7803.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7816.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7818.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7832.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7846.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7861.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7876.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7889.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7903.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7918.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7933.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7948.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7964.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7980.
    dead port 1/2 on $mux $flatten\ahb_sys_0_uut.\S_3.$procmux$10810.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15335.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15338.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15340.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15342.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15351.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15353.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15355.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15365.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15367.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15369.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15371.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15380.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15382.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15384.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15393.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15395.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15397.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15405.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15407.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15415.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15417.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15426.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15428.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15438.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15440.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15449.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15458.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15469.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15471.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15473.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15484.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15486.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15488.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15498.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15500.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15502.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15511.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15513.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15522.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15524.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15533.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15535.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15544.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15546.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15557.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15568.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15579.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15581.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15591.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15601.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procmux$6786.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14812.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14818.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14824.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14830.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14836.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14843.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14850.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14857.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14864.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14873.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14875.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14884.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14886.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14894.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14902.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14910.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14918.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14926.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14934.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14943.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14952.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14961.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14970.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14981.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14983.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14994.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14996.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15007.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15009.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15020.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15022.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15032.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15042.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15052.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15062.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15092.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15102.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15112.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15188.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15194.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15201.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15209.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15219.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15225.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15232.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15240.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15274.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15283.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15285.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15291.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15301.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15303.
    dead port 1/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15313.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15315.
    dead port 2/2 on $mux $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15322.
Removed 936 multiplexer ports.
<suppressed ~635 debug messages>

65.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc_core.
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13639: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$12734_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13440_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13668_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$12714_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6107: { $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6363_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6362_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6361_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6360_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6359_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6358_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6357_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6356_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6355_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6354_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6353_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6352_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6351_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6350_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6349_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6348_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6347_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6346_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6345_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6344_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6343_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6342_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6341_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6340_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6339_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6338_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6337_CMP $auto$opt_reduce.cc:134:opt_mux$16170 $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6334_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6333_CMP $auto$opt_reduce.cc:134:opt_mux$16168 $auto$opt_reduce.cc:134:opt_mux$16166 $auto$opt_reduce.cc:134:opt_mux$16164 $auto$opt_reduce.cc:134:opt_mux$16162 $auto$opt_reduce.cc:134:opt_mux$16160 $auto$opt_reduce.cc:134:opt_mux$16158 $auto$opt_reduce.cc:134:opt_mux$16156 $auto$opt_reduce.cc:134:opt_mux$16154 $auto$opt_reduce.cc:134:opt_mux$16152 $auto$opt_reduce.cc:134:opt_mux$16150 $auto$opt_reduce.cc:134:opt_mux$16148 $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6137_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6136_CMP $auto$opt_reduce.cc:134:opt_mux$16146 $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6133_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6132_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6131_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6130_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6129_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6128_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6127_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6126_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6125_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6124_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6123_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6122_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6121_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6120_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6119_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6118_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6117_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6116_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6115_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6114_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6113_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6112_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6111_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6110_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6109_CMP $flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6108_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13678: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13386_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$12714_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13258_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13723: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$12734_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$12714_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $auto$opt_reduce.cc:134:opt_mux$16172 $flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11505: { $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11761_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11760_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11759_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11758_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11757_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11756_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11755_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11754_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11753_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11752_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11751_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11750_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11749_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11748_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11747_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11746_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11745_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11744_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11743_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11742_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11741_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11740_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11739_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11738_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11737_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11736_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11735_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11734_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11733_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11732_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11731_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11730_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11729_CMP $auto$opt_reduce.cc:134:opt_mux$16222 $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11726_CMP $auto$opt_reduce.cc:134:opt_mux$16220 $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11723_CMP $auto$opt_reduce.cc:134:opt_mux$16218 $auto$opt_reduce.cc:134:opt_mux$16216 $auto$opt_reduce.cc:134:opt_mux$16214 $auto$opt_reduce.cc:134:opt_mux$16212 $auto$opt_reduce.cc:134:opt_mux$16210 $auto$opt_reduce.cc:134:opt_mux$16208 $auto$opt_reduce.cc:134:opt_mux$16206 $auto$opt_reduce.cc:134:opt_mux$16204 $auto$opt_reduce.cc:134:opt_mux$16202 $auto$opt_reduce.cc:134:opt_mux$16200 $auto$opt_reduce.cc:134:opt_mux$16198 $auto$opt_reduce.cc:134:opt_mux$16196 $auto$opt_reduce.cc:134:opt_mux$16194 $auto$opt_reduce.cc:134:opt_mux$16192 $auto$opt_reduce.cc:134:opt_mux$16190 $auto$opt_reduce.cc:134:opt_mux$16188 $auto$opt_reduce.cc:134:opt_mux$16186 $auto$opt_reduce.cc:134:opt_mux$16184 $auto$opt_reduce.cc:134:opt_mux$16182 $auto$opt_reduce.cc:134:opt_mux$16180 $auto$opt_reduce.cc:134:opt_mux$16178 $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11543_CMP $auto$opt_reduce.cc:134:opt_mux$16176 $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11540_CMP $auto$opt_reduce.cc:134:opt_mux$16174 $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11537_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11536_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11535_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11534_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11533_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11532_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11531_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11530_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11529_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11528_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11527_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11526_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11525_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11524_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11523_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11522_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11521_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11520_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11519_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11518_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11517_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11516_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11515_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11514_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11513_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11512_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11511_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11510_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11509_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11508_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11507_CMP $flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11506_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13761: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$12734_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13440_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13386_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$12714_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13258_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13809: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$12734_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13440_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$12714_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13855: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$13887_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13885_CMP $auto$opt_reduce.cc:134:opt_mux$16224 }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13899: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$12734_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13440_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13668_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$12714_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procmux$11399:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384
      New ports: A=1'0, B=1'1, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [7:1] = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0] }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13946: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$13887_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13885_CMP $auto$opt_reduce.cc:134:opt_mux$16226 }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procmux$11399:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384
      New ports: A=1'0, B=1'1, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [7:1] = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0] }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13983: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$13628_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13386_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$12714_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13258_CMP }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11277: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11127_CMP $auto$opt_reduce.cc:134:opt_mux$16228 }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11282: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11209_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11127_CMP $auto$opt_reduce.cc:134:opt_mux$16230 }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11287: { $auto$opt_reduce.cc:134:opt_mux$16232 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11084_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$14029: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$12734_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13440_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13668_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$12714_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$11047: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$11030_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10899_CMP $auto$opt_reduce.cc:134:opt_mux$16234 }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$11062: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10981_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10899_CMP $auto$opt_reduce.cc:134:opt_mux$16236 }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$11067: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10981_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10899_CMP $auto$opt_reduce.cc:134:opt_mux$16238 }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$11072: { $auto$opt_reduce.cc:134:opt_mux$16240 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10856_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$14075: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$13628_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13440_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13668_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$12714_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procmux$11399:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384
      New ports: A=1'0, B=1'1, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [7:1] = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0] }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$14121: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$13440_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$12714_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procmux$11399:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384
      New ports: A=1'0, B=1'1, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [7:1] = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$0$memwr$\array_reg$./designs/soc_core/src/APB_UART.v:248$1380_EN[7:0]$1384 [0] }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$14166: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$13628_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13440_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13668_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$12714_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$9981:
      Old ports: A=15'000000000000000, B=15'111111111111111, Y=$flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\TAGS$./designs/soc_core/src/QSPI_XIP_CTRL.v:302$4490_EN[14:0]$4514
      New ports: A=1'0, B=1'1, Y=$flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\TAGS$./designs/soc_core/src/QSPI_XIP_CTRL.v:302$4490_EN[14:0]$4514 [0]
      New connections: $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\TAGS$./designs/soc_core/src/QSPI_XIP_CTRL.v:302$4490_EN[14:0]$4514 [14:1] = { $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\TAGS$./designs/soc_core/src/QSPI_XIP_CTRL.v:302$4490_EN[14:0]$4514 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\TAGS$./designs/soc_core/src/QSPI_XIP_CTRL.v:302$4490_EN[14:0]$4514 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\TAGS$./designs/soc_core/src/QSPI_XIP_CTRL.v:302$4490_EN[14:0]$4514 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\TAGS$./designs/soc_core/src/QSPI_XIP_CTRL.v:302$4490_EN[14:0]$4514 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\TAGS$./designs/soc_core/src/QSPI_XIP_CTRL.v:302$4490_EN[14:0]$4514 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\TAGS$./designs/soc_core/src/QSPI_XIP_CTRL.v:302$4490_EN[14:0]$4514 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\TAGS$./designs/soc_core/src/QSPI_XIP_CTRL.v:302$4490_EN[14:0]$4514 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\TAGS$./designs/soc_core/src/QSPI_XIP_CTRL.v:302$4490_EN[14:0]$4514 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\TAGS$./designs/soc_core/src/QSPI_XIP_CTRL.v:302$4490_EN[14:0]$4514 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\TAGS$./designs/soc_core/src/QSPI_XIP_CTRL.v:302$4490_EN[14:0]$4514 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\TAGS$./designs/soc_core/src/QSPI_XIP_CTRL.v:302$4490_EN[14:0]$4514 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\TAGS$./designs/soc_core/src/QSPI_XIP_CTRL.v:302$4490_EN[14:0]$4514 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\TAGS$./designs/soc_core/src/QSPI_XIP_CTRL.v:302$4490_EN[14:0]$4514 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\TAGS$./designs/soc_core/src/QSPI_XIP_CTRL.v:302$4490_EN[14:0]$4514 [0] }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$9990:
      Old ports: A=128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=128'11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511
      New ports: A=1'0, B=1'1, Y=$flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0]
      New connections: $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [127:1] = { $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] $flatten\ahb_sys_0_uut.\S0.\CACHE.$0$memwr$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:301$4489_EN[127:0]$4511 [0] }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11277: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11127_CMP $auto$opt_reduce.cc:134:opt_mux$16242 }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11282: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11209_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11127_CMP $auto$opt_reduce.cc:134:opt_mux$16244 }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11287: { $auto$opt_reduce.cc:134:opt_mux$16246 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11084_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.$procmux$6384: { $flatten\ibex_core.$procmux$6388_CMP $flatten\ibex_core.$procmux$6386_CMP $auto$opt_reduce.cc:134:opt_mux$16248 }
    New ctrl vector for $pmux cell $flatten\ibex_core.$procmux$6390: { $auto$opt_reduce.cc:134:opt_mux$16250 $flatten\ibex_core.$procmux$6391_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$14214: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$13887_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13885_CMP $auto$opt_reduce.cc:134:opt_mux$16252 }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$11047: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$11030_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10899_CMP $auto$opt_reduce.cc:134:opt_mux$16254 }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$11062: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10981_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10899_CMP $auto$opt_reduce.cc:134:opt_mux$16256 }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\S0.\FR.$procmux$10662:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\ahb_sys_0_uut.\S0.\FR.$procmux$10662_Y
      New ports: A=1'0, B=1'1, Y=$flatten\ahb_sys_0_uut.\S0.\FR.$procmux$10662_Y [0]
      New connections: $flatten\ahb_sys_0_uut.\S0.\FR.$procmux$10662_Y [7:1] = { $flatten\ahb_sys_0_uut.\S0.\FR.$procmux$10662_Y [0] $flatten\ahb_sys_0_uut.\S0.\FR.$procmux$10662_Y [0] $flatten\ahb_sys_0_uut.\S0.\FR.$procmux$10662_Y [0] $flatten\ahb_sys_0_uut.\S0.\FR.$procmux$10662_Y [0] $flatten\ahb_sys_0_uut.\S0.\FR.$procmux$10662_Y [0] $flatten\ahb_sys_0_uut.\S0.\FR.$procmux$10662_Y [0] $flatten\ahb_sys_0_uut.\S0.\FR.$procmux$10662_Y [0] }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$11067: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10981_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10899_CMP $auto$opt_reduce.cc:134:opt_mux$16258 }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$11072: { $auto$opt_reduce.cc:134:opt_mux$16260 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10856_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$14258: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$12714_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$14365: { $auto$opt_reduce.cc:134:opt_mux$16264 $auto$opt_reduce.cc:134:opt_mux$16262 }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\ex_block_i.\alu_i.$procmux$14508: { $flatten\ibex_core.\core.\ex_block_i.\alu_i.$procmux$14518_CTRL $flatten\ibex_core.\core.\ex_block_i.\alu_i.$procmux$14517_CTRL $flatten\ibex_core.\core.\ex_block_i.\alu_i.$procmux$14516_CTRL $flatten\ibex_core.\core.\ex_block_i.\alu_i.$procmux$14514_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6446: { $auto$opt_reduce.cc:134:opt_mux$16266 $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6448_CMP $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6447_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6492: { $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6449_CMP $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6448_CMP $auto$opt_reduce.cc:134:opt_mux$16268 }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6503: { $auto$opt_reduce.cc:134:opt_mux$16272 $auto$opt_reduce.cc:134:opt_mux$16270 }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6508: { $auto$opt_reduce.cc:134:opt_mux$16276 $auto$opt_reduce.cc:134:opt_mux$16274 }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6513: { $auto$opt_reduce.cc:134:opt_mux$16280 $auto$opt_reduce.cc:134:opt_mux$16278 }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6518: { $auto$opt_reduce.cc:134:opt_mux$16284 $auto$opt_reduce.cc:134:opt_mux$16282 }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6523: $auto$opt_reduce.cc:134:opt_mux$16286
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6528: { $auto$opt_reduce.cc:134:opt_mux$16288 $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6448_CMP $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6447_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6589: $auto$opt_reduce.cc:134:opt_mux$16290
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6595: { $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6591_CMP $auto$opt_reduce.cc:134:opt_mux$16292 $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6539_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6605: $auto$opt_reduce.cc:134:opt_mux$16294
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.$procmux$12043: $auto$opt_reduce.cc:134:opt_mux$16296
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$12293: { $flatten\ibex_core.\core.\cs_registers_i.$eq$./designs/soc_core/src/ibex_cs_registers.v:791$5469_Y $flatten\ibex_core.\core.\cs_registers_i.$eq$./designs/soc_core/src/ibex_cs_registers.v:791$5468_Y $auto$opt_reduce.cc:134:opt_mux$16298 }
    New ctrl vector for $mux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8409: { }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9460: { $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9470_CMP $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9469_CMP $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9468_CMP $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9446_CMP $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9390_CMP $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9195_CMP $auto$opt_reduce.cc:134:opt_mux$16300 $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8300_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9472: { $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9195_CMP $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8996_CMP $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8900_CMP $auto$opt_reduce.cc:134:opt_mux$16302 $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8300_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9481: { $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9195_CMP $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8996_CMP $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8900_CMP $auto$opt_reduce.cc:134:opt_mux$16304 $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8300_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9490: { $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9195_CMP $auto$opt_reduce.cc:134:opt_mux$16306 $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8300_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9497: $auto$opt_reduce.cc:134:opt_mux$16308
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9525: { $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9390_CMP $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9195_CMP $auto$opt_reduce.cc:134:opt_mux$16310 }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15630: $auto$opt_reduce.cc:134:opt_mux$16312
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9548: { $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8900_CMP $auto$opt_reduce.cc:134:opt_mux$16314 $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8300_CMP }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15640: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15664_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15657_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15656_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15655_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15654_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15652_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15651_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15650_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15648_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15647_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15646_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15644_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15643_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15642_CMP $auto$opt_reduce.cc:134:opt_mux$16316 }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9575: $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8900_CMP
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9608: { $auto$opt_reduce.cc:134:opt_mux$16318 $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8300_CMP }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15670: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15642_CMP $auto$opt_reduce.cc:134:opt_mux$16320 }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13551: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13386_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$12714_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $mux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6862: { }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6877: $auto$opt_reduce.cc:134:opt_mux$16322
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6893: { $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6909_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6908_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6907_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6906_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6905_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6904_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6903_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6902_CMP $auto$opt_reduce.cc:134:opt_mux$16324 }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6920: $auto$opt_reduce.cc:134:opt_mux$16326
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6938: $auto$opt_reduce.cc:134:opt_mux$16328
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15694: { $auto$opt_reduce.cc:134:opt_mux$16334 $auto$opt_reduce.cc:134:opt_mux$16332 $auto$opt_reduce.cc:134:opt_mux$16330 }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15717: { $auto$opt_reduce.cc:134:opt_mux$16338 $auto$opt_reduce.cc:134:opt_mux$16336 }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7250: { $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7068_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7041_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6915_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7259: { $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7143_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7068_CMP $auto$opt_reduce.cc:134:opt_mux$16342 $auto$opt_reduce.cc:134:opt_mux$16340 $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6837_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6808_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7272: { $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7068_CMP $auto$opt_reduce.cc:134:opt_mux$16344 $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6985_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6915_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6837_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7284: { $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7202_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7143_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7068_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7041_CMP $auto$opt_reduce.cc:134:opt_mux$16346 $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6837_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7343: $auto$opt_reduce.cc:134:opt_mux$16348
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7386: $auto$opt_reduce.cc:134:opt_mux$16350
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7540: $auto$opt_reduce.cc:134:opt_mux$16352
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7570: $auto$opt_reduce.cc:134:opt_mux$16354
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7590: { $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7576_CMP $auto$opt_reduce.cc:134:opt_mux$16356 }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7604: { $auto$opt_reduce.cc:134:opt_mux$16362 $auto$opt_reduce.cc:134:opt_mux$16360 $auto$opt_reduce.cc:134:opt_mux$16358 }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7728: $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7732_CTRL
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7787: $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7732_CMP [0]
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7842: { $auto$opt_reduce.cc:134:opt_mux$16364 $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7334_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7872: $auto$opt_reduce.cc:134:opt_mux$16366
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13595: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$13628_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$12714_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7983: { $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7965_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7919_CMP $auto$opt_reduce.cc:134:opt_mux$16368 $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7340_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$8000: { $auto$opt_reduce.cc:134:opt_mux$16370 $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7529_CMP }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\S_3.$procmux$10829: $flatten\ahb_sys_0_uut.\S_3.$eq$./designs/soc_core/src/AHB_SPM.v:126$1517_Y
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$8011: { $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7919_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7904_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7862_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7819_CMP $auto$opt_reduce.cc:134:opt_mux$16372 $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7656_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7584_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7529_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7340_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$8070: $auto$opt_reduce.cc:134:opt_mux$16374
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15478: { $auto$opt_reduce.cc:134:opt_mux$16376 $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15464_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15561: { $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15444_CMP [1] $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15341_CMP $auto$opt_reduce.cc:134:opt_mux$16378 }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15630: $auto$opt_reduce.cc:134:opt_mux$16380
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15586: { $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15439_CMP $auto$opt_reduce.cc:134:opt_mux$16382 $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15587_CTRL }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15640: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15664_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15657_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15656_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15655_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15654_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15652_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15651_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15650_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15648_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15647_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15646_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15644_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15643_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15642_CMP $auto$opt_reduce.cc:134:opt_mux$16384 }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15670: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15642_CMP $auto$opt_reduce.cc:134:opt_mux$16386 }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15694: { $auto$opt_reduce.cc:134:opt_mux$16392 $auto$opt_reduce.cc:134:opt_mux$16390 $auto$opt_reduce.cc:134:opt_mux$16388 }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15717: { $auto$opt_reduce.cc:134:opt_mux$16396 $auto$opt_reduce.cc:134:opt_mux$16394 }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15167: { $flatten\ibex_core.\core.\load_store_unit_i.$eq$./designs/soc_core/src/ibex_load_store_unit.v:325$373_Y $auto$opt_reduce.cc:134:opt_mux$16398 }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15177: { $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14844_CMP $auto$opt_reduce.cc:134:opt_mux$16400 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$16261: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$12734_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13258_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13386_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13440_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13576_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13577_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13578_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13579_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13585_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13628_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13668_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$14366_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$16353: { $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7579_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7578_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7577_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7576_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7575_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7574_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7573_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7572_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7571_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$16377: { $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15445_CMP $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15444_CMP [3:2] $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15444_CMP [0] $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15439_CMP $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15427_CMP }
  Optimizing cells in module \soc_core.
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\S0.\FR.$procmux$10685:
      Old ports: A=8'00000000, B=$flatten\ahb_sys_0_uut.\S0.\FR.$procmux$10662_Y, Y=$flatten\ahb_sys_0_uut.\S0.\FR.$0$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_EN[7:0]$4427
      New ports: A=1'0, B=$flatten\ahb_sys_0_uut.\S0.\FR.$procmux$10662_Y [0], Y=$flatten\ahb_sys_0_uut.\S0.\FR.$0$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_EN[7:0]$4427 [0]
      New connections: $flatten\ahb_sys_0_uut.\S0.\FR.$0$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_EN[7:0]$4427 [7:1] = { $flatten\ahb_sys_0_uut.\S0.\FR.$0$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_EN[7:0]$4427 [0] $flatten\ahb_sys_0_uut.\S0.\FR.$0$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_EN[7:0]$4427 [0] $flatten\ahb_sys_0_uut.\S0.\FR.$0$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_EN[7:0]$4427 [0] $flatten\ahb_sys_0_uut.\S0.\FR.$0$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_EN[7:0]$4427 [0] $flatten\ahb_sys_0_uut.\S0.\FR.$0$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_EN[7:0]$4427 [0] $flatten\ahb_sys_0_uut.\S0.\FR.$0$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_EN[7:0]$4427 [0] $flatten\ahb_sys_0_uut.\S0.\FR.$0$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_EN[7:0]$4427 [0] }
  Optimizing cells in module \soc_core.
Performed a total of 110 changes.

65.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
<suppressed ~261 debug messages>
Removed a total of 87 cells.

65.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\ahb_sys_0_uut.\S_2.$procdff$16068 ($adff) from module soc_core.
Setting constant 0-bit at position 1 on $flatten\ahb_sys_0_uut.\S_2.$procdff$16068 ($adff) from module soc_core.

65.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..
Removed 39 unused cells and 3173 unused wires.
<suppressed ~103 debug messages>

65.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.
<suppressed ~5 debug messages>

65.7.9. Rerunning OPT passes. (Maybe there is more to do..)

65.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~656 debug messages>

65.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc_core.
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\S0.$procmux$10790: { $flatten\ahb_sys_0_uut.\S0.$procmux$10740_CMP $auto$opt_reduce.cc:134:opt_mux$16403 }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$11052: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$11030_CMP $auto$opt_reduce.cc:134:opt_mux$16405 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10856_CMP }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$11052: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$11030_CMP $auto$opt_reduce.cc:134:opt_mux$16407 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10856_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6492: { $auto$opt_reduce.cc:134:opt_mux$16409 $auto$opt_reduce.cc:134:opt_mux$16268 }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7259: { $auto$opt_reduce.cc:134:opt_mux$16411 $auto$opt_reduce.cc:134:opt_mux$16342 $auto$opt_reduce.cc:134:opt_mux$16340 $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6837_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6808_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7983: { $auto$opt_reduce.cc:134:opt_mux$16413 $auto$opt_reduce.cc:134:opt_mux$16368 $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7340_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7994: { $auto$opt_reduce.cc:134:opt_mux$16415 $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7529_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$8050: $auto$opt_reduce.cc:134:opt_mux$16417
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15140: { $flatten\ibex_core.\core.\load_store_unit_i.$eq$./designs/soc_core/src/ibex_load_store_unit.v:325$373_Y $auto$opt_reduce.cc:134:opt_mux$16419 }
  Optimizing cells in module \soc_core.
Performed a total of 9 changes.

65.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

65.7.13. Executing OPT_DFF pass (perform DFF optimizations).

65.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

65.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.

65.7.16. Rerunning OPT passes. (Maybe there is more to do..)

65.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~656 debug messages>

65.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc_core.
Performed a total of 0 changes.

65.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
Removed a total of 0 cells.

65.7.20. Executing OPT_DFF pass (perform DFF optimizations).

65.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..

65.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.

65.7.23. Finished OPT passes. (There is nothing left to do.)

65.8. Executing FSM pass (extract and optimize FSM).

65.8.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking soc_core.ahb_sys_0_uut.S0.state as FSM state register:
    Circuit seems to be self-resetting.
Not marking soc_core.ahb_sys_0_uut.apb_sys_inst_0.AHB2APB_BR.CurrentState as FSM state register:
    Circuit seems to be self-resetting.
Not marking soc_core.ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_RX.current_state as FSM state register:
    Circuit seems to be self-resetting.
Not marking soc_core.ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_TX.current_state as FSM state register:
    Circuit seems to be self-resetting.
Not marking soc_core.ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_RX.current_state as FSM state register:
    Circuit seems to be self-resetting.
Not marking soc_core.ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_TX.current_state as FSM state register:
    Circuit seems to be self-resetting.
Not marking soc_core.ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.bit_controller.c_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register soc_core.ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.c_state.
Found FSM state register soc_core.ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.core_cmd.
Not marking soc_core.ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.bit_controller.c_state as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register soc_core.ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.c_state.
Found FSM state register soc_core.ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.core_cmd.
Not marking soc_core.ibex_core.core.cs_registers_i.u_cpuctrl_csr.rdata_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register soc_core.ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q.
Found FSM state register soc_core.ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q.
Not marking soc_core.ibex_core.core.id_stage_i.controller_i.ctrl_fsm_cs as FSM state register:
    Circuit seems to be self-resetting.
Found FSM state register soc_core.ibex_core.core.load_store_unit_i.data_type_q.
Not marking soc_core.ibex_core.core.load_store_unit_i.ls_fsm_cs as FSM state register:
    Circuit seems to be self-resetting.
Not marking soc_core.ibex_core.state as FSM state register:
    Circuit seems to be self-resetting.

65.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.c_state' from module `\soc_core'.
  found $adff cell for state register: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procdff$16090
  root of input selection tree: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$0\c_state[4:0]
  found reset state: 5'00000 (from async reset)
  found ctrl input: \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.bit_controller.al
  found ctrl input: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14643_CMP
  found ctrl input: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14650_CMP
  found ctrl input: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14675_CMP
  found ctrl input: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14681_CMP
  found ctrl input: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14662_CMP
  found ctrl input: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14665_CMP
  found ctrl input: \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.bit_controller.cmd_ack
  found ctrl input: \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.cr [6]
  found state code: 5'10000
  found ctrl input: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$reduce_or$./designs/soc_core/src/i2c_master.v:568$2812_Y
  found state code: 5'01000
  found state code: 5'00010
  found state code: 5'00100
  found ctrl input: \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.cr [5]
  found ctrl input: \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.go
  found ctrl input: \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.cr [7]
  found ctrl input: \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.cr [4]
  found state code: 5'00001
  found ctrl output: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14681_CMP
  found ctrl output: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14675_CMP
  found ctrl output: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14665_CMP
  found ctrl output: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14662_CMP
  found ctrl output: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14650_CMP
  found ctrl output: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14643_CMP
  ctrl inputs: { \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.go $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$reduce_or$./designs/soc_core/src/i2c_master.v:568$2812_Y \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.bit_controller.al \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.bit_controller.cmd_ack \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.cr [7:4] }
  ctrl outputs: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$0\c_state[4:0] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14643_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14650_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14662_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14665_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14675_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14681_CMP }
  transition:    5'00000 8'0-0----- ->    5'00000 11'00000000100
  transition:    5'00000 8'1-0-0-00 ->    5'10000 11'10000000100
  transition:    5'00000 8'1-0-0-01 ->    5'00100 11'00100000100
  transition:    5'00000 8'1-0-0-1- ->    5'00010 11'00010000100
  transition:    5'00000 8'1-0-1--- ->    5'00001 11'00001000100
  transition:    5'00000 8'--1----- ->    5'00000 11'00000000100
  transition:    5'10000 8'--00---- ->    5'10000 11'10000100000
  transition:    5'10000 8'--01---- ->    5'00000 11'00000100000
  transition:    5'10000 8'--1----- ->    5'00000 11'00000100000
  transition:    5'01000 8'--00---- ->    5'01000 11'01000010000
  transition:    5'01000 8'--01-0-- ->    5'00000 11'00000010000
  transition:    5'01000 8'--01-1-- ->    5'10000 11'10000010000
  transition:    5'01000 8'--1----- ->    5'00000 11'00000010000
  transition:    5'00100 8'--00---- ->    5'00100 11'00100000001
  transition:    5'00100 8'-001---- ->    5'01000 11'01000000001
  transition:    5'00100 8'-101---- ->    5'00100 11'00100000001
  transition:    5'00100 8'--1----- ->    5'00000 11'00000000001
  transition:    5'00010 8'--00---- ->    5'00010 11'00010000010
  transition:    5'00010 8'-001---- ->    5'01000 11'01000000010
  transition:    5'00010 8'-101---- ->    5'00010 11'00010000010
  transition:    5'00010 8'--1----- ->    5'00000 11'00000000010
  transition:    5'00001 8'--00---- ->    5'00001 11'00001001000
  transition:    5'00001 8'--01--0- ->    5'00100 11'00100001000
  transition:    5'00001 8'--01--1- ->    5'00010 11'00010001000
  transition:    5'00001 8'--1----- ->    5'00000 11'00000001000
Extracting FSM `\ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.core_cmd' from module `\soc_core'.
  found $adff cell for state register: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procdff$16092
  root of input selection tree: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$0\core_cmd[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.bit_controller.al
  found ctrl input: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14643_CMP
  found ctrl input: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14650_CMP
  found ctrl input: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14675_CMP
  found ctrl input: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14681_CMP
  found ctrl input: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14662_CMP
  found ctrl input: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14665_CMP
  found ctrl input: \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.bit_controller.cmd_ack
  found ctrl input: \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.cr [6]
  found state code: 4'0010
  found ctrl input: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$reduce_or$./designs/soc_core/src/i2c_master.v:568$2812_Y
  found state code: 4'0100
  found state code: 4'1000
  found ctrl input: \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.cr [5]
  found ctrl input: \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.go
  found ctrl input: \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.cr [7]
  found ctrl input: \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.cr [4]
  found state code: 4'0001
  found ctrl output: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$eq$./designs/soc_core/src/i2c_master.v:225$2791_Y
  found ctrl output: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15660_CMP
  found ctrl output: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15661_CMP
  found ctrl output: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15663_CMP
  ctrl inputs: { \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.go $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$reduce_or$./designs/soc_core/src/i2c_master.v:568$2812_Y $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14643_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14650_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14662_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14665_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14675_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14681_CMP \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.bit_controller.al \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.bit_controller.cmd_ack \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.cr [7:4] }
  ctrl outputs: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$0\core_cmd[3:0] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15663_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15661_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15660_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$eq$./designs/soc_core/src/i2c_master.v:225$2791_Y }
  transition:     4'0000 14'--0000000----- ->     4'0000 8'00000000
  transition:     4'0000 14'0----1--0----- ->     4'0000 8'00000000
  transition:     4'0000 14'1----1--0-0-00 ->     4'0010 8'00100000
  transition:     4'0000 14'1----1--0-0-01 ->     4'0100 8'01000000
  transition:     4'0000 14'1----1--0-0-1- ->     4'1000 8'10000000
  transition:     4'0000 14'1----1--0-1--- ->     4'0001 8'00010000
  transition:     4'0000 14'----1---00---- ->     4'0000 8'00000000
  transition:     4'0000 14'----1---01--0- ->     4'0100 8'01000000
  transition:     4'0000 14'----1---01--1- ->     4'1000 8'10000000
  transition:     4'0000 14'-------100---- ->     4'0000 8'00000000
  transition:     4'0000 14'-0-----101---- ->     4'1000 8'10000000
  transition:     4'0000 14'-1-----101---- ->     4'0100 8'01000000
  transition:     4'0000 14'------1-00---- ->     4'0000 8'00000000
  transition:     4'0000 14'-0----1-01---- ->     4'0100 8'01000000
  transition:     4'0000 14'-1----1-01---- ->     4'1000 8'10000000
  transition:     4'0000 14'---1----00---- ->     4'0000 8'00000000
  transition:     4'0000 14'---1----01-0-- ->     4'0000 8'00000000
  transition:     4'0000 14'---1----01-1-- ->     4'0010 8'00100000
  transition:     4'0000 14'--1-----00---- ->     4'0000 8'00000000
  transition:     4'0000 14'--1-----01---- ->     4'0000 8'00000000
  transition:     4'0000 14'--------1----- ->     4'0000 8'00000000
  transition:     4'1000 14'--0000000----- ->     4'1000 8'10000010
  transition:     4'1000 14'0----1--0----- ->     4'1000 8'10000010
  transition:     4'1000 14'1----1--0-0-00 ->     4'0010 8'00100010
  transition:     4'1000 14'1----1--0-0-01 ->     4'0100 8'01000010
  transition:     4'1000 14'1----1--0-0-1- ->     4'1000 8'10000010
  transition:     4'1000 14'1----1--0-1--- ->     4'0001 8'00010010
  transition:     4'1000 14'----1---00---- ->     4'1000 8'10000010
  transition:     4'1000 14'----1---01--0- ->     4'0100 8'01000010
  transition:     4'1000 14'----1---01--1- ->     4'1000 8'10000010
  transition:     4'1000 14'-------100---- ->     4'1000 8'10000010
  transition:     4'1000 14'-0-----101---- ->     4'1000 8'10000010
  transition:     4'1000 14'-1-----101---- ->     4'0100 8'01000010
  transition:     4'1000 14'------1-00---- ->     4'1000 8'10000010
  transition:     4'1000 14'-0----1-01---- ->     4'0100 8'01000010
  transition:     4'1000 14'-1----1-01---- ->     4'1000 8'10000010
  transition:     4'1000 14'---1----00---- ->     4'1000 8'10000010
  transition:     4'1000 14'---1----01-0-- ->     4'0000 8'00000010
  transition:     4'1000 14'---1----01-1-- ->     4'0010 8'00100010
  transition:     4'1000 14'--1-----00---- ->     4'1000 8'10000010
  transition:     4'1000 14'--1-----01---- ->     4'0000 8'00000010
  transition:     4'1000 14'--------1----- ->     4'0000 8'00000010
  transition:     4'0100 14'--0000000----- ->     4'0100 8'01000100
  transition:     4'0100 14'0----1--0----- ->     4'0100 8'01000100
  transition:     4'0100 14'1----1--0-0-00 ->     4'0010 8'00100100
  transition:     4'0100 14'1----1--0-0-01 ->     4'0100 8'01000100
  transition:     4'0100 14'1----1--0-0-1- ->     4'1000 8'10000100
  transition:     4'0100 14'1----1--0-1--- ->     4'0001 8'00010100
  transition:     4'0100 14'----1---00---- ->     4'0100 8'01000100
  transition:     4'0100 14'----1---01--0- ->     4'0100 8'01000100
  transition:     4'0100 14'----1---01--1- ->     4'1000 8'10000100
  transition:     4'0100 14'-------100---- ->     4'0100 8'01000100
  transition:     4'0100 14'-0-----101---- ->     4'1000 8'10000100
  transition:     4'0100 14'-1-----101---- ->     4'0100 8'01000100
  transition:     4'0100 14'------1-00---- ->     4'0100 8'01000100
  transition:     4'0100 14'-0----1-01---- ->     4'0100 8'01000100
  transition:     4'0100 14'-1----1-01---- ->     4'1000 8'10000100
  transition:     4'0100 14'---1----00---- ->     4'0100 8'01000100
  transition:     4'0100 14'---1----01-0-- ->     4'0000 8'00000100
  transition:     4'0100 14'---1----01-1-- ->     4'0010 8'00100100
  transition:     4'0100 14'--1-----00---- ->     4'0100 8'01000100
  transition:     4'0100 14'--1-----01---- ->     4'0000 8'00000100
  transition:     4'0100 14'--------1----- ->     4'0000 8'00000100
  transition:     4'0010 14'--0000000----- ->     4'0010 8'00100001
  transition:     4'0010 14'0----1--0----- ->     4'0010 8'00100001
  transition:     4'0010 14'1----1--0-0-00 ->     4'0010 8'00100001
  transition:     4'0010 14'1----1--0-0-01 ->     4'0100 8'01000001
  transition:     4'0010 14'1----1--0-0-1- ->     4'1000 8'10000001
  transition:     4'0010 14'1----1--0-1--- ->     4'0001 8'00010001
  transition:     4'0010 14'----1---00---- ->     4'0010 8'00100001
  transition:     4'0010 14'----1---01--0- ->     4'0100 8'01000001
  transition:     4'0010 14'----1---01--1- ->     4'1000 8'10000001
  transition:     4'0010 14'-------100---- ->     4'0010 8'00100001
  transition:     4'0010 14'-0-----101---- ->     4'1000 8'10000001
  transition:     4'0010 14'-1-----101---- ->     4'0100 8'01000001
  transition:     4'0010 14'------1-00---- ->     4'0010 8'00100001
  transition:     4'0010 14'-0----1-01---- ->     4'0100 8'01000001
  transition:     4'0010 14'-1----1-01---- ->     4'1000 8'10000001
  transition:     4'0010 14'---1----00---- ->     4'0010 8'00100001
  transition:     4'0010 14'---1----01-0-- ->     4'0000 8'00000001
  transition:     4'0010 14'---1----01-1-- ->     4'0010 8'00100001
  transition:     4'0010 14'--1-----00---- ->     4'0010 8'00100001
  transition:     4'0010 14'--1-----01---- ->     4'0000 8'00000001
  transition:     4'0010 14'--------1----- ->     4'0000 8'00000001
  transition:     4'0001 14'--0000000----- ->     4'0001 8'00011000
  transition:     4'0001 14'0----1--0----- ->     4'0001 8'00011000
  transition:     4'0001 14'1----1--0-0-00 ->     4'0010 8'00101000
  transition:     4'0001 14'1----1--0-0-01 ->     4'0100 8'01001000
  transition:     4'0001 14'1----1--0-0-1- ->     4'1000 8'10001000
  transition:     4'0001 14'1----1--0-1--- ->     4'0001 8'00011000
  transition:     4'0001 14'----1---00---- ->     4'0001 8'00011000
  transition:     4'0001 14'----1---01--0- ->     4'0100 8'01001000
  transition:     4'0001 14'----1---01--1- ->     4'1000 8'10001000
  transition:     4'0001 14'-------100---- ->     4'0001 8'00011000
  transition:     4'0001 14'-0-----101---- ->     4'1000 8'10001000
  transition:     4'0001 14'-1-----101---- ->     4'0100 8'01001000
  transition:     4'0001 14'------1-00---- ->     4'0001 8'00011000
  transition:     4'0001 14'-0----1-01---- ->     4'0100 8'01001000
  transition:     4'0001 14'-1----1-01---- ->     4'1000 8'10001000
  transition:     4'0001 14'---1----00---- ->     4'0001 8'00011000
  transition:     4'0001 14'---1----01-0-- ->     4'0000 8'00001000
  transition:     4'0001 14'---1----01-1-- ->     4'0010 8'00101000
  transition:     4'0001 14'--1-----00---- ->     4'0001 8'00011000
  transition:     4'0001 14'--1-----01---- ->     4'0000 8'00001000
  transition:     4'0001 14'--------1----- ->     4'0000 8'00001000
Extracting FSM `\ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.c_state' from module `\soc_core'.
  found $adff cell for state register: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procdff$16090
  root of input selection tree: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$0\c_state[4:0]
  found reset state: 5'00000 (from async reset)
  found ctrl input: \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.bit_controller.al
  found ctrl input: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14643_CMP
  found ctrl input: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14650_CMP
  found ctrl input: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14675_CMP
  found ctrl input: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14681_CMP
  found ctrl input: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14662_CMP
  found ctrl input: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14665_CMP
  found ctrl input: \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.bit_controller.cmd_ack
  found ctrl input: \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.cr [6]
  found state code: 5'10000
  found ctrl input: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$reduce_or$./designs/soc_core/src/i2c_master.v:568$2812_Y
  found state code: 5'01000
  found state code: 5'00010
  found state code: 5'00100
  found ctrl input: \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.cr [5]
  found ctrl input: \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.go
  found ctrl input: \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.cr [7]
  found ctrl input: \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.cr [4]
  found state code: 5'00001
  found ctrl output: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14681_CMP
  found ctrl output: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14675_CMP
  found ctrl output: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14665_CMP
  found ctrl output: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14662_CMP
  found ctrl output: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14650_CMP
  found ctrl output: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14643_CMP
  ctrl inputs: { \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.go $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$reduce_or$./designs/soc_core/src/i2c_master.v:568$2812_Y \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.bit_controller.al \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.bit_controller.cmd_ack \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.cr [7:4] }
  ctrl outputs: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$0\c_state[4:0] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14643_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14650_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14662_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14665_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14675_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14681_CMP }
  transition:    5'00000 8'0-0----- ->    5'00000 11'00000000100
  transition:    5'00000 8'1-0-0-00 ->    5'10000 11'10000000100
  transition:    5'00000 8'1-0-0-01 ->    5'00100 11'00100000100
  transition:    5'00000 8'1-0-0-1- ->    5'00010 11'00010000100
  transition:    5'00000 8'1-0-1--- ->    5'00001 11'00001000100
  transition:    5'00000 8'--1----- ->    5'00000 11'00000000100
  transition:    5'10000 8'--00---- ->    5'10000 11'10000100000
  transition:    5'10000 8'--01---- ->    5'00000 11'00000100000
  transition:    5'10000 8'--1----- ->    5'00000 11'00000100000
  transition:    5'01000 8'--00---- ->    5'01000 11'01000010000
  transition:    5'01000 8'--01-0-- ->    5'00000 11'00000010000
  transition:    5'01000 8'--01-1-- ->    5'10000 11'10000010000
  transition:    5'01000 8'--1----- ->    5'00000 11'00000010000
  transition:    5'00100 8'--00---- ->    5'00100 11'00100000001
  transition:    5'00100 8'-001---- ->    5'01000 11'01000000001
  transition:    5'00100 8'-101---- ->    5'00100 11'00100000001
  transition:    5'00100 8'--1----- ->    5'00000 11'00000000001
  transition:    5'00010 8'--00---- ->    5'00010 11'00010000010
  transition:    5'00010 8'-001---- ->    5'01000 11'01000000010
  transition:    5'00010 8'-101---- ->    5'00010 11'00010000010
  transition:    5'00010 8'--1----- ->    5'00000 11'00000000010
  transition:    5'00001 8'--00---- ->    5'00001 11'00001001000
  transition:    5'00001 8'--01--0- ->    5'00100 11'00100001000
  transition:    5'00001 8'--01--1- ->    5'00010 11'00010001000
  transition:    5'00001 8'--1----- ->    5'00000 11'00000001000
Extracting FSM `\ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.core_cmd' from module `\soc_core'.
  found $adff cell for state register: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procdff$16092
  root of input selection tree: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$0\core_cmd[3:0]
  found reset state: 4'0000 (from async reset)
  found ctrl input: \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.bit_controller.al
  found ctrl input: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14643_CMP
  found ctrl input: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14650_CMP
  found ctrl input: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14675_CMP
  found ctrl input: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14681_CMP
  found ctrl input: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14662_CMP
  found ctrl input: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14665_CMP
  found ctrl input: \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.bit_controller.cmd_ack
  found ctrl input: \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.cr [6]
  found state code: 4'0010
  found ctrl input: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$reduce_or$./designs/soc_core/src/i2c_master.v:568$2812_Y
  found state code: 4'0100
  found state code: 4'1000
  found ctrl input: \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.cr [5]
  found ctrl input: \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.go
  found ctrl input: \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.cr [7]
  found ctrl input: \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.cr [4]
  found state code: 4'0001
  found ctrl output: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$eq$./designs/soc_core/src/i2c_master.v:225$2791_Y
  found ctrl output: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15660_CMP
  found ctrl output: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15661_CMP
  found ctrl output: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15663_CMP
  ctrl inputs: { \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.go $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$reduce_or$./designs/soc_core/src/i2c_master.v:568$2812_Y $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14643_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14650_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14662_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14665_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14675_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14681_CMP \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.bit_controller.al \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.bit_controller.cmd_ack \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.cr [7:4] }
  ctrl outputs: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$0\core_cmd[3:0] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15663_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15661_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15660_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$eq$./designs/soc_core/src/i2c_master.v:225$2791_Y }
  transition:     4'0000 14'--0000000----- ->     4'0000 8'00000000
  transition:     4'0000 14'0----1--0----- ->     4'0000 8'00000000
  transition:     4'0000 14'1----1--0-0-00 ->     4'0010 8'00100000
  transition:     4'0000 14'1----1--0-0-01 ->     4'0100 8'01000000
  transition:     4'0000 14'1----1--0-0-1- ->     4'1000 8'10000000
  transition:     4'0000 14'1----1--0-1--- ->     4'0001 8'00010000
  transition:     4'0000 14'----1---00---- ->     4'0000 8'00000000
  transition:     4'0000 14'----1---01--0- ->     4'0100 8'01000000
  transition:     4'0000 14'----1---01--1- ->     4'1000 8'10000000
  transition:     4'0000 14'-------100---- ->     4'0000 8'00000000
  transition:     4'0000 14'-0-----101---- ->     4'1000 8'10000000
  transition:     4'0000 14'-1-----101---- ->     4'0100 8'01000000
  transition:     4'0000 14'------1-00---- ->     4'0000 8'00000000
  transition:     4'0000 14'-0----1-01---- ->     4'0100 8'01000000
  transition:     4'0000 14'-1----1-01---- ->     4'1000 8'10000000
  transition:     4'0000 14'---1----00---- ->     4'0000 8'00000000
  transition:     4'0000 14'---1----01-0-- ->     4'0000 8'00000000
  transition:     4'0000 14'---1----01-1-- ->     4'0010 8'00100000
  transition:     4'0000 14'--1-----00---- ->     4'0000 8'00000000
  transition:     4'0000 14'--1-----01---- ->     4'0000 8'00000000
  transition:     4'0000 14'--------1----- ->     4'0000 8'00000000
  transition:     4'1000 14'--0000000----- ->     4'1000 8'10000010
  transition:     4'1000 14'0----1--0----- ->     4'1000 8'10000010
  transition:     4'1000 14'1----1--0-0-00 ->     4'0010 8'00100010
  transition:     4'1000 14'1----1--0-0-01 ->     4'0100 8'01000010
  transition:     4'1000 14'1----1--0-0-1- ->     4'1000 8'10000010
  transition:     4'1000 14'1----1--0-1--- ->     4'0001 8'00010010
  transition:     4'1000 14'----1---00---- ->     4'1000 8'10000010
  transition:     4'1000 14'----1---01--0- ->     4'0100 8'01000010
  transition:     4'1000 14'----1---01--1- ->     4'1000 8'10000010
  transition:     4'1000 14'-------100---- ->     4'1000 8'10000010
  transition:     4'1000 14'-0-----101---- ->     4'1000 8'10000010
  transition:     4'1000 14'-1-----101---- ->     4'0100 8'01000010
  transition:     4'1000 14'------1-00---- ->     4'1000 8'10000010
  transition:     4'1000 14'-0----1-01---- ->     4'0100 8'01000010
  transition:     4'1000 14'-1----1-01---- ->     4'1000 8'10000010
  transition:     4'1000 14'---1----00---- ->     4'1000 8'10000010
  transition:     4'1000 14'---1----01-0-- ->     4'0000 8'00000010
  transition:     4'1000 14'---1----01-1-- ->     4'0010 8'00100010
  transition:     4'1000 14'--1-----00---- ->     4'1000 8'10000010
  transition:     4'1000 14'--1-----01---- ->     4'0000 8'00000010
  transition:     4'1000 14'--------1----- ->     4'0000 8'00000010
  transition:     4'0100 14'--0000000----- ->     4'0100 8'01000100
  transition:     4'0100 14'0----1--0----- ->     4'0100 8'01000100
  transition:     4'0100 14'1----1--0-0-00 ->     4'0010 8'00100100
  transition:     4'0100 14'1----1--0-0-01 ->     4'0100 8'01000100
  transition:     4'0100 14'1----1--0-0-1- ->     4'1000 8'10000100
  transition:     4'0100 14'1----1--0-1--- ->     4'0001 8'00010100
  transition:     4'0100 14'----1---00---- ->     4'0100 8'01000100
  transition:     4'0100 14'----1---01--0- ->     4'0100 8'01000100
  transition:     4'0100 14'----1---01--1- ->     4'1000 8'10000100
  transition:     4'0100 14'-------100---- ->     4'0100 8'01000100
  transition:     4'0100 14'-0-----101---- ->     4'1000 8'10000100
  transition:     4'0100 14'-1-----101---- ->     4'0100 8'01000100
  transition:     4'0100 14'------1-00---- ->     4'0100 8'01000100
  transition:     4'0100 14'-0----1-01---- ->     4'0100 8'01000100
  transition:     4'0100 14'-1----1-01---- ->     4'1000 8'10000100
  transition:     4'0100 14'---1----00---- ->     4'0100 8'01000100
  transition:     4'0100 14'---1----01-0-- ->     4'0000 8'00000100
  transition:     4'0100 14'---1----01-1-- ->     4'0010 8'00100100
  transition:     4'0100 14'--1-----00---- ->     4'0100 8'01000100
  transition:     4'0100 14'--1-----01---- ->     4'0000 8'00000100
  transition:     4'0100 14'--------1----- ->     4'0000 8'00000100
  transition:     4'0010 14'--0000000----- ->     4'0010 8'00100001
  transition:     4'0010 14'0----1--0----- ->     4'0010 8'00100001
  transition:     4'0010 14'1----1--0-0-00 ->     4'0010 8'00100001
  transition:     4'0010 14'1----1--0-0-01 ->     4'0100 8'01000001
  transition:     4'0010 14'1----1--0-0-1- ->     4'1000 8'10000001
  transition:     4'0010 14'1----1--0-1--- ->     4'0001 8'00010001
  transition:     4'0010 14'----1---00---- ->     4'0010 8'00100001
  transition:     4'0010 14'----1---01--0- ->     4'0100 8'01000001
  transition:     4'0010 14'----1---01--1- ->     4'1000 8'10000001
  transition:     4'0010 14'-------100---- ->     4'0010 8'00100001
  transition:     4'0010 14'-0-----101---- ->     4'1000 8'10000001
  transition:     4'0010 14'-1-----101---- ->     4'0100 8'01000001
  transition:     4'0010 14'------1-00---- ->     4'0010 8'00100001
  transition:     4'0010 14'-0----1-01---- ->     4'0100 8'01000001
  transition:     4'0010 14'-1----1-01---- ->     4'1000 8'10000001
  transition:     4'0010 14'---1----00---- ->     4'0010 8'00100001
  transition:     4'0010 14'---1----01-0-- ->     4'0000 8'00000001
  transition:     4'0010 14'---1----01-1-- ->     4'0010 8'00100001
  transition:     4'0010 14'--1-----00---- ->     4'0010 8'00100001
  transition:     4'0010 14'--1-----01---- ->     4'0000 8'00000001
  transition:     4'0010 14'--------1----- ->     4'0000 8'00000001
  transition:     4'0001 14'--0000000----- ->     4'0001 8'00011000
  transition:     4'0001 14'0----1--0----- ->     4'0001 8'00011000
  transition:     4'0001 14'1----1--0-0-00 ->     4'0010 8'00101000
  transition:     4'0001 14'1----1--0-0-01 ->     4'0100 8'01001000
  transition:     4'0001 14'1----1--0-0-1- ->     4'1000 8'10001000
  transition:     4'0001 14'1----1--0-1--- ->     4'0001 8'00011000
  transition:     4'0001 14'----1---00---- ->     4'0001 8'00011000
  transition:     4'0001 14'----1---01--0- ->     4'0100 8'01001000
  transition:     4'0001 14'----1---01--1- ->     4'1000 8'10001000
  transition:     4'0001 14'-------100---- ->     4'0001 8'00011000
  transition:     4'0001 14'-0-----101---- ->     4'1000 8'10001000
  transition:     4'0001 14'-1-----101---- ->     4'0100 8'01001000
  transition:     4'0001 14'------1-00---- ->     4'0001 8'00011000
  transition:     4'0001 14'-0----1-01---- ->     4'0100 8'01001000
  transition:     4'0001 14'-1----1-01---- ->     4'1000 8'10001000
  transition:     4'0001 14'---1----00---- ->     4'0001 8'00011000
  transition:     4'0001 14'---1----01-0-- ->     4'0000 8'00001000
  transition:     4'0001 14'---1----01-1-- ->     4'0010 8'00101000
  transition:     4'0001 14'--1-----00---- ->     4'0001 8'00011000
  transition:     4'0001 14'--1-----01---- ->     4'0000 8'00001000
  transition:     4'0001 14'--------1----- ->     4'0000 8'00001000
Extracting FSM `\ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q' from module `\soc_core'.
  found $adff cell for state register: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procdff$15818
  root of input selection tree: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$0\gen_mult_fast.mult_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.mult_en_internal
  found ctrl input: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6447_CMP
  found ctrl input: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6448_CMP
  found ctrl input: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6449_CMP
  found ctrl input: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6450_CMP
  found ctrl input: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$eq$./designs/soc_core/src/ibex_multdiv_fast.v:546$6011_Y
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6447_CMP
  found ctrl output: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6448_CMP
  found ctrl output: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6449_CMP
  found ctrl output: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6450_CMP
  ctrl inputs: { $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$eq$./designs/soc_core/src/ibex_multdiv_fast.v:546$6011_Y \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.mult_en_internal }
  ctrl outputs: { $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6450_CMP $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6449_CMP $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6448_CMP $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6447_CMP $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$0\gen_mult_fast.mult_state_q[1:0] }
  transition:       2'00 2'-0 ->       2'00 6'100000
  transition:       2'00 2'-1 ->       2'01 6'100001
  transition:       2'10 2'-0 ->       2'10 6'001010
  transition:       2'10 2'01 ->       2'11 6'001011
  transition:       2'10 2'11 ->       2'00 6'001000
  transition:       2'01 2'-0 ->       2'01 6'010001
  transition:       2'01 2'-1 ->       2'10 6'010010
  transition:       2'11 2'-0 ->       2'11 6'000111
  transition:       2'11 2'-1 ->       2'00 6'000100
Extracting FSM `\ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q' from module `\soc_core'.
  found $adff cell for state register: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procdff$15819
  root of input selection tree: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.div_en_internal
  found ctrl input: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6539_CMP
  found ctrl input: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6547_CMP
  found ctrl input: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6598_CMP
  found ctrl input: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6590_CMP
  found ctrl input: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6591_CMP
  found ctrl input: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6559_CMP
  found state code: 3'110
  found state code: 3'101
  found ctrl input: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$eq$./designs/soc_core/src/ibex_multdiv_fast.v:659$5996_Y
  found state code: 3'011
  found state code: 3'100
  found state code: 3'010
  found ctrl input: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$logic_and$./designs/soc_core/src/ibex_multdiv_fast.v:629$5985_Y
  found state code: 3'001
  found ctrl output: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6539_CMP
  found ctrl output: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6547_CMP
  found ctrl output: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6559_CMP
  found ctrl output: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6590_CMP
  found ctrl output: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6591_CMP
  found ctrl output: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6598_CMP
  found ctrl output: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6639_CMP
  ctrl inputs: { $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$eq$./designs/soc_core/src/ibex_multdiv_fast.v:659$5996_Y $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$logic_and$./designs/soc_core/src/ibex_multdiv_fast.v:629$5985_Y \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.div_en_internal }
  ctrl outputs: { $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6639_CMP $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6598_CMP $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6591_CMP $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6590_CMP $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6559_CMP $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6547_CMP $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6539_CMP $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0] }
  transition:      3'000 3'--0 ->      3'000 10'0000100000
  transition:      3'000 3'-01 ->      3'001 10'0000100001
  transition:      3'000 3'-11 ->      3'110 10'0000100110
  transition:      3'100 3'--0 ->      3'100 10'0000010100
  transition:      3'100 3'--1 ->      3'101 10'0000010101
  transition:      3'010 3'--0 ->      3'010 10'0001000010
  transition:      3'010 3'--1 ->      3'011 10'0001000011
  transition:      3'110 3'--0 ->      3'110 10'1000000110
  transition:      3'110 3'--1 ->      3'000 10'1000000000
  transition:      3'001 3'--0 ->      3'001 10'0010000001
  transition:      3'001 3'--1 ->      3'010 10'0010000010
  transition:      3'101 3'--0 ->      3'101 10'0000001101
  transition:      3'101 3'--1 ->      3'110 10'0000001110
  transition:      3'011 3'--0 ->      3'011 10'0100000011
  transition:      3'011 3'0-1 ->      3'011 10'0100000011
  transition:      3'011 3'1-1 ->      3'100 10'0100000100
Extracting FSM `\ibex_core.core.load_store_unit_i.data_type_q' from module `\soc_core'.
  found $adff cell for state register: $flatten\ibex_core.\core.\load_store_unit_i.$procdff$16103
  root of input selection tree: $flatten\ibex_core.\core.\load_store_unit_i.$0\data_type_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \ibex_core.core.load_store_unit_i.ctrl_update
  found ctrl input: $auto$opt_reduce.cc:134:opt_mux$16374
  found ctrl input: $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7335_CMP
  found ctrl input: $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7831_CMP
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15184_CMP
  found ctrl output: $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15183_CMP
  found ctrl output: $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15182_CMP [1]
  found ctrl output: $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15182_CMP [0]
  ctrl inputs: { $auto$opt_reduce.cc:134:opt_mux$16374 \ibex_core.core.load_store_unit_i.ctrl_update $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7831_CMP $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7335_CMP }
  ctrl outputs: { $flatten\ibex_core.\core.\load_store_unit_i.$0\data_type_q[1:0] $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15182_CMP $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15183_CMP $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15184_CMP }
  transition:       2'00 4'-0-- ->       2'00 6'000001
  transition:       2'00 4'01-- ->       2'00 6'000001
  transition:       2'00 4'1100 ->       2'00 6'000001
  transition:       2'00 4'111- ->       2'10 6'100001
  transition:       2'00 4'11-1 ->       2'01 6'010001
  transition:       2'10 4'-0-- ->       2'10 6'100100
  transition:       2'10 4'01-- ->       2'00 6'000100
  transition:       2'10 4'1100 ->       2'00 6'000100
  transition:       2'10 4'111- ->       2'10 6'100100
  transition:       2'10 4'11-1 ->       2'01 6'010100
  transition:       2'01 4'-0-- ->       2'01 6'010010
  transition:       2'01 4'01-- ->       2'00 6'000010
  transition:       2'01 4'1100 ->       2'00 6'000010
  transition:       2'01 4'111- ->       2'10 6'100010
  transition:       2'01 4'11-1 ->       2'01 6'010010

65.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\ibex_core.core.load_store_unit_i.data_type_q$16463' from module `\soc_core'.
Optimizing FSM `$fsm$\ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q$16454' from module `\soc_core'.
Optimizing FSM `$fsm$\ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$16448' from module `\soc_core'.
Optimizing FSM `$fsm$\ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.core_cmd$16442' from module `\soc_core'.
  Merging pattern 14'--1-----00---- and 14'--1-----01---- from group (0 0 8'00000000).
  Merging pattern 14'--1-----01---- and 14'--1-----00---- from group (0 0 8'00000000).
Optimizing FSM `$fsm$\ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.c_state$16434' from module `\soc_core'.
Optimizing FSM `$fsm$\ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.core_cmd$16428' from module `\soc_core'.
  Merging pattern 14'--1-----00---- and 14'--1-----01---- from group (0 0 8'00000000).
  Merging pattern 14'--1-----01---- and 14'--1-----00---- from group (0 0 8'00000000).
Optimizing FSM `$fsm$\ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.c_state$16420' from module `\soc_core'.

65.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..
Removed 110 unused cells and 112 unused wires.
<suppressed ~115 debug messages>

65.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.c_state$16420' from module `\soc_core'.
  Removing unused output signal $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$0\c_state[4:0] [0].
  Removing unused output signal $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$0\c_state[4:0] [1].
  Removing unused output signal $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$0\c_state[4:0] [2].
  Removing unused output signal $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$0\c_state[4:0] [3].
  Removing unused output signal $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$0\c_state[4:0] [4].
Optimizing FSM `$fsm$\ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.core_cmd$16428' from module `\soc_core'.
  Removing unused output signal $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$0\core_cmd[3:0] [0].
  Removing unused output signal $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$0\core_cmd[3:0] [1].
  Removing unused output signal $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$0\core_cmd[3:0] [2].
  Removing unused output signal $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$0\core_cmd[3:0] [3].
Optimizing FSM `$fsm$\ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.c_state$16434' from module `\soc_core'.
  Removing unused output signal $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$0\c_state[4:0] [0].
  Removing unused output signal $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$0\c_state[4:0] [1].
  Removing unused output signal $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$0\c_state[4:0] [2].
  Removing unused output signal $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$0\c_state[4:0] [3].
  Removing unused output signal $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$0\c_state[4:0] [4].
Optimizing FSM `$fsm$\ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.core_cmd$16442' from module `\soc_core'.
  Removing unused output signal $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$0\core_cmd[3:0] [0].
  Removing unused output signal $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$0\core_cmd[3:0] [1].
  Removing unused output signal $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$0\core_cmd[3:0] [2].
  Removing unused output signal $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$0\core_cmd[3:0] [3].
Optimizing FSM `$fsm$\ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$16448' from module `\soc_core'.
  Removing unused output signal $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$0\gen_mult_fast.mult_state_q[1:0] [0].
  Removing unused output signal $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$0\gen_mult_fast.mult_state_q[1:0] [1].
Optimizing FSM `$fsm$\ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q$16454' from module `\soc_core'.
  Removing unused output signal $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0] [0].
  Removing unused output signal $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0] [1].
  Removing unused output signal $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0] [2].
Optimizing FSM `$fsm$\ibex_core.core.load_store_unit_i.data_type_q$16463' from module `\soc_core'.
  Removing unused output signal $flatten\ibex_core.\core.\load_store_unit_i.$0\data_type_q[1:0] [0].
  Removing unused output signal $flatten\ibex_core.\core.\load_store_unit_i.$0\data_type_q[1:0] [1].

65.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.c_state$16420' from module `\soc_core' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000 -> -----1
  10000 -> ----1-
  01000 -> ---1--
  00100 -> --1---
  00010 -> -1----
  00001 -> 1-----
Recoding FSM `$fsm$\ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.core_cmd$16428' from module `\soc_core' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> ----1
  1000 -> ---1-
  0100 -> --1--
  0010 -> -1---
  0001 -> 1----
Recoding FSM `$fsm$\ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.c_state$16434' from module `\soc_core' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000 -> -----1
  10000 -> ----1-
  01000 -> ---1--
  00100 -> --1---
  00010 -> -1----
  00001 -> 1-----
Recoding FSM `$fsm$\ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.core_cmd$16442' from module `\soc_core' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> ----1
  1000 -> ---1-
  0100 -> --1--
  0010 -> -1---
  0001 -> 1----
Recoding FSM `$fsm$\ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$16448' from module `\soc_core' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q$16454' from module `\soc_core' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ------1
  100 -> -----1-
  010 -> ----1--
  110 -> ---1---
  001 -> --1----
  101 -> -1-----
  011 -> 1------
Recoding FSM `$fsm$\ibex_core.core.load_store_unit_i.data_type_q$16463' from module `\soc_core' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

65.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.c_state$16420' from module `soc_core':
-------------------------------------

  Information on FSM $fsm$\ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.c_state$16420 (\ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.c_state):

  Number of input signals:    8
  Number of output signals:   6
  Number of state bits:       6

  Input signals:
    0: \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.cr [4]
    1: \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.cr [5]
    2: \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.cr [6]
    3: \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.cr [7]
    4: \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.bit_controller.cmd_ack
    5: \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.bit_controller.al
    6: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$reduce_or$./designs/soc_core/src/i2c_master.v:568$2812_Y
    7: \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.go

  Output signals:
    0: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14681_CMP
    1: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14675_CMP
    2: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14665_CMP
    3: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14662_CMP
    4: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14650_CMP
    5: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14643_CMP

  State encoding:
    0:   6'-----1  <RESET STATE>
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 8'0-0-----   ->     0 6'000100
      1:     0 8'--1-----   ->     0 6'000100
      2:     0 8'1-0-0-00   ->     1 6'000100
      3:     0 8'1-0-0-01   ->     3 6'000100
      4:     0 8'1-0-0-1-   ->     4 6'000100
      5:     0 8'1-0-1---   ->     5 6'000100
      6:     1 8'--01----   ->     0 6'100000
      7:     1 8'--1-----   ->     0 6'100000
      8:     1 8'--00----   ->     1 6'100000
      9:     2 8'--01-0--   ->     0 6'010000
     10:     2 8'--1-----   ->     0 6'010000
     11:     2 8'--01-1--   ->     1 6'010000
     12:     2 8'--00----   ->     2 6'010000
     13:     3 8'--1-----   ->     0 6'000001
     14:     3 8'-001----   ->     2 6'000001
     15:     3 8'--00----   ->     3 6'000001
     16:     3 8'-101----   ->     3 6'000001
     17:     4 8'--1-----   ->     0 6'000010
     18:     4 8'-001----   ->     2 6'000010
     19:     4 8'--00----   ->     4 6'000010
     20:     4 8'-101----   ->     4 6'000010
     21:     5 8'--1-----   ->     0 6'001000
     22:     5 8'--01--0-   ->     3 6'001000
     23:     5 8'--01--1-   ->     4 6'001000
     24:     5 8'--00----   ->     5 6'001000

-------------------------------------

FSM `$fsm$\ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.core_cmd$16428' from module `soc_core':
-------------------------------------

  Information on FSM $fsm$\ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.core_cmd$16428 (\ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.core_cmd):

  Number of input signals:   14
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.cr [4]
    1: \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.cr [5]
    2: \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.cr [6]
    3: \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.cr [7]
    4: \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.bit_controller.cmd_ack
    5: \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.bit_controller.al
    6: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14681_CMP
    7: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14675_CMP
    8: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14665_CMP
    9: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14662_CMP
   10: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14650_CMP
   11: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14643_CMP
   12: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$reduce_or$./designs/soc_core/src/i2c_master.v:568$2812_Y
   13: \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.go

  Output signals:
    0: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$eq$./designs/soc_core/src/i2c_master.v:225$2791_Y
    1: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15660_CMP
    2: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15661_CMP
    3: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15663_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 14'---1----01-0--   ->     0 4'0000
      1:     0 14'-------100----   ->     0 4'0000
      2:     0 14'------1-00----   ->     0 4'0000
      3:     0 14'----1---00----   ->     0 4'0000
      4:     0 14'---1----00----   ->     0 4'0000
      5:     0 14'--0000000-----   ->     0 4'0000
      6:     0 14'0----1--0-----   ->     0 4'0000
      7:     0 14'--1-----0-----   ->     0 4'0000
      8:     0 14'--------1-----   ->     0 4'0000
      9:     0 14'1----1--0-0-1-   ->     1 4'0000
     10:     0 14'----1---01--1-   ->     1 4'0000
     11:     0 14'-0-----101----   ->     1 4'0000
     12:     0 14'-1----1-01----   ->     1 4'0000
     13:     0 14'1----1--0-0-01   ->     2 4'0000
     14:     0 14'----1---01--0-   ->     2 4'0000
     15:     0 14'-1-----101----   ->     2 4'0000
     16:     0 14'-0----1-01----   ->     2 4'0000
     17:     0 14'1----1--0-0-00   ->     3 4'0000
     18:     0 14'---1----01-1--   ->     3 4'0000
     19:     0 14'1----1--0-1---   ->     4 4'0000
     20:     1 14'---1----01-0--   ->     0 4'0010
     21:     1 14'--1-----01----   ->     0 4'0010
     22:     1 14'--------1-----   ->     0 4'0010
     23:     1 14'1----1--0-0-1-   ->     1 4'0010
     24:     1 14'----1---01--1-   ->     1 4'0010
     25:     1 14'-------100----   ->     1 4'0010
     26:     1 14'------1-00----   ->     1 4'0010
     27:     1 14'----1---00----   ->     1 4'0010
     28:     1 14'---1----00----   ->     1 4'0010
     29:     1 14'--1-----00----   ->     1 4'0010
     30:     1 14'-0-----101----   ->     1 4'0010
     31:     1 14'-1----1-01----   ->     1 4'0010
     32:     1 14'--0000000-----   ->     1 4'0010
     33:     1 14'0----1--0-----   ->     1 4'0010
     34:     1 14'1----1--0-0-01   ->     2 4'0010
     35:     1 14'----1---01--0-   ->     2 4'0010
     36:     1 14'-1-----101----   ->     2 4'0010
     37:     1 14'-0----1-01----   ->     2 4'0010
     38:     1 14'1----1--0-0-00   ->     3 4'0010
     39:     1 14'---1----01-1--   ->     3 4'0010
     40:     1 14'1----1--0-1---   ->     4 4'0010
     41:     2 14'---1----01-0--   ->     0 4'0100
     42:     2 14'--1-----01----   ->     0 4'0100
     43:     2 14'--------1-----   ->     0 4'0100
     44:     2 14'1----1--0-0-1-   ->     1 4'0100
     45:     2 14'----1---01--1-   ->     1 4'0100
     46:     2 14'-0-----101----   ->     1 4'0100
     47:     2 14'-1----1-01----   ->     1 4'0100
     48:     2 14'1----1--0-0-01   ->     2 4'0100
     49:     2 14'----1---01--0-   ->     2 4'0100
     50:     2 14'-------100----   ->     2 4'0100
     51:     2 14'------1-00----   ->     2 4'0100
     52:     2 14'----1---00----   ->     2 4'0100
     53:     2 14'---1----00----   ->     2 4'0100
     54:     2 14'--1-----00----   ->     2 4'0100
     55:     2 14'-1-----101----   ->     2 4'0100
     56:     2 14'-0----1-01----   ->     2 4'0100
     57:     2 14'--0000000-----   ->     2 4'0100
     58:     2 14'0----1--0-----   ->     2 4'0100
     59:     2 14'1----1--0-0-00   ->     3 4'0100
     60:     2 14'---1----01-1--   ->     3 4'0100
     61:     2 14'1----1--0-1---   ->     4 4'0100
     62:     3 14'---1----01-0--   ->     0 4'0001
     63:     3 14'--1-----01----   ->     0 4'0001
     64:     3 14'--------1-----   ->     0 4'0001
     65:     3 14'1----1--0-0-1-   ->     1 4'0001
     66:     3 14'----1---01--1-   ->     1 4'0001
     67:     3 14'-0-----101----   ->     1 4'0001
     68:     3 14'-1----1-01----   ->     1 4'0001
     69:     3 14'1----1--0-0-01   ->     2 4'0001
     70:     3 14'----1---01--0-   ->     2 4'0001
     71:     3 14'-1-----101----   ->     2 4'0001
     72:     3 14'-0----1-01----   ->     2 4'0001
     73:     3 14'1----1--0-0-00   ->     3 4'0001
     74:     3 14'---1----01-1--   ->     3 4'0001
     75:     3 14'-------100----   ->     3 4'0001
     76:     3 14'------1-00----   ->     3 4'0001
     77:     3 14'----1---00----   ->     3 4'0001
     78:     3 14'---1----00----   ->     3 4'0001
     79:     3 14'--1-----00----   ->     3 4'0001
     80:     3 14'--0000000-----   ->     3 4'0001
     81:     3 14'0----1--0-----   ->     3 4'0001
     82:     3 14'1----1--0-1---   ->     4 4'0001
     83:     4 14'---1----01-0--   ->     0 4'1000
     84:     4 14'--1-----01----   ->     0 4'1000
     85:     4 14'--------1-----   ->     0 4'1000
     86:     4 14'1----1--0-0-1-   ->     1 4'1000
     87:     4 14'----1---01--1-   ->     1 4'1000
     88:     4 14'-0-----101----   ->     1 4'1000
     89:     4 14'-1----1-01----   ->     1 4'1000
     90:     4 14'1----1--0-0-01   ->     2 4'1000
     91:     4 14'----1---01--0-   ->     2 4'1000
     92:     4 14'-1-----101----   ->     2 4'1000
     93:     4 14'-0----1-01----   ->     2 4'1000
     94:     4 14'1----1--0-0-00   ->     3 4'1000
     95:     4 14'---1----01-1--   ->     3 4'1000
     96:     4 14'1----1--0-1---   ->     4 4'1000
     97:     4 14'-------100----   ->     4 4'1000
     98:     4 14'------1-00----   ->     4 4'1000
     99:     4 14'----1---00----   ->     4 4'1000
    100:     4 14'---1----00----   ->     4 4'1000
    101:     4 14'--1-----00----   ->     4 4'1000
    102:     4 14'--0000000-----   ->     4 4'1000
    103:     4 14'0----1--0-----   ->     4 4'1000

-------------------------------------

FSM `$fsm$\ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.c_state$16434' from module `soc_core':
-------------------------------------

  Information on FSM $fsm$\ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.c_state$16434 (\ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.c_state):

  Number of input signals:    8
  Number of output signals:   6
  Number of state bits:       6

  Input signals:
    0: \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.cr [4]
    1: \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.cr [5]
    2: \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.cr [6]
    3: \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.cr [7]
    4: \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.bit_controller.cmd_ack
    5: \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.bit_controller.al
    6: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$reduce_or$./designs/soc_core/src/i2c_master.v:568$2812_Y
    7: \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.go

  Output signals:
    0: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14681_CMP
    1: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14675_CMP
    2: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14665_CMP
    3: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14662_CMP
    4: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14650_CMP
    5: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14643_CMP

  State encoding:
    0:   6'-----1  <RESET STATE>
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 8'0-0-----   ->     0 6'000100
      1:     0 8'--1-----   ->     0 6'000100
      2:     0 8'1-0-0-00   ->     1 6'000100
      3:     0 8'1-0-0-01   ->     3 6'000100
      4:     0 8'1-0-0-1-   ->     4 6'000100
      5:     0 8'1-0-1---   ->     5 6'000100
      6:     1 8'--01----   ->     0 6'100000
      7:     1 8'--1-----   ->     0 6'100000
      8:     1 8'--00----   ->     1 6'100000
      9:     2 8'--01-0--   ->     0 6'010000
     10:     2 8'--1-----   ->     0 6'010000
     11:     2 8'--01-1--   ->     1 6'010000
     12:     2 8'--00----   ->     2 6'010000
     13:     3 8'--1-----   ->     0 6'000001
     14:     3 8'-001----   ->     2 6'000001
     15:     3 8'--00----   ->     3 6'000001
     16:     3 8'-101----   ->     3 6'000001
     17:     4 8'--1-----   ->     0 6'000010
     18:     4 8'-001----   ->     2 6'000010
     19:     4 8'--00----   ->     4 6'000010
     20:     4 8'-101----   ->     4 6'000010
     21:     5 8'--1-----   ->     0 6'001000
     22:     5 8'--01--0-   ->     3 6'001000
     23:     5 8'--01--1-   ->     4 6'001000
     24:     5 8'--00----   ->     5 6'001000

-------------------------------------

FSM `$fsm$\ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.core_cmd$16442' from module `soc_core':
-------------------------------------

  Information on FSM $fsm$\ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.core_cmd$16442 (\ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.core_cmd):

  Number of input signals:   14
  Number of output signals:   4
  Number of state bits:       5

  Input signals:
    0: \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.cr [4]
    1: \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.cr [5]
    2: \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.cr [6]
    3: \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.cr [7]
    4: \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.bit_controller.cmd_ack
    5: \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.bit_controller.al
    6: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14681_CMP
    7: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14675_CMP
    8: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14665_CMP
    9: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14662_CMP
   10: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14650_CMP
   11: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14643_CMP
   12: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$reduce_or$./designs/soc_core/src/i2c_master.v:568$2812_Y
   13: \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.go

  Output signals:
    0: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$eq$./designs/soc_core/src/i2c_master.v:225$2791_Y
    1: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15660_CMP
    2: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15661_CMP
    3: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15663_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 14'---1----01-0--   ->     0 4'0000
      1:     0 14'-------100----   ->     0 4'0000
      2:     0 14'------1-00----   ->     0 4'0000
      3:     0 14'----1---00----   ->     0 4'0000
      4:     0 14'---1----00----   ->     0 4'0000
      5:     0 14'--0000000-----   ->     0 4'0000
      6:     0 14'0----1--0-----   ->     0 4'0000
      7:     0 14'--1-----0-----   ->     0 4'0000
      8:     0 14'--------1-----   ->     0 4'0000
      9:     0 14'1----1--0-0-1-   ->     1 4'0000
     10:     0 14'----1---01--1-   ->     1 4'0000
     11:     0 14'-0-----101----   ->     1 4'0000
     12:     0 14'-1----1-01----   ->     1 4'0000
     13:     0 14'1----1--0-0-01   ->     2 4'0000
     14:     0 14'----1---01--0-   ->     2 4'0000
     15:     0 14'-1-----101----   ->     2 4'0000
     16:     0 14'-0----1-01----   ->     2 4'0000
     17:     0 14'1----1--0-0-00   ->     3 4'0000
     18:     0 14'---1----01-1--   ->     3 4'0000
     19:     0 14'1----1--0-1---   ->     4 4'0000
     20:     1 14'---1----01-0--   ->     0 4'0010
     21:     1 14'--1-----01----   ->     0 4'0010
     22:     1 14'--------1-----   ->     0 4'0010
     23:     1 14'1----1--0-0-1-   ->     1 4'0010
     24:     1 14'----1---01--1-   ->     1 4'0010
     25:     1 14'-------100----   ->     1 4'0010
     26:     1 14'------1-00----   ->     1 4'0010
     27:     1 14'----1---00----   ->     1 4'0010
     28:     1 14'---1----00----   ->     1 4'0010
     29:     1 14'--1-----00----   ->     1 4'0010
     30:     1 14'-0-----101----   ->     1 4'0010
     31:     1 14'-1----1-01----   ->     1 4'0010
     32:     1 14'--0000000-----   ->     1 4'0010
     33:     1 14'0----1--0-----   ->     1 4'0010
     34:     1 14'1----1--0-0-01   ->     2 4'0010
     35:     1 14'----1---01--0-   ->     2 4'0010
     36:     1 14'-1-----101----   ->     2 4'0010
     37:     1 14'-0----1-01----   ->     2 4'0010
     38:     1 14'1----1--0-0-00   ->     3 4'0010
     39:     1 14'---1----01-1--   ->     3 4'0010
     40:     1 14'1----1--0-1---   ->     4 4'0010
     41:     2 14'---1----01-0--   ->     0 4'0100
     42:     2 14'--1-----01----   ->     0 4'0100
     43:     2 14'--------1-----   ->     0 4'0100
     44:     2 14'1----1--0-0-1-   ->     1 4'0100
     45:     2 14'----1---01--1-   ->     1 4'0100
     46:     2 14'-0-----101----   ->     1 4'0100
     47:     2 14'-1----1-01----   ->     1 4'0100
     48:     2 14'1----1--0-0-01   ->     2 4'0100
     49:     2 14'----1---01--0-   ->     2 4'0100
     50:     2 14'-------100----   ->     2 4'0100
     51:     2 14'------1-00----   ->     2 4'0100
     52:     2 14'----1---00----   ->     2 4'0100
     53:     2 14'---1----00----   ->     2 4'0100
     54:     2 14'--1-----00----   ->     2 4'0100
     55:     2 14'-1-----101----   ->     2 4'0100
     56:     2 14'-0----1-01----   ->     2 4'0100
     57:     2 14'--0000000-----   ->     2 4'0100
     58:     2 14'0----1--0-----   ->     2 4'0100
     59:     2 14'1----1--0-0-00   ->     3 4'0100
     60:     2 14'---1----01-1--   ->     3 4'0100
     61:     2 14'1----1--0-1---   ->     4 4'0100
     62:     3 14'---1----01-0--   ->     0 4'0001
     63:     3 14'--1-----01----   ->     0 4'0001
     64:     3 14'--------1-----   ->     0 4'0001
     65:     3 14'1----1--0-0-1-   ->     1 4'0001
     66:     3 14'----1---01--1-   ->     1 4'0001
     67:     3 14'-0-----101----   ->     1 4'0001
     68:     3 14'-1----1-01----   ->     1 4'0001
     69:     3 14'1----1--0-0-01   ->     2 4'0001
     70:     3 14'----1---01--0-   ->     2 4'0001
     71:     3 14'-1-----101----   ->     2 4'0001
     72:     3 14'-0----1-01----   ->     2 4'0001
     73:     3 14'1----1--0-0-00   ->     3 4'0001
     74:     3 14'---1----01-1--   ->     3 4'0001
     75:     3 14'-------100----   ->     3 4'0001
     76:     3 14'------1-00----   ->     3 4'0001
     77:     3 14'----1---00----   ->     3 4'0001
     78:     3 14'---1----00----   ->     3 4'0001
     79:     3 14'--1-----00----   ->     3 4'0001
     80:     3 14'--0000000-----   ->     3 4'0001
     81:     3 14'0----1--0-----   ->     3 4'0001
     82:     3 14'1----1--0-1---   ->     4 4'0001
     83:     4 14'---1----01-0--   ->     0 4'1000
     84:     4 14'--1-----01----   ->     0 4'1000
     85:     4 14'--------1-----   ->     0 4'1000
     86:     4 14'1----1--0-0-1-   ->     1 4'1000
     87:     4 14'----1---01--1-   ->     1 4'1000
     88:     4 14'-0-----101----   ->     1 4'1000
     89:     4 14'-1----1-01----   ->     1 4'1000
     90:     4 14'1----1--0-0-01   ->     2 4'1000
     91:     4 14'----1---01--0-   ->     2 4'1000
     92:     4 14'-1-----101----   ->     2 4'1000
     93:     4 14'-0----1-01----   ->     2 4'1000
     94:     4 14'1----1--0-0-00   ->     3 4'1000
     95:     4 14'---1----01-1--   ->     3 4'1000
     96:     4 14'1----1--0-1---   ->     4 4'1000
     97:     4 14'-------100----   ->     4 4'1000
     98:     4 14'------1-00----   ->     4 4'1000
     99:     4 14'----1---00----   ->     4 4'1000
    100:     4 14'---1----00----   ->     4 4'1000
    101:     4 14'--1-----00----   ->     4 4'1000
    102:     4 14'--0000000-----   ->     4 4'1000
    103:     4 14'0----1--0-----   ->     4 4'1000

-------------------------------------

FSM `$fsm$\ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$16448' from module `soc_core':
-------------------------------------

  Information on FSM $fsm$\ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$16448 (\ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q):

  Number of input signals:    2
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.mult_en_internal
    1: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$eq$./designs/soc_core/src/ibex_multdiv_fast.v:546$6011_Y

  Output signals:
    0: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6447_CMP
    1: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6448_CMP
    2: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6449_CMP
    3: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6450_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'-0   ->     0 4'1000
      1:     0 2'-1   ->     2 4'1000
      2:     1 2'11   ->     0 4'0010
      3:     1 2'-0   ->     1 4'0010
      4:     1 2'01   ->     3 4'0010
      5:     2 2'-1   ->     1 4'0100
      6:     2 2'-0   ->     2 4'0100
      7:     3 2'-1   ->     0 4'0001
      8:     3 2'-0   ->     3 4'0001

-------------------------------------

FSM `$fsm$\ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q$16454' from module `soc_core':
-------------------------------------

  Information on FSM $fsm$\ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q$16454 (\ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q):

  Number of input signals:    3
  Number of output signals:   7
  Number of state bits:       7

  Input signals:
    0: \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.div_en_internal
    1: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$logic_and$./designs/soc_core/src/ibex_multdiv_fast.v:629$5985_Y
    2: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$eq$./designs/soc_core/src/ibex_multdiv_fast.v:659$5996_Y

  Output signals:
    0: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6539_CMP
    1: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6547_CMP
    2: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6559_CMP
    3: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6590_CMP
    4: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6591_CMP
    5: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6598_CMP
    6: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6639_CMP

  State encoding:
    0:  7'------1  <RESET STATE>
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'--0   ->     0 7'0000100
      1:     0 3'-11   ->     3 7'0000100
      2:     0 3'-01   ->     4 7'0000100
      3:     1 3'--0   ->     1 7'0000010
      4:     1 3'--1   ->     5 7'0000010
      5:     2 3'--0   ->     2 7'0001000
      6:     2 3'--1   ->     6 7'0001000
      7:     3 3'--1   ->     0 7'1000000
      8:     3 3'--0   ->     3 7'1000000
      9:     4 3'--1   ->     2 7'0010000
     10:     4 3'--0   ->     4 7'0010000
     11:     5 3'--1   ->     3 7'0000001
     12:     5 3'--0   ->     5 7'0000001
     13:     6 3'1-1   ->     1 7'0100000
     14:     6 3'--0   ->     6 7'0100000
     15:     6 3'0-1   ->     6 7'0100000

-------------------------------------

FSM `$fsm$\ibex_core.core.load_store_unit_i.data_type_q$16463' from module `soc_core':
-------------------------------------

  Information on FSM $fsm$\ibex_core.core.load_store_unit_i.data_type_q$16463 (\ibex_core.core.load_store_unit_i.data_type_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       3

  Input signals:
    0: $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7335_CMP
    1: $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7831_CMP
    2: \ibex_core.core.load_store_unit_i.ctrl_update
    3: $auto$opt_reduce.cc:134:opt_mux$16374

  Output signals:
    0: $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15184_CMP
    1: $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15183_CMP
    2: $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15182_CMP [0]
    3: $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15182_CMP [1]

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'1100   ->     0 4'0001
      1:     0 4'-0--   ->     0 4'0001
      2:     0 4'01--   ->     0 4'0001
      3:     0 4'111-   ->     1 4'0001
      4:     0 4'11-1   ->     2 4'0001
      5:     1 4'1100   ->     0 4'0100
      6:     1 4'01--   ->     0 4'0100
      7:     1 4'111-   ->     1 4'0100
      8:     1 4'-0--   ->     1 4'0100
      9:     1 4'11-1   ->     2 4'0100
     10:     2 4'1100   ->     0 4'0010
     11:     2 4'01--   ->     0 4'0010
     12:     2 4'111-   ->     1 4'0010
     13:     2 4'11-1   ->     2 4'0010
     14:     2 4'-0--   ->     2 4'0010

-------------------------------------

65.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.c_state$16420' from module `\soc_core'.
Mapping FSM `$fsm$\ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.core_cmd$16428' from module `\soc_core'.
Mapping FSM `$fsm$\ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.c_state$16434' from module `\soc_core'.
Mapping FSM `$fsm$\ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.core_cmd$16442' from module `\soc_core'.
Mapping FSM `$fsm$\ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$16448' from module `\soc_core'.
Mapping FSM `$fsm$\ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q$16454' from module `\soc_core'.
Mapping FSM `$fsm$\ibex_core.core.load_store_unit_i.data_type_q$16463' from module `\soc_core'.

65.9. Executing OPT pass (performing simple optimizations).

65.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.
<suppressed ~49 debug messages>

65.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
<suppressed ~225 debug messages>
Removed a total of 75 cells.

65.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~649 debug messages>

65.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc_core.
Performed a total of 0 changes.

65.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
Removed a total of 0 cells.

65.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\ibex_core.\core.\load_store_unit_i.$procdff$16106 ($adff) from module soc_core (D = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31:8], Q = \ibex_core.core.load_store_unit_i.rdata_q).
Adding EN signal on $flatten\ibex_core.\core.\load_store_unit_i.$procdff$16105 ($adff) from module soc_core (D = \ibex_core.core.load_store_unit_i.lsu_we_i, Q = \ibex_core.core.load_store_unit_i.data_we_q).
Adding EN signal on $flatten\ibex_core.\core.\load_store_unit_i.$procdff$16104 ($adff) from module soc_core (D = \ibex_core.core.load_store_unit_i.lsu_sign_ext_i, Q = \ibex_core.core.load_store_unit_i.data_sign_ext_q).
Adding EN signal on $flatten\ibex_core.\core.\load_store_unit_i.$procdff$16102 ($adff) from module soc_core (D = \ibex_core.core.ex_block_i.alu_adder_result_ext [2:1], Q = \ibex_core.core.load_store_unit_i.rdata_offset_q).
Adding EN signal on $flatten\ibex_core.\core.\load_store_unit_i.$procdff$16101 ($adff) from module soc_core (D = \ibex_core.core.ex_block_i.alu_adder_result_ext [32:1], Q = \ibex_core.core.load_store_unit_i.addr_last_q).
Adding EN signal on $flatten\ibex_core.\core.\load_store_unit_i.$procdff$16100 ($adff) from module soc_core (D = \ibex_core.core.load_store_unit_i.ls_fsm_ns, Q = \ibex_core.core.load_store_unit_i.ls_fsm_cs).
Adding EN signal on $flatten\ibex_core.\core.\load_store_unit_i.$procdff$16099 ($adff) from module soc_core (D = \ibex_core.core.load_store_unit_i.lsu_err_d, Q = \ibex_core.core.load_store_unit_i.lsu_err_q).
Adding EN signal on $flatten\ibex_core.\core.\load_store_unit_i.$procdff$16098 ($adff) from module soc_core (D = \ibex_core.core.load_store_unit_i.pmp_err_d, Q = \ibex_core.core.load_store_unit_i.pmp_err_q).
Adding EN signal on $flatten\ibex_core.\core.\load_store_unit_i.$procdff$16097 ($adff) from module soc_core (D = \ibex_core.core.load_store_unit_i.handle_misaligned_d, Q = \ibex_core.core.load_store_unit_i.handle_misaligned_q).
Adding EN signal on $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$15839 ($dff) from module soc_core (D = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_d, Q = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q).
Adding SRST signal on $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$15837 ($dff) from module soc_core (D = $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procmux$6768_Y, Q = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [0], rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$17195 ($sdff) from module soc_core (D = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_d [0], Q = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [0]).
Adding SRST signal on $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$15836 ($dff) from module soc_core (D = $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procmux$6774_Y, Q = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [31:0], rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$17197 ($sdff) from module soc_core (D = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d [31:0], Q = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [31:0]).
Adding SRST signal on $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$15835 ($dff) from module soc_core (D = $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procmux$6756_Y, Q = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$17199 ($sdff) from module soc_core (D = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_d [1], Q = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [1]).
Adding SRST signal on $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$15834 ($dff) from module soc_core (D = $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procmux$6762_Y, Q = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [63:32], rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$17201 ($sdff) from module soc_core (D = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_d [63:32], Q = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [63:32]).
Adding SRST signal on $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$15833 ($dff) from module soc_core (D = $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procmux$6744_Y, Q = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [2], rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$17203 ($sdff) from module soc_core (D = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_pmp_err_q [0], Q = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_q [2]).
Adding SRST signal on $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procdff$15832 ($dff) from module soc_core (D = $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$procmux$6750_Y, Q = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [95:64], rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$17205 ($sdff) from module soc_core (D = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i, Q = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [95:64]).
Adding EN signal on $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$procdff$15916 ($dff) from module soc_core (D = $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$./designs/soc_core/src/ibex_prefetch_buffer.v:149$5761_Y [1:0], Q = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [1:0]).
Adding EN signal on $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$procdff$15916 ($dff) from module soc_core (D = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr [31:2], Q = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [31:2]).
Adding SRST signal on $auto$ff.cc:262:slice$17207 ($dffe) from module soc_core (D = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [0], Q = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [0], rval = 1'0).
Adding EN signal on $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$procdff$15915 ($dff) from module soc_core (D = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d, Q = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q).
Adding EN signal on $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$procdff$15914 ($adff) from module soc_core (D = { 1'0 \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_pmp_err_q [1] }, Q = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_pmp_err_q).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$17216 ($adffe) from module soc_core.
Adding EN signal on $flatten\ibex_core.\core.\if_stage_i.$procdff$15967 ($dff) from module soc_core (D = { \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q 1'0 }, Q = \ibex_core.core.if_stage_i.pc_id_o).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17218 ($dffe) from module soc_core.
Adding EN signal on $flatten\ibex_core.\core.\if_stage_i.$procdff$15966 ($dff) from module soc_core (D = \ibex_core.core.if_stage_i.illegal_c_insn, Q = \ibex_core.core.if_stage_i.illegal_c_insn_id_o).
Adding EN signal on $flatten\ibex_core.\core.\if_stage_i.$procdff$15965 ($dff) from module soc_core (D = \ibex_core.core.if_stage_i.fetch_err_plus2, Q = \ibex_core.core.if_stage_i.instr_fetch_err_plus2_o).
Adding SRST signal on $auto$ff.cc:262:slice$17221 ($dffe) from module soc_core (D = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.err_plus2, Q = \ibex_core.core.if_stage_i.instr_fetch_err_plus2_o, rval = 1'0).
Adding EN signal on $flatten\ibex_core.\core.\if_stage_i.$procdff$15964 ($dff) from module soc_core (D = \ibex_core.core.if_stage_i.fetch_err, Q = \ibex_core.core.if_stage_i.instr_fetch_err_o).
Adding EN signal on $flatten\ibex_core.\core.\if_stage_i.$procdff$15963 ($dff) from module soc_core (D = \ibex_core.core.if_stage_i.instr_is_compressed, Q = \ibex_core.core.if_stage_i.instr_is_compressed_id_o).
Adding EN signal on $flatten\ibex_core.\core.\if_stage_i.$procdff$15962 ($dff) from module soc_core (D = \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [15:0], Q = \ibex_core.core.if_stage_i.instr_rdata_c_id_o).
Adding EN signal on $flatten\ibex_core.\core.\if_stage_i.$procdff$15961 ($dff) from module soc_core (D = \ibex_core.core.if_stage_i.instr_decompressed, Q = \ibex_core.core.if_stage_i.instr_rdata_alu_id_o).
Adding EN signal on $flatten\ibex_core.\core.\if_stage_i.$procdff$15960 ($dff) from module soc_core (D = \ibex_core.core.if_stage_i.instr_decompressed, Q = \ibex_core.core.if_stage_i.instr_rdata_id_o).
Adding EN signal on $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procdff$15842 ($adff) from module soc_core (D = \ibex_core.core.id_stage_i.controller_i.debug_mode_d, Q = \ibex_core.core.id_stage_i.controller_i.debug_mode_q).
Adding EN signal on $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procdff$15841 ($adff) from module soc_core (D = \ibex_core.core.id_stage_i.controller_i.nmi_mode_d, Q = \ibex_core.core.id_stage_i.controller_i.nmi_mode_q).
Adding EN signal on $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procdff$15840 ($adff) from module soc_core (D = \ibex_core.core.id_stage_i.controller_i.ctrl_fsm_ns, Q = \ibex_core.core.id_stage_i.controller_i.ctrl_fsm_cs).
Adding EN signal on $flatten\ibex_core.\core.\id_stage_i.$procdff$15987 ($adff) from module soc_core (D = $flatten\ibex_core.\core.\id_stage_i.$2\id_fsm_d[0:0], Q = \ibex_core.core.id_stage_i.id_fsm_q).
Adding EN signal on $flatten\ibex_core.\core.\id_stage_i.$procdff$15986 ($adff) from module soc_core (D = \ibex_core.core.id_stage_i.imd_val_d_ex_i [67:34], Q = \ibex_core.core.id_stage_i.imd_val_q [67:34]).
Adding EN signal on $flatten\ibex_core.\core.\id_stage_i.$procdff$15985 ($adff) from module soc_core (D = \ibex_core.core.id_stage_i.imd_val_d_ex_i [33:32], Q = \ibex_core.core.id_stage_i.imd_val_q [33:32]).
Adding EN signal on $flatten\ibex_core.\core.\id_stage_i.$procdff$15985 ($adff) from module soc_core (D = \ibex_core.core.id_stage_i.imd_val_d_ex_i [31:0], Q = \ibex_core.core.id_stage_i.imd_val_q [31:0]).
Adding EN signal on $flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$procdff$16045 ($adff) from module soc_core (D = \ibex_core.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \ibex_core.core.gen_regfile_ff.register_file_i.rf_reg_q [31:0]).
Adding EN signal on $flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$procdff$16044 ($adff) from module soc_core (D = \ibex_core.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \ibex_core.core.gen_regfile_ff.register_file_i.rf_reg_q [63:32]).
Adding EN signal on $flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$procdff$16043 ($adff) from module soc_core (D = \ibex_core.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \ibex_core.core.gen_regfile_ff.register_file_i.rf_reg_q [95:64]).
Adding EN signal on $flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$procdff$16042 ($adff) from module soc_core (D = \ibex_core.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \ibex_core.core.gen_regfile_ff.register_file_i.rf_reg_q [127:96]).
Adding EN signal on $flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$procdff$16041 ($adff) from module soc_core (D = \ibex_core.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \ibex_core.core.gen_regfile_ff.register_file_i.rf_reg_q [159:128]).
Adding EN signal on $flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$procdff$16040 ($adff) from module soc_core (D = \ibex_core.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \ibex_core.core.gen_regfile_ff.register_file_i.rf_reg_q [191:160]).
Adding EN signal on $flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$procdff$16039 ($adff) from module soc_core (D = \ibex_core.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \ibex_core.core.gen_regfile_ff.register_file_i.rf_reg_q [223:192]).
Adding EN signal on $flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$procdff$16038 ($adff) from module soc_core (D = \ibex_core.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \ibex_core.core.gen_regfile_ff.register_file_i.rf_reg_q [255:224]).
Adding EN signal on $flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$procdff$16037 ($adff) from module soc_core (D = \ibex_core.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \ibex_core.core.gen_regfile_ff.register_file_i.rf_reg_q [287:256]).
Adding EN signal on $flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$procdff$16036 ($adff) from module soc_core (D = \ibex_core.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \ibex_core.core.gen_regfile_ff.register_file_i.rf_reg_q [319:288]).
Adding EN signal on $flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$procdff$16035 ($adff) from module soc_core (D = \ibex_core.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \ibex_core.core.gen_regfile_ff.register_file_i.rf_reg_q [351:320]).
Adding EN signal on $flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$procdff$16034 ($adff) from module soc_core (D = \ibex_core.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \ibex_core.core.gen_regfile_ff.register_file_i.rf_reg_q [383:352]).
Adding EN signal on $flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$procdff$16033 ($adff) from module soc_core (D = \ibex_core.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \ibex_core.core.gen_regfile_ff.register_file_i.rf_reg_q [415:384]).
Adding EN signal on $flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$procdff$16032 ($adff) from module soc_core (D = \ibex_core.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \ibex_core.core.gen_regfile_ff.register_file_i.rf_reg_q [447:416]).
Adding EN signal on $flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$procdff$16031 ($adff) from module soc_core (D = \ibex_core.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \ibex_core.core.gen_regfile_ff.register_file_i.rf_reg_q [479:448]).
Adding EN signal on $flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$procdff$16030 ($adff) from module soc_core (D = \ibex_core.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \ibex_core.core.gen_regfile_ff.register_file_i.rf_reg_q [511:480]).
Adding EN signal on $flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$procdff$16029 ($adff) from module soc_core (D = \ibex_core.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \ibex_core.core.gen_regfile_ff.register_file_i.rf_reg_q [543:512]).
Adding EN signal on $flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$procdff$16028 ($adff) from module soc_core (D = \ibex_core.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \ibex_core.core.gen_regfile_ff.register_file_i.rf_reg_q [575:544]).
Adding EN signal on $flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$procdff$16027 ($adff) from module soc_core (D = \ibex_core.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \ibex_core.core.gen_regfile_ff.register_file_i.rf_reg_q [607:576]).
Adding EN signal on $flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$procdff$16026 ($adff) from module soc_core (D = \ibex_core.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \ibex_core.core.gen_regfile_ff.register_file_i.rf_reg_q [639:608]).
Adding EN signal on $flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$procdff$16025 ($adff) from module soc_core (D = \ibex_core.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \ibex_core.core.gen_regfile_ff.register_file_i.rf_reg_q [671:640]).
Adding EN signal on $flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$procdff$16024 ($adff) from module soc_core (D = \ibex_core.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \ibex_core.core.gen_regfile_ff.register_file_i.rf_reg_q [703:672]).
Adding EN signal on $flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$procdff$16023 ($adff) from module soc_core (D = \ibex_core.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \ibex_core.core.gen_regfile_ff.register_file_i.rf_reg_q [735:704]).
Adding EN signal on $flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$procdff$16022 ($adff) from module soc_core (D = \ibex_core.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \ibex_core.core.gen_regfile_ff.register_file_i.rf_reg_q [767:736]).
Adding EN signal on $flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$procdff$16021 ($adff) from module soc_core (D = \ibex_core.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \ibex_core.core.gen_regfile_ff.register_file_i.rf_reg_q [799:768]).
Adding EN signal on $flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$procdff$16020 ($adff) from module soc_core (D = \ibex_core.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \ibex_core.core.gen_regfile_ff.register_file_i.rf_reg_q [831:800]).
Adding EN signal on $flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$procdff$16019 ($adff) from module soc_core (D = \ibex_core.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \ibex_core.core.gen_regfile_ff.register_file_i.rf_reg_q [863:832]).
Adding EN signal on $flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$procdff$16018 ($adff) from module soc_core (D = \ibex_core.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \ibex_core.core.gen_regfile_ff.register_file_i.rf_reg_q [895:864]).
Adding EN signal on $flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$procdff$16017 ($adff) from module soc_core (D = \ibex_core.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \ibex_core.core.gen_regfile_ff.register_file_i.rf_reg_q [927:896]).
Adding EN signal on $flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$procdff$16016 ($adff) from module soc_core (D = \ibex_core.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \ibex_core.core.gen_regfile_ff.register_file_i.rf_reg_q [959:928]).
Adding EN signal on $flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$procdff$16015 ($adff) from module soc_core (D = \ibex_core.core.gen_regfile_ff.register_file_i.wdata_a_i, Q = \ibex_core.core.gen_regfile_ff.register_file_i.rf_reg_q [991:960]).
Adding EN signal on $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procdff$15823 ($adff) from module soc_core (D = \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.div_counter_d, Q = \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.div_counter_q).
Adding EN signal on $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procdff$15822 ($adff) from module soc_core (D = \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_d, Q = \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_quotient_q).
Adding EN signal on $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procdff$15821 ($adff) from module soc_core (D = \ibex_core.core.ex_block_i.alu_i.is_equal, Q = \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.div_by_zero_q).
Adding EN signal on $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procdff$15820 ($adff) from module soc_core (D = $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$ternary$./designs/soc_core/src/ibex_multdiv_fast.v:642$5991_Y, Q = \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_numerator_q).
Adding EN signal on $flatten\ibex_core.\core.\cs_registers_i.\u_mtvec_csr.$procdff$16136 ($adff) from module soc_core (D = \ibex_core.core.cs_registers_i.u_mtvec_csr.wr_data_i, Q = \ibex_core.core.cs_registers_i.u_mtvec_csr.rdata_q).
Adding EN signal on $flatten\ibex_core.\core.\cs_registers_i.\u_mtval_csr.$procdff$15803 ($adff) from module soc_core (D = \ibex_core.core.cs_registers_i.u_mtval_csr.wr_data_i, Q = \ibex_core.core.cs_registers_i.u_mtval_csr.rdata_q).
Adding EN signal on $flatten\ibex_core.\core.\cs_registers_i.\u_mstatus_csr.$procdff$16052 ($adff) from module soc_core (D = { \ibex_core.core.cs_registers_i.csr_wdata_int [17] \ibex_core.core.cs_registers_i.csr_wdata_int [21] }, Q = \ibex_core.core.cs_registers_i.u_mstatus_csr.rdata_q [1:0]).
Adding EN signal on $flatten\ibex_core.\core.\cs_registers_i.\u_mstatus_csr.$procdff$16052 ($adff) from module soc_core (D = \ibex_core.core.cs_registers_i.u_mstatus_csr.wr_data_i [5:2], Q = \ibex_core.core.cs_registers_i.u_mstatus_csr.rdata_q [5:2]).
Adding EN signal on $flatten\ibex_core.\core.\cs_registers_i.\u_mstack_epc_csr.$procdff$15803 ($adff) from module soc_core (D = \ibex_core.core.cs_registers_i.u_mepc_csr.rdata_q, Q = \ibex_core.core.cs_registers_i.u_mstack_epc_csr.rdata_q).
Adding EN signal on $flatten\ibex_core.\core.\cs_registers_i.\u_mstack_csr.$procdff$15802 ($adff) from module soc_core (D = \ibex_core.core.cs_registers_i.u_mstatus_csr.rdata_q [4:2], Q = \ibex_core.core.cs_registers_i.u_mstack_csr.rdata_q).
Adding EN signal on $flatten\ibex_core.\core.\cs_registers_i.\u_mstack_cause_csr.$procdff$15805 ($adff) from module soc_core (D = \ibex_core.core.cs_registers_i.u_mcause_csr.rdata_q, Q = \ibex_core.core.cs_registers_i.u_mstack_cause_csr.rdata_q).
Adding EN signal on $flatten\ibex_core.\core.\cs_registers_i.\u_mscratch_csr.$procdff$15803 ($adff) from module soc_core (D = \ibex_core.core.cs_registers_i.csr_wdata_int, Q = \ibex_core.core.cs_registers_i.u_mscratch_csr.rdata_q).
Adding EN signal on $flatten\ibex_core.\core.\cs_registers_i.\u_mie_csr.$procdff$16135 ($adff) from module soc_core (D = { \ibex_core.core.cs_registers_i.csr_wdata_int [3] \ibex_core.core.cs_registers_i.csr_wdata_int [7] \ibex_core.core.cs_registers_i.csr_wdata_int [11] \ibex_core.core.cs_registers_i.csr_wdata_int [30:16] }, Q = \ibex_core.core.cs_registers_i.u_mie_csr.rdata_q).
Adding EN signal on $flatten\ibex_core.\core.\cs_registers_i.\u_mepc_csr.$procdff$15803 ($adff) from module soc_core (D = \ibex_core.core.cs_registers_i.u_mepc_csr.wr_data_i, Q = \ibex_core.core.cs_registers_i.u_mepc_csr.rdata_q).
Adding EN signal on $flatten\ibex_core.\core.\cs_registers_i.\u_mcause_csr.$procdff$15805 ($adff) from module soc_core (D = \ibex_core.core.cs_registers_i.u_mcause_csr.wr_data_i, Q = \ibex_core.core.cs_registers_i.u_mcause_csr.rdata_q).
Adding EN signal on $flatten\ibex_core.\core.\cs_registers_i.\u_dscratch1_csr.$procdff$15803 ($adff) from module soc_core (D = \ibex_core.core.cs_registers_i.csr_wdata_int, Q = \ibex_core.core.cs_registers_i.u_dscratch1_csr.rdata_q).
Adding EN signal on $flatten\ibex_core.\core.\cs_registers_i.\u_dscratch0_csr.$procdff$15803 ($adff) from module soc_core (D = \ibex_core.core.cs_registers_i.csr_wdata_int, Q = \ibex_core.core.cs_registers_i.u_dscratch0_csr.rdata_q).
Adding EN signal on $flatten\ibex_core.\core.\cs_registers_i.\u_depc_csr.$procdff$15803 ($adff) from module soc_core (D = \ibex_core.core.cs_registers_i.u_depc_csr.wr_data_i, Q = \ibex_core.core.cs_registers_i.u_depc_csr.rdata_q).
Adding EN signal on $flatten\ibex_core.\core.\cs_registers_i.\u_dcsr_csr.$procdff$16140 ($adff) from module soc_core (D = { 16'0100000000000000 \ibex_core.core.cs_registers_i.csr_wdata_int [15] 1'0 \ibex_core.core.cs_registers_i.csr_wdata_int [13:11] 5'00000 \ibex_core.core.cs_registers_i.csr_wdata_int [2] }, Q = { \ibex_core.core.cs_registers_i.u_dcsr_csr.rdata_q [31:9] \ibex_core.core.cs_registers_i.u_dcsr_csr.rdata_q [5:2] }).
Adding EN signal on $flatten\ibex_core.\core.\cs_registers_i.\u_dcsr_csr.$procdff$16140 ($adff) from module soc_core (D = { \ibex_core.core.cs_registers_i.u_dcsr_csr.wr_data_i [8:6] \ibex_core.core.cs_registers_i.u_dcsr_csr.wr_data_i [1:0] }, Q = { \ibex_core.core.cs_registers_i.u_dcsr_csr.rdata_q [8:6] \ibex_core.core.cs_registers_i.u_dcsr_csr.rdata_q [1:0] }).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$17336 ($adffe) from module soc_core.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$17336 ($adffe) from module soc_core.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$17336 ($adffe) from module soc_core.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$17336 ($adffe) from module soc_core.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$17336 ($adffe) from module soc_core.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$17336 ($adffe) from module soc_core.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$17336 ($adffe) from module soc_core.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$17336 ($adffe) from module soc_core.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$17336 ($adffe) from module soc_core.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$17336 ($adffe) from module soc_core.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$17336 ($adffe) from module soc_core.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$17336 ($adffe) from module soc_core.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$17336 ($adffe) from module soc_core.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$17336 ($adffe) from module soc_core.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$17336 ($adffe) from module soc_core.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$17336 ($adffe) from module soc_core.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$17336 ($adffe) from module soc_core.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$17336 ($adffe) from module soc_core.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$17336 ($adffe) from module soc_core.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$17336 ($adffe) from module soc_core.
Setting constant 1-bit at position 25 on $auto$ff.cc:262:slice$17336 ($adffe) from module soc_core.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$17336 ($adffe) from module soc_core.
Adding EN signal on $flatten\ibex_core.\core.\cs_registers_i.\u_cpuctrl_csr.$procdff$15805 ($adff) from module soc_core (D = 6'000000, Q = \ibex_core.core.cs_registers_i.u_cpuctrl_csr.rdata_q).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17341 ($adffe) from module soc_core.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$17341 ($adffe) from module soc_core.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$17341 ($adffe) from module soc_core.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$17341 ($adffe) from module soc_core.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$17341 ($adffe) from module soc_core.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$17341 ($adffe) from module soc_core.
Adding EN signal on $flatten\ibex_core.\core.\cs_registers_i.\minstret_counter_i.$procdff$15804 ($adff) from module soc_core (D = \ibex_core.core.cs_registers_i.minstret_counter_i.counter_d [63:32], Q = \ibex_core.core.cs_registers_i.minstret_counter_i.counter_q [63:32]).
Adding EN signal on $flatten\ibex_core.\core.\cs_registers_i.\minstret_counter_i.$procdff$15804 ($adff) from module soc_core (D = \ibex_core.core.cs_registers_i.minstret_counter_i.counter_d [31:0], Q = \ibex_core.core.cs_registers_i.minstret_counter_i.counter_q [31:0]).
Adding EN signal on $flatten\ibex_core.\core.\cs_registers_i.\mcycle_counter_i.$procdff$15804 ($adff) from module soc_core (D = \ibex_core.core.cs_registers_i.mcycle_counter_i.counter_d [63:32], Q = \ibex_core.core.cs_registers_i.mcycle_counter_i.counter_q [63:32]).
Adding EN signal on $flatten\ibex_core.\core.\cs_registers_i.\mcycle_counter_i.$procdff$15804 ($adff) from module soc_core (D = \ibex_core.core.cs_registers_i.mcycle_counter_i.counter_d [31:0], Q = \ibex_core.core.cs_registers_i.mcycle_counter_i.counter_q [31:0]).
Adding EN signal on $flatten\ibex_core.\core.\cs_registers_i.$procdff$16000 ($adff) from module soc_core (D = \ibex_core.core.cs_registers_i.priv_lvl_d, Q = \ibex_core.core.cs_registers_i.priv_lvl_q).
Adding EN signal on $flatten\ibex_core.\core.\cs_registers_i.$procdff$15999 ($adff) from module soc_core (D = { \ibex_core.core.cs_registers_i.csr_wdata_int [2] 1'0 \ibex_core.core.cs_registers_i.csr_wdata_int [0] }, Q = \ibex_core.core.cs_registers_i.mcountinhibit_q).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$17373 ($adffe) from module soc_core.
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$procdff$15851 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA, Q = \ahb_sys_0_uut.apb_sys_inst_0.S_9.PRE).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$procdff$15850 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA, Q = \ahb_sys_0_uut.apb_sys_inst_0.S_9.TMRCMP).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$procdff$15849 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S_9.TMROVCLR).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$procdff$15848 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S_9.TMREN).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$procdff$15847 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S_9.IRQEN).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$procdff$15851 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA, Q = \ahb_sys_0_uut.apb_sys_inst_0.S_8.PRE).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$procdff$15850 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA, Q = \ahb_sys_0_uut.apb_sys_inst_0.S_8.TMRCMP).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$procdff$15849 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S_8.TMROVCLR).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$procdff$15848 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S_8.TMREN).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$procdff$15847 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S_8.IRQEN).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_7.$procdff$15932 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA, Q = \ahb_sys_0_uut.apb_sys_inst_0.S_7.PRE).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_7.$procdff$15931 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA, Q = \ahb_sys_0_uut.apb_sys_inst_0.S_7.TMRCMP1).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_7.$procdff$15930 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA, Q = \ahb_sys_0_uut.apb_sys_inst_0.S_7.TMRCMP2).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_7.$procdff$15929 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S_7.TMREN).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_6.$procdff$15932 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA, Q = \ahb_sys_0_uut.apb_sys_inst_0.S_6.PRE).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_6.$procdff$15931 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA, Q = \ahb_sys_0_uut.apb_sys_inst_0.S_6.TMRCMP1).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_6.$procdff$15930 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA, Q = \ahb_sys_0_uut.apb_sys_inst_0.S_6.TMRCMP2).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_6.$procdff$15929 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S_6.TMREN).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$procdff$15998 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA, Q = \ahb_sys_0_uut.apb_sys_inst_0.S_13.WDLOAD).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$procdff$15997 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S_13.WDOVCLR).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$procdff$15996 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S_13.WDEN).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$procdff$15995 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S_13.IRQEN).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$procdff$15998 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA, Q = \ahb_sys_0_uut.apb_sys_inst_0.S_12.WDLOAD).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$procdff$15997 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S_12.WDOVCLR).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$procdff$15996 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S_12.WDEN).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$procdff$15995 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S_12.IRQEN).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$procdff$15851 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA, Q = \ahb_sys_0_uut.apb_sys_inst_0.S_11.PRE).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$procdff$15850 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA, Q = \ahb_sys_0_uut.apb_sys_inst_0.S_11.TMRCMP).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$procdff$15849 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S_11.TMROVCLR).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$procdff$15848 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S_11.TMREN).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$procdff$15847 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S_11.IRQEN).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$procdff$15851 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA, Q = \ahb_sys_0_uut.apb_sys_inst_0.S_10.PRE).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$procdff$15850 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA, Q = \ahb_sys_0_uut.apb_sys_inst_0.S_10.TMRCMP).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$procdff$15849 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S_10.TMROVCLR).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$procdff$15848 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S_10.TMREN).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$procdff$15847 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S_10.IRQEN).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S9.$procdff$16109 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S9.$0\clkdiv[31:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S9.clkdiv).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S9.$procdff$16108 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S9.$0\TMR[31:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S9.TMR).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S9.$procdff$16107 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S9.$0\TMROV[0:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S9.TMROV).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S8.$procdff$16109 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S8.$0\clkdiv[31:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S8.clkdiv).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S8.$procdff$16108 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S8.$0\TMR[31:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S8.TMR).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S8.$procdff$16107 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S8.$0\TMROV[0:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S8.TMROV).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S7.$procdff$16139 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S7.$0\clkdiv[31:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S7.clkdiv).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S7.$procdff$16138 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S7.$0\TMR[31:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S7.TMR).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S7.$procdff$16137 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S7.$0\pwm[0:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S7.pwm).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S6.$procdff$16139 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S6.$0\clkdiv[31:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S6.clkdiv).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S6.$procdff$16138 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S6.$0\TMR[31:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S6.TMR).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S6.$procdff$16137 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S6.$0\pwm[0:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S6.pwm).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procdff$16132 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$0\cnt[15:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.bit_controller.cnt).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procdff$16127 ($adff) from module soc_core (D = { \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.bit_controller.fSDA [1:0] \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.bit_controller.cSDA [1] }, Q = \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.bit_controller.fSDA).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procdff$16126 ($adff) from module soc_core (D = { \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.bit_controller.fSCL [1:0] \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.bit_controller.cSCL [1] }, Q = \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.bit_controller.fSCL).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procdff$16118 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.core_cmd [3], Q = \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.bit_controller.cmd_stop).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procdff$16116 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.bit_controller.sSDA, Q = \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.bit_controller.dout).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procdff$16115 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$0\c_state[17:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.bit_controller.c_state).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procdff$16114 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$0\sda_chk[0:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.bit_controller.sda_chk).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procdff$16113 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$0\sda_oen[0:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.bit_controller.sda_oen).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procdff$16112 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$0\scl_oen[0:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.bit_controller.scl_oen).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procdff$16096 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$0\sr[7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.sr).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procdff$16095 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$0\dcnt[2:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.dcnt).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procdff$16091 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$0\ack_out[0:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.byte_controller.ack_out).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.$procdff$16078 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.txr).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.$procdff$16077 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.ctr).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.$procdff$16076 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.prer [7:0]).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.$procdff$16076 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.prer [15:8]).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.$procdff$16075 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [3], Q = \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.cr [3]).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.$procdff$16075 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.$0\cr[7:0] [2:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.cr [2:0]).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.$procdff$16075 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.$0\cr[7:0] [7:4], Q = \ahb_sys_0_uut.apb_sys_inst_0.S5.i2c.cr [7:4]).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.$procdff$16079 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S5.I2C_IM_REG).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procdff$16132 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$0\cnt[15:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.bit_controller.cnt).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procdff$16127 ($adff) from module soc_core (D = { \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.bit_controller.fSDA [1:0] \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.bit_controller.cSDA [1] }, Q = \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.bit_controller.fSDA).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procdff$16126 ($adff) from module soc_core (D = { \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.bit_controller.fSCL [1:0] \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.bit_controller.cSCL [1] }, Q = \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.bit_controller.fSCL).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procdff$16118 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.core_cmd [3], Q = \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.bit_controller.cmd_stop).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procdff$16116 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.bit_controller.sSDA, Q = \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.bit_controller.dout).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procdff$16115 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$0\c_state[17:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.bit_controller.c_state).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procdff$16114 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$0\sda_chk[0:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.bit_controller.sda_chk).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procdff$16113 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$0\sda_oen[0:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.bit_controller.sda_oen).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procdff$16112 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$0\scl_oen[0:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.bit_controller.scl_oen).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procdff$16096 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$0\sr[7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.sr).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procdff$16095 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$0\dcnt[2:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.dcnt).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procdff$16091 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$0\ack_out[0:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.byte_controller.ack_out).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.$procdff$16078 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.txr).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.$procdff$16077 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.ctr).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.$procdff$16076 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.prer [7:0]).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.$procdff$16076 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.prer [15:8]).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.$procdff$16075 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [3], Q = \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.cr [3]).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.$procdff$16075 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.$0\cr[7:0] [2:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.cr [2:0]).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.$procdff$16075 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.$0\cr[7:0] [7:4], Q = \ahb_sys_0_uut.apb_sys_inst_0.S4.i2c.cr [7:4]).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.$procdff$16079 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S4.I2C_IM_REG).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.\sro[0].$procdff$16058 ($adff) from module soc_core (D = { \ahb_sys_0_uut.apb_sys_inst_0.S3.SPI_CTRL.sro[0].datao [6:0] \ahb_sys_0_uut.apb_sys_inst_0.S3.SPI_CTRL.sro[0].dout_s }, Q = \ahb_sys_0_uut.apb_sys_inst_0.S3.SPI_CTRL.sro[0].datao).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.\sri[0].$procdff$15811 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.\sri[0].$0\sr_reg[7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S3.SPI_CTRL.sri[0].sr_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$procdff$15831 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S3.SPI_CTRL.stop, Q = \ahb_sys_0_uut.apb_sys_inst_0.S3.SPI_CTRL.stop_s).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$procdff$15830 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$0\shift_count[4:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S3.SPI_CTRL.shift_count).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$procdff$15828 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$procmux$6692_Y, Q = \ahb_sys_0_uut.apb_sys_inst_0.S3.SPI_CTRL.sclk).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$procdff$15827 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$0\csb[0:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S3.SPI_CTRL.csb).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$procdff$15825 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$0\busy[0:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S3.SPI_CTRL.busy).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$procdff$15824 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$0\done[0:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S3.SPI_CTRL.done).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$procdff$16057 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [1:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S3.SPI_CTRL_REG).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$procdff$16056 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [9:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S3.SPI_CFG_REG).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$procdff$16055 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S3.SPI_DATAi_REG).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$procdff$16054 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S3.SPI_IM_REG).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$procdff$16053 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$0\DONE[0:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S3.DONE).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.\sro[0].$procdff$16058 ($adff) from module soc_core (D = { \ahb_sys_0_uut.apb_sys_inst_0.S2.SPI_CTRL.sro[0].datao [6:0] \ahb_sys_0_uut.apb_sys_inst_0.S2.SPI_CTRL.sro[0].dout_s }, Q = \ahb_sys_0_uut.apb_sys_inst_0.S2.SPI_CTRL.sro[0].datao).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.\sri[0].$procdff$15811 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.\sri[0].$0\sr_reg[7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S2.SPI_CTRL.sri[0].sr_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$procdff$15831 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S2.SPI_CTRL.stop, Q = \ahb_sys_0_uut.apb_sys_inst_0.S2.SPI_CTRL.stop_s).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$procdff$15830 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$0\shift_count[4:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S2.SPI_CTRL.shift_count).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$procdff$15828 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$procmux$6692_Y, Q = \ahb_sys_0_uut.apb_sys_inst_0.S2.SPI_CTRL.sclk).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$procdff$15827 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$0\csb[0:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S2.SPI_CTRL.csb).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$procdff$15825 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$0\busy[0:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S2.SPI_CTRL.busy).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$procdff$15824 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$0\done[0:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S2.SPI_CTRL.done).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$procdff$16057 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [1:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S2.SPI_CTRL_REG).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$procdff$16056 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [9:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S2.SPI_CFG_REG).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$procdff$16055 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S2.SPI_DATAi_REG).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$procdff$16054 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S2.SPI_IM_REG).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$procdff$16053 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$0\DONE[0:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S2.DONE).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S13.$procdff$15812 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S13.$0\WDOV[0:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S13.WDOV).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S12.$procdff$15812 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S12.$0\WDOV[0:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S12.WDOV).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S11.$procdff$16109 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S11.$0\clkdiv[31:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S11.clkdiv).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S11.$procdff$16108 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S11.$0\TMR[31:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S11.TMR).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S11.$procdff$16107 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S11.$0\TMROV[0:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S11.TMROV).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S10.$procdff$16109 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S10.$0\clkdiv[31:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S10.clkdiv).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S10.$procdff$16108 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S10.$0\TMR[31:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S10.TMR).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S10.$procdff$16107 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S10.$0\TMROV[0:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S10.TMROV).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procdff$15936 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_TX.data_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_TX.data_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procdff$15935 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_TX.b_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_TX.b_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procdff$15934 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_TX.next_state, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_TX.current_state).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procdff$15933 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_TX.count_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_TX.count_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procdff$15941 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_RX.data_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_RX.data_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procdff$15940 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_RX.b_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_RX.b_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procdff$15939 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_RX.next_state, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_RX.current_state).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procdff$15938 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_RX.count_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_RX.count_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procdff$15947 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.empty_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.empty_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procdff$15946 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.full_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.full_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procdff$15945 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.level_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.level_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procdff$15944 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.r_ptr_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.r_ptr_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procdff$15943 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.w_ptr_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.w_ptr_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procdff$15947 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.empty_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.empty_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procdff$15946 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.full_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.full_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procdff$15945 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.level_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.level_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procdff$15944 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.r_ptr_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.r_ptr_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procdff$15943 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.w_ptr_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.w_ptr_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uBAUDGEN.$procdff$15942 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uBAUDGEN.count_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uBAUDGEN.count_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$procdff$15959 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.RXFIFOTR).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$procdff$15956 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.TXFIFOTR).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$procdff$15953 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.CTRL).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$procdff$15952 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [4:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.IMASK).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$procdff$15951 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [15:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.PRESCALE).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procdff$15936 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_TX.data_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_TX.data_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procdff$15935 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_TX.b_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_TX.b_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procdff$15934 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_TX.next_state, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_TX.current_state).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procdff$15933 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_TX.count_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_TX.count_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procdff$15941 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_RX.data_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_RX.data_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procdff$15940 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_RX.b_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_RX.b_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procdff$15939 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_RX.next_state, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_RX.current_state).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procdff$15938 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_RX.count_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_RX.count_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procdff$15947 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.empty_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.empty_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procdff$15946 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.full_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.full_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procdff$15945 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.level_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.level_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procdff$15944 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.r_ptr_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.r_ptr_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procdff$15943 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.w_ptr_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.w_ptr_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procdff$15947 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.empty_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.empty_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procdff$15946 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.full_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.full_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procdff$15945 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.level_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.level_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procdff$15944 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.r_ptr_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.r_ptr_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procdff$15943 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.w_ptr_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.w_ptr_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uBAUDGEN.$procdff$15942 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uBAUDGEN.count_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uBAUDGEN.count_reg).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$procdff$15959 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.RXFIFOTR).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$procdff$15956 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.TXFIFOTR).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$procdff$15953 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.CTRL).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$procdff$15952 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [4:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.IMASK).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$procdff$15951 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [15:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.PRESCALE).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\AHB2APB_BR.$procdff$15994 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWRITE, Q = \ahb_sys_0_uut.apb_sys_inst_0.AHB2APB_BR.last_HWRITE).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\AHB2APB_BR.$procdff$15993 ($adff) from module soc_core (D = { \ahb_sys_0_uut.AHB.HADDR [31:24] \ahb_sys_0_uut.S0.HADDR [23:0] }, Q = \ahb_sys_0_uut.apb_sys_inst_0.AHB2APB_BR.last_HADDR).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\AHB2APB_BR.$procdff$15990 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.AHB2APB_BR.HADDR_Mux, Q = \ahb_sys_0_uut.apb_sys_inst_0.AHB2APB_BR.PADDR).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\AHB2APB_BR.$procdff$15988 ($adff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.AHB2APB_BR.PWRITE_next, Q = \ahb_sys_0_uut.apb_sys_inst_0.AHB2APB_BR.PWRITE).
Adding EN signal on $flatten\ahb_sys_0_uut.\apb_sys_inst_0.$procdff$16051 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.AHB2APB_BR.HSEL, Q = \ahb_sys_0_uut.apb_sys_inst_0.PSEL_next_next).
Adding EN signal on $flatten\ahb_sys_0_uut.\S_7.$procdff$15979 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA, Q = \ahb_sys_0_uut.S_7.in).
Adding EN signal on $flatten\ahb_sys_0_uut.\S_6.$procdff$15806 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA, Q = \ahb_sys_0_uut.S_6.in).
Adding EN signal on $flatten\ahb_sys_0_uut.\S_5.$procdff$16083 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA, Q = \ahb_sys_0_uut.S_5.X).
Adding EN signal on $flatten\ahb_sys_0_uut.\S_5.$procdff$16082 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA, Q = \ahb_sys_0_uut.S_5.Y).
Adding EN signal on $flatten\ahb_sys_0_uut.\S_5.$procdff$16081 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA, Q = \ahb_sys_0_uut.S_5.Z).
Adding EN signal on $flatten\ahb_sys_0_uut.\S_5.$procdff$16080 ($adff) from module soc_core (D = { 27'000000000000000000000000000 \ahb_sys_0_uut.S1.HWDATA [4:0] }, Q = \ahb_sys_0_uut.S_5.n).
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$18163 ($adffe) from module soc_core.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$18163 ($adffe) from module soc_core.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$18163 ($adffe) from module soc_core.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$18163 ($adffe) from module soc_core.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$18163 ($adffe) from module soc_core.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$18163 ($adffe) from module soc_core.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$18163 ($adffe) from module soc_core.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$18163 ($adffe) from module soc_core.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$18163 ($adffe) from module soc_core.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$18163 ($adffe) from module soc_core.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$18163 ($adffe) from module soc_core.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$18163 ($adffe) from module soc_core.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$18163 ($adffe) from module soc_core.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$18163 ($adffe) from module soc_core.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$18163 ($adffe) from module soc_core.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$18163 ($adffe) from module soc_core.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$18163 ($adffe) from module soc_core.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$18163 ($adffe) from module soc_core.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$18163 ($adffe) from module soc_core.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$18163 ($adffe) from module soc_core.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$18163 ($adffe) from module soc_core.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$18163 ($adffe) from module soc_core.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$18163 ($adffe) from module soc_core.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$18163 ($adffe) from module soc_core.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$18163 ($adffe) from module soc_core.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$18163 ($adffe) from module soc_core.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$18163 ($adffe) from module soc_core.
Adding EN signal on $flatten\ahb_sys_0_uut.\S_4.$procdff$16010 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA, Q = \ahb_sys_0_uut.S_4.sum0).
Adding EN signal on $flatten\ahb_sys_0_uut.\S_4.$procdff$16009 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA, Q = \ahb_sys_0_uut.S_4.sum1).
Adding EN signal on $flatten\ahb_sys_0_uut.\S_4.$procdff$16008 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA, Q = \ahb_sys_0_uut.S_4.sum2).
Adding EN signal on $flatten\ahb_sys_0_uut.\S_4.$procdff$16007 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA, Q = \ahb_sys_0_uut.S_4.sum3).
Adding EN signal on $flatten\ahb_sys_0_uut.\S_4.$procdff$16006 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA, Q = \ahb_sys_0_uut.S_4.a).
Adding EN signal on $flatten\ahb_sys_0_uut.\S_4.$procdff$16005 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA, Q = \ahb_sys_0_uut.S_4.w0).
Adding EN signal on $flatten\ahb_sys_0_uut.\S_4.$procdff$16004 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA, Q = \ahb_sys_0_uut.S_4.w1).
Adding EN signal on $flatten\ahb_sys_0_uut.\S_4.$procdff$16003 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA, Q = \ahb_sys_0_uut.S_4.w2).
Adding EN signal on $flatten\ahb_sys_0_uut.\S_4.$procdff$16002 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA, Q = \ahb_sys_0_uut.S_4.w3).
Adding EN signal on $flatten\ahb_sys_0_uut.\S_4.$procdff$16001 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [3:0], Q = \ahb_sys_0_uut.S_4.Valid).
Adding EN signal on $flatten\ahb_sys_0_uut.\S_3.$procdff$15921 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA, Q = \ahb_sys_0_uut.S_3.X).
Adding EN signal on $flatten\ahb_sys_0_uut.\S_3.$procdff$15920 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\S_3.$0\Y[31:0], Q = \ahb_sys_0_uut.S_3.Y).
Adding EN signal on $flatten\ahb_sys_0_uut.\S_3.$procdff$15919 ($adff) from module soc_core (D = { \ahb_sys_0_uut.S_3.spm.csa0.sum \ahb_sys_0_uut.S_3.P0 [31:1] }, Q = \ahb_sys_0_uut.S_3.P0).
Adding EN signal on $flatten\ahb_sys_0_uut.\S_2.$procdff$16064 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [15:0], Q = \ahb_sys_0_uut.S_2.WGPIODOUT).
Adding EN signal on $flatten\ahb_sys_0_uut.\S_2.$procdff$16063 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [15:0], Q = \ahb_sys_0_uut.S_2.WGPIOPU).
Adding EN signal on $flatten\ahb_sys_0_uut.\S_2.$procdff$16062 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [15:0], Q = \ahb_sys_0_uut.S_2.WGPIOPD).
Adding EN signal on $flatten\ahb_sys_0_uut.\S_2.$procdff$16061 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [15:0], Q = \ahb_sys_0_uut.S_2.WGPIODIR).
Adding EN signal on $flatten\ahb_sys_0_uut.\S_2.$procdff$16060 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [15:0], Q = \ahb_sys_0_uut.S_2.WGPIOIM).
Adding EN signal on $flatten\ahb_sys_0_uut.\S1.$procdff$15977 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [31:24], Q = \ahb_sys_0_uut.S1.buf_data [31:24]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S1.$procdff$15976 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [23:16], Q = \ahb_sys_0_uut.S1.buf_data [23:16]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S1.$procdff$15975 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [15:8], Q = \ahb_sys_0_uut.S1.buf_data [15:8]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S1.$procdff$15974 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.S1.buf_data [7:0]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S1.$procdff$15973 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.buf_we_nxt, Q = \ahb_sys_0_uut.S1.buf_we).
Adding EN signal on $flatten\ahb_sys_0_uut.\S1.$procdff$15972 ($adff) from module soc_core (D = \ahb_sys_0_uut.S0.HADDR [13:2], Q = \ahb_sys_0_uut.S1.buf_addr).
Adding EN signal on $flatten\ahb_sys_0_uut.\S1.$procdff$15971 ($adff) from module soc_core (D = \ahb_sys_0_uut.S1.buf_hit_nxt, Q = \ahb_sys_0_uut.S1.buf_hit).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\FR.$procdff$15902 ($adff) from module soc_core (D = 1'0, Q = \ahb_sys_0_uut.S0.FR.first).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\FR.$procdff$15900 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\S0.\FR.$0\sck[0:0], Q = \ahb_sys_0_uut.S0.FR.sck).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\FR.$procdff$15898 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\S0.\FR.$0\counter[7:0], Q = \ahb_sys_0_uut.S0.FR.counter).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\FR.$procdff$15897 ($adff) from module soc_core (D = { \ahb_sys_0_uut.S0.HADDR [23:4] 4'0000 }, Q = \ahb_sys_0_uut.S0.FR.saddr).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$18199 ($adffe) from module soc_core.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$18199 ($adffe) from module soc_core.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$18199 ($adffe) from module soc_core.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$18199 ($adffe) from module soc_core.
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15890 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[31]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15889 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[30]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15888 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[29]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15887 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[28]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15886 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[27]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15885 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[26]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15884 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[25]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15883 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[24]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15882 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[23]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15881 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[22]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15880 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[21]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15879 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[20]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15878 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[19]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15877 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[18]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15876 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[17]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15875 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[16]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15874 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[15]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15873 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[14]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15872 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[13]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15871 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[12]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15870 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[11]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15869 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[10]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15868 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[9]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15867 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[8]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15866 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[7]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15865 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[6]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15864 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[5]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15863 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[4]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15862 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[3]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15861 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[2]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15860 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[1]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.\CACHE.$procdff$15859 ($adff) from module soc_core (D = 1'1, Q = \ahb_sys_0_uut.S0.CACHE.VALID[0]).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.$procdff$15907 ($dff) from module soc_core (D = { \ahb_sys_0_uut.AHB.HADDR [31:24] \ahb_sys_0_uut.S0.HADDR [23:0] }, Q = \ahb_sys_0_uut.S0.last_HADDR).
Adding EN signal on $flatten\ahb_sys_0_uut.\S0.$procdff$15904 ($adff) from module soc_core (D = $flatten\ahb_sys_0_uut.\S0.$0\HREADYOUT[0:0], Q = \ahb_sys_0_uut.S0.HREADYOUT).
Adding EN signal on $flatten\ahb_sys_0_uut.\AHB.$procdff$16110 ($adff) from module soc_core (D = \ahb_sys_0_uut.AHB.HADDR [31:24], Q = \ahb_sys_0_uut.AHB.APAGE).

65.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..
Removed 319 unused cells and 460 unused wires.
<suppressed ~330 debug messages>

65.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.
<suppressed ~91 debug messages>

65.9.9. Rerunning OPT passes. (Maybe there is more to do..)

65.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~449 debug messages>

65.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc_core.
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11277: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11127_CMP
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11282: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11209_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11127_CMP }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$11047: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$11030_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10899_CMP }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$11067: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10981_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10899_CMP }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11277: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11127_CMP
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11282: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11209_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11127_CMP }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$11047: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$11030_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10899_CMP }
    New ctrl vector for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$11067: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10981_CMP $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10899_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13551: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13386_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13678: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13386_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$12714_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13761: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$12734_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13440_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13386_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13809: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$12734_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13440_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13983: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$13628_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13386_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$12714_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$14029: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$12734_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13440_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13668_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$14075: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$13440_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13668_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $auto$opt_reduce.cc:134:opt_mux$18307 $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$14121: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$13440_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$14166: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$13628_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13440_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13668_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
  Optimizing cells in module \soc_core.
Performed a total of 17 changes.

65.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
<suppressed ~456 debug messages>
Removed a total of 152 cells.

65.9.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17217 ($adffe) from module soc_core.

65.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..
Removed 0 unused cells and 141 unused wires.
<suppressed ~1 debug messages>

65.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.
<suppressed ~5 debug messages>

65.9.16. Rerunning OPT passes. (Maybe there is more to do..)

65.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~450 debug messages>

65.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc_core.
Performed a total of 0 changes.

65.9.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
Removed a total of 0 cells.

65.9.20. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$17222 ($sdffce) from module soc_core (D = $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$and$./designs/soc_core/src/ibex_fetch_fifo.v:66$4701_Y, Q = \ibex_core.core.if_stage_i.instr_fetch_err_plus2_o, rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17204 ($sdffe) from module soc_core.

65.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..
Removed 2 unused cells and 7 unused wires.
<suppressed ~4 debug messages>

65.9.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.
<suppressed ~1 debug messages>

65.9.23. Rerunning OPT passes. (Maybe there is more to do..)

65.9.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~448 debug messages>

65.9.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc_core.
Performed a total of 0 changes.

65.9.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
Removed a total of 0 cells.

65.9.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17200 ($sdffe) from module soc_core.

65.9.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..

65.9.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.
<suppressed ~4 debug messages>

65.9.30. Rerunning OPT passes. (Maybe there is more to do..)

65.9.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~447 debug messages>

65.9.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc_core.
Performed a total of 0 changes.

65.9.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
Removed a total of 0 cells.

65.9.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$18308 ($sdffce) from module soc_core.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17196 ($sdffe) from module soc_core.

65.9.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..
Removed 3 unused cells and 6 unused wires.
<suppressed ~4 debug messages>

65.9.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.
<suppressed ~8 debug messages>

65.9.37. Rerunning OPT passes. (Maybe there is more to do..)

65.9.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~445 debug messages>

65.9.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc_core.
Performed a total of 0 changes.

65.9.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
Removed a total of 0 cells.

65.9.41. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17223 ($dffe) from module soc_core.

65.9.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..
Removed 1 unused cells and 6 unused wires.
<suppressed ~2 debug messages>

65.9.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.
<suppressed ~19 debug messages>

65.9.44. Rerunning OPT passes. (Maybe there is more to do..)

65.9.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~444 debug messages>

65.9.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc_core.
Performed a total of 0 changes.

65.9.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

65.9.48. Executing OPT_DFF pass (perform DFF optimizations).

65.9.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..
Removed 0 unused cells and 17 unused wires.
<suppressed ~1 debug messages>

65.9.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.
<suppressed ~3 debug messages>

65.9.51. Rerunning OPT passes. (Maybe there is more to do..)

65.9.52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~442 debug messages>

65.9.53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc_core.
Performed a total of 0 changes.

65.9.54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
Removed a total of 0 cells.

65.9.55. Executing OPT_DFF pass (perform DFF optimizations).

65.9.56. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

65.9.57. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.

65.9.58. Rerunning OPT passes. (Maybe there is more to do..)

65.9.59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~442 debug messages>

65.9.60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc_core.
Performed a total of 0 changes.

65.9.61. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
Removed a total of 0 cells.

65.9.62. Executing OPT_DFF pass (perform DFF optimizations).

65.9.63. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..

65.9.64. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.

65.9.65. Finished OPT passes. (There is nothing left to do.)

65.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$auto$proc_memwr.cc:45:proc_memwr$16143 (ahb_sys_0_uut.S0.FR.data).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$memrd$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4439 (ahb_sys_0_uut.S0.FR.data).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$memrd$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:242$4467 (ahb_sys_0_uut.S0.FR.data).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$memrd$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:242$4468 (ahb_sys_0_uut.S0.FR.data).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$memrd$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:242$4469 (ahb_sys_0_uut.S0.FR.data).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$memrd$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:242$4470 (ahb_sys_0_uut.S0.FR.data).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$memrd$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:242$4471 (ahb_sys_0_uut.S0.FR.data).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$memrd$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:242$4472 (ahb_sys_0_uut.S0.FR.data).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$memrd$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:242$4473 (ahb_sys_0_uut.S0.FR.data).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$memrd$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:242$4474 (ahb_sys_0_uut.S0.FR.data).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$memrd$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:242$4475 (ahb_sys_0_uut.S0.FR.data).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$memrd$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:242$4476 (ahb_sys_0_uut.S0.FR.data).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$memrd$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:242$4477 (ahb_sys_0_uut.S0.FR.data).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$memrd$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:242$4478 (ahb_sys_0_uut.S0.FR.data).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$memrd$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:242$4479 (ahb_sys_0_uut.S0.FR.data).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$memrd$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:242$4480 (ahb_sys_0_uut.S0.FR.data).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$memrd$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:242$4481 (ahb_sys_0_uut.S0.FR.data).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$memrd$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:242$4482 (ahb_sys_0_uut.S0.FR.data).
Removed top 28 address bits (of 32) from memory init port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5495 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5496 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5497 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5498 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5499 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5500 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5501 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5502 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5503 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5504 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5505 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5506 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5507 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5508 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5509 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory init port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$meminit$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:1075$5510 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:580$5371 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:581$5372 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:582$5373 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:583$5374 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:584$5375 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:585$5376 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:586$5377 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:587$5378 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:588$5379 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:589$5380 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:590$5381 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:591$5382 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:592$5383 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:593$5384 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:594$5385 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 28 address bits (of 32) from memory read port soc_core.$flatten\ibex_core.\core.\cs_registers_i.$memrd$\pmp_addr_rdata$./designs/soc_core/src/ibex_cs_registers.v:595$5386 (ibex_core.core.cs_registers_i.pmp_addr_rdata).
Removed top 1 bits (of 3) from port B of cell soc_core.$auto$fsm_map.cc:77:implement_pattern_cache$16991 ($eq).
Removed top 1 bits (of 2) from port B of cell soc_core.$auto$fsm_map.cc:77:implement_pattern_cache$17035 ($eq).
Removed top 1 bits (of 4) from port B of cell soc_core.$auto$fsm_map.cc:77:implement_pattern_cache$16921 ($eq).
Removed top 1 bits (of 2) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17238 ($ne).
Removed top 1 bits (of 4) from port B of cell soc_core.$auto$fsm_map.cc:77:implement_pattern_cache$16882 ($eq).
Removed top 15 bits (of 17) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17458 ($ne).
Removed top 2 bits (of 4) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17465 ($ne).
Removed top 3 bits (of 5) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17472 ($ne).
Removed top 2 bits (of 4) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17479 ($ne).
Removed top 1 bits (of 2) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17523 ($ne).
Removed top 15 bits (of 17) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17532 ($ne).
Removed top 2 bits (of 4) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17539 ($ne).
Removed top 3 bits (of 5) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17546 ($ne).
Removed top 2 bits (of 4) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17553 ($ne).
Removed top 1 bits (of 2) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17346 ($ne).
Removed top 1 bits (of 2) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17360 ($ne).
Removed top 1 bits (of 2) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17449 ($ne).
Removed top 1 bits (of 2) from port B of cell soc_core.$auto$fsm_map.cc:77:implement_pattern_cache$17088 ($eq).
Removed top 1 bits (of 2) from port B of cell soc_core.$auto$fsm_map.cc:77:implement_pattern_cache$17106 ($eq).
Removed top 1 bits (of 2) from port B of cell soc_core.$auto$fsm_map.cc:77:implement_pattern_cache$17125 ($eq).
Removed top 1 bits (of 3) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17623 ($ne).
Removed top 1 bits (of 4) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17602 ($ne).
Removed top 1 bits (of 4) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17647 ($ne).
Removed top 1 bits (of 2) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17713 ($ne).
Removed top 1 bits (of 2) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17724 ($ne).
Removed top 1 bits (of 2) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17745 ($ne).
Removed top 1 bits (of 2) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17150 ($ne).
Removed top 1 bits (of 3) from port B of cell soc_core.$auto$fsm_map.cc:77:implement_pattern_cache$16534 ($eq).
Removed top 1 bits (of 3) from port B of cell soc_core.$auto$fsm_map.cc:77:implement_pattern_cache$16517 ($eq).
Removed top 1 bits (of 3) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17668 ($ne).
Removed top 1 bits (of 2) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17769 ($ne).
Removed top 1 bits (of 2) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17780 ($ne).
Removed top 1 bits (of 2) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17784 ($ne).
Removed top 2 bits (of 3) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17152 ($ne).
Removed top 1 bits (of 2) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17935 ($ne).
Removed top 1 bits (of 2) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17946 ($ne).
Removed top 1 bits (of 2) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17967 ($ne).
Removed top 1 bits (of 3) from port B of cell soc_core.$auto$fsm_map.cc:77:implement_pattern_cache$16797 ($eq).
Removed top 1 bits (of 3) from port B of cell soc_core.$auto$fsm_map.cc:77:implement_pattern_cache$16493 ($eq).
Removed top 1 bits (of 2) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17154 ($ne).
Removed top 1 bits (of 3) from port B of cell soc_core.$auto$fsm_map.cc:77:implement_pattern_cache$16780 ($eq).
Removed top 1 bits (of 3) from port B of cell soc_core.$auto$fsm_map.cc:77:implement_pattern_cache$16728 ($eq).
Removed top 1 bits (of 3) from port B of cell soc_core.$auto$fsm_map.cc:77:implement_pattern_cache$16737 ($eq).
Removed top 1 bits (of 2) from port B of cell soc_core.$auto$fsm_map.cc:77:implement_pattern_cache$16741 ($eq).
Removed top 1 bits (of 3) from port B of cell soc_core.$auto$fsm_map.cc:77:implement_pattern_cache$16756 ($eq).
Removed top 1 bits (of 3) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17183 ($ne).
Removed top 2 bits (of 3) from port B of cell soc_core.$auto$fsm_map.cc:77:implement_pattern_cache$16769 ($eq).
Removed top 24 bits (of 32) from FF cell soc_core.$auto$ff.cc:262:slice$18158 ($adffe).
Removed top 8 bits (of 32) from FF cell soc_core.$auto$ff.cc:262:slice$18155 ($adffe).
Removed top 1 bits (of 2) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\AHB2APB_BR.$procmux$12276_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\AHB2APB_BR.$procmux$12252 ($mux).
Removed top 8 bits (of 32) from mux cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\AHB2APB_BR.$ternary$./designs/soc_core/src/AHB_2_APB.v:157$3119 ($mux).
Removed top 1 bits (of 2) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\AHB2APB_BR.$eq$./designs/soc_core/src/AHB_2_APB.v:157$3118 ($eq).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$add$./designs/soc_core/src/APB_UART.v:544$1425 ($add).
Removed top 28 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$add$./designs/soc_core/src/APB_UART.v:544$1425 ($add).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$add$./designs/soc_core/src/APB_UART.v:559$1429 ($add).
Removed top 29 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$add$./designs/soc_core/src/APB_UART.v:559$1429 ($add).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10859 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10867 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10874 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10879 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10892 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10904 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10915 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10924 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10933 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10950 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10956 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10962 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10968 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10976 ($mux).
Removed top 1 bits (of 2) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10981_CMP0 ($eq).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$10996 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$11012 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$11019 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$11027 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$11035 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$11043 ($mux).
Removed top 1 bits (of 4) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$eq$./designs/soc_core/src/APB_UART.v:421$1413 ($eq).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$add$./designs/soc_core/src/APB_UART.v:442$1418 ($add).
Removed top 28 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$add$./designs/soc_core/src/APB_UART.v:442$1418 ($add).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11087 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11095 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11102 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11107 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11120 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11132 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11143 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11152 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11161 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11178 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11184 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11190 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11196 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11204 ($mux).
Removed top 1 bits (of 2) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11209_CMP0 ($eq).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11224 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11233 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11240 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11247 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11255 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11263 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$procmux$11277 ($mux).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$add$./designs/soc_core/src/APB_UART.v:280$1394 ($add).
Removed top 28 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$add$./designs/soc_core/src/APB_UART.v:280$1394 ($add).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$add$./designs/soc_core/src/APB_UART.v:281$1395 ($add).
Removed top 28 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$add$./designs/soc_core/src/APB_UART.v:281$1395 ($add).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$sub$./designs/soc_core/src/APB_UART.v:296$1397 ($sub).
Removed top 28 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$sub$./designs/soc_core/src/APB_UART.v:296$1397 ($sub).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$add$./designs/soc_core/src/APB_UART.v:305$1400 ($add).
Removed top 28 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$add$./designs/soc_core/src/APB_UART.v:305$1400 ($add).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procmux$11314 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procmux$11321 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procmux$11328 ($mux).
Removed top 1 bits (of 2) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procmux$11342_CMP0 ($eq).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procmux$11355 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procmux$11363 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procmux$11371 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procmux$11391 ($pmux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procmux$11395 ($pmux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procmux$11402 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procmux$11405 ($mux).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$add$./designs/soc_core/src/APB_UART.v:280$1394 ($add).
Removed top 28 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$add$./designs/soc_core/src/APB_UART.v:280$1394 ($add).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$add$./designs/soc_core/src/APB_UART.v:281$1395 ($add).
Removed top 28 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$add$./designs/soc_core/src/APB_UART.v:281$1395 ($add).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$sub$./designs/soc_core/src/APB_UART.v:296$1397 ($sub).
Removed top 28 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$sub$./designs/soc_core/src/APB_UART.v:296$1397 ($sub).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$add$./designs/soc_core/src/APB_UART.v:305$1400 ($add).
Removed top 28 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$add$./designs/soc_core/src/APB_UART.v:305$1400 ($add).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procmux$11314 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procmux$11321 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procmux$11328 ($mux).
Removed top 1 bits (of 2) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procmux$11342_CMP0 ($eq).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procmux$11355 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procmux$11363 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procmux$11371 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procmux$11391 ($pmux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procmux$11395 ($pmux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procmux$11402 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procmux$11405 ($mux).
Removed top 15 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uBAUDGEN.$add$./designs/soc_core/src/APB_UART.v:351$1405 ($add).
Removed top 16 bits (of 32) from mux cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uBAUDGEN.$ternary$./designs/soc_core/src/APB_UART.v:351$1406 ($mux).
Removed top 4 bits (of 8) from port A of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$gt$./designs/soc_core/src/APB_UART.v:145$1368 ($gt).
Removed top 4 bits (of 8) from port A of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$lt$./designs/soc_core/src/APB_UART.v:144$1367 ($lt).
Removed top 2 bits (of 34) from mux cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:136$1366 ($mux).
Removed top 2 bits (of 34) from mux cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:137$1365 ($mux).
Removed top 2 bits (of 34) from mux cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:138$1364 ($mux).
Removed top 2 bits (of 34) from mux cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363 ($mux).
Removed top 2 bits (of 34) from mux cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:140$1362 ($mux).
Removed top 2 bits (of 34) from mux cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:141$1361 ($mux).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$eq$./designs/soc_core/src/APB_UART.v:113$1344 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$eq$./designs/soc_core/src/APB_UART.v:112$1343 ($eq).
Removed top 5 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$eq$./designs/soc_core/src/APB_UART.v:111$1342 ($eq).
Removed top 4 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$eq$./designs/soc_core/src/APB_UART.v:110$1341 ($eq).
Removed top 4 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$eq$./designs/soc_core/src/APB_UART.v:109$1340 ($eq).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$add$./designs/soc_core/src/APB_UART.v:544$1425 ($add).
Removed top 28 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$add$./designs/soc_core/src/APB_UART.v:544$1425 ($add).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$add$./designs/soc_core/src/APB_UART.v:559$1429 ($add).
Removed top 29 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$add$./designs/soc_core/src/APB_UART.v:559$1429 ($add).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10859 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10867 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10874 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10879 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10892 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10904 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10915 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10924 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10933 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10950 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10956 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10962 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10968 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10976 ($mux).
Removed top 1 bits (of 2) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10981_CMP0 ($eq).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$10996 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$11012 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$11019 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$11027 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$11035 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$11043 ($mux).
Removed top 1 bits (of 4) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$eq$./designs/soc_core/src/APB_UART.v:421$1413 ($eq).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$add$./designs/soc_core/src/APB_UART.v:442$1418 ($add).
Removed top 28 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$add$./designs/soc_core/src/APB_UART.v:442$1418 ($add).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11087 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11095 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11102 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11107 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11120 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11132 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11143 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11152 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11161 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11178 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11184 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11190 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11196 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11204 ($mux).
Removed top 1 bits (of 2) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11209_CMP0 ($eq).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11224 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11233 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11240 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11247 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11255 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11263 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$procmux$11277 ($mux).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$add$./designs/soc_core/src/APB_UART.v:280$1394 ($add).
Removed top 28 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$add$./designs/soc_core/src/APB_UART.v:280$1394 ($add).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$add$./designs/soc_core/src/APB_UART.v:281$1395 ($add).
Removed top 28 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$add$./designs/soc_core/src/APB_UART.v:281$1395 ($add).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$sub$./designs/soc_core/src/APB_UART.v:296$1397 ($sub).
Removed top 28 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$sub$./designs/soc_core/src/APB_UART.v:296$1397 ($sub).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$add$./designs/soc_core/src/APB_UART.v:305$1400 ($add).
Removed top 28 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$add$./designs/soc_core/src/APB_UART.v:305$1400 ($add).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procmux$11314 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procmux$11321 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procmux$11328 ($mux).
Removed top 1 bits (of 2) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procmux$11342_CMP0 ($eq).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procmux$11355 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procmux$11363 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procmux$11371 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procmux$11391 ($pmux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procmux$11395 ($pmux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procmux$11402 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procmux$11405 ($mux).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$add$./designs/soc_core/src/APB_UART.v:280$1394 ($add).
Removed top 28 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$add$./designs/soc_core/src/APB_UART.v:280$1394 ($add).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$add$./designs/soc_core/src/APB_UART.v:281$1395 ($add).
Removed top 28 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$add$./designs/soc_core/src/APB_UART.v:281$1395 ($add).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$sub$./designs/soc_core/src/APB_UART.v:296$1397 ($sub).
Removed top 28 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$sub$./designs/soc_core/src/APB_UART.v:296$1397 ($sub).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$add$./designs/soc_core/src/APB_UART.v:305$1400 ($add).
Removed top 28 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$add$./designs/soc_core/src/APB_UART.v:305$1400 ($add).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procmux$11314 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procmux$11321 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procmux$11328 ($mux).
Removed top 1 bits (of 2) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procmux$11342_CMP0 ($eq).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procmux$11355 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procmux$11363 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procmux$11371 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procmux$11391 ($pmux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procmux$11395 ($pmux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procmux$11402 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procmux$11405 ($mux).
Removed top 15 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uBAUDGEN.$add$./designs/soc_core/src/APB_UART.v:351$1405 ($add).
Removed top 16 bits (of 32) from mux cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uBAUDGEN.$ternary$./designs/soc_core/src/APB_UART.v:351$1406 ($mux).
Removed top 4 bits (of 8) from port A of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$gt$./designs/soc_core/src/APB_UART.v:145$1368 ($gt).
Removed top 4 bits (of 8) from port A of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$lt$./designs/soc_core/src/APB_UART.v:144$1367 ($lt).
Removed top 2 bits (of 34) from mux cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:136$1366 ($mux).
Removed top 2 bits (of 34) from mux cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:137$1365 ($mux).
Removed top 2 bits (of 34) from mux cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:138$1364 ($mux).
Removed top 2 bits (of 34) from mux cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363 ($mux).
Removed top 2 bits (of 34) from mux cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:140$1362 ($mux).
Removed top 2 bits (of 34) from mux cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:141$1361 ($mux).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$eq$./designs/soc_core/src/spi_master.v:78$4772 ($eq).
Removed top 28 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$ge$./designs/soc_core/src/spi_master.v:101$4774 ($ge).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$add$./designs/soc_core/src/spi_master.v:172$4781 ($add).
Removed top 27 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$add$./designs/soc_core/src/spi_master.v:172$4781 ($add).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$procmux$6681 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$procmux$6684 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$procmux$6686 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$procmux$6697 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$procmux$6699 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$procmux$6720 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$procmux$6722 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$procmux$6724 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$procmux$6736 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$procmux$6738 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.\sri[0].$procmux$6364 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$procmux$14492 ($mux).
Removed top 24 bits (of 32) from mux cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$ternary$./designs/soc_core/src/APB_SPI.v:146$742 ($mux).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$add$./designs/soc_core/src/spi_master.v:77$4770 ($add).
Removed top 24 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$add$./designs/soc_core/src/spi_master.v:77$4770 ($add).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$eq$./designs/soc_core/src/spi_master.v:78$4772 ($eq).
Removed top 28 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$ge$./designs/soc_core/src/spi_master.v:101$4774 ($ge).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$add$./designs/soc_core/src/spi_master.v:172$4781 ($add).
Removed top 27 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$add$./designs/soc_core/src/spi_master.v:172$4781 ($add).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$procmux$6681 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$procmux$6684 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$procmux$6686 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$procmux$6697 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$procmux$6699 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$procmux$6720 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$procmux$6722 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$procmux$6724 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$procmux$6736 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$procmux$6738 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.\sri[0].$procmux$6364 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$procmux$14492 ($mux).
Removed top 24 bits (of 32) from mux cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$ternary$./designs/soc_core/src/APB_SPI.v:146$742 ($mux).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$add$./designs/soc_core/src/spi_master.v:77$4770 ($add).
Removed top 24 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$add$./designs/soc_core/src/spi_master.v:77$4770 ($add).
Removed top 5 bits (of 6) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.$eq$./designs/soc_core/src/i2c_master.v:754$2816 ($eq).
Removed top 4 bits (of 6) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.$eq$./designs/soc_core/src/i2c_master.v:755$2818 ($eq).
Removed top 3 bits (of 6) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.$eq$./designs/soc_core/src/i2c_master.v:755$2820 ($eq).
Removed top 3 bits (of 6) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.$eq$./designs/soc_core/src/i2c_master.v:756$2822 ($eq).
Removed top 4 bits (of 6) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.$eq$./designs/soc_core/src/i2c_master.v:756$2824 ($eq).
Removed top 3 bits (of 6) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.$eq$./designs/soc_core/src/i2c_master.v:757$2826 ($eq).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.$procmux$14570 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.$procmux$14573 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.$procmux$14583 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.$procmux$14588 ($mux).
Removed top 15 bits (of 16) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$sub$./designs/soc_core/src/i2c_master.v:131$2757 ($sub).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$sub$./designs/soc_core/src/i2c_master.v:158$2764 ($sub).
Removed top 18 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$sub$./designs/soc_core/src/i2c_master.v:158$2764 ($sub).
Removed top 1 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15631_CMP0 ($eq).
Removed top 5 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15632_CMP0 ($eq).
Removed top 9 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15633_CMP0 ($eq).
Removed top 13 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15634_CMP0 ($eq).
Removed top 2 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15642_CMP0 ($eq).
Removed top 3 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15643_CMP0 ($eq).
Removed top 4 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15644_CMP0 ($eq).
Removed top 6 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15646_CMP0 ($eq).
Removed top 7 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15647_CMP0 ($eq).
Removed top 8 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15648_CMP0 ($eq).
Removed top 10 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15650_CMP0 ($eq).
Removed top 11 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15651_CMP0 ($eq).
Removed top 12 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15652_CMP0 ($eq).
Removed top 14 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15654_CMP0 ($eq).
Removed top 15 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15655_CMP0 ($eq).
Removed top 16 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15656_CMP0 ($eq).
Removed top 17 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15657_CMP0 ($eq).
Removed top 4 bits (of 18) from mux cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15659 ($pmux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15665 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15689 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15712 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15734 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15759 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14803 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14798 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14748 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$procmux$14746 ($mux).
Removed top 1 bits (of 4) from port B of cell soc_core.$auto$fsm_map.cc:77:implement_pattern_cache$16658 ($eq).
Removed top 2 bits (of 3) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$sub$./designs/soc_core/src/i2c_master.v:566$2811 ($sub).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.$procmux$14570 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.$procmux$14573 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.$procmux$14583 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.$procmux$14588 ($mux).
Removed top 15 bits (of 16) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$sub$./designs/soc_core/src/i2c_master.v:131$2757 ($sub).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$sub$./designs/soc_core/src/i2c_master.v:158$2764 ($sub).
Removed top 18 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$sub$./designs/soc_core/src/i2c_master.v:158$2764 ($sub).
Removed top 1 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15631_CMP0 ($eq).
Removed top 5 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15632_CMP0 ($eq).
Removed top 9 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15633_CMP0 ($eq).
Removed top 13 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15634_CMP0 ($eq).
Removed top 2 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15642_CMP0 ($eq).
Removed top 3 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15643_CMP0 ($eq).
Removed top 4 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15644_CMP0 ($eq).
Removed top 6 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15646_CMP0 ($eq).
Removed top 7 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15647_CMP0 ($eq).
Removed top 8 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15648_CMP0 ($eq).
Removed top 10 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15650_CMP0 ($eq).
Removed top 11 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15651_CMP0 ($eq).
Removed top 12 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15652_CMP0 ($eq).
Removed top 14 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15654_CMP0 ($eq).
Removed top 15 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15655_CMP0 ($eq).
Removed top 16 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15656_CMP0 ($eq).
Removed top 17 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15657_CMP0 ($eq).
Removed top 4 bits (of 18) from mux cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15659 ($pmux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15665 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15689 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15712 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15734 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15759 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14803 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14798 ($mux).
Removed top 1 bits (of 2) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17165 ($ne).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14748 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$procmux$14746 ($mux).
Removed top 1 bits (of 4) from port B of cell soc_core.$auto$fsm_map.cc:77:implement_pattern_cache$16619 ($eq).
Removed top 2 bits (of 3) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$sub$./designs/soc_core/src/i2c_master.v:566$2811 ($sub).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S6.$procmux$15778 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S6.$procmux$15773 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S6.$procmux$15768 ($mux).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S6.$add$./designs/soc_core/src/PWM32.v:53$146 ($add).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S6.$add$./designs/soc_core/src/PWM32.v:42$144 ($add).
Removed top 14 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_6.$eq$./designs/soc_core/src/APB_PWM32.v:109$1456 ($eq).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S7.$procmux$15778 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S7.$procmux$15773 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S7.$procmux$15768 ($mux).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S7.$add$./designs/soc_core/src/PWM32.v:53$146 ($add).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S7.$add$./designs/soc_core/src/PWM32.v:42$144 ($add).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S8.$procmux$15623 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S8.$procmux$15618 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S8.$procmux$15613 ($mux).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S8.$add$./designs/soc_core/src/TIMER32.v:51$302 ($add).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S8.$add$./designs/soc_core/src/TIMER32.v:40$300 ($add).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S9.$procmux$15623 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S9.$procmux$15618 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S9.$procmux$15613 ($mux).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S9.$add$./designs/soc_core/src/TIMER32.v:51$302 ($add).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S9.$add$./designs/soc_core/src/TIMER32.v:40$300 ($add).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S10.$procmux$15623 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S10.$procmux$15618 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S10.$procmux$15613 ($mux).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S10.$add$./designs/soc_core/src/TIMER32.v:51$302 ($add).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S10.$add$./designs/soc_core/src/TIMER32.v:40$300 ($add).
Removed top 15 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$eq$./designs/soc_core/src/APB_TIMER32.v:137$1770 ($eq).
Removed top 16 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$eq$./designs/soc_core/src/APB_TIMER32.v:136$1769 ($eq).
Removed top 16 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$eq$./designs/soc_core/src/APB_TIMER32.v:135$1768 ($eq).
Removed top 17 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$eq$./designs/soc_core/src/APB_TIMER32.v:134$1767 ($eq).
Removed top 11 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$eq$./designs/soc_core/src/APB_TIMER32.v:120$1761 ($eq).
Removed top 15 bits (of 18) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$eq$./designs/soc_core/src/APB_TIMER32.v:107$1757 ($eq).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S11.$procmux$15623 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S11.$procmux$15618 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S11.$procmux$15613 ($mux).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S11.$add$./designs/soc_core/src/TIMER32.v:51$302 ($add).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S11.$add$./designs/soc_core/src/TIMER32.v:40$300 ($add).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S12.$procmux$6369 ($mux).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S12.$sub$./designs/soc_core/src/WDT32.v:37$2698 ($sub).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S13.$procmux$6369 ($mux).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S13.$sub$./designs/soc_core/src/WDT32.v:37$2698 ($sub).
Removed top 24 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\apbBus.$and$./designs/soc_core/src/APB_bus0.v:222$5933 ($and).
Removed top 24 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\apbBus.$and$./designs/soc_core/src/APB_bus0.v:223$5935 ($and).
Removed top 1 bits (of 4) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\apbBus.$eq$./designs/soc_core/src/APB_bus0.v:148$5805 ($eq).
Removed top 1 bits (of 4) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\apbBus.$eq$./designs/soc_core/src/APB_bus0.v:149$5804 ($eq).
Removed top 1 bits (of 4) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\apbBus.$eq$./designs/soc_core/src/APB_bus0.v:150$5803 ($eq).
Removed top 1 bits (of 4) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\apbBus.$eq$./designs/soc_core/src/APB_bus0.v:151$5802 ($eq).
Removed top 2 bits (of 4) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\apbBus.$eq$./designs/soc_core/src/APB_bus0.v:152$5801 ($eq).
Removed top 2 bits (of 4) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\apbBus.$eq$./designs/soc_core/src/APB_bus0.v:153$5800 ($eq).
Removed top 3 bits (of 4) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\apbBus.$eq$./designs/soc_core/src/APB_bus0.v:154$5799 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:66$253 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:67$254 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:68$255 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:69$256 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:70$257 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:71$258 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:72$259 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:73$260 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:78$262 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:79$263 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:80$264 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:81$265 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:82$266 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:83$267 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:84$268 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:85$269 ($eq).
Removed top 24 bits (of 32) from FF cell soc_core.$auto$ff.cc:262:slice$18159 ($adffe).
Removed top 7 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11760_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11759_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11758_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11757_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11756_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11755_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11754_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11753_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11752_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11751_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11750_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11749_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11748_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11747_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11746_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11745_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11744_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11743_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11742_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11741_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11740_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11739_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11738_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11737_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11736_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11735_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11734_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11733_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11732_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11731_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11730_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11729_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11728_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11727_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11726_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11725_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11724_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11723_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11722_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11721_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11720_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11719_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11718_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11717_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11716_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11715_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11714_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11713_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11712_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11711_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11710_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11709_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11708_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11707_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11706_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11705_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11704_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11703_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11702_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11701_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11700_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11699_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11698_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11697_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11696_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11695_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11694_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11693_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11692_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11691_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11690_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11689_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11688_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11687_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11686_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11685_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11684_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11683_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11682_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11681_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11680_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11679_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11678_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11677_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11676_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11675_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11674_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11673_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11672_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11671_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11670_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11669_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11668_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11667_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11666_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11665_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11664_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11663_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11662_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11661_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11660_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11659_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11658_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11657_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11656_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11655_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11654_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11653_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11652_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11651_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11650_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11649_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11648_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11647_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11646_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11645_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11644_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11643_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11642_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11641_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11640_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11639_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11638_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11637_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11636_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11635_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11634_CMP0 ($eq).
Removed top 1 bits (of 8) from mux cell soc_core.$flatten\ahb_sys_0_uut.\S_7.\Sig.$procmux$11505 ($pmux).
Removed top 7 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6362_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6361_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6360_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6359_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6358_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6357_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6356_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6355_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6354_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6353_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6352_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6351_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6350_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6349_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6348_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6347_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6346_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6345_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6344_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6343_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6342_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6341_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6340_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6339_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6338_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6337_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6336_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6335_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6334_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6333_CMP0 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6332_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6331_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6330_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6329_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6328_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6327_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6326_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6325_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6324_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6323_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6322_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6321_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6320_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6319_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6318_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6317_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6316_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6315_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6314_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6313_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6312_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6311_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6310_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6309_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6308_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6307_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6306_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6305_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6304_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6303_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6302_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6301_CMP0 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6300_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6299_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6298_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6297_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6296_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6295_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6294_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6293_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6292_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6291_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6290_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6289_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6288_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6287_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6286_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6285_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6284_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6283_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6282_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6281_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6280_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6279_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6278_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6277_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6276_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6275_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6274_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6273_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6272_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6271_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6270_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6269_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6268_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6267_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6266_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6265_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6264_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6263_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6262_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6261_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6260_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6259_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6258_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6257_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6256_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6255_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6254_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6253_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6252_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6251_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6250_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6249_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6248_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6247_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6246_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6245_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6244_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6243_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6242_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6241_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6240_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6239_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6238_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6237_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_6.\Tan.$procmux$6236_CMP0 ($eq).
Removed top 30 bits (of 31) from port A of cell soc_core.$flatten\ahb_sys_0_uut.\S_5.\mont.$shl$./designs/soc_core/src/AHB_Sec_ACC.v:27$404 ($shl).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_5.\mont.$sub$./designs/soc_core/src/AHB_Sec_ACC.v:29$406 ($sub).
Removed top 5 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.$eq$./designs/soc_core/src/AHB_ML_ACC.v:260$2925 ($eq).
Removed top 4 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.$eq$./designs/soc_core/src/AHB_ML_ACC.v:266$2929 ($eq).
Removed top 4 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.$eq$./designs/soc_core/src/AHB_ML_ACC.v:272$2933 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.$eq$./designs/soc_core/src/AHB_ML_ACC.v:278$2937 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.$eq$./designs/soc_core/src/AHB_ML_ACC.v:286$2941 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.$eq$./designs/soc_core/src/AHB_ML_ACC.v:292$2945 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.$eq$./designs/soc_core/src/AHB_ML_ACC.v:298$2949 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.$eq$./designs/soc_core/src/AHB_ML_ACC.v:304$2953 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.$eq$./designs/soc_core/src/AHB_ML_ACC.v:310$2957 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.$eq$./designs/soc_core/src/AHB_ML_ACC.v:347$2961 ($eq).
Removed top 1 bits (of 3) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.$sub$./designs/soc_core/src/AHB_ML_ACC.v:29$2892 ($sub).
Removed top 1 bits (of 3) from port A of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.$sub$./designs/soc_core/src/AHB_ML_ACC.v:29$2892 ($sub).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.$eq$./designs/soc_core/src/AHB_ML_ACC.v:364$2963 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.$eq$./designs/soc_core/src/AHB_ML_ACC.v:364$2964 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.$eq$./designs/soc_core/src/AHB_ML_ACC.v:364$2965 ($eq).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.$eq$./designs/soc_core/src/AHB_ML_ACC.v:364$2966 ($eq).
Removed top 2 bits (of 4) from FF cell soc_core.$auto$ff.cc:262:slice$18174 ($adffe).
Removed top 16 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.\mac1.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
Removed top 16 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.\mac2.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
Removed top 16 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.\mac3.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
Removed top 24 bits (of 32) from mux cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.\mac0.$ternary$./designs/soc_core/src/AHB_ML_ACC.v:68$2899 ($mux).
Removed top 24 bits (of 32) from mux cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.\mac1.$ternary$./designs/soc_core/src/AHB_ML_ACC.v:68$2899 ($mux).
Removed top 24 bits (of 32) from mux cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.\mac2.$ternary$./designs/soc_core/src/AHB_ML_ACC.v:68$2899 ($mux).
Removed top 24 bits (of 32) from mux cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.\mac3.$ternary$./designs/soc_core/src/AHB_ML_ACC.v:68$2899 ($mux).
Removed top 16 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.\mac1.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
Removed top 16 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.\mac2.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
Removed top 16 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.\mac3.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
Removed top 24 bits (of 32) from mux cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.\mac0.$ternary$./designs/soc_core/src/AHB_ML_ACC.v:68$2899 ($mux).
Removed top 24 bits (of 32) from mux cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.\mac1.$ternary$./designs/soc_core/src/AHB_ML_ACC.v:68$2899 ($mux).
Removed top 24 bits (of 32) from mux cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.\mac2.$ternary$./designs/soc_core/src/AHB_ML_ACC.v:68$2899 ($mux).
Removed top 24 bits (of 32) from mux cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.\mac3.$ternary$./designs/soc_core/src/AHB_ML_ACC.v:68$2899 ($mux).
Removed top 16 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.\mac1.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
Removed top 16 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.\mac2.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
Removed top 16 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.\mac3.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
Removed top 24 bits (of 32) from mux cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.\mac0.$ternary$./designs/soc_core/src/AHB_ML_ACC.v:68$2899 ($mux).
Removed top 24 bits (of 32) from mux cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.\mac1.$ternary$./designs/soc_core/src/AHB_ML_ACC.v:68$2899 ($mux).
Removed top 24 bits (of 32) from mux cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.\mac2.$ternary$./designs/soc_core/src/AHB_ML_ACC.v:68$2899 ($mux).
Removed top 24 bits (of 32) from mux cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.\mac3.$ternary$./designs/soc_core/src/AHB_ML_ACC.v:68$2899 ($mux).
Removed top 16 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.\mac1.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
Removed top 16 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.\mac2.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
Removed top 16 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.\mac3.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
Removed top 24 bits (of 32) from mux cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.\mac0.$ternary$./designs/soc_core/src/AHB_ML_ACC.v:68$2899 ($mux).
Removed top 24 bits (of 32) from mux cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.\mac1.$ternary$./designs/soc_core/src/AHB_ML_ACC.v:68$2899 ($mux).
Removed top 24 bits (of 32) from mux cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.\mac2.$ternary$./designs/soc_core/src/AHB_ML_ACC.v:68$2899 ($mux).
Removed top 24 bits (of 32) from mux cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.\mac3.$ternary$./designs/soc_core/src/AHB_ML_ACC.v:68$2899 ($mux).
Removed top 24 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.\mac0.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
Removed top 24 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.\mac0.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
Removed top 24 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.\mac0.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
Removed top 24 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.\mac0.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
Removed top 2 bits (of 4) from mux cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.$ternary$./designs/soc_core/src/AHB_ML_ACC.v:30$2894 ($mux).
Removed top 3 bits (of 4) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_3.$eq$./designs/soc_core/src/AHB_SPM.v:126$1517 ($eq).
Removed top 3 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_3.$eq$./designs/soc_core/src/AHB_SPM.v:143$1527 ($eq).
Removed top 31 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_3.$add$./designs/soc_core/src/AHB_SPM.v:155$1533 ($add).
Removed top 24 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S_3.$add$./designs/soc_core/src/AHB_SPM.v:155$1533 ($add).
Removed top 3 bits (of 4) from mux cell soc_core.$flatten\ahb_sys_0_uut.\S_3.$procmux$10817 ($mux).
Removed top 3 bits (of 4) from mux cell soc_core.$flatten\ahb_sys_0_uut.\S_3.$procmux$10824 ($mux).
Removed top 3 bits (of 4) from mux cell soc_core.$flatten\ahb_sys_0_uut.\S_3.$procmux$10829 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\S_3.$procmux$10834 ($mux).
Removed top 3 bits (of 4) from FF cell soc_core.$flatten\ahb_sys_0_uut.\S_3.$auto$proc_dlatch.cc:427:proc_dlatch$15801 ($dlatch).
Removed top 20 bits (of 22) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_2.$eq$./designs/soc_core/src/AHBlite_GPIO.v:110$551 ($eq).
Removed top 20 bits (of 22) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_2.$eq$./designs/soc_core/src/AHBlite_GPIO.v:121$555 ($eq).
Removed top 19 bits (of 22) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_2.$eq$./designs/soc_core/src/AHBlite_GPIO.v:132$559 ($eq).
Removed top 19 bits (of 22) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_2.$eq$./designs/soc_core/src/AHBlite_GPIO.v:143$563 ($eq).
Removed top 21 bits (of 22) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S_2.$eq$./designs/soc_core/src/AHBlite_GPIO.v:157$570 ($eq).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\S0.$procmux$10730 ($mux).
Removed top 1 bits (of 2) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.$procmux$10740_CMP0 ($eq).
Removed top 1 bits (of 2) from mux cell soc_core.$flatten\ahb_sys_0_uut.\S0.$procmux$10750 ($mux).
Removed top 8 bits (of 32) from FF cell soc_core.$auto$ff.cc:262:slice$18297 ($dffe).
Removed top 4 bits (of 5) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$10621_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$10586_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$10552_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$10519_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$10487_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$10456_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$10426_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$10397_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$10369_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$10342_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$10316_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$10291_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$10267_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$10244_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$10222_CMP0 ($eq).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$9993 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$9987 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$9984 ($mux).
Removed top 4 bits (of 5) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$9978_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$9977_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$9976_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$9975_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$9974_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$9973_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$9972_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$9971_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$9970_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$9969_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$9968_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$9967_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$9966_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$9965_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$procmux$9964_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\CACHE.$eq$./designs/soc_core/src/QSPI_XIP_CTRL.v:287$4495 ($eq).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$procmux$10709 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$procmux$10701 ($mux).
Removed top 4 bits (of 8) from mux cell soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$procmux$10699 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$procmux$10691 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$procmux$10688 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$procmux$10674 ($mux).
Removed cell soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$procmux$10668 ($mux).
Removed top 2 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$eq$./designs/soc_core/src/QSPI_XIP_CTRL.v:236$4466 ($eq).
Removed top 27 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$lt$./designs/soc_core/src/QSPI_XIP_CTRL.v:234$4465 ($lt).
Removed top 1 bits (of 4) from mux cell soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$ternary$./designs/soc_core/src/QSPI_XIP_CTRL.v:232$4455 ($mux).
Removed top 4 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$eq$./designs/soc_core/src/QSPI_XIP_CTRL.v:232$4454 ($eq).
Removed top 4 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$eq$./designs/soc_core/src/QSPI_XIP_CTRL.v:231$4453 ($eq).
Removed top 4 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$eq$./designs/soc_core/src/QSPI_XIP_CTRL.v:230$4452 ($eq).
Removed top 4 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$eq$./designs/soc_core/src/QSPI_XIP_CTRL.v:229$4451 ($eq).
Removed top 4 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$eq$./designs/soc_core/src/QSPI_XIP_CTRL.v:228$4450 ($eq).
Removed top 4 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$eq$./designs/soc_core/src/QSPI_XIP_CTRL.v:227$4449 ($eq).
Removed top 4 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$eq$./designs/soc_core/src/QSPI_XIP_CTRL.v:226$4448 ($eq).
Removed top 4 bits (of 8) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$eq$./designs/soc_core/src/QSPI_XIP_CTRL.v:225$4447 ($eq).
Removed top 29 bits (of 32) from port A of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$sub$./designs/soc_core/src/QSPI_XIP_CTRL.v:224$4445 ($sub).
Removed top 23 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$sub$./designs/soc_core/src/QSPI_XIP_CTRL.v:224$4445 ($sub).
Removed top 28 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$lt$./designs/soc_core/src/QSPI_XIP_CTRL.v:224$4444 ($lt).
Removed top 25 bits (of 32) from port A of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$sub$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4441 ($sub).
Removed top 28 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$sub$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4441 ($sub).
Removed top 28 bits (of 32) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$sub$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4441 ($sub).
Removed top 3 bits (of 7) from port A of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$sub$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4441 ($sub).
Removed top 26 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$le$./designs/soc_core/src/QSPI_XIP_CTRL.v:219$4429 ($le).
Removed top 27 bits (of 32) from port B of cell soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$ge$./designs/soc_core/src/QSPI_XIP_CTRL.v:219$4428 ($ge).
Removed top 1 bits (of 2) from port B of cell soc_core.$auto$fsm_map.cc:77:implement_pattern_cache$16478 ($eq).
Removed top 1 bits (of 3) from port B of cell soc_core.$auto$fsm_map.cc:77:implement_pattern_cache$16474 ($eq).
Removed top 2 bits (of 3) from port B of cell soc_core.$auto$fsm_map.cc:77:implement_pattern_cache$16506 ($eq).
Removed top 1 bits (of 2) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$18006 ($ne).
Removed top 1 bits (of 2) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$18002 ($ne).
Removed top 1 bits (of 2) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17991 ($ne).
Removed top 4 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$eq$./designs/soc_core/src/ibex_register_file_ff.v:41$5171 ($eq).
Removed top 29 bits (of 32) from port B of cell soc_core.$flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$add$./designs/soc_core/src/ibex_prefetch_buffer.v:145$5758 ($add).
Removed top 29 bits (of 31) from port B of cell soc_core.$flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$add$./designs/soc_core/src/ibex_fetch_fifo.v:88$4719 ($add).
Removed top 3 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$eq$./designs/soc_core/src/ibex_compressed_decoder.v:343$307 ($eq).
Removed top 11 bits (of 32) from mux cell soc_core.$flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15332 ($mux).
Removed top 7 bits (of 32) from mux cell soc_core.$flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15348 ($mux).
Removed top 7 bits (of 32) from mux cell soc_core.$flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15378 ($mux).
Removed top 7 bits (of 32) from mux cell soc_core.$flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15413 ($mux).
Removed top 1 bits (of 3) from port B of cell soc_core.$flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15427_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell soc_core.$flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15444_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell soc_core.$flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15444_CMP1 ($eq).
Removed top 1 bits (of 3) from port B of cell soc_core.$flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15465_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell soc_core.$flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15466_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell soc_core.$flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15467_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell soc_core.$flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15474_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell soc_core.$flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15499_CMP1 ($eq).
Removed top 3 bits (of 32) from mux cell soc_core.$flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15542 ($mux).
Removed top 1 bits (of 2) from port B of cell soc_core.$flatten\ibex_core.\core.\if_stage_i.$procmux$11487_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell soc_core.$flatten\ibex_core.\core.\if_stage_i.$procmux$11483_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell soc_core.$flatten\ibex_core.\core.\if_stage_i.$procmux$11482_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell soc_core.$flatten\ibex_core.\core.\if_stage_i.$procmux$11481_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$ne$./designs/soc_core/src/ibex_controller.v:487$4552 ($ne).
Removed top 4 bits (of 6) from mux cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$ternary$./designs/soc_core/src/ibex_controller.v:775$4623 ($mux).
Removed top 1 bits (of 4) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8300_CMP0 ($eq).
Removed top 2 bits (of 4) from mux cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8303 ($mux).
Removed top 1 bits (of 4) from mux cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8321 ($mux).
Removed cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8348 ($mux).
Removed top 1 bits (of 4) from mux cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8396 ($mux).
Removed cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8420 ($mux).
Removed cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8465 ($mux).
Removed top 1 bits (of 4) from mux cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8474 ($mux).
Removed top 4 bits (of 6) from mux cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8616 ($mux).
Removed top 3 bits (of 6) from mux cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8652 ($mux).
Removed top 3 bits (of 6) from mux cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8654 ($mux).
Removed top 3 bits (of 6) from mux cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8656 ($mux).
Removed top 2 bits (of 6) from mux cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8658 ($mux).
Removed top 2 bits (of 6) from mux cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8660 ($mux).
Removed top 2 bits (of 6) from mux cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8808 ($mux).
Removed cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8838 ($mux).
Removed cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8844 ($mux).
Removed cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8916 ($mux).
Removed top 3 bits (of 6) from mux cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8982 ($mux).
Removed top 1 bits (of 4) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8996_CMP0 ($eq).
Removed top 2 bits (of 6) from mux cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9003 ($mux).
Removed top 1 bits (of 6) from mux cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9021 ($mux).
Removed cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9066 ($mux).
Removed top 1 bits (of 6) from mux cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9078 ($mux).
Removed cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9131 ($mux).
Removed top 1 bits (of 4) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9195_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9390_CMP0 ($eq).
Removed cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9431 ($mux).
Removed cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9443 ($mux).
Removed top 2 bits (of 4) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9446_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9468_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9469_CMP0 ($eq).
Removed top 3 bits (of 4) from mux cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9623 ($mux).
Removed top 2 bits (of 4) from mux cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9665 ($mux).
Removed top 2 bits (of 4) from mux cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9704 ($mux).
Removed top 1 bits (of 4) from mux cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9740 ($mux).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$eq$./designs/soc_core/src/ibex_decoder.v:923$4678 ($eq).
Removed top 2 bits (of 3) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6835_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6837_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6894_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6895_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6896_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6897_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6898_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6899_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6900_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6901_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6902_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6903_CMP0 ($eq).
Removed top 9 bits (of 10) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6904_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6905_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6906_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6907_CMP0 ($eq).
Removed top 8 bits (of 10) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6908_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6909_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6915_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6985_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7024_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7025_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7041_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7051 ($mux).
Removed top 1 bits (of 3) from mux cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7107 ($mux).
Removed top 2 bits (of 3) from mux cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7215 ($mux).
Removed top 2 bits (of 7) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7264_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7265_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7277_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7335_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7387_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7389_CMP0 ($eq).
Removed top 11 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7390_CMP0 ($eq).
Removed top 8 bits (of 10) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7579_CMP3 ($eq).
Removed top 1 bits (of 2) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.$procmux$12240_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.$procmux$11773_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.$procmux$11772_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.$procmux$11771_CMP0 ($eq).
Removed top 29 bits (of 32) from mux cell soc_core.$flatten\ibex_core.\core.\id_stage_i.$ternary$./designs/soc_core/src/ibex_id_stage.v:668$5672 ($mux).
Removed top 1 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.$eq$./designs/soc_core/src/ibex_id_stage.v:764$5626 ($eq).
Removed top 1 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.$eq$./designs/soc_core/src/ibex_id_stage.v:764$5624 ($eq).
Removed top 1 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.$eq$./designs/soc_core/src/ibex_id_stage.v:764$5622 ($eq).
Removed top 1 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.$eq$./designs/soc_core/src/ibex_id_stage.v:764$5621 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.$eq$./designs/soc_core/src/ibex_id_stage.v:760$5608 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\id_stage_i.$eq$./designs/soc_core/src/ibex_id_stage.v:760$5607 ($eq).
Removed top 27 bits (of 32) from mux cell soc_core.$flatten\ibex_core.\core.\id_stage_i.$ternary$./designs/soc_core/src/ibex_id_stage.v:615$5569 ($mux).
Removed top 1 bits (of 33) from port A of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$or$./designs/soc_core/src/ibex_multdiv_fast.v:596$5968 ($or).
Removed top 1 bits (of 33) from port B of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$or$./designs/soc_core/src/ibex_multdiv_fast.v:596$5968 ($or).
Removed top 1 bits (of 33) from port Y of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$or$./designs/soc_core/src/ibex_multdiv_fast.v:596$5968 ($or).
Removed top 1 bits (of 33) from mux cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$ternary$./designs/soc_core/src/ibex_multdiv_fast.v:596$5969 ($mux).
Removed top 31 bits (of 32) from port A of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$shl$./designs/soc_core/src/ibex_multdiv_fast.v:597$5970 ($shl).
Removed top 4 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$sub$./designs/soc_core/src/ibex_multdiv_fast.v:614$5981 ($sub).
Removed top 4 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$eq$./designs/soc_core/src/ibex_multdiv_fast.v:659$5996 ($eq).
Removed cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$ternary$./designs/soc_core/src/ibex_multdiv_fast.v:675$6002 ($mux).
Removed cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$ternary$./designs/soc_core/src/ibex_multdiv_fast.v:677$6003 ($mux).
Removed top 18 bits (of 35) from port A of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$mul$./designs/soc_core/src/ibex_multdiv_fast.v:517$6007 ($mul).
Removed top 18 bits (of 35) from port B of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$mul$./designs/soc_core/src/ibex_multdiv_fast.v:517$6007 ($mul).
Removed top 1 bits (of 35) from port Y of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$mul$./designs/soc_core/src/ibex_multdiv_fast.v:517$6007 ($mul).
Removed top 1 bits (of 35) from port A of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$add$./designs/soc_core/src/ibex_multdiv_fast.v:517$6008 ($add).
Removed top 1 bits (of 35) from port B of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$add$./designs/soc_core/src/ibex_multdiv_fast.v:517$6008 ($add).
Removed top 1 bits (of 35) from port Y of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$add$./designs/soc_core/src/ibex_multdiv_fast.v:517$6008 ($add).
Removed cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6523 ($mux).
Removed cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6536 ($mux).
Removed top 2 bits (of 34) from mux cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6544 ($mux).
Removed cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6652 ($mux).
Removed top 1 bits (of 34) from port A of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\alu_i.$add$./designs/soc_core/src/ibex_alu.v:364$6025 ($add).
Removed top 1 bits (of 34) from port B of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\alu_i.$add$./designs/soc_core/src/ibex_alu.v:364$6025 ($add).
Removed top 1 bits (of 34) from port Y of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\alu_i.$add$./designs/soc_core/src/ibex_alu.v:364$6025 ($add).
Removed top 26 bits (of 32) from port A of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\alu_i.$sub$./designs/soc_core/src/ibex_alu.v:422$6040 ($sub).
Removed top 27 bits (of 32) from port Y of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\alu_i.$sub$./designs/soc_core/src/ibex_alu.v:422$6040 ($sub).
Removed top 5 bits (of 6) from port A of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\alu_i.$sub$./designs/soc_core/src/ibex_alu.v:422$6040 ($sub).
Removed top 2 bits (of 6) from port B of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\alu_i.$eq$./designs/soc_core/src/ibex_alu.v:442$6048 ($eq).
Removed top 1 bits (of 33) from port Y of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\alu_i.$sshr$./designs/soc_core/src/ibex_alu.v:454$6053 ($sshr).
Removed top 4 bits (of 6) from port B of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\alu_i.$eq$./designs/soc_core/src/ibex_alu.v:482$6060 ($eq).
Removed top 3 bits (of 6) from port B of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\alu_i.$eq$./designs/soc_core/src/ibex_alu.v:482$6061 ($eq).
Removed top 3 bits (of 6) from port B of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\alu_i.$eq$./designs/soc_core/src/ibex_alu.v:483$6063 ($eq).
Removed top 3 bits (of 6) from port B of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\alu_i.$eq$./designs/soc_core/src/ibex_alu.v:483$6064 ($eq).
Removed top 1 bits (of 6) from port B of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\alu_i.$procmux$14514_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\alu_i.$procmux$14514_CMP1 ($eq).
Removed top 1 bits (of 6) from port B of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\alu_i.$procmux$14514_CMP2 ($eq).
Removed top 1 bits (of 6) from port B of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\alu_i.$procmux$14514_CMP3 ($eq).
Removed top 1 bits (of 6) from port B of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\alu_i.$procmux$14514_CMP4 ($eq).
Removed top 1 bits (of 6) from port B of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\alu_i.$procmux$14514_CMP5 ($eq).
Removed top 2 bits (of 6) from port B of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\alu_i.$procmux$14516_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\alu_i.$procmux$14516_CMP1 ($eq).
Removed top 2 bits (of 6) from port B of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\alu_i.$procmux$14516_CMP3 ($eq).
Removed top 2 bits (of 6) from port B of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\alu_i.$procmux$14516_CMP4 ($eq).
Removed top 5 bits (of 6) from port B of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\alu_i.$procmux$14517_CMP1 ($eq).
Removed top 4 bits (of 6) from port B of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\alu_i.$procmux$14518_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\alu_i.$procmux$14518_CMP1 ($eq).
Removed top 1 bits (of 6) from port B of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\alu_i.$procmux$14543_CMP2 ($eq).
Removed top 1 bits (of 6) from port B of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\alu_i.$procmux$14543_CMP3 ($eq).
Removed top 1 bits (of 6) from port B of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\alu_i.$procmux$14544_CMP2 ($eq).
Removed top 1 bits (of 6) from port B of cell soc_core.$flatten\ibex_core.\core.\ex_block_i.\alu_i.$procmux$14544_CMP3 ($eq).
Removed top 2 bits (of 34) from mux cell soc_core.$flatten\ibex_core.\core.\ex_block_i.$ternary$./designs/soc_core/src/ibex_ex_block.v:384$5552 ($mux).
Removed top 1 bits (of 4) from mux cell soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$procmux$15308 ($pmux).
Removed top 1 bits (of 4) from mux cell soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$procmux$15295 ($pmux).
Removed top 1 bits (of 2) from port B of cell soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$procmux$15267_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell soc_core.$auto$opt_dff.cc:198:make_patterns_logic$17156 ($ne).
Removed top 1 bits (of 2) from port B of cell soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$procmux$15202_CMP0 ($eq).
Removed cell soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$procmux$15090 ($mux).
Removed cell soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$procmux$15040 ($mux).
Removed cell soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$procmux$15030 ($mux).
Removed cell soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$procmux$14992 ($mux).
Removed cell soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$procmux$14950 ($mux).
Removed top 2 bits (of 3) from port B of cell soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$procmux$14944_CMP0 ($eq).
Removed cell soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$procmux$14941 ($mux).
Removed cell soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$procmux$14932 ($mux).
Removed cell soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$procmux$14924 ($mux).
Removed cell soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$procmux$14881 ($mux).
Removed top 1 bits (of 3) from port B of cell soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$procmux$14876_CMP0 ($eq).
Removed cell soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$procmux$14870 ($mux).
Removed cell soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$procmux$14848 ($mux).
Removed top 1 bits (of 3) from port B of cell soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$procmux$14844_CMP0 ($eq).
Removed cell soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$procmux$14841 ($mux).
Removed cell soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$procmux$14828 ($mux).
Removed cell soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$procmux$14810 ($mux).
Removed top 1 bits (of 3) from mux cell soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$ternary$./designs/soc_core/src/ibex_load_store_unit.v:278$355 ($mux).
Removed top 1 bits (of 3) from mux cell soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$ternary$./designs/soc_core/src/ibex_load_store_unit.v:259$350 ($mux).
Removed top 1 bits (of 3) from mux cell soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$ternary$./designs/soc_core/src/ibex_load_store_unit.v:256$349 ($mux).
Removed top 1 bits (of 2) from port B of cell soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$eq$./designs/soc_core/src/ibex_load_store_unit.v:225$343 ($eq).
Removed top 21 bits (of 32) from port B of cell soc_core.$flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$shiftx$./designs/soc_core/src/ibex_register_file_ff.v:0$5238 ($shiftx).
Removed top 21 bits (of 32) from port B of cell soc_core.$flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$shiftx$./designs/soc_core/src/ibex_register_file_ff.v:0$5235 ($shiftx).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$eq$./designs/soc_core/src/ibex_register_file_ff.v:41$5199 ($eq).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$eq$./designs/soc_core/src/ibex_register_file_ff.v:41$5197 ($eq).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$eq$./designs/soc_core/src/ibex_register_file_ff.v:41$5195 ($eq).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$eq$./designs/soc_core/src/ibex_register_file_ff.v:41$5193 ($eq).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$eq$./designs/soc_core/src/ibex_register_file_ff.v:41$5191 ($eq).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$eq$./designs/soc_core/src/ibex_register_file_ff.v:41$5189 ($eq).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$eq$./designs/soc_core/src/ibex_register_file_ff.v:41$5187 ($eq).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$eq$./designs/soc_core/src/ibex_register_file_ff.v:41$5185 ($eq).
Removed top 2 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$eq$./designs/soc_core/src/ibex_register_file_ff.v:41$5183 ($eq).
Removed top 2 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$eq$./designs/soc_core/src/ibex_register_file_ff.v:41$5181 ($eq).
Removed top 2 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$eq$./designs/soc_core/src/ibex_register_file_ff.v:41$5179 ($eq).
Removed top 2 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$eq$./designs/soc_core/src/ibex_register_file_ff.v:41$5177 ($eq).
Removed top 3 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$eq$./designs/soc_core/src/ibex_register_file_ff.v:41$5175 ($eq).
Removed top 3 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\gen_regfile_ff.register_file_i.$eq$./designs/soc_core/src/ibex_register_file_ff.v:41$5173 ($eq).
Removed top 63 bits (of 64) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.\minstret_counter_i.$add$./designs/soc_core/src/ibex_counter.v:31$4822 ($add).
Removed cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.\minstret_counter_i.$procmux$6089 ($mux).
Removed cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.\minstret_counter_i.$procmux$6098 ($mux).
Removed cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.\minstret_counter_i.$procmux$6101 ($mux).
Removed top 63 bits (of 64) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.\mcycle_counter_i.$add$./designs/soc_core/src/ibex_counter.v:31$4822 ($add).
Removed cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.\mcycle_counter_i.$procmux$6089 ($mux).
Removed cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.\mcycle_counter_i.$procmux$6098 ($mux).
Removed cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.\mcycle_counter_i.$procmux$6101 ($mux).
Removed top 1 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$14366_CMP0 ($eq).
Removed top 29 bits (of 32) from mux cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$14214 ($pmux).
Removed top 4 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13886_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13885_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13884_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13883_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13882_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13881_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13880_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13879_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13878_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13877_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13876_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13875_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13874_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13873_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13872_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13668_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13628_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13579_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13578_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13577_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13576_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CMP28 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CMP27 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CMP26 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CMP25 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CMP24 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CMP23 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CMP22 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CMP21 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CMP20 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CMP19 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CMP18 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CMP17 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CMP16 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CMP15 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CMP14 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CMP13 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CMP12 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CMP11 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CMP10 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CMP9 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CMP8 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CMP7 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CMP6 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CMP5 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CMP4 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CMP3 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CMP2 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CMP1 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CMP0 ($eq).
Removed top 30 bits (of 32) from mux cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13516 ($mux).
Removed top 29 bits (of 32) from mux cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13498 ($mux).
Removed top 29 bits (of 32) from mux cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13495 ($mux).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13440_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13386_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP0 ($eq).
Removed top 29 bits (of 32) from mux cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13272 ($mux).
Removed top 29 bits (of 32) from mux cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13264 ($mux).
Removed top 1 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$13258_CMP0 ($eq).
Removed cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$12890 ($mux).
Removed cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$12851 ($mux).
Removed cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$12766 ($mux).
Removed top 2 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$12734_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$12714_CMP0 ($eq).
Removed cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$procmux$12693 ($mux).
Removed top 1 bits (of 18) from port A of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$and$./designs/soc_core/src/ibex_cs_registers.v:802$5475 ($and).
Removed top 1 bits (of 2) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$eq$./designs/soc_core/src/ibex_cs_registers.v:791$5470 ($eq).
Removed top 29 bits (of 32) from port Y of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$or$./designs/soc_core/src/ibex_cs_registers.v:0$5454 ($or).
Removed top 29 bits (of 32) from port A of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$or$./designs/soc_core/src/ibex_cs_registers.v:0$5454 ($or).
Removed top 29 bits (of 32) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$or$./designs/soc_core/src/ibex_cs_registers.v:0$5454 ($or).
Removed top 31 bits (of 32) from port A of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$and$./designs/soc_core/src/ibex_cs_registers.v:0$5453 ($and).
Removed top 29 bits (of 32) from port Y of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$and$./designs/soc_core/src/ibex_cs_registers.v:0$5453 ($and).
Removed top 29 bits (of 32) from port B of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$and$./designs/soc_core/src/ibex_cs_registers.v:0$5453 ($and).
Removed top 29 bits (of 32) from port Y of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$not$./designs/soc_core/src/ibex_cs_registers.v:0$5452 ($not).
Removed top 29 bits (of 32) from port A of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$not$./designs/soc_core/src/ibex_cs_registers.v:0$5452 ($not).
Removed top 31 bits (of 32) from port A of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$shl$./designs/soc_core/src/ibex_cs_registers.v:0$5451 ($shl).
Removed top 29 bits (of 32) from port Y of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$shl$./designs/soc_core/src/ibex_cs_registers.v:0$5451 ($shl).
Removed top 29 bits (of 32) from port Y of cell soc_core.$flatten\ibex_core.\core.\cs_registers_i.$shl$./designs/soc_core/src/ibex_cs_registers.v:0$5450 ($shl).
Removed top 4 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.$procmux$6420_CMP0 ($eq).
Removed top 3 bits (of 5) from mux cell soc_core.$flatten\ibex_core.$procmux$6414 ($mux).
Removed top 2 bits (of 5) from mux cell soc_core.$flatten\ibex_core.$procmux$6404 ($mux).
Removed top 2 bits (of 4) from port B of cell soc_core.$flatten\ibex_core.$procmux$6393_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell soc_core.$flatten\ibex_core.$procmux$6390 ($pmux).
Removed top 2 bits (of 4) from port B of cell soc_core.$flatten\ibex_core.$procmux$6388_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell soc_core.$flatten\ibex_core.$procmux$6387_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell soc_core.$flatten\ibex_core.$ternary$./designs/soc_core/src/ibex_wrapper.v:162$2692 ($mux).
Removed top 1 bits (of 3) from mux cell soc_core.$flatten\ibex_core.$ternary$./designs/soc_core/src/ibex_wrapper.v:159$2689 ($mux).
Removed top 1 bits (of 3) from mux cell soc_core.$flatten\ibex_core.$ternary$./designs/soc_core/src/ibex_wrapper.v:160$2688 ($mux).
Removed top 31 bits (of 32) from mux cell soc_core.$flatten\ibex_core.$ternary$./designs/soc_core/src/ibex_wrapper.v:150$2676 ($mux).
Removed top 1 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.$eq$./designs/soc_core/src/ibex_wrapper.v:149$2673 ($eq).
Removed top 31 bits (of 32) from mux cell soc_core.$flatten\ibex_core.$ternary$./designs/soc_core/src/ibex_wrapper.v:147$2672 ($mux).
Removed top 2 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.$eq$./designs/soc_core/src/ibex_wrapper.v:147$2670 ($eq).
Removed top 3 bits (of 5) from port B of cell soc_core.$flatten\ibex_core.$eq$./designs/soc_core/src/ibex_wrapper.v:146$2669 ($eq).
Removed top 23 bits (of 24) from port B of cell soc_core.$flatten\ibex_core.$add$./designs/soc_core/src/ibex_wrapper.v:67$2663 ($add).
Removed top 8 bits (of 32) from FF cell soc_core.$auto$ff.cc:262:slice$18154 ($adffe).
Removed top 1 bits (of 17) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uBAUDGEN.$add$./designs/soc_core/src/APB_UART.v:351$1405 ($add).
Removed top 1 bits (of 17) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uBAUDGEN.$add$./designs/soc_core/src/APB_UART.v:351$1405 ($add).
Removed top 22 bits (of 32) from mux cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$ternary$./designs/soc_core/src/APB_SPI.v:145$743 ($mux).
Removed top 22 bits (of 32) from mux cell soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$ternary$./designs/soc_core/src/APB_SPI.v:145$743 ($mux).
Removed top 8 bits (of 16) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.\mac1.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
Removed top 8 bits (of 16) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.\mac2.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
Removed top 8 bits (of 16) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.\mac3.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
Removed top 8 bits (of 16) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.\mac1.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
Removed top 8 bits (of 16) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.\mac2.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
Removed top 8 bits (of 16) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.\mac3.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
Removed top 8 bits (of 16) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.\mac1.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
Removed top 8 bits (of 16) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.\mac2.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
Removed top 8 bits (of 16) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.\mac3.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
Removed top 8 bits (of 16) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.\mac1.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
Removed top 8 bits (of 16) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.\mac2.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
Removed top 8 bits (of 16) from port Y of cell soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.\mac3.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
Removed top 3 bits (of 4) from FF cell soc_core.$flatten\ahb_sys_0_uut.\S_3.$procdff$15918 ($adff).
Removed top 3 bits (of 4) from port A of cell soc_core.$flatten\ahb_sys_0_uut.\S_3.$eq$./designs/soc_core/src/AHB_SPM.v:126$1517 ($eq).
Removed top 1 bits (of 2) from wire soc_core.$flatten\ahb_sys_0_uut.\S0.$3\nstate[1:0].
Removed top 28 bits (of 32) from wire soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$0$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_ADDR[31:0]$4425.
Removed top 28 bits (of 32) from wire soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$2$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_ADDR[31:0]$4436.
Removed top 3 bits (of 4) from wire soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$extend$./designs/soc_core/src/QSPI_XIP_CTRL.v:224$4463_Y.
Removed top 4 bits (of 8) from wire soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$procmux$10699_Y.
Removed top 28 bits (of 32) from wire soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$sub$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4441_Y.
Removed top 1 bits (of 4) from wire soc_core.$flatten\ahb_sys_0_uut.\S0.\FR.$ternary$./designs/soc_core/src/QSPI_XIP_CTRL.v:232$4455_Y.
Removed top 3 bits (of 4) from wire soc_core.$flatten\ahb_sys_0_uut.\S_3.$0\nstate[3:0].
Removed top 3 bits (of 4) from wire soc_core.$flatten\ahb_sys_0_uut.\S_3.$2\nstate[3:0].
Removed top 3 bits (of 4) from wire soc_core.$flatten\ahb_sys_0_uut.\S_3.$3\nstate[3:0].
Removed top 24 bits (of 32) from wire soc_core.$flatten\ahb_sys_0_uut.\S_3.$add$./designs/soc_core/src/AHB_SPM.v:155$1533_Y.
Removed top 1 bits (of 32) from wire soc_core.$flatten\ahb_sys_0_uut.\S_3.$procmux$10834_Y.
Removed top 2 bits (of 4) from wire soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.$ternary$./designs/soc_core/src/AHB_ML_ACC.v:30$2894_Y.
Removed top 24 bits (of 32) from wire soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.\mac0.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898_Y.
Removed top 24 bits (of 32) from wire soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.\mac2.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898_Y.
Removed top 24 bits (of 32) from wire soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.\mac0.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898_Y.
Removed top 24 bits (of 32) from wire soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.\mac2.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898_Y.
Removed top 24 bits (of 32) from wire soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.\mac0.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898_Y.
Removed top 24 bits (of 32) from wire soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.\mac2.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898_Y.
Removed top 24 bits (of 32) from wire soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.\mac0.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898_Y.
Removed top 24 bits (of 32) from wire soc_core.$flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.\mac2.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898_Y.
Removed top 1 bits (of 2) from wire soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\AHB2APB_BR.$2\NextState[1:0].
Removed top 2 bits (of 34) from wire soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:137$1365_Y.
Removed top 2 bits (of 34) from wire soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:138$1364_Y.
Removed top 16 bits (of 32) from wire soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uBAUDGEN.$add$./designs/soc_core/src/APB_UART.v:351$1405_Y.
Removed top 1 bits (of 8) from wire soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$3\data_next[7:0].
Removed top 1 bits (of 8) from wire soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$4\data_next[7:0].
Removed top 2 bits (of 34) from wire soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:137$1365_Y.
Removed top 2 bits (of 34) from wire soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:138$1364_Y.
Removed top 16 bits (of 32) from wire soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uBAUDGEN.$add$./designs/soc_core/src/APB_UART.v:351$1405_Y.
Removed top 22 bits (of 32) from wire soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$ternary$./designs/soc_core/src/APB_SPI.v:145$743_Y.
Removed top 24 bits (of 32) from wire soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$ternary$./designs/soc_core/src/APB_SPI.v:146$742_Y.
Removed top 4 bits (of 18) from wire soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15659_Y.
Removed top 18 bits (of 32) from wire soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$sub$./designs/soc_core/src/i2c_master.v:158$2764_Y.
Removed top 4 bits (of 18) from wire soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15659_Y.
Removed top 18 bits (of 32) from wire soc_core.$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$sub$./designs/soc_core/src/i2c_master.v:158$2764_Y.
Removed top 3 bits (of 5) from wire soc_core.$flatten\ibex_core.$3\nstate[4:0].
Removed top 2 bits (of 5) from wire soc_core.$flatten\ibex_core.$4\nstate[4:0].
Removed top 1 bits (of 3) from wire soc_core.$flatten\ibex_core.$ternary$./designs/soc_core/src/ibex_wrapper.v:160$2688_Y.
Removed top 23 bits (of 32) from wire soc_core.$flatten\ibex_core.\core.\cs_registers_i.$1\dcsr_d[31:0].
Removed top 29 bits (of 32) from wire soc_core.$flatten\ibex_core.\core.\cs_registers_i.$2$mem2reg_rd$\mhpmevent$./designs/soc_core/src/ibex_cs_registers.v:613$5333_DATA[31:0]$5391.
Removed top 23 bits (of 32) from wire soc_core.$flatten\ibex_core.\core.\cs_registers_i.$2\dcsr_d[31:0].
Removed top 29 bits (of 32) from wire soc_core.$flatten\ibex_core.\core.\cs_registers_i.$2\mhpmcounter_we[31:0].
Removed top 29 bits (of 32) from wire soc_core.$flatten\ibex_core.\core.\cs_registers_i.$2\mhpmcounterh_we[31:0].
Removed top 29 bits (of 32) from wire soc_core.$flatten\ibex_core.\core.\cs_registers_i.$and$./designs/soc_core/src/ibex_cs_registers.v:0$5453_Y.
Removed top 29 bits (of 32) from wire soc_core.$flatten\ibex_core.\core.\cs_registers_i.$not$./designs/soc_core/src/ibex_cs_registers.v:0$5452_Y.
Removed top 29 bits (of 32) from wire soc_core.$flatten\ibex_core.\core.\cs_registers_i.$shl$./designs/soc_core/src/ibex_cs_registers.v:0$5450_Y.
Removed top 29 bits (of 32) from wire soc_core.$flatten\ibex_core.\core.\cs_registers_i.$shl$./designs/soc_core/src/ibex_cs_registers.v:0$5451_Y.
Removed top 27 bits (of 32) from wire soc_core.$flatten\ibex_core.\core.\ex_block_i.\alu_i.$sub$./designs/soc_core/src/ibex_alu.v:422$6040_Y.
Removed top 2 bits (of 34) from wire soc_core.$flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$3\op_remainder_d[33:0].
Removed top 4 bits (of 32) from wire soc_core.$flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$not$./designs/soc_core/src/ibex_multdiv_fast.v:661$5998_Y.
Removed top 1 bits (of 33) from wire soc_core.$flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$or$./designs/soc_core/src/ibex_multdiv_fast.v:596$5968_Y.
Removed top 29 bits (of 32) from wire soc_core.$flatten\ibex_core.\core.\id_stage_i.$ternary$./designs/soc_core/src/ibex_id_stage.v:668$5672_Y.
Removed top 1 bits (of 4) from wire soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$11\mfip_id[3:0].
Removed top 2 bits (of 4) from wire soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$12\mfip_id[3:0].
Removed top 2 bits (of 4) from wire soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$13\mfip_id[3:0].
Removed top 1 bits (of 4) from wire soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$14\ctrl_fsm_ns[3:0].
Removed top 3 bits (of 4) from wire soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$14\mfip_id[3:0].
Removed top 1 bits (of 4) from wire soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$15\ctrl_fsm_ns[3:0].
Removed top 1 bits (of 4) from wire soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$16\ctrl_fsm_ns[3:0].
Removed top 2 bits (of 4) from wire soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$17\ctrl_fsm_ns[3:0].
Removed top 1 bits (of 6) from wire soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$3\exc_cause_o[5:0].
Removed top 1 bits (of 6) from wire soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$4\exc_cause_o[5:0].
Removed top 2 bits (of 6) from wire soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$5\exc_cause_o[5:0].
Removed top 3 bits (of 6) from wire soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$6\exc_cause_o[5:0].
Removed top 2 bits (of 6) from wire soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$7\exc_cause_o[5:0].
Removed top 2 bits (of 6) from wire soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$8\exc_cause_o[5:0].
Removed top 4 bits (of 6) from wire soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$9\exc_cause_o[5:0].
Removed top 3 bits (of 6) from wire soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8652_Y.
Removed top 3 bits (of 6) from wire soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8654_Y.
Removed top 3 bits (of 6) from wire soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8656_Y.
Removed top 2 bits (of 6) from wire soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8658_Y.
Removed top 4 bits (of 6) from wire soc_core.$flatten\ibex_core.\core.\id_stage_i.\controller_i.$ternary$./designs/soc_core/src/ibex_controller.v:775$4623_Y.
Removed top 2 bits (of 3) from wire soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$2\imm_b_mux_sel_o[2:0].
Removed top 1 bits (of 3) from wire soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$4\imm_b_mux_sel_o[2:0].
Removed top 2 bits (of 3) from wire soc_core.$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$5\imm_b_mux_sel_o[2:0].
Removed top 7 bits (of 32) from wire soc_core.$flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$10\instr_o[31:0].
Removed top 11 bits (of 32) from wire soc_core.$flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$11\instr_o[31:0].
Removed top 7 bits (of 32) from wire soc_core.$flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$8\instr_o[31:0].
Removed top 16 bits (of 32) from wire soc_core.$flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$9\instr_o[31:0].
Removed top 1 bits (of 4) from wire soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$3\data_be[3:0].
Removed top 1 bits (of 4) from wire soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$4\data_be[3:0].
Removed top 1 bits (of 4) from wire soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$5\data_be[3:0].
Removed top 1 bits (of 4) from wire soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$6\data_be[3:0].
Removed top 1 bits (of 4) from wire soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$7\data_be[3:0].
Removed top 1 bits (of 3) from wire soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$ternary$./designs/soc_core/src/ibex_load_store_unit.v:256$349_Y.
Removed top 2 bits (of 3) from wire soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$ternary$./designs/soc_core/src/ibex_load_store_unit.v:259$350_Y.
Removed top 1 bits (of 3) from wire soc_core.$flatten\ibex_core.\core.\load_store_unit_i.$ternary$./designs/soc_core/src/ibex_load_store_unit.v:278$355_Y.
Removed top 1 bits (of 3) from wire soc_core.HSIZE_Sys0.
Removed top 1 bits (of 3) from wire soc_core.M2_HSIZE.
Removed top 5 bits (of 32) from wire soc_core.M2_IRQ.

65.11. Executing PEEPOPT pass (run peephole optimizers).

65.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..
Removed 1 unused cells and 350 unused wires.
<suppressed ~2 debug messages>

65.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module soc_core:
  creating $macc model for $flatten\ahb_sys_0_uut.\S0.\FR.$add$./designs/soc_core/src/QSPI_XIP_CTRL.v:209$4417 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\S0.\FR.$sub$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4441 ($sub).
  creating $macc model for $flatten\ahb_sys_0_uut.\S0.\FR.$sub$./designs/soc_core/src/QSPI_XIP_CTRL.v:224$4445 ($sub).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_3.$add$./designs/soc_core/src/AHB_SPM.v:155$1533 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.$sub$./designs/soc_core/src/AHB_ML_ACC.v:29$2892 ($sub).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2912 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2913 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2914 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2915 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.\mac0.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.\mac1.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.\mac2.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.\mac3.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2912 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2913 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2914 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2915 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.\mac0.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.\mac1.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.\mac2.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.\mac3.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2912 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2913 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2914 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2915 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.\mac0.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.\mac1.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.\mac2.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.\mac3.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2912 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2913 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2914 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2915 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.\mac0.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.\mac1.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.\mac2.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.\mac3.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898 ($mul).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_5.\mont.$add$./designs/soc_core/src/AHB_Sec_ACC.v:31$409 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_5.\mont.$mul$./designs/soc_core/src/AHB_Sec_ACC.v:29$405 ($mul).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_5.\mont.$mul$./designs/soc_core/src/AHB_Sec_ACC.v:31$408 ($mul).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_5.\mont.$sub$./designs/soc_core/src/AHB_Sec_ACC.v:29$406 ($sub).
  creating $macc model for $flatten\ahb_sys_0_uut.\S_5.\mont.$sub$./designs/soc_core/src/AHB_Sec_ACC.v:35$412 ($sub).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uBAUDGEN.$add$./designs/soc_core/src/APB_UART.v:351$1405 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$add$./designs/soc_core/src/APB_UART.v:280$1394 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$add$./designs/soc_core/src/APB_UART.v:281$1395 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$add$./designs/soc_core/src/APB_UART.v:305$1400 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$sub$./designs/soc_core/src/APB_UART.v:296$1397 ($sub).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$add$./designs/soc_core/src/APB_UART.v:280$1394 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$add$./designs/soc_core/src/APB_UART.v:281$1395 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$add$./designs/soc_core/src/APB_UART.v:305$1400 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$sub$./designs/soc_core/src/APB_UART.v:296$1397 ($sub).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$add$./designs/soc_core/src/APB_UART.v:428$1414 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$add$./designs/soc_core/src/APB_UART.v:439$1417 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$add$./designs/soc_core/src/APB_UART.v:442$1418 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$add$./designs/soc_core/src/APB_UART.v:544$1425 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$add$./designs/soc_core/src/APB_UART.v:559$1429 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uBAUDGEN.$add$./designs/soc_core/src/APB_UART.v:351$1405 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$add$./designs/soc_core/src/APB_UART.v:280$1394 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$add$./designs/soc_core/src/APB_UART.v:281$1395 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$add$./designs/soc_core/src/APB_UART.v:305$1400 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$sub$./designs/soc_core/src/APB_UART.v:296$1397 ($sub).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$add$./designs/soc_core/src/APB_UART.v:280$1394 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$add$./designs/soc_core/src/APB_UART.v:281$1395 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$add$./designs/soc_core/src/APB_UART.v:305$1400 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$sub$./designs/soc_core/src/APB_UART.v:296$1397 ($sub).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$add$./designs/soc_core/src/APB_UART.v:428$1414 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$add$./designs/soc_core/src/APB_UART.v:439$1417 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$add$./designs/soc_core/src/APB_UART.v:442$1418 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$add$./designs/soc_core/src/APB_UART.v:544$1425 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$add$./designs/soc_core/src/APB_UART.v:559$1429 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S10.$add$./designs/soc_core/src/TIMER32.v:40$300 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S10.$add$./designs/soc_core/src/TIMER32.v:51$302 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S11.$add$./designs/soc_core/src/TIMER32.v:40$300 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S11.$add$./designs/soc_core/src/TIMER32.v:51$302 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S12.$sub$./designs/soc_core/src/WDT32.v:37$2698 ($sub).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S13.$sub$./designs/soc_core/src/WDT32.v:37$2698 ($sub).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$add$./designs/soc_core/src/spi_master.v:172$4781 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$add$./designs/soc_core/src/spi_master.v:77$4770 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$add$./designs/soc_core/src/spi_master.v:172$4781 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$add$./designs/soc_core/src/spi_master.v:77$4770 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$sub$./designs/soc_core/src/i2c_master.v:566$2811 ($sub).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$sub$./designs/soc_core/src/i2c_master.v:131$2757 ($sub).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$sub$./designs/soc_core/src/i2c_master.v:158$2764 ($sub).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$sub$./designs/soc_core/src/i2c_master.v:566$2811 ($sub).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$sub$./designs/soc_core/src/i2c_master.v:131$2757 ($sub).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$sub$./designs/soc_core/src/i2c_master.v:158$2764 ($sub).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S6.$add$./designs/soc_core/src/PWM32.v:42$144 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S6.$add$./designs/soc_core/src/PWM32.v:53$146 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S7.$add$./designs/soc_core/src/PWM32.v:42$144 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S7.$add$./designs/soc_core/src/PWM32.v:53$146 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S8.$add$./designs/soc_core/src/TIMER32.v:40$300 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S8.$add$./designs/soc_core/src/TIMER32.v:51$302 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S9.$add$./designs/soc_core/src/TIMER32.v:40$300 ($add).
  creating $macc model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S9.$add$./designs/soc_core/src/TIMER32.v:51$302 ($add).
  creating $macc model for $flatten\ibex_core.$add$./designs/soc_core/src/ibex_wrapper.v:67$2663 ($add).
  creating $macc model for $flatten\ibex_core.\core.\cs_registers_i.\mcycle_counter_i.$add$./designs/soc_core/src/ibex_counter.v:31$4822 ($add).
  creating $macc model for $flatten\ibex_core.\core.\cs_registers_i.\minstret_counter_i.$add$./designs/soc_core/src/ibex_counter.v:31$4822 ($add).
  creating $macc model for $flatten\ibex_core.\core.\ex_block_i.\alu_i.$add$./designs/soc_core/src/ibex_alu.v:364$6025 ($add).
  creating $macc model for $flatten\ibex_core.\core.\ex_block_i.\alu_i.$sub$./designs/soc_core/src/ibex_alu.v:422$6040 ($sub).
  creating $macc model for $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$add$./designs/soc_core/src/ibex_multdiv_fast.v:517$6008 ($add).
  creating $macc model for $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$mul$./designs/soc_core/src/ibex_multdiv_fast.v:517$6007 ($mul).
  creating $macc model for $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$sub$./designs/soc_core/src/ibex_multdiv_fast.v:614$5981 ($sub).
  creating $macc model for $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$add$./designs/soc_core/src/ibex_prefetch_buffer.v:145$5758 ($add).
  creating $macc model for $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$add$./designs/soc_core/src/ibex_fetch_fifo.v:88$4719 ($add).
  merging $macc model for $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$mul$./designs/soc_core/src/ibex_multdiv_fast.v:517$6007 into $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$add$./designs/soc_core/src/ibex_multdiv_fast.v:517$6008.
  merging $macc model for $flatten\ahb_sys_0_uut.\S_5.\mont.$mul$./designs/soc_core/src/AHB_Sec_ACC.v:31$408 into $flatten\ahb_sys_0_uut.\S_5.\mont.$add$./designs/soc_core/src/AHB_Sec_ACC.v:31$409.
  merging $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2914 into $flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2915.
  merging $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2913 into $flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2915.
  merging $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2912 into $flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2915.
  merging $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2914 into $flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2915.
  merging $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2913 into $flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2915.
  merging $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2912 into $flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2915.
  merging $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2914 into $flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2915.
  merging $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2913 into $flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2915.
  merging $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2912 into $flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2915.
  merging $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2914 into $flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2915.
  merging $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2913 into $flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2915.
  merging $macc model for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2912 into $flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2915.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S7.$add$./designs/soc_core/src/PWM32.v:53$146.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S7.$add$./designs/soc_core/src/PWM32.v:42$144.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S6.$add$./designs/soc_core/src/PWM32.v:53$146.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S6.$add$./designs/soc_core/src/PWM32.v:42$144.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$sub$./designs/soc_core/src/i2c_master.v:158$2764.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$sub$./designs/soc_core/src/i2c_master.v:131$2757.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$sub$./designs/soc_core/src/i2c_master.v:566$2811.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$sub$./designs/soc_core/src/i2c_master.v:158$2764.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$sub$./designs/soc_core/src/i2c_master.v:131$2757.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$sub$./designs/soc_core/src/i2c_master.v:566$2811.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$add$./designs/soc_core/src/spi_master.v:77$4770.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$add$./designs/soc_core/src/spi_master.v:172$4781.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$add$./designs/soc_core/src/spi_master.v:77$4770.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$add$./designs/soc_core/src/spi_master.v:172$4781.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S13.$sub$./designs/soc_core/src/WDT32.v:37$2698.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S12.$sub$./designs/soc_core/src/WDT32.v:37$2698.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S11.$add$./designs/soc_core/src/TIMER32.v:51$302.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S11.$add$./designs/soc_core/src/TIMER32.v:40$300.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S10.$add$./designs/soc_core/src/TIMER32.v:51$302.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S10.$add$./designs/soc_core/src/TIMER32.v:40$300.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$add$./designs/soc_core/src/APB_UART.v:559$1429.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$add$./designs/soc_core/src/APB_UART.v:544$1425.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$add$./designs/soc_core/src/APB_UART.v:442$1418.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$add$./designs/soc_core/src/APB_UART.v:439$1417.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$add$./designs/soc_core/src/APB_UART.v:428$1414.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$sub$./designs/soc_core/src/APB_UART.v:296$1397.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$add$./designs/soc_core/src/APB_UART.v:305$1400.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$add$./designs/soc_core/src/APB_UART.v:281$1395.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$add$./designs/soc_core/src/APB_UART.v:280$1394.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$sub$./designs/soc_core/src/APB_UART.v:296$1397.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$add$./designs/soc_core/src/APB_UART.v:305$1400.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$add$./designs/soc_core/src/APB_UART.v:281$1395.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$add$./designs/soc_core/src/APB_UART.v:280$1394.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uBAUDGEN.$add$./designs/soc_core/src/APB_UART.v:351$1405.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$add$./designs/soc_core/src/APB_UART.v:559$1429.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$add$./designs/soc_core/src/APB_UART.v:544$1425.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$add$./designs/soc_core/src/APB_UART.v:442$1418.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$add$./designs/soc_core/src/APB_UART.v:439$1417.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$add$./designs/soc_core/src/APB_UART.v:428$1414.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$sub$./designs/soc_core/src/APB_UART.v:296$1397.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$add$./designs/soc_core/src/APB_UART.v:305$1400.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$add$./designs/soc_core/src/APB_UART.v:281$1395.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$add$./designs/soc_core/src/APB_UART.v:280$1394.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$sub$./designs/soc_core/src/APB_UART.v:296$1397.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$add$./designs/soc_core/src/APB_UART.v:305$1400.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$add$./designs/soc_core/src/APB_UART.v:281$1395.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$add$./designs/soc_core/src/APB_UART.v:280$1394.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uBAUDGEN.$add$./designs/soc_core/src/APB_UART.v:351$1405.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\S_5.\mont.$sub$./designs/soc_core/src/AHB_Sec_ACC.v:35$412.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\S_5.\mont.$sub$./designs/soc_core/src/AHB_Sec_ACC.v:29$406.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S8.$add$./designs/soc_core/src/TIMER32.v:51$302.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S9.$add$./designs/soc_core/src/TIMER32.v:40$300.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S9.$add$./designs/soc_core/src/TIMER32.v:51$302.
  creating $alu model for $macc $flatten\ibex_core.$add$./designs/soc_core/src/ibex_wrapper.v:67$2663.
  creating $alu model for $macc $flatten\ibex_core.\core.\cs_registers_i.\mcycle_counter_i.$add$./designs/soc_core/src/ibex_counter.v:31$4822.
  creating $alu model for $macc $flatten\ibex_core.\core.\cs_registers_i.\minstret_counter_i.$add$./designs/soc_core/src/ibex_counter.v:31$4822.
  creating $alu model for $macc $flatten\ibex_core.\core.\ex_block_i.\alu_i.$add$./designs/soc_core/src/ibex_alu.v:364$6025.
  creating $alu model for $macc $flatten\ibex_core.\core.\ex_block_i.\alu_i.$sub$./designs/soc_core/src/ibex_alu.v:422$6040.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S8.$add$./designs/soc_core/src/TIMER32.v:40$300.
  creating $alu model for $macc $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$sub$./designs/soc_core/src/ibex_multdiv_fast.v:614$5981.
  creating $alu model for $macc $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$add$./designs/soc_core/src/ibex_prefetch_buffer.v:145$5758.
  creating $alu model for $macc $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$add$./designs/soc_core/src/ibex_fetch_fifo.v:88$4719.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\S_4.\acc.$sub$./designs/soc_core/src/AHB_ML_ACC.v:29$2892.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\S_3.$add$./designs/soc_core/src/AHB_SPM.v:155$1533.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\S0.\FR.$sub$./designs/soc_core/src/QSPI_XIP_CTRL.v:224$4445.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\S0.\FR.$sub$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4441.
  creating $alu model for $macc $flatten\ahb_sys_0_uut.\S0.\FR.$add$./designs/soc_core/src/QSPI_XIP_CTRL.v:209$4417.
  creating $macc cell for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.\mac1.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898: $auto$alumacc.cc:365:replace_macc$18402
  creating $macc cell for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.\mac0.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898: $auto$alumacc.cc:365:replace_macc$18403
  creating $macc cell for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.\mac3.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898: $auto$alumacc.cc:365:replace_macc$18404
  creating $macc cell for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.\mac2.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898: $auto$alumacc.cc:365:replace_macc$18405
  creating $macc cell for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.\mac1.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898: $auto$alumacc.cc:365:replace_macc$18406
  creating $macc cell for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.\mac0.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898: $auto$alumacc.cc:365:replace_macc$18407
  creating $macc cell for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp1.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2915: $auto$alumacc.cc:365:replace_macc$18408
  creating $macc cell for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2915: $auto$alumacc.cc:365:replace_macc$18409
  creating $macc cell for $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$add$./designs/soc_core/src/ibex_multdiv_fast.v:517$6008: $auto$alumacc.cc:365:replace_macc$18410
  creating $macc cell for $flatten\ahb_sys_0_uut.\S_5.\mont.$mul$./designs/soc_core/src/AHB_Sec_ACC.v:29$405: $auto$alumacc.cc:365:replace_macc$18411
  creating $macc cell for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.\mac3.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898: $auto$alumacc.cc:365:replace_macc$18412
  creating $macc cell for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.\mac2.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898: $auto$alumacc.cc:365:replace_macc$18413
  creating $macc cell for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.\mac1.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898: $auto$alumacc.cc:365:replace_macc$18414
  creating $macc cell for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.\mac0.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898: $auto$alumacc.cc:365:replace_macc$18415
  creating $macc cell for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp0.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2915: $auto$alumacc.cc:365:replace_macc$18416
  creating $macc cell for $flatten\ahb_sys_0_uut.\S_5.\mont.$add$./designs/soc_core/src/AHB_Sec_ACC.v:31$409: $auto$alumacc.cc:365:replace_macc$18417
  creating $macc cell for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.\mac3.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898: $auto$alumacc.cc:365:replace_macc$18418
  creating $macc cell for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.\mac3.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898: $auto$alumacc.cc:365:replace_macc$18419
  creating $macc cell for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.\mac2.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898: $auto$alumacc.cc:365:replace_macc$18420
  creating $macc cell for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.\mac1.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898: $auto$alumacc.cc:365:replace_macc$18421
  creating $macc cell for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.\mac0.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898: $auto$alumacc.cc:365:replace_macc$18422
  creating $macc cell for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp2.$add$./designs/soc_core/src/AHB_ML_ACC.v:168$2915: $auto$alumacc.cc:365:replace_macc$18423
  creating $macc cell for $flatten\ahb_sys_0_uut.\S_4.\acc.\macp3.\mac2.$mul$./designs/soc_core/src/AHB_ML_ACC.v:68$2898: $auto$alumacc.cc:365:replace_macc$18424
  creating $alu model for $flatten\ahb_sys_0_uut.\S0.\FR.$ge$./designs/soc_core/src/QSPI_XIP_CTRL.v:219$4428 ($ge): new $alu
  creating $alu model for $flatten\ahb_sys_0_uut.\S0.\FR.$le$./designs/soc_core/src/QSPI_XIP_CTRL.v:219$4429 ($le): new $alu
  creating $alu model for $flatten\ahb_sys_0_uut.\S0.\FR.$lt$./designs/soc_core/src/QSPI_XIP_CTRL.v:224$4444 ($lt): new $alu
  creating $alu model for $flatten\ahb_sys_0_uut.\S0.\FR.$lt$./designs/soc_core/src/QSPI_XIP_CTRL.v:234$4465 ($lt): merged with $flatten\ahb_sys_0_uut.\S0.\FR.$ge$./designs/soc_core/src/QSPI_XIP_CTRL.v:219$4428.
  creating $alu model for $flatten\ahb_sys_0_uut.\S_5.\mont.$le$./designs/soc_core/src/AHB_Sec_ACC.v:35$411 ($le): merged with $flatten\ahb_sys_0_uut.\S_5.\mont.$sub$./designs/soc_core/src/AHB_Sec_ACC.v:35$412.
  creating $alu model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$gt$./designs/soc_core/src/APB_UART.v:145$1368 ($gt): new $alu
  creating $alu model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$lt$./designs/soc_core/src/APB_UART.v:144$1367 ($lt): new $alu
  creating $alu model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$gt$./designs/soc_core/src/APB_UART.v:145$1368 ($gt): new $alu
  creating $alu model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$lt$./designs/soc_core/src/APB_UART.v:144$1367 ($lt): new $alu
  creating $alu model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$ge$./designs/soc_core/src/spi_master.v:101$4774 ($ge): new $alu
  creating $alu model for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$ge$./designs/soc_core/src/spi_master.v:101$4774 ($ge): new $alu
  creating $alu model for $flatten\ibex_core.\core.\cs_registers_i.$gt$./designs/soc_core/src/ibex_cs_registers.v:536$5352 ($gt): new $alu
  creating $alu model for $flatten\ahb_sys_0_uut.\S0.\FR.$eq$./designs/soc_core/src/QSPI_XIP_CTRL.v:225$4447 ($eq): merged with $flatten\ahb_sys_0_uut.\S0.\FR.$lt$./designs/soc_core/src/QSPI_XIP_CTRL.v:224$4444.
  creating $alu model for $flatten\ahb_sys_0_uut.\S0.\FR.$eq$./designs/soc_core/src/QSPI_XIP_CTRL.v:236$4466 ($eq): merged with $flatten\ahb_sys_0_uut.\S0.\FR.$le$./designs/soc_core/src/QSPI_XIP_CTRL.v:219$4429.
  creating $alu cell for $flatten\ibex_core.\core.\cs_registers_i.$gt$./designs/soc_core/src/ibex_cs_registers.v:536$5352: $auto$alumacc.cc:485:replace_alu$18435
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$ge$./designs/soc_core/src/spi_master.v:101$4774: $auto$alumacc.cc:485:replace_alu$18440
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$ge$./designs/soc_core/src/spi_master.v:101$4774: $auto$alumacc.cc:485:replace_alu$18449
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$lt$./designs/soc_core/src/APB_UART.v:144$1367: $auto$alumacc.cc:485:replace_alu$18458
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$gt$./designs/soc_core/src/APB_UART.v:145$1368: $auto$alumacc.cc:485:replace_alu$18463
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$lt$./designs/soc_core/src/APB_UART.v:144$1367: $auto$alumacc.cc:485:replace_alu$18474
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$gt$./designs/soc_core/src/APB_UART.v:145$1368: $auto$alumacc.cc:485:replace_alu$18479
  creating $alu cell for $flatten\ahb_sys_0_uut.\S0.\FR.$lt$./designs/soc_core/src/QSPI_XIP_CTRL.v:224$4444, $flatten\ahb_sys_0_uut.\S0.\FR.$eq$./designs/soc_core/src/QSPI_XIP_CTRL.v:225$4447: $auto$alumacc.cc:485:replace_alu$18490
  creating $alu cell for $flatten\ahb_sys_0_uut.\S0.\FR.$le$./designs/soc_core/src/QSPI_XIP_CTRL.v:219$4429, $flatten\ahb_sys_0_uut.\S0.\FR.$eq$./designs/soc_core/src/QSPI_XIP_CTRL.v:236$4466: $auto$alumacc.cc:485:replace_alu$18501
  creating $alu cell for $flatten\ahb_sys_0_uut.\S0.\FR.$ge$./designs/soc_core/src/QSPI_XIP_CTRL.v:219$4428, $flatten\ahb_sys_0_uut.\S0.\FR.$lt$./designs/soc_core/src/QSPI_XIP_CTRL.v:234$4465: $auto$alumacc.cc:485:replace_alu$18514
  creating $alu cell for $flatten\ahb_sys_0_uut.\S0.\FR.$add$./designs/soc_core/src/QSPI_XIP_CTRL.v:209$4417: $auto$alumacc.cc:485:replace_alu$18527
  creating $alu cell for $flatten\ahb_sys_0_uut.\S0.\FR.$sub$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4441: $auto$alumacc.cc:485:replace_alu$18530
  creating $alu cell for $flatten\ahb_sys_0_uut.\S0.\FR.$sub$./designs/soc_core/src/QSPI_XIP_CTRL.v:224$4445: $auto$alumacc.cc:485:replace_alu$18533
  creating $alu cell for $flatten\ahb_sys_0_uut.\S_3.$add$./designs/soc_core/src/AHB_SPM.v:155$1533: $auto$alumacc.cc:485:replace_alu$18536
  creating $alu cell for $flatten\ahb_sys_0_uut.\S_4.\acc.$sub$./designs/soc_core/src/AHB_ML_ACC.v:29$2892: $auto$alumacc.cc:485:replace_alu$18539
  creating $alu cell for $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$add$./designs/soc_core/src/ibex_fetch_fifo.v:88$4719: $auto$alumacc.cc:485:replace_alu$18542
  creating $alu cell for $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$add$./designs/soc_core/src/ibex_prefetch_buffer.v:145$5758: $auto$alumacc.cc:485:replace_alu$18545
  creating $alu cell for $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$sub$./designs/soc_core/src/ibex_multdiv_fast.v:614$5981: $auto$alumacc.cc:485:replace_alu$18548
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S8.$add$./designs/soc_core/src/TIMER32.v:40$300: $auto$alumacc.cc:485:replace_alu$18551
  creating $alu cell for $flatten\ibex_core.\core.\ex_block_i.\alu_i.$sub$./designs/soc_core/src/ibex_alu.v:422$6040: $auto$alumacc.cc:485:replace_alu$18554
  creating $alu cell for $flatten\ibex_core.\core.\ex_block_i.\alu_i.$add$./designs/soc_core/src/ibex_alu.v:364$6025: $auto$alumacc.cc:485:replace_alu$18557
  creating $alu cell for $flatten\ibex_core.\core.\cs_registers_i.\minstret_counter_i.$add$./designs/soc_core/src/ibex_counter.v:31$4822: $auto$alumacc.cc:485:replace_alu$18560
  creating $alu cell for $flatten\ibex_core.\core.\cs_registers_i.\mcycle_counter_i.$add$./designs/soc_core/src/ibex_counter.v:31$4822: $auto$alumacc.cc:485:replace_alu$18563
  creating $alu cell for $flatten\ibex_core.$add$./designs/soc_core/src/ibex_wrapper.v:67$2663: $auto$alumacc.cc:485:replace_alu$18566
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S9.$add$./designs/soc_core/src/TIMER32.v:51$302: $auto$alumacc.cc:485:replace_alu$18569
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S9.$add$./designs/soc_core/src/TIMER32.v:40$300: $auto$alumacc.cc:485:replace_alu$18572
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S8.$add$./designs/soc_core/src/TIMER32.v:51$302: $auto$alumacc.cc:485:replace_alu$18575
  creating $alu cell for $flatten\ahb_sys_0_uut.\S_5.\mont.$sub$./designs/soc_core/src/AHB_Sec_ACC.v:29$406: $auto$alumacc.cc:485:replace_alu$18578
  creating $alu cell for $flatten\ahb_sys_0_uut.\S_5.\mont.$sub$./designs/soc_core/src/AHB_Sec_ACC.v:35$412, $flatten\ahb_sys_0_uut.\S_5.\mont.$le$./designs/soc_core/src/AHB_Sec_ACC.v:35$411: $auto$alumacc.cc:485:replace_alu$18581
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uBAUDGEN.$add$./designs/soc_core/src/APB_UART.v:351$1405: $auto$alumacc.cc:485:replace_alu$18594
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$add$./designs/soc_core/src/APB_UART.v:280$1394: $auto$alumacc.cc:485:replace_alu$18597
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$add$./designs/soc_core/src/APB_UART.v:281$1395: $auto$alumacc.cc:485:replace_alu$18600
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$add$./designs/soc_core/src/APB_UART.v:305$1400: $auto$alumacc.cc:485:replace_alu$18603
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$sub$./designs/soc_core/src/APB_UART.v:296$1397: $auto$alumacc.cc:485:replace_alu$18606
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$add$./designs/soc_core/src/APB_UART.v:280$1394: $auto$alumacc.cc:485:replace_alu$18609
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$add$./designs/soc_core/src/APB_UART.v:281$1395: $auto$alumacc.cc:485:replace_alu$18612
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$add$./designs/soc_core/src/APB_UART.v:305$1400: $auto$alumacc.cc:485:replace_alu$18615
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$sub$./designs/soc_core/src/APB_UART.v:296$1397: $auto$alumacc.cc:485:replace_alu$18618
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$add$./designs/soc_core/src/APB_UART.v:439$1417: $auto$alumacc.cc:485:replace_alu$18621
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$add$./designs/soc_core/src/APB_UART.v:428$1414: $auto$alumacc.cc:485:replace_alu$18624
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_RX.$add$./designs/soc_core/src/APB_UART.v:442$1418: $auto$alumacc.cc:485:replace_alu$18627
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$add$./designs/soc_core/src/APB_UART.v:544$1425: $auto$alumacc.cc:485:replace_alu$18630
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$add$./designs/soc_core/src/APB_UART.v:559$1429: $auto$alumacc.cc:485:replace_alu$18633
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uBAUDGEN.$add$./designs/soc_core/src/APB_UART.v:351$1405: $auto$alumacc.cc:485:replace_alu$18636
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$add$./designs/soc_core/src/APB_UART.v:280$1394: $auto$alumacc.cc:485:replace_alu$18639
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$add$./designs/soc_core/src/APB_UART.v:281$1395: $auto$alumacc.cc:485:replace_alu$18642
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$add$./designs/soc_core/src/APB_UART.v:305$1400: $auto$alumacc.cc:485:replace_alu$18645
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$sub$./designs/soc_core/src/APB_UART.v:296$1397: $auto$alumacc.cc:485:replace_alu$18648
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$add$./designs/soc_core/src/APB_UART.v:280$1394: $auto$alumacc.cc:485:replace_alu$18651
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$add$./designs/soc_core/src/APB_UART.v:281$1395: $auto$alumacc.cc:485:replace_alu$18654
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$add$./designs/soc_core/src/APB_UART.v:305$1400: $auto$alumacc.cc:485:replace_alu$18657
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$sub$./designs/soc_core/src/APB_UART.v:296$1397: $auto$alumacc.cc:485:replace_alu$18660
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$add$./designs/soc_core/src/APB_UART.v:439$1417: $auto$alumacc.cc:485:replace_alu$18663
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$add$./designs/soc_core/src/APB_UART.v:428$1414: $auto$alumacc.cc:485:replace_alu$18666
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_RX.$add$./designs/soc_core/src/APB_UART.v:442$1418: $auto$alumacc.cc:485:replace_alu$18669
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$add$./designs/soc_core/src/APB_UART.v:544$1425: $auto$alumacc.cc:485:replace_alu$18672
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$add$./designs/soc_core/src/APB_UART.v:559$1429: $auto$alumacc.cc:485:replace_alu$18675
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S10.$add$./designs/soc_core/src/TIMER32.v:40$300: $auto$alumacc.cc:485:replace_alu$18678
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S10.$add$./designs/soc_core/src/TIMER32.v:51$302: $auto$alumacc.cc:485:replace_alu$18681
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S11.$add$./designs/soc_core/src/TIMER32.v:40$300: $auto$alumacc.cc:485:replace_alu$18684
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S11.$add$./designs/soc_core/src/TIMER32.v:51$302: $auto$alumacc.cc:485:replace_alu$18687
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S12.$sub$./designs/soc_core/src/WDT32.v:37$2698: $auto$alumacc.cc:485:replace_alu$18690
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S13.$sub$./designs/soc_core/src/WDT32.v:37$2698: $auto$alumacc.cc:485:replace_alu$18693
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$add$./designs/soc_core/src/spi_master.v:172$4781: $auto$alumacc.cc:485:replace_alu$18696
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.\SPI_CTRL.$add$./designs/soc_core/src/spi_master.v:77$4770: $auto$alumacc.cc:485:replace_alu$18699
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$add$./designs/soc_core/src/spi_master.v:172$4781: $auto$alumacc.cc:485:replace_alu$18702
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.\SPI_CTRL.$add$./designs/soc_core/src/spi_master.v:77$4770: $auto$alumacc.cc:485:replace_alu$18705
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.$sub$./designs/soc_core/src/i2c_master.v:566$2811: $auto$alumacc.cc:485:replace_alu$18708
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$sub$./designs/soc_core/src/i2c_master.v:131$2757: $auto$alumacc.cc:485:replace_alu$18711
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$sub$./designs/soc_core/src/i2c_master.v:158$2764: $auto$alumacc.cc:485:replace_alu$18714
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.$sub$./designs/soc_core/src/i2c_master.v:566$2811: $auto$alumacc.cc:485:replace_alu$18717
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$sub$./designs/soc_core/src/i2c_master.v:131$2757: $auto$alumacc.cc:485:replace_alu$18720
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$sub$./designs/soc_core/src/i2c_master.v:158$2764: $auto$alumacc.cc:485:replace_alu$18723
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S6.$add$./designs/soc_core/src/PWM32.v:42$144: $auto$alumacc.cc:485:replace_alu$18726
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S6.$add$./designs/soc_core/src/PWM32.v:53$146: $auto$alumacc.cc:485:replace_alu$18729
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S7.$add$./designs/soc_core/src/PWM32.v:42$144: $auto$alumacc.cc:485:replace_alu$18732
  creating $alu cell for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S7.$add$./designs/soc_core/src/PWM32.v:53$146: $auto$alumacc.cc:485:replace_alu$18735
  created 77 $alu and 23 $macc cells.

65.14. Executing SHARE pass (SAT-based resource sharing).
Found 11 cells in module soc_core that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$shl$./designs/soc_core/src/ibex_multdiv_fast.v:597$5970 ($shl):
    Found 2 activation_patterns using ctrl signal { \ibex_core.core.ex_block_i.div_sel_i \ibex_core.core.ex_block_i.alu_i.multdiv_sel_i $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$eq$./designs/soc_core/src/ibex_multdiv_fast.v:627$5983_Y \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.is_greater_equal \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q [6] \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q [1] }.
    Found 1 candidates: $flatten\ahb_sys_0_uut.\S_5.\mont.$shl$./designs/soc_core/src/AHB_Sec_ACC.v:27$404
    Analyzing resource sharing with $flatten\ahb_sys_0_uut.\S_5.\mont.$shl$./designs/soc_core/src/AHB_Sec_ACC.v:27$404 ($shl):
      Found cell that is never activated: $flatten\ahb_sys_0_uut.\S_5.\mont.$mul$./designs/soc_core/src/AHB_Sec_ACC.v:31$408
      Found 1 activation_patterns using ctrl signal { $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:82$266_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:81$265_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:80$264_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:79$263_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:78$262_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:77$261_Y }.
      Forbidden control signals for this pair of cells: { $auto$opt_reduce.cc:134:opt_mux$16376 $auto$opt_reduce.cc:134:opt_mux$16378 $auto$opt_reduce.cc:134:opt_mux$16382 $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15604_CMP $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15587_CTRL $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15582_CMP $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15555_CTRL $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15551_CTRL $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15509_CMP $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15499_CTRL $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15474_CMP $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15470_CMP $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15468_CMP $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15467_CMP $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15466_CMP $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15465_CMP $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15464_CTRL $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15445_CMP $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15444_CTRL $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15444_CMP [1] $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15439_CMP $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15427_CMP $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15343_CMP $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15341_CMP $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$ne$./designs/soc_core/src/ibex_compressed_decoder.v:384$313_Y $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$eq$./designs/soc_core/src/ibex_compressed_decoder.v:379$311_Y $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$eq$./designs/soc_core/src/ibex_compressed_decoder.v:345$308_Y $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$eq$./designs/soc_core/src/ibex_compressed_decoder.v:343$307_Y $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$eq$./designs/soc_core/src/ibex_compressed_decoder.v:328$305_Y \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.pop_fifo \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.unaligned_is_compressed $flatten\ahb_sys_0_uut.\S_5.\mont.$le$./designs/soc_core/src/AHB_Sec_ACC.v:35$411_Y }
      Activation pattern for cell $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$shl$./designs/soc_core/src/ibex_multdiv_fast.v:597$5970: { \ibex_core.core.ex_block_i.div_sel_i \ibex_core.core.ex_block_i.alu_i.multdiv_sel_i $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$eq$./designs/soc_core/src/ibex_multdiv_fast.v:627$5983_Y \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.is_greater_equal \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q [1] } = 5'11111
      Activation pattern for cell $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$shl$./designs/soc_core/src/ibex_multdiv_fast.v:597$5970: { \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.is_greater_equal \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q [6] } = 2'11
      Activation pattern for cell $flatten\ahb_sys_0_uut.\S_5.\mont.$shl$./designs/soc_core/src/AHB_Sec_ACC.v:27$404: { $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:82$266_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:81$265_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:80$264_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:79$263_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:78$262_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:77$261_Y } = 6'100000
      Size of SAT problem: 0 cells, 5682 variables, 15278 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \ibex_core.core.ex_block_i.div_sel_i \ibex_core.core.ex_block_i.alu_i.multdiv_sel_i $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$eq$./designs/soc_core/src/ibex_multdiv_fast.v:627$5983_Y \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.is_greater_equal \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q [6] \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q [1] $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:82$266_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:81$265_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:80$264_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:79$263_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:78$262_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:77$261_Y } = 12'111110100000
  Analyzing resource sharing options for $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$mul$./designs/soc_core/src/ibex_multdiv_fast.v:517$6007 ($mul):
    Found cell that is never activated: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$mul$./designs/soc_core/src/ibex_multdiv_fast.v:517$6007
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\ibex_core.\core.\ex_block_i.\alu_i.$sshr$./designs/soc_core/src/ibex_alu.v:454$6053 ($sshr):
    Found 1 activation_patterns using ctrl signal { $flatten\ibex_core.\core.\ex_block_i.\alu_i.$procmux$14516_CTRL \ibex_core.core.ex_block_i.alu_i.multdiv_sel_i \ibex_core.core.id_stage_i.rf_we_id_o $flatten\ibex_core.\core.\id_stage_i.$procmux$12236_CMP }.
    No candidates found.
  Analyzing resource sharing options for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$memrd$\array_reg$./designs/soc_core/src/APB_UART.v:251$1388 ($memrd):
    Found 1 activation_patterns using ctrl signal $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uUART_TX.$procmux$11030_CMP.
    No candidates found.
  Analyzing resource sharing options for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$memrd$\array_reg$./designs/soc_core/src/APB_UART.v:251$1388 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:85$269_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:84$268_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:83$267_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:82$266_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:81$265_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:80$264_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:79$263_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:78$262_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:77$261_Y $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$eq$./designs/soc_core/src/APB_UART.v:123$1347_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$memrd$\array_reg$./designs/soc_core/src/APB_UART.v:251$1388 ($memrd):
    Found 1 activation_patterns using ctrl signal $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uUART_TX.$procmux$11030_CMP.
    No candidates found.
  Analyzing resource sharing options for $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$memrd$\array_reg$./designs/soc_core/src/APB_UART.v:251$1388 ($memrd):
    Found 1 activation_patterns using ctrl signal { $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:85$269_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:84$268_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:83$267_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:82$266_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:81$265_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:80$264_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:79$263_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:78$262_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:77$261_Y $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$eq$./designs/soc_core/src/APB_UART.v:123$1347_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\ahb_sys_0_uut.\S_5.\mont.$shr$./designs/soc_core/src/AHB_Sec_ACC.v:33$410 ($shr):
    Found 1 activation_patterns using ctrl signal { $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:82$266_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:81$265_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:80$264_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:79$263_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:78$262_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:77$261_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\ahb_sys_0_uut.\S_5.\mont.$shl$./designs/soc_core/src/AHB_Sec_ACC.v:27$404 ($shl):
    Found 1 activation_patterns using ctrl signal { $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:82$266_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:81$265_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:80$264_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:79$263_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:78$262_Y $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:77$261_Y }.
    No candidates found.
  Analyzing resource sharing options for $flatten\ahb_sys_0_uut.\S_5.\mont.$mul$./designs/soc_core/src/AHB_Sec_ACC.v:31$408 ($mul):
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\ahb_sys_0_uut.\S0.\CACHE.$memrd$\LINES$./designs/soc_core/src/QSPI_XIP_CTRL.v:286$4526 ($memrd):
    Found 1 activation_patterns using ctrl signal $flatten\ahb_sys_0_uut.\AHB.$eq$./designs/soc_core/src/AHBlite_bus0.v:77$261_Y.
    No candidates found.
Removing 2 cells in module soc_core:
  Removing cell $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$mul$./designs/soc_core/src/ibex_multdiv_fast.v:517$6007 ($mul).
  Removing cell $flatten\ahb_sys_0_uut.\S_5.\mont.$mul$./designs/soc_core/src/AHB_Sec_ACC.v:31$408 ($mul).

65.15. Executing OPT pass (performing simple optimizations).

65.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.
<suppressed ~4 debug messages>

65.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
<suppressed ~13 debug messages>
Removed a total of 3 cells.

65.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~416 debug messages>

65.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc_core.
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13551: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13386_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13595: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$13628_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$12714_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13639: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$12734_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13440_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13668_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$12714_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13678: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13386_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$12714_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13723: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$12734_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$12714_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $auto$opt_reduce.cc:134:opt_mux$16172 $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13761: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$12734_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13440_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13386_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13809: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$12734_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13440_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13899: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$12734_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13440_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13668_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$12714_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$14029: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$12734_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13440_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13668_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$14075: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$13440_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13668_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $auto$opt_reduce.cc:134:opt_mux$18307 $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$14121: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$13440_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$14166: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$13628_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13440_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13668_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$14258: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$13421_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13403_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13370_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13575_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13574_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13573_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13572_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13571_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13570_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13569_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13568_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13567_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13566_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13565_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13564_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13563_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13562_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13561_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13560_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$12714_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13315_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13303_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13292_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13282_CMP $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9460: { $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9470_CMP $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9468_CMP $auto$opt_reduce.cc:134:opt_mux$18739 $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9390_CMP $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9195_CMP $auto$opt_reduce.cc:134:opt_mux$16300 $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8300_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9532: { $auto$opt_reduce.cc:134:opt_mux$18741 $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8300_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15115: { $flatten\ibex_core.\core.\load_store_unit_i.$eq$./designs/soc_core/src/ibex_load_store_unit.v:325$373_Y $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14944_CMP $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14876_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15122: { $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14876_CMP $auto$opt_reduce.cc:134:opt_mux$18743 }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15127: $auto$opt_reduce.cc:134:opt_mux$18745
  Optimizing cells in module \soc_core.
Performed a total of 18 changes.

65.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

65.15.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$17339 ($adffe) from module soc_core (D = \ibex_core.core.cs_registers_i.debug_cause_i, Q = \ibex_core.core.cs_registers_i.u_dcsr_csr.rdata_q [8:6]).

65.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..
Removed 15 unused cells and 43 unused wires.
<suppressed ~16 debug messages>

65.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.

65.15.9. Rerunning OPT passes. (Maybe there is more to do..)

65.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~418 debug messages>

65.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc_core.
Performed a total of 0 changes.

65.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
Removed a total of 0 cells.

65.15.13. Executing OPT_DFF pass (perform DFF optimizations).

65.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..

65.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.

65.15.16. Finished OPT passes. (There is nothing left to do.)

65.16. Executing MEMORY pass.

65.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

65.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

65.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing soc_core.ahb_sys_0_uut.S0.CACHE.LINES write port 0.
  Analyzing soc_core.ahb_sys_0_uut.S0.CACHE.TAGS write port 0.
  Analyzing soc_core.ahb_sys_0_uut.S0.FR.data write port 0.
  Analyzing soc_core.ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg write port 0.
  Analyzing soc_core.ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg write port 0.
  Analyzing soc_core.ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg write port 0.
  Analyzing soc_core.ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg write port 0.

65.16.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\ahb_sys_0_uut.S0.CACHE.LINES'[0] in module `\soc_core': no output FF found.
Checking read port `\ahb_sys_0_uut.S0.CACHE.TAGS'[0] in module `\soc_core': no output FF found.
Checking read port `\ahb_sys_0_uut.S0.FR.data'[0] in module `\soc_core': no output FF found.
Checking read port `\ahb_sys_0_uut.S0.FR.data'[1] in module `\soc_core': no output FF found.
Checking read port `\ahb_sys_0_uut.S0.FR.data'[2] in module `\soc_core': no output FF found.
Checking read port `\ahb_sys_0_uut.S0.FR.data'[3] in module `\soc_core': no output FF found.
Checking read port `\ahb_sys_0_uut.S0.FR.data'[4] in module `\soc_core': no output FF found.
Checking read port `\ahb_sys_0_uut.S0.FR.data'[5] in module `\soc_core': no output FF found.
Checking read port `\ahb_sys_0_uut.S0.FR.data'[6] in module `\soc_core': no output FF found.
Checking read port `\ahb_sys_0_uut.S0.FR.data'[7] in module `\soc_core': no output FF found.
Checking read port `\ahb_sys_0_uut.S0.FR.data'[8] in module `\soc_core': no output FF found.
Checking read port `\ahb_sys_0_uut.S0.FR.data'[9] in module `\soc_core': no output FF found.
Checking read port `\ahb_sys_0_uut.S0.FR.data'[10] in module `\soc_core': no output FF found.
Checking read port `\ahb_sys_0_uut.S0.FR.data'[11] in module `\soc_core': no output FF found.
Checking read port `\ahb_sys_0_uut.S0.FR.data'[12] in module `\soc_core': no output FF found.
Checking read port `\ahb_sys_0_uut.S0.FR.data'[13] in module `\soc_core': no output FF found.
Checking read port `\ahb_sys_0_uut.S0.FR.data'[14] in module `\soc_core': no output FF found.
Checking read port `\ahb_sys_0_uut.S0.FR.data'[15] in module `\soc_core': no output FF found.
Checking read port `\ahb_sys_0_uut.S0.FR.data'[16] in module `\soc_core': no output FF found.
Checking read port `\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg'[0] in module `\soc_core': no output FF found.
Checking read port `\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg'[0] in module `\soc_core': no output FF found.
Checking read port `\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg'[0] in module `\soc_core': no output FF found.
Checking read port `\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg'[0] in module `\soc_core': no output FF found.
Checking read port `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[0] in module `\soc_core': no output FF found.
Checking read port `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[1] in module `\soc_core': no output FF found.
Checking read port `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[2] in module `\soc_core': no output FF found.
Checking read port `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[3] in module `\soc_core': no output FF found.
Checking read port `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[4] in module `\soc_core': no output FF found.
Checking read port `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[5] in module `\soc_core': no output FF found.
Checking read port `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[6] in module `\soc_core': no output FF found.
Checking read port `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[7] in module `\soc_core': no output FF found.
Checking read port `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[8] in module `\soc_core': no output FF found.
Checking read port `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[9] in module `\soc_core': no output FF found.
Checking read port `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[10] in module `\soc_core': no output FF found.
Checking read port `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[11] in module `\soc_core': no output FF found.
Checking read port `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[12] in module `\soc_core': no output FF found.
Checking read port `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[13] in module `\soc_core': no output FF found.
Checking read port `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[14] in module `\soc_core': no output FF found.
Checking read port `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[15] in module `\soc_core': no output FF found.
Checking read port address `\ahb_sys_0_uut.S0.CACHE.LINES'[0] in module `\soc_core': merged address FF to cell.
Checking read port address `\ahb_sys_0_uut.S0.CACHE.TAGS'[0] in module `\soc_core': no address FF found.
Checking read port address `\ahb_sys_0_uut.S0.FR.data'[0] in module `\soc_core': no address FF found.
Checking read port address `\ahb_sys_0_uut.S0.FR.data'[1] in module `\soc_core': no address FF found.
Checking read port address `\ahb_sys_0_uut.S0.FR.data'[2] in module `\soc_core': no address FF found.
Checking read port address `\ahb_sys_0_uut.S0.FR.data'[3] in module `\soc_core': no address FF found.
Checking read port address `\ahb_sys_0_uut.S0.FR.data'[4] in module `\soc_core': no address FF found.
Checking read port address `\ahb_sys_0_uut.S0.FR.data'[5] in module `\soc_core': no address FF found.
Checking read port address `\ahb_sys_0_uut.S0.FR.data'[6] in module `\soc_core': no address FF found.
Checking read port address `\ahb_sys_0_uut.S0.FR.data'[7] in module `\soc_core': no address FF found.
Checking read port address `\ahb_sys_0_uut.S0.FR.data'[8] in module `\soc_core': no address FF found.
Checking read port address `\ahb_sys_0_uut.S0.FR.data'[9] in module `\soc_core': no address FF found.
Checking read port address `\ahb_sys_0_uut.S0.FR.data'[10] in module `\soc_core': no address FF found.
Checking read port address `\ahb_sys_0_uut.S0.FR.data'[11] in module `\soc_core': no address FF found.
Checking read port address `\ahb_sys_0_uut.S0.FR.data'[12] in module `\soc_core': no address FF found.
Checking read port address `\ahb_sys_0_uut.S0.FR.data'[13] in module `\soc_core': no address FF found.
Checking read port address `\ahb_sys_0_uut.S0.FR.data'[14] in module `\soc_core': no address FF found.
Checking read port address `\ahb_sys_0_uut.S0.FR.data'[15] in module `\soc_core': no address FF found.
Checking read port address `\ahb_sys_0_uut.S0.FR.data'[16] in module `\soc_core': no address FF found.
Checking read port address `\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg'[0] in module `\soc_core': address FF has async set and/or reset, not supported.
Checking read port address `\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg'[0] in module `\soc_core': address FF has async set and/or reset, not supported.
Checking read port address `\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg'[0] in module `\soc_core': address FF has async set and/or reset, not supported.
Checking read port address `\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg'[0] in module `\soc_core': address FF has async set and/or reset, not supported.
Checking read port address `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[0] in module `\soc_core': no address FF found.
Checking read port address `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[1] in module `\soc_core': no address FF found.
Checking read port address `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[2] in module `\soc_core': no address FF found.
Checking read port address `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[3] in module `\soc_core': no address FF found.
Checking read port address `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[4] in module `\soc_core': no address FF found.
Checking read port address `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[5] in module `\soc_core': no address FF found.
Checking read port address `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[6] in module `\soc_core': no address FF found.
Checking read port address `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[7] in module `\soc_core': no address FF found.
Checking read port address `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[8] in module `\soc_core': no address FF found.
Checking read port address `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[9] in module `\soc_core': no address FF found.
Checking read port address `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[10] in module `\soc_core': no address FF found.
Checking read port address `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[11] in module `\soc_core': no address FF found.
Checking read port address `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[12] in module `\soc_core': no address FF found.
Checking read port address `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[13] in module `\soc_core': no address FF found.
Checking read port address `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[14] in module `\soc_core': no address FF found.
Checking read port address `\ibex_core.core.cs_registers_i.pmp_addr_rdata'[15] in module `\soc_core': no address FF found.

65.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..

65.16.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory soc_core.ahb_sys_0_uut.S0.FR.data by address:
  Merging ports 0, 1 (address 4'1111).
  Merging ports 0, 2 (address 4'1110).
  Merging ports 0, 3 (address 4'1100).
  Merging ports 0, 4 (address 4'1100).
  Merging ports 0, 5 (address 4'1000).
  Merging ports 0, 6 (address 4'1000).
  Merging ports 0, 7 (address 4'1000).
  Merging ports 0, 8 (address 4'1000).
  Merging ports 10, 11 (address 4'0101).
  Merging ports 12, 13 (address 4'0011).
  Merging ports 12, 14 (address 4'0010).
  Merging ports 12, 15 (address 4'0000).
Consolidating read ports of memory soc_core.ahb_sys_0_uut.S0.FR.data by address:
  Merging ports 1, 2 (address 4'0110).
  Merging ports 1, 3 (address 4'0100).
Consolidating read ports of memory soc_core.ahb_sys_0_uut.S0.FR.data by address:
Consolidating read ports of memory soc_core.ibex_core.core.cs_registers_i.pmp_addr_rdata by address:
  Merging ports 0, 1 (address 4'1111).
  Merging ports 0, 2 (address 4'1110).
  Merging ports 0, 3 (address 4'1100).
  Merging ports 0, 4 (address 4'1100).
  Merging ports 0, 5 (address 4'1000).
  Merging ports 0, 6 (address 4'1000).
  Merging ports 0, 7 (address 4'1000).
  Merging ports 0, 8 (address 4'1000).
  Merging ports 10, 11 (address 4'0101).
  Merging ports 12, 13 (address 4'0011).
  Merging ports 12, 14 (address 4'0010).
  Merging ports 12, 15 (address 4'0000).
Consolidating read ports of memory soc_core.ibex_core.core.cs_registers_i.pmp_addr_rdata by address:
  Merging ports 1, 2 (address 4'0110).
  Merging ports 1, 3 (address 4'0100).
Consolidating read ports of memory soc_core.ibex_core.core.cs_registers_i.pmp_addr_rdata by address:

65.16.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Widening base width of memory ibex_core.core.cs_registers_i.pmp_addr_rdata in module soc_core by factor 8.
Performed a total of 1 transformations.

65.16.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..
Removed 0 unused cells and 34 unused wires.
<suppressed ~1 debug messages>

65.16.9. Executing MEMORY_COLLECT pass (generating $mem cells).

65.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..

65.18. Executing OPT pass (performing simple optimizations).

65.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.
<suppressed ~548 debug messages>

65.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

65.18.3. Executing OPT_DFF pass (perform DFF optimizations).
Handling always-active async load on $flatten\ahb_sys_0_uut.\S_3.$auto$proc_dlatch.cc:427:proc_dlatch$15801 ($dlatch) from module soc_core (changing to combinatorial circuit).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17170 ($adffe) from module soc_core.

65.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..
Removed 33 unused cells and 203 unused wires.
<suppressed ~35 debug messages>

65.18.5. Rerunning OPT passes. (Removed registers in this run.)

65.18.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.
<suppressed ~7 debug messages>

65.18.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

65.18.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$17215 ($dffe) from module soc_core (D = \ibex_core.core.if_stage_i.fetch_addr_n [1], Q = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [1], rval = 1'0).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17159 ($adffe) from module soc_core.

65.18.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..
Removed 4 unused cells and 12 unused wires.
<suppressed ~5 debug messages>

65.18.10. Rerunning OPT passes. (Removed registers in this run.)

65.18.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.
<suppressed ~12 debug messages>

65.18.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

65.18.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procdff$15843 ($adff) from module soc_core.

65.18.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

65.18.15. Rerunning OPT passes. (Removed registers in this run.)

65.18.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.
<suppressed ~15 debug messages>

65.18.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
Removed a total of 0 cells.

65.18.18. Executing OPT_DFF pass (perform DFF optimizations).

65.18.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..
Removed 0 unused cells and 13 unused wires.
<suppressed ~1 debug messages>

65.18.20. Finished fast OPT passes.

65.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \ahb_sys_0_uut.S0.CACHE.LINES in module \soc_core:
  created 32 $dff cells and 0 static cells of width 128.
Extracted addr FF from read port 0 of soc_core.ahb_sys_0_uut.S0.CACHE.LINES: $\ahb_sys_0_uut.S0.CACHE.LINES$rdreg[0]
  read interface: 1 $dff and 31 $mux cells.
  write interface: 32 write mux blocks.
Mapping memory \ahb_sys_0_uut.S0.CACHE.TAGS in module \soc_core:
  created 32 $dff cells and 0 static cells of width 15.
  read interface: 0 $dff and 31 $mux cells.
  write interface: 32 write mux blocks.
Mapping memory \ahb_sys_0_uut.S0.FR.data in module \soc_core:
  created 16 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 16 $mux cells.
  write interface: 16 write mux blocks.
Mapping memory \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg in module \soc_core:
  created 16 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 16 write mux blocks.
Mapping memory \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg in module \soc_core:
  created 16 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 16 write mux blocks.
Mapping memory \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg in module \soc_core:
  created 16 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 16 write mux blocks.
Mapping memory \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg in module \soc_core:
  created 16 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 16 write mux blocks.
Mapping memory \ibex_core.core.cs_registers_i.pmp_addr_rdata in module \soc_core:
  created 2 $dff cells and 0 static cells of width 256.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 0 write mux blocks.

65.20. Executing OPT pass (performing simple optimizations).

65.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.
<suppressed ~52 debug messages>

65.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
<suppressed ~99 debug messages>
Removed a total of 33 cells.

65.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~437 debug messages>

65.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc_core.
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\S0.\FR.$procmux$10699:
      Old ports: A=4'1000, B=4'0000, Y=$auto$wreduce.cc:454:run$18315 [3:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$18315 [3]
      New connections: $auto$wreduce.cc:454:run$18315 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\S0.\FR.$ternary$./designs/soc_core/src/QSPI_XIP_CTRL.v:232$4455:
      Old ports: A=3'000, B=3'101, Y=$auto$wreduce.cc:454:run$18317 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$18317 [0]
      New connections: $auto$wreduce.cc:454:run$18317 [2:1] = { $auto$wreduce.cc:454:run$18317 [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:161$575:
      Old ports: A=32'11011110101011011011111011101111, B={ 16'0000000000000000 \ahb_sys_0_uut.S_2.WGPIOIM }, Y=$flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:161$575_Y
      New ports: A=17'11011111011101111, B={ 1'0 \ahb_sys_0_uut.S_2.WGPIOIM }, Y=$flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:161$575_Y [16:0]
      New connections: $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:161$575_Y [31:17] = { $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:161$575_Y [16] $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:161$575_Y [16] 1'0 $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:161$575_Y [16] $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:161$575_Y [16] $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:161$575_Y [16] $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:161$575_Y [16] 1'0 $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:161$575_Y [16] 1'0 $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:161$575_Y [16] 1'0 $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:161$575_Y [16] $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:161$575_Y [16] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\S_4.\acc.$ternary$./designs/soc_core/src/AHB_ML_ACC.v:30$2893:
      Old ports: A=4'0111, B=4'1111, Y=$flatten\ahb_sys_0_uut.\S_4.\acc.$ternary$./designs/soc_core/src/AHB_ML_ACC.v:30$2893_Y
      New ports: A=1'0, B=1'1, Y=$flatten\ahb_sys_0_uut.\S_4.\acc.$ternary$./designs/soc_core/src/AHB_ML_ACC.v:30$2893_Y [3]
      New connections: $flatten\ahb_sys_0_uut.\S_4.\acc.$ternary$./designs/soc_core/src/AHB_ML_ACC.v:30$2893_Y [2:0] = 3'111
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\S_4.\acc.$ternary$./designs/soc_core/src/AHB_ML_ACC.v:30$2894:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:454:run$18323 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$18323 [1]
      New connections: $auto$wreduce.cc:454:run$18323 [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:141$1361:
      Old ports: A=32'11011110101011011101111010101101, B={ 24'000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S0.RXFIFOTR }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [31:0]
      New ports: A=9'110101101, B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S0.RXFIFOTR }, Y={ $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [7:0] }
      New connections: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [31:10] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [8] } = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:141$1361:
      Old ports: A=32'11011110101011011101111010101101, B={ 24'000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S1.RXFIFOTR }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [31:0]
      New ports: A=9'110101101, B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S1.RXFIFOTR }, Y={ $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [7:0] }
      New connections: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [31:10] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [8] } = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$ternary$./designs/soc_core/src/APB_SPI.v:144$744:
      Old ports: A={ 22'0000000000000000000000 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$ternary$./designs/soc_core/src/APB_SPI.v:145$743_Y [9:0] }, B={ 30'000000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S2.SPI_CTRL_REG }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$ternary$./designs/soc_core/src/APB_SPI.v:144$744_Y
      New ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$ternary$./designs/soc_core/src/APB_SPI.v:145$743_Y [9:0], B={ 8'00000000 \ahb_sys_0_uut.apb_sys_inst_0.S2.SPI_CTRL_REG }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$ternary$./designs/soc_core/src/APB_SPI.v:144$744_Y [9:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$ternary$./designs/soc_core/src/APB_SPI.v:144$744_Y [31:10] = 22'0000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$ternary$./designs/soc_core/src/APB_SPI.v:144$744:
      Old ports: A={ 22'0000000000000000000000 $auto$wreduce.cc:454:run$18341 [9:0] }, B={ 30'000000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S3.SPI_CTRL_REG }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$ternary$./designs/soc_core/src/APB_SPI.v:144$744_Y
      New ports: A=$auto$wreduce.cc:454:run$18341 [9:0], B={ 8'00000000 \ahb_sys_0_uut.apb_sys_inst_0.S3.SPI_CTRL_REG }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$ternary$./designs/soc_core/src/APB_SPI.v:144$744_Y [9:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$ternary$./designs/soc_core/src/APB_SPI.v:144$744_Y [31:10] = 22'0000000000000000000000
    Consolidated identical input bits for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15640:
      Old ports: A={ 4'0000 $auto$wreduce.cc:454:run$18343 [13:0] }, B=252'000000000000000010000000000000000100000000000000001000000000000000010000000000000001000000000000000010000000000000000100000000000000010000000000000000100000000000000001000000000000000100000000000000001000000000000000010000000000000000000000000000000000, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15640_Y
      New ports: A={ 3'000 $auto$wreduce.cc:454:run$18343 [13:0] }, B=238'0000000000000001000000000000000100000000000000010000000000000001000000000000001000000000000000100000000000000010000000000000010000000000000001000000000000000100000000000000100000000000000010000000000000001000000000000000000000000000000000, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15640_Y [16:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15640_Y [17] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15659:
      Old ports: A=14'00000000000000, B=56'00000000000001000000001000001000000000000000001000000000, Y=$auto$wreduce.cc:454:run$18343 [13:0]
      New ports: A=4'0000, B=16'0001001010000100, Y={ $auto$wreduce.cc:454:run$18343 [13] $auto$wreduce.cc:454:run$18343 [9] $auto$wreduce.cc:454:run$18343 [5] $auto$wreduce.cc:454:run$18343 [0] }
      New connections: { $auto$wreduce.cc:454:run$18343 [12:10] $auto$wreduce.cc:454:run$18343 [8:6] $auto$wreduce.cc:454:run$18343 [4:1] } = 10'0000000000
    Consolidated identical input bits for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15640:
      Old ports: A={ 4'0000 $auto$wreduce.cc:454:run$18345 [13:0] }, B=252'000000000000000010000000000000000100000000000000001000000000000000010000000000000001000000000000000010000000000000000100000000000000010000000000000000100000000000000001000000000000000100000000000000001000000000000000010000000000000000000000000000000000, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15640_Y
      New ports: A={ 3'000 $auto$wreduce.cc:454:run$18345 [13:0] }, B=238'0000000000000001000000000000000100000000000000010000000000000001000000000000001000000000000000100000000000000010000000000000010000000000000001000000000000000100000000000000100000000000000010000000000000001000000000000000000000000000000000, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15640_Y [16:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15640_Y [17] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15659:
      Old ports: A=14'00000000000000, B=56'00000000000001000000001000001000000000000000001000000000, Y=$auto$wreduce.cc:454:run$18345 [13:0]
      New ports: A=4'0000, B=16'0001001010000100, Y={ $auto$wreduce.cc:454:run$18345 [13] $auto$wreduce.cc:454:run$18345 [9] $auto$wreduce.cc:454:run$18345 [5] $auto$wreduce.cc:454:run$18345 [0] }
      New connections: { $auto$wreduce.cc:454:run$18345 [12:10] $auto$wreduce.cc:454:run$18345 [8:6] $auto$wreduce.cc:454:run$18345 [4:1] } = 10'0000000000
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773:
      Old ports: A=32'11011110101011011011111011101111, B={ 31'0000000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S_10.IRQEN }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y
      New ports: A=2'11, B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S_10.IRQEN }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [31:2] = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773:
      Old ports: A=32'11011110101011011011111011101111, B={ 31'0000000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S_11.IRQEN }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y
      New ports: A=2'11, B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S_11.IRQEN }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [31:2] = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100:
      Old ports: A=32'11011110101011011011111011101111, B={ 31'0000000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S_12.IRQEN }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y
      New ports: A=2'11, B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S_12.IRQEN }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [31:2] = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100:
      Old ports: A=32'11011110101011011011111011101111, B={ 31'0000000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S_13.IRQEN }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y
      New ports: A=2'11, B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S_13.IRQEN }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [31:2] = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_6.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457:
      Old ports: A=32'11011110101011011011111011101111, B={ 31'0000000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S_6.TMREN }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_6.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y
      New ports: A=2'11, B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S_6.TMREN }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_6.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_6.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [31:2] = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_6.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_6.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_6.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_6.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_6.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_6.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_6.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_6.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_6.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_6.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_6.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_6.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_6.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_6.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_6.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_6.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_6.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_6.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_6.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_6.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_6.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_6.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_7.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457:
      Old ports: A=32'11011110101011011011111011101111, B={ 31'0000000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S_7.TMREN }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_7.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y
      New ports: A=2'11, B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S_7.TMREN }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_7.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_7.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [31:2] = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_7.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_7.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_7.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_7.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_7.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_7.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_7.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_7.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_7.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_7.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_7.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_7.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_7.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_7.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_7.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_7.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_7.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_7.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_7.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_7.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_7.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_7.$ternary$./designs/soc_core/src/APB_PWM32.v:109$1457_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773:
      Old ports: A=32'11011110101011011011111011101111, B={ 31'0000000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S_8.IRQEN }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y
      New ports: A=2'11, B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S_8.IRQEN }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [31:2] = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773:
      Old ports: A=32'11011110101011011011111011101111, B={ 31'0000000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S_9.IRQEN }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y
      New ports: A=2'11, B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S_9.IRQEN }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [31:2] = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\ibex_core.$procmux$6396:
      Old ports: A=5'10000, B=5'00001, Y=$flatten\ibex_core.$5\nstate[4:0]
      New ports: A=2'10, B=2'01, Y={ $flatten\ibex_core.$5\nstate[4:0] [4] $flatten\ibex_core.$5\nstate[4:0] [0] }
      New connections: $flatten\ibex_core.$5\nstate[4:0] [3:1] = 3'000
    Consolidated identical input bits for $mux cell $flatten\ibex_core.$procmux$6404:
      Old ports: A=3'100, B=3'001, Y=$auto$wreduce.cc:454:run$18348 [2:0]
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:454:run$18348 [2] $auto$wreduce.cc:454:run$18348 [0] }
      New connections: $auto$wreduce.cc:454:run$18348 [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\ibex_core.$procmux$6427:
      Old ports: A={ 3'000 $auto$wreduce.cc:454:run$18347 [1:0] }, B=5'01000, Y=$flatten\ibex_core.$2\nstate[4:0]
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$18347 [1:0] }, B=3'100, Y={ $flatten\ibex_core.$2\nstate[4:0] [3] $flatten\ibex_core.$2\nstate[4:0] [1:0] }
      New connections: { $flatten\ibex_core.$2\nstate[4:0] [4] $flatten\ibex_core.$2\nstate[4:0] [2] } = 2'00
    Consolidated identical input bits for $mux cell $flatten\ibex_core.$ternary$./designs/soc_core/src/ibex_wrapper.v:157$2684:
      Old ports: A=2'00, B=2'10, Y=$flatten\ibex_core.$ternary$./designs/soc_core/src/ibex_wrapper.v:157$2684_Y
      New ports: A=1'0, B=1'1, Y=$flatten\ibex_core.$ternary$./designs/soc_core/src/ibex_wrapper.v:157$2684_Y [1]
      New connections: $flatten\ibex_core.$ternary$./designs/soc_core/src/ibex_wrapper.v:157$2684_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$12602:
      Old ports: A={ \ibex_core.core.if_stage_i.pc_id_o [31:1] 1'0 }, B={ \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q 1'0 }, Y=$flatten\ibex_core.\core.\cs_registers_i.$2\exception_pc[31:0]
      New ports: A=\ibex_core.core.if_stage_i.pc_id_o [31:1], B=\ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.instr_addr_q, Y=$flatten\ibex_core.\core.\cs_registers_i.$2\exception_pc[31:0] [31:1]
      New connections: $flatten\ibex_core.\core.\cs_registers_i.$2\exception_pc[31:0] [0] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$14214:
      Old ports: A=3'001, B=6'100000, Y=$auto$wreduce.cc:454:run$18351 [2:0]
      New ports: A=2'01, B=4'1000, Y={ $auto$wreduce.cc:454:run$18351 [2] $auto$wreduce.cc:454:run$18351 [0] }
      New connections: $auto$wreduce.cc:454:run$18351 [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\cs_registers_i.$ternary$./designs/soc_core/src/ibex_cs_registers.v:667$5411:
      Old ports: A={ \ibex_core.core.cs_registers_i.csr_wdata_int [31:8] 8'00000001 }, B=1, Y=\ibex_core.core.cs_registers_i.u_mtvec_csr.wr_data_i
      New ports: A=\ibex_core.core.cs_registers_i.csr_wdata_int [31:8], B=24'000000000000000000000000, Y=\ibex_core.core.cs_registers_i.u_mtvec_csr.wr_data_i [31:8]
      New connections: \ibex_core.core.cs_registers_i.u_mtvec_csr.wr_data_i [7:0] = 8'00000001
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6580:
      Old ports: A={ 2'00 \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_a_i }, B=34'1111111111111111111111111111111111, Y=$flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$2\op_remainder_d[33:0]
      New ports: A={ 1'0 \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.op_a_i }, B=33'111111111111111111111111111111111, Y=$flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$2\op_remainder_d[33:0] [32:0]
      New connections: $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$2\op_remainder_d[33:0] [33] = $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$2\op_remainder_d[33:0] [32]
    Consolidated identical input bits for $pmux cell $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6595:
      Old ports: A={ $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$not$./designs/soc_core/src/ibex_multdiv_fast.v:621$5982_Y 1'1 }, B={ $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$not$./designs/soc_core/src/ibex_multdiv_fast.v:646$5992_Y 1'1 $auto$wreduce.cc:454:run$18361 1'1 $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$not$./designs/soc_core/src/ibex_multdiv_fast.v:679$6004_Y 1'1 }, Y=\ibex_core.core.ex_block_i.alu_i.multdiv_operand_b_i
      New ports: A=$flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$not$./designs/soc_core/src/ibex_multdiv_fast.v:621$5982_Y, B={ $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$not$./designs/soc_core/src/ibex_multdiv_fast.v:646$5992_Y $auto$wreduce.cc:454:run$18361 $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$not$./designs/soc_core/src/ibex_multdiv_fast.v:679$6004_Y }, Y=\ibex_core.core.ex_block_i.alu_i.multdiv_operand_b_i [32:1]
      New connections: \ibex_core.core.ex_block_i.alu_i.multdiv_operand_b_i [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\ex_block_i.\genblk3.gen_multdiv_fast.multdiv_i.$procmux$6605:
      Old ports: A=33'000000000000000000000000000000001, B={ \ibex_core.core.id_stage_i.imd_val_q [65:34] 1'1 }, Y=\ibex_core.core.ex_block_i.alu_i.multdiv_operand_a_i
      New ports: A=0, B=\ibex_core.core.id_stage_i.imd_val_q [65:34], Y=\ibex_core.core.ex_block_i.alu_i.multdiv_operand_a_i [32:1]
      New connections: \ibex_core.core.ex_block_i.alu_i.multdiv_operand_a_i [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.$ternary$./designs/soc_core/src/ibex_id_stage.v:668$5672:
      Old ports: A=3'100, B=3'010, Y=$auto$wreduce.cc:454:run$18363 [2:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:454:run$18363 [2:1]
      New connections: $auto$wreduce.cc:454:run$18363 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8303:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:454:run$18371 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$18371 [1]
      New connections: $auto$wreduce.cc:454:run$18371 [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8384:
      Old ports: A=3'000, B=3'100, Y=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$4\pc_mux_o[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$4\pc_mux_o[2:0] [2]
      New connections: $flatten\ibex_core.\core.\id_stage_i.\controller_i.$4\pc_mux_o[2:0] [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8516:
      Old ports: A=4'0101, B=4'1001, Y=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$13\ctrl_fsm_ns[3:0]
      New ports: A=2'01, B=2'10, Y=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$13\ctrl_fsm_ns[3:0] [3:2]
      New connections: $flatten\ibex_core.\core.\id_stage_i.\controller_i.$13\ctrl_fsm_ns[3:0] [1:0] = 2'01
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8616:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:454:run$18378 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$18378 [0]
      New connections: $auto$wreduce.cc:454:run$18378 [1] = $auto$wreduce.cc:454:run$18378 [0]
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8656:
      Old ports: A=3'000, B={ 1'0 $auto$wreduce.cc:454:run$18378 [1:0] }, Y=$auto$wreduce.cc:454:run$18381 [2:0]
      New ports: A=2'00, B=$auto$wreduce.cc:454:run$18378 [1:0], Y=$auto$wreduce.cc:454:run$18381 [1:0]
      New connections: $auto$wreduce.cc:454:run$18381 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8924:
      Old ports: A=3'001, B=3'100, Y=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$2\debug_cause_o[2:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\ibex_core.\core.\id_stage_i.\controller_i.$2\debug_cause_o[2:0] [2] $flatten\ibex_core.\core.\id_stage_i.\controller_i.$2\debug_cause_o[2:0] [0] }
      New connections: $flatten\ibex_core.\core.\id_stage_i.\controller_i.$2\debug_cause_o[2:0] [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9003:
      Old ports: A=4'0111, B=4'1011, Y=$auto$wreduce.cc:454:run$18374 [3:0]
      New ports: A=2'01, B=2'10, Y=$auto$wreduce.cc:454:run$18374 [3:2]
      New connections: $auto$wreduce.cc:454:run$18374 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9420:
      Old ports: A=4'0101, B=4'0111, Y=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$4\ctrl_fsm_ns[3:0]
      New ports: A=1'0, B=1'1, Y=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$4\ctrl_fsm_ns[3:0] [1]
      New connections: { $flatten\ibex_core.\core.\id_stage_i.\controller_i.$4\ctrl_fsm_ns[3:0] [3:2] $flatten\ibex_core.\core.\id_stage_i.\controller_i.$4\ctrl_fsm_ns[3:0] [0] } = 3'011
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9740:
      Old ports: A=3'000, B=3'100, Y=$auto$wreduce.cc:454:run$18364 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$18364 [2]
      New connections: $auto$wreduce.cc:454:run$18364 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9773:
      Old ports: A={ 1'0 $auto$wreduce.cc:454:run$18364 [2:0] }, B=4'0101, Y=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$10\mfip_id[3:0]
      New ports: A=$auto$wreduce.cc:454:run$18364 [2:0], B=3'101, Y=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$10\mfip_id[3:0] [2:0]
      New connections: $flatten\ibex_core.\core.\id_stage_i.\controller_i.$10\mfip_id[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$ternary$./designs/soc_core/src/ibex_controller.v:757$4618:
      Old ports: A=2'00, B=2'11, Y=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$ternary$./designs/soc_core/src/ibex_controller.v:757$4618_Y
      New ports: A=1'0, B=1'1, Y=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$ternary$./designs/soc_core/src/ibex_controller.v:757$4618_Y [0]
      New connections: $flatten\ibex_core.\core.\id_stage_i.\controller_i.$ternary$./designs/soc_core/src/ibex_controller.v:757$4618_Y [1] = $flatten\ibex_core.\core.\id_stage_i.\controller_i.$ternary$./designs/soc_core/src/ibex_controller.v:757$4618_Y [0]
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$ternary$./designs/soc_core/src/ibex_controller.v:775$4623:
      Old ports: A=2'00, B=2'11, Y=$auto$wreduce.cc:454:run$18383 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$18383 [0]
      New connections: $auto$wreduce.cc:454:run$18383 [1] = $auto$wreduce.cc:454:run$18383 [0]
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6802:
      Old ports: A=2'00, B=2'11, Y=$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$8\alu_op_a_mux_sel_o[1:0]
      New ports: A=1'0, B=1'1, Y=$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$8\alu_op_a_mux_sel_o[1:0] [0]
      New connections: $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$8\alu_op_a_mux_sel_o[1:0] [1] = $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$8\alu_op_a_mux_sel_o[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6877:
      Old ports: A=6'100110, B=6'000000, Y=$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$13\alu_operator_o[5:0]
      New ports: A=1'1, B=1'0, Y=$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$13\alu_operator_o[5:0] [1]
      New connections: { $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$13\alu_operator_o[5:0] [5:2] $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$13\alu_operator_o[5:0] [0] } = { $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$13\alu_operator_o[5:0] [1] 2'00 $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$13\alu_operator_o[5:0] [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6885:
      Old ports: A=3'000, B=3'101, Y=$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$6\imm_b_mux_sel_o[2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$6\imm_b_mux_sel_o[2:0] [0]
      New connections: $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$6\imm_b_mux_sel_o[2:0] [2:1] = { $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$6\imm_b_mux_sel_o[2:0] [0] 1'0 }
    Consolidated identical input bits for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6893:
      Old ports: A=6'100110, B=54'000001100101000010000011000100001010001001001000000000, Y=$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$12\alu_operator_o[5:0]
      New ports: A=5'10110, B=45'000011010100010000110010001010010010100000000, Y={ $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$12\alu_operator_o[5:0] [5] $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$12\alu_operator_o[5:0] [3:0] }
      New connections: $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$12\alu_operator_o[5:0] [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6977:
      Old ports: A=6'100110, B=6'001000, Y=$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0] [3] $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0] [1] }
      New connections: { $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0] [5:4] $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0] [2] $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0] [0] } = { $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0] [1] 1'0 $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0] [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7079:
      Old ports: A=2'10, B=2'00, Y=$auto$wreduce.cc:454:run$18385 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$18385 [1]
      New connections: $auto$wreduce.cc:454:run$18385 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7155:
      Old ports: A=3'101, B=3'000, Y=$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$3\imm_b_mux_sel_o[2:0]
      New ports: A=1'1, B=1'0, Y=$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$3\imm_b_mux_sel_o[2:0] [0]
      New connections: $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$3\imm_b_mux_sel_o[2:0] [2:1] = { $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$3\imm_b_mux_sel_o[2:0] [0] 1'0 }
    Consolidated identical input bits for $pmux cell $flatten\ibex_core.\core.\if_stage_i.$procmux$11484:
      Old ports: A={ \ibex_core.core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] 8'00000000 }, B={ \ibex_core.core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] 1'0 \ibex_core.core.cs_registers_i.csr_mcause_i [4:0] 66'000001101000010001000010000000000000011010000100010000100000001000 }, Y=\ibex_core.core.if_stage_i.exc_pc
      New ports: A={ \ibex_core.core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] 5'00000 }, B={ \ibex_core.core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] \ibex_core.core.cs_registers_i.csr_mcause_i [4:0] 58'0001101000010001000010000000000011010000100010000100000010 }, Y={ \ibex_core.core.if_stage_i.exc_pc [31:8] \ibex_core.core.if_stage_i.exc_pc [6:2] }
      New connections: { \ibex_core.core.if_stage_i.exc_pc [7] \ibex_core.core.if_stage_i.exc_pc [1:0] } = 3'000
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15332:
      Old ports: A={ 1'0 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [11:7] 15'000000011100111 }, B=21'100000000000001110011, Y=$auto$wreduce.cc:454:run$18388 [20:0]
      New ports: A={ \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [11:7] 2'01 }, B=7'0000010, Y={ $auto$wreduce.cc:454:run$18388 [19:15] $auto$wreduce.cc:454:run$18388 [4] $auto$wreduce.cc:454:run$18388 [2] }
      New connections: { $auto$wreduce.cc:454:run$18388 [20] $auto$wreduce.cc:454:run$18388 [14:5] $auto$wreduce.cc:454:run$18388 [3] $auto$wreduce.cc:454:run$18388 [1:0] } = { $auto$wreduce.cc:454:run$18388 [4] 7'0000000 $auto$wreduce.cc:454:run$18388 [2] 5'11011 }
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15378:
      Old ports: A={ 5'00000 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [11:7] 15'000000001100111 }, B={ \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [6:2] 8'00000000 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110011 }, Y=$auto$wreduce.cc:454:run$18390 [24:0]
      New ports: A={ 5'00000 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0000001 }, B={ \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [6:2] 5'00000 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [11:7] 2'10 }, Y={ $auto$wreduce.cc:454:run$18390 [24:15] $auto$wreduce.cc:454:run$18390 [11:7] $auto$wreduce.cc:454:run$18390 [4] $auto$wreduce.cc:454:run$18390 [2] }
      New connections: { $auto$wreduce.cc:454:run$18390 [14:12] $auto$wreduce.cc:454:run$18390 [6:5] $auto$wreduce.cc:454:run$18390 [3] $auto$wreduce.cc:454:run$18390 [1:0] } = { 3'000 $auto$wreduce.cc:454:run$18390 [2] 4'1011 }
    Consolidated identical input bits for $pmux cell $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15463:
      Old ports: A={ 9'010000001 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'00001 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 7'0110011 }, B={ 9'000000001 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'10001 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 16'0110011000000001 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'11001 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 16'0110011000000001 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'11101 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 7'0110011 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i }, Y=$flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0]
      New ports: A={ 9'010000001 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 12'000010110011 }, B={ 9'000000001 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 21'100010110011000000001 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 21'110010110011000000001 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 12'111010110011 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [31:10] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [6:0] }, Y={ $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] [31:10] $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] [6:0] }
      New connections: $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] [9:7] = \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [9:7]
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15542:
      Old ports: A={ \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [6:2] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110111 }, B={ \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [4:3] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [5] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [2] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [6] 24'000000010000000100010011 }, Y=$flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [28:0]
      New ports: A={ \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [6:2] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [11:7] 1'1 }, B={ \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [4:3] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [5] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [2] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [6] 12'010000000100 }, Y={ $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [28:24] $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17:7] $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [2] }
      New connections: { $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [23:18] $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [6:3] $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [1:0] } = { $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [17] 1'0 $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$4\instr_o[31:0] [2] 4'1011 }
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$./designs/soc_core/src/ibex_prefetch_buffer.v:145$5755:
      Old ports: A={ \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:2] 2'00 }, B={ \ibex_core.core.if_stage_i.fetch_addr_n [31:1] 1'0 }, Y={ $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$./designs/soc_core/src/ibex_prefetch_buffer.v:145$5755_Y [31:2] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d [1:0] }
      New ports: A={ \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:2] 1'0 }, B=\ibex_core.core.if_stage_i.fetch_addr_n [31:1], Y={ $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$./designs/soc_core/src/ibex_prefetch_buffer.v:145$5755_Y [31:2] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d [1] }
      New connections: \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_d [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.\fifo_i.$ternary$./designs/soc_core/src/ibex_fetch_fifo.v:64$4689:
      Old ports: A={ \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15:0] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [31:16] }, B={ \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [47:32] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [31:16] }, Y=\ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_unaligned
      New ports: A=\ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15:0], B=\ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [47:32], Y=\ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_unaligned [31:16]
      New connections: \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_unaligned [15:0] = \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [31:16]
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14979:
      Old ports: A={ 1'0 $auto$wreduce.cc:454:run$18397 [1:0] }, B={ 1'0 $auto$wreduce.cc:454:run$18396 [1:0] }, Y=$flatten\ibex_core.\core.\load_store_unit_i.$2\ls_fsm_ns[2:0]
      New ports: A=$auto$wreduce.cc:454:run$18397 [1:0], B=$auto$wreduce.cc:454:run$18396 [1:0], Y=$flatten\ibex_core.\core.\load_store_unit_i.$2\ls_fsm_ns[2:0] [1:0]
      New connections: $flatten\ibex_core.\core.\load_store_unit_i.$2\ls_fsm_ns[2:0] [2] = 1'0
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15145: { $flatten\ibex_core.\core.\load_store_unit_i.$eq$./designs/soc_core/src/ibex_load_store_unit.v:325$373_Y $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14876_CMP $auto$opt_reduce.cc:134:opt_mux$20698 $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14813_CMP }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15173: $auto$opt_reduce.cc:134:opt_mux$20700
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15186:
      Old ports: A={ 24'000000000000000000000000 \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31:24] }, B={ \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31:24] }, Y=$flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_b_ext[31:0]
      New ports: A=1'0, B=\ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31], Y=$flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8]
      New connections: { $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [31:9] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [7:0] } = { $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31:24] }
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15192:
      Old ports: A={ 24'000000000000000000000000 \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23:16] }, B={ \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23:16] }, Y=$flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_b_ext[31:0]
      New ports: A=1'0, B=\ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23], Y=$flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8]
      New connections: { $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [31:9] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [7:0] } = { $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23:16] }
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15199:
      Old ports: A={ 24'000000000000000000000000 \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15:8] }, B={ \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15:8] }, Y=$flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_b_ext[31:0]
      New ports: A=1'0, B=\ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15], Y=$flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8]
      New connections: { $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [31:9] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [7:0] } = { $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15:8] }
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15207:
      Old ports: A={ 24'000000000000000000000000 \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7:0] }, B={ \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7:0] }, Y=$flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_b_ext[31:0]
      New ports: A=1'0, B=\ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7], Y=$flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8]
      New connections: { $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [31:9] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [7:0] } = { $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7:0] }
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15217:
      Old ports: A={ 16'0000000000000000 \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7:0] \ibex_core.core.load_store_unit_i.rdata_q [23:16] }, B={ \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7:0] \ibex_core.core.load_store_unit_i.rdata_q [23:16] }, Y=$flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_h_ext[31:0]
      New ports: A=1'0, B=\ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7], Y=$flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16]
      New connections: { $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [31:17] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [15:0] } = { $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7:0] \ibex_core.core.load_store_unit_i.rdata_q [23:16] }
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15223:
      Old ports: A={ 16'0000000000000000 \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31:16] }, B={ \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31:16] }, Y=$flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_h_ext[31:0]
      New ports: A=1'0, B=\ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31], Y=$flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16]
      New connections: { $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [31:17] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [15:0] } = { $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31:16] }
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15230:
      Old ports: A={ 16'0000000000000000 \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23:8] }, B={ \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23:8] }, Y=$flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_h_ext[31:0]
      New ports: A=1'0, B=\ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23], Y=$flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16]
      New connections: { $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [31:17] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [15:0] } = { $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23:8] }
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15238:
      Old ports: A={ 16'0000000000000000 \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15:0] }, B={ \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15:0] }, Y=$flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_h_ext[31:0]
      New ports: A=1'0, B=\ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15], Y=$flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16]
      New connections: { $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [31:17] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [15:0] } = { $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15:0] }
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\load_store_unit_i.$ternary$./designs/soc_core/src/ibex_load_store_unit.v:256$349:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:454:run$18396 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$18396 [1]
      New connections: $auto$wreduce.cc:454:run$18396 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\load_store_unit_i.$ternary$./designs/soc_core/src/ibex_load_store_unit.v:259$350:
      Old ports: A=2'11, B=2'01, Y=$auto$wreduce.cc:454:run$18397 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$18397 [1]
      New connections: $auto$wreduce.cc:454:run$18397 [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\load_store_unit_i.$ternary$./designs/soc_core/src/ibex_load_store_unit.v:278$355:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:454:run$18398 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$18398 [0]
      New connections: $auto$wreduce.cc:454:run$18398 [1] = $auto$wreduce.cc:454:run$18398 [0]
  Optimizing cells in module \soc_core.
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\S0.\FR.$ternary$./designs/soc_core/src/QSPI_XIP_CTRL.v:231$4456:
      Old ports: A={ 1'0 $auto$wreduce.cc:454:run$18317 [2:0] }, B=4'1010, Y=$flatten\ahb_sys_0_uut.\S0.\FR.$ternary$./designs/soc_core/src/QSPI_XIP_CTRL.v:231$4456_Y
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$18317 [0] }, B=2'10, Y=$flatten\ahb_sys_0_uut.\S0.\FR.$ternary$./designs/soc_core/src/QSPI_XIP_CTRL.v:231$4456_Y [1:0]
      New connections: $flatten\ahb_sys_0_uut.\S0.\FR.$ternary$./designs/soc_core/src/QSPI_XIP_CTRL.v:231$4456_Y [3:2] = $flatten\ahb_sys_0_uut.\S0.\FR.$ternary$./designs/soc_core/src/QSPI_XIP_CTRL.v:231$4456_Y [1:0]
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:160$576:
      Old ports: A=$flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:161$575_Y, B={ 16'0000000000000000 \ahb_sys_0_uut.S_2.WGPIODIR }, Y=$flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:160$576_Y
      New ports: A=$flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:161$575_Y [16:0], B={ 1'0 \ahb_sys_0_uut.S_2.WGPIODIR }, Y=$flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:160$576_Y [16:0]
      New connections: $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:160$576_Y [31:17] = { $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:160$576_Y [16] $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:160$576_Y [16] 1'0 $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:160$576_Y [16] $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:160$576_Y [16] $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:160$576_Y [16] $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:160$576_Y [16] 1'0 $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:160$576_Y [16] 1'0 $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:160$576_Y [16] 1'0 $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:160$576_Y [16] $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:160$576_Y [16] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\S_4.\acc.$ternary$./designs/soc_core/src/AHB_ML_ACC.v:30$2895:
      Old ports: A={ 2'00 $auto$wreduce.cc:454:run$18323 [1:0] }, B=$flatten\ahb_sys_0_uut.\S_4.\acc.$ternary$./designs/soc_core/src/AHB_ML_ACC.v:30$2893_Y, Y=\ahb_sys_0_uut.S_4.acc.macp0.valid
      New ports: A={ 2'00 $auto$wreduce.cc:454:run$18323 [1] }, B={ $flatten\ahb_sys_0_uut.\S_4.\acc.$ternary$./designs/soc_core/src/AHB_ML_ACC.v:30$2893_Y [3] 2'11 }, Y=\ahb_sys_0_uut.S_4.acc.macp0.valid [3:1]
      New connections: \ahb_sys_0_uut.S_4.acc.macp0.valid [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:140$1362:
      Old ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [31:0], B={ 24'000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S0.TXFIFOTR }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [31:0]
      New ports: A={ $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [7:0] }, B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S0.TXFIFOTR }, Y={ $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [7:0] }
      New connections: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [31:10] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [8] } = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:140$1362:
      Old ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [31:0], B={ 24'000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S1.TXFIFOTR }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [31:0]
      New ports: A={ $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:141$1361_Y [7:0] }, B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S1.TXFIFOTR }, Y={ $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [7:0] }
      New connections: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [31:10] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [8] } = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$ternary$./designs/soc_core/src/APB_SPI.v:143$745:
      Old ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$ternary$./designs/soc_core/src/APB_SPI.v:144$744_Y, B={ 31'0000000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S2.SPI_IM_REG }, Y=\ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S2
      New ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S2.$ternary$./designs/soc_core/src/APB_SPI.v:144$744_Y [9:0], B={ 9'000000000 \ahb_sys_0_uut.apb_sys_inst_0.S2.SPI_IM_REG }, Y=\ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S2 [9:0]
      New connections: \ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S2 [31:10] = 22'0000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$ternary$./designs/soc_core/src/APB_SPI.v:143$745:
      Old ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$ternary$./designs/soc_core/src/APB_SPI.v:144$744_Y, B={ 31'0000000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S3.SPI_IM_REG }, Y=\ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S3
      New ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S3.$ternary$./designs/soc_core/src/APB_SPI.v:144$744_Y [9:0], B={ 9'000000000 \ahb_sys_0_uut.apb_sys_inst_0.S3.SPI_IM_REG }, Y=\ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S3 [9:0]
      New connections: \ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S3 [31:10] = 22'0000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15668:
      Old ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15640_Y, B=18'000000000000000000, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$0\c_state[17:0]
      New ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$procmux$15640_Y [16:0], B=17'00000000000000000, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$0\c_state[17:0] [16:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S4.\i2c.\byte_controller.\bit_controller.$0\c_state[17:0] [17] = 1'0
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15668:
      Old ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15640_Y, B=18'000000000000000000, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$0\c_state[17:0]
      New ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$procmux$15640_Y [16:0], B=17'00000000000000000, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$0\c_state[17:0] [16:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S5.\i2c.\byte_controller.\bit_controller.$0\c_state[17:0] [17] = 1'0
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774:
      Old ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y, B={ 31'0000000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S_10.TMREN }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y
      New ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1:0], B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S_10.TMREN }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [31:2] = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774:
      Old ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y, B={ 31'0000000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S_11.TMREN }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y
      New ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1:0], B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S_11.TMREN }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [31:2] = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101:
      Old ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y, B={ 31'0000000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S_12.WDEN }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y
      New ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1:0], B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S_12.WDEN }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [31:2] = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101:
      Old ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y, B={ 31'0000000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S_13.WDEN }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y
      New ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:121$3100_Y [1:0], B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S_13.WDEN }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [31:2] = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774:
      Old ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y, B={ 31'0000000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S_8.TMREN }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y
      New ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1:0], B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S_8.TMREN }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [31:2] = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774:
      Old ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y, B={ 31'0000000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S_9.TMREN }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y
      New ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:139$1773_Y [1:0], B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S_9.TMREN }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [31:2] = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\ibex_core.$ternary$./designs/soc_core/src/ibex_wrapper.v:156$2685:
      Old ports: A=$flatten\ibex_core.$ternary$./designs/soc_core/src/ibex_wrapper.v:157$2684_Y, B=2'10, Y={ \ahb_sys_0_uut.S0.HTRANS [1] \ahb_sys_0_uut.HTRANS [0] }
      New ports: A=$flatten\ibex_core.$ternary$./designs/soc_core/src/ibex_wrapper.v:157$2684_Y [1], B=1'1, Y=\ahb_sys_0_uut.S0.HTRANS [1]
      New connections: \ahb_sys_0_uut.HTRANS [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$12398:
      Old ports: A=$flatten\ibex_core.\core.\cs_registers_i.$2\exception_pc[31:0], B={ \ibex_core.core.cs_registers_i.csr_wdata_int [31:1] 1'0 }, Y=$flatten\ibex_core.\core.\cs_registers_i.$3\mepc_d[31:0]
      New ports: A=$flatten\ibex_core.\core.\cs_registers_i.$2\exception_pc[31:0] [31:1], B=\ibex_core.core.cs_registers_i.csr_wdata_int [31:1], Y=$flatten\ibex_core.\core.\cs_registers_i.$3\mepc_d[31:0] [31:1]
      New connections: $flatten\ibex_core.\core.\cs_registers_i.$3\mepc_d[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$12494:
      Old ports: A={ \ibex_core.core.cs_registers_i.csr_wdata_int [31:1] 1'0 }, B=$flatten\ibex_core.\core.\cs_registers_i.$2\exception_pc[31:0], Y=$flatten\ibex_core.\core.\cs_registers_i.$2\depc_d[31:0]
      New ports: A=\ibex_core.core.cs_registers_i.csr_wdata_int [31:1], B=$flatten\ibex_core.\core.\cs_registers_i.$2\exception_pc[31:0] [31:1], Y=$flatten\ibex_core.\core.\cs_registers_i.$2\depc_d[31:0] [31:1]
      New connections: $flatten\ibex_core.\core.\cs_registers_i.$2\depc_d[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\ex_block_i.\alu_i.$ternary$./designs/soc_core/src/ibex_alu.v:356$6022:
      Old ports: A={ \ibex_core.core.cs_registers_i.csr_wdata_i 1'1 }, B=\ibex_core.core.ex_block_i.alu_i.multdiv_operand_a_i, Y=\ibex_core.core.ex_block_i.alu_i.adder_in_a
      New ports: A=\ibex_core.core.cs_registers_i.csr_wdata_i, B=\ibex_core.core.ex_block_i.alu_i.multdiv_operand_a_i [32:1], Y=\ibex_core.core.ex_block_i.alu_i.adder_in_a [32:1]
      New connections: \ibex_core.core.ex_block_i.alu_i.adder_in_a [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8321:
      Old ports: A={ 1'1 $auto$wreduce.cc:454:run$18371 [1:0] }, B=3'010, Y=$auto$wreduce.cc:454:run$18370 [2:0]
      New ports: A={ $auto$wreduce.cc:454:run$18371 [1] 1'1 }, B=2'10, Y=$auto$wreduce.cc:454:run$18370 [1:0]
      New connections: $auto$wreduce.cc:454:run$18370 [2] = $auto$wreduce.cc:454:run$18370 [0]
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8456:
      Old ports: A=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$4\pc_mux_o[2:0], B=3'011, Y=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$3\pc_mux_o[2:0]
      New ports: A={ $flatten\ibex_core.\core.\id_stage_i.\controller_i.$4\pc_mux_o[2:0] [2] 1'0 }, B=2'01, Y={ $flatten\ibex_core.\core.\id_stage_i.\controller_i.$3\pc_mux_o[2:0] [2] $flatten\ibex_core.\core.\id_stage_i.\controller_i.$3\pc_mux_o[2:0] [0] }
      New connections: $flatten\ibex_core.\core.\id_stage_i.\controller_i.$3\pc_mux_o[2:0] [1] = $flatten\ibex_core.\core.\id_stage_i.\controller_i.$3\pc_mux_o[2:0] [0]
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8656:
      Old ports: A=2'00, B=$auto$wreduce.cc:454:run$18378 [1:0], Y=$auto$wreduce.cc:454:run$18381 [1:0]
      New ports: A=1'0, B=$auto$wreduce.cc:454:run$18378 [0], Y=$auto$wreduce.cc:454:run$18381 [0]
      New connections: $auto$wreduce.cc:454:run$18381 [1] = $auto$wreduce.cc:454:run$18381 [0]
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8658:
      Old ports: A={ 1'0 $auto$wreduce.cc:454:run$18381 [2:0] }, B={ 2'10 $auto$wreduce.cc:454:run$18383 [1:0] }, Y=$auto$wreduce.cc:454:run$18382 [3:0]
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$18381 [1:0] }, B={ 1'1 $auto$wreduce.cc:454:run$18383 [0] $auto$wreduce.cc:454:run$18383 [0] }, Y={ $auto$wreduce.cc:454:run$18382 [3] $auto$wreduce.cc:454:run$18382 [1:0] }
      New connections: $auto$wreduce.cc:454:run$18382 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8673:
      Old ports: A=4'0101, B=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$13\ctrl_fsm_ns[3:0], Y=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8673_Y
      New ports: A=2'01, B=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$13\ctrl_fsm_ns[3:0] [3:2], Y=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8673_Y [3:2]
      New connections: $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8673_Y [1:0] = 2'01
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9398:
      Old ports: A=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$4\ctrl_fsm_ns[3:0], B=4'1000, Y=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$5\ctrl_fsm_ns[3:0]
      New ports: A={ 1'0 $flatten\ibex_core.\core.\id_stage_i.\controller_i.$4\ctrl_fsm_ns[3:0] [1] 1'1 }, B=3'100, Y={ $flatten\ibex_core.\core.\id_stage_i.\controller_i.$5\ctrl_fsm_ns[3:0] [3] $flatten\ibex_core.\core.\id_stage_i.\controller_i.$5\ctrl_fsm_ns[3:0] [1:0] }
      New connections: $flatten\ibex_core.\core.\id_stage_i.\controller_i.$5\ctrl_fsm_ns[3:0] [2] = $flatten\ibex_core.\core.\id_stage_i.\controller_i.$5\ctrl_fsm_ns[3:0] [0]
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9575:
      Old ports: A=3'001, B=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$2\debug_cause_o[2:0], Y=\ibex_core.core.cs_registers_i.debug_cause_i
      New ports: A=2'01, B={ $flatten\ibex_core.\core.\id_stage_i.\controller_i.$2\debug_cause_o[2:0] [2] $flatten\ibex_core.\core.\id_stage_i.\controller_i.$2\debug_cause_o[2:0] [0] }, Y={ \ibex_core.core.cs_registers_i.debug_cause_i [2] \ibex_core.core.cs_registers_i.debug_cause_i [0] }
      New connections: \ibex_core.core.cs_registers_i.debug_cause_i [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9773:
      Old ports: A=$auto$wreduce.cc:454:run$18364 [2:0], B=3'101, Y=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$10\mfip_id[3:0] [2:0]
      New ports: A={ $auto$wreduce.cc:454:run$18364 [2] 1'0 }, B=2'11, Y={ $flatten\ibex_core.\core.\id_stage_i.\controller_i.$10\mfip_id[3:0] [2] $flatten\ibex_core.\core.\id_stage_i.\controller_i.$10\mfip_id[3:0] [0] }
      New connections: $flatten\ibex_core.\core.\id_stage_i.\controller_i.$10\mfip_id[3:0] [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9803:
      Old ports: A=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$10\mfip_id[3:0], B=4'0110, Y=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$9\mfip_id[3:0]
      New ports: A=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$10\mfip_id[3:0] [2:0], B=3'110, Y=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$9\mfip_id[3:0] [2:0]
      New connections: $flatten\ibex_core.\core.\id_stage_i.\controller_i.$9\mfip_id[3:0] [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6816:
      Old ports: A=$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$8\alu_op_a_mux_sel_o[1:0], B=2'00, Y=$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$7\alu_op_a_mux_sel_o[1:0]
      New ports: A=$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$8\alu_op_a_mux_sel_o[1:0] [0], B=1'0, Y=$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$7\alu_op_a_mux_sel_o[1:0] [0]
      New connections: $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$7\alu_op_a_mux_sel_o[1:0] [1] = $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$7\alu_op_a_mux_sel_o[1:0] [0]
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6968:
      Old ports: A=$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$12\alu_operator_o[5:0], B=6'100110, Y=$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$11\alu_operator_o[5:0]
      New ports: A={ $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$12\alu_operator_o[5:0] [5] $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$12\alu_operator_o[5:0] [3:0] }, B=5'10110, Y={ $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$11\alu_operator_o[5:0] [5] $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$11\alu_operator_o[5:0] [3:0] }
      New connections: $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$11\alu_operator_o[5:0] [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$6991:
      Old ports: A=$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0], B=6'001001, Y=$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0]
      New ports: A={ $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0] [3] $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$10\alu_operator_o[5:0] [1] 1'0 }, B=3'101, Y={ $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] [3] $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] [1:0] }
      New connections: { $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] [5:4] $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] [2] } = { $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] [1] 1'0 $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] [1] }
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15348:
      Old ports: A={ 4'0000 $auto$wreduce.cc:454:run$18388 [20:0] }, B={ \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [6:2] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [11:7] 3'000 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110011 }, Y=$auto$wreduce.cc:454:run$18387 [24:0]
      New ports: A={ 4'0000 $auto$wreduce.cc:454:run$18388 [4] $auto$wreduce.cc:454:run$18388 [19:15] 4'0000 $auto$wreduce.cc:454:run$18388 [2] 1'1 $auto$wreduce.cc:454:run$18388 [4] $auto$wreduce.cc:454:run$18388 [2] }, B={ \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [6:2] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [11:7] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [11:7] 3'010 }, Y={ $auto$wreduce.cc:454:run$18387 [24:15] $auto$wreduce.cc:454:run$18387 [11:6] $auto$wreduce.cc:454:run$18387 [4] $auto$wreduce.cc:454:run$18387 [2] }
      New connections: { $auto$wreduce.cc:454:run$18387 [14:12] $auto$wreduce.cc:454:run$18387 [5] $auto$wreduce.cc:454:run$18387 [3] $auto$wreduce.cc:454:run$18387 [1:0] } = 7'0001011
    Consolidated identical input bits for $pmux cell $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15518:
      Old ports: A={ 1'0 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [10] 5'00000 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [6:2] 2'01 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'10101 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 7'0010011 }, B={ \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [6:2] 2'01 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'11101 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 7'0010011 $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] }, Y=$flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$5\instr_o[31:0]
      New ports: A={ 1'0 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [10] 5'00000 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [6:2] 2'01 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 12'101010010011 }, B={ \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [12] \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [6:2] 2'01 \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [9:7] 12'111010010011 $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] [31:10] $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$6\instr_o[31:0] [6:0] }, Y={ $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$5\instr_o[31:0] [31:10] $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$5\instr_o[31:0] [6:0] }
      New connections: $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$5\instr_o[31:0] [9:7] = \ibex_core.core.if_stage_i.compressed_decoder_i.instr_i [9:7]
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\load_store_unit_i.$procmux$14908:
      Old ports: A=3'100, B={ 1'0 $auto$wreduce.cc:454:run$18398 [1:0] }, Y=$flatten\ibex_core.\core.\load_store_unit_i.$5\ls_fsm_ns[2:0]
      New ports: A=2'10, B={ 1'0 $auto$wreduce.cc:454:run$18398 [0] }, Y={ $flatten\ibex_core.\core.\load_store_unit_i.$5\ls_fsm_ns[2:0] [2] $flatten\ibex_core.\core.\load_store_unit_i.$5\ls_fsm_ns[2:0] [0] }
      New connections: $flatten\ibex_core.\core.\load_store_unit_i.$5\ls_fsm_ns[2:0] [1] = $flatten\ibex_core.\core.\load_store_unit_i.$5\ls_fsm_ns[2:0] [0]
    Consolidated identical input bits for $pmux cell $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15211:
      Old ports: A=$flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_b_ext[31:0], B={ $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] }, Y=\ibex_core.core.load_store_unit_i.rdata_b_ext
      New ports: A={ $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_b_ext[31:0] [8] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7:0] }, B={ $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_b_ext[31:0] [8] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15:8] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_b_ext[31:0] [8] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23:16] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_b_ext[31:0] [8] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31:24] }, Y=\ibex_core.core.load_store_unit_i.rdata_b_ext [8:0]
      New connections: \ibex_core.core.load_store_unit_i.rdata_b_ext [31:9] = { \ibex_core.core.load_store_unit_i.rdata_b_ext [8] \ibex_core.core.load_store_unit_i.rdata_b_ext [8] \ibex_core.core.load_store_unit_i.rdata_b_ext [8] \ibex_core.core.load_store_unit_i.rdata_b_ext [8] \ibex_core.core.load_store_unit_i.rdata_b_ext [8] \ibex_core.core.load_store_unit_i.rdata_b_ext [8] \ibex_core.core.load_store_unit_i.rdata_b_ext [8] \ibex_core.core.load_store_unit_i.rdata_b_ext [8] \ibex_core.core.load_store_unit_i.rdata_b_ext [8] \ibex_core.core.load_store_unit_i.rdata_b_ext [8] \ibex_core.core.load_store_unit_i.rdata_b_ext [8] \ibex_core.core.load_store_unit_i.rdata_b_ext [8] \ibex_core.core.load_store_unit_i.rdata_b_ext [8] \ibex_core.core.load_store_unit_i.rdata_b_ext [8] \ibex_core.core.load_store_unit_i.rdata_b_ext [8] \ibex_core.core.load_store_unit_i.rdata_b_ext [8] \ibex_core.core.load_store_unit_i.rdata_b_ext [8] \ibex_core.core.load_store_unit_i.rdata_b_ext [8] \ibex_core.core.load_store_unit_i.rdata_b_ext [8] \ibex_core.core.load_store_unit_i.rdata_b_ext [8] \ibex_core.core.load_store_unit_i.rdata_b_ext [8] \ibex_core.core.load_store_unit_i.rdata_b_ext [8] \ibex_core.core.load_store_unit_i.rdata_b_ext [8] }
    Consolidated identical input bits for $pmux cell $flatten\ibex_core.\core.\load_store_unit_i.$procmux$15242:
      Old ports: A=$flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_h_ext[31:0], B={ $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] }, Y=\ibex_core.core.load_store_unit_i.rdata_h_ext
      New ports: A={ $flatten\ibex_core.\core.\load_store_unit_i.$2\rdata_h_ext[31:0] [16] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [15:0] }, B={ $flatten\ibex_core.\core.\load_store_unit_i.$3\rdata_h_ext[31:0] [16] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [23:8] $flatten\ibex_core.\core.\load_store_unit_i.$4\rdata_h_ext[31:0] [16] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [31:16] $flatten\ibex_core.\core.\load_store_unit_i.$5\rdata_h_ext[31:0] [16] \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.in_rdata_i [7:0] \ibex_core.core.load_store_unit_i.rdata_q [23:16] }, Y=\ibex_core.core.load_store_unit_i.rdata_h_ext [16:0]
      New connections: \ibex_core.core.load_store_unit_i.rdata_h_ext [31:17] = { \ibex_core.core.load_store_unit_i.rdata_h_ext [16] \ibex_core.core.load_store_unit_i.rdata_h_ext [16] \ibex_core.core.load_store_unit_i.rdata_h_ext [16] \ibex_core.core.load_store_unit_i.rdata_h_ext [16] \ibex_core.core.load_store_unit_i.rdata_h_ext [16] \ibex_core.core.load_store_unit_i.rdata_h_ext [16] \ibex_core.core.load_store_unit_i.rdata_h_ext [16] \ibex_core.core.load_store_unit_i.rdata_h_ext [16] \ibex_core.core.load_store_unit_i.rdata_h_ext [16] \ibex_core.core.load_store_unit_i.rdata_h_ext [16] \ibex_core.core.load_store_unit_i.rdata_h_ext [16] \ibex_core.core.load_store_unit_i.rdata_h_ext [16] \ibex_core.core.load_store_unit_i.rdata_h_ext [16] \ibex_core.core.load_store_unit_i.rdata_h_ext [16] \ibex_core.core.load_store_unit_i.rdata_h_ext [16] }
  Optimizing cells in module \soc_core.
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\S0.\FR.$ternary$./designs/soc_core/src/QSPI_XIP_CTRL.v:230$4457:
      Old ports: A=$flatten\ahb_sys_0_uut.\S0.\FR.$ternary$./designs/soc_core/src/QSPI_XIP_CTRL.v:231$4456_Y, B=4'0000, Y=$flatten\ahb_sys_0_uut.\S0.\FR.$ternary$./designs/soc_core/src/QSPI_XIP_CTRL.v:230$4457_Y
      New ports: A=$flatten\ahb_sys_0_uut.\S0.\FR.$ternary$./designs/soc_core/src/QSPI_XIP_CTRL.v:231$4456_Y [1:0], B=2'00, Y=$flatten\ahb_sys_0_uut.\S0.\FR.$ternary$./designs/soc_core/src/QSPI_XIP_CTRL.v:230$4457_Y [1:0]
      New connections: $flatten\ahb_sys_0_uut.\S0.\FR.$ternary$./designs/soc_core/src/QSPI_XIP_CTRL.v:230$4457_Y [3:2] = $flatten\ahb_sys_0_uut.\S0.\FR.$ternary$./designs/soc_core/src/QSPI_XIP_CTRL.v:230$4457_Y [1:0]
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:159$577:
      Old ports: A=$flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:160$576_Y, B={ 16'0000000000000000 \ahb_sys_0_uut.S_2.WGPIOPD }, Y=$flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:159$577_Y
      New ports: A=$flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:160$576_Y [16:0], B={ 1'0 \ahb_sys_0_uut.S_2.WGPIOPD }, Y=$flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:159$577_Y [16:0]
      New connections: $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:159$577_Y [31:17] = { $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:159$577_Y [16] $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:159$577_Y [16] 1'0 $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:159$577_Y [16] $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:159$577_Y [16] $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:159$577_Y [16] $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:159$577_Y [16] 1'0 $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:159$577_Y [16] 1'0 $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:159$577_Y [16] 1'0 $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:159$577_Y [16] $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:159$577_Y [16] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363:
      Old ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [31:0], B={ 27'000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S0.IMASK }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [31:0]
      New ports: A={ $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [7:0] }, B={ 4'0000 \ahb_sys_0_uut.apb_sys_inst_0.S0.IMASK }, Y={ $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [7:0] }
      New connections: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [31:10] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [8] } = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363:
      Old ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [31:0], B={ 27'000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S1.IMASK }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [31:0]
      New ports: A={ $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:140$1362_Y [7:0] }, B={ 4'0000 \ahb_sys_0_uut.apb_sys_inst_0.S1.IMASK }, Y={ $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [7:0] }
      New connections: { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [31:10] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [8] } = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775:
      Old ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y, B={ 31'0000000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S_10.TMROVCLR }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y
      New ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1:0], B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S_10.TMROVCLR }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [31:2] = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775:
      Old ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y, B={ 31'0000000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S_11.TMROVCLR }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y
      New ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1:0], B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S_11.TMROVCLR }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [31:2] = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102:
      Old ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y, B={ 31'0000000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S_12.WDOVCLR }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y
      New ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1:0], B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S_12.WDOVCLR }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [31:2] = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102:
      Old ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y, B={ 31'0000000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S_13.WDOVCLR }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y
      New ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:120$3101_Y [1:0], B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S_13.WDOVCLR }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [31:2] = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775:
      Old ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y, B={ 31'0000000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S_8.TMROVCLR }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y
      New ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1:0], B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S_8.TMROVCLR }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [31:2] = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775:
      Old ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y, B={ 31'0000000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S_9.TMROVCLR }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y
      New ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:138$1774_Y [1:0], B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S_9.TMROVCLR }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [31:2] = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$12574:
      Old ports: A=$flatten\ibex_core.\core.\cs_registers_i.$3\mepc_d[31:0], B={ \ibex_core.core.cs_registers_i.csr_wdata_int [31:1] 1'0 }, Y=$flatten\ibex_core.\core.\cs_registers_i.$2\mepc_d[31:0]
      New ports: A=$flatten\ibex_core.\core.\cs_registers_i.$3\mepc_d[31:0] [31:1], B=\ibex_core.core.cs_registers_i.csr_wdata_int [31:1], Y=$flatten\ibex_core.\core.\cs_registers_i.$2\mepc_d[31:0] [31:1]
      New connections: $flatten\ibex_core.\core.\cs_registers_i.$2\mepc_d[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$12619:
      Old ports: A={ \ibex_core.core.cs_registers_i.csr_wdata_int [31:1] 1'0 }, B=$flatten\ibex_core.\core.\cs_registers_i.$2\depc_d[31:0], Y=\ibex_core.core.cs_registers_i.u_depc_csr.wr_data_i
      New ports: A=\ibex_core.core.cs_registers_i.csr_wdata_int [31:1], B=$flatten\ibex_core.\core.\cs_registers_i.$2\depc_d[31:0] [31:1], Y=\ibex_core.core.cs_registers_i.u_depc_csr.wr_data_i [31:1]
      New connections: \ibex_core.core.cs_registers_i.u_depc_csr.wr_data_i [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8396:
      Old ports: A=$auto$wreduce.cc:454:run$18370 [2:0], B=3'101, Y=$auto$wreduce.cc:454:run$18369 [2:0]
      New ports: A=$auto$wreduce.cc:454:run$18370 [1:0], B=2'01, Y=$auto$wreduce.cc:454:run$18369 [1:0]
      New connections: $auto$wreduce.cc:454:run$18369 [2] = $auto$wreduce.cc:454:run$18369 [0]
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8658:
      Old ports: A={ 1'0 $auto$wreduce.cc:454:run$18381 [1:0] }, B={ 1'1 $auto$wreduce.cc:454:run$18383 [0] $auto$wreduce.cc:454:run$18383 [0] }, Y={ $auto$wreduce.cc:454:run$18382 [3] $auto$wreduce.cc:454:run$18382 [1:0] }
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$18381 [0] }, B={ 1'1 $auto$wreduce.cc:454:run$18383 [0] }, Y={ $auto$wreduce.cc:454:run$18382 [3] $auto$wreduce.cc:454:run$18382 [0] }
      New connections: $auto$wreduce.cc:454:run$18382 [1] = $auto$wreduce.cc:454:run$18382 [0]
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8660:
      Old ports: A=$auto$wreduce.cc:454:run$18382 [3:0], B=4'0010, Y=$auto$wreduce.cc:454:run$18377 [3:0]
      New ports: A={ $auto$wreduce.cc:454:run$18382 [3] $auto$wreduce.cc:454:run$18382 [1:0] }, B=3'010, Y={ $auto$wreduce.cc:454:run$18377 [3] $auto$wreduce.cc:454:run$18377 [1:0] }
      New connections: $auto$wreduce.cc:454:run$18377 [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8675:
      Old ports: A=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8673_Y, B=4'0101, Y=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8675_Y
      New ports: A=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8673_Y [3:2], B=2'01, Y=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8675_Y [3:2]
      New connections: $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8675_Y [1:0] = 2'01
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$9830:
      Old ports: A=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$9\mfip_id[3:0], B=4'0111, Y=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$8\mfip_id[3:0]
      New ports: A=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$9\mfip_id[3:0] [2:0], B=3'111, Y=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$8\mfip_id[3:0] [2:0]
      New connections: $flatten\ibex_core.\core.\id_stage_i.\controller_i.$8\mfip_id[3:0] [3] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$procmux$7018:
      Old ports: A=6'000000, B={ 36'100101100110000010000011000100001010 $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] }, Y=$flatten\ibex_core.\core.\id_stage_i.\decoder_i.$6\alu_operator_o[5:0]
      New ports: A=5'00000, B={ 30'101011011000010000110010001010 $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] [1] $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] [3] $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] [1] $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$8\alu_operator_o[5:0] [1:0] }, Y={ $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$6\alu_operator_o[5:0] [5] $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$6\alu_operator_o[5:0] [3:0] }
      New connections: $flatten\ibex_core.\core.\id_stage_i.\decoder_i.$6\alu_operator_o[5:0] [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\if_stage_i.\compressed_decoder_i.$procmux$15413:
      Old ports: A=$auto$wreduce.cc:454:run$18390 [24:0], B=$auto$wreduce.cc:454:run$18387 [24:0], Y=$auto$wreduce.cc:454:run$18389 [24:0]
      New ports: A={ $auto$wreduce.cc:454:run$18390 [24:15] $auto$wreduce.cc:454:run$18390 [11:7] $auto$wreduce.cc:454:run$18390 [2] $auto$wreduce.cc:454:run$18390 [4] $auto$wreduce.cc:454:run$18390 [2] }, B={ $auto$wreduce.cc:454:run$18387 [24:15] $auto$wreduce.cc:454:run$18387 [11:6] $auto$wreduce.cc:454:run$18387 [4] $auto$wreduce.cc:454:run$18387 [2] }, Y={ $auto$wreduce.cc:454:run$18389 [24:15] $auto$wreduce.cc:454:run$18389 [11:6] $auto$wreduce.cc:454:run$18389 [4] $auto$wreduce.cc:454:run$18389 [2] }
      New connections: { $auto$wreduce.cc:454:run$18389 [14:12] $auto$wreduce.cc:454:run$18389 [5] $auto$wreduce.cc:454:run$18389 [3] $auto$wreduce.cc:454:run$18389 [1:0] } = 7'0001011
  Optimizing cells in module \soc_core.
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:158$578:
      Old ports: A=$flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:159$577_Y, B={ 16'0000000000000000 \ahb_sys_0_uut.S_2.WGPIOPU }, Y=$flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:158$578_Y
      New ports: A=$flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:159$577_Y [16:0], B={ 1'0 \ahb_sys_0_uut.S_2.WGPIOPU }, Y=$flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:158$578_Y [16:0]
      New connections: $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:158$578_Y [31:17] = { $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:158$578_Y [16] $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:158$578_Y [16] 1'0 $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:158$578_Y [16] $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:158$578_Y [16] $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:158$578_Y [16] $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:158$578_Y [16] 1'0 $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:158$578_Y [16] 1'0 $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:158$578_Y [16] 1'0 $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:158$578_Y [16] $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:158$578_Y [16] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:138$1364:
      Old ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [31:0], B={ 16'0000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S0.PRESCALE }, Y=$auto$wreduce.cc:454:run$18334 [31:0]
      New ports: A={ $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [7:0] }, B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S0.PRESCALE }, Y=$auto$wreduce.cc:454:run$18334 [16:0]
      New connections: $auto$wreduce.cc:454:run$18334 [31:17] = { $auto$wreduce.cc:454:run$18334 [16] $auto$wreduce.cc:454:run$18334 [16] 1'0 $auto$wreduce.cc:454:run$18334 [16] $auto$wreduce.cc:454:run$18334 [16] $auto$wreduce.cc:454:run$18334 [16] $auto$wreduce.cc:454:run$18334 [16] 1'0 $auto$wreduce.cc:454:run$18334 [16] 1'0 $auto$wreduce.cc:454:run$18334 [16] 1'0 $auto$wreduce.cc:454:run$18334 [16] $auto$wreduce.cc:454:run$18334 [16] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:138$1364:
      Old ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [31:0], B={ 16'0000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S1.PRESCALE }, Y=$auto$wreduce.cc:454:run$18339 [31:0]
      New ports: A={ $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [9] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:139$1363_Y [7:0] }, B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S1.PRESCALE }, Y=$auto$wreduce.cc:454:run$18339 [16:0]
      New connections: $auto$wreduce.cc:454:run$18339 [31:17] = { $auto$wreduce.cc:454:run$18339 [16] $auto$wreduce.cc:454:run$18339 [16] 1'0 $auto$wreduce.cc:454:run$18339 [16] $auto$wreduce.cc:454:run$18339 [16] $auto$wreduce.cc:454:run$18339 [16] $auto$wreduce.cc:454:run$18339 [16] 1'0 $auto$wreduce.cc:454:run$18339 [16] 1'0 $auto$wreduce.cc:454:run$18339 [16] 1'0 $auto$wreduce.cc:454:run$18339 [16] $auto$wreduce.cc:454:run$18339 [16] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776:
      Old ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y, B={ 31'0000000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S10.TMROV }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y
      New ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1:0], B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S10.TMROV }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [31:2] = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_10.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776:
      Old ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y, B={ 31'0000000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S11.TMROV }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y
      New ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1:0], B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S11.TMROV }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [31:2] = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_11.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103:
      Old ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y, B={ 31'0000000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S12.WDOV }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y
      New ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1:0], B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S12.WDOV }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [31:2] = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_12.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103:
      Old ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y, B={ 31'0000000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S13.WDOV }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y
      New ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:119$3102_Y [1:0], B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S13.WDOV }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [31:2] = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_13.$ternary$./designs/soc_core/src/APB_WDT32.v:118$3103_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776:
      Old ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y, B={ 31'0000000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S8.TMROV }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y
      New ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1:0], B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S8.TMROV }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [31:2] = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_8.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776:
      Old ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y, B={ 31'0000000000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S9.TMROV }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y
      New ports: A=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:137$1775_Y [1:0], B={ 1'0 \ahb_sys_0_uut.apb_sys_inst_0.S9.TMROV }, Y=$flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1:0]
      New connections: $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [31:2] = { $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] 1'0 $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S_9.$ternary$./designs/soc_core/src/APB_TIMER32.v:136$1776_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8474:
      Old ports: A=$auto$wreduce.cc:454:run$18369 [2:0], B=3'101, Y=$auto$wreduce.cc:454:run$18367 [2:0]
      New ports: A=$auto$wreduce.cc:454:run$18369 [1:0], B=2'01, Y=$auto$wreduce.cc:454:run$18367 [1:0]
      New connections: $auto$wreduce.cc:454:run$18367 [2] = $auto$wreduce.cc:454:run$18367 [0]
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8677:
      Old ports: A=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8675_Y, B=4'0101, Y=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$12\ctrl_fsm_ns[3:0]
      New ports: A=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8675_Y [3:2], B=2'01, Y=$flatten\ibex_core.\core.\id_stage_i.\controller_i.$12\ctrl_fsm_ns[3:0] [3:2]
      New connections: $flatten\ibex_core.\core.\id_stage_i.\controller_i.$12\ctrl_fsm_ns[3:0] [1:0] = 2'01
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\id_stage_i.\controller_i.$procmux$8808:
      Old ports: A=4'0000, B=$auto$wreduce.cc:454:run$18377 [3:0], Y=$auto$wreduce.cc:454:run$18376 [3:0]
      New ports: A=3'000, B={ $auto$wreduce.cc:454:run$18377 [3] $auto$wreduce.cc:454:run$18377 [1:0] }, Y={ $auto$wreduce.cc:454:run$18376 [3] $auto$wreduce.cc:454:run$18376 [1:0] }
      New connections: $auto$wreduce.cc:454:run$18376 [2] = 1'0
  Optimizing cells in module \soc_core.
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:157$579:
      Old ports: A=$flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:158$578_Y, B={ 16'0000000000000000 \ahb_sys_0_uut.S_2.WGPIODOUT }, Y=$flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:157$579_Y
      New ports: A=$flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:158$578_Y [16:0], B={ 1'0 \ahb_sys_0_uut.S_2.WGPIODOUT }, Y=$flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:157$579_Y [16:0]
      New connections: $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:157$579_Y [31:17] = { $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:157$579_Y [16] $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:157$579_Y [16] 1'0 $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:157$579_Y [16] $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:157$579_Y [16] $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:157$579_Y [16] $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:157$579_Y [16] 1'0 $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:157$579_Y [16] 1'0 $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:157$579_Y [16] 1'0 $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:157$579_Y [16] $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:157$579_Y [16] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:137$1365:
      Old ports: A=$auto$wreduce.cc:454:run$18334 [31:0], B={ 26'00000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S0.rx_more_threshold \ahb_sys_0_uut.apb_sys_inst_0.S0.tx_less_threshold \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.empty_reg \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.full_reg \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.empty_reg \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.full_reg }, Y=$auto$wreduce.cc:454:run$18333 [31:0]
      New ports: A=$auto$wreduce.cc:454:run$18334 [16:0], B={ 11'00000000000 \ahb_sys_0_uut.apb_sys_inst_0.S0.rx_more_threshold \ahb_sys_0_uut.apb_sys_inst_0.S0.tx_less_threshold \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.empty_reg \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.full_reg \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.empty_reg \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.full_reg }, Y=$auto$wreduce.cc:454:run$18333 [16:0]
      New connections: $auto$wreduce.cc:454:run$18333 [31:17] = { $auto$wreduce.cc:454:run$18333 [16] $auto$wreduce.cc:454:run$18333 [16] 1'0 $auto$wreduce.cc:454:run$18333 [16] $auto$wreduce.cc:454:run$18333 [16] $auto$wreduce.cc:454:run$18333 [16] $auto$wreduce.cc:454:run$18333 [16] 1'0 $auto$wreduce.cc:454:run$18333 [16] 1'0 $auto$wreduce.cc:454:run$18333 [16] 1'0 $auto$wreduce.cc:454:run$18333 [16] $auto$wreduce.cc:454:run$18333 [16] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:137$1365:
      Old ports: A=$auto$wreduce.cc:454:run$18339 [31:0], B={ 26'00000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S1.rx_more_threshold \ahb_sys_0_uut.apb_sys_inst_0.S1.tx_less_threshold \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.empty_reg \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.full_reg \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.empty_reg \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.full_reg }, Y=$auto$wreduce.cc:454:run$18338 [31:0]
      New ports: A=$auto$wreduce.cc:454:run$18339 [16:0], B={ 11'00000000000 \ahb_sys_0_uut.apb_sys_inst_0.S1.rx_more_threshold \ahb_sys_0_uut.apb_sys_inst_0.S1.tx_less_threshold \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.empty_reg \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.full_reg \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.empty_reg \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.full_reg }, Y=$auto$wreduce.cc:454:run$18338 [16:0]
      New connections: $auto$wreduce.cc:454:run$18338 [31:17] = { $auto$wreduce.cc:454:run$18338 [16] $auto$wreduce.cc:454:run$18338 [16] 1'0 $auto$wreduce.cc:454:run$18338 [16] $auto$wreduce.cc:454:run$18338 [16] $auto$wreduce.cc:454:run$18338 [16] $auto$wreduce.cc:454:run$18338 [16] 1'0 $auto$wreduce.cc:454:run$18338 [16] 1'0 $auto$wreduce.cc:454:run$18338 [16] 1'0 $auto$wreduce.cc:454:run$18338 [16] $auto$wreduce.cc:454:run$18338 [16] 1'0 }
  Optimizing cells in module \soc_core.
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:156$580:
      Old ports: A=$flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:157$579_Y, B={ 16'0000000000000000 \GPIOIN_Sys0_S2 }, Y=\ahb_sys_0_uut.AHB.HRDATA_S2
      New ports: A=$flatten\ahb_sys_0_uut.\S_2.$ternary$./designs/soc_core/src/AHBlite_GPIO.v:157$579_Y [16:0], B={ 1'0 \GPIOIN_Sys0_S2 }, Y=\ahb_sys_0_uut.AHB.HRDATA_S2 [16:0]
      New connections: \ahb_sys_0_uut.AHB.HRDATA_S2 [31:17] = { \ahb_sys_0_uut.AHB.HRDATA_S2 [16] \ahb_sys_0_uut.AHB.HRDATA_S2 [16] 1'0 \ahb_sys_0_uut.AHB.HRDATA_S2 [16] \ahb_sys_0_uut.AHB.HRDATA_S2 [16] \ahb_sys_0_uut.AHB.HRDATA_S2 [16] \ahb_sys_0_uut.AHB.HRDATA_S2 [16] 1'0 \ahb_sys_0_uut.AHB.HRDATA_S2 [16] 1'0 \ahb_sys_0_uut.AHB.HRDATA_S2 [16] 1'0 \ahb_sys_0_uut.AHB.HRDATA_S2 [16] \ahb_sys_0_uut.AHB.HRDATA_S2 [16] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.$ternary$./designs/soc_core/src/APB_UART.v:136$1366:
      Old ports: A=$auto$wreduce.cc:454:run$18333 [31:0], B={ 24'000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S0.uart_rdata }, Y=\ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S0
      New ports: A=$auto$wreduce.cc:454:run$18333 [16:0], B={ 9'000000000 \ahb_sys_0_uut.apb_sys_inst_0.S0.uart_rdata }, Y=\ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S0 [16:0]
      New connections: \ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S0 [31:17] = { \ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S0 [16] \ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S0 [16] 1'0 \ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S0 [16] \ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S0 [16] \ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S0 [16] \ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S0 [16] 1'0 \ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S0 [16] 1'0 \ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S0 [16] 1'0 \ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S0 [16] \ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S0 [16] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.$ternary$./designs/soc_core/src/APB_UART.v:136$1366:
      Old ports: A=$auto$wreduce.cc:454:run$18338 [31:0], B={ 24'000000000000000000000000 \ahb_sys_0_uut.apb_sys_inst_0.S1.uart_rdata }, Y=\ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S1
      New ports: A=$auto$wreduce.cc:454:run$18338 [16:0], B={ 9'000000000 \ahb_sys_0_uut.apb_sys_inst_0.S1.uart_rdata }, Y=\ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S1 [16:0]
      New connections: \ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S1 [31:17] = { \ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S1 [16] \ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S1 [16] 1'0 \ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S1 [16] \ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S1 [16] \ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S1 [16] \ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S1 [16] 1'0 \ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S1 [16] 1'0 \ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S1 [16] 1'0 \ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S1 [16] \ahb_sys_0_uut.apb_sys_inst_0.apbBus.PRDATA_S1 [16] 1'0 }
  Optimizing cells in module \soc_core.
Performed a total of 145 changes.

65.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

65.20.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_RX.$procmux$11387 in front of them:
        $auto$alumacc.cc:485:replace_alu$18603
        $auto$alumacc.cc:485:replace_alu$18606

    Found cells that share an operand and can be merged by moving the $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S0.\uFIFO_TX.$procmux$11387 in front of them:
        $auto$alumacc.cc:485:replace_alu$18615
        $auto$alumacc.cc:485:replace_alu$18618

    Found cells that share an operand and can be merged by moving the $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_RX.$procmux$11387 in front of them:
        $auto$alumacc.cc:485:replace_alu$18645
        $auto$alumacc.cc:485:replace_alu$18648

    Found cells that share an operand and can be merged by moving the $mux $flatten\ahb_sys_0_uut.\apb_sys_inst_0.\S1.\uFIFO_TX.$procmux$11387 in front of them:
        $auto$alumacc.cc:485:replace_alu$18657
        $auto$alumacc.cc:485:replace_alu$18660

65.20.7. Executing OPT_DFF pass (perform DFF optimizations).
Handling const CLK on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core (removing D path).
Setting constant 0-bit at position 0 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 1 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 2 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 3 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 4 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 5 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 6 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 7 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 8 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 9 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 10 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 11 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 12 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 13 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 14 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 15 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 16 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 17 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 18 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 19 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 20 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 21 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 22 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 23 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 24 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 25 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 26 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 27 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 28 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 29 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 30 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 31 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 32 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 33 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 34 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 35 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 36 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 37 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 38 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 39 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 40 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 41 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 42 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 43 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 44 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 45 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 46 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 47 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 48 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 49 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 50 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 51 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 52 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 53 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 54 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 55 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 56 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 57 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 58 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 59 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 60 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 61 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 62 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 63 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 64 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 65 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 66 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 67 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 68 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 69 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 70 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 71 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 72 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 73 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 74 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 75 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 76 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 77 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 78 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 79 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 80 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 81 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 82 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 83 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 84 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 85 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 86 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 87 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 88 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 89 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 90 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 91 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 92 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 93 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 94 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 95 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 96 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 97 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 98 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 99 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 100 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 101 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 102 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 103 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 104 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 105 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 106 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 107 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 108 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 109 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 110 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 111 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 112 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 113 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 114 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 115 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 116 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 117 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 118 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 119 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 120 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 121 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 122 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 123 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 124 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 125 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 126 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 127 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 128 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 129 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 130 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 131 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 132 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 133 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 134 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 135 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 136 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 137 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 138 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 139 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 140 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 141 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 142 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 143 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 144 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 145 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 146 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 147 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 148 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 149 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 150 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 151 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 152 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 153 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 154 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 155 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 156 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 157 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 158 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 159 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 160 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 161 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 162 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 163 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 164 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 165 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 166 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 167 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 168 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 169 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 170 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 171 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 172 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 173 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 174 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 175 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 176 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 177 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 178 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 179 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 180 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 181 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 182 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 183 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 184 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 185 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 186 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 187 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 188 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 189 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 190 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 191 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 192 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 193 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 194 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 195 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 196 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 197 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 198 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 199 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 200 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 201 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 202 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 203 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 204 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 205 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 206 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 207 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 208 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 209 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 210 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 211 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 212 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 213 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 214 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 215 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 216 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 217 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 218 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 219 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 220 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 221 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 222 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 223 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 224 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 225 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 226 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 227 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 228 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 229 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 230 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 231 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 232 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 233 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 234 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 235 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 236 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 237 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 238 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 239 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 240 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 241 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 242 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 243 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 244 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 245 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 246 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 247 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 248 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 249 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 250 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 251 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 252 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 253 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 254 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Setting constant 0-bit at position 255 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[0]$20690 ($dff) from module soc_core.
Handling const CLK on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core (removing D path).
Setting constant 0-bit at position 0 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 1 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 2 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 3 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 4 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 5 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 6 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 7 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 8 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 9 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 10 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 11 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 12 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 13 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 14 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 15 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 16 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 17 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 18 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 19 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 20 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 21 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 22 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 23 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 24 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 25 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 26 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 27 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 28 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 29 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 30 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 31 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 32 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 33 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 34 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 35 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 36 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 37 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 38 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 39 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 40 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 41 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 42 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 43 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 44 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 45 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 46 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 47 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 48 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 49 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 50 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 51 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 52 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 53 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 54 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 55 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 56 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 57 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 58 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 59 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 60 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 61 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 62 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 63 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 64 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 65 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 66 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 67 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 68 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 69 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 70 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 71 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 72 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 73 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 74 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 75 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 76 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 77 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 78 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 79 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 80 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 81 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 82 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 83 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 84 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 85 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 86 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 87 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 88 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 89 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 90 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 91 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 92 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 93 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 94 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 95 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 96 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 97 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 98 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 99 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 100 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 101 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 102 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 103 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 104 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 105 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 106 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 107 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 108 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 109 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 110 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 111 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 112 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 113 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 114 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 115 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 116 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 117 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 118 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 119 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 120 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 121 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 122 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 123 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 124 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 125 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 126 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 127 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 128 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 129 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 130 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 131 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 132 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 133 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 134 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 135 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 136 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 137 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 138 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 139 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 140 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 141 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 142 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 143 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 144 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 145 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 146 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 147 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 148 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 149 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 150 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 151 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 152 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 153 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 154 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 155 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 156 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 157 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 158 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 159 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 160 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 161 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 162 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 163 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 164 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 165 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 166 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 167 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 168 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 169 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 170 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 171 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 172 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 173 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 174 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 175 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 176 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 177 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 178 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 179 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 180 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 181 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 182 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 183 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 184 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 185 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 186 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 187 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 188 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 189 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 190 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 191 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 192 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 193 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 194 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 195 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 196 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 197 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 198 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 199 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 200 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 201 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 202 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 203 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 204 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 205 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 206 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 207 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 208 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 209 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 210 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 211 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 212 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 213 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 214 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 215 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 216 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 217 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 218 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 219 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 220 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 221 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 222 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 223 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 224 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 225 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 226 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 227 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 228 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 229 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 230 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 231 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 232 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 233 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 234 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 235 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 236 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 237 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 238 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 239 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 240 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 241 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 242 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 243 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 244 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 245 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 246 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 247 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 248 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 249 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 250 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 251 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 252 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 253 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 254 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.
Setting constant 0-bit at position 255 on $memory\ibex_core.core.cs_registers_i.pmp_addr_rdata[1]$20692 ($dff) from module soc_core.

65.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..
Removed 0 unused cells and 392 unused wires.
<suppressed ~1 debug messages>

65.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.
<suppressed ~92 debug messages>

65.20.10. Rerunning OPT passes. (Maybe there is more to do..)

65.20.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~430 debug messages>

65.20.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc_core.
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:241:merge_operators$20704:
      Old ports: A=4'1111, B=4'0001, Y=$auto$rtlil.cc:2443:Mux$20705
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:2443:Mux$20705 [1]
      New connections: { $auto$rtlil.cc:2443:Mux$20705 [3:2] $auto$rtlil.cc:2443:Mux$20705 [0] } = { $auto$rtlil.cc:2443:Mux$20705 [1] $auto$rtlil.cc:2443:Mux$20705 [1] 1'1 }
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:241:merge_operators$20711:
      Old ports: A=4'1111, B=4'0001, Y=$auto$rtlil.cc:2443:Mux$20712
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:2443:Mux$20712 [1]
      New connections: { $auto$rtlil.cc:2443:Mux$20712 [3:2] $auto$rtlil.cc:2443:Mux$20712 [0] } = { $auto$rtlil.cc:2443:Mux$20712 [1] $auto$rtlil.cc:2443:Mux$20712 [1] 1'1 }
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:241:merge_operators$20718:
      Old ports: A=4'1111, B=4'0001, Y=$auto$rtlil.cc:2443:Mux$20719
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:2443:Mux$20719 [1]
      New connections: { $auto$rtlil.cc:2443:Mux$20719 [3:2] $auto$rtlil.cc:2443:Mux$20719 [0] } = { $auto$rtlil.cc:2443:Mux$20719 [1] $auto$rtlil.cc:2443:Mux$20719 [1] 1'1 }
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:241:merge_operators$20725:
      Old ports: A=4'1111, B=4'0001, Y=$auto$rtlil.cc:2443:Mux$20726
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:2443:Mux$20726 [1]
      New connections: { $auto$rtlil.cc:2443:Mux$20726 [3:2] $auto$rtlil.cc:2443:Mux$20726 [0] } = { $auto$rtlil.cc:2443:Mux$20726 [1] $auto$rtlil.cc:2443:Mux$20726 [1] 1'1 }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13551: { $flatten\ibex_core.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mcause_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13595: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$13628_CMP $flatten\ibex_core.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13639: { $flatten\ibex_core.\core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mie_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13668_CMP $flatten\ibex_core.\core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13678: { $flatten\ibex_core.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mcause_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13723: { $flatten\ibex_core.\core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch1_en[0:0] $auto$opt_reduce.cc:134:opt_mux$16172 $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13761: { $flatten\ibex_core.\core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mie_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mcause_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13809: { $flatten\ibex_core.\core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mie_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13899: { $flatten\ibex_core.\core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mie_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13668_CMP $flatten\ibex_core.\core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13983: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$13628_CMP $flatten\ibex_core.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mcause_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13554_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$14029: { $flatten\ibex_core.\core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mie_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13668_CMP $flatten\ibex_core.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$14075: { $flatten\ibex_core.\core.\cs_registers_i.$2\mie_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13668_CMP $auto$opt_reduce.cc:134:opt_mux$18307 $flatten\ibex_core.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$14121: { $flatten\ibex_core.\core.\cs_registers_i.$2\mie_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$14166: { $flatten\ibex_core.\core.\cs_registers_i.$procmux$13628_CMP $flatten\ibex_core.\core.\cs_registers_i.$2\mie_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13668_CMP $flatten\ibex_core.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$14258: { $flatten\ibex_core.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13355_CMP $flatten\ibex_core.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
  Optimizing cells in module \soc_core.
Performed a total of 18 changes.

65.20.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

65.20.14. Executing OPT_SHARE pass.

65.20.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[9]$20503 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[9]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[8]$20501 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[8]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[7]$20499 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[7]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[6]$20497 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[6]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[5]$20495 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[5]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[4]$20493 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[4]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[3]$20491 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[3]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[2]$20489 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[2]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[1]$20487 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[1]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[15]$20515 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[15]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[14]$20513 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[14]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[13]$20511 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[13]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[12]$20509 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[12]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[11]$20507 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[11]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[10]$20505 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[10]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[0]$20485 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_TX.array_reg[0]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[9]$20298 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[9]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[8]$20296 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[8]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[7]$20294 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[7]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[6]$20292 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[6]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[5]$20290 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[5]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[4]$20288 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[4]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[3]$20286 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[3]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[2]$20284 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[2]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[1]$20282 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[1]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[15]$20310 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[15]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[14]$20308 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[14]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[13]$20306 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[13]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[12]$20304 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[12]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[11]$20302 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[11]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[10]$20300 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[10]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[0]$20280 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S1.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S1.uFIFO_RX.array_reg[0]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[9]$20093 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[9]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[8]$20091 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[8]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[7]$20089 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[7]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[6]$20087 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[6]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[5]$20085 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[5]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[4]$20083 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[4]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[3]$20081 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[3]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[2]$20079 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[2]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[1]$20077 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[1]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[15]$20105 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[15]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[14]$20103 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[14]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[13]$20101 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[13]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[12]$20099 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[12]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[11]$20097 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[11]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[10]$20095 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[10]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[0]$20075 ($dff) from module soc_core (D = \ahb_sys_0_uut.S1.HWDATA [7:0], Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_TX.array_reg[0]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[9]$19888 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[9]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[8]$19886 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[8]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[7]$19884 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[7]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[6]$19882 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[6]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[5]$19880 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[5]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[4]$19878 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[4]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[3]$19876 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[3]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[2]$19874 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[2]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[1]$19872 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[1]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[15]$19900 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[15]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[14]$19898 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[14]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[13]$19896 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[13]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[12]$19894 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[12]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[11]$19892 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[11]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[10]$19890 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[10]).
Adding EN signal on $memory\ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[0]$19870 ($dff) from module soc_core (D = \ahb_sys_0_uut.apb_sys_inst_0.S0.uUART_RX.data_reg, Q = \ahb_sys_0_uut.apb_sys_inst_0.S0.uFIFO_RX.array_reg[0]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.FR.data[9]$19680 ($dff) from module soc_core (D = { $flatten\ahb_sys_0_uut.\S0.\FR.$0$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_DATA[7:0]$4426 [7:4] \fdi_Sys0_S0 }, Q = \ahb_sys_0_uut.S0.FR.data[9]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.FR.data[8]$19678 ($dff) from module soc_core (D = { $flatten\ahb_sys_0_uut.\S0.\FR.$0$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_DATA[7:0]$4426 [7:4] \fdi_Sys0_S0 }, Q = \ahb_sys_0_uut.S0.FR.data[8]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.FR.data[7]$19676 ($dff) from module soc_core (D = { $flatten\ahb_sys_0_uut.\S0.\FR.$0$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_DATA[7:0]$4426 [7:4] \fdi_Sys0_S0 }, Q = \ahb_sys_0_uut.S0.FR.data[7]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.FR.data[6]$19674 ($dff) from module soc_core (D = { $flatten\ahb_sys_0_uut.\S0.\FR.$0$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_DATA[7:0]$4426 [7:4] \fdi_Sys0_S0 }, Q = \ahb_sys_0_uut.S0.FR.data[6]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.FR.data[5]$19672 ($dff) from module soc_core (D = { $flatten\ahb_sys_0_uut.\S0.\FR.$0$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_DATA[7:0]$4426 [7:4] \fdi_Sys0_S0 }, Q = \ahb_sys_0_uut.S0.FR.data[5]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.FR.data[4]$19670 ($dff) from module soc_core (D = { $flatten\ahb_sys_0_uut.\S0.\FR.$0$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_DATA[7:0]$4426 [7:4] \fdi_Sys0_S0 }, Q = \ahb_sys_0_uut.S0.FR.data[4]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.FR.data[3]$19668 ($dff) from module soc_core (D = { $flatten\ahb_sys_0_uut.\S0.\FR.$0$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_DATA[7:0]$4426 [7:4] \fdi_Sys0_S0 }, Q = \ahb_sys_0_uut.S0.FR.data[3]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.FR.data[2]$19666 ($dff) from module soc_core (D = { $flatten\ahb_sys_0_uut.\S0.\FR.$0$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_DATA[7:0]$4426 [7:4] \fdi_Sys0_S0 }, Q = \ahb_sys_0_uut.S0.FR.data[2]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.FR.data[1]$19664 ($dff) from module soc_core (D = { $flatten\ahb_sys_0_uut.\S0.\FR.$0$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_DATA[7:0]$4426 [7:4] \fdi_Sys0_S0 }, Q = \ahb_sys_0_uut.S0.FR.data[1]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.FR.data[15]$19692 ($dff) from module soc_core (D = { $flatten\ahb_sys_0_uut.\S0.\FR.$0$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_DATA[7:0]$4426 [7:4] \fdi_Sys0_S0 }, Q = \ahb_sys_0_uut.S0.FR.data[15]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.FR.data[14]$19690 ($dff) from module soc_core (D = { $flatten\ahb_sys_0_uut.\S0.\FR.$0$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_DATA[7:0]$4426 [7:4] \fdi_Sys0_S0 }, Q = \ahb_sys_0_uut.S0.FR.data[14]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.FR.data[13]$19688 ($dff) from module soc_core (D = { $flatten\ahb_sys_0_uut.\S0.\FR.$0$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_DATA[7:0]$4426 [7:4] \fdi_Sys0_S0 }, Q = \ahb_sys_0_uut.S0.FR.data[13]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.FR.data[12]$19686 ($dff) from module soc_core (D = { $flatten\ahb_sys_0_uut.\S0.\FR.$0$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_DATA[7:0]$4426 [7:4] \fdi_Sys0_S0 }, Q = \ahb_sys_0_uut.S0.FR.data[12]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.FR.data[11]$19684 ($dff) from module soc_core (D = { $flatten\ahb_sys_0_uut.\S0.\FR.$0$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_DATA[7:0]$4426 [7:4] \fdi_Sys0_S0 }, Q = \ahb_sys_0_uut.S0.FR.data[11]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.FR.data[10]$19682 ($dff) from module soc_core (D = { $flatten\ahb_sys_0_uut.\S0.\FR.$0$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_DATA[7:0]$4426 [7:4] \fdi_Sys0_S0 }, Q = \ahb_sys_0_uut.S0.FR.data[10]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.FR.data[0]$19662 ($dff) from module soc_core (D = { $flatten\ahb_sys_0_uut.\S0.\FR.$0$memwr$\data$./designs/soc_core/src/QSPI_XIP_CTRL.v:220$4395_DATA[7:0]$4426 [7:4] \fdi_Sys0_S0 }, Q = \ahb_sys_0_uut.S0.FR.data[0]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[9]$19395 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[9]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[8]$19393 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[8]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[7]$19391 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[7]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[6]$19389 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[6]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[5]$19387 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[5]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[4]$19385 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[4]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[3]$19383 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[3]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[31]$19439 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[31]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[30]$19437 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[30]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[2]$19381 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[2]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[29]$19435 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[29]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[28]$19433 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[28]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[27]$19431 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[27]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[26]$19429 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[26]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[25]$19427 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[25]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[24]$19425 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[24]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[23]$19423 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[23]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[22]$19421 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[22]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[21]$19419 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[21]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[20]$19417 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[20]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[1]$19379 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[1]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[19]$19415 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[19]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[18]$19413 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[18]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[17]$19411 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[17]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[16]$19409 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[16]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[15]$19407 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[15]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[14]$19405 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[14]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[13]$19403 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[13]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[12]$19401 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[12]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[11]$19399 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[11]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[10]$19397 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[10]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.TAGS[0]$19377 ($dff) from module soc_core (D = \ahb_sys_0_uut.S0.last_HADDR [23:9], Q = \ahb_sys_0_uut.S0.CACHE.TAGS[0]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[9]$18994 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[9]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[8]$18992 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[8]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[7]$18990 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[7]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[6]$18988 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[6]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[5]$18986 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[5]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[4]$18984 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[4]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[3]$18982 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[3]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[31]$19038 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[31]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[30]$19036 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[30]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[2]$18980 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[2]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[29]$19034 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[29]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[28]$19032 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[28]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[27]$19030 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[27]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[26]$19028 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[26]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[25]$19026 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[25]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[24]$19024 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[24]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[23]$19022 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[23]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[22]$19020 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[22]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[21]$19018 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[21]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[20]$19016 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[20]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[1]$18978 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[1]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[19]$19014 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[19]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[18]$19012 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[18]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[17]$19010 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[17]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[16]$19008 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[16]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[15]$19006 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[15]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[14]$19004 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[14]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[13]$19002 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[13]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[12]$19000 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[12]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[11]$18998 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[11]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[10]$18996 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[10]).
Adding EN signal on $memory\ahb_sys_0_uut.S0.CACHE.LINES[0]$18976 ($dff) from module soc_core (D = { \ahb_sys_0_uut.S0.FR.data[15] \ahb_sys_0_uut.S0.FR.data[14] \ahb_sys_0_uut.S0.FR.data[13] \ahb_sys_0_uut.S0.FR.data[12] \ahb_sys_0_uut.S0.FR.data[11] \ahb_sys_0_uut.S0.FR.data[10] \ahb_sys_0_uut.S0.FR.data[9] \ahb_sys_0_uut.S0.FR.data[8] \ahb_sys_0_uut.S0.FR.data[7] \ahb_sys_0_uut.S0.FR.data[6] \ahb_sys_0_uut.S0.FR.data[5] \ahb_sys_0_uut.S0.FR.data[4] \ahb_sys_0_uut.S0.FR.data[3] \ahb_sys_0_uut.S0.FR.data[2] \ahb_sys_0_uut.S0.FR.data[1] \ahb_sys_0_uut.S0.FR.data[0] }, Q = \ahb_sys_0_uut.S0.CACHE.LINES[0]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$18975 ($dffe) from module soc_core.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$18746 ($adffe) from module soc_core.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$17528 ($adffe) from module soc_core.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$17454 ($adffe) from module soc_core.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17335 ($adffe) from module soc_core.
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$17320 ($adffe) from module soc_core.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$17320 ($adffe) from module soc_core.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$17320 ($adffe) from module soc_core.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$17320 ($adffe) from module soc_core.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$17320 ($adffe) from module soc_core.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$17320 ($adffe) from module soc_core.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$17320 ($adffe) from module soc_core.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$17320 ($adffe) from module soc_core.

65.20.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..
Removed 144 unused cells and 187 unused wires.
<suppressed ~145 debug messages>

65.20.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.
<suppressed ~8 debug messages>

65.20.18. Rerunning OPT passes. (Maybe there is more to do..)

65.20.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~282 debug messages>

65.20.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc_core.
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13639: { $flatten\ibex_core.\core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mie_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13668_CMP $flatten\ibex_core.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13678: { $flatten\ibex_core.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mcause_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dcsr_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    New ctrl vector for $pmux cell $flatten\ibex_core.\core.\cs_registers_i.$procmux$13761: { $flatten\ibex_core.\core.\cs_registers_i.$2\mstatus_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mie_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mscratch_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mepc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mcause_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mtval_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\depc_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch0_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\dscratch1_en[0:0] $flatten\ibex_core.\core.\cs_registers_i.$2\mcountinhibit_we[0:0] $flatten\ibex_core.\core.\cs_registers_i.$procmux$13273_CTRL $flatten\ibex_core.\core.\cs_registers_i.$procmux$13265_CTRL }
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$./designs/soc_core/src/ibex_prefetch_buffer.v:149$5761:
      Old ports: A={ \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:1] 1'0 }, B={ \ibex_core.core.if_stage_i.fetch_addr_n [31:1] 1'0 }, Y=$flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$./designs/soc_core/src/ibex_prefetch_buffer.v:149$5761_Y
      New ports: A=\ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:1], B=\ibex_core.core.if_stage_i.fetch_addr_n [31:1], Y=$flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$./designs/soc_core/src/ibex_prefetch_buffer.v:149$5761_Y [31:1]
      New connections: $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$./designs/soc_core/src/ibex_prefetch_buffer.v:149$5761_Y [0] = 1'0
  Optimizing cells in module \soc_core.
Performed a total of 4 changes.

65.20.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
Removed a total of 0 cells.

65.20.22. Executing OPT_SHARE pass.

65.20.23. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$17213 ($sdffce) from module soc_core.

65.20.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..

65.20.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.

65.20.26. Rerunning OPT passes. (Maybe there is more to do..)

65.20.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~282 debug messages>

65.20.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc_core.
    Consolidated identical input bits for $mux cell $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$./designs/soc_core/src/ibex_prefetch_buffer.v:149$5762:
      Old ports: A={ $flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$./designs/soc_core/src/ibex_prefetch_buffer.v:149$5761_Y [31:1] 1'0 }, B={ \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [31:1] 1'0 }, Y=\ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr
      New ports: A=$flatten\ibex_core.\core.\if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i.$ternary$./designs/soc_core/src/ibex_prefetch_buffer.v:149$5761_Y [31:1], B=\ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.stored_addr_q [31:1], Y=\ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr [31:1]
      New connections: \ibex_core.core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.instr_addr [0] = 1'0
  Optimizing cells in module \soc_core.
Performed a total of 1 changes.

65.20.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
Removed a total of 0 cells.

65.20.30. Executing OPT_SHARE pass.

65.20.31. Executing OPT_DFF pass (perform DFF optimizations).

65.20.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..

65.20.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.

65.20.34. Rerunning OPT passes. (Maybe there is more to do..)

65.20.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc_core..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~282 debug messages>

65.20.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc_core.
Performed a total of 0 changes.

65.20.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
Removed a total of 0 cells.

65.20.38. Executing OPT_SHARE pass.

65.20.39. Executing OPT_DFF pass (perform DFF optimizations).

65.20.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..

65.20.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.

65.20.42. Finished OPT passes. (There is nothing left to do.)

65.21. Executing TECHMAP pass (map to technology primitives).

65.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

65.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using template $paramod$b9513f2555ba02118b069422fea717af39120cf7\_90_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
Using template $paramod$adbaf76fa5a3091a329503792521395f8ff4d1a4\_90_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$d7387fdb214042e5ef2d69a3f74948694b4bb65e\_90_pmux for cells of type $pmux.
Using template $paramod$1ed7ec530b1ba361931392f2f8504f82ccdfecaa\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using template $paramod$9d38a59b9a726c5e01ae1f4873ae028b181ede32\_90_pmux for cells of type $pmux.
Using extmapper maccmap for cells of type $macc.
  add \ahb_sys_0_uut.S_4.a [15:8] * \ahb_sys_0_uut.S_4.w3 [15:8] (8x8 bits, signed)
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_90_alu for cells of type $alu.
Using template $paramod$constmap:dbcddb7b4524c1c5fa25e15435f3b9049e3d7d7a$paramod$3bf4391c2edcd7fdc564361d03ba2cf3a33c67d4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_90_alu for cells of type $alu.
Using template $paramod$b8179bb1b9429ed6f6694873f6dddd125ce2d044\_90_pmux for cells of type $pmux.
Using template $paramod$bd832a9e5704776f4e32b67480a99027974dec57\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$feecc7a0dbd012970970f2858f15e786e251f677\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
  add \ahb_sys_0_uut.S_4.a [31:24] * \ahb_sys_0_uut.S_4.w3 [31:24] (8x8 bits, signed)
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
  add \ahb_sys_0_uut.S_4.a [31:24] * \ahb_sys_0_uut.S_4.w0 [31:24] (8x8 bits, signed)
Using template $paramod$d901baf1fb63991ac0a40d2e3f4807d372bb57a2\_90_alu for cells of type $alu.
  add \ahb_sys_0_uut.S_4.a [7:0] * \ahb_sys_0_uut.S_4.w3 [7:0] (8x8 bits, signed)
  add \ahb_sys_0_uut.S_4.a [31:24] * \ahb_sys_0_uut.S_4.w2 [31:24] (8x8 bits, signed)
  add { \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.sign_a \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_op_a } * { \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.sign_b \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_op_b } (17x17 bits, signed)
  add \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.accum (34 bits, signed)
  add \ahb_sys_0_uut.S_4.a [7:0] * \ahb_sys_0_uut.S_4.w2 [7:0] (8x8 bits, signed)
  add \ahb_sys_0_uut.S_4.a [15:8] * \ahb_sys_0_uut.S_4.w2 [15:8] (8x8 bits, signed)
  add \ahb_sys_0_uut.S_4.a [23:16] * \ahb_sys_0_uut.S_4.w2 [23:16] (8x8 bits, signed)
  add \ahb_sys_0_uut.S_4.a [23:16] * \ahb_sys_0_uut.S_4.w3 [23:16] (8x8 bits, signed)
  add \ahb_sys_0_uut.S_4.a [7:0] * \ahb_sys_0_uut.S_4.w1 [7:0] (8x8 bits, signed)
  add \ahb_sys_0_uut.S_4.a [15:8] * \ahb_sys_0_uut.S_4.w1 [15:8] (8x8 bits, signed)
  add \ahb_sys_0_uut.S_4.a [23:16] * \ahb_sys_0_uut.S_4.w1 [23:16] (8x8 bits, signed)
  add { \ahb_sys_0_uut.S_4.acc.macp3.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac0.out } (32 bits, unsigned)
  add \ahb_sys_0_uut.S_4.sum3 (32 bits, unsigned)
  add { \ahb_sys_0_uut.S_4.acc.macp3.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac3.out } (32 bits, unsigned)
  add { \ahb_sys_0_uut.S_4.acc.macp3.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac2.out } (32 bits, unsigned)
  add { \ahb_sys_0_uut.S_4.acc.macp3.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp3.mac1.out } (32 bits, unsigned)
  add \ahb_sys_0_uut.S_4.a [7:0] * \ahb_sys_0_uut.S_4.w0 [7:0] (8x8 bits, signed)
  add \ahb_sys_0_uut.S_4.a [15:8] * \ahb_sys_0_uut.S_4.w0 [15:8] (8x8 bits, signed)
  add \ahb_sys_0_uut.S_4.a [23:16] * \ahb_sys_0_uut.S_4.w0 [23:16] (8x8 bits, signed)
  add \ahb_sys_0_uut.S_5.X (32 bits, unsigned)
  add \ahb_sys_0_uut.S_5.mont.mu_1 * \ahb_sys_0_uut.S_5.Y (32x32 bits, unsigned)
  add \ahb_sys_0_uut.S_4.a [31:24] * \ahb_sys_0_uut.S_4.w1 [31:24] (8x8 bits, signed)
  add { \ahb_sys_0_uut.S_4.acc.macp2.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac0.out } (32 bits, unsigned)
  add \ahb_sys_0_uut.S_4.sum2 (32 bits, unsigned)
  add { \ahb_sys_0_uut.S_4.acc.macp2.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac3.out } (32 bits, unsigned)
  add { \ahb_sys_0_uut.S_4.acc.macp2.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac2.out } (32 bits, unsigned)
  add { \ahb_sys_0_uut.S_4.acc.macp2.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp2.mac1.out } (32 bits, unsigned)
  add { \ahb_sys_0_uut.S_4.acc.macp1.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac0.out } (32 bits, unsigned)
  add \ahb_sys_0_uut.S_4.sum1 (32 bits, unsigned)
  add { \ahb_sys_0_uut.S_4.acc.macp1.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac3.out } (32 bits, unsigned)
  add { \ahb_sys_0_uut.S_4.acc.macp1.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac2.out } (32 bits, unsigned)
  add { \ahb_sys_0_uut.S_4.acc.macp1.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp1.mac1.out } (32 bits, unsigned)
  add { \ahb_sys_0_uut.S_4.acc.macp0.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac0.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac0.out } (32 bits, unsigned)
  add \ahb_sys_0_uut.S_4.sum0 (32 bits, unsigned)
  add { \ahb_sys_0_uut.S_4.acc.macp0.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac3.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac3.out } (32 bits, unsigned)
  add { \ahb_sys_0_uut.S_4.acc.macp0.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac2.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac2.out } (32 bits, unsigned)
  add { \ahb_sys_0_uut.S_4.acc.macp0.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac1.out [7] \ahb_sys_0_uut.S_4.acc.macp0.mac1.out } (32 bits, unsigned)
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$c73f1a384746b39e2a76d33680c52eaf05a62e02\_90_pmux for cells of type $pmux.
Using template $paramod$cc48387a3f2cae79a81035f3d5a9b4758cb77854\_90_alu for cells of type $alu.
Using template $paramod$5bb6c3f3e4a5303115f41a182fad517280ea0b25\_90_alu for cells of type $alu.
Using template $paramod$9f3f81d189a6b1d5c738a580270bbb92e45c5c71\_90_alu for cells of type $alu.
Using template $paramod$constmap:7940de829578eb2c1324aa4902b15f16a798f85b$paramod$5a4dcc7281286797ba47757650cb512f9032815c\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_90_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_90_alu for cells of type $alu.
Using template $paramod$b3b6ac92d800c6f07aa48f510f923d86a674e5a7\_90_pmux for cells of type $pmux.
Using template $paramod$b098bc6f249c0ac91c4d6e19d54b23c285914115\_90_pmux for cells of type $pmux.
Using template $paramod$a75cda08a00cd2ec286ea508f3ad43ec36b77618\_90_pmux for cells of type $pmux.
Using template $paramod$3aec434ea322cab681ad20f744a80c5503010ba7\_90_pmux for cells of type $pmux.
Using template $paramod$59b03ae2620a41577de8da5f5c97b2919e82362b\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$ed0bb9616228df1e6c226f91f8133e751815f1b1\_90_pmux for cells of type $pmux.
Using template $paramod$55bd5cc908054e29e294c324f30f5e858243e54a\_90_pmux for cells of type $pmux.
Using template $paramod$cc6a978c1b57cdb49efcec348c88d8e28bf1a01f\_90_alu for cells of type $alu.
Using template $paramod$33afdd83bf3811dac2de7a968d39eea5718691bc\_90_pmux for cells of type $pmux.
Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_pmux for cells of type $pmux.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$730057d8259da96d4776b15a47b747852ed4c479\_90_pmux for cells of type $pmux.
Using template $paramod$ae63dc3b50d8e8327f3f28c91126b1f0b8c3a12c\_90_pmux for cells of type $pmux.
Using template $paramod$d843018565ef722782d28339c99ecf00b278e074\_90_pmux for cells of type $pmux.
Using template $paramod$9174beaf0f44375ab754acac146039d243ace676\_90_pmux for cells of type $pmux.
Using template $paramod$90ef9d3919151a0ff7c15c5c14550fb560f421a1\_90_pmux for cells of type $pmux.
Using template $paramod$57f63e8a3282e053be0430389b09fa050ac7dca0\_90_pmux for cells of type $pmux.
Using template $paramod$eb7b5fa594d21f32e2ff3bd05b81752f0f326d5f\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:27416298eff2bef5b024d2c6ba87bd3d61407e73$paramod$643904d1117666f8543a6997188cd73545d1d66a\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:e2101c44e3f83a0dc2da774cd1fdd19ff2da5f4f$paramod$e194a9e890de0a7be18db8bd15a1479dea055e42\_90_shift_shiftx for cells of type $shiftx.
  add \ahb_sys_0_uut.S_5.X * \ahb_sys_0_uut.S_5.Z (32x32 bits, unsigned)
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using template $paramod$f82acee89384ec32d02677f87ba8e014268c54c7\_90_pmux for cells of type $pmux.
Using template $paramod$485347036a0659aa9372d9259fdffee185c48f49\_90_pmux for cells of type $pmux.
Using template $paramod$cc80a4e89b0341cb117f5d28b0e7244620640141\_90_alu for cells of type $alu.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$455891ae50d34e43581a517459d55825f76fa58e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$24d84da3a13a7952fabd852af4b40b86275330c3\_90_pmux for cells of type $pmux.
Using template $paramod$200cf4763a5dd97104da97c2740bc6396db7fa25\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$79aa992f2eb7f354d4aaf651790713cf239111fa\_90_alu for cells of type $alu.
Using template $paramod$54a4503cc57b9df40b70c1899504d6aac2650719\_90_pmux for cells of type $pmux.
Using template $paramod$e25898cce02b4d043ab08e065e45db8cf66c901c\_90_pmux for cells of type $pmux.
Using template $paramod$d162af9a2f82170f8be27a74495b44a72135239f\_90_pmux for cells of type $pmux.
Using template $paramod$0e0051568375348277517457a77d9a6514e45e4f\_90_pmux for cells of type $pmux.
Using template $paramod$861b52e592bb4b465c350cf464afeb97baa1459f\_90_pmux for cells of type $pmux.
Using template $paramod$f1a1302b8e09c99a2717f99de3f6cd758facf154\_90_pmux for cells of type $pmux.
Using template $paramod$0f5121dce9d4cadad2e468861febb083ffbb78f6\_90_pmux for cells of type $pmux.
Using template $paramod$3ab9a015ab781a81f86ab59e92093de7732cf40e\_90_pmux for cells of type $pmux.
Using template $paramod$29b56fed7bdb16c8b09b02aa2858037931055703\_90_pmux for cells of type $pmux.
Using template $paramod$b62ed81e1a823c39bbeeff746e139a460036e6cc\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:087bfedf5adb861684835f4fd4823e581f87d305$paramod$e242e6aa432c267e1e96802e247a96d3f49ec149\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$77db613179eb70c5e4e5c5aca72d602a7c6017b6\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000001000000 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100000 for cells of type $fa.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100001 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100010 for cells of type $fa.
Using template $paramod$dbef6e48cd28208af1b77a9bd7dfc80580f16131\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100010 for cells of type $lcu.
No more expansions possible.
<suppressed ~19751 debug messages>

65.22. Executing OPT pass (performing simple optimizations).

65.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.
<suppressed ~42419 debug messages>

65.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
<suppressed ~33042 debug messages>
Removed a total of 11014 cells.

65.22.3. Executing OPT_DFF pass (perform DFF optimizations).

65.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..
Removed 10727 unused cells and 20759 unused wires.
<suppressed ~10728 debug messages>

65.22.5. Finished fast OPT passes.

65.23. Executing ABC pass (technology mapping using ABC).

65.23.1. Extracting gate netlist of module `\soc_core' to `<abc-temp-dir>/input.blif'..
Extracted 43534 gates and 53194 wires to a netlist network with 9657 inputs and 2353 outputs.

65.23.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

65.23.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:     2326
ABC RESULTS:            ANDNOT cells:    10581
ABC RESULTS:               MUX cells:    10879
ABC RESULTS:              NAND cells:     1281
ABC RESULTS:               NOR cells:     1598
ABC RESULTS:               NOT cells:     3507
ABC RESULTS:                OR cells:     6484
ABC RESULTS:             ORNOT cells:     1314
ABC RESULTS:              XNOR cells:     1889
ABC RESULTS:               XOR cells:     4719
ABC RESULTS:        internal signals:    41184
ABC RESULTS:           input signals:     9657
ABC RESULTS:          output signals:     2353
Removing temp directory.

65.24. Executing OPT pass (performing simple optimizations).

65.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.
<suppressed ~4932 debug messages>

65.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
<suppressed ~318 debug messages>
Removed a total of 106 cells.

65.24.3. Executing OPT_DFF pass (perform DFF optimizations).

65.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..
Removed 21 unused cells and 21354 unused wires.
<suppressed ~885 debug messages>

65.24.5. Finished fast OPT passes.

65.25. Executing HIERARCHY pass (managing design hierarchy).

65.25.1. Analyzing design hierarchy..
Top module:  \soc_core

65.25.2. Analyzing design hierarchy..
Top module:  \soc_core
Removed 0 unused modules.

65.26. Printing statistics.

=== soc_core ===

   Number of wires:              45853
   Number of wire bits:          76612
   Number of public wires:        2586
   Number of public wire bits:   33341
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              54148
     $_ANDNOT_                   10572
     $_AND_                       2323
     $_DFFE_PN0N_                   33
     $_DFFE_PN0P_                 3662
     $_DFFE_PN1P_                   64
     $_DFFE_PN_                     22
     $_DFFE_PP_                   5455
     $_DFF_NN0_                     64
     $_DFF_PN0_                    270
     $_DFF_PN1_                     20
     $_DFF_P_                       11
     $_MUX_                      10876
     $_NAND_                      1281
     $_NOR_                       1528
     $_NOT_                       3486
     $_ORNOT_                     1314
     $_OR_                        6463
     $_SDFFE_PN0P_                  96
     $_XNOR_                      1889
     $_XOR_                       4719

65.27. Executing CHECK pass (checking for obvious problems).
Checking module soc_core...
Found and reported 0 problems.

66. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/soc_core/runs/RUN_2022.04.28_12.53.35/tmp/synthesis/post_techmap.dot'.
Dumping module soc_core to page 1.

67. Executing SHARE pass (SAT-based resource sharing).

68. Executing OPT pass (performing simple optimizations).

68.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.

68.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
Removed a total of 0 cells.

68.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

68.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc_core.
Performed a total of 0 changes.

68.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
Removed a total of 0 cells.

68.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:262:slice$21450 ($_DFF_PN0_) from module soc_core (D = \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q [1], Q = \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q [5]).
Adding EN signal on $auto$ff.cc:262:slice$21447 ($_DFF_PN0_) from module soc_core (D = \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q [4], Q = \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q [2]).
Adding EN signal on $auto$ff.cc:262:slice$21445 ($_DFF_PN1_) from module soc_core (D = \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q [3], Q = \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.md_state_q [0]).
Adding EN signal on $auto$ff.cc:262:slice$21365 ($_DFF_PN0_) from module soc_core (D = \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q [0], Q = \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q [2]).
Adding EN signal on $auto$ff.cc:262:slice$21364 ($_DFF_PN0_) from module soc_core (D = \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q [2], Q = \ibex_core.core.ex_block_i.genblk3.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q [1]).

68.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..
Removed 5 unused cells and 5 unused wires.
<suppressed ~6 debug messages>

68.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.

68.9. Rerunning OPT passes. (Maybe there is more to do..)

68.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \soc_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

68.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \soc_core.
Performed a total of 0 changes.

68.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\soc_core'.
Removed a total of 0 cells.

68.13. Executing OPT_DFF pass (perform DFF optimizations).

68.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..

68.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module soc_core.

68.16. Finished OPT passes. (There is nothing left to do.)

69. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..
Removed 0 unused cells and 1732 unused wires.
<suppressed ~1732 debug messages>

70. Printing statistics.

=== soc_core ===

   Number of wires:              44116
   Number of wire bits:          54626
   Number of public wires:         854
   Number of public wire bits:   11360
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              54143
     $_ANDNOT_                   10572
     $_AND_                       2323
     $_DFFE_PN0N_                   33
     $_DFFE_PN0P_                 3666
     $_DFFE_PN1P_                   65
     $_DFFE_PN_                     22
     $_DFFE_PP_                   5455
     $_DFF_NN0_                     64
     $_DFF_PN0_                    266
     $_DFF_PN1_                     19
     $_DFF_P_                       11
     $_MUX_                      10871
     $_NAND_                      1281
     $_NOR_                       1528
     $_NOT_                       3486
     $_ORNOT_                     1314
     $_OR_                        6463
     $_SDFFE_PN0P_                  96
     $_XNOR_                      1889
     $_XOR_                       4719

mapping tbuf

71. Executing TECHMAP pass (map to technology primitives).

71.1. Executing Verilog-2005 frontend: /home/adming3/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/adming3/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

71.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

72. Executing SIMPLEMAP pass (map simple cells to gate primitives).

73. Executing TECHMAP pass (map to technology primitives).

73.1. Executing Verilog-2005 frontend: /home/adming3/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/adming3/OpenLane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

73.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

74. Executing SIMPLEMAP pass (map simple cells to gate primitives).

75. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

75.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\soc_core':
  mapped 4029 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.
  mapped 84 $_DFF_PN1_ cells to \sky130_fd_sc_hd__dfstp_2 cells.
  mapped 5584 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

76. Printing statistics.

=== soc_core ===

   Number of wires:              53613
   Number of wire bits:          64123
   Number of public wires:         854
   Number of public wire bits:   11360
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              63640
     $_ANDNOT_                   10572
     $_AND_                       2323
     $_MUX_                      20304
     $_NAND_                      1281
     $_NOR_                       1528
     $_NOT_                       3550
     $_ORNOT_                     1314
     $_OR_                        6463
     $_XNOR_                      1889
     $_XOR_                       4719
     sky130_fd_sc_hd__dfrtp_2     4029
     sky130_fd_sc_hd__dfstp_2       84
     sky130_fd_sc_hd__dfxtp_2     5584

[INFO]: USING STRATEGY AREA 0

77. Executing ABC pass (technology mapping using ABC).

77.1. Extracting gate netlist of module `\soc_core' to `/tmp/yosys-abc-8VPwuI/input.blif'..
Extracted 53943 gates and 63717 wires to a netlist network with 9772 inputs and 9796 outputs.

77.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-8VPwuI/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-8VPwuI/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-8VPwuI/input.blif 
ABC: + read_lib -w /openlane/designs/soc_core/runs/RUN_2022.04.28_12.53.35/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.06 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/soc_core/runs/RUN_2022.04.28_12.53.35/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.08 sec
ABC: Memory =    7.77 MB. Time =     0.08 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/soc_core/runs/RUN_2022.04.28_12.53.35/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/soc_core/runs/RUN_2022.04.28_12.53.35/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: Abc_NtkFastExtract: Nodes have duplicated fanins. FX is not performed.
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000.0 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000.0 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 5 -S 750.0 
ABC: + upsize -D 10000.0 
ABC: + dnsize -D 10000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =  56246 ( 34.7 %)   Cap = 10.5 ff (  9.6 %)   Area =   449921.50 ( 62.9 %)   Delay = 17992.26 ps  (  6.1 %)               
ABC: Path  0 --    1836 : 0    4 pi                        A =   0.00  Df =  40.4  -23.0 ps  S =  61.6 ps  Cin =  0.0 ff  Cout =  12.0 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --   25495 : 1    5 sky130_fd_sc_hd__buf_4    A =   7.51  Df = 163.3  -11.7 ps  S =  52.3 ps  Cin =  2.4 ff  Cout =  14.0 ff  Cmax = 561.2 ff  G =  553  
ABC: Path  2 --   26462 : 4    2 sky130_fd_sc_hd__a22o_2   A =  10.01  Df = 411.6  -53.2 ps  S =  55.7 ps  Cin =  2.3 ff  Cout =   7.0 ff  Cmax = 301.2 ff  G =  284  
ABC: Path  3 --   27071 : 4    2 sky130_fd_sc_hd__a22o_2   A =  10.01  Df = 629.5 -129.0 ps  S =  56.5 ps  Cin =  2.3 ff  Cout =   7.0 ff  Cmax = 301.2 ff  G =  288  
ABC: Path  4 --   27074 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df = 848.5 -143.0 ps  S =  50.5 ps  Cin =  2.4 ff  Cout =   7.1 ff  Cmax = 309.5 ff  G =  289  
ABC: Path  5 --   27076 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =1065.6 -191.3 ps  S =  50.5 ps  Cin =  2.4 ff  Cout =   7.1 ff  Cmax = 309.5 ff  G =  294  
ABC: Path  6 --   27079 : 3    4 sky130_fd_sc_hd__and3_4   A =  11.26  Df =1224.5  -59.7 ps  S =  71.7 ps  Cin =  2.4 ff  Cout =  14.3 ff  Cmax = 532.8 ff  G =  560  
ABC: Path  7 --   27081 : 4    2 sky130_fd_sc_hd__o211a_2  A =  10.01  Df =1489.9  -58.7 ps  S =  65.5 ps  Cin =  2.4 ff  Cout =   7.1 ff  Cmax = 268.3 ff  G =  285  
ABC: Path  8 --   27083 : 4    3 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =1824.8 -202.1 ps  S =  71.3 ps  Cin =  2.4 ff  Cout =  11.7 ff  Cmax = 325.0 ff  G =  479  
ABC: Path  9 --   27085 : 3    3 sky130_fd_sc_hd__and3_4   A =  11.26  Df =2010.9 -110.8 ps  S =  65.4 ps  Cin =  2.4 ff  Cout =  11.9 ff  Cmax = 532.8 ff  G =  461  
ABC: Path 10 --   27087 : 4    4 sky130_fd_sc_hd__a211oi_2 A =  12.51  Df =2325.0 -236.9 ps  S = 322.2 ps  Cin =  4.4 ff  Cout =  14.3 ff  Cmax =  88.8 ff  G =  310  
ABC: Path 11 --   27104 : 3    4 sky130_fd_sc_hd__nor3b_2  A =  12.51  Df =2549.3 -101.7 ps  S = 288.3 ps  Cin =  3.4 ff  Cout =  14.3 ff  Cmax =  93.4 ff  G =  395  
ABC: Path 12 --   27106 : 4    4 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =2804.9  -62.4 ps  S =  77.0 ps  Cin =  2.4 ff  Cout =  13.3 ff  Cmax = 325.0 ff  G =  545  
ABC: Path 13 --   27109 : 3    2 sky130_fd_sc_hd__a21bo_2  A =  10.01  Df =3015.6 -133.3 ps  S =  53.9 ps  Cin =  2.0 ff  Cout =   7.0 ff  Cmax = 288.4 ff  G =  330  
ABC: Path 14 --   27111 : 4    2 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =3353.9 -290.0 ps  S =  59.2 ps  Cin =  2.4 ff  Cout =   7.0 ff  Cmax = 325.0 ff  G =  286  
ABC: Path 15 --   27130 : 4    3 sky130_fd_sc_hd__o211a_2  A =  10.01  Df =3503.5 -171.1 ps  S =  74.3 ps  Cin =  2.4 ff  Cout =   8.7 ff  Cmax = 268.3 ff  G =  349  
ABC: Path 16 --   27144 : 4    2 sky130_fd_sc_hd__or4_4    A =  11.26  Df =4018.5 -208.2 ps  S =  88.5 ps  Cin =  2.4 ff  Cout =   7.1 ff  Cmax = 534.7 ff  G =  280  
ABC: Path 17 --   27164 : 5    3 sky130_fd_sc_hd__o32a_4   A =  22.52  Df =4415.0 -432.7 ps  S =  60.9 ps  Cin =  4.3 ff  Cout =   9.6 ff  Cmax = 556.6 ff  G =  215  
ABC: Path 18 --   27264 : 5    3 sky130_fd_sc_hd__a2111o_2 A =  12.51  Df =4906.0 -214.2 ps  S =  82.4 ps  Cin =  2.4 ff  Cout =   9.5 ff  Cmax = 324.1 ff  G =  379  
ABC: Path 19 --   28054 : 3    5 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =5130.8 -163.6 ps  S =  73.4 ps  Cin =  2.4 ff  Cout =  12.1 ff  Cmax = 309.5 ff  G =  498  
ABC: Path 20 --   28057 : 3    4 sky130_fd_sc_hd__and3_2   A =   7.51  Df =5350.3 -162.9 ps  S =  81.8 ps  Cin =  1.5 ff  Cout =  11.2 ff  Cmax = 309.5 ff  G =  720  
ABC: Path 21 --   29598 : 4    2 sky130_fd_sc_hd__a22o_2   A =  10.01  Df =5571.8 -235.4 ps  S =  58.7 ps  Cin =  2.3 ff  Cout =   7.6 ff  Cmax = 301.2 ff  G =  308  
ABC: Path 22 --   29599 : 3    3 sky130_fd_sc_hd__and3_4   A =  11.26  Df =5750.9 -136.8 ps  S =  51.8 ps  Cin =  2.4 ff  Cout =   6.7 ff  Cmax = 532.8 ff  G =  262  
ABC: Path 23 --   29611 : 4    3 sky130_fd_sc_hd__or4b_4   A =  13.76  Df =6298.3 -443.9 ps  S =  98.3 ps  Cin =  2.2 ff  Cout =  11.5 ff  Cmax = 533.8 ff  G =  508  
ABC: Path 24 --   29612 : 2    2 sky130_fd_sc_hd__nand2_2  A =   6.26  Df =6407.8 -487.7 ps  S =  78.1 ps  Cin =  4.4 ff  Cout =  10.9 ff  Cmax = 295.7 ff  G =  235  
ABC: Path 25 --   29615 : 2    2 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =6621.0 -204.5 ps  S = 181.3 ps  Cin =  8.6 ff  Cout =  10.9 ff  Cmax = 130.0 ff  G =  122  
ABC: Path 26 --   29616 : 2    2 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =6868.3 -281.7 ps  S = 211.3 ps  Cin =  8.6 ff  Cout =  13.6 ff  Cmax = 130.0 ff  G =  153  
ABC: Path 27 --   29792 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =7095.8 -276.0 ps  S = 220.1 ps  Cin =  8.5 ff  Cout =  13.2 ff  Cmax = 121.8 ff  G =  149  
ABC: Path 28 --   29793 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =7289.2 -255.7 ps  S = 194.0 ps  Cin =  8.5 ff  Cout =  10.9 ff  Cmax = 121.8 ff  G =  123  
ABC: Path 29 --   29794 : 2    2 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =7543.8 -331.2 ps  S = 215.0 ps  Cin =  8.6 ff  Cout =  14.0 ff  Cmax = 130.0 ff  G =  156  
ABC: Path 30 --   29907 : 2    2 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =7802.0 -394.9 ps  S = 174.9 ps  Cin =  8.6 ff  Cout =  10.0 ff  Cmax = 130.0 ff  G =  112  
ABC: Path 31 --   29908 : 2    2 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =8045.7 -340.1 ps  S = 210.7 ps  Cin =  8.6 ff  Cout =  13.5 ff  Cmax = 130.0 ff  G =  152  
ABC: Path 32 --   29916 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =8254.0 -365.8 ps  S = 186.5 ps  Cin =  8.5 ff  Cout =  10.3 ff  Cmax = 121.8 ff  G =  116  
ABC: Path 33 --   29993 : 2    2 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =8419.8 -125.8 ps  S = 174.1 ps  Cin =  8.6 ff  Cout =  10.3 ff  Cmax = 130.0 ff  G =  115  
ABC: Path 34 --   30080 : 2    2 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =8569.7  -91.0 ps  S = 130.4 ps  Cin =  8.6 ff  Cout =   6.3 ff  Cmax = 130.0 ff  G =   69  
ABC: Path 35 --   30645 : 3    2 sky130_fd_sc_hd__and3_2   A =   7.51  Df =8773.6 -105.6 ps  S =  46.0 ps  Cin =  1.5 ff  Cout =   3.3 ff  Cmax = 309.5 ff  G =  215  
ABC: Path 36 --   30646 : 2    2 sky130_fd_sc_hd__or2_2    A =   6.26  Df =9094.0 -251.1 ps  S =  78.5 ps  Cin =  1.5 ff  Cout =  11.5 ff  Cmax = 299.4 ff  G =  757  
ABC: Path 37 --   30648 : 5    3 sky130_fd_sc_hd__o41a_2   A =  12.51  Df =9511.0 -512.8 ps  S =  89.5 ps  Cin =  2.4 ff  Cout =  12.1 ff  Cmax = 305.8 ff  G =  492  
ABC: Path 38 --   30653 : 5    2 sky130_fd_sc_hd__a2111o_2 A =  12.51  Df =10001.1 -438.9 ps  S =  75.1 ps  Cin =  2.4 ff  Cout =   7.1 ff  Cmax = 324.1 ff  G =  281  
ABC: Path 39 --   30667 : 5    3 sky130_fd_sc_hd__a41o_2   A =  11.26  Df =10288.1 -292.4 ps  S =  57.7 ps  Cin =  2.3 ff  Cout =   6.5 ff  Cmax = 325.0 ff  G =  270  
ABC: Path 40 --   30677 : 5    3 sky130_fd_sc_hd__a2111o_2 A =  12.51  Df =10726.1 -482.0 ps  S =  82.0 ps  Cin =  2.4 ff  Cout =   9.7 ff  Cmax = 324.1 ff  G =  380  
ABC: Path 41 --   30680 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =10958.0 -579.2 ps  S =  51.3 ps  Cin =  2.4 ff  Cout =   7.3 ff  Cmax = 309.5 ff  G =  297  
ABC: Path 42 --   30681 : 1    5 sky130_fd_sc_hd__buf_6    A =  11.26  Df =11077.9 -597.4 ps  S =  44.7 ps  Cin =  4.6 ff  Cout =  15.8 ff  Cmax = 785.5 ff  G =  326  
ABC: Path 43 --   31004 : 3    2 sky130_fd_sc_hd__nand3_2  A =  10.01  Df =11156.5 -590.7 ps  S =  75.2 ps  Cin =  4.4 ff  Cout =   9.2 ff  Cmax = 260.0 ff  G =  197  
ABC: Path 44 --   31617 : 5    2 sky130_fd_sc_hd__a311oi_2 A =  15.01  Df =11544.9 -287.0 ps  S = 218.6 ps  Cin =  4.3 ff  Cout =   5.1 ff  Cmax =  84.2 ff  G =  109  
ABC: Path 45 --   31621 : 2    4 sky130_fd_sc_hd__or2_4    A =   8.76  Df =11718.6 -191.5 ps  S =  54.1 ps  Cin =  2.4 ff  Cout =  10.0 ff  Cmax = 514.5 ff  G =  398  
ABC: Path 46 --   31750 : 4    2 sky130_fd_sc_hd__o22a_2   A =  10.01  Df =11903.7 -153.4 ps  S =  43.2 ps  Cin =  2.4 ff  Cout =   4.9 ff  Cmax = 304.9 ff  G =  196  
ABC: Path 47 --   31759 : 3    4 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =12079.7  -80.7 ps  S = 114.0 ps  Cin =  2.4 ff  Cout =  20.6 ff  Cmax = 309.5 ff  G =  828  
ABC: Path 48 --   31784 : 3    2 sky130_fd_sc_hd__a21oi_4  A =  16.27  Df =12183.1  -25.1 ps  S = 146.3 ps  Cin =  8.8 ff  Cout =  13.1 ff  Cmax = 221.6 ff  G =  144  
ABC: Path 49 --   31785 : 2    3 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =12362.0  -45.2 ps  S = 166.5 ps  Cin =  8.5 ff  Cout =   8.5 ff  Cmax = 121.8 ff  G =   96  
ABC: Path 50 --   31837 : 3    3 sky130_fd_sc_hd__o21a_2   A =   8.76  Df =12726.1 -120.3 ps  S =  86.4 ps  Cin =  2.4 ff  Cout =  14.0 ff  Cmax = 294.8 ff  G =  562  
ABC: Path 51 --   31863 : 5    5 sky130_fd_sc_hd__a2111o_2 A =  12.51  Df =13114.2 -211.3 ps  S =  94.1 ps  Cin =  2.4 ff  Cout =  13.5 ff  Cmax = 324.1 ff  G =  540  
ABC: Path 52 --   31951 : 5    3 sky130_fd_sc_hd__a2111o_2 A =  12.51  Df =13569.9 -286.6 ps  S =  82.1 ps  Cin =  2.4 ff  Cout =   9.3 ff  Cmax = 324.1 ff  G =  375  
ABC: Path 53 --   31981 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =13773.2 -368.9 ps  S =  41.1 ps  Cin =  2.4 ff  Cout =   5.1 ff  Cmax = 309.5 ff  G =  206  
ABC: Path 54 --   32016 : 5    5 sky130_fd_sc_hd__a2111o_2 A =  12.51  Df =14241.5 -660.2 ps  S = 105.8 ps  Cin =  2.4 ff  Cout =  19.1 ff  Cmax = 324.1 ff  G =  757  
ABC: Path 55 --   40799 : 1    5 sky130_fd_sc_hd__buf_6    A =  11.26  Df =14387.0 -688.6 ps  S =  41.8 ps  Cin =  4.6 ff  Cout =  13.9 ff  Cmax = 785.5 ff  G =  285  
ABC: Path 56 --   40864 : 1    5 sky130_fd_sc_hd__buf_6    A =  11.26  Df =14494.7 -705.6 ps  S =  36.1 ps  Cin =  4.6 ff  Cout =  11.0 ff  Cmax = 785.5 ff  G =  227  
ABC: Path 57 --   42280 : 3    1 sky130_fd_sc_hd__and3_4   A =  11.26  Df =14653.1 -701.6 ps  S =  39.1 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 532.8 ff  G =   96  
ABC: Path 58 --   42281 : 4    1 sky130_fd_sc_hd__a31o_2   A =   8.76  Df =14851.6 -165.9 ps  S =  36.7 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 271.9 ff  G =   99  
ABC: Path 59 --   42396 : 5    1 sky130_fd_sc_hd__a221o_2  A =  11.26  Df =15217.5 -401.4 ps  S =  50.9 ps  Cin =  2.3 ff  Cout =   2.4 ff  Cmax = 299.4 ff  G =  101  
ABC: Path 60 --   42397 : 4    1 sky130_fd_sc_hd__o211a_2  A =  10.01  Df =15328.7 -365.3 ps  S =  41.7 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 268.3 ff  G =   99  
ABC: Path 61 --   42496 : 4    5 sky130_fd_sc_hd__o31a_2   A =  10.01  Df =15685.4 -546.1 ps  S =  97.7 ps  Cin =  2.3 ff  Cout =  15.0 ff  Cmax = 285.7 ff  G =  614  
ABC: Path 62 --   61091 : 6    3 sky130_fd_sc_hd__mux4_2   A =  22.52  Df =16192.7 -597.3 ps  S = 108.2 ps  Cin =  2.6 ff  Cout =  11.6 ff  Cmax = 301.2 ff  G =  420  
ABC: Path 63 --   61092 : 2    2 sky130_fd_sc_hd__nor2_2   A =   6.26  Df =16318.9 -480.2 ps  S = 107.2 ps  Cin =  4.4 ff  Cout =   7.1 ff  Cmax = 141.9 ff  G =  152  
ABC: Path 64 --   61093 : 2    2 sky130_fd_sc_hd__nand2_2  A =   6.26  Df =16617.9 -229.9 ps  S =  57.9 ps  Cin =  4.4 ff  Cout =   7.3 ff  Cmax = 295.7 ff  G =  153  
ABC: Path 65 --   61723 : 3    3 sky130_fd_sc_hd__or3b_4   A =  11.26  Df =16764.8  -20.6 ps  S =  75.1 ps  Cin =  2.1 ff  Cout =   9.3 ff  Cmax = 469.7 ff  G =  420  
ABC: Path 66 --   61724 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =16962.4 -128.9 ps  S =  41.5 ps  Cin =  2.4 ff  Cout =   5.0 ff  Cmax = 309.5 ff  G =  200  
ABC: Path 67 --   61758 : 5    1 sky130_fd_sc_hd__a221o_2  A =  11.26  Df =17303.2 -237.2 ps  S =  50.4 ps  Cin =  2.3 ff  Cout =   2.5 ff  Cmax = 299.4 ff  G =  100  
ABC: Path 68 --   61767 : 5    1 sky130_fd_sc_hd__a221o_2  A =  11.26  Df =17674.5 -478.4 ps  S =  50.5 ps  Cin =  2.3 ff  Cout =   2.4 ff  Cmax = 299.4 ff  G =   98  
ABC: Path 69 --   61772 : 5    1 sky130_fd_sc_hd__a32o_2   A =  11.26  Df =17992.3 -519.0 ps  S = 207.6 ps  Cin =  2.3 ff  Cout =  33.4 ff  Cmax = 264.6 ff  G = 1430  
ABC: Start-point = pi1835 (\ahb_sys_0_uut.S_5.X [8]).  End-point = po5882 ($auto$rtlil.cc:2515:MuxGate$213850).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 9772/ 9796  lat =    0  nd = 56246  edge = 130641  area =449895.92  delay =81.00  lev = 81
ABC: + write_blif /tmp/yosys-abc-8VPwuI/output.blif 

77.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:       38
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:      510
ABC RESULTS:   sky130_fd_sc_hd__a211o_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:       98
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:      187
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:       63
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:     1429
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      999
ABC RESULTS:   sky130_fd_sc_hd__a21oi_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:      608
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:     1147
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:      217
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:      166
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       80
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:      566
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:       47
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:      182
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__a41oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:     1305
ABC RESULTS:   sky130_fd_sc_hd__and2_4 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:      445
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      934
ABC RESULTS:   sky130_fd_sc_hd__and3_4 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       45
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:      299
ABC RESULTS:   sky130_fd_sc_hd__and4_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:       43
ABC RESULTS:   sky130_fd_sc_hd__and4b_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:       22
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:    18158
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:       37
ABC RESULTS:   sky130_fd_sc_hd__buf_4 cells:       51
ABC RESULTS:   sky130_fd_sc_hd__buf_6 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__bufbuf_8 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__inv_12 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:     1269
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:     9742
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:     1246
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:     2672
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:      453
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:      123
ABC RESULTS:   sky130_fd_sc_hd__nand4bb_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:     2461
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:      175
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:       34
ABC RESULTS:   sky130_fd_sc_hd__nor4b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:      799
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:      121
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:      846
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      920
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:      159
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:       95
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:      695
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:      293
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:       39
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:      136
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:       91
ABC RESULTS:   sky130_fd_sc_hd__o311ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:      125
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:       46
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       60
ABC RESULTS:   sky130_fd_sc_hd__o32a_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o32ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:     1866
ABC RESULTS:   sky130_fd_sc_hd__or2_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:      342
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:      463
ABC RESULTS:   sky130_fd_sc_hd__or3_4 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:      160
ABC RESULTS:   sky130_fd_sc_hd__or3b_4 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:      205
ABC RESULTS:   sky130_fd_sc_hd__or4_4 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:       65
ABC RESULTS:   sky130_fd_sc_hd__or4b_4 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:     1850
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:      687
ABC RESULTS:        internal signals:    44149
ABC RESULTS:           input signals:     9772
ABC RESULTS:          output signals:     9796
Removing temp directory.

78. Executing SETUNDEF pass (replace undef values with defined constants).

79. Executing HILOMAP pass (mapping to constant drivers).

80. Executing SPLITNETS pass (splitting up multi-bit signals).

81. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \soc_core..
Removed 201 unused cells and 64311 unused wires.
<suppressed ~1620 debug messages>

82. Executing INSBUF pass (insert buffer cells for connected wires).

83. Executing CHECK pass (checking for obvious problems).
Checking module soc_core...
Warning: Wire soc_core.\sda_oen_o_Sys0_SS0_S5 is used but has no driver.
Warning: Wire soc_core.\sda_oen_o_Sys0_SS0_S4 is used but has no driver.
Warning: Wire soc_core.\sda_o_Sys0_SS0_S5 is used but has no driver.
Warning: Wire soc_core.\sda_o_Sys0_SS0_S4 is used but has no driver.
Warning: Wire soc_core.\scl_oen_o_Sys0_SS0_S5 is used but has no driver.
Warning: Wire soc_core.\scl_oen_o_Sys0_SS0_S4 is used but has no driver.
Warning: Wire soc_core.\scl_o_Sys0_SS0_S5 is used but has no driver.
Warning: Wire soc_core.\scl_o_Sys0_SS0_S4 is used but has no driver.
Warning: Wire soc_core.\pwm_Sys0_SS0_S7 is used but has no driver.
Warning: Wire soc_core.\pwm_Sys0_SS0_S6 is used but has no driver.
Warning: Wire soc_core.\fsclk_Sys0_S0 is used but has no driver.
Warning: Wire soc_core.\fdoe_Sys0_S0 is used but has no driver.
Warning: Wire soc_core.\fdo_Sys0_S0 [3] is used but has no driver.
Warning: Wire soc_core.\fdo_Sys0_S0 [2] is used but has no driver.
Warning: Wire soc_core.\fdo_Sys0_S0 [1] is used but has no driver.
Warning: Wire soc_core.\fdo_Sys0_S0 [0] is used but has no driver.
Warning: Wire soc_core.\fcen_Sys0_S0 is used but has no driver.
Warning: Wire soc_core.\SSn_Sys0_SS0_S3 is used but has no driver.
Warning: Wire soc_core.\SSn_Sys0_SS0_S2 is used but has no driver.
Warning: Wire soc_core.\SRAMWEN_Sys0_S1 [3] is used but has no driver.
Warning: Wire soc_core.\SRAMWEN_Sys0_S1 [2] is used but has no driver.
Warning: Wire soc_core.\SRAMWEN_Sys0_S1 [1] is used but has no driver.
Warning: Wire soc_core.\SRAMWEN_Sys0_S1 [0] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [31] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [30] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [29] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [28] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [27] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [26] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [25] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [24] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [23] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [22] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [21] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [20] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [19] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [18] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [17] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [16] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [15] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [14] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [13] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [12] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [11] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [10] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [9] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [8] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [7] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [6] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [5] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [4] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [3] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [2] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [1] is used but has no driver.
Warning: Wire soc_core.\SRAMWDATA_Sys0_S1 [0] is used but has no driver.
Warning: Wire soc_core.\SRAMCS0_Sys0_S1 is used but has no driver.
Warning: Wire soc_core.\SRAMADDR_Sys0_S1 [11] is used but has no driver.
Warning: Wire soc_core.\SRAMADDR_Sys0_S1 [10] is used but has no driver.
Warning: Wire soc_core.\SRAMADDR_Sys0_S1 [9] is used but has no driver.
Warning: Wire soc_core.\SRAMADDR_Sys0_S1 [8] is used but has no driver.
Warning: Wire soc_core.\SRAMADDR_Sys0_S1 [7] is used but has no driver.
Warning: Wire soc_core.\SRAMADDR_Sys0_S1 [6] is used but has no driver.
Warning: Wire soc_core.\SRAMADDR_Sys0_S1 [5] is used but has no driver.
Warning: Wire soc_core.\SRAMADDR_Sys0_S1 [4] is used but has no driver.
Warning: Wire soc_core.\SRAMADDR_Sys0_S1 [3] is used but has no driver.
Warning: Wire soc_core.\SRAMADDR_Sys0_S1 [2] is used but has no driver.
Warning: Wire soc_core.\SRAMADDR_Sys0_S1 [1] is used but has no driver.
Warning: Wire soc_core.\SRAMADDR_Sys0_S1 [0] is used but has no driver.
Warning: Wire soc_core.\SCLK_Sys0_SS0_S3 is used but has no driver.
Warning: Wire soc_core.\SCLK_Sys0_SS0_S2 is used but has no driver.
Warning: Wire soc_core.\RsTx_Sys0_SS0_S1 is used but has no driver.
Warning: Wire soc_core.\RsTx_Sys0_SS0_S0 is used but has no driver.
Warning: Wire soc_core.\MSO_Sys0_SS0_S3 is used but has no driver.
Warning: Wire soc_core.\MSO_Sys0_SS0_S2 is used but has no driver.
Warning: Wire soc_core.\GPIOPU_Sys0_S2 [15] is used but has no driver.
Warning: Wire soc_core.\GPIOPU_Sys0_S2 [14] is used but has no driver.
Warning: Wire soc_core.\GPIOPU_Sys0_S2 [13] is used but has no driver.
Warning: Wire soc_core.\GPIOPU_Sys0_S2 [12] is used but has no driver.
Warning: Wire soc_core.\GPIOPU_Sys0_S2 [11] is used but has no driver.
Warning: Wire soc_core.\GPIOPU_Sys0_S2 [10] is used but has no driver.
Warning: Wire soc_core.\GPIOPU_Sys0_S2 [9] is used but has no driver.
Warning: Wire soc_core.\GPIOPU_Sys0_S2 [8] is used but has no driver.
Warning: Wire soc_core.\GPIOPU_Sys0_S2 [7] is used but has no driver.
Warning: Wire soc_core.\GPIOPU_Sys0_S2 [6] is used but has no driver.
Warning: Wire soc_core.\GPIOPU_Sys0_S2 [5] is used but has no driver.
Warning: Wire soc_core.\GPIOPU_Sys0_S2 [4] is used but has no driver.
Warning: Wire soc_core.\GPIOPU_Sys0_S2 [3] is used but has no driver.
Warning: Wire soc_core.\GPIOPU_Sys0_S2 [2] is used but has no driver.
Warning: Wire soc_core.\GPIOPU_Sys0_S2 [1] is used but has no driver.
Warning: Wire soc_core.\GPIOPU_Sys0_S2 [0] is used but has no driver.
Warning: Wire soc_core.\GPIOPD_Sys0_S2 [15] is used but has no driver.
Warning: Wire soc_core.\GPIOPD_Sys0_S2 [14] is used but has no driver.
Warning: Wire soc_core.\GPIOPD_Sys0_S2 [13] is used but has no driver.
Warning: Wire soc_core.\GPIOPD_Sys0_S2 [12] is used but has no driver.
Warning: Wire soc_core.\GPIOPD_Sys0_S2 [11] is used but has no driver.
Warning: Wire soc_core.\GPIOPD_Sys0_S2 [10] is used but has no driver.
Warning: Wire soc_core.\GPIOPD_Sys0_S2 [9] is used but has no driver.
Warning: Wire soc_core.\GPIOPD_Sys0_S2 [8] is used but has no driver.
Warning: Wire soc_core.\GPIOPD_Sys0_S2 [7] is used but has no driver.
Warning: Wire soc_core.\GPIOPD_Sys0_S2 [6] is used but has no driver.
Warning: Wire soc_core.\GPIOPD_Sys0_S2 [5] is used but has no driver.
Warning: Wire soc_core.\GPIOPD_Sys0_S2 [4] is used but has no driver.
Warning: Wire soc_core.\GPIOPD_Sys0_S2 [3] is used but has no driver.
Warning: Wire soc_core.\GPIOPD_Sys0_S2 [2] is used but has no driver.
Warning: Wire soc_core.\GPIOPD_Sys0_S2 [1] is used but has no driver.
Warning: Wire soc_core.\GPIOPD_Sys0_S2 [0] is used but has no driver.
Warning: Wire soc_core.\GPIOOUT_Sys0_S2 [15] is used but has no driver.
Warning: Wire soc_core.\GPIOOUT_Sys0_S2 [14] is used but has no driver.
Warning: Wire soc_core.\GPIOOUT_Sys0_S2 [13] is used but has no driver.
Warning: Wire soc_core.\GPIOOUT_Sys0_S2 [12] is used but has no driver.
Warning: Wire soc_core.\GPIOOUT_Sys0_S2 [11] is used but has no driver.
Warning: Wire soc_core.\GPIOOUT_Sys0_S2 [10] is used but has no driver.
Warning: Wire soc_core.\GPIOOUT_Sys0_S2 [9] is used but has no driver.
Warning: Wire soc_core.\GPIOOUT_Sys0_S2 [8] is used but has no driver.
Warning: Wire soc_core.\GPIOOUT_Sys0_S2 [7] is used but has no driver.
Warning: Wire soc_core.\GPIOOUT_Sys0_S2 [6] is used but has no driver.
Warning: Wire soc_core.\GPIOOUT_Sys0_S2 [5] is used but has no driver.
Warning: Wire soc_core.\GPIOOUT_Sys0_S2 [4] is used but has no driver.
Warning: Wire soc_core.\GPIOOUT_Sys0_S2 [3] is used but has no driver.
Warning: Wire soc_core.\GPIOOUT_Sys0_S2 [2] is used but has no driver.
Warning: Wire soc_core.\GPIOOUT_Sys0_S2 [1] is used but has no driver.
Warning: Wire soc_core.\GPIOOUT_Sys0_S2 [0] is used but has no driver.
Warning: Wire soc_core.\GPIOOEN_Sys0_S2 [15] is used but has no driver.
Warning: Wire soc_core.\GPIOOEN_Sys0_S2 [14] is used but has no driver.
Warning: Wire soc_core.\GPIOOEN_Sys0_S2 [13] is used but has no driver.
Warning: Wire soc_core.\GPIOOEN_Sys0_S2 [12] is used but has no driver.
Warning: Wire soc_core.\GPIOOEN_Sys0_S2 [11] is used but has no driver.
Warning: Wire soc_core.\GPIOOEN_Sys0_S2 [10] is used but has no driver.
Warning: Wire soc_core.\GPIOOEN_Sys0_S2 [9] is used but has no driver.
Warning: Wire soc_core.\GPIOOEN_Sys0_S2 [8] is used but has no driver.
Warning: Wire soc_core.\GPIOOEN_Sys0_S2 [7] is used but has no driver.
Warning: Wire soc_core.\GPIOOEN_Sys0_S2 [6] is used but has no driver.
Warning: Wire soc_core.\GPIOOEN_Sys0_S2 [5] is used but has no driver.
Warning: Wire soc_core.\GPIOOEN_Sys0_S2 [4] is used but has no driver.
Warning: Wire soc_core.\GPIOOEN_Sys0_S2 [3] is used but has no driver.
Warning: Wire soc_core.\GPIOOEN_Sys0_S2 [2] is used but has no driver.
Warning: Wire soc_core.\GPIOOEN_Sys0_S2 [1] is used but has no driver.
Warning: Wire soc_core.\GPIOOEN_Sys0_S2 [0] is used but has no driver.
Found and reported 138 problems.

84. Printing statistics.

=== soc_core ===

   Number of wires:              65855
   Number of wire bits:          66035
   Number of public wires:        9762
   Number of public wire bits:    9942
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              65947
     sky130_fd_sc_hd__a2111o_2      38
     sky130_fd_sc_hd__a2111oi_2      1
     sky130_fd_sc_hd__a211o_2      510
     sky130_fd_sc_hd__a211o_4        1
     sky130_fd_sc_hd__a211oi_2      98
     sky130_fd_sc_hd__a21bo_2      187
     sky130_fd_sc_hd__a21boi_2      63
     sky130_fd_sc_hd__a21o_2      1429
     sky130_fd_sc_hd__a21oi_2      999
     sky130_fd_sc_hd__a21oi_4        2
     sky130_fd_sc_hd__a221o_2      608
     sky130_fd_sc_hd__a221oi_2      13
     sky130_fd_sc_hd__a22o_2      1147
     sky130_fd_sc_hd__a22oi_2      217
     sky130_fd_sc_hd__a2bb2o_2     166
     sky130_fd_sc_hd__a2bb2oi_2      3
     sky130_fd_sc_hd__a311o_2       80
     sky130_fd_sc_hd__a311oi_2       6
     sky130_fd_sc_hd__a31o_2       566
     sky130_fd_sc_hd__a31oi_2       47
     sky130_fd_sc_hd__a32o_2       182
     sky130_fd_sc_hd__a32oi_2       12
     sky130_fd_sc_hd__a41o_2        25
     sky130_fd_sc_hd__a41oi_2        1
     sky130_fd_sc_hd__and2_2      1305
     sky130_fd_sc_hd__and2_4         5
     sky130_fd_sc_hd__and2b_2      445
     sky130_fd_sc_hd__and3_2       934
     sky130_fd_sc_hd__and3_4        15
     sky130_fd_sc_hd__and3b_2       45
     sky130_fd_sc_hd__and4_2       299
     sky130_fd_sc_hd__and4_4         3
     sky130_fd_sc_hd__and4b_2       43
     sky130_fd_sc_hd__and4b_4        1
     sky130_fd_sc_hd__and4bb_2      22
     sky130_fd_sc_hd__buf_1      18158
     sky130_fd_sc_hd__buf_2         37
     sky130_fd_sc_hd__buf_4         51
     sky130_fd_sc_hd__buf_6         19
     sky130_fd_sc_hd__bufbuf_8       2
     sky130_fd_sc_hd__conb_1         4
     sky130_fd_sc_hd__dfrtp_2     4029
     sky130_fd_sc_hd__dfstp_2       84
     sky130_fd_sc_hd__dfxtp_2     5584
     sky130_fd_sc_hd__inv_12         1
     sky130_fd_sc_hd__inv_2       1269
     sky130_fd_sc_hd__mux2_1         5
     sky130_fd_sc_hd__mux2_2      9742
     sky130_fd_sc_hd__mux4_2      1246
     sky130_fd_sc_hd__nand2_2     2672
     sky130_fd_sc_hd__nand2b_2      12
     sky130_fd_sc_hd__nand3_2      453
     sky130_fd_sc_hd__nand3b_2      33
     sky130_fd_sc_hd__nand4_2      123
     sky130_fd_sc_hd__nand4bb_2      2
     sky130_fd_sc_hd__nor2_2      2461
     sky130_fd_sc_hd__nor2b_2       16
     sky130_fd_sc_hd__nor3_2       175
     sky130_fd_sc_hd__nor3b_2       18
     sky130_fd_sc_hd__nor4_2        34
     sky130_fd_sc_hd__nor4b_2        3
     sky130_fd_sc_hd__o2111a_2      18
     sky130_fd_sc_hd__o2111ai_2      1
     sky130_fd_sc_hd__o211a_2      799
     sky130_fd_sc_hd__o211ai_2     121
     sky130_fd_sc_hd__o21a_2       846
     sky130_fd_sc_hd__o21ai_2      920
     sky130_fd_sc_hd__o21ba_2      159
     sky130_fd_sc_hd__o21bai_2      95
     sky130_fd_sc_hd__o221a_2      695
     sky130_fd_sc_hd__o221ai_2      26
     sky130_fd_sc_hd__o22a_2       293
     sky130_fd_sc_hd__o22ai_2       39
     sky130_fd_sc_hd__o2bb2a_2     136
     sky130_fd_sc_hd__o2bb2ai_2      9
     sky130_fd_sc_hd__o311a_2       91
     sky130_fd_sc_hd__o311ai_2       3
     sky130_fd_sc_hd__o31a_2       125
     sky130_fd_sc_hd__o31ai_2       46
     sky130_fd_sc_hd__o32a_2        60
     sky130_fd_sc_hd__o32a_4         1
     sky130_fd_sc_hd__o32ai_2        2
     sky130_fd_sc_hd__o41a_2         8
     sky130_fd_sc_hd__or2_2       1866
     sky130_fd_sc_hd__or2_4          3
     sky130_fd_sc_hd__or2b_2       342
     sky130_fd_sc_hd__or3_2        463
     sky130_fd_sc_hd__or3_4         21
     sky130_fd_sc_hd__or3b_2       160
     sky130_fd_sc_hd__or3b_4         3
     sky130_fd_sc_hd__or4_2        205
     sky130_fd_sc_hd__or4_4          7
     sky130_fd_sc_hd__or4b_2        65
     sky130_fd_sc_hd__or4b_4         5
     sky130_fd_sc_hd__or4bb_2       26
     sky130_fd_sc_hd__xnor2_2     1850
     sky130_fd_sc_hd__xor2_2       687

   Chip area for module '\soc_core': 676780.336000

85. Executing Verilog backend.
Dumping module `\soc_core'.

Warnings: 161 unique messages, 163 total
End of script. Logfile hash: 33086307b9, CPU: user 65.29s system 0.18s, MEM: 470.92 MB peak
Yosys 0.12+45 (git sha1 UNKNOWN, gcc 8.3.1 -fPIC -Os)
Time spent: 97% 2x abc (2645 sec), 0% 80x opt_expr (15 sec), ...
