signal RAM: ram_type := (
			 0 => std_logic_vector(to_unsigned(  2  , 8)),
			 1 => std_logic_vector(to_unsigned(  3  , 8)),
			 2 => std_logic_vector(to_unsigned(  255  , 8)),
			 3 => std_logic_vector(to_unsigned(  254  , 8)),
			 4 => std_logic_vector(to_unsigned(  255  , 8)),
			 5 => std_logic_vector(to_unsigned(  255  , 8)),
			 6 => std_logic_vector(to_unsigned(  255  , 8)),
			 7 => std_logic_vector(to_unsigned(  255  , 8)),
                         others => (others =>'0'));
			 -- delta=240 shift=1

signal RAM1: ram_type := (
			  0 => std_logic_vector(to_unsigned(  2  , 8)),
			 1 => std_logic_vector(to_unsigned(  3  , 8)),
			 2 => std_logic_vector(to_unsigned(  255  , 8)),
			 3 => std_logic_vector(to_unsigned(  254  , 8)),
			 4 => std_logic_vector(to_unsigned(  255  , 8)),
			 5 => std_logic_vector(to_unsigned(  255  , 8)),
			 6 => std_logic_vector(to_unsigned(  255  , 8)),
			 7 => std_logic_vector(to_unsigned(  253  , 8)),
                         others => (others =>'0'));

signal RAM2: ram_type := (
			  0 => std_logic_vector(to_unsigned(  2  , 8)),
			 1 => std_logic_vector(to_unsigned(  3  , 8)),
			 2 => std_logic_vector(to_unsigned(  255  , 8)),
			 3 => std_logic_vector(to_unsigned(  254  , 8)),
			 4 => std_logic_vector(to_unsigned(  255  , 8)),
			 5 => std_logic_vector(to_unsigned(  255  , 8)),
			 6 => std_logic_vector(to_unsigned(  255  , 8)),
			 7 => std_logic_vector(to_unsigned(  252  , 8)),
                         others => (others =>'0'));

signal RAM3: ram_type := (
			  0 => std_logic_vector(to_unsigned(  2  , 8)),
			 1 => std_logic_vector(to_unsigned(  3  , 8)),
			 2 => std_logic_vector(to_unsigned(  127  , 8)),
			 3 => std_logic_vector(to_unsigned(  122  , 8)),
			 4 => std_logic_vector(to_unsigned(  124  , 8)),
			 5 => std_logic_vector(to_unsigned(  128  , 8)),
			 6 => std_logic_vector(to_unsigned(  125  , 8)),
			 7 => std_logic_vector(to_unsigned(  122  , 8)),
                         others => (others =>'0'));

signal RAM4: ram_type := (
			  0 => std_logic_vector(to_unsigned(  2  , 8)),
			 1 => std_logic_vector(to_unsigned(  3  , 8)),
			 2 => std_logic_vector(to_unsigned(  100  , 8)),
			 3 => std_logic_vector(to_unsigned(  99  , 8)),
			 4 => std_logic_vector(to_unsigned(  100  , 8)),
			 5 => std_logic_vector(to_unsigned(  106  , 8)),
			 6 => std_logic_vector(to_unsigned(  105  , 8)),
			 7 => std_logic_vector(to_unsigned(  99  , 8)),
                         others => (others =>'0'));

signal RAM5: ram_type := (
			  0 => std_logic_vector(to_unsigned(  2  , 8)),
			 1 => std_logic_vector(to_unsigned(  3  , 8)),
			 2 => std_logic_vector(to_unsigned(  110  , 8)),
			 3 => std_logic_vector(to_unsigned(  115  , 8)),
			 4 => std_logic_vector(to_unsigned(  124  , 8)),
			 5 => std_logic_vector(to_unsigned(  110  , 8)),
			 6 => std_logic_vector(to_unsigned(  111  , 8)),
			 7 => std_logic_vector(to_unsigned(  120  , 8)),
                         others => (others =>'0'));

signal RAM6: ram_type := (
			  0 => std_logic_vector(to_unsigned(  2  , 8)),
			 1 => std_logic_vector(to_unsigned(  3  , 8)),
			 2 => std_logic_vector(to_unsigned(  110  , 8)),
			 3 => std_logic_vector(to_unsigned(  115  , 8)),
			 4 => std_logic_vector(to_unsigned(  125  , 8)),
			 5 => std_logic_vector(to_unsigned(  110  , 8)),
			 6 => std_logic_vector(to_unsigned(  111  , 8)),
			 7 => std_logic_vector(to_unsigned(  120  , 8)),
                         others => (others =>'0'));

signal RAM7: ram_type := (
			  0 => std_logic_vector(to_unsigned(  2  , 8)),
			 1 => std_logic_vector(to_unsigned(  3  , 8)),
			 2 => std_logic_vector(to_unsigned(  200  , 8)),
			 3 => std_logic_vector(to_unsigned(  199  , 8)),
			 4 => std_logic_vector(to_unsigned(  170  , 8)),
			 5 => std_logic_vector(to_unsigned(  177  , 8)),
			 6 => std_logic_vector(to_unsigned(  180  , 8)),
			 7 => std_logic_vector(to_unsigned(  171  , 8)),
                         others => (others =>'0'));

signal RAM8: ram_type := (
			  0 => std_logic_vector(to_unsigned(  2  , 8)),
			 1 => std_logic_vector(to_unsigned(  3  , 8)),
			 2 => std_logic_vector(to_unsigned(  201  , 8)),
			 3 => std_logic_vector(to_unsigned(  199  , 8)),
			 4 => std_logic_vector(to_unsigned(  170  , 8)),
			 5 => std_logic_vector(to_unsigned(  177  , 8)),
			 6 => std_logic_vector(to_unsigned(  180  , 8)),
			 7 => std_logic_vector(to_unsigned(  171  , 8)),
                         others => (others =>'0'));

signal RAM9: ram_type := (
			  0 => std_logic_vector(to_unsigned(  2  , 8)),
			 1 => std_logic_vector(to_unsigned(  3  , 8)),
			 2 => std_logic_vector(to_unsigned(  220  , 8)),
			 3 => std_logic_vector(to_unsigned(  170  , 8)),
			 4 => std_logic_vector(to_unsigned(  200  , 8)),
			 5 => std_logic_vector(to_unsigned(  190  , 8)),
			 6 => std_logic_vector(to_unsigned(  187  , 8)),
			 7 => std_logic_vector(to_unsigned(  158  , 8)),
                         others => (others =>'0'));

signal RAM10: ram_type := (
			  0 => std_logic_vector(to_unsigned(  2  , 8)),
			 1 => std_logic_vector(to_unsigned(  3  , 8)),
			 2 => std_logic_vector(to_unsigned(  221  , 8)),
			 3 => std_logic_vector(to_unsigned(  170  , 8)),
			 4 => std_logic_vector(to_unsigned(  200  , 8)),
			 5 => std_logic_vector(to_unsigned(  190  , 8)),
			 6 => std_logic_vector(to_unsigned(  187  , 8)),
			 7 => std_logic_vector(to_unsigned(  158  , 8)),
                         others => (others =>'0'));

signal RAM11: ram_type := (
			  0 => std_logic_vector(to_unsigned(  2  , 8)),
			 1 => std_logic_vector(to_unsigned(  3  , 8)),
			 2 => std_logic_vector(to_unsigned(  230  , 8)),
			 3 => std_logic_vector(to_unsigned(  104  , 8)),
			 4 => std_logic_vector(to_unsigned(  150  , 8)),
			 5 => std_logic_vector(to_unsigned(  200  , 8)),
			 6 => std_logic_vector(to_unsigned(  170  , 8)),
			 7 => std_logic_vector(to_unsigned(  130  , 8)),
                         others => (others =>'0'));

signal RAM12: ram_type := (
			  0 => std_logic_vector(to_unsigned(  2  , 8)),
			 1 => std_logic_vector(to_unsigned(  3  , 8)),
			 2 => std_logic_vector(to_unsigned(  231  , 8)),
			 3 => std_logic_vector(to_unsigned(  104  , 8)),
			 4 => std_logic_vector(to_unsigned(  150  , 8)),
			 5 => std_logic_vector(to_unsigned(  200  , 8)),
			 6 => std_logic_vector(to_unsigned(  170  , 8)),
			 7 => std_logic_vector(to_unsigned(  130  , 8)),
                         others => (others =>'0'));

signal RAM13: ram_type := (
			  0 => std_logic_vector(to_unsigned(  2  , 8)),
			 1 => std_logic_vector(to_unsigned(  3  , 8)),
			 2 => std_logic_vector(to_unsigned(  255  , 8)),
			 3 => std_logic_vector(to_unsigned(  140  , 8)),
			 4 => std_logic_vector(to_unsigned(  7  , 8)),
			 5 => std_logic_vector(to_unsigned(  1  , 8)),
			 6 => std_logic_vector(to_unsigned(  200  , 8)),
			 7 => std_logic_vector(to_unsigned(  66  , 8)),
                         others => (others =>'0'));

signal RAM14: ram_type := (
               0 => std_logic_vector(to_unsigned(  2  , 8)),
              1 => std_logic_vector(to_unsigned(  3  , 8)),
              2 => std_logic_vector(to_unsigned(  255  , 8)),
              3 => std_logic_vector(to_unsigned(  140  , 8)),
              4 => std_logic_vector(to_unsigned(  7  , 8)),
              5 => std_logic_vector(to_unsigned(  0  , 8)),
              6 => std_logic_vector(to_unsigned(  200  , 8)),
              7 => std_logic_vector(to_unsigned(  66  , 8)),
                          others => (others =>'0'));

signal RAM15: ram_type := (
                0 => std_logic_vector(to_unsigned(  2  , 8)),
               1 => std_logic_vector(to_unsigned(  3  , 8)),
               2 => std_logic_vector(to_unsigned(  255  , 8)),
               3 => std_logic_vector(to_unsigned(  255  , 8)),
               4 => std_logic_vector(to_unsigned(  255  , 8)),
               5 => std_logic_vector(to_unsigned(  255  , 8)),
               6 => std_logic_vector(to_unsigned(  255  , 8)),
               7 => std_logic_vector(to_unsigned(  255  , 8)),
                           others => (others =>'0'));
