Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Nov 21 20:34:49 2018
| Host         : WYU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FPGA_Top_timing_summary_routed.rpt -pb FPGA_Top_timing_summary_routed.pb -rpx FPGA_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : FPGA_Top
| Device       : 7a100t-fgg484
| Speed File   : -2L  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: Acquisition/AD9220Control/Ad9220Control/data_ready_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Command/AcquisitionStartStopSet/CommandOut_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Command/AcquisitionStartStopSet/CommandOut_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Command/AcquisitionStartStopSet/CommandOut_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Command/AcquisitionStartStopSet/CommandOut_reg[3]/Q (HIGH)

 There are 116 register/latch pins with no clock driven by root clock pin: Command/DaqModeSelect/CommandOut_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet3to0/CommandOut_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet3to0/CommandOut_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet3to0/CommandOut_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet3to0/CommandOut_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet7to4/CommandOut_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet7to4/CommandOut_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet7to4/CommandOut_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet7to4/CommandOut_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[100]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[101]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[102]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[103]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[104]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[105]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[106]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[107]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[108]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[109]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[110]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[111]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[112]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[113]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[114]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[115]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[116]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[117]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[118]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[119]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[120]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[121]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[122]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[123]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[124]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[125]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[126]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[127]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[128]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[129]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[130]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[131]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[132]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[133]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[134]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[135]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[136]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[137]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[138]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[139]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[140]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[141]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[142]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[143]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[144]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[145]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[146]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[147]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[148]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[149]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[150]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[151]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[152]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[153]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[154]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[155]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[156]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[157]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[158]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[159]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[160]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[161]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[162]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[163]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[164]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[165]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[166]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[167]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[168]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[169]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[170]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[171]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[172]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[173]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[174]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[175]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[176]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[177]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[178]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[179]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[180]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[181]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[182]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[183]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[184]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[185]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[186]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[187]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[188]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[189]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[190]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[191]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[192]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[193]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[194]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[195]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[196]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[197]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[198]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[199]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[200]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[201]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[202]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[203]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[204]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[205]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[206]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[207]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[208]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[209]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[210]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[211]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[212]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[213]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[214]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[215]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[216]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[217]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[218]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[219]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[220]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[221]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[222]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[223]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[224]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[225]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[226]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[227]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[228]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[229]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[230]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[231]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[232]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[233]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[234]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[235]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[236]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[237]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[238]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[239]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[240]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[241]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[242]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[243]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[244]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[245]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[246]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[247]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[248]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[249]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[250]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[251]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[252]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[253]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[254]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[255]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[64]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[65]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[66]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[67]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[68]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[69]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[70]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[71]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[72]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[73]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[74]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[75]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[76]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[77]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[78]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[79]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[80]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[81]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[82]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[83]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[84]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[85]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[86]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[87]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[88]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[89]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[90]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[91]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[92]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[93]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[94]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[95]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[96]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[97]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[98]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[99]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain1/ReadOnChipRam/parallel_data_en_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain2/ReadOnChipRam/parallel_data_en_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain3/ReadOnChipRam/parallel_data_en_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain4/ReadOnChipRam/parallel_data_en_reg/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: TriggerSwitcher/TriggerExternal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 348 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 69 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.400        0.000                      0                20529        0.037        0.000                      0                20445        4.500        0.000                       0                  9882  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
CLKOUT           {0.000 10.417}       20.833          48.001          
Clk40M           {0.000 12.500}       25.000          40.000          
  ClockFeedback  {0.000 25.000}       50.000          20.000          
  Mmcm100M       {0.000 5.000}        10.000          100.000         
  Mmcm40M        {0.000 12.500}       25.000          40.000          
  Mmcm5M         {0.000 100.000}      200.000         5.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLKOUT                 6.667        0.000                      0                  361        0.116        0.000                      0                  361        9.562        0.000                       0                   207  
Clk40M                                                                                                                                                             7.500        0.000                       0                     1  
  ClockFeedback                                                                                                                                                   48.751        0.000                       0                     2  
  Mmcm100M             5.590        0.000                      0                  256        0.166        0.000                      0                  256        4.500        0.000                       0                   262  
  Mmcm40M              3.110        0.000                      0                17373        0.037        0.000                      0                17373       11.646        0.000                       0                  8999  
  Mmcm5M              96.573        0.000                      0                  585        0.106        0.000                      0                  585       13.360        0.000                       0                   411  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
Mmcm40M       CLKOUT              0.403        0.000                      0                   19        0.130        0.000                      0                    1  
Mmcm40M       Mmcm100M            0.632        0.000                      0                    1        0.975        0.000                      0                    1  
CLKOUT        Mmcm40M             0.400        0.000                      0                   19        1.480        0.000                      0                    1  
Mmcm100M      Mmcm40M             1.052        0.000                      0                    3        0.174        0.000                      0                    3  
Mmcm5M        Mmcm40M            21.063        0.000                      0                   30        0.150        0.000                      0                    6  
Mmcm40M       Mmcm5M             20.906        0.000                      0                   73        0.162        0.000                      0                   49  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  Mmcm40M            Mmcm100M                 1.727        0.000                      0                  256        0.483        0.000                      0                  256  
**async_default**  Mmcm40M            Mmcm40M                 17.270        0.000                      0                 1562        0.666        0.000                      0                 1562  
**async_default**  Mmcm40M            Mmcm5M                  21.017        0.000                      0                   33        0.396        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT
  To Clock:  CLKOUT

Setup :            0  Failing Endpoints,  Worst Slack        6.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.667ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FSM_onehot_State_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        2.361ns  (logic 0.589ns (24.948%)  route 1.772ns (75.052%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.366ns = ( 25.199 - 20.833 ) 
    Source Clock Delay      (SCD):    5.910ns = ( 16.327 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.899    15.530    IFCLK_OBUF
    SLICE_X63Y110        LUT1 (Prop_lut1_I0_O)        0.105    15.635 r  UsbDataFifo_i_3/O
                         net (fo=15, routed)          0.692    16.327    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X67Y114        FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y114        FDSE (Prop_fdse_C_Q)         0.379    16.706 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=4, routed)           1.455    18.160    usb_cy7c68013A/in_from_ext_fifo_empty
    SLICE_X77Y127        LUT6 (Prop_lut6_I1_O)        0.105    18.265 r  usb_cy7c68013A/FSM_onehot_State[0]_i_2/O
                         net (fo=1, routed)           0.317    18.583    usb_cy7c68013A/FSM_onehot_State[0]_i_2_n_0
    SLICE_X77Y127        LUT4 (Prop_lut4_I2_O)        0.105    18.688 r  usb_cy7c68013A/FSM_onehot_State[0]_i_1/O
                         net (fo=1, routed)           0.000    18.688    usb_cy7c68013A/FSM_onehot_State[0]_i_1_n_0
    SLICE_X77Y127        FDRE                                         r  usb_cy7c68013A/FSM_onehot_State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.310    25.199    usb_cy7c68013A/IFCLK
    SLICE_X77Y127        FDRE                                         r  usb_cy7c68013A/FSM_onehot_State_reg[0]/C
                         clock pessimism              0.159    25.358    
                         clock uncertainty           -0.035    25.322    
    SLICE_X77Y127        FDRE (Setup_fdre_C_D)        0.032    25.354    usb_cy7c68013A/FSM_onehot_State_reg[0]
  -------------------------------------------------------------------
                         required time                         25.354    
                         arrival time                         -18.688    
  -------------------------------------------------------------------
                         slack                                  6.667    

Slack (MET) :             6.975ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        3.367ns  (logic 2.230ns (66.224%)  route 1.137ns (33.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 25.206 - 20.833 ) 
    Source Clock Delay      (SCD):    4.682ns = ( 15.099 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.468    15.099    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X2Y21         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125    17.224 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.137    18.362    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[16]
    SLICE_X72Y112        LUT3 (Prop_lut3_I0_O)        0.105    18.467 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[0]_INST_0/O
                         net (fo=1, routed)           0.000    18.467    usb_cy7c68013A/in_from_ext_fifo_dout[0]
    SLICE_X72Y112        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.317    25.206    usb_cy7c68013A/IFCLK
    SLICE_X72Y112        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[8]/C
                         clock pessimism              0.241    25.447    
                         clock uncertainty           -0.035    25.411    
    SLICE_X72Y112        FDRE (Setup_fdre_C_D)        0.030    25.441    usb_cy7c68013A/FD_BUS_OUT_reg[8]
  -------------------------------------------------------------------
                         required time                         25.441    
                         arrival time                         -18.467    
  -------------------------------------------------------------------
                         slack                                  6.975    

Slack (MET) :             7.003ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        3.323ns  (logic 2.230ns (67.113%)  route 1.093ns (32.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 25.135 - 20.833 ) 
    Source Clock Delay      (SCD):    4.612ns = ( 15.029 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.398    15.029    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X1Y21         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.125    17.154 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.093    18.247    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[28]
    SLICE_X65Y110        LUT3 (Prop_lut3_I0_O)        0.105    18.352 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0/O
                         net (fo=1, routed)           0.000    18.352    usb_cy7c68013A/in_from_ext_fifo_dout[12]
    SLICE_X65Y110        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.246    25.135    usb_cy7c68013A/IFCLK
    SLICE_X65Y110        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[4]/C
                         clock pessimism              0.224    25.359    
                         clock uncertainty           -0.035    25.323    
    SLICE_X65Y110        FDRE (Setup_fdre_C_D)        0.032    25.355    usb_cy7c68013A/FD_BUS_OUT_reg[4]
  -------------------------------------------------------------------
                         required time                         25.355    
                         arrival time                         -18.352    
  -------------------------------------------------------------------
                         slack                                  7.003    

Slack (MET) :             7.104ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        3.220ns  (logic 2.230ns (69.257%)  route 0.990ns (30.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 25.135 - 20.833 ) 
    Source Clock Delay      (SCD):    4.612ns = ( 15.029 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.398    15.029    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X1Y21         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.125    17.154 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           0.990    18.144    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[26]
    SLICE_X65Y110        LUT3 (Prop_lut3_I0_O)        0.105    18.249 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[10]_INST_0/O
                         net (fo=1, routed)           0.000    18.249    usb_cy7c68013A/in_from_ext_fifo_dout[10]
    SLICE_X65Y110        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.246    25.135    usb_cy7c68013A/IFCLK
    SLICE_X65Y110        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[2]/C
                         clock pessimism              0.224    25.359    
                         clock uncertainty           -0.035    25.323    
    SLICE_X65Y110        FDRE (Setup_fdre_C_D)        0.030    25.353    usb_cy7c68013A/FD_BUS_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         25.353    
                         arrival time                         -18.249    
  -------------------------------------------------------------------
                         slack                                  7.104    

Slack (MET) :             7.109ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        3.236ns  (logic 2.230ns (68.919%)  route 1.006ns (31.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 25.206 - 20.833 ) 
    Source Clock Delay      (SCD):    4.682ns = ( 15.099 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.468    15.099    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X2Y21         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.125    17.224 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.006    18.230    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[22]
    SLICE_X72Y112        LUT3 (Prop_lut3_I0_O)        0.105    18.335 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[6]_INST_0/O
                         net (fo=1, routed)           0.000    18.335    usb_cy7c68013A/in_from_ext_fifo_dout[6]
    SLICE_X72Y112        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.317    25.206    usb_cy7c68013A/IFCLK
    SLICE_X72Y112        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[14]/C
                         clock pessimism              0.241    25.447    
                         clock uncertainty           -0.035    25.411    
    SLICE_X72Y112        FDRE (Setup_fdre_C_D)        0.033    25.444    usb_cy7c68013A/FD_BUS_OUT_reg[14]
  -------------------------------------------------------------------
                         required time                         25.444    
                         arrival time                         -18.335    
  -------------------------------------------------------------------
                         slack                                  7.109    

Slack (MET) :             7.110ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        3.233ns  (logic 2.230ns (68.973%)  route 1.003ns (31.027%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.374ns = ( 25.207 - 20.833 ) 
    Source Clock Delay      (SCD):    4.682ns = ( 15.099 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.468    15.099    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X2Y21         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      2.125    17.224 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           1.003    18.228    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[24]
    SLICE_X72Y110        LUT3 (Prop_lut3_I0_O)        0.105    18.333 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[8]_INST_0/O
                         net (fo=1, routed)           0.000    18.333    usb_cy7c68013A/in_from_ext_fifo_dout[8]
    SLICE_X72Y110        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.318    25.207    usb_cy7c68013A/IFCLK
    SLICE_X72Y110        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[0]/C
                         clock pessimism              0.241    25.448    
                         clock uncertainty           -0.035    25.412    
    SLICE_X72Y110        FDRE (Setup_fdre_C_D)        0.030    25.442    usb_cy7c68013A/FD_BUS_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         25.442    
                         arrival time                         -18.333    
  -------------------------------------------------------------------
                         slack                                  7.110    

Slack (MET) :             7.131ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        3.249ns  (logic 2.240ns (68.934%)  route 1.009ns (31.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns = ( 25.206 - 20.833 ) 
    Source Clock Delay      (SCD):    4.682ns = ( 15.099 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.468    15.099    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X2Y21         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.125    17.224 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.009    18.234    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[19]
    SLICE_X72Y112        LUT3 (Prop_lut3_I0_O)        0.115    18.349 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[3]_INST_0/O
                         net (fo=1, routed)           0.000    18.349    usb_cy7c68013A/in_from_ext_fifo_dout[3]
    SLICE_X72Y112        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.317    25.206    usb_cy7c68013A/IFCLK
    SLICE_X72Y112        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[11]/C
                         clock pessimism              0.241    25.447    
                         clock uncertainty           -0.035    25.411    
    SLICE_X72Y112        FDRE (Setup_fdre_C_D)        0.069    25.480    usb_cy7c68013A/FD_BUS_OUT_reg[11]
  -------------------------------------------------------------------
                         required time                         25.480    
                         arrival time                         -18.349    
  -------------------------------------------------------------------
                         slack                                  7.131    

Slack (MET) :             7.134ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        3.229ns  (logic 2.243ns (69.466%)  route 0.986ns (30.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 25.135 - 20.833 ) 
    Source Clock Delay      (SCD):    4.612ns = ( 15.029 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.398    15.029    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X1Y21         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.125    17.154 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           0.986    18.140    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[31]
    SLICE_X65Y110        LUT3 (Prop_lut3_I0_O)        0.118    18.258 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[15]_INST_0/O
                         net (fo=1, routed)           0.000    18.258    usb_cy7c68013A/in_from_ext_fifo_dout[15]
    SLICE_X65Y110        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.246    25.135    usb_cy7c68013A/IFCLK
    SLICE_X65Y110        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[7]/C
                         clock pessimism              0.224    25.359    
                         clock uncertainty           -0.035    25.323    
    SLICE_X65Y110        FDRE (Setup_fdre_C_D)        0.069    25.392    usb_cy7c68013A/FD_BUS_OUT_reg[7]
  -------------------------------------------------------------------
                         required time                         25.392    
                         arrival time                         -18.258    
  -------------------------------------------------------------------
                         slack                                  7.134    

Slack (MET) :             7.136ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        3.190ns  (logic 2.230ns (69.900%)  route 0.960ns (30.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 25.135 - 20.833 ) 
    Source Clock Delay      (SCD):    4.612ns = ( 15.029 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.398    15.029    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X1Y21         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.125    17.154 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           0.960    18.115    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[30]
    SLICE_X65Y110        LUT3 (Prop_lut3_I0_O)        0.105    18.220 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[14]_INST_0/O
                         net (fo=1, routed)           0.000    18.220    usb_cy7c68013A/in_from_ext_fifo_dout[14]
    SLICE_X65Y110        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.246    25.135    usb_cy7c68013A/IFCLK
    SLICE_X65Y110        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[6]/C
                         clock pessimism              0.224    25.359    
                         clock uncertainty           -0.035    25.323    
    SLICE_X65Y110        FDRE (Setup_fdre_C_D)        0.032    25.355    usb_cy7c68013A/FD_BUS_OUT_reg[6]
  -------------------------------------------------------------------
                         required time                         25.355    
                         arrival time                         -18.220    
  -------------------------------------------------------------------
                         slack                                  7.136    

Slack (MET) :             7.143ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        3.223ns  (logic 2.244ns (69.629%)  route 0.979ns (30.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 25.135 - 20.833 ) 
    Source Clock Delay      (SCD):    4.609ns = ( 15.026 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.395    15.026    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X1Y22         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.125    17.151 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.979    18.130    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[13]
    SLICE_X65Y110        LUT3 (Prop_lut3_I2_O)        0.119    18.249 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[13]_INST_0/O
                         net (fo=1, routed)           0.000    18.249    usb_cy7c68013A/in_from_ext_fifo_dout[13]
    SLICE_X65Y110        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.246    25.135    usb_cy7c68013A/IFCLK
    SLICE_X65Y110        FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[5]/C
                         clock pessimism              0.224    25.359    
                         clock uncertainty           -0.035    25.323    
    SLICE_X65Y110        FDRE (Setup_fdre_C_D)        0.069    25.392    usb_cy7c68013A/FD_BUS_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                         25.392    
                         arrival time                         -18.249    
  -------------------------------------------------------------------
                         slack                                  7.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT fall@10.417ns - CLKOUT fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 12.409 - 10.417 ) 
    Source Clock Delay      (SCD):    1.477ns = ( 11.894 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    11.341 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.554    11.894    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X63Y119        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y119        FDRE (Prop_fdre_C_Q)         0.146    12.040 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/Q
                         net (fo=1, routed)           0.055    12.096    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[0]
    SLICE_X63Y119        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    11.586 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.822    12.409    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/lopt
    SLICE_X63Y119        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.514    11.894    
    SLICE_X63Y119        FDRE (Hold_fdre_C_D)         0.085    11.979    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.979    
                         arrival time                          12.096    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT fall@10.417ns - CLKOUT fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 12.418 - 10.417 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 11.900 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    11.341 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.560    11.900    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/lopt
    SLICE_X69Y111        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y111        FDRE (Prop_fdre_C_Q)         0.146    12.046 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055    12.102    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X69Y111        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    11.586 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.832    12.418    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/lopt
    SLICE_X69Y111        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C  (IS_INVERTED)
                         clock pessimism             -0.517    11.900    
    SLICE_X69Y111        FDRE (Hold_fdre_C_D)         0.083    11.983    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                        -11.983    
                         arrival time                          12.102    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT fall@10.417ns - CLKOUT fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 12.418 - 10.417 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 11.900 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    11.341 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.560    11.900    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/lopt
    SLICE_X69Y111        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y111        FDRE (Prop_fdre_C_Q)         0.146    12.046 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055    12.102    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X69Y111        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    11.586 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.832    12.418    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/lopt
    SLICE_X69Y111        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C  (IS_INVERTED)
                         clock pessimism             -0.517    11.900    
    SLICE_X69Y111        FDRE (Hold_fdre_C_D)         0.082    11.982    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                        -11.982    
                         arrival time                          12.102    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT fall@10.417ns - CLKOUT fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns = ( 12.416 - 10.417 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 11.899 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    11.341 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.559    11.899    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/lopt
    SLICE_X67Y112        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y112        FDRE (Prop_fdre_C_Q)         0.146    12.045 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055    12.101    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X67Y112        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    11.586 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.830    12.416    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/lopt
    SLICE_X67Y112        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C  (IS_INVERTED)
                         clock pessimism             -0.516    11.899    
    SLICE_X67Y112        FDRE (Hold_fdre_C_D)         0.082    11.981    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                        -11.981    
                         arrival time                          12.101    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT fall@10.417ns - CLKOUT fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns = ( 12.409 - 10.417 ) 
    Source Clock Delay      (SCD):    1.477ns = ( 11.894 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    11.341 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.554    11.894    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/lopt
    SLICE_X63Y119        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y119        FDRE (Prop_fdre_C_Q)         0.146    12.040 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    12.096    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X63Y119        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    11.586 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.822    12.409    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/lopt
    SLICE_X63Y119        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.514    11.894    
    SLICE_X63Y119        FDRE (Hold_fdre_C_D)         0.082    11.976    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.976    
                         arrival time                          12.096    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT fall@10.417ns - CLKOUT fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns = ( 12.408 - 10.417 ) 
    Source Clock Delay      (SCD):    1.476ns = ( 11.893 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    11.341 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.553    11.893    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/lopt
    SLICE_X63Y120        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y120        FDRE (Prop_fdre_C_Q)         0.146    12.039 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    12.095    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X63Y120        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    11.586 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.822    12.408    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/lopt
    SLICE_X63Y120        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.514    11.893    
    SLICE_X63Y120        FDRE (Hold_fdre_C_D)         0.082    11.975    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                        -11.975    
                         arrival time                          12.095    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT fall@10.417ns - CLKOUT fall@10.417ns)
  Data Path Delay:        0.204ns  (logic 0.146ns (71.562%)  route 0.058ns (28.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 12.418 - 10.417 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 11.900 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    11.341 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.560    11.900    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/lopt
    SLICE_X68Y111        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.146    12.046 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.058    12.104    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X68Y111        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    11.586 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.832    12.418    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/lopt
    SLICE_X68Y111        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C  (IS_INVERTED)
                         clock pessimism             -0.517    11.900    
    SLICE_X68Y111        FDRE (Hold_fdre_C_D)         0.083    11.983    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                        -11.983    
                         arrival time                          12.104    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT fall@10.417ns - CLKOUT fall@10.417ns)
  Data Path Delay:        0.204ns  (logic 0.146ns (71.562%)  route 0.058ns (28.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 12.431 - 10.417 ) 
    Source Clock Delay      (SCD):    1.499ns = ( 11.916 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    11.341 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.576    11.916    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X72Y124        FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y124        FDRE (Prop_fdre_C_Q)         0.146    12.062 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.058    12.120    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X72Y124        FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    11.586 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.845    12.431    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X72Y124        FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C  (IS_INVERTED)
                         clock pessimism             -0.514    11.916    
    SLICE_X72Y124        FDRE (Hold_fdre_C_D)         0.083    11.999    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                        -11.999    
                         arrival time                          12.120    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT fall@10.417ns - CLKOUT fall@10.417ns)
  Data Path Delay:        0.207ns  (logic 0.146ns (70.683%)  route 0.061ns (29.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 12.431 - 10.417 ) 
    Source Clock Delay      (SCD):    1.499ns = ( 11.916 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    11.341 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.576    11.916    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X72Y124        FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y124        FDRE (Prop_fdre_C_Q)         0.146    12.062 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.061    12.123    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X72Y124        FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    11.586 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.845    12.431    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X72Y124        FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C  (IS_INVERTED)
                         clock pessimism             -0.514    11.916    
    SLICE_X72Y124        FDRE (Hold_fdre_C_D)         0.085    12.001    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                        -12.001    
                         arrival time                          12.123    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT fall@10.417ns - CLKOUT fall@10.417ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.538%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns = ( 12.418 - 10.417 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 11.900 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253    10.670 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644    11.315    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    11.341 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.560    11.900    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/lopt
    SLICE_X69Y111        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y111        FDRE (Prop_fdre_C_Q)         0.146    12.046 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055    12.102    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X69Y111        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441    10.858 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.557    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    11.586 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.832    12.418    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/lopt
    SLICE_X69Y111        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C  (IS_INVERTED)
                         clock pessimism             -0.517    11.900    
    SLICE_X69Y111        FDRE (Hold_fdre_C_D)         0.078    11.978    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                        -11.978    
                         arrival time                          12.102    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { CLKOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB36_X1Y22    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB36_X1Y21    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB36_X2Y22    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB36_X2Y21    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB18_X2Y50    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.833      19.241     BUFGCTRL_X0Y18  ClockGenerator/BUFG_IFCLK/I
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X76Y124   Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X76Y124   Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         20.833      19.833     SLICE_X76Y125   Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X74Y123   Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.417      9.563      SLICE_X66Y118   UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.417      9.563      SLICE_X66Y118   UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.417      9.563      SLICE_X76Y127   Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.417      9.563      SLICE_X76Y127   Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         10.417      9.563      SLICE_X76Y127   Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         10.417      9.563      SLICE_X76Y127   Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X47Y124   usb_cy7c68013A/Acq_Start_Stop_sync1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X47Y124   usb_cy7c68013A/Acq_Start_Stop_sync1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X56Y125   usb_cy7c68013A/Acq_Start_Stop_sync2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X56Y125   usb_cy7c68013A/Acq_Start_Stop_sync2_reg/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.416      9.562      SLICE_X66Y118   UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.416      9.562      SLICE_X66Y118   UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.416      9.562      SLICE_X76Y127   Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.416      9.562      SLICE_X76Y127   Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         10.416      9.562      SLICE_X76Y127   Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         10.416      9.562      SLICE_X76Y127   Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X63Y109   UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X63Y111   UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X63Y111   UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.416      9.916      SLICE_X70Y123   Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  Clk40M
  To Clock:  Clk40M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk40M
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Clk40M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClockFeedback
  To Clock:  ClockFeedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClockFeedback
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ClockGenerator/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  Mmcm100M
  To Clock:  Mmcm100M

Setup :            0  Failing Endpoints,  Worst Slack        5.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.590ns  (required time - arrival time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.894ns (20.618%)  route 3.442ns (79.382%))
  Logic Levels:           3  (BUFG=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 15.289 - 10.000 ) 
    Source Clock Delay      (SCD):    5.438ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.351     5.438    TriggerSwitcher/SyncClk
    SLICE_X52Y107        FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDCE (Prop_fdce_C_Q)         0.379     5.817 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=3, routed)           0.759     6.576    TriggerSwitcher/TriggerExternal
    SLICE_X51Y112        LUT5 (Prop_lut5_I0_O)        0.105     6.681 r  TriggerSwitcher/BUFG_TRIGGER_i_3/O
                         net (fo=1, routed)           0.000     6.681    TriggerSwitcher/BUFG_TRIGGER_i_3_n_0
    SLICE_X51Y112        MUXF7 (Prop_muxf7_I1_O)      0.182     6.863 r  TriggerSwitcher/BUFG_TRIGGER_i_1/O
                         net (fo=1, routed)           1.046     7.909    TriggerSwitcher/TriggerSelected
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.228     8.137 r  TriggerSwitcher/BUFG_TRIGGER/O
                         net (fo=1, routed)           1.636     9.774    CommonControlSignalGenerator/HoldGen/CommandOut_reg[3][0]
    SLICE_X15Y171        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.405    15.289    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X15Y171        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/C
                         clock pessimism              0.209    15.497    
                         clock uncertainty           -0.058    15.439    
    SLICE_X15Y171        FDCE (Setup_fdce_C_D)       -0.075    15.364    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                  5.590    

Slack (MET) :             8.571ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.379ns (29.698%)  route 0.897ns (70.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 15.291 - 10.000 ) 
    Source Clock Delay      (SCD):    5.608ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.522     5.608    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X17Y170        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y170        FDCE (Prop_fdce_C_Q)         0.379     5.987 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[10]/Q
                         net (fo=2, routed)           0.897     6.885    CommonControlSignalGenerator/HoldGen/TriggerShift[10]
    SLICE_X16Y170        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.407    15.291    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X16Y170        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[11]/C
                         clock pessimism              0.294    15.584    
                         clock uncertainty           -0.058    15.526    
    SLICE_X16Y170        FDCE (Setup_fdce_C_D)       -0.070    15.456    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[11]
  -------------------------------------------------------------------
                         required time                         15.456    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                  8.571    

Slack (MET) :             8.634ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[240]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[241]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.348ns (31.102%)  route 0.771ns (68.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 15.289 - 10.000 ) 
    Source Clock Delay      (SCD):    5.602ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.516     5.602    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X15Y175        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[240]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y175        FDCE (Prop_fdce_C_Q)         0.348     5.950 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[240]/Q
                         net (fo=2, routed)           0.771     6.721    CommonControlSignalGenerator/HoldGen/TriggerShift[240]
    SLICE_X14Y177        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[241]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.405    15.289    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X14Y177        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[241]/C
                         clock pessimism              0.293    15.581    
                         clock uncertainty           -0.058    15.523    
    SLICE_X14Y177        FDCE (Setup_fdce_C_D)       -0.168    15.355    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[241]
  -------------------------------------------------------------------
                         required time                         15.355    
                         arrival time                          -6.721    
  -------------------------------------------------------------------
                         slack                                  8.634    

Slack (MET) :             8.673ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[63]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[64]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.348ns (33.689%)  route 0.685ns (66.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 15.289 - 10.000 ) 
    Source Clock Delay      (SCD):    5.609ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.523     5.609    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X19Y169        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y169        FDCE (Prop_fdce_C_Q)         0.348     5.957 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[63]/Q
                         net (fo=2, routed)           0.685     6.642    CommonControlSignalGenerator/HoldGen/TriggerShift[63]
    SLICE_X19Y171        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.405    15.289    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X19Y171        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[64]/C
                         clock pessimism              0.293    15.581    
                         clock uncertainty           -0.058    15.523    
    SLICE_X19Y171        FDCE (Setup_fdce_C_D)       -0.208    15.315    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[64]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                          -6.642    
  -------------------------------------------------------------------
                         slack                                  8.673    

Slack (MET) :             8.727ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[237]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[238]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.379ns (32.229%)  route 0.797ns (67.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.286ns = ( 15.286 - 10.000 ) 
    Source Clock Delay      (SCD):    5.602ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.516     5.602    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X13Y174        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[237]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y174        FDCE (Prop_fdce_C_Q)         0.379     5.981 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[237]/Q
                         net (fo=2, routed)           0.797     6.778    CommonControlSignalGenerator/HoldGen/TriggerShift[237]
    SLICE_X13Y174        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[238]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.402    15.286    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X13Y174        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[238]/C
                         clock pessimism              0.317    15.602    
                         clock uncertainty           -0.058    15.544    
    SLICE_X13Y174        FDCE (Setup_fdce_C_D)       -0.039    15.505    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[238]
  -------------------------------------------------------------------
                         required time                         15.505    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                  8.727    

Slack (MET) :             8.732ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[198]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[199]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.348ns (36.333%)  route 0.610ns (63.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.292ns = ( 15.292 - 10.000 ) 
    Source Clock Delay      (SCD):    5.609ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.523     5.609    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X15Y169        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[198]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y169        FDCE (Prop_fdce_C_Q)         0.348     5.957 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[198]/Q
                         net (fo=2, routed)           0.610     6.567    CommonControlSignalGenerator/HoldGen/TriggerShift[198]
    SLICE_X17Y169        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[199]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.408    15.292    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X17Y169        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[199]/C
                         clock pessimism              0.276    15.567    
                         clock uncertainty           -0.058    15.509    
    SLICE_X17Y169        FDCE (Setup_fdce_C_D)       -0.210    15.299    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[199]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -6.567    
  -------------------------------------------------------------------
                         slack                                  8.732    

Slack (MET) :             8.737ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[87]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[88]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.348ns (34.663%)  route 0.656ns (65.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 15.291 - 10.000 ) 
    Source Clock Delay      (SCD):    5.608ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.522     5.608    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X18Y179        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y179        FDCE (Prop_fdce_C_Q)         0.348     5.956 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[87]/Q
                         net (fo=2, routed)           0.656     6.612    CommonControlSignalGenerator/HoldGen/TriggerShift[87]
    SLICE_X17Y179        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.407    15.291    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X17Y179        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[88]/C
                         clock pessimism              0.293    15.583    
                         clock uncertainty           -0.058    15.525    
    SLICE_X17Y179        FDCE (Setup_fdce_C_D)       -0.176    15.349    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[88]
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                          -6.612    
  -------------------------------------------------------------------
                         slack                                  8.737    

Slack (MET) :             8.751ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[79]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[80]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.348ns (36.976%)  route 0.593ns (63.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 15.291 - 10.000 ) 
    Source Clock Delay      (SCD):    5.606ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.520     5.606    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X19Y171        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y171        FDCE (Prop_fdce_C_Q)         0.348     5.954 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[79]/Q
                         net (fo=2, routed)           0.593     6.548    CommonControlSignalGenerator/HoldGen/TriggerShift[79]
    SLICE_X18Y179        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.407    15.291    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X18Y179        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[80]/C
                         clock pessimism              0.276    15.566    
                         clock uncertainty           -0.058    15.508    
    SLICE_X18Y179        FDCE (Setup_fdce_C_D)       -0.210    15.298    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[80]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -6.548    
  -------------------------------------------------------------------
                         slack                                  8.751    

Slack (MET) :             8.754ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[98]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[99]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.348ns (33.834%)  route 0.681ns (66.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 15.287 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.517     5.603    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X15Y173        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y173        FDCE (Prop_fdce_C_Q)         0.348     5.951 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[98]/Q
                         net (fo=2, routed)           0.681     6.632    CommonControlSignalGenerator/HoldGen/TriggerShift[98]
    SLICE_X15Y173        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[99]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.403    15.287    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X15Y173        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[99]/C
                         clock pessimism              0.317    15.603    
                         clock uncertainty           -0.058    15.545    
    SLICE_X15Y173        FDCE (Setup_fdce_C_D)       -0.159    15.386    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[99]
  -------------------------------------------------------------------
                         required time                         15.386    
                         arrival time                          -6.632    
  -------------------------------------------------------------------
                         slack                                  8.754    

Slack (MET) :             8.778ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[133]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[134]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.348ns (34.717%)  route 0.654ns (65.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 15.287 - 10.000 ) 
    Source Clock Delay      (SCD):    5.603ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.517     5.603    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X17Y173        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[133]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y173        FDCE (Prop_fdce_C_Q)         0.348     5.951 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[133]/Q
                         net (fo=2, routed)           0.654     6.606    CommonControlSignalGenerator/HoldGen/TriggerShift[133]
    SLICE_X17Y173        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[134]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.403    15.287    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X17Y173        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[134]/C
                         clock pessimism              0.317    15.603    
                         clock uncertainty           -0.058    15.545    
    SLICE_X17Y173        FDCE (Setup_fdce_C_D)       -0.161    15.384    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[134]
  -------------------------------------------------------------------
                         required time                         15.384    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                  8.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.473%)  route 0.133ns (48.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.641     1.908    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X16Y170        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y170        FDCE (Prop_fdce_C_Q)         0.141     2.049 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[14]/Q
                         net (fo=2, routed)           0.133     2.181    CommonControlSignalGenerator/HoldGen/TriggerShift[14]
    SLICE_X15Y170        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.915     2.460    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X15Y170        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[15]/C
                         clock pessimism             -0.516     1.944    
    SLICE_X15Y170        FDCE (Hold_fdce_C_D)         0.072     2.016    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.461%)  route 0.071ns (35.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.641     1.908    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X16Y170        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y170        FDCE (Prop_fdce_C_Q)         0.128     2.036 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[9]/Q
                         net (fo=2, routed)           0.071     2.106    CommonControlSignalGenerator/HoldGen/TriggerShift[9]
    SLICE_X17Y170        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.915     2.460    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X17Y170        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[10]/C
                         clock pessimism             -0.539     1.921    
    SLICE_X17Y170        FDCE (Hold_fdce_C_D)         0.017     1.938    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[254]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[255]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.774%)  route 0.116ns (45.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.641     1.908    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X15Y178        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[254]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y178        FDCE (Prop_fdce_C_Q)         0.141     2.049 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[254]/Q
                         net (fo=2, routed)           0.116     2.165    CommonControlSignalGenerator/HoldGen/TriggerShift[254]
    SLICE_X15Y177        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.913     2.458    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X15Y177        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[255]/C
                         clock pessimism             -0.537     1.921    
    SLICE_X15Y177        FDCE (Hold_fdce_C_D)         0.072     1.993    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[255]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.992%)  route 0.120ns (46.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.642     1.909    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X15Y170        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y170        FDCE (Prop_fdce_C_Q)         0.141     2.050 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[15]/Q
                         net (fo=2, routed)           0.120     2.170    CommonControlSignalGenerator/HoldGen/TriggerShift[15]
    SLICE_X14Y171        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.914     2.459    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X14Y171        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[16]/C
                         clock pessimism             -0.537     1.922    
    SLICE_X14Y171        FDCE (Hold_fdce_C_D)         0.075     1.997    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[143]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[144]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.879%)  route 0.126ns (47.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.638     1.905    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X19Y173        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[143]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y173        FDCE (Prop_fdce_C_Q)         0.141     2.046 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[143]/Q
                         net (fo=2, routed)           0.126     2.171    CommonControlSignalGenerator/HoldGen/TriggerShift[143]
    SLICE_X20Y173        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.911     2.456    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X20Y173        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[144]/C
                         clock pessimism             -0.516     1.940    
    SLICE_X20Y173        FDCE (Hold_fdce_C_D)         0.046     1.986    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[144]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[185]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[186]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.510%)  route 0.128ns (47.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.458ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.641     1.908    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X15Y172        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[185]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y172        FDCE (Prop_fdce_C_Q)         0.141     2.049 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[185]/Q
                         net (fo=2, routed)           0.128     2.176    CommonControlSignalGenerator/HoldGen/TriggerShift[185]
    SLICE_X16Y172        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[186]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.913     2.458    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X16Y172        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[186]/C
                         clock pessimism             -0.516     1.942    
    SLICE_X16Y172        FDCE (Hold_fdce_C_D)         0.047     1.989    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[186]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.716%)  route 0.125ns (43.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.642     1.909    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X14Y170        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y170        FDCE (Prop_fdce_C_Q)         0.164     2.073 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[45]/Q
                         net (fo=2, routed)           0.125     2.198    CommonControlSignalGenerator/HoldGen/TriggerShift[45]
    SLICE_X17Y170        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.915     2.460    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X17Y170        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[46]/C
                         clock pessimism             -0.516     1.944    
    SLICE_X17Y170        FDCE (Hold_fdce_C_D)         0.066     2.010    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[46]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[92]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[93]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.280%)  route 0.129ns (47.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.641     1.908    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X16Y179        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y179        FDCE (Prop_fdce_C_Q)         0.141     2.049 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[92]/Q
                         net (fo=2, routed)           0.129     2.177    CommonControlSignalGenerator/HoldGen/TriggerShift[92]
    SLICE_X16Y179        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.915     2.460    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X16Y179        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[93]/C
                         clock pessimism             -0.552     1.908    
    SLICE_X16Y179        FDCE (Hold_fdce_C_D)         0.075     1.983    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[93]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[115]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[116]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.280%)  route 0.129ns (47.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.637     1.904    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X16Y174        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y174        FDCE (Prop_fdce_C_Q)         0.141     2.045 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[115]/Q
                         net (fo=2, routed)           0.129     2.173    CommonControlSignalGenerator/HoldGen/TriggerShift[115]
    SLICE_X16Y174        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.910     2.455    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X16Y174        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[116]/C
                         clock pessimism             -0.551     1.904    
    SLICE_X16Y174        FDCE (Hold_fdce_C_D)         0.075     1.979    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[116]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[147]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[148]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.061%)  route 0.130ns (47.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.638     1.905    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X20Y173        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[147]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y173        FDCE (Prop_fdce_C_Q)         0.141     2.046 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[147]/Q
                         net (fo=2, routed)           0.130     2.175    CommonControlSignalGenerator/HoldGen/TriggerShift[147]
    SLICE_X20Y173        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[148]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.911     2.456    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X20Y173        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[148]/C
                         clock pessimism             -0.551     1.905    
    SLICE_X20Y173        FDCE (Hold_fdce_C_D)         0.075     1.980    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[148]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Mmcm100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockGenerator/MMCME2_BASE_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y19   ClockGenerator/BUFG_SyncClk/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X15Y171    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X15Y173    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[100]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X15Y173    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[101]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X15Y173    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[102]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X15Y173    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[103]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X15Y173    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[104]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y173    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[105]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y173    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[106]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y173    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[100]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y173    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[101]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y173    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[102]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y173    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[103]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y173    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[104]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y173    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[105]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y173    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[106]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y173    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[107]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y173    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[108]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y173    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[109]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y171    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y171    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y173    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[100]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y173    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[101]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y173    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[102]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y173    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[103]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X15Y173    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[104]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y173    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[105]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y173    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[106]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X12Y173    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[107]/C



---------------------------------------------------------------------------------------------------
From Clock:  Mmcm40M
  To Clock:  Mmcm40M

Setup :            0  Failing Endpoints,  Worst Slack        3.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/CounterMaxSet15to12/CommandOut_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        9.087ns  (logic 2.125ns (23.386%)  route 6.962ns (76.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 30.140 - 25.000 ) 
    Source Clock Delay      (SCD):    5.540ns = ( 18.040 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.454    18.040    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y50         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.165 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=210, routed)         6.962    27.127    Command/CounterMaxSet15to12/dout[0]
    SLICE_X33Y142        FDPE                                         r  Command/CounterMaxSet15to12/CommandOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.256    30.140    Command/CounterMaxSet15to12/Clk
    SLICE_X33Y142        FDPE                                         r  Command/CounterMaxSet15to12/CommandOut_reg[0]/C
                         clock pessimism              0.209    30.348    
                         clock uncertainty           -0.065    30.284    
    SLICE_X33Y142        FDPE (Setup_fdpe_C_D)       -0.047    30.237    Command/CounterMaxSet15to12/CommandOut_reg[0]
  -------------------------------------------------------------------
                         required time                         30.237    
                         arrival time                         -27.127    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        9.031ns  (logic 2.125ns (23.531%)  route 6.906ns (76.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 30.140 - 25.000 ) 
    Source Clock Delay      (SCD):    5.540ns = ( 18.040 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.454    18.040    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y50         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.165 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=210, routed)         6.906    27.071    Command/TriggerEfficiencyOrCountEfficiencySet/dout[0]
    SLICE_X29Y141        FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.256    30.140    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X29Y141        FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                         clock pessimism              0.209    30.348    
                         clock uncertainty           -0.065    30.284    
    SLICE_X29Y141        FDPE (Setup_fdpe_C_D)       -0.047    30.237    Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]
  -------------------------------------------------------------------
                         required time                         30.237    
                         arrival time                         -27.071    
  -------------------------------------------------------------------
                         slack                                  3.166    

Slack (MET) :             3.224ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/SetInternalSynchronousClockPeriod3to0/CommandOut_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        9.017ns  (logic 2.125ns (23.566%)  route 6.892ns (76.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 30.126 - 25.000 ) 
    Source Clock Delay      (SCD):    5.540ns = ( 18.040 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.454    18.040    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y50         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.165 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=210, routed)         6.892    27.058    Command/SetInternalSynchronousClockPeriod3to0/dout[0]
    SLICE_X57Y110        FDPE                                         r  Command/SetInternalSynchronousClockPeriod3to0/CommandOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.242    30.126    Command/SetInternalSynchronousClockPeriod3to0/Clk
    SLICE_X57Y110        FDPE                                         r  Command/SetInternalSynchronousClockPeriod3to0/CommandOut_reg[0]/C
                         clock pessimism              0.268    30.394    
                         clock uncertainty           -0.065    30.329    
    SLICE_X57Y110        FDPE (Setup_fdpe_C_D)       -0.047    30.282    Command/SetInternalSynchronousClockPeriod3to0/CommandOut_reg[0]
  -------------------------------------------------------------------
                         required time                         30.282    
                         arrival time                         -27.058    
  -------------------------------------------------------------------
                         slack                                  3.224    

Slack (MET) :             3.229ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/SetInternalSynchronousClockPeriod15to12/CommandOut_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        9.008ns  (logic 2.125ns (23.590%)  route 6.883ns (76.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns = ( 30.121 - 25.000 ) 
    Source Clock Delay      (SCD):    5.540ns = ( 18.040 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.454    18.040    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y50         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.165 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=210, routed)         6.883    27.048    Command/SetInternalSynchronousClockPeriod15to12/dout[0]
    SLICE_X57Y117        FDCE                                         r  Command/SetInternalSynchronousClockPeriod15to12/CommandOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.237    30.121    Command/SetInternalSynchronousClockPeriod15to12/Clk
    SLICE_X57Y117        FDCE                                         r  Command/SetInternalSynchronousClockPeriod15to12/CommandOut_reg[0]/C
                         clock pessimism              0.268    30.389    
                         clock uncertainty           -0.065    30.324    
    SLICE_X57Y117        FDCE (Setup_fdce_C_D)       -0.047    30.277    Command/SetInternalSynchronousClockPeriod15to12/CommandOut_reg[0]
  -------------------------------------------------------------------
                         required time                         30.277    
                         arrival time                         -27.048    
  -------------------------------------------------------------------
                         slack                                  3.229    

Slack (MET) :             3.245ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/TriggerCountMaxSet11to8/CommandOut_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.950ns  (logic 2.125ns (23.744%)  route 6.825ns (76.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 30.138 - 25.000 ) 
    Source Clock Delay      (SCD):    5.540ns = ( 18.040 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.454    18.040    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y50         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.165 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=210, routed)         6.825    26.990    Command/TriggerCountMaxSet11to8/dout[0]
    SLICE_X35Y141        FDPE                                         r  Command/TriggerCountMaxSet11to8/CommandOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.254    30.138    Command/TriggerCountMaxSet11to8/Clk
    SLICE_X35Y141        FDPE                                         r  Command/TriggerCountMaxSet11to8/CommandOut_reg[0]/C
                         clock pessimism              0.209    30.346    
                         clock uncertainty           -0.065    30.282    
    SLICE_X35Y141        FDPE (Setup_fdpe_C_D)       -0.047    30.235    Command/TriggerCountMaxSet11to8/CommandOut_reg[0]
  -------------------------------------------------------------------
                         required time                         30.235    
                         arrival time                         -26.990    
  -------------------------------------------------------------------
                         slack                                  3.245    

Slack (MET) :             3.246ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/Dac4bit_reg[55][0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        9.135ns  (logic 2.125ns (23.263%)  route 7.010ns (76.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.293ns = ( 30.293 - 25.000 ) 
    Source Clock Delay      (SCD):    5.540ns = ( 18.040 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.454    18.040    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y50         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.165 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=210, routed)         7.010    27.175    Command/COMMAND_WORD[0]
    SLICE_X14Y168        FDCE                                         r  Command/Dac4bit_reg[55][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.409    30.293    Command/Clk
    SLICE_X14Y168        FDCE                                         r  Command/Dac4bit_reg[55][0]/C
                         clock pessimism              0.209    30.501    
                         clock uncertainty           -0.065    30.437    
    SLICE_X14Y168        FDCE (Setup_fdce_C_D)       -0.015    30.422    Command/Dac4bit_reg[55][0]
  -------------------------------------------------------------------
                         required time                         30.422    
                         arrival time                         -27.175    
  -------------------------------------------------------------------
                         slack                                  3.246    

Slack (MET) :             3.265ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/Dac4bit_reg[59][0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        9.086ns  (logic 2.125ns (23.387%)  route 6.961ns (76.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.295ns = ( 30.295 - 25.000 ) 
    Source Clock Delay      (SCD):    5.540ns = ( 18.040 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.454    18.040    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y50         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.165 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=210, routed)         6.961    27.127    Command/COMMAND_WORD[0]
    SLICE_X15Y166        FDCE                                         r  Command/Dac4bit_reg[59][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.411    30.295    Command/Clk
    SLICE_X15Y166        FDCE                                         r  Command/Dac4bit_reg[59][0]/C
                         clock pessimism              0.209    30.503    
                         clock uncertainty           -0.065    30.439    
    SLICE_X15Y166        FDCE (Setup_fdce_C_D)       -0.047    30.392    Command/Dac4bit_reg[59][0]
  -------------------------------------------------------------------
                         required time                         30.392    
                         arrival time                         -27.127    
  -------------------------------------------------------------------
                         slack                                  3.265    

Slack (MET) :             3.287ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/MaskChannel3to0/CommandOut_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        9.099ns  (logic 2.125ns (23.354%)  route 6.974ns (76.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 30.298 - 25.000 ) 
    Source Clock Delay      (SCD):    5.540ns = ( 18.040 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.454    18.040    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y50         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.165 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=210, routed)         6.974    27.140    Command/MaskChannel3to0/dout[0]
    SLICE_X12Y161        FDCE                                         r  Command/MaskChannel3to0/CommandOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.414    30.298    Command/MaskChannel3to0/Clk
    SLICE_X12Y161        FDCE                                         r  Command/MaskChannel3to0/CommandOut_reg[0]/C
                         clock pessimism              0.209    30.506    
                         clock uncertainty           -0.065    30.442    
    SLICE_X12Y161        FDCE (Setup_fdce_C_D)       -0.015    30.427    Command/MaskChannel3to0/CommandOut_reg[0]
  -------------------------------------------------------------------
                         required time                         30.427    
                         arrival time                         -27.140    
  -------------------------------------------------------------------
                         slack                                  3.287    

Slack (MET) :             3.289ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/Dac4bit_reg[62][0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        9.061ns  (logic 2.125ns (23.451%)  route 6.936ns (76.549%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 30.294 - 25.000 ) 
    Source Clock Delay      (SCD):    5.540ns = ( 18.040 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.454    18.040    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y50         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.165 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=210, routed)         6.936    27.102    Command/COMMAND_WORD[0]
    SLICE_X20Y165        FDCE                                         r  Command/Dac4bit_reg[62][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.410    30.294    Command/Clk
    SLICE_X20Y165        FDCE                                         r  Command/Dac4bit_reg[62][0]/C
                         clock pessimism              0.209    30.502    
                         clock uncertainty           -0.065    30.438    
    SLICE_X20Y165        FDCE (Setup_fdce_C_D)       -0.047    30.391    Command/Dac4bit_reg[62][0]
  -------------------------------------------------------------------
                         required time                         30.391    
                         arrival time                         -27.102    
  -------------------------------------------------------------------
                         slack                                  3.289    

Slack (MET) :             3.290ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/Dac4bit_reg[61][0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        9.060ns  (logic 2.125ns (23.455%)  route 6.935ns (76.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 30.294 - 25.000 ) 
    Source Clock Delay      (SCD):    5.540ns = ( 18.040 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.454    18.040    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y50         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.165 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=210, routed)         6.935    27.100    Command/COMMAND_WORD[0]
    SLICE_X13Y167        FDCE                                         r  Command/Dac4bit_reg[61][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.410    30.294    Command/Clk
    SLICE_X13Y167        FDCE                                         r  Command/Dac4bit_reg[61][0]/C
                         clock pessimism              0.209    30.502    
                         clock uncertainty           -0.065    30.438    
    SLICE_X13Y167        FDCE (Setup_fdce_C_D)       -0.047    30.391    Command/Dac4bit_reg[61][0]
  -------------------------------------------------------------------
                         required time                         30.391    
                         arrival time                         -27.100    
  -------------------------------------------------------------------
                         slack                                  3.290    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.818%)  route 0.242ns (63.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.585     1.851    MicrorocChain1/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X72Y136        FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y136        FDCE (Prop_fdce_C_Q)         0.141     1.992 r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[1]/Q
                         net (fo=1, routed)           0.242     2.234    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X2Y52         RAMB18E1                                     r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.890     2.435    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y52         RAMB18E1                                     r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.534     1.901    
    RAMB18_X2Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.296     2.197    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.744%)  route 0.243ns (63.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.558     1.824    MicrorocChain4/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X63Y136        FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y136        FDCE (Prop_fdce_C_Q)         0.141     1.965 r  MicrorocChain4/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[12]/Q
                         net (fo=1, routed)           0.243     2.208    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[12]
    RAMB18_X1Y52         RAMB18E1                                     r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.862     2.407    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y52         RAMB18E1                                     r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.533     1.874    
    RAMB18_X1Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.296     2.170    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.170    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.417%)  route 0.246ns (63.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.585     1.851    MicrorocChain1/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X72Y136        FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y136        FDCE (Prop_fdce_C_Q)         0.141     1.992 r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[12]/Q
                         net (fo=1, routed)           0.246     2.238    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[12]
    RAMB18_X2Y52         RAMB18E1                                     r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.890     2.435    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X2Y52         RAMB18E1                                     r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.534     1.901    
    RAMB18_X2Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.296     2.197    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[323]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[468]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.602%)  route 0.251ns (57.398%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.560     1.826    ConfigurationSelect/Clk
    SLICE_X49Y146        FDCE                                         r  ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[323]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y146        FDCE (Prop_fdce_C_Q)         0.141     1.967 r  ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[323]/Q
                         net (fo=1, routed)           0.251     2.218    MicrorocChain2/SlowControlAndReadScope/ParameterGen/MicrorocChannelDiscriminatorMask_Output[131]
    SLICE_X52Y145        LUT3 (Prop_lut3_I0_O)        0.045     2.263 r  MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[468]_i_1__0/O
                         net (fo=1, routed)           0.000     2.263    MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[468]_i_1__0_n_0
    SLICE_X52Y145        FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[468]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.827     2.372    MicrorocChain2/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X52Y145        FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[468]/C
                         clock pessimism             -0.283     2.089    
    SLICE_X52Y145        FDCE (Hold_fdce_C_D)         0.092     2.181    MicrorocChain2/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[468]
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[530]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[483]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.105%)  route 0.209ns (52.895%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.642     1.909    ConfigurationSelect/Clk
    SLICE_X51Y150        FDCE                                         r  ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[530]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y150        FDCE (Prop_fdce_C_Q)         0.141     2.050 r  ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[530]/Q
                         net (fo=1, routed)           0.209     2.258    MicrorocChain3/SlowControlAndReadScope/ParameterGen/MicrorocChannelDiscriminatorMask_Output[146]
    SLICE_X50Y149        LUT3 (Prop_lut3_I0_O)        0.045     2.303 r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[483]_i_1/O
                         net (fo=1, routed)           0.000     2.303    MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[483]_i_1_n_0
    SLICE_X50Y149        FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[483]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.830     2.374    MicrorocChain3/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X50Y149        FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[483]/C
                         clock pessimism             -0.283     2.091    
    SLICE_X50Y149        FDCE (Hold_fdce_C_D)         0.121     2.212    MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[483]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.303    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ConfigurationSelect/MicrorocCTestChannel_Output_reg[175]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[47]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.226ns (50.200%)  route 0.224ns (49.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.631     1.898    ConfigurationSelect/Clk
    SLICE_X52Y170        FDCE                                         r  ConfigurationSelect/MicrorocCTestChannel_Output_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y170        FDCE (Prop_fdce_C_Q)         0.128     2.026 r  ConfigurationSelect/MicrorocCTestChannel_Output_reg[175]/Q
                         net (fo=1, routed)           0.224     2.250    MicrorocChain3/SlowControlAndReadScope/ParameterGen/MicrorocCTestChannel_Output[47]
    SLICE_X48Y171        LUT3 (Prop_lut3_I0_O)        0.098     2.348 r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[47]_i_1/O
                         net (fo=1, routed)           0.000     2.348    MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[47]_i_1_n_0
    SLICE_X48Y171        FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.905     2.450    MicrorocChain3/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X48Y171        FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[47]/C
                         clock pessimism             -0.288     2.162    
    SLICE_X48Y171        FDCE (Hold_fdce_C_D)         0.092     2.254    MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[47]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M fall@12.500ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        0.331ns  (logic 0.167ns (50.438%)  route 0.164ns (49.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns = ( 14.911 - 12.500 ) 
    Source Clock Delay      (SCD):    1.825ns = ( 14.325 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251    12.751 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.192    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.242 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499    13.740    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    13.766 f  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.559    14.325    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y112        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDRE (Prop_fdre_C_Q)         0.167    14.492 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/Q
                         net (fo=6, routed)           0.164    14.656    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/Q[7]
    RAMB36_X1Y22         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439    12.939 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.419    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.472 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    14.016    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.045 f  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.866    14.911    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/lopt
    RAMB36_X1Y22         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.533    14.378    
    RAMB36_X1Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    14.561    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -14.561    
                         arrival time                          14.656    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB36E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M fall@12.500ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        0.331ns  (logic 0.167ns (50.438%)  route 0.164ns (49.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns = ( 14.911 - 12.500 ) 
    Source Clock Delay      (SCD):    1.825ns = ( 14.325 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251    12.751 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440    13.192    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    13.242 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499    13.740    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    13.766 f  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.559    14.325    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X62Y112        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y112        FDRE (Prop_fdre_C_Q)         0.167    14.492 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[10]/Q
                         net (fo=6, routed)           0.164    14.656    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/Q[10]
    RAMB36_X1Y22         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439    12.939 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480    13.419    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    13.472 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544    14.016    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    14.045 f  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.866    14.911    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/lopt
    RAMB36_X1Y22         RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.533    14.378    
    RAMB36_X1Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    14.561    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -14.561    
                         arrival time                          14.656    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[576]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[337]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.399%)  route 0.263ns (58.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.457ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.640     1.907    ConfigurationSelect/Clk
    SLICE_X48Y160        FDCE                                         r  ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[576]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y160        FDCE (Prop_fdce_C_Q)         0.141     2.048 r  ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[576]/Q
                         net (fo=1, routed)           0.263     2.311    MicrorocChain4/SlowControlAndReadScope/ParameterGen/MicrorocChannelDiscriminatorMask_Output[0]
    SLICE_X55Y161        LUT3 (Prop_lut3_I0_O)        0.045     2.356 r  MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[337]_i_1__2/O
                         net (fo=1, routed)           0.000     2.356    MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[337]_i_1__2_n_0
    SLICE_X55Y161        FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[337]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.912     2.457    MicrorocChain4/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X55Y161        FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[337]/C
                         clock pessimism             -0.288     2.169    
    SLICE_X55Y161        FDCE (Hold_fdce_C_D)         0.091     2.260    MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[337]
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.339%)  route 0.295ns (67.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.558     1.824    MicrorocChain3/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X63Y134        FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y134        FDCE (Prop_fdce_C_Q)         0.141     1.965 r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[1]/Q
                         net (fo=1, routed)           0.295     2.260    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB18_X1Y50         RAMB18E1                                     r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.856     2.401    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X1Y50         RAMB18E1                                     r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.533     1.868    
    RAMB18_X1Y50         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[1])
                                                      0.296     2.164    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Mmcm40M
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { ClockGenerator/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB18_X1Y54     Acquisition/MicrorocSCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB18_X1Y54     Acquisition/MicrorocSCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X1Y22     UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB36_X1Y21     UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y44     Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y44     Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y45     Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y45     Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y46     Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y46     Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X62Y124    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X62Y124    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X80Y136    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X80Y136    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X66Y131    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X66Y131    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X66Y124    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X76Y129    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X76Y129    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X66Y119    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X34Y108    Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X34Y108    Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X14Y126    Acquisition/AcquisitionDataSwitcher/MicrorocChain4DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X66Y124    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X66Y119    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X66Y119    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X34Y110    Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X80Y136    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X80Y136    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X50Y133    Acquisition/MicrorocSCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Mmcm5M
  To Clock:  Mmcm5M

Setup :            0  Failing Endpoints,  Worst Slack       96.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.573ns  (required time - arrival time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.328ns  (logic 2.230ns (67.002%)  route 1.098ns (32.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 205.114 - 200.000 ) 
    Source Clock Delay      (SCD):    5.470ns = ( 105.470 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.384   105.470    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X1Y50         RAMB18E1                                     r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125   107.595 r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.098   108.694    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/dout[0]
    SLICE_X60Y125        LUT2 (Prop_lut2_I0_O)        0.105   108.799 r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[0]_i_1/O
                         net (fo=1, routed)           0.000   108.799    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[0]
    SLICE_X60Y125        FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.230   205.114    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/CLK
    SLICE_X60Y125        FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[0]/C
                         clock pessimism              0.268   205.382    
                         clock uncertainty           -0.085   205.297    
    SLICE_X60Y125        FDCE (Setup_fdce_C_D)        0.074   205.371    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[0]
  -------------------------------------------------------------------
                         required time                        205.371    
                         arrival time                        -108.799    
  -------------------------------------------------------------------
                         slack                                 96.573    

Slack (MET) :             96.575ns  (required time - arrival time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.288ns  (logic 2.230ns (67.829%)  route 1.058ns (32.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 205.124 - 200.000 ) 
    Source Clock Delay      (SCD):    5.476ns = ( 105.476 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.390   105.476    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X1Y52         RAMB18E1                                     r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.125   107.601 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           1.058   108.659    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/dout[12]
    SLICE_X64Y131        LUT4 (Prop_lut4_I3_O)        0.105   108.764 r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[12]_i_1__0/O
                         net (fo=1, routed)           0.000   108.764    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[12]_i_1__0_n_0
    SLICE_X64Y131        FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.240   205.124    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/CLK
    SLICE_X64Y131        FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[12]/C
                         clock pessimism              0.268   205.392    
                         clock uncertainty           -0.085   205.307    
    SLICE_X64Y131        FDCE (Setup_fdce_C_D)        0.032   205.339    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[12]
  -------------------------------------------------------------------
                         required time                        205.339    
                         arrival time                        -108.764    
  -------------------------------------------------------------------
                         slack                                 96.575    

Slack (MET) :             96.614ns  (required time - arrival time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.285ns  (logic 2.230ns (67.886%)  route 1.055ns (32.114%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.114ns = ( 205.114 - 200.000 ) 
    Source Clock Delay      (SCD):    5.470ns = ( 105.470 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.384   105.470    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X1Y50         RAMB18E1                                     r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[11])
                                                      2.125   107.595 r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=1, routed)           1.055   108.650    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/dout[15]
    SLICE_X60Y125        LUT4 (Prop_lut4_I3_O)        0.105   108.755 r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[15]_i_2/O
                         net (fo=1, routed)           0.000   108.755    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[15]
    SLICE_X60Y125        FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.230   205.114    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/CLK
    SLICE_X60Y125        FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[15]/C
                         clock pessimism              0.268   205.382    
                         clock uncertainty           -0.085   205.297    
    SLICE_X60Y125        FDCE (Setup_fdce_C_D)        0.072   205.369    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[15]
  -------------------------------------------------------------------
                         required time                        205.369    
                         arrival time                        -108.755    
  -------------------------------------------------------------------
                         slack                                 96.614    

Slack (MET) :             96.677ns  (required time - arrival time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.203ns  (logic 2.230ns (69.632%)  route 0.973ns (30.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.199ns = ( 205.199 - 200.000 ) 
    Source Clock Delay      (SCD):    5.551ns = ( 105.551 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.465   105.551    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X2Y54         RAMB18E1                                     r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.125   107.676 r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[10]
                         net (fo=1, routed)           0.973   108.649    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/dout[6]
    SLICE_X72Y135        LUT4 (Prop_lut4_I3_O)        0.105   108.754 r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[6]_i_1__2/O
                         net (fo=1, routed)           0.000   108.754    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[6]_i_1__2_n_0
    SLICE_X72Y135        FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.315   205.199    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/CLK
    SLICE_X72Y135        FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[6]/C
                         clock pessimism              0.285   205.484    
                         clock uncertainty           -0.085   205.399    
    SLICE_X72Y135        FDCE (Setup_fdce_C_D)        0.032   205.431    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[6]
  -------------------------------------------------------------------
                         required time                        205.431    
                         arrival time                        -108.754    
  -------------------------------------------------------------------
                         slack                                 96.677    

Slack (MET) :             96.682ns  (required time - arrival time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.196ns  (logic 2.230ns (69.772%)  route 0.966ns (30.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.199ns = ( 205.199 - 200.000 ) 
    Source Clock Delay      (SCD):    5.551ns = ( 105.551 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.465   105.551    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X2Y54         RAMB18E1                                     r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y54         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125   107.676 r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           0.966   108.642    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/dout[2]
    SLICE_X73Y135        LUT4 (Prop_lut4_I3_O)        0.105   108.747 r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[2]_i_1__2/O
                         net (fo=1, routed)           0.000   108.747    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[2]_i_1__2_n_0
    SLICE_X73Y135        FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.315   205.199    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/CLK
    SLICE_X73Y135        FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[2]/C
                         clock pessimism              0.285   205.484    
                         clock uncertainty           -0.085   205.399    
    SLICE_X73Y135        FDCE (Setup_fdce_C_D)        0.030   205.429    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[2]
  -------------------------------------------------------------------
                         required time                        205.429    
                         arrival time                        -108.747    
  -------------------------------------------------------------------
                         slack                                 96.682    

Slack (MET) :             96.687ns  (required time - arrival time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.194ns  (logic 2.230ns (69.816%)  route 0.964ns (30.184%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.195ns = ( 205.195 - 200.000 ) 
    Source Clock Delay      (SCD):    5.546ns = ( 105.546 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.460   105.546    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X2Y52         RAMB18E1                                     r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.125   107.671 r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           0.964   108.635    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/dout[9]
    SLICE_X73Y130        LUT4 (Prop_lut4_I3_O)        0.105   108.740 r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[9]_i_1__1/O
                         net (fo=1, routed)           0.000   108.740    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit__0[9]
    SLICE_X73Y130        FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.311   205.195    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/CLK
    SLICE_X73Y130        FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[9]/C
                         clock pessimism              0.285   205.480    
                         clock uncertainty           -0.085   205.395    
    SLICE_X73Y130        FDCE (Setup_fdce_C_D)        0.032   205.427    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[9]
  -------------------------------------------------------------------
                         required time                        205.427    
                         arrival time                        -108.740    
  -------------------------------------------------------------------
                         slack                                 96.687    

Slack (MET) :             96.689ns  (required time - arrival time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.150ns  (logic 2.230ns (70.792%)  route 0.920ns (29.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 205.126 - 200.000 ) 
    Source Clock Delay      (SCD):    5.546ns = ( 105.546 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.460   105.546    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X2Y52         RAMB18E1                                     r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.125   107.671 r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[10]
                         net (fo=1, routed)           0.920   108.591    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/dout[6]
    SLICE_X70Y130        LUT4 (Prop_lut4_I3_O)        0.105   108.696 r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[6]_i_1__1/O
                         net (fo=1, routed)           0.000   108.696    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit__0[6]
    SLICE_X70Y130        FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.242   205.126    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/CLK
    SLICE_X70Y130        FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[6]/C
                         clock pessimism              0.268   205.394    
                         clock uncertainty           -0.085   205.309    
    SLICE_X70Y130        FDCE (Setup_fdce_C_D)        0.076   205.385    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[6]
  -------------------------------------------------------------------
                         required time                        205.385    
                         arrival time                        -108.696    
  -------------------------------------------------------------------
                         slack                                 96.689    

Slack (MET) :             96.697ns  (required time - arrival time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.140ns  (logic 2.230ns (71.024%)  route 0.910ns (28.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 205.126 - 200.000 ) 
    Source Clock Delay      (SCD):    5.546ns = ( 105.546 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.460   105.546    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X2Y52         RAMB18E1                                     r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      2.125   107.671 r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[11]
                         net (fo=1, routed)           0.910   108.581    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/dout[7]
    SLICE_X70Y130        LUT4 (Prop_lut4_I3_O)        0.105   108.686 r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[7]_i_1__1/O
                         net (fo=1, routed)           0.000   108.686    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit__0[7]
    SLICE_X70Y130        FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.242   205.126    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/CLK
    SLICE_X70Y130        FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[7]/C
                         clock pessimism              0.268   205.394    
                         clock uncertainty           -0.085   205.309    
    SLICE_X70Y130        FDCE (Setup_fdce_C_D)        0.074   205.383    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[7]
  -------------------------------------------------------------------
                         required time                        205.383    
                         arrival time                        -108.686    
  -------------------------------------------------------------------
                         slack                                 96.697    

Slack (MET) :             96.700ns  (required time - arrival time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.163ns  (logic 2.230ns (70.505%)  route 0.933ns (29.495%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 205.124 - 200.000 ) 
    Source Clock Delay      (SCD):    5.476ns = ( 105.476 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.390   105.476    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X1Y52         RAMB18E1                                     r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y52         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.125   107.601 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           0.933   108.534    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/dout[9]
    SLICE_X64Y131        LUT4 (Prop_lut4_I3_O)        0.105   108.639 r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[9]_i_1__0/O
                         net (fo=1, routed)           0.000   108.639    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[9]_i_1__0_n_0
    SLICE_X64Y131        FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.240   205.124    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/CLK
    SLICE_X64Y131        FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[9]/C
                         clock pessimism              0.268   205.392    
                         clock uncertainty           -0.085   205.307    
    SLICE_X64Y131        FDCE (Setup_fdce_C_D)        0.032   205.339    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[9]
  -------------------------------------------------------------------
                         required time                        205.339    
                         arrival time                        -108.639    
  -------------------------------------------------------------------
                         slack                                 96.700    

Slack (MET) :             96.701ns  (required time - arrival time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.224ns  (logic 2.230ns (69.175%)  route 0.994ns (30.825%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.117ns = ( 205.117 - 200.000 ) 
    Source Clock Delay      (SCD):    5.470ns = ( 105.470 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.384   105.470    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X1Y50         RAMB18E1                                     r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y50         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.125   107.595 r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           0.994   108.589    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/dout[12]
    SLICE_X62Y125        LUT4 (Prop_lut4_I3_O)        0.105   108.694 r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[12]_i_1/O
                         net (fo=1, routed)           0.000   108.694    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[12]
    SLICE_X62Y125        FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.233   205.117    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/CLK
    SLICE_X62Y125        FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[12]/C
                         clock pessimism              0.287   205.404    
                         clock uncertainty           -0.085   205.319    
    SLICE_X62Y125        FDCE (Setup_fdce_C_D)        0.076   205.395    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[12]
  -------------------------------------------------------------------
                         required time                        205.395    
                         arrival time                        -108.694    
  -------------------------------------------------------------------
                         slack                                 96.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.244ns  (logic 0.191ns (78.135%)  route 0.053ns (21.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 102.399 - 100.000 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 101.850 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.584   101.850    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X77Y131        FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y131        FDRE (Prop_fdre_C_Q)         0.146   101.996 f  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/Q
                         net (fo=1, routed)           0.053   102.050    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[1]
    SLICE_X76Y131        LUT3 (Prop_lut3_I0_O)        0.045   102.095 r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1/O
                         net (fo=1, routed)           0.000   102.095    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0
    SLICE_X76Y131        FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.855   102.399    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X76Y131        FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C  (IS_INVERTED)
                         clock pessimism             -0.536   101.863    
    SLICE_X76Y131        FDRE (Hold_fdre_C_D)         0.125   101.988    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                       -101.988    
                         arrival time                         102.095    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 102.365 - 100.000 ) 
    Source Clock Delay      (SCD):    1.818ns = ( 101.818 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.552   101.818    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X69Y127        FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y127        FDRE (Prop_fdre_C_Q)         0.146   101.964 r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/Q
                         net (fo=1, routed)           0.055   102.019    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[0]
    SLICE_X69Y127        FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.821   102.365    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X69Y127        FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.547   101.818    
    SLICE_X69Y127        FDRE (Hold_fdre_C_D)         0.085   101.903    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                       -101.903    
                         arrival time                         102.019    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns = ( 102.401 - 100.000 ) 
    Source Clock Delay      (SCD):    1.852ns = ( 101.852 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.586   101.852    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X77Y133        FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y133        FDRE (Prop_fdre_C_Q)         0.146   101.998 r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/Q
                         net (fo=1, routed)           0.055   102.053    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly
    SLICE_X77Y133        FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.857   102.401    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X77Y133        FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C  (IS_INVERTED)
                         clock pessimism             -0.549   101.852    
    SLICE_X77Y133        FDRE (Hold_fdre_C_D)         0.083   101.935    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg
  -------------------------------------------------------------------
                         required time                       -101.935    
                         arrival time                         102.053    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns = ( 102.363 - 100.000 ) 
    Source Clock Delay      (SCD):    1.816ns = ( 101.816 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.550   101.816    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y128        FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y128        FDRE (Prop_fdre_C_Q)         0.146   101.962 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055   102.017    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X61Y128        FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.819   102.363    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X61Y128        FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C  (IS_INVERTED)
                         clock pessimism             -0.547   101.816    
    SLICE_X61Y128        FDRE (Hold_fdre_C_D)         0.082   101.898    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                       -101.898    
                         arrival time                         102.017    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns = ( 102.368 - 100.000 ) 
    Source Clock Delay      (SCD):    1.820ns = ( 101.820 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.554   101.820    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X71Y130        FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y130        FDRE (Prop_fdre_C_Q)         0.146   101.966 r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055   102.021    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X71Y130        FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.824   102.368    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X71Y130        FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C  (IS_INVERTED)
                         clock pessimism             -0.548   101.820    
    SLICE_X71Y130        FDRE (Hold_fdre_C_D)         0.082   101.902    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                       -101.902    
                         arrival time                         102.021    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns = ( 102.367 - 100.000 ) 
    Source Clock Delay      (SCD):    1.819ns = ( 101.819 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.553   101.819    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X69Y129        FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y129        FDRE (Prop_fdre_C_Q)         0.146   101.965 r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055   102.020    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X69Y129        FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.823   102.367    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X69Y129        FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C  (IS_INVERTED)
                         clock pessimism             -0.548   101.819    
    SLICE_X69Y129        FDRE (Hold_fdre_C_D)         0.082   101.901    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                       -101.901    
                         arrival time                         102.020    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns = ( 102.369 - 100.000 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 101.821 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.555   101.821    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X69Y131        FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y131        FDRE (Prop_fdre_C_Q)         0.146   101.967 r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/Q
                         net (fo=1, routed)           0.055   102.022    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly
    SLICE_X69Y131        FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.825   102.369    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X69Y131        FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C  (IS_INVERTED)
                         clock pessimism             -0.548   101.821    
    SLICE_X69Y131        FDRE (Hold_fdre_C_D)         0.082   101.903    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg
  -------------------------------------------------------------------
                         required time                       -101.903    
                         arrival time                         102.022    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 102.365 - 100.000 ) 
    Source Clock Delay      (SCD):    1.818ns = ( 101.818 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.552   101.818    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X69Y127        FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y127        FDRE (Prop_fdre_C_Q)         0.146   101.964 r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055   102.019    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X69Y127        FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.821   102.365    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X69Y127        FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.547   101.818    
    SLICE_X69Y127        FDRE (Hold_fdre_C_D)         0.082   101.900    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                       -101.900    
                         arrival time                         102.019    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns = ( 102.400 - 100.000 ) 
    Source Clock Delay      (SCD):    1.851ns = ( 101.851 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.585   101.851    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X75Y132        FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y132        FDRE (Prop_fdre_C_Q)         0.146   101.997 r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055   102.052    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X75Y132        FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.856   102.400    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X75Y132        FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C  (IS_INVERTED)
                         clock pessimism             -0.549   101.851    
    SLICE_X75Y132        FDRE (Hold_fdre_C_D)         0.082   101.933    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                       -101.933    
                         arrival time                         102.052    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 102.399 - 100.000 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 101.850 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.584   101.850    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X75Y131        FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131        FDRE (Prop_fdre_C_Q)         0.146   101.996 r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055   102.051    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X75Y131        FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.855   102.399    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X75Y131        FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C  (IS_INVERTED)
                         clock pessimism             -0.549   101.850    
    SLICE_X75Y131        FDRE (Hold_fdre_C_D)         0.082   101.932    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                       -101.932    
                         arrival time                         102.051    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Mmcm5M
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { ClockGenerator/MMCME2_BASE_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         200.000     197.830    RAMB18_X2Y54     MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         200.000     197.830    RAMB18_X1Y52     MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         200.000     197.830    RAMB18_X1Y50     MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         200.000     197.830    RAMB18_X2Y52     MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         200.000     198.408    BUFGCTRL_X0Y17   ClockGenerator/BUFG_5M/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X69Y127    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X69Y127    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X69Y127    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X60Y126    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X80Y135    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X80Y135    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X66Y132    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X66Y132    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X62Y123    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X62Y123    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X70Y131    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X70Y131    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X69Y127    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X69Y127    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X80Y135    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X80Y135    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X66Y132    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X62Y123    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X66Y132    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X62Y123    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X70Y131    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X70Y131    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X44Y139    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X44Y139    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  Mmcm40M
  To Clock:  CLKOUT

Setup :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 Command/AcquisitionStartStopSet/CommandOut_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_cy7c68013A/Acq_Start_Stop_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.834ns  (CLKOUT rise@20728.834ns - Mmcm40M rise@20725.000ns)
  Data Path Delay:        2.123ns  (logic 0.748ns (35.241%)  route 1.375ns (64.759%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -1.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 20733.123 - 20728.834 ) 
    Source Clock Delay      (SCD):    5.434ns = ( 20730.434 - 20725.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)20725.000 20725.000 r  
    K4                                                0.000 20725.000 r  Clk40M (IN)
                         net (fo=0)                   0.000 20725.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415 20726.414 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065 20727.479    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077 20727.555 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449 20729.004    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081 20729.084 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.347 20730.432    Command/AcquisitionStartStopSet/Clk
    SLICE_X46Y129        FDCE                                         r  Command/AcquisitionStartStopSet/CommandOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y129        FDCE (Prop_fdce_C_Q)         0.433 20730.865 r  Command/AcquisitionStartStopSet/CommandOut_reg[2]/Q
                         net (fo=24, routed)          0.439 20731.305    MicrorocChain3/MicrorocDaq/AcquisitionStartStop[0]
    SLICE_X46Y129        LUT5 (Prop_lut5_I1_O)        0.105 20731.410 r  MicrorocChain3/MicrorocDaq/Acquisition_i_197/O
                         net (fo=1, routed)           0.494 20731.904    MicrorocChain2/MicrorocDaq/SlaveDaq_UsbStartStop_reg_0
    SLICE_X47Y124        LUT6 (Prop_lut6_I5_O)        0.105 20732.010 r  MicrorocChain2/MicrorocDaq/Acquisition_i_71/O
                         net (fo=3, routed)           0.442 20732.451    Acquisition/CommandMicrorocAcquisitionStartStop
    SLICE_X47Y124        LUT5 (Prop_lut5_I0_O)        0.105 20732.557 r  Acquisition/OutUsbStartStop_INST_0/O
                         net (fo=1, routed)           0.000 20732.557    usb_cy7c68013A/Acq_Start_Stop
    SLICE_X47Y124        FDRE                                         r  usb_cy7c68013A/Acq_Start_Stop_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge) 20728.834 20728.834 r  
    H4                                                0.000 20728.834 r  CLKOUT (IN)
                         net (fo=0)                   0.000 20728.834    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351 20730.186 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628 20731.814    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077 20731.891 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.233 20733.123    usb_cy7c68013A/IFCLK
    SLICE_X47Y124        FDRE                                         r  usb_cy7c68013A/Acq_Start_Stop_sync1_reg/C
                         clock pessimism              0.000 20733.123    
                         clock uncertainty           -0.195 20732.928    
    SLICE_X47Y124        FDRE (Setup_fdre_C_D)        0.030 20732.957    usb_cy7c68013A/Acq_Start_Stop_sync1_reg
  -------------------------------------------------------------------
                         required time                      20732.957    
                         arrival time                       -20732.555    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             24.015ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.819ns  (logic 0.353ns (43.120%)  route 0.466ns (56.880%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y124                                     0.000     0.000 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X73Y124        FDRE (Prop_fdre_C_Q)         0.353     0.353 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.466     0.819    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X74Y123        FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X74Y123        FDRE (Setup_fdre_C_D)       -0.166    24.834    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         24.834    
                         arrival time                          -0.819    
  -------------------------------------------------------------------
                         slack                                 24.015    

Slack (MET) :             24.031ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.900ns  (logic 0.384ns (42.685%)  route 0.516ns (57.315%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y126                                     0.000     0.000 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X72Y126        FDRE (Prop_fdre_C_Q)         0.384     0.384 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.516     0.900    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X72Y124        FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X72Y124        FDRE (Setup_fdre_C_D)       -0.069    24.931    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         24.931    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 24.031    

Slack (MET) :             24.079ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.852ns  (logic 0.384ns (45.058%)  route 0.468ns (54.942%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y111                                     0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X67Y111        FDRE (Prop_fdre_C_Q)         0.384     0.384 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.468     0.852    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X68Y111        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X68Y111        FDRE (Setup_fdre_C_D)       -0.069    24.931    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         24.931    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                 24.079    

Slack (MET) :             24.092ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.840ns  (logic 0.384ns (45.726%)  route 0.456ns (54.274%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y124                                     0.000     0.000 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X73Y124        FDRE (Prop_fdre_C_Q)         0.384     0.384 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.456     0.840    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X72Y124        FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X72Y124        FDRE (Setup_fdre_C_D)       -0.068    24.932    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         24.932    
                         arrival time                          -0.840    
  -------------------------------------------------------------------
                         slack                                 24.092    

Slack (MET) :             24.118ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.811ns  (logic 0.437ns (53.855%)  route 0.374ns (46.145%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y111                                     0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X70Y111        FDRE (Prop_fdre_C_Q)         0.437     0.437 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.374     0.811    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X68Y111        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X68Y111        FDRE (Setup_fdre_C_D)       -0.071    24.929    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         24.929    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                 24.118    

Slack (MET) :             24.129ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.709ns  (logic 0.353ns (49.792%)  route 0.356ns (50.208%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y114                                     0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X65Y114        FDRE (Prop_fdre_C_Q)         0.353     0.353 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.356     0.709    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[12]
    SLICE_X66Y114        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X66Y114        FDRE (Setup_fdre_C_D)       -0.162    24.838    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                         24.838    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                 24.129    

Slack (MET) :             24.142ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.787ns  (logic 0.384ns (48.806%)  route 0.403ns (51.194%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y111                                     0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X67Y111        FDRE (Prop_fdre_C_Q)         0.384     0.384 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.403     0.787    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X68Y112        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X68Y112        FDRE (Setup_fdre_C_D)       -0.071    24.929    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         24.929    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                 24.142    

Slack (MET) :             24.153ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.778ns  (logic 0.437ns (56.188%)  route 0.341ns (43.812%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y111                                     0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X70Y111        FDRE (Prop_fdre_C_Q)         0.437     0.437 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.341     0.778    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X69Y111        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X69Y111        FDRE (Setup_fdre_C_D)       -0.069    24.931    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         24.931    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                 24.153    

Slack (MET) :             24.159ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.772ns  (logic 0.384ns (49.766%)  route 0.388ns (50.234%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y111                                     0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X67Y111        FDRE (Prop_fdre_C_Q)         0.384     0.384 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.388     0.772    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X68Y111        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X68Y111        FDRE (Setup_fdre_C_D)       -0.069    24.931    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         24.931    
                         arrival time                          -0.772    
  -------------------------------------------------------------------
                         slack                                 24.159    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Command/SweepTestStartStopSet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_cy7c68013A/Acq_Start_Stop_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.678%)  route 0.401ns (68.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.546     1.812    Command/SweepTestStartStopSet/Clk
    SLICE_X53Y126        FDCE                                         r  Command/SweepTestStartStopSet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y126        FDCE (Prop_fdce_C_Q)         0.141     1.953 r  Command/SweepTestStartStopSet/CommandOut_reg[0]/Q
                         net (fo=2, routed)           0.401     2.354    Acquisition/CommandSCurveTestStartStop
    SLICE_X47Y124        LUT5 (Prop_lut5_I1_O)        0.045     2.399 r  Acquisition/OutUsbStartStop_INST_0/O
                         net (fo=1, routed)           0.000     2.399    usb_cy7c68013A/Acq_Start_Stop
    SLICE_X47Y124        FDRE                                         r  usb_cy7c68013A/Acq_Start_Stop_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.815     1.984    usb_cy7c68013A/IFCLK
    SLICE_X47Y124        FDRE                                         r  usb_cy7c68013A/Acq_Start_Stop_sync1_reg/C
                         clock pessimism              0.000     1.984    
                         clock uncertainty            0.195     2.178    
    SLICE_X47Y124        FDRE (Hold_fdre_C_D)         0.091     2.269    usb_cy7c68013A/Acq_Start_Stop_sync1_reg
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.130    





---------------------------------------------------------------------------------------------------
From Clock:  Mmcm40M
  To Clock:  Mmcm100M

Setup :            0  Failing Endpoints,  Worst Slack        0.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.975ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 Command/TriggerCoincidenceSet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        4.089ns  (logic 0.894ns (21.861%)  route 3.195ns (78.139%))
  Logic Levels:           3  (BUFG=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 35.289 - 30.000 ) 
    Source Clock Delay      (SCD):    5.439ns = ( 30.439 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.352    30.439    Command/TriggerCoincidenceSet/Clk
    SLICE_X51Y113        FDCE                                         r  Command/TriggerCoincidenceSet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y113        FDCE (Prop_fdce_C_Q)         0.379    30.818 r  Command/TriggerCoincidenceSet/CommandOut_reg[0]/Q
                         net (fo=2, routed)           0.513    31.330    TriggerSwitcher/TriggerCoincidence[0]
    SLICE_X51Y112        LUT5 (Prop_lut5_I3_O)        0.105    31.435 r  TriggerSwitcher/BUFG_TRIGGER_i_3/O
                         net (fo=1, routed)           0.000    31.435    TriggerSwitcher/BUFG_TRIGGER_i_3_n_0
    SLICE_X51Y112        MUXF7 (Prop_muxf7_I1_O)      0.182    31.617 r  TriggerSwitcher/BUFG_TRIGGER_i_1/O
                         net (fo=1, routed)           1.046    32.664    TriggerSwitcher/TriggerSelected
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.228    32.892 r  TriggerSwitcher/BUFG_TRIGGER/O
                         net (fo=1, routed)           1.636    34.528    CommonControlSignalGenerator/HoldGen/CommandOut_reg[3][0]
    SLICE_X15Y171        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.405    35.289    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X15Y171        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/C
                         clock pessimism              0.131    35.420    
                         clock uncertainty           -0.185    35.235    
    SLICE_X15Y171        FDCE (Setup_fdce_C_D)       -0.075    35.160    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         35.160    
                         arrival time                         -34.528    
  -------------------------------------------------------------------
                         slack                                  0.632    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.975ns  (arrival time - required time)
  Source:                 Command/TriggerCoincidenceSet/CommandOut_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.610ns  (logic 0.315ns (19.561%)  route 1.295ns (80.439%))
  Logic Levels:           2  (BUFG=1 MUXF7=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.557     1.823    Command/TriggerCoincidenceSet/Clk
    SLICE_X51Y111        FDCE                                         r  Command/TriggerCoincidenceSet/CommandOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y111        FDCE (Prop_fdce_C_Q)         0.141     1.964 r  Command/TriggerCoincidenceSet/CommandOut_reg[3]/Q
                         net (fo=1, routed)           0.110     2.075    TriggerSwitcher/TriggerCoincidence[3]
    SLICE_X51Y112        MUXF7 (Prop_muxf7_S_O)       0.085     2.160 r  TriggerSwitcher/BUFG_TRIGGER_i_1/O
                         net (fo=1, routed)           0.489     2.649    TriggerSwitcher/TriggerSelected
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.089     2.738 r  TriggerSwitcher/BUFG_TRIGGER/O
                         net (fo=1, routed)           0.695     3.433    CommonControlSignalGenerator/HoldGen/CommandOut_reg[3][0]
    SLICE_X15Y171        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.914     2.459    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X15Y171        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/C
                         clock pessimism             -0.231     2.228    
                         clock uncertainty            0.185     2.413    
    SLICE_X15Y171        FDCE (Hold_fdce_C_D)         0.046     2.459    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           3.433    
  -------------------------------------------------------------------
                         slack                                  0.975    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT
  To Clock:  Mmcm40M

Setup :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.480ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ExternalFifoEmptySync1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.084ns  (Mmcm40M rise@75.000ns - CLKOUT fall@72.916ns)
  Data Path Delay:        0.659ns  (logic 0.379ns (57.522%)  route 0.280ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        -0.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 80.126 - 75.000 ) 
    Source Clock Delay      (SCD):    5.910ns = ( 78.826 - 72.916 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    72.916    72.916 f  
    H4                                                0.000    72.916 f  CLKOUT (IN)
                         net (fo=0)                   0.000    72.916    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    74.333 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    76.049    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081    76.131 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         1.899    78.029    IFCLK_OBUF
    SLICE_X63Y110        LUT1 (Prop_lut1_I0_O)        0.105    78.134 r  UsbDataFifo_i_3/O
                         net (fo=15, routed)          0.692    78.826    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X67Y114        FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y114        FDSE (Prop_fdse_C_Q)         0.379    79.205 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=4, routed)           0.280    79.485    ExternalFifoEmpty_Debug
    SLICE_X67Y115        FDCE                                         r  ExternalFifoEmptySync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   75.000    75.000 r  
    K4                                                0.000    75.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    75.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    76.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    77.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    77.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    78.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    78.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.242    80.126    Clk
    SLICE_X67Y115        FDCE                                         r  ExternalFifoEmptySync1_reg/C
                         clock pessimism              0.000    80.126    
                         clock uncertainty           -0.195    79.931    
    SLICE_X67Y115        FDCE (Setup_fdce_C_D)       -0.047    79.884    ExternalFifoEmptySync1_reg
  -------------------------------------------------------------------
                         required time                         79.884    
                         arrival time                         -79.485    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             19.689ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.948ns  (logic 0.398ns (41.991%)  route 0.550ns (58.009%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113                                     0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X62Y113        FDRE (Prop_fdre_C_Q)         0.398     0.398 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.550     0.948    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[12]
    SLICE_X61Y114        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X61Y114        FDRE (Setup_fdre_C_D)       -0.196    20.637    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                         20.637    
                         arrival time                          -0.948    
  -------------------------------------------------------------------
                         slack                                 19.689    

Slack (MET) :             19.769ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.858ns  (logic 0.353ns (41.137%)  route 0.505ns (58.863%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y125                                     0.000     0.000 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X72Y125        FDRE (Prop_fdre_C_Q)         0.353     0.353 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.505     0.858    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X73Y125        FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X73Y125        FDRE (Setup_fdre_C_D)       -0.206    20.627    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         20.627    
                         arrival time                          -0.858    
  -------------------------------------------------------------------
                         slack                                 19.769    

Slack (MET) :             19.782ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.980ns  (logic 0.433ns (44.182%)  route 0.547ns (55.818%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113                                     0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X62Y113        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.547     0.980    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X59Y114        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X59Y114        FDRE (Setup_fdre_C_D)       -0.071    20.762    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         20.762    
                         arrival time                          -0.980    
  -------------------------------------------------------------------
                         slack                                 19.782    

Slack (MET) :             19.813ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.945ns  (logic 0.433ns (45.841%)  route 0.512ns (54.159%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113                                     0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X62Y113        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.512     0.945    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X63Y113        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X63Y113        FDRE (Setup_fdre_C_D)       -0.075    20.758    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         20.758    
                         arrival time                          -0.945    
  -------------------------------------------------------------------
                         slack                                 19.813    

Slack (MET) :             19.824ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.980ns  (logic 0.379ns (38.693%)  route 0.601ns (61.307%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y110                                     0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X63Y110        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.601     0.980    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X60Y115        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X60Y115        FDRE (Setup_fdre_C_D)       -0.029    20.804    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         20.804    
                         arrival time                          -0.980    
  -------------------------------------------------------------------
                         slack                                 19.824    

Slack (MET) :             19.874ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.888ns  (logic 0.384ns (43.266%)  route 0.504ns (56.734%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y125                                     0.000     0.000 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X72Y125        FDRE (Prop_fdre_C_Q)         0.384     0.384 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.504     0.888    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X73Y125        FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X73Y125        FDRE (Setup_fdre_C_D)       -0.071    20.762    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         20.762    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                 19.874    

Slack (MET) :             19.894ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.868ns  (logic 0.433ns (49.886%)  route 0.435ns (50.114%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y113                                     0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X62Y113        FDRE (Prop_fdre_C_Q)         0.433     0.433 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.435     0.868    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[11]
    SLICE_X61Y114        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X61Y114        FDRE (Setup_fdre_C_D)       -0.071    20.762    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         20.762    
                         arrival time                          -0.868    
  -------------------------------------------------------------------
                         slack                                 19.894    

Slack (MET) :             19.918ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.846ns  (logic 0.384ns (45.372%)  route 0.462ns (54.628%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y125                                     0.000     0.000 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X72Y125        FDRE (Prop_fdre_C_Q)         0.384     0.384 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.462     0.846    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X73Y125        FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X73Y125        FDRE (Setup_fdre_C_D)       -0.069    20.764    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         20.764    
                         arrival time                          -0.846    
  -------------------------------------------------------------------
                         slack                                 19.918    

Slack (MET) :             19.925ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.883ns  (logic 0.379ns (42.914%)  route 0.504ns (57.086%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y111                                     0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X63Y111        FDRE (Prop_fdre_C_Q)         0.379     0.379 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.504     0.883    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X62Y111        FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X62Y111        FDRE (Setup_fdre_C_D)       -0.025    20.808    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         20.808    
                         arrival time                          -0.883    
  -------------------------------------------------------------------
                         slack                                 19.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.480ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ExternalFifoEmptySync1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.751ns  (Mmcm40M rise@20799.998ns - CLKOUT fall@20801.750ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.924%)  route 0.136ns (49.076%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns = ( 20802.371 - 20799.998 ) 
    Source Clock Delay      (SCD):    2.089ns = ( 20803.840 - 20801.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge) 20801.750 20801.750 f  
    H4                                                0.000 20801.750 f  CLKOUT (IN)
                         net (fo=0)                   0.000 20801.750    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253 20802.004 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644 20802.648    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026 20802.674 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=192, routed)         0.781 20803.455    IFCLK_OBUF
    SLICE_X63Y110        LUT1 (Prop_lut1_I0_O)        0.045 20803.500 r  UsbDataFifo_i_3/O
                         net (fo=15, routed)          0.340 20803.840    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X67Y114        FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y114        FDSE (Prop_fdse_C_Q)         0.141 20803.980 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=4, routed)           0.136 20804.117    ExternalFifoEmpty_Debug
    SLICE_X67Y115        FDCE                                         r  ExternalFifoEmptySync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)20799.998 20799.998 r  
    K4                                                0.000 20799.998 r  Clk40M (IN)
                         net (fo=0)                   0.000 20799.998    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439 20800.438 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480 20800.918    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053 20800.971 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544 20801.514    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029 20801.543 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.828 20802.371    Clk
    SLICE_X67Y115        FDCE                                         r  ExternalFifoEmptySync1_reg/C
                         clock pessimism              0.000 20802.371    
                         clock uncertainty            0.195 20802.566    
    SLICE_X67Y115        FDCE (Hold_fdce_C_D)         0.070 20802.637    ExternalFifoEmptySync1_reg
  -------------------------------------------------------------------
                         required time                      -20802.637    
                         arrival time                       20804.117    
  -------------------------------------------------------------------
                         slack                                  1.480    





---------------------------------------------------------------------------------------------------
From Clock:  Mmcm100M
  To Clock:  Mmcm40M

Setup :            0  Failing Endpoints,  Worst Slack        1.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 TriggerSwitcher/InternalTrigger1_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm40M rise@25.000ns - Mmcm100M rise@20.000ns)
  Data Path Delay:        3.527ns  (logic 0.565ns (16.018%)  route 2.962ns (83.982%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 30.134 - 25.000 ) 
    Source Clock Delay      (SCD):    5.443ns = ( 25.443 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                     20.000    20.000 r  
    K4                                                0.000    20.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    20.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    21.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    22.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    22.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449    24.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    24.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.356    25.443    TriggerSwitcher/SyncClk
    SLICE_X49Y112        FDCE                                         r  TriggerSwitcher/InternalTrigger1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDCE (Prop_fdce_C_Q)         0.379    25.822 r  TriggerSwitcher/InternalTrigger1_reg/Q
                         net (fo=2, routed)           0.481    26.303    TriggerSwitcher/InternalTrigger1
    SLICE_X51Y112        LUT3 (Prop_lut3_I1_O)        0.105    26.408 r  TriggerSwitcher/BUFG_TRIGGER_OR_i_1/O
                         net (fo=1, routed)           0.979    27.387    TriggerSwitcher/TriggerOrInternal
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    27.468 r  TriggerSwitcher/BUFG_TRIGGER_OR/O
                         net (fo=1, routed)           1.502    28.970    CommonControlSignalGenerator/ExternalRazGen/TriggerIn_Debug
    SLICE_X33Y134        FDCE                                         r  CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.250    30.134    CommonControlSignalGenerator/ExternalRazGen/Clk
    SLICE_X33Y134        FDCE                                         r  CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg/C
                         clock pessimism              0.131    30.265    
                         clock uncertainty           -0.185    30.081    
    SLICE_X33Y134        FDCE (Setup_fdce_C_D)       -0.059    30.022    CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg
  -------------------------------------------------------------------
                         required time                         30.022    
                         arrival time                         -28.970    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.306ns  (required time - arrival time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm40M rise@25.000ns - Mmcm100M rise@20.000ns)
  Data Path Delay:        3.280ns  (logic 0.565ns (17.223%)  route 2.715ns (82.777%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 30.125 - 25.000 ) 
    Source Clock Delay      (SCD):    5.438ns = ( 25.438 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                     20.000    20.000 r  
    K4                                                0.000    20.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    20.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    21.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    22.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    22.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449    24.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    24.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.351    25.438    TriggerSwitcher/SyncClk
    SLICE_X52Y107        FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDCE (Prop_fdce_C_Q)         0.379    25.817 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=3, routed)           0.420    26.236    TriggerSwitcher/TriggerExternal
    SLICE_X52Y107        LUT2 (Prop_lut2_I0_O)        0.105    26.341 r  TriggerSwitcher/START_ACQ_i_1/O
                         net (fo=1, routed)           0.804    27.146    TriggerSwitcher/SingleStart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    27.227 r  TriggerSwitcher/SingleStart_BUFG_inst/O
                         net (fo=105, routed)         1.491    28.718    MicrorocChain1/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X39Y127        FDCE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.241    30.125    MicrorocChain1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X39Y127        FDCE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism              0.131    30.256    
                         clock uncertainty           -0.185    30.072    
    SLICE_X39Y127        FDCE (Setup_fdce_C_D)       -0.047    30.025    MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         30.025    
                         arrival time                         -28.718    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             2.839ns  (required time - arrival time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain1/MicrorocDaq/AutoDaqControl/SlowTriggerSync1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm40M rise@25.000ns - Mmcm100M rise@20.000ns)
  Data Path Delay:        1.594ns  (logic 0.503ns (31.557%)  route 1.091ns (68.443%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.118ns = ( 30.118 - 25.000 ) 
    Source Clock Delay      (SCD):    5.438ns = ( 25.438 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                     20.000    20.000 r  
    K4                                                0.000    20.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    20.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    21.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    22.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    22.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449    24.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    24.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.351    25.438    TriggerSwitcher/SyncClk
    SLICE_X52Y107        FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDCE (Prop_fdce_C_Q)         0.379    25.817 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=3, routed)           0.420    26.236    TriggerSwitcher/TriggerExternal
    SLICE_X52Y107        LUT2 (Prop_lut2_I1_O)        0.124    26.360 r  TriggerSwitcher/SlowTriggerSync1_i_1/O
                         net (fo=1, routed)           0.671    27.032    MicrorocChain1/MicrorocDaq/AutoDaqControl/SlowTrigger
    SLICE_X52Y118        FDCE                                         r  MicrorocChain1/MicrorocDaq/AutoDaqControl/SlowTriggerSync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.234    30.118    MicrorocChain1/MicrorocDaq/AutoDaqControl/Clk
    SLICE_X52Y118        FDCE                                         r  MicrorocChain1/MicrorocDaq/AutoDaqControl/SlowTriggerSync1_reg/C
                         clock pessimism              0.131    30.249    
                         clock uncertainty           -0.185    30.065    
    SLICE_X52Y118        FDCE (Setup_fdce_C_D)       -0.194    29.871    MicrorocChain1/MicrorocDaq/AutoDaqControl/SlowTriggerSync1_reg
  -------------------------------------------------------------------
                         required time                         29.871    
                         arrival time                         -27.032    
  -------------------------------------------------------------------
                         slack                                  2.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain1/MicrorocDaq/AutoDaqControl/SlowTriggerSync1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.183ns (26.874%)  route 0.498ns (73.126%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.557     1.823    TriggerSwitcher/SyncClk
    SLICE_X52Y107        FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDCE (Prop_fdce_C_Q)         0.141     1.964 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=3, routed)           0.180     2.144    TriggerSwitcher/TriggerExternal
    SLICE_X52Y107        LUT2 (Prop_lut2_I1_O)        0.042     2.186 r  TriggerSwitcher/SlowTriggerSync1_i_1/O
                         net (fo=1, routed)           0.318     2.504    MicrorocChain1/MicrorocDaq/AutoDaqControl/SlowTrigger
    SLICE_X52Y118        FDCE                                         r  MicrorocChain1/MicrorocDaq/AutoDaqControl/SlowTriggerSync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.818     2.363    MicrorocChain1/MicrorocDaq/AutoDaqControl/Clk
    SLICE_X52Y118        FDCE                                         r  MicrorocChain1/MicrorocDaq/AutoDaqControl/SlowTriggerSync1_reg/C
                         clock pessimism             -0.231     2.133    
                         clock uncertainty            0.185     2.317    
    SLICE_X52Y118        FDCE (Hold_fdce_C_D)         0.013     2.330    MicrorocChain1/MicrorocDaq/AutoDaqControl/SlowTriggerSync1_reg
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.798ns  (arrival time - required time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.212ns (15.544%)  route 1.152ns (84.456%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.557     1.823    TriggerSwitcher/SyncClk
    SLICE_X52Y107        FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDCE (Prop_fdce_C_Q)         0.141     1.964 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=3, routed)           0.180     2.144    TriggerSwitcher/TriggerExternal
    SLICE_X52Y107        LUT2 (Prop_lut2_I0_O)        0.045     2.189 r  TriggerSwitcher/START_ACQ_i_1/O
                         net (fo=1, routed)           0.361     2.550    TriggerSwitcher/SingleStart
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.576 r  TriggerSwitcher/SingleStart_BUFG_inst/O
                         net (fo=105, routed)         0.611     3.187    MicrorocChain1/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X39Y127        FDCE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.821     2.365    MicrorocChain1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X39Y127        FDCE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism             -0.231     2.135    
                         clock uncertainty            0.185     2.319    
    SLICE_X39Y127        FDCE (Hold_fdce_C_D)         0.070     2.389    MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           3.187    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 TriggerSwitcher/InternalTrigger0_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.212ns (14.913%)  route 1.210ns (85.087%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.557     1.823    TriggerSwitcher/SyncClk
    SLICE_X49Y112        FDCE                                         r  TriggerSwitcher/InternalTrigger0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y112        FDCE (Prop_fdce_C_Q)         0.141     1.964 r  TriggerSwitcher/InternalTrigger0_reg/Q
                         net (fo=3, routed)           0.130     2.094    TriggerSwitcher/InternalTrigger0
    SLICE_X51Y112        LUT3 (Prop_lut3_I2_O)        0.045     2.139 r  TriggerSwitcher/BUFG_TRIGGER_OR_i_1/O
                         net (fo=1, routed)           0.460     2.599    TriggerSwitcher/TriggerOrInternal
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.625 r  TriggerSwitcher/BUFG_TRIGGER_OR/O
                         net (fo=1, routed)           0.620     3.245    CommonControlSignalGenerator/ExternalRazGen/TriggerIn_Debug
    SLICE_X33Y134        FDCE                                         r  CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.830     2.374    CommonControlSignalGenerator/ExternalRazGen/Clk
    SLICE_X33Y134        FDCE                                         r  CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg/C
                         clock pessimism             -0.231     2.144    
                         clock uncertainty            0.185     2.328    
    SLICE_X33Y134        FDCE (Hold_fdce_C_D)         0.066     2.394    CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg
  -------------------------------------------------------------------
                         required time                         -2.394    
                         arrival time                           3.245    
  -------------------------------------------------------------------
                         slack                                  0.850    





---------------------------------------------------------------------------------------------------
From Clock:  Mmcm5M
  To Clock:  Mmcm40M

Setup :            0  Failing Endpoints,  Worst Slack       21.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.063ns  (required time - arrival time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 1.497ns (41.336%)  route 2.125ns (58.664%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 30.130 - 25.000 ) 
    Source Clock Delay      (SCD):    5.444ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.357     5.444    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X44Y136        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y136        FDCE (Prop_fdce_C_Q)         0.379     5.823 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[3]/Q
                         net (fo=2, routed)           0.682     6.505    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[3]
    SLICE_X45Y138        LUT6 (Prop_lut6_I2_O)        0.105     6.610 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_11/O
                         net (fo=1, routed)           0.000     6.610    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_11_n_0
    SLICE_X45Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.067 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.067    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_5_n_0
    SLICE_X45Y139        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.257 f  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4/CO[2]
                         net (fo=4, routed)           0.628     7.884    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4_n_1
    SLICE_X46Y138        LUT6 (Prop_lut6_I1_O)        0.261     8.145 f  Acquisition/MicrorocSCurveTest/SC_test_control/State[0]_i_4/O
                         net (fo=1, routed)           0.815     8.960    Acquisition/MicrorocSCurveTest/SC_test_control/State[0]_i_4_n_0
    SLICE_X46Y139        LUT6 (Prop_lut6_I5_O)        0.105     9.065 r  Acquisition/MicrorocSCurveTest/SC_test_control/State[0]_i_1/O
                         net (fo=1, routed)           0.000     9.065    Acquisition/MicrorocSCurveTest/SC_test_control/State[0]_i_1_n_0
    SLICE_X46Y139        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.246    30.130    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X46Y139        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[0]/C
                         clock pessimism              0.131    30.261    
                         clock uncertainty           -0.205    30.057    
    SLICE_X46Y139        FDCE (Setup_fdce_C_D)        0.072    30.129    Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[0]
  -------------------------------------------------------------------
                         required time                         30.129    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                 21.063    

Slack (MET) :             21.074ns  (required time - arrival time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 1.497ns (42.493%)  route 2.026ns (57.507%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 30.129 - 25.000 ) 
    Source Clock Delay      (SCD):    5.444ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.357     5.444    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X44Y136        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y136        FDCE (Prop_fdce_C_Q)         0.379     5.823 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[3]/Q
                         net (fo=2, routed)           0.682     6.505    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[3]
    SLICE_X45Y138        LUT6 (Prop_lut6_I2_O)        0.105     6.610 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_11/O
                         net (fo=1, routed)           0.000     6.610    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_11_n_0
    SLICE_X45Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.067 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.067    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_5_n_0
    SLICE_X45Y139        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.257 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4/CO[2]
                         net (fo=4, routed)           0.387     7.643    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4_n_1
    SLICE_X47Y138        LUT6 (Prop_lut6_I2_O)        0.261     7.904 r  Acquisition/MicrorocSCurveTest/SC_test_control/State[1]_i_5/O
                         net (fo=1, routed)           0.454     8.359    Acquisition/MicrorocSCurveTest/SC_test_control/State[1]_i_5_n_0
    SLICE_X47Y138        LUT6 (Prop_lut6_I5_O)        0.105     8.464 r  Acquisition/MicrorocSCurveTest/SC_test_control/State[1]_i_1/O
                         net (fo=1, routed)           0.503     8.967    Acquisition/MicrorocSCurveTest/SC_test_control/State[1]_i_1_n_0
    SLICE_X46Y138        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.245    30.129    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X46Y138        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[1]/C
                         clock pessimism              0.131    30.260    
                         clock uncertainty           -0.205    30.056    
    SLICE_X46Y138        FDCE (Setup_fdce_C_D)       -0.015    30.041    Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[1]
  -------------------------------------------------------------------
                         required time                         30.041    
                         arrival time                          -8.967    
  -------------------------------------------------------------------
                         slack                                 21.074    

Slack (MET) :             21.554ns  (required time - arrival time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 1.497ns (48.378%)  route 1.597ns (51.622%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 30.135 - 25.000 ) 
    Source Clock Delay      (SCD):    5.444ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.357     5.444    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X44Y136        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y136        FDCE (Prop_fdce_C_Q)         0.379     5.823 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[3]/Q
                         net (fo=2, routed)           0.682     6.505    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[3]
    SLICE_X45Y138        LUT6 (Prop_lut6_I2_O)        0.105     6.610 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_11/O
                         net (fo=1, routed)           0.000     6.610    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_11_n_0
    SLICE_X45Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.067 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.067    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_5_n_0
    SLICE_X45Y139        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.257 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4/CO[2]
                         net (fo=4, routed)           0.591     7.848    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4_n_1
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.261     8.109 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_2/O
                         net (fo=1, routed)           0.324     8.433    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_2_n_0
    SLICE_X44Y141        LUT4 (Prop_lut4_I0_O)        0.105     8.538 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_1/O
                         net (fo=1, routed)           0.000     8.538    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_1_n_0
    SLICE_X44Y141        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.251    30.135    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X44Y141        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg/C
                         clock pessimism              0.131    30.266    
                         clock uncertainty           -0.205    30.062    
    SLICE_X44Y141        FDCE (Setup_fdce_C_D)        0.030    30.092    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg
  -------------------------------------------------------------------
                         required time                         30.092    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                 21.554    

Slack (MET) :             21.816ns  (required time - arrival time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 1.497ns (52.906%)  route 1.333ns (47.094%))
  Logic Levels:           5  (CARRY4=2 LUT6=3)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 30.132 - 25.000 ) 
    Source Clock Delay      (SCD):    5.444ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.357     5.444    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X44Y136        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y136        FDCE (Prop_fdce_C_Q)         0.379     5.823 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[3]/Q
                         net (fo=2, routed)           0.682     6.505    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[3]
    SLICE_X45Y138        LUT6 (Prop_lut6_I2_O)        0.105     6.610 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_11/O
                         net (fo=1, routed)           0.000     6.610    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_11_n_0
    SLICE_X45Y138        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     7.067 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.067    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_5_n_0
    SLICE_X45Y139        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.257 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4/CO[2]
                         net (fo=4, routed)           0.277     7.533    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4_n_1
    SLICE_X46Y139        LUT6 (Prop_lut6_I3_O)        0.261     7.794 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_i_3/O
                         net (fo=1, routed)           0.374     8.168    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_i_3_n_0
    SLICE_X45Y136        LUT6 (Prop_lut6_I4_O)        0.105     8.273 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_i_1/O
                         net (fo=1, routed)           0.000     8.273    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_i_1_n_0
    SLICE_X45Y136        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.248    30.132    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X45Y136        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
                         clock pessimism              0.131    30.263    
                         clock uncertainty           -0.205    30.059    
    SLICE_X45Y136        FDCE (Setup_fdce_C_D)        0.030    30.089    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg
  -------------------------------------------------------------------
                         required time                         30.089    
                         arrival time                          -8.273    
  -------------------------------------------------------------------
                         slack                                 21.816    

Slack (MET) :             22.448ns  (required time - arrival time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConfigurationSelect/MicrorocParameterLoadDone_Output_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.484ns (21.570%)  route 1.760ns (78.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.121ns = ( 30.121 - 25.000 ) 
    Source Clock Delay      (SCD):    5.428ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.341     5.428    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/CLK
    SLICE_X64Y125        FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y125        FDCE (Prop_fdce_C_Q)         0.379     5.807 r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/Q
                         net (fo=3, routed)           1.760     7.566    ConfigurationSelect/MicrorocParameterLoadDone_Input[0]
    SLICE_X60Y131        LUT6 (Prop_lut6_I5_O)        0.105     7.671 r  ConfigurationSelect/MicrorocParameterLoadDone_Output_i_1/O
                         net (fo=1, routed)           0.000     7.671    ConfigurationSelect/MicrorocParameterLoadDone_Output_i_1_n_0
    SLICE_X60Y131        FDCE                                         r  ConfigurationSelect/MicrorocParameterLoadDone_Output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.237    30.121    ConfigurationSelect/Clk
    SLICE_X60Y131        FDCE                                         r  ConfigurationSelect/MicrorocParameterLoadDone_Output_reg/C
                         clock pessimism              0.131    30.252    
                         clock uncertainty           -0.205    30.048    
    SLICE_X60Y131        FDCE (Setup_fdce_C_D)        0.072    30.120    ConfigurationSelect/MicrorocParameterLoadDone_Output_reg
  -------------------------------------------------------------------
                         required time                         30.120    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                 22.448    

Slack (MET) :             22.856ns  (required time - arrival time)
  Source:                 Acquisition/MicrorocSCurveTest/Clk_1K_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.484ns (27.025%)  route 1.307ns (72.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 30.131 - 25.000 ) 
    Source Clock Delay      (SCD):    5.441ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.354     5.441    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X41Y133        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clk_1K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y133        FDCE (Prop_fdce_C_Q)         0.379     5.820 r  Acquisition/MicrorocSCurveTest/Clk_1K_reg/Q
                         net (fo=2, routed)           1.307     7.127    Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/Clk_1K_reg
    SLICE_X41Y134        LUT5 (Prop_lut5_I0_O)        0.105     7.232 r  Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=1, routed)           0.000     7.232    Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_Gen
    SLICE_X41Y134        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.247    30.131    Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X41Y134        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/C
                         clock pessimism              0.131    30.262    
                         clock uncertainty           -0.205    30.058    
    SLICE_X41Y134        FDCE (Setup_fdce_C_D)        0.030    30.088    Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg
  -------------------------------------------------------------------
                         required time                         30.088    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                 22.856    

Slack (MET) :             198.914ns  (required time - arrival time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        0.884ns  (logic 0.402ns (45.467%)  route 0.482ns (54.533%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y134                                     0.000     0.000 r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X74Y134        FDRE (Prop_fdre_C_Q)         0.402     0.402 r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.482     0.884    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X79Y136        FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X79Y136        FDRE (Setup_fdre_C_D)       -0.202   199.798    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        199.798    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                198.914    

Slack (MET) :             198.937ns  (required time - arrival time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        0.861ns  (logic 0.402ns (46.665%)  route 0.459ns (53.335%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y127                                     0.000     0.000 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X62Y127        FDRE (Prop_fdre_C_Q)         0.402     0.402 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.459     0.861    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X63Y127        FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X63Y127        FDRE (Setup_fdre_C_D)       -0.202   199.798    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                        199.798    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                198.937    

Slack (MET) :             198.962ns  (required time - arrival time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        0.882ns  (logic 0.402ns (45.592%)  route 0.480ns (54.408%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y122                                     0.000     0.000 r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X58Y122        FDRE (Prop_fdre_C_Q)         0.402     0.402 r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.480     0.882    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X58Y123        FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X58Y123        FDRE (Setup_fdre_C_D)       -0.156   199.844    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                        199.844    
                         arrival time                          -0.882    
  -------------------------------------------------------------------
                         slack                                198.962    

Slack (MET) :             199.005ns  (required time - arrival time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm5M'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (MaxDelay Path 200.000ns)
  Data Path Delay:        0.920ns  (logic 0.437ns (47.499%)  route 0.483ns (52.501%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 200.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y134                                     0.000     0.000 r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X74Y134        FDRE (Prop_fdre_C_Q)         0.437     0.437 r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.483     0.920    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X75Y134        FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                  200.000   200.000    
    SLICE_X75Y134        FDRE (Setup_fdre_C_D)       -0.075   199.925    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                        199.925    
                         arrival time                          -0.920    
  -------------------------------------------------------------------
                         slack                                199.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConfigurationSelect/MicrorocParameterLoadDone_Output_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.186ns (23.355%)  route 0.610ns (76.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.548     1.814    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/CLK
    SLICE_X59Y126        FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y126        FDCE (Prop_fdce_C_Q)         0.141     1.955 r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/Q
                         net (fo=3, routed)           0.610     2.566    ConfigurationSelect/MicrorocParameterLoadDone_Input[2]
    SLICE_X60Y131        LUT6 (Prop_lut6_I1_O)        0.045     2.611 r  ConfigurationSelect/MicrorocParameterLoadDone_Output_i_1/O
                         net (fo=1, routed)           0.000     2.611    ConfigurationSelect/MicrorocParameterLoadDone_Output_i_1_n_0
    SLICE_X60Y131        FDCE                                         r  ConfigurationSelect/MicrorocParameterLoadDone_Output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.822     2.366    ConfigurationSelect/Clk
    SLICE_X60Y131        FDCE                                         r  ConfigurationSelect/MicrorocParameterLoadDone_Output_reg/C
                         clock pessimism             -0.231     2.136    
                         clock uncertainty            0.205     2.340    
    SLICE_X60Y131        FDCE (Hold_fdce_C_D)         0.120     2.460    ConfigurationSelect/MicrorocParameterLoadDone_Output_reg
  -------------------------------------------------------------------
                         required time                         -2.460    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Acquisition/MicrorocSCurveTest/Clk_1K_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.186ns (24.190%)  route 0.583ns (75.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.557     1.823    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X41Y133        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clk_1K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y133        FDCE (Prop_fdce_C_Q)         0.141     1.964 r  Acquisition/MicrorocSCurveTest/Clk_1K_reg/Q
                         net (fo=2, routed)           0.583     2.547    Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/Clk_1K_reg
    SLICE_X41Y134        LUT5 (Prop_lut5_I0_O)        0.045     2.592 r  Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=1, routed)           0.000     2.592    Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_Gen
    SLICE_X41Y134        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.828     2.372    Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X41Y134        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/C
                         clock pessimism             -0.231     2.142    
                         clock uncertainty            0.205     2.346    
    SLICE_X41Y134        FDCE (Hold_fdce_C_D)         0.091     2.437    Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.495ns (57.082%)  route 0.372ns (42.918%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.560     1.826    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X44Y139        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y139        FDCE (Prop_fdce_C_Q)         0.141     1.967 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]/Q
                         net (fo=2, routed)           0.064     2.031    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]
    SLICE_X45Y139        LUT6 (Prop_lut6_I5_O)        0.045     2.076 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_8/O
                         net (fo=1, routed)           0.000     2.076    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_8_n_0
    SLICE_X45Y139        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     2.230 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4/CO[2]
                         net (fo=4, routed)           0.141     2.370    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4_n_1
    SLICE_X46Y139        LUT6 (Prop_lut6_I3_O)        0.110     2.480 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_i_3/O
                         net (fo=1, routed)           0.168     2.648    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_i_3_n_0
    SLICE_X45Y136        LUT6 (Prop_lut6_I4_O)        0.045     2.693 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_i_1/O
                         net (fo=1, routed)           0.000     2.693    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_i_1_n_0
    SLICE_X45Y136        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.826     2.371    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X45Y136        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
                         clock pessimism             -0.231     2.141    
                         clock uncertainty            0.205     2.345    
    SLICE_X45Y136        FDCE (Hold_fdce_C_D)         0.091     2.436    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg
  -------------------------------------------------------------------
                         required time                         -2.436    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.495ns (51.084%)  route 0.474ns (48.916%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.560     1.826    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X44Y139        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y139        FDCE (Prop_fdce_C_Q)         0.141     1.967 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]/Q
                         net (fo=2, routed)           0.064     2.031    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]
    SLICE_X45Y139        LUT6 (Prop_lut6_I5_O)        0.045     2.076 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_8/O
                         net (fo=1, routed)           0.000     2.076    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_8_n_0
    SLICE_X45Y139        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     2.230 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4/CO[2]
                         net (fo=4, routed)           0.264     2.494    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4_n_1
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.110     2.604 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_2/O
                         net (fo=1, routed)           0.146     2.750    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_2_n_0
    SLICE_X44Y141        LUT4 (Prop_lut4_I0_O)        0.045     2.795 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_1/O
                         net (fo=1, routed)           0.000     2.795    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_1_n_0
    SLICE_X44Y141        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.831     2.375    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X44Y141        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg/C
                         clock pessimism             -0.231     2.145    
                         clock uncertainty            0.205     2.349    
    SLICE_X44Y141        FDCE (Hold_fdce_C_D)         0.091     2.440    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg
  -------------------------------------------------------------------
                         required time                         -2.440    
                         arrival time                           2.795    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.495ns (41.347%)  route 0.702ns (58.653%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.560     1.826    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X44Y139        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y139        FDCE (Prop_fdce_C_Q)         0.141     1.967 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]/Q
                         net (fo=2, routed)           0.064     2.031    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]
    SLICE_X45Y139        LUT6 (Prop_lut6_I5_O)        0.045     2.076 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_8/O
                         net (fo=1, routed)           0.000     2.076    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_8_n_0
    SLICE_X45Y139        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     2.230 f  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4/CO[2]
                         net (fo=4, routed)           0.286     2.515    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4_n_1
    SLICE_X46Y138        LUT6 (Prop_lut6_I1_O)        0.110     2.625 f  Acquisition/MicrorocSCurveTest/SC_test_control/State[0]_i_4/O
                         net (fo=1, routed)           0.353     2.978    Acquisition/MicrorocSCurveTest/SC_test_control/State[0]_i_4_n_0
    SLICE_X46Y139        LUT6 (Prop_lut6_I5_O)        0.045     3.023 r  Acquisition/MicrorocSCurveTest/SC_test_control/State[0]_i_1/O
                         net (fo=1, routed)           0.000     3.023    Acquisition/MicrorocSCurveTest/SC_test_control/State[0]_i_1_n_0
    SLICE_X46Y139        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.829     2.373    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X46Y139        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[0]/C
                         clock pessimism             -0.231     2.143    
                         clock uncertainty            0.205     2.347    
    SLICE_X46Y139        FDCE (Hold_fdce_C_D)         0.120     2.467    Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.467    
                         arrival time                           3.023    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.495ns (42.542%)  route 0.669ns (57.458%))
  Logic Levels:           4  (CARRY4=1 LUT6=3)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.560     1.826    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X44Y139        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y139        FDCE (Prop_fdce_C_Q)         0.141     1.967 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]/Q
                         net (fo=2, routed)           0.064     2.031    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]
    SLICE_X45Y139        LUT6 (Prop_lut6_I5_O)        0.045     2.076 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_8/O
                         net (fo=1, routed)           0.000     2.076    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_i_8_n_0
    SLICE_X45Y139        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.154     2.230 r  Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4/CO[2]
                         net (fo=4, routed)           0.199     2.428    Acquisition/MicrorocSCurveTest/SC_test_control/Force_Ext_RAZ_reg_i_4_n_1
    SLICE_X47Y138        LUT6 (Prop_lut6_I2_O)        0.110     2.538 r  Acquisition/MicrorocSCurveTest/SC_test_control/State[1]_i_5/O
                         net (fo=1, routed)           0.188     2.727    Acquisition/MicrorocSCurveTest/SC_test_control/State[1]_i_5_n_0
    SLICE_X47Y138        LUT6 (Prop_lut6_I5_O)        0.045     2.772 r  Acquisition/MicrorocSCurveTest/SC_test_control/State[1]_i_1/O
                         net (fo=1, routed)           0.218     2.990    Acquisition/MicrorocSCurveTest/SC_test_control/State[1]_i_1_n_0
    SLICE_X46Y138        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.829     2.373    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X46Y138        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[1]/C
                         clock pessimism             -0.231     2.143    
                         clock uncertainty            0.205     2.347    
    SLICE_X46Y138        FDCE (Hold_fdce_C_D)         0.059     2.406    Acquisition/MicrorocSCurveTest/SC_test_control/State_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           2.990    
  -------------------------------------------------------------------
                         slack                                  0.584    





---------------------------------------------------------------------------------------------------
From Clock:  Mmcm40M
  To Clock:  Mmcm5M

Setup :            0  Failing Endpoints,  Worst Slack       20.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.906ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.655ns  (logic 0.589ns (16.115%)  route 3.066ns (83.885%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 205.126 - 200.000 ) 
    Source Clock Delay      (SCD):    5.453ns = ( 180.453 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.366   180.453    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X29Y141        FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y141        FDPE (Prop_fdpe_C_Q)         0.379   180.832 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          1.943   182.774    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X47Y134        LUT6 (Prop_lut6_I0_O)        0.105   182.879 f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          0.708   183.588    Acquisition/MicrorocSCurveTest/Clk_1K0
    SLICE_X47Y133        LUT2 (Prop_lut2_I1_O)        0.105   183.693 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[0]_i_1/O
                         net (fo=1, routed)           0.415   184.108    Acquisition/MicrorocSCurveTest/p_1_in[0]
    SLICE_X46Y133        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.242   205.126    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X46Y133        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/C
                         clock pessimism              0.131   205.257    
                         clock uncertainty           -0.205   205.053    
    SLICE_X46Y133        FDCE (Setup_fdce_C_D)       -0.039   205.014    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        205.014    
                         arrival time                        -184.108    
  -------------------------------------------------------------------
                         slack                                 20.906    

Slack (MET) :             21.146ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clk_1K_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.489ns  (logic 0.589ns (16.881%)  route 2.900ns (83.119%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.131ns = ( 205.131 - 200.000 ) 
    Source Clock Delay      (SCD):    5.453ns = ( 180.453 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.366   180.453    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X29Y141        FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y141        FDPE (Prop_fdpe_C_Q)         0.379   180.832 r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          1.943   182.774    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X47Y134        LUT6 (Prop_lut6_I0_O)        0.105   182.879 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          0.957   183.837    Acquisition/MicrorocSCurveTest/Clk_1K0
    SLICE_X41Y133        LUT3 (Prop_lut3_I1_O)        0.105   183.942 r  Acquisition/MicrorocSCurveTest/Clk_1K_i_1/O
                         net (fo=1, routed)           0.000   183.942    Acquisition/MicrorocSCurveTest/Clk_1K_i_1_n_0
    SLICE_X41Y133        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clk_1K_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.247   205.131    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X41Y133        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clk_1K_reg/C
                         clock pessimism              0.131   205.262    
                         clock uncertainty           -0.205   205.058    
    SLICE_X41Y133        FDCE (Setup_fdce_C_D)        0.030   205.088    Acquisition/MicrorocSCurveTest/Clk_1K_reg
  -------------------------------------------------------------------
                         required time                        205.088    
                         arrival time                        -183.942    
  -------------------------------------------------------------------
                         slack                                 21.146    

Slack (MET) :             21.147ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.316ns  (logic 0.484ns (14.597%)  route 2.832ns (85.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 205.125 - 200.000 ) 
    Source Clock Delay      (SCD):    5.453ns = ( 180.453 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.366   180.453    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X29Y141        FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y141        FDPE (Prop_fdpe_C_Q)         0.379   180.832 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          2.408   183.240    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X46Y132        LUT3 (Prop_lut3_I2_O)        0.105   183.345 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.424   183.768    Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1_n_0
    SLICE_X46Y132        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.241   205.125    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X46Y132        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]/C
                         clock pessimism              0.131   205.256    
                         clock uncertainty           -0.205   205.052    
    SLICE_X46Y132        FDCE (Setup_fdce_C_CE)      -0.136   204.916    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        204.916    
                         arrival time                        -183.768    
  -------------------------------------------------------------------
                         slack                                 21.147    

Slack (MET) :             21.148ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.316ns  (logic 0.484ns (14.597%)  route 2.832ns (85.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 205.126 - 200.000 ) 
    Source Clock Delay      (SCD):    5.453ns = ( 180.453 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.366   180.453    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X29Y141        FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y141        FDPE (Prop_fdpe_C_Q)         0.379   180.832 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          2.408   183.240    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X46Y132        LUT3 (Prop_lut3_I2_O)        0.105   183.345 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.424   183.768    Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1_n_0
    SLICE_X46Y133        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.242   205.126    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X46Y133        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/C
                         clock pessimism              0.131   205.257    
                         clock uncertainty           -0.205   205.053    
    SLICE_X46Y133        FDCE (Setup_fdce_C_CE)      -0.136   204.917    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        204.917    
                         arrival time                        -183.768    
  -------------------------------------------------------------------
                         slack                                 21.148    

Slack (MET) :             21.255ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.177ns  (logic 0.484ns (15.233%)  route 2.693ns (84.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 205.126 - 200.000 ) 
    Source Clock Delay      (SCD):    5.453ns = ( 180.453 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.366   180.453    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X29Y141        FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y141        FDPE (Prop_fdpe_C_Q)         0.379   180.832 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          2.408   183.240    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X46Y132        LUT3 (Prop_lut3_I2_O)        0.105   183.345 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.285   183.630    Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1_n_0
    SLICE_X47Y134        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.242   205.126    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X47Y134        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[10]/C
                         clock pessimism              0.131   205.257    
                         clock uncertainty           -0.205   205.053    
    SLICE_X47Y134        FDCE (Setup_fdce_C_CE)      -0.168   204.885    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        204.885    
                         arrival time                        -183.630    
  -------------------------------------------------------------------
                         slack                                 21.255    

Slack (MET) :             21.255ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.177ns  (logic 0.484ns (15.233%)  route 2.693ns (84.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 205.126 - 200.000 ) 
    Source Clock Delay      (SCD):    5.453ns = ( 180.453 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.366   180.453    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X29Y141        FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y141        FDPE (Prop_fdpe_C_Q)         0.379   180.832 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          2.408   183.240    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X46Y132        LUT3 (Prop_lut3_I2_O)        0.105   183.345 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.285   183.630    Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1_n_0
    SLICE_X47Y134        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.242   205.126    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X47Y134        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[11]/C
                         clock pessimism              0.131   205.257    
                         clock uncertainty           -0.205   205.053    
    SLICE_X47Y134        FDCE (Setup_fdce_C_CE)      -0.168   204.885    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        204.885    
                         arrival time                        -183.630    
  -------------------------------------------------------------------
                         slack                                 21.255    

Slack (MET) :             21.255ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.177ns  (logic 0.484ns (15.233%)  route 2.693ns (84.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 205.126 - 200.000 ) 
    Source Clock Delay      (SCD):    5.453ns = ( 180.453 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.366   180.453    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X29Y141        FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y141        FDPE (Prop_fdpe_C_Q)         0.379   180.832 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          2.408   183.240    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X46Y132        LUT3 (Prop_lut3_I2_O)        0.105   183.345 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.285   183.630    Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1_n_0
    SLICE_X47Y134        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.242   205.126    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X47Y134        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[6]/C
                         clock pessimism              0.131   205.257    
                         clock uncertainty           -0.205   205.053    
    SLICE_X47Y134        FDCE (Setup_fdce_C_CE)      -0.168   204.885    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        204.885    
                         arrival time                        -183.630    
  -------------------------------------------------------------------
                         slack                                 21.255    

Slack (MET) :             21.255ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.177ns  (logic 0.484ns (15.233%)  route 2.693ns (84.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 205.126 - 200.000 ) 
    Source Clock Delay      (SCD):    5.453ns = ( 180.453 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.366   180.453    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X29Y141        FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y141        FDPE (Prop_fdpe_C_Q)         0.379   180.832 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          2.408   183.240    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X46Y132        LUT3 (Prop_lut3_I2_O)        0.105   183.345 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.285   183.630    Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1_n_0
    SLICE_X47Y134        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.242   205.126    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X47Y134        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[7]/C
                         clock pessimism              0.131   205.257    
                         clock uncertainty           -0.205   205.053    
    SLICE_X47Y134        FDCE (Setup_fdce_C_CE)      -0.168   204.885    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        204.885    
                         arrival time                        -183.630    
  -------------------------------------------------------------------
                         slack                                 21.255    

Slack (MET) :             21.255ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.177ns  (logic 0.484ns (15.233%)  route 2.693ns (84.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 205.126 - 200.000 ) 
    Source Clock Delay      (SCD):    5.453ns = ( 180.453 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.366   180.453    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X29Y141        FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y141        FDPE (Prop_fdpe_C_Q)         0.379   180.832 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          2.408   183.240    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X46Y132        LUT3 (Prop_lut3_I2_O)        0.105   183.345 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.285   183.630    Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1_n_0
    SLICE_X47Y134        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.242   205.126    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X47Y134        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[8]/C
                         clock pessimism              0.131   205.257    
                         clock uncertainty           -0.205   205.053    
    SLICE_X47Y134        FDCE (Setup_fdce_C_CE)      -0.168   204.885    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        204.885    
                         arrival time                        -183.630    
  -------------------------------------------------------------------
                         slack                                 21.255    

Slack (MET) :             21.255ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.177ns  (logic 0.484ns (15.233%)  route 2.693ns (84.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.126ns = ( 205.126 - 200.000 ) 
    Source Clock Delay      (SCD):    5.453ns = ( 180.453 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.366   180.453    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X29Y141        FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y141        FDPE (Prop_fdpe_C_Q)         0.379   180.832 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          2.408   183.240    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X46Y132        LUT3 (Prop_lut3_I2_O)        0.105   183.345 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.285   183.630    Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1_n_0
    SLICE_X47Y134        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.242   205.126    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X47Y134        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[9]/C
                         clock pessimism              0.131   205.257    
                         clock uncertainty           -0.205   205.053    
    SLICE_X47Y134        FDCE (Setup_fdce_C_CE)      -0.168   204.885    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        204.885    
                         arrival time                        -183.630    
  -------------------------------------------------------------------
                         slack                                 21.255    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/PulseSync/Toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.164ns (21.780%)  route 0.589ns (78.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.552     1.818    MicrorocChain1/SlowControlAndReadScope/PulseSync/Clk
    SLICE_X66Y128        FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/PulseSync/Toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y128        FDCE (Prop_fdce_C_Q)         0.164     1.982 r  MicrorocChain1/SlowControlAndReadScope/PulseSync/Toggle_reg/Q
                         net (fo=2, routed)           0.589     2.571    MicrorocChain1/SlowControlAndReadScope/PulseSync/D[0]
    SLICE_X65Y127        FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.821     2.365    MicrorocChain1/SlowControlAndReadScope/PulseSync/CLK
    SLICE_X65Y127        FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/C
                         clock pessimism             -0.231     2.135    
                         clock uncertainty            0.205     2.339    
    SLICE_X65Y127        FDRE (Hold_fdre_C_D)         0.070     2.409    MicrorocChain1/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/PulseSync/Toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.141ns (18.557%)  route 0.619ns (81.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.557     1.823    MicrorocChain2/SlowControlAndReadScope/PulseSync/Clk
    SLICE_X71Y133        FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/PulseSync/Toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y133        FDCE (Prop_fdce_C_Q)         0.141     1.964 r  MicrorocChain2/SlowControlAndReadScope/PulseSync/Toggle_reg/Q
                         net (fo=2, routed)           0.619     2.583    MicrorocChain2/SlowControlAndReadScope/PulseSync/D[0]
    SLICE_X68Y133        FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.827     2.371    MicrorocChain2/SlowControlAndReadScope/PulseSync/CLK
    SLICE_X68Y133        FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/C
                         clock pessimism             -0.231     2.141    
                         clock uncertainty            0.205     2.345    
    SLICE_X68Y133        FDRE (Hold_fdre_C_D)         0.070     2.415    MicrorocChain2/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.415    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.252ns (31.389%)  route 0.551ns (68.611%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.558     1.824    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X45Y136        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141     1.965 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/Q
                         net (fo=22, routed)          0.551     2.516    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg_n_0
    SLICE_X44Y136        LUT2 (Prop_lut2_I0_O)        0.045     2.561 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.561    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter[0]_i_3_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.627 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.627    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]_i_1_n_5
    SLICE_X44Y136        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.826     2.371    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X44Y136        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[2]/C
                         clock pessimism             -0.231     2.141    
                         clock uncertainty            0.205     2.345    
    SLICE_X44Y136        FDCE (Hold_fdce_C_D)         0.105     2.450    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.249ns (30.989%)  route 0.555ns (69.011%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.558     1.824    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X45Y136        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141     1.965 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/Q
                         net (fo=22, routed)          0.555     2.520    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg_n_0
    SLICE_X44Y136        LUT2 (Prop_lut2_I0_O)        0.045     2.565 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter[0]_i_2/O
                         net (fo=1, routed)           0.000     2.565    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter[0]_i_2_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.628 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.628    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]_i_1_n_4
    SLICE_X44Y136        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.826     2.371    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X44Y136        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[3]/C
                         clock pessimism             -0.231     2.141    
                         clock uncertainty            0.205     2.345    
    SLICE_X44Y136        FDCE (Hold_fdce_C_D)         0.105     2.450    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/PulseSync/Toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.164ns (21.117%)  route 0.613ns (78.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.552     1.818    MicrorocChain4/SlowControlAndReadScope/PulseSync/Clk
    SLICE_X58Y130        FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/PulseSync/Toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y130        FDCE (Prop_fdce_C_Q)         0.164     1.982 r  MicrorocChain4/SlowControlAndReadScope/PulseSync/Toggle_reg/Q
                         net (fo=2, routed)           0.613     2.595    MicrorocChain4/SlowControlAndReadScope/PulseSync/D[0]
    SLICE_X59Y130        FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.821     2.365    MicrorocChain4/SlowControlAndReadScope/PulseSync/CLK
    SLICE_X59Y130        FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/C
                         clock pessimism             -0.231     2.135    
                         clock uncertainty            0.205     2.339    
    SLICE_X59Y130        FDRE (Hold_fdre_C_D)         0.070     2.409    MicrorocChain4/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           2.595    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.265ns (30.156%)  route 0.614ns (69.844%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.558     1.824    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X45Y136        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141     1.965 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/Q
                         net (fo=22, routed)          0.614     2.579    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     2.703 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.703    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]_i_1_n_6
    SLICE_X44Y136        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.826     2.371    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X44Y136        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[1]/C
                         clock pessimism             -0.231     2.141    
                         clock uncertainty            0.205     2.345    
    SLICE_X44Y136        FDCE (Hold_fdce_C_D)         0.105     2.450    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/PulseSync/Toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.164ns (19.987%)  route 0.657ns (80.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.552     1.818    MicrorocChain3/SlowControlAndReadScope/PulseSync/Clk
    SLICE_X60Y130        FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/PulseSync/Toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y130        FDCE (Prop_fdce_C_Q)         0.164     1.982 r  MicrorocChain3/SlowControlAndReadScope/PulseSync/Toggle_reg/Q
                         net (fo=2, routed)           0.657     2.639    MicrorocChain3/SlowControlAndReadScope/PulseSync/D[0]
    SLICE_X59Y130        FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.821     2.365    MicrorocChain3/SlowControlAndReadScope/PulseSync/CLK
    SLICE_X59Y130        FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/C
                         clock pessimism             -0.231     2.135    
                         clock uncertainty            0.205     2.339    
    SLICE_X59Y130        FDRE (Hold_fdre_C_D)         0.046     2.385    MicrorocChain3/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.639    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.256ns (28.577%)  route 0.640ns (71.423%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.558     1.824    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X45Y136        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141     1.965 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/Q
                         net (fo=22, routed)          0.640     2.605    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg_n_0
    SLICE_X44Y136        LUT2 (Prop_lut2_I1_O)        0.045     2.650 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     2.650    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter[0]_i_5_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.720 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.720    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]_i_1_n_7
    SLICE_X44Y136        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.826     2.371    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X44Y136        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]/C
                         clock pessimism             -0.231     2.141    
                         clock uncertainty            0.205     2.345    
    SLICE_X44Y136        FDCE (Hold_fdce_C_D)         0.105     2.450    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.355ns (39.190%)  route 0.551ns (60.810%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.558     1.824    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X45Y136        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141     1.965 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/Q
                         net (fo=22, routed)          0.551     2.516    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg_n_0
    SLICE_X44Y136        LUT2 (Prop_lut2_I0_O)        0.045     2.561 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.561    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter[0]_i_3_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.676 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.676    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]_i_1_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.730 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.730    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[4]_i_1_n_7
    SLICE_X44Y137        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.827     2.372    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X44Y137        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[4]/C
                         clock pessimism             -0.231     2.142    
                         clock uncertainty            0.205     2.346    
    SLICE_X44Y137        FDCE (Hold_fdce_C_D)         0.105     2.451    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.451    
                         arrival time                           2.730    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.366ns (39.920%)  route 0.551ns (60.080%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.558     1.824    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X45Y136        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y136        FDCE (Prop_fdce_C_Q)         0.141     1.965 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg/Q
                         net (fo=22, routed)          0.551     2.516    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressStart_reg_n_0
    SLICE_X44Y136        LUT2 (Prop_lut2_I0_O)        0.045     2.561 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter[0]_i_3/O
                         net (fo=1, routed)           0.000     2.561    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter[0]_i_3_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.676 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.676    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]_i_1_n_0
    SLICE_X44Y137        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.741 r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.741    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[4]_i_1_n_5
    SLICE_X44Y137        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.827     2.372    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X44Y137        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[6]/C
                         clock pessimism             -0.231     2.142    
                         clock uncertainty            0.205     2.346    
    SLICE_X44Y137        FDCE (Hold_fdce_C_D)         0.105     2.451    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.451    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  0.290    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Mmcm40M
  To Clock:  Mmcm100M

Setup :            0  Failing Endpoints,  Worst Slack        1.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[89]/CLR
                            (recovery check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        2.738ns  (logic 0.484ns (17.676%)  route 2.254ns (82.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 35.291 - 30.000 ) 
    Source Clock Delay      (SCD):    5.442ns = ( 30.442 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.355    30.442    Command/ResetMicrorocAcq/Clk
    SLICE_X36Y133        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDCE (Prop_fdce_C_Q)         0.379    30.821 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=15, routed)          1.349    32.170    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X16Y170        LUT2 (Prop_lut2_I1_O)        0.105    32.275 f  ClockGenerator/TriggerShift[127]_i_1/O
                         net (fo=64, routed)          0.905    33.180    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_2
    SLICE_X16Y179        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[89]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.407    35.291    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X16Y179        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[89]/C
                         clock pessimism              0.131    35.422    
                         clock uncertainty           -0.185    35.237    
    SLICE_X16Y179        FDCE (Recov_fdce_C_CLR)     -0.331    34.906    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[89]
  -------------------------------------------------------------------
                         required time                         34.906    
                         arrival time                         -33.180    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[90]/CLR
                            (recovery check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        2.738ns  (logic 0.484ns (17.676%)  route 2.254ns (82.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 35.291 - 30.000 ) 
    Source Clock Delay      (SCD):    5.442ns = ( 30.442 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.355    30.442    Command/ResetMicrorocAcq/Clk
    SLICE_X36Y133        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDCE (Prop_fdce_C_Q)         0.379    30.821 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=15, routed)          1.349    32.170    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X16Y170        LUT2 (Prop_lut2_I1_O)        0.105    32.275 f  ClockGenerator/TriggerShift[127]_i_1/O
                         net (fo=64, routed)          0.905    33.180    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_2
    SLICE_X16Y179        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[90]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.407    35.291    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X16Y179        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[90]/C
                         clock pessimism              0.131    35.422    
                         clock uncertainty           -0.185    35.237    
    SLICE_X16Y179        FDCE (Recov_fdce_C_CLR)     -0.331    34.906    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[90]
  -------------------------------------------------------------------
                         required time                         34.906    
                         arrival time                         -33.180    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[91]/CLR
                            (recovery check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        2.738ns  (logic 0.484ns (17.676%)  route 2.254ns (82.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 35.291 - 30.000 ) 
    Source Clock Delay      (SCD):    5.442ns = ( 30.442 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.355    30.442    Command/ResetMicrorocAcq/Clk
    SLICE_X36Y133        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDCE (Prop_fdce_C_Q)         0.379    30.821 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=15, routed)          1.349    32.170    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X16Y170        LUT2 (Prop_lut2_I1_O)        0.105    32.275 f  ClockGenerator/TriggerShift[127]_i_1/O
                         net (fo=64, routed)          0.905    33.180    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_2
    SLICE_X16Y179        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[91]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.407    35.291    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X16Y179        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[91]/C
                         clock pessimism              0.131    35.422    
                         clock uncertainty           -0.185    35.237    
    SLICE_X16Y179        FDCE (Recov_fdce_C_CLR)     -0.331    34.906    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[91]
  -------------------------------------------------------------------
                         required time                         34.906    
                         arrival time                         -33.180    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[92]/CLR
                            (recovery check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        2.738ns  (logic 0.484ns (17.676%)  route 2.254ns (82.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 35.291 - 30.000 ) 
    Source Clock Delay      (SCD):    5.442ns = ( 30.442 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.355    30.442    Command/ResetMicrorocAcq/Clk
    SLICE_X36Y133        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDCE (Prop_fdce_C_Q)         0.379    30.821 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=15, routed)          1.349    32.170    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X16Y170        LUT2 (Prop_lut2_I1_O)        0.105    32.275 f  ClockGenerator/TriggerShift[127]_i_1/O
                         net (fo=64, routed)          0.905    33.180    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_2
    SLICE_X16Y179        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[92]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.407    35.291    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X16Y179        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[92]/C
                         clock pessimism              0.131    35.422    
                         clock uncertainty           -0.185    35.237    
    SLICE_X16Y179        FDCE (Recov_fdce_C_CLR)     -0.331    34.906    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[92]
  -------------------------------------------------------------------
                         required time                         34.906    
                         arrival time                         -33.180    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[93]/CLR
                            (recovery check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        2.738ns  (logic 0.484ns (17.676%)  route 2.254ns (82.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 35.291 - 30.000 ) 
    Source Clock Delay      (SCD):    5.442ns = ( 30.442 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.355    30.442    Command/ResetMicrorocAcq/Clk
    SLICE_X36Y133        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDCE (Prop_fdce_C_Q)         0.379    30.821 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=15, routed)          1.349    32.170    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X16Y170        LUT2 (Prop_lut2_I1_O)        0.105    32.275 f  ClockGenerator/TriggerShift[127]_i_1/O
                         net (fo=64, routed)          0.905    33.180    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_2
    SLICE_X16Y179        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[93]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.407    35.291    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X16Y179        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[93]/C
                         clock pessimism              0.131    35.422    
                         clock uncertainty           -0.185    35.237    
    SLICE_X16Y179        FDCE (Recov_fdce_C_CLR)     -0.331    34.906    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[93]
  -------------------------------------------------------------------
                         required time                         34.906    
                         arrival time                         -33.180    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[94]/CLR
                            (recovery check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        2.738ns  (logic 0.484ns (17.676%)  route 2.254ns (82.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 35.291 - 30.000 ) 
    Source Clock Delay      (SCD):    5.442ns = ( 30.442 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.355    30.442    Command/ResetMicrorocAcq/Clk
    SLICE_X36Y133        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDCE (Prop_fdce_C_Q)         0.379    30.821 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=15, routed)          1.349    32.170    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X16Y170        LUT2 (Prop_lut2_I1_O)        0.105    32.275 f  ClockGenerator/TriggerShift[127]_i_1/O
                         net (fo=64, routed)          0.905    33.180    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_2
    SLICE_X16Y179        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[94]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.407    35.291    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X16Y179        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[94]/C
                         clock pessimism              0.131    35.422    
                         clock uncertainty           -0.185    35.237    
    SLICE_X16Y179        FDCE (Recov_fdce_C_CLR)     -0.331    34.906    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[94]
  -------------------------------------------------------------------
                         required time                         34.906    
                         arrival time                         -33.180    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[95]/CLR
                            (recovery check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        2.738ns  (logic 0.484ns (17.676%)  route 2.254ns (82.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 35.291 - 30.000 ) 
    Source Clock Delay      (SCD):    5.442ns = ( 30.442 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.355    30.442    Command/ResetMicrorocAcq/Clk
    SLICE_X36Y133        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDCE (Prop_fdce_C_Q)         0.379    30.821 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=15, routed)          1.349    32.170    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X16Y170        LUT2 (Prop_lut2_I1_O)        0.105    32.275 f  ClockGenerator/TriggerShift[127]_i_1/O
                         net (fo=64, routed)          0.905    33.180    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_2
    SLICE_X16Y179        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[95]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.407    35.291    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X16Y179        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[95]/C
                         clock pessimism              0.131    35.422    
                         clock uncertainty           -0.185    35.237    
    SLICE_X16Y179        FDCE (Recov_fdce_C_CLR)     -0.331    34.906    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[95]
  -------------------------------------------------------------------
                         required time                         34.906    
                         arrival time                         -33.180    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[96]/CLR
                            (recovery check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        2.738ns  (logic 0.484ns (17.676%)  route 2.254ns (82.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 35.291 - 30.000 ) 
    Source Clock Delay      (SCD):    5.442ns = ( 30.442 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.355    30.442    Command/ResetMicrorocAcq/Clk
    SLICE_X36Y133        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDCE (Prop_fdce_C_Q)         0.379    30.821 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=15, routed)          1.349    32.170    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X16Y170        LUT2 (Prop_lut2_I1_O)        0.105    32.275 f  ClockGenerator/TriggerShift[127]_i_1/O
                         net (fo=64, routed)          0.905    33.180    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_2
    SLICE_X16Y179        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[96]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.407    35.291    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X16Y179        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[96]/C
                         clock pessimism              0.131    35.422    
                         clock uncertainty           -0.185    35.237    
    SLICE_X16Y179        FDCE (Recov_fdce_C_CLR)     -0.331    34.906    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[96]
  -------------------------------------------------------------------
                         required time                         34.906    
                         arrival time                         -33.180    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.730ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[88]/CLR
                            (recovery check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        2.734ns  (logic 0.484ns (17.700%)  route 2.250ns (82.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 35.291 - 30.000 ) 
    Source Clock Delay      (SCD):    5.442ns = ( 30.442 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.355    30.442    Command/ResetMicrorocAcq/Clk
    SLICE_X36Y133        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDCE (Prop_fdce_C_Q)         0.379    30.821 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=15, routed)          1.349    32.170    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X16Y170        LUT2 (Prop_lut2_I1_O)        0.105    32.275 f  ClockGenerator/TriggerShift[127]_i_1/O
                         net (fo=64, routed)          0.901    33.176    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_2
    SLICE_X17Y179        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[88]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.407    35.291    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X17Y179        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[88]/C
                         clock pessimism              0.131    35.422    
                         clock uncertainty           -0.185    35.237    
    SLICE_X17Y179        FDCE (Recov_fdce_C_CLR)     -0.331    34.906    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[88]
  -------------------------------------------------------------------
                         required time                         34.906    
                         arrival time                         -33.176    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[80]/CLR
                            (recovery check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        2.696ns  (logic 0.484ns (17.954%)  route 2.212ns (82.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 35.291 - 30.000 ) 
    Source Clock Delay      (SCD):    5.442ns = ( 30.442 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.355    30.442    Command/ResetMicrorocAcq/Clk
    SLICE_X36Y133        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDCE (Prop_fdce_C_Q)         0.379    30.821 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=15, routed)          1.349    32.170    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X16Y170        LUT2 (Prop_lut2_I1_O)        0.105    32.275 f  ClockGenerator/TriggerShift[127]_i_1/O
                         net (fo=64, routed)          0.863    33.137    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_2
    SLICE_X18Y179        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[80]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.407    35.291    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X18Y179        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[80]/C
                         clock pessimism              0.131    35.422    
                         clock uncertainty           -0.185    35.237    
    SLICE_X18Y179        FDCE (Recov_fdce_C_CLR)     -0.331    34.906    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[80]
  -------------------------------------------------------------------
                         required time                         34.906    
                         arrival time                         -33.137    
  -------------------------------------------------------------------
                         slack                                  1.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[199]/CLR
                            (removal check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.186ns (18.964%)  route 0.795ns (81.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.559     1.825    Command/ResetMicrorocAcq/Clk
    SLICE_X36Y133        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDCE (Prop_fdce_C_Q)         0.141     1.966 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=15, routed)          0.617     2.583    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X17Y170        LUT2 (Prop_lut2_I1_O)        0.045     2.628 f  ClockGenerator/TriggerShift[255]_i_1/O
                         net (fo=64, routed)          0.178     2.806    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_0
    SLICE_X17Y169        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[199]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.916     2.461    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X17Y169        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[199]/C
                         clock pessimism             -0.231     2.230    
                         clock uncertainty            0.185     2.415    
    SLICE_X17Y169        FDCE (Remov_fdce_C_CLR)     -0.092     2.323    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[199]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[200]/CLR
                            (removal check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.186ns (18.964%)  route 0.795ns (81.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.559     1.825    Command/ResetMicrorocAcq/Clk
    SLICE_X36Y133        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDCE (Prop_fdce_C_Q)         0.141     1.966 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=15, routed)          0.617     2.583    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X17Y170        LUT2 (Prop_lut2_I1_O)        0.045     2.628 f  ClockGenerator/TriggerShift[255]_i_1/O
                         net (fo=64, routed)          0.178     2.806    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_0
    SLICE_X17Y169        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[200]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.916     2.461    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X17Y169        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[200]/C
                         clock pessimism             -0.231     2.230    
                         clock uncertainty            0.185     2.415    
    SLICE_X17Y169        FDCE (Remov_fdce_C_CLR)     -0.092     2.323    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[200]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[201]/CLR
                            (removal check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.186ns (18.964%)  route 0.795ns (81.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.559     1.825    Command/ResetMicrorocAcq/Clk
    SLICE_X36Y133        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDCE (Prop_fdce_C_Q)         0.141     1.966 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=15, routed)          0.617     2.583    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X17Y170        LUT2 (Prop_lut2_I1_O)        0.045     2.628 f  ClockGenerator/TriggerShift[255]_i_1/O
                         net (fo=64, routed)          0.178     2.806    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_0
    SLICE_X17Y169        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[201]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.916     2.461    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X17Y169        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[201]/C
                         clock pessimism             -0.231     2.230    
                         clock uncertainty            0.185     2.415    
    SLICE_X17Y169        FDCE (Remov_fdce_C_CLR)     -0.092     2.323    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[201]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[202]/CLR
                            (removal check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.186ns (18.964%)  route 0.795ns (81.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.559     1.825    Command/ResetMicrorocAcq/Clk
    SLICE_X36Y133        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDCE (Prop_fdce_C_Q)         0.141     1.966 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=15, routed)          0.617     2.583    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X17Y170        LUT2 (Prop_lut2_I1_O)        0.045     2.628 f  ClockGenerator/TriggerShift[255]_i_1/O
                         net (fo=64, routed)          0.178     2.806    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_0
    SLICE_X17Y169        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[202]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.916     2.461    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X17Y169        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[202]/C
                         clock pessimism             -0.231     2.230    
                         clock uncertainty            0.185     2.415    
    SLICE_X17Y169        FDCE (Remov_fdce_C_CLR)     -0.092     2.323    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[202]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[203]/CLR
                            (removal check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.186ns (18.964%)  route 0.795ns (81.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.559     1.825    Command/ResetMicrorocAcq/Clk
    SLICE_X36Y133        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDCE (Prop_fdce_C_Q)         0.141     1.966 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=15, routed)          0.617     2.583    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X17Y170        LUT2 (Prop_lut2_I1_O)        0.045     2.628 f  ClockGenerator/TriggerShift[255]_i_1/O
                         net (fo=64, routed)          0.178     2.806    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_0
    SLICE_X17Y169        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[203]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.916     2.461    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X17Y169        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[203]/C
                         clock pessimism             -0.231     2.230    
                         clock uncertainty            0.185     2.415    
    SLICE_X17Y169        FDCE (Remov_fdce_C_CLR)     -0.092     2.323    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[203]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[204]/CLR
                            (removal check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.186ns (18.964%)  route 0.795ns (81.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.559     1.825    Command/ResetMicrorocAcq/Clk
    SLICE_X36Y133        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDCE (Prop_fdce_C_Q)         0.141     1.966 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=15, routed)          0.617     2.583    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X17Y170        LUT2 (Prop_lut2_I1_O)        0.045     2.628 f  ClockGenerator/TriggerShift[255]_i_1/O
                         net (fo=64, routed)          0.178     2.806    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_0
    SLICE_X17Y169        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[204]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.916     2.461    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X17Y169        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[204]/C
                         clock pessimism             -0.231     2.230    
                         clock uncertainty            0.185     2.415    
    SLICE_X17Y169        FDCE (Remov_fdce_C_CLR)     -0.092     2.323    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[204]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[205]/CLR
                            (removal check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.186ns (18.964%)  route 0.795ns (81.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.559     1.825    Command/ResetMicrorocAcq/Clk
    SLICE_X36Y133        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDCE (Prop_fdce_C_Q)         0.141     1.966 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=15, routed)          0.617     2.583    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X17Y170        LUT2 (Prop_lut2_I1_O)        0.045     2.628 f  ClockGenerator/TriggerShift[255]_i_1/O
                         net (fo=64, routed)          0.178     2.806    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_0
    SLICE_X17Y169        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[205]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.916     2.461    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X17Y169        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[205]/C
                         clock pessimism             -0.231     2.230    
                         clock uncertainty            0.185     2.415    
    SLICE_X17Y169        FDCE (Remov_fdce_C_CLR)     -0.092     2.323    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[205]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[206]/CLR
                            (removal check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.186ns (18.964%)  route 0.795ns (81.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.559     1.825    Command/ResetMicrorocAcq/Clk
    SLICE_X36Y133        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDCE (Prop_fdce_C_Q)         0.141     1.966 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=15, routed)          0.617     2.583    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X17Y170        LUT2 (Prop_lut2_I1_O)        0.045     2.628 f  ClockGenerator/TriggerShift[255]_i_1/O
                         net (fo=64, routed)          0.178     2.806    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_0
    SLICE_X17Y169        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[206]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.916     2.461    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X17Y169        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[206]/C
                         clock pessimism             -0.231     2.230    
                         clock uncertainty            0.185     2.415    
    SLICE_X17Y169        FDCE (Remov_fdce_C_CLR)     -0.092     2.323    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[206]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[207]/CLR
                            (removal check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.985ns  (logic 0.186ns (18.892%)  route 0.799ns (81.108%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.559     1.825    Command/ResetMicrorocAcq/Clk
    SLICE_X36Y133        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDCE (Prop_fdce_C_Q)         0.141     1.966 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=15, routed)          0.617     2.583    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X17Y170        LUT2 (Prop_lut2_I1_O)        0.045     2.628 f  ClockGenerator/TriggerShift[255]_i_1/O
                         net (fo=64, routed)          0.182     2.810    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_0
    SLICE_X16Y169        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[207]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.916     2.461    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X16Y169        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[207]/C
                         clock pessimism             -0.231     2.230    
                         clock uncertainty            0.185     2.415    
    SLICE_X16Y169        FDCE (Remov_fdce_C_CLR)     -0.092     2.323    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[207]
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[163]/CLR
                            (removal check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.186ns (18.674%)  route 0.810ns (81.326%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.559     1.825    Command/ResetMicrorocAcq/Clk
    SLICE_X36Y133        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDCE (Prop_fdce_C_Q)         0.141     1.966 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=15, routed)          0.618     2.584    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X17Y170        LUT2 (Prop_lut2_I1_O)        0.045     2.629 f  ClockGenerator/TriggerShift[191]_i_1/O
                         net (fo=64, routed)          0.192     2.821    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_1
    SLICE_X21Y170        FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[163]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.915     2.460    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X21Y170        FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[163]/C
                         clock pessimism             -0.231     2.229    
                         clock uncertainty            0.185     2.414    
    SLICE_X21Y170        FDCE (Remov_fdce_C_CLR)     -0.092     2.322    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[163]
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  0.499    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Mmcm40M
  To Clock:  Mmcm40M

Setup :            0  Failing Endpoints,  Worst Slack       17.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.270ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out_reg[49]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        7.234ns  (logic 0.547ns (7.562%)  route 6.687ns (92.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.286ns = ( 30.286 - 25.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.339     5.426    Command/SCurveTestReset/Clk
    SLICE_X54Y129        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDCE (Prop_fdce_C_Q)         0.433     5.859 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           1.197     7.056    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X45Y132        LUT2 (Prop_lut2_I1_O)        0.114     7.170 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         5.489    12.659    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X48Y163        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.402    30.286    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X48Y163        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out_reg[49]/C
                         clock pessimism              0.209    30.494    
                         clock uncertainty           -0.065    30.430    
    SLICE_X48Y163        FDCE (Recov_fdce_C_CLR)     -0.500    29.930    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out_reg[49]
  -------------------------------------------------------------------
                         required time                         29.930    
                         arrival time                         -12.659    
  -------------------------------------------------------------------
                         slack                                 17.270    

Slack (MET) :             17.270ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out_reg[50]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        7.234ns  (logic 0.547ns (7.562%)  route 6.687ns (92.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.286ns = ( 30.286 - 25.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.339     5.426    Command/SCurveTestReset/Clk
    SLICE_X54Y129        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDCE (Prop_fdce_C_Q)         0.433     5.859 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           1.197     7.056    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X45Y132        LUT2 (Prop_lut2_I1_O)        0.114     7.170 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         5.489    12.659    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X48Y163        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.402    30.286    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X48Y163        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out_reg[50]/C
                         clock pessimism              0.209    30.494    
                         clock uncertainty           -0.065    30.430    
    SLICE_X48Y163        FDCE (Recov_fdce_C_CLR)     -0.500    29.930    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out_reg[50]
  -------------------------------------------------------------------
                         required time                         29.930    
                         arrival time                         -12.659    
  -------------------------------------------------------------------
                         slack                                 17.270    

Slack (MET) :             17.280ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[39]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        7.225ns  (logic 0.547ns (7.571%)  route 6.678ns (92.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 30.287 - 25.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.339     5.426    Command/SCurveTestReset/Clk
    SLICE_X54Y129        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDCE (Prop_fdce_C_Q)         0.433     5.859 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           1.197     7.056    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X45Y132        LUT2 (Prop_lut2_I1_O)        0.114     7.170 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         5.481    12.651    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X48Y161        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.403    30.287    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X48Y161        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[39]/C
                         clock pessimism              0.209    30.495    
                         clock uncertainty           -0.065    30.431    
    SLICE_X48Y161        FDCE (Recov_fdce_C_CLR)     -0.500    29.931    Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[39]
  -------------------------------------------------------------------
                         required time                         29.931    
                         arrival time                         -12.651    
  -------------------------------------------------------------------
                         slack                                 17.280    

Slack (MET) :             17.280ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[54]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        7.225ns  (logic 0.547ns (7.571%)  route 6.678ns (92.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 30.287 - 25.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.339     5.426    Command/SCurveTestReset/Clk
    SLICE_X54Y129        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDCE (Prop_fdce_C_Q)         0.433     5.859 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           1.197     7.056    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X45Y132        LUT2 (Prop_lut2_I1_O)        0.114     7.170 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         5.481    12.651    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X48Y161        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.403    30.287    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X48Y161        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[54]/C
                         clock pessimism              0.209    30.495    
                         clock uncertainty           -0.065    30.431    
    SLICE_X48Y161        FDCE (Recov_fdce_C_CLR)     -0.500    29.931    Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[54]
  -------------------------------------------------------------------
                         required time                         29.931    
                         arrival time                         -12.651    
  -------------------------------------------------------------------
                         slack                                 17.280    

Slack (MET) :             17.283ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[10]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        7.222ns  (logic 0.547ns (7.574%)  route 6.675ns (92.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 30.287 - 25.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.339     5.426    Command/SCurveTestReset/Clk
    SLICE_X54Y129        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDCE (Prop_fdce_C_Q)         0.433     5.859 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           1.197     7.056    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X45Y132        LUT2 (Prop_lut2_I1_O)        0.114     7.170 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         5.477    12.647    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X49Y161        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.403    30.287    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X49Y161        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[10]/C
                         clock pessimism              0.209    30.495    
                         clock uncertainty           -0.065    30.431    
    SLICE_X49Y161        FDCE (Recov_fdce_C_CLR)     -0.500    29.931    Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[10]
  -------------------------------------------------------------------
                         required time                         29.931    
                         arrival time                         -12.647    
  -------------------------------------------------------------------
                         slack                                 17.283    

Slack (MET) :             17.283ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[11]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        7.222ns  (logic 0.547ns (7.574%)  route 6.675ns (92.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 30.287 - 25.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.339     5.426    Command/SCurveTestReset/Clk
    SLICE_X54Y129        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDCE (Prop_fdce_C_Q)         0.433     5.859 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           1.197     7.056    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X45Y132        LUT2 (Prop_lut2_I1_O)        0.114     7.170 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         5.477    12.647    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X49Y161        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.403    30.287    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X49Y161        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[11]/C
                         clock pessimism              0.209    30.495    
                         clock uncertainty           -0.065    30.431    
    SLICE_X49Y161        FDCE (Recov_fdce_C_CLR)     -0.500    29.931    Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[11]
  -------------------------------------------------------------------
                         required time                         29.931    
                         arrival time                         -12.647    
  -------------------------------------------------------------------
                         slack                                 17.283    

Slack (MET) :             17.283ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[19]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        7.222ns  (logic 0.547ns (7.574%)  route 6.675ns (92.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 30.287 - 25.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.339     5.426    Command/SCurveTestReset/Clk
    SLICE_X54Y129        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDCE (Prop_fdce_C_Q)         0.433     5.859 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           1.197     7.056    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X45Y132        LUT2 (Prop_lut2_I1_O)        0.114     7.170 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         5.477    12.647    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X49Y161        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.403    30.287    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X49Y161        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[19]/C
                         clock pessimism              0.209    30.495    
                         clock uncertainty           -0.065    30.431    
    SLICE_X49Y161        FDCE (Recov_fdce_C_CLR)     -0.500    29.931    Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[19]
  -------------------------------------------------------------------
                         required time                         29.931    
                         arrival time                         -12.647    
  -------------------------------------------------------------------
                         slack                                 17.283    

Slack (MET) :             17.283ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[41]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        7.222ns  (logic 0.547ns (7.574%)  route 6.675ns (92.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 30.287 - 25.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.339     5.426    Command/SCurveTestReset/Clk
    SLICE_X54Y129        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDCE (Prop_fdce_C_Q)         0.433     5.859 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           1.197     7.056    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X45Y132        LUT2 (Prop_lut2_I1_O)        0.114     7.170 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         5.477    12.647    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X49Y161        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.403    30.287    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X49Y161        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[41]/C
                         clock pessimism              0.209    30.495    
                         clock uncertainty           -0.065    30.431    
    SLICE_X49Y161        FDCE (Recov_fdce_C_CLR)     -0.500    29.931    Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[41]
  -------------------------------------------------------------------
                         required time                         29.931    
                         arrival time                         -12.647    
  -------------------------------------------------------------------
                         slack                                 17.283    

Slack (MET) :             17.380ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[16]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        7.125ns  (logic 0.547ns (7.677%)  route 6.578ns (92.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 30.287 - 25.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.339     5.426    Command/SCurveTestReset/Clk
    SLICE_X54Y129        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDCE (Prop_fdce_C_Q)         0.433     5.859 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           1.197     7.056    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X45Y132        LUT2 (Prop_lut2_I1_O)        0.114     7.170 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         5.381    12.551    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X48Y162        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.403    30.287    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X48Y162        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[16]/C
                         clock pessimism              0.209    30.495    
                         clock uncertainty           -0.065    30.431    
    SLICE_X48Y162        FDCE (Recov_fdce_C_CLR)     -0.500    29.931    Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[16]
  -------------------------------------------------------------------
                         required time                         29.931    
                         arrival time                         -12.551    
  -------------------------------------------------------------------
                         slack                                 17.380    

Slack (MET) :             17.380ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[17]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        7.125ns  (logic 0.547ns (7.677%)  route 6.578ns (92.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 30.287 - 25.000 ) 
    Source Clock Delay      (SCD):    5.426ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.339     5.426    Command/SCurveTestReset/Clk
    SLICE_X54Y129        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDCE (Prop_fdce_C_Q)         0.433     5.859 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           1.197     7.056    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X45Y132        LUT2 (Prop_lut2_I1_O)        0.114     7.170 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         5.381    12.551    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X48Y162        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.403    30.287    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X48Y162        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[17]/C
                         clock pessimism              0.209    30.495    
                         clock uncertainty           -0.065    30.431    
    SLICE_X48Y162        FDCE (Recov_fdce_C_CLR)     -0.500    29.931    Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocCTestChannelInternal_reg[17]
  -------------------------------------------------------------------
                         required time                         29.931    
                         arrival time                         -12.551    
  -------------------------------------------------------------------
                         slack                                 17.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/SCurve_Test_Done_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/SweepTestStartStopSet/CommandOut_reg[0]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.186ns (22.535%)  route 0.639ns (77.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.556     1.822    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X48Y135        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/SCurve_Test_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135        FDCE (Prop_fdce_C_Q)         0.141     1.963 f  Acquisition/MicrorocSCurveTest/SC_test_control/SCurve_Test_Done_reg/Q
                         net (fo=3, routed)           0.523     2.486    Command/SweepTestStartStopSet/SweepTestDone
    SLICE_X53Y126        LUT3 (Prop_lut3_I1_O)        0.045     2.531 f  Command/SweepTestStartStopSet/CommandOut[0]_i_2__5/O
                         net (fo=1, routed)           0.116     2.648    Command/SweepTestStartStopSet/CommandOut[0]_i_2__5_n_0
    SLICE_X53Y126        FDCE                                         f  Command/SweepTestStartStopSet/CommandOut_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.812     2.357    Command/SweepTestStartStopSet/Clk
    SLICE_X53Y126        FDCE                                         r  Command/SweepTestStartStopSet/CommandOut_reg[0]/C
                         clock pessimism             -0.283     2.074    
    SLICE_X53Y126        FDCE (Remov_fdce_C_CLR)     -0.092     1.982    Command/SweepTestStartStopSet/CommandOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 MicrorocAutoCaliSignalGen/DacValueSet/SpiReset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/SerialDataShift_reg[10]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.471%)  route 0.445ns (70.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.558     1.824    MicrorocAutoCaliSignalGen/DacValueSet/Clk
    SLICE_X43Y115        FDCE                                         r  MicrorocAutoCaliSignalGen/DacValueSet/SpiReset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y115        FDCE (Prop_fdce_C_Q)         0.141     1.965 r  MicrorocAutoCaliSignalGen/DacValueSet/SpiReset_n_reg/Q
                         net (fo=2, routed)           0.153     2.118    ClockGenerator/SpiReset_n_reg
    SLICE_X42Y115        LUT2 (Prop_lut2_I1_O)        0.045     2.163 f  ClockGenerator/SCLK_i_3/O
                         net (fo=27, routed)          0.292     2.455    MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/SpiReset_n_reg
    SLICE_X43Y113        FDCE                                         f  MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/SerialDataShift_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.826     2.371    MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/Clk
    SLICE_X43Y113        FDCE                                         r  MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/SerialDataShift_reg[10]/C
                         clock pessimism             -0.532     1.839    
    SLICE_X43Y113        FDCE (Remov_fdce_C_CLR)     -0.092     1.747    MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/SerialDataShift_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 MicrorocAutoCaliSignalGen/DacValueSet/SpiReset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/SerialDataShift_reg[11]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.471%)  route 0.445ns (70.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.558     1.824    MicrorocAutoCaliSignalGen/DacValueSet/Clk
    SLICE_X43Y115        FDCE                                         r  MicrorocAutoCaliSignalGen/DacValueSet/SpiReset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y115        FDCE (Prop_fdce_C_Q)         0.141     1.965 r  MicrorocAutoCaliSignalGen/DacValueSet/SpiReset_n_reg/Q
                         net (fo=2, routed)           0.153     2.118    ClockGenerator/SpiReset_n_reg
    SLICE_X42Y115        LUT2 (Prop_lut2_I1_O)        0.045     2.163 f  ClockGenerator/SCLK_i_3/O
                         net (fo=27, routed)          0.292     2.455    MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/SpiReset_n_reg
    SLICE_X43Y113        FDCE                                         f  MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/SerialDataShift_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.826     2.371    MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/Clk
    SLICE_X43Y113        FDCE                                         r  MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/SerialDataShift_reg[11]/C
                         clock pessimism             -0.532     1.839    
    SLICE_X43Y113        FDCE (Remov_fdce_C_CLR)     -0.092     1.747    MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/SerialDataShift_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 MicrorocAutoCaliSignalGen/DacValueSet/SpiReset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/SerialDataShift_reg[12]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.471%)  route 0.445ns (70.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.558     1.824    MicrorocAutoCaliSignalGen/DacValueSet/Clk
    SLICE_X43Y115        FDCE                                         r  MicrorocAutoCaliSignalGen/DacValueSet/SpiReset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y115        FDCE (Prop_fdce_C_Q)         0.141     1.965 r  MicrorocAutoCaliSignalGen/DacValueSet/SpiReset_n_reg/Q
                         net (fo=2, routed)           0.153     2.118    ClockGenerator/SpiReset_n_reg
    SLICE_X42Y115        LUT2 (Prop_lut2_I1_O)        0.045     2.163 f  ClockGenerator/SCLK_i_3/O
                         net (fo=27, routed)          0.292     2.455    MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/SpiReset_n_reg
    SLICE_X43Y113        FDCE                                         f  MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/SerialDataShift_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.826     2.371    MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/Clk
    SLICE_X43Y113        FDCE                                         r  MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/SerialDataShift_reg[12]/C
                         clock pessimism             -0.532     1.839    
    SLICE_X43Y113        FDCE (Remov_fdce_C_CLR)     -0.092     1.747    MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/SerialDataShift_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 MicrorocAutoCaliSignalGen/DacValueSet/SpiReset_n_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/SerialDataShift_reg[9]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.471%)  route 0.445ns (70.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.558     1.824    MicrorocAutoCaliSignalGen/DacValueSet/Clk
    SLICE_X43Y115        FDCE                                         r  MicrorocAutoCaliSignalGen/DacValueSet/SpiReset_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y115        FDCE (Prop_fdce_C_Q)         0.141     1.965 r  MicrorocAutoCaliSignalGen/DacValueSet/SpiReset_n_reg/Q
                         net (fo=2, routed)           0.153     2.118    ClockGenerator/SpiReset_n_reg
    SLICE_X42Y115        LUT2 (Prop_lut2_I1_O)        0.045     2.163 f  ClockGenerator/SCLK_i_3/O
                         net (fo=27, routed)          0.292     2.455    MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/SpiReset_n_reg
    SLICE_X43Y113        FDCE                                         f  MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/SerialDataShift_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.826     2.371    MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/Clk
    SLICE_X43Y113        FDCE                                         r  MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/SerialDataShift_reg[9]/C
                         clock pessimism             -0.532     1.839    
    SLICE_X43Y113        FDCE (Remov_fdce_C_CLR)     -0.092     1.747    MicrorocAutoCaliSignalGen/DacValueSet/DacSpiOut/SerialDataShift_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.455    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain4/MicrorocDaq/SlaveDaqControl/DataEndCount_reg[3]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.401%)  route 0.493ns (72.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.559     1.825    Command/ResetMicrorocAcq/Clk
    SLICE_X36Y133        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDCE (Prop_fdce_C_Q)         0.141     1.966 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=15, routed)          0.314     2.280    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X36Y133        LUT2 (Prop_lut2_I0_O)        0.045     2.325 f  ClockGenerator/FSM_onehot_State[10]_i_2__2/O
                         net (fo=107, routed)         0.179     2.504    MicrorocChain4/MicrorocDaq/SlaveDaqControl/CommandOut_reg[0]_2
    SLICE_X45Y133        FDCE                                         f  MicrorocChain4/MicrorocDaq/SlaveDaqControl/DataEndCount_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.825     2.369    MicrorocChain4/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X45Y133        FDCE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/DataEndCount_reg[3]/C
                         clock pessimism             -0.512     1.857    
    SLICE_X45Y133        FDCE (Remov_fdce_C_CLR)     -0.092     1.765    MicrorocChain4/MicrorocDaq/SlaveDaqControl/DataEndCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain4/MicrorocDaq/SlaveDaqControl/DataEndCount_reg[4]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.401%)  route 0.493ns (72.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.559     1.825    Command/ResetMicrorocAcq/Clk
    SLICE_X36Y133        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDCE (Prop_fdce_C_Q)         0.141     1.966 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=15, routed)          0.314     2.280    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X36Y133        LUT2 (Prop_lut2_I0_O)        0.045     2.325 f  ClockGenerator/FSM_onehot_State[10]_i_2__2/O
                         net (fo=107, routed)         0.179     2.504    MicrorocChain4/MicrorocDaq/SlaveDaqControl/CommandOut_reg[0]_2
    SLICE_X45Y133        FDCE                                         f  MicrorocChain4/MicrorocDaq/SlaveDaqControl/DataEndCount_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.825     2.369    MicrorocChain4/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X45Y133        FDCE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/DataEndCount_reg[4]/C
                         clock pessimism             -0.512     1.857    
    SLICE_X45Y133        FDCE (Remov_fdce_C_CLR)     -0.092     1.765    MicrorocChain4/MicrorocDaq/SlaveDaqControl/DataEndCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.504    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain4/MicrorocDaq/SlaveDaqControl/DataEndCount_reg[10]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.251%)  route 0.497ns (72.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.559     1.825    Command/ResetMicrorocAcq/Clk
    SLICE_X36Y133        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDCE (Prop_fdce_C_Q)         0.141     1.966 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=15, routed)          0.314     2.280    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X36Y133        LUT2 (Prop_lut2_I0_O)        0.045     2.325 f  ClockGenerator/FSM_onehot_State[10]_i_2__2/O
                         net (fo=107, routed)         0.183     2.508    MicrorocChain4/MicrorocDaq/SlaveDaqControl/CommandOut_reg[0]_2
    SLICE_X44Y133        FDCE                                         f  MicrorocChain4/MicrorocDaq/SlaveDaqControl/DataEndCount_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.825     2.369    MicrorocChain4/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X44Y133        FDCE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/DataEndCount_reg[10]/C
                         clock pessimism             -0.512     1.857    
    SLICE_X44Y133        FDCE (Remov_fdce_C_CLR)     -0.092     1.765    MicrorocChain4/MicrorocDaq/SlaveDaqControl/DataEndCount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain4/MicrorocDaq/SlaveDaqControl/DataEndCount_reg[11]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.251%)  route 0.497ns (72.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.559     1.825    Command/ResetMicrorocAcq/Clk
    SLICE_X36Y133        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDCE (Prop_fdce_C_Q)         0.141     1.966 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=15, routed)          0.314     2.280    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X36Y133        LUT2 (Prop_lut2_I0_O)        0.045     2.325 f  ClockGenerator/FSM_onehot_State[10]_i_2__2/O
                         net (fo=107, routed)         0.183     2.508    MicrorocChain4/MicrorocDaq/SlaveDaqControl/CommandOut_reg[0]_2
    SLICE_X44Y133        FDCE                                         f  MicrorocChain4/MicrorocDaq/SlaveDaqControl/DataEndCount_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.825     2.369    MicrorocChain4/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X44Y133        FDCE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/DataEndCount_reg[11]/C
                         clock pessimism             -0.512     1.857    
    SLICE_X44Y133        FDCE (Remov_fdce_C_CLR)     -0.092     1.765    MicrorocChain4/MicrorocDaq/SlaveDaqControl/DataEndCount_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain4/MicrorocDaq/SlaveDaqControl/DataEndCount_reg[8]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.251%)  route 0.497ns (72.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.559     1.825    Command/ResetMicrorocAcq/Clk
    SLICE_X36Y133        FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDCE (Prop_fdce_C_Q)         0.141     1.966 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=15, routed)          0.314     2.280    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X36Y133        LUT2 (Prop_lut2_I0_O)        0.045     2.325 f  ClockGenerator/FSM_onehot_State[10]_i_2__2/O
                         net (fo=107, routed)         0.183     2.508    MicrorocChain4/MicrorocDaq/SlaveDaqControl/CommandOut_reg[0]_2
    SLICE_X44Y133        FDCE                                         f  MicrorocChain4/MicrorocDaq/SlaveDaqControl/DataEndCount_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.825     2.369    MicrorocChain4/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X44Y133        FDCE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/DataEndCount_reg[8]/C
                         clock pessimism             -0.512     1.857    
    SLICE_X44Y133        FDCE (Remov_fdce_C_CLR)     -0.092     1.765    MicrorocChain4/MicrorocDaq/SlaveDaqControl/DataEndCount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.508    
  -------------------------------------------------------------------
                         slack                                  0.743    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Mmcm40M
  To Clock:  Mmcm5M

Setup :            0  Failing Endpoints,  Worst Slack       21.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.396ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.017ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[12]/CLR
                            (recovery check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.118ns  (logic 0.547ns (17.541%)  route 2.571ns (82.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 205.134 - 200.000 ) 
    Source Clock Delay      (SCD):    5.426ns = ( 180.426 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.339   180.426    Command/SCurveTestReset/Clk
    SLICE_X54Y129        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDCE (Prop_fdce_C_Q)         0.433   180.859 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           1.197   182.056    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X45Y132        LUT2 (Prop_lut2_I1_O)        0.114   182.170 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         1.374   183.544    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X44Y139        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.250   205.134    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X44Y139        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[12]/C
                         clock pessimism              0.131   205.265    
                         clock uncertainty           -0.205   205.061    
    SLICE_X44Y139        FDCE (Recov_fdce_C_CLR)     -0.500   204.561    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[12]
  -------------------------------------------------------------------
                         required time                        204.561    
                         arrival time                        -183.544    
  -------------------------------------------------------------------
                         slack                                 21.017    

Slack (MET) :             21.017ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[13]/CLR
                            (recovery check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.118ns  (logic 0.547ns (17.541%)  route 2.571ns (82.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 205.134 - 200.000 ) 
    Source Clock Delay      (SCD):    5.426ns = ( 180.426 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.339   180.426    Command/SCurveTestReset/Clk
    SLICE_X54Y129        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDCE (Prop_fdce_C_Q)         0.433   180.859 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           1.197   182.056    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X45Y132        LUT2 (Prop_lut2_I1_O)        0.114   182.170 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         1.374   183.544    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X44Y139        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.250   205.134    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X44Y139        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[13]/C
                         clock pessimism              0.131   205.265    
                         clock uncertainty           -0.205   205.061    
    SLICE_X44Y139        FDCE (Recov_fdce_C_CLR)     -0.500   204.561    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[13]
  -------------------------------------------------------------------
                         required time                        204.561    
                         arrival time                        -183.544    
  -------------------------------------------------------------------
                         slack                                 21.017    

Slack (MET) :             21.017ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]/CLR
                            (recovery check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.118ns  (logic 0.547ns (17.541%)  route 2.571ns (82.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 205.134 - 200.000 ) 
    Source Clock Delay      (SCD):    5.426ns = ( 180.426 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.339   180.426    Command/SCurveTestReset/Clk
    SLICE_X54Y129        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDCE (Prop_fdce_C_Q)         0.433   180.859 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           1.197   182.056    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X45Y132        LUT2 (Prop_lut2_I1_O)        0.114   182.170 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         1.374   183.544    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X44Y139        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.250   205.134    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X44Y139        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]/C
                         clock pessimism              0.131   205.265    
                         clock uncertainty           -0.205   205.061    
    SLICE_X44Y139        FDCE (Recov_fdce_C_CLR)     -0.500   204.561    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[14]
  -------------------------------------------------------------------
                         required time                        204.561    
                         arrival time                        -183.544    
  -------------------------------------------------------------------
                         slack                                 21.017    

Slack (MET) :             21.017ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[15]/CLR
                            (recovery check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.118ns  (logic 0.547ns (17.541%)  route 2.571ns (82.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.134ns = ( 205.134 - 200.000 ) 
    Source Clock Delay      (SCD):    5.426ns = ( 180.426 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.339   180.426    Command/SCurveTestReset/Clk
    SLICE_X54Y129        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDCE (Prop_fdce_C_Q)         0.433   180.859 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           1.197   182.056    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X45Y132        LUT2 (Prop_lut2_I1_O)        0.114   182.170 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         1.374   183.544    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X44Y139        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.250   205.134    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X44Y139        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[15]/C
                         clock pessimism              0.131   205.265    
                         clock uncertainty           -0.205   205.061    
    SLICE_X44Y139        FDCE (Recov_fdce_C_CLR)     -0.500   204.561    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[15]
  -------------------------------------------------------------------
                         required time                        204.561    
                         arrival time                        -183.544    
  -------------------------------------------------------------------
                         slack                                 21.017    

Slack (MET) :             21.131ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[16]/CLR
                            (recovery check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.005ns  (logic 0.547ns (18.203%)  route 2.458ns (81.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 205.135 - 200.000 ) 
    Source Clock Delay      (SCD):    5.426ns = ( 180.426 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.339   180.426    Command/SCurveTestReset/Clk
    SLICE_X54Y129        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDCE (Prop_fdce_C_Q)         0.433   180.859 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           1.197   182.056    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X45Y132        LUT2 (Prop_lut2_I1_O)        0.114   182.170 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         1.261   183.431    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X44Y140        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.251   205.135    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X44Y140        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[16]/C
                         clock pessimism              0.131   205.266    
                         clock uncertainty           -0.205   205.062    
    SLICE_X44Y140        FDCE (Recov_fdce_C_CLR)     -0.500   204.562    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[16]
  -------------------------------------------------------------------
                         required time                        204.562    
                         arrival time                        -183.431    
  -------------------------------------------------------------------
                         slack                                 21.131    

Slack (MET) :             21.131ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[17]/CLR
                            (recovery check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.005ns  (logic 0.547ns (18.203%)  route 2.458ns (81.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 205.135 - 200.000 ) 
    Source Clock Delay      (SCD):    5.426ns = ( 180.426 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.339   180.426    Command/SCurveTestReset/Clk
    SLICE_X54Y129        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDCE (Prop_fdce_C_Q)         0.433   180.859 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           1.197   182.056    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X45Y132        LUT2 (Prop_lut2_I1_O)        0.114   182.170 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         1.261   183.431    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X44Y140        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.251   205.135    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X44Y140        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[17]/C
                         clock pessimism              0.131   205.266    
                         clock uncertainty           -0.205   205.062    
    SLICE_X44Y140        FDCE (Recov_fdce_C_CLR)     -0.500   204.562    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[17]
  -------------------------------------------------------------------
                         required time                        204.562    
                         arrival time                        -183.431    
  -------------------------------------------------------------------
                         slack                                 21.131    

Slack (MET) :             21.131ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[18]/CLR
                            (recovery check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.005ns  (logic 0.547ns (18.203%)  route 2.458ns (81.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 205.135 - 200.000 ) 
    Source Clock Delay      (SCD):    5.426ns = ( 180.426 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.339   180.426    Command/SCurveTestReset/Clk
    SLICE_X54Y129        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDCE (Prop_fdce_C_Q)         0.433   180.859 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           1.197   182.056    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X45Y132        LUT2 (Prop_lut2_I1_O)        0.114   182.170 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         1.261   183.431    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X44Y140        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.251   205.135    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X44Y140        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[18]/C
                         clock pessimism              0.131   205.266    
                         clock uncertainty           -0.205   205.062    
    SLICE_X44Y140        FDCE (Recov_fdce_C_CLR)     -0.500   204.562    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[18]
  -------------------------------------------------------------------
                         required time                        204.562    
                         arrival time                        -183.431    
  -------------------------------------------------------------------
                         slack                                 21.131    

Slack (MET) :             21.131ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[19]/CLR
                            (recovery check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.005ns  (logic 0.547ns (18.203%)  route 2.458ns (81.797%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 205.135 - 200.000 ) 
    Source Clock Delay      (SCD):    5.426ns = ( 180.426 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.339   180.426    Command/SCurveTestReset/Clk
    SLICE_X54Y129        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDCE (Prop_fdce_C_Q)         0.433   180.859 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           1.197   182.056    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X45Y132        LUT2 (Prop_lut2_I1_O)        0.114   182.170 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         1.261   183.431    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X44Y140        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.251   205.135    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X44Y140        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[19]/C
                         clock pessimism              0.131   205.266    
                         clock uncertainty           -0.205   205.062    
    SLICE_X44Y140        FDCE (Recov_fdce_C_CLR)     -0.500   204.562    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[19]
  -------------------------------------------------------------------
                         required time                        204.562    
                         arrival time                        -183.431    
  -------------------------------------------------------------------
                         slack                                 21.131    

Slack (MET) :             21.398ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[10]/CLR
                            (recovery check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        2.736ns  (logic 0.547ns (19.989%)  route 2.189ns (80.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 205.133 - 200.000 ) 
    Source Clock Delay      (SCD):    5.426ns = ( 180.426 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.339   180.426    Command/SCurveTestReset/Clk
    SLICE_X54Y129        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDCE (Prop_fdce_C_Q)         0.433   180.859 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           1.197   182.056    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X45Y132        LUT2 (Prop_lut2_I1_O)        0.114   182.170 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         0.992   183.162    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X44Y138        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.249   205.133    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X44Y138        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[10]/C
                         clock pessimism              0.131   205.264    
                         clock uncertainty           -0.205   205.060    
    SLICE_X44Y138        FDCE (Recov_fdce_C_CLR)     -0.500   204.560    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[10]
  -------------------------------------------------------------------
                         required time                        204.560    
                         arrival time                        -183.162    
  -------------------------------------------------------------------
                         slack                                 21.398    

Slack (MET) :             21.398ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[11]/CLR
                            (recovery check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        2.736ns  (logic 0.547ns (19.989%)  route 2.189ns (80.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 205.133 - 200.000 ) 
    Source Clock Delay      (SCD):    5.426ns = ( 180.426 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        1.339   180.426    Command/SCurveTestReset/Clk
    SLICE_X54Y129        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDCE (Prop_fdce_C_Q)         0.433   180.859 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           1.197   182.056    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X45Y132        LUT2 (Prop_lut2_I1_O)        0.114   182.170 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         0.992   183.162    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X44Y138        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         1.249   205.133    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X44Y138        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[11]/C
                         clock pessimism              0.131   205.264    
                         clock uncertainty           -0.205   205.060    
    SLICE_X44Y138        FDCE (Recov_fdce_C_CLR)     -0.500   204.560    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[11]
  -------------------------------------------------------------------
                         required time                        204.560    
                         arrival time                        -183.162    
  -------------------------------------------------------------------
                         slack                                 21.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]/CLR
                            (removal check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.209ns (24.433%)  route 0.646ns (75.567%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.549     1.815    Command/SCurveTestReset/Clk
    SLICE_X54Y129        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDCE (Prop_fdce_C_Q)         0.164     1.979 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.459     2.438    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X45Y132        LUT2 (Prop_lut2_I0_O)        0.045     2.483 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         0.187     2.671    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X46Y132        FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.822     2.367    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X46Y132        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]/C
                         clock pessimism             -0.231     2.137    
                         clock uncertainty            0.205     2.341    
    SLICE_X46Y132        FDCE (Remov_fdce_C_CLR)     -0.067     2.274    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.671    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/CLR
                            (removal check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.209ns (23.258%)  route 0.690ns (76.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.549     1.815    Command/SCurveTestReset/Clk
    SLICE_X54Y129        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDCE (Prop_fdce_C_Q)         0.164     1.979 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.459     2.438    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X45Y132        LUT2 (Prop_lut2_I0_O)        0.045     2.483 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         0.231     2.714    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X46Y133        FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.824     2.368    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X46Y133        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/C
                         clock pessimism             -0.231     2.138    
                         clock uncertainty            0.205     2.342    
    SLICE_X46Y133        FDCE (Remov_fdce_C_CLR)     -0.067     2.275    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.275    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[2]/CLR
                            (removal check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.209ns (23.258%)  route 0.690ns (76.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.549     1.815    Command/SCurveTestReset/Clk
    SLICE_X54Y129        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDCE (Prop_fdce_C_Q)         0.164     1.979 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.459     2.438    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X45Y132        LUT2 (Prop_lut2_I0_O)        0.045     2.483 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         0.231     2.714    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X47Y133        FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.824     2.368    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X47Y133        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[2]/C
                         clock pessimism             -0.231     2.138    
                         clock uncertainty            0.205     2.342    
    SLICE_X47Y133        FDCE (Remov_fdce_C_CLR)     -0.092     2.250    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[3]/CLR
                            (removal check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.209ns (23.258%)  route 0.690ns (76.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.549     1.815    Command/SCurveTestReset/Clk
    SLICE_X54Y129        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDCE (Prop_fdce_C_Q)         0.164     1.979 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.459     2.438    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X45Y132        LUT2 (Prop_lut2_I0_O)        0.045     2.483 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         0.231     2.714    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X47Y133        FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.824     2.368    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X47Y133        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[3]/C
                         clock pessimism             -0.231     2.138    
                         clock uncertainty            0.205     2.342    
    SLICE_X47Y133        FDCE (Remov_fdce_C_CLR)     -0.092     2.250    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[4]/CLR
                            (removal check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.209ns (23.258%)  route 0.690ns (76.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.549     1.815    Command/SCurveTestReset/Clk
    SLICE_X54Y129        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDCE (Prop_fdce_C_Q)         0.164     1.979 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.459     2.438    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X45Y132        LUT2 (Prop_lut2_I0_O)        0.045     2.483 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         0.231     2.714    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X47Y133        FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.824     2.368    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X47Y133        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[4]/C
                         clock pessimism             -0.231     2.138    
                         clock uncertainty            0.205     2.342    
    SLICE_X47Y133        FDCE (Remov_fdce_C_CLR)     -0.092     2.250    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[5]/CLR
                            (removal check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.209ns (23.258%)  route 0.690ns (76.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.549     1.815    Command/SCurveTestReset/Clk
    SLICE_X54Y129        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDCE (Prop_fdce_C_Q)         0.164     1.979 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.459     2.438    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X45Y132        LUT2 (Prop_lut2_I0_O)        0.045     2.483 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         0.231     2.714    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X47Y133        FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.824     2.368    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X47Y133        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[5]/C
                         clock pessimism             -0.231     2.138    
                         clock uncertainty            0.205     2.342    
    SLICE_X47Y133        FDCE (Remov_fdce_C_CLR)     -0.092     2.250    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clk_1K_reg/CLR
                            (removal check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.209ns (20.980%)  route 0.787ns (79.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.549     1.815    Command/SCurveTestReset/Clk
    SLICE_X54Y129        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDCE (Prop_fdce_C_Q)         0.164     1.979 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.459     2.438    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X45Y132        LUT2 (Prop_lut2_I0_O)        0.045     2.483 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         0.328     2.811    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X41Y133        FDCE                                         f  Acquisition/MicrorocSCurveTest/Clk_1K_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.827     2.371    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X41Y133        FDCE                                         r  Acquisition/MicrorocSCurveTest/Clk_1K_reg/C
                         clock pessimism             -0.231     2.141    
                         clock uncertainty            0.205     2.345    
    SLICE_X41Y133        FDCE (Remov_fdce_C_CLR)     -0.092     2.253    Acquisition/MicrorocSCurveTest/Clk_1K_reg
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.811    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]/CLR
                            (removal check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.207ns (20.079%)  route 0.824ns (79.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.549     1.815    Command/SCurveTestReset/Clk
    SLICE_X54Y129        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDCE (Prop_fdce_C_Q)         0.164     1.979 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.524     2.504    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X45Y132        LUT2 (Prop_lut2_I1_O)        0.043     2.547 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         0.300     2.846    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X44Y136        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.826     2.371    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X44Y136        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]/C
                         clock pessimism             -0.231     2.141    
                         clock uncertainty            0.205     2.345    
    SLICE_X44Y136        FDCE (Remov_fdce_C_CLR)     -0.159     2.186    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[1]/CLR
                            (removal check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.207ns (20.079%)  route 0.824ns (79.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.549     1.815    Command/SCurveTestReset/Clk
    SLICE_X54Y129        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDCE (Prop_fdce_C_Q)         0.164     1.979 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.524     2.504    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X45Y132        LUT2 (Prop_lut2_I1_O)        0.043     2.547 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         0.300     2.846    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X44Y136        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.826     2.371    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X44Y136        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[1]/C
                         clock pessimism             -0.231     2.141    
                         clock uncertainty            0.205     2.345    
    SLICE_X44Y136        FDCE (Remov_fdce_C_CLR)     -0.159     2.186    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[2]/CLR
                            (removal check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.207ns (20.079%)  route 0.824ns (79.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=8977, routed)        0.549     1.815    Command/SCurveTestReset/Clk
    SLICE_X54Y129        FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y129        FDCE (Prop_fdce_C_Q)         0.164     1.979 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.524     2.504    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X45Y132        LUT2 (Prop_lut2_I1_O)        0.043     2.547 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=691, routed)         0.300     2.846    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X44Y136        FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=403, routed)         0.826     2.371    Acquisition/MicrorocSCurveTest/SC_test_control/Clk5M
    SLICE_X44Y136        FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[2]/C
                         clock pessimism             -0.231     2.141    
                         clock uncertainty            0.205     2.345    
    SLICE_X44Y136        FDCE (Remov_fdce_C_CLR)     -0.159     2.186    Acquisition/MicrorocSCurveTest/SC_test_control/TriggerSuppressCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.660    





