// Seed: 1636794114
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    input supply0 id_2
    , id_5, id_6,
    output wand id_3
);
  wire id_7;
  integer id_8;
  wire id_9;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    input tri1 id_2,
    input supply0 id_3,
    output wand id_4,
    output logic id_5,
    input logic id_6,
    input logic id_7,
    input supply1 id_8,
    output wand id_9
);
  always @(*) begin
    if (1) id_1 <= #1 id_7;
    else begin
      id_5 <= 1;
      id_1 <= id_6;
    end
  end
  module_0(
      id_2, id_2, id_8, id_9
  );
endmodule
