Date: 2024-10-01
Hub: [[Computer Architecture]]
Tags: #book
URL/Title: Computer Architecture - A Quantitative Approach
Chapter: Appendix B

The number of cycles which the processor is stalled waiting for memory access. 

Memory stall cycles = Number of misses x Miss penalty
= IC x Misses / Instruction x Miss penalty
= IC x Memory accesses / Instruction x Miss rate x Miss penalty

