// Seed: 3744854101
module module_0 (
    id_1,
    id_2
);
  output supply0 id_2;
  output wire id_1;
  logic id_3;
  ;
  assign id_3 = id_3;
  logic [-1 : 1] id_4;
  assign id_2 = -1;
  assign module_3.id_10 = 0;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    output wor id_2
);
  logic id_4;
  xnor primCall (id_2, id_0, id_4, id_1);
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 ();
  logic [-1 : -1] id_1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_0 (
    output wor id_0,
    output tri0 id_1,
    input tri1 module_3,
    output uwire id_3,
    input supply0 id_4,
    input uwire id_5,
    input wor id_6
    , id_12,
    output uwire id_7,
    output wor id_8,
    output tri1 id_9,
    output supply0 id_10
);
  final $unsigned(39);
  ;
  module_0 modCall_1 (
      id_12,
      id_12
  );
endmodule
